Generated by Fabric Compiler ( version 2022.2 <build 117120> ) at Fri Jul  7 19:35:34 2023


Cell Usage:
GTP_CLKBUFG                   5 uses
GTP_DDC_E1                    6 uses
GTP_DFF                     196 uses
GTP_DFF_C                  2648 uses
GTP_DFF_CE                 1383 uses
GTP_DFF_E                    99 uses
GTP_DFF_P                   104 uses
GTP_DFF_PE                   42 uses
GTP_DFF_R                   120 uses
GTP_DFF_RE                  225 uses
GTP_DFF_S                    11 uses
GTP_DFF_SE                   16 uses
GTP_DLL                       1 use
GTP_DRM18K                   83 uses
GTP_DRM9K                     1 use
GTP_GRS                       1 use
GTP_INV                      38 uses
GTP_IOCLKBUF                  5 uses
GTP_IOCLKDIV                  3 uses
GTP_IODELAY                  16 uses
GTP_ISERDES                  16 uses
GTP_LUT1                     44 uses
GTP_LUT2                    436 uses
GTP_LUT3                   1044 uses
GTP_LUT4                    738 uses
GTP_LUT5                   1187 uses
GTP_LUT5CARRY              1213 uses
GTP_LUT5M                   422 uses
GTP_MUX2LUT6                 29 uses
GTP_MUX2LUT7                  2 uses
GTP_OSERDES                  45 uses
GTP_PLL_E3                    4 uses
GTP_RAM16X1DP                72 uses
GTP_RAM32X1DP                 1 use

I/O ports: 137
GTP_INBUF                  46 uses
GTP_IOBUF                  18 uses
GTP_IOBUFCO                 2 uses
GTP_OUTBUF                 40 uses
GTP_OUTBUFT                30 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 5157 of 42800 (12.05%)
	LUTs as dram: 73 of 17000 (0.43%)
	LUTs as logic: 5084
Total Registers: 4844 of 64200 (7.55%)
Total Latches: 0

DRM18K:
Total DRM18K = 83.5 of 134 (62.31%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 140 of 296 (47.30%)


Overview of Control Sets:

Number of unique control sets : 211

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 15       | 12                3
  [2, 4)      | 26       | 10                16
  [4, 6)      | 25       | 7                 18
  [6, 8)      | 17       | 4                 13
  [8, 10)     | 35       | 17                18
  [10, 12)    | 7        | 0                 7
  [12, 14)    | 10       | 1                 9
  [14, 16)    | 21       | 0                 21
  [16, Inf)   | 55       | 16                39
--------------------------------------------------------------
  The maximum fanout: 1005
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 196
  NO              NO                YES                2752
  NO              YES               NO                 131
  YES             NO                NO                 99
  YES             NO                YES                1425
  YES             YES               NO                 241
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file DDR_HDMI_Loop_Demo_controlsets.txt.


Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                                 | LUT      | FF       | Distributed RAM     | APM     | DRM      | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO      | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| DDR_HDMI_Loop_Demo                                               | 5157     | 4844     | 73                  | 0       | 83.5     | 0       | 0        | 0           | 1       | 6        | 0             | 0         | 0         | 0        | 140     | 3           | 0           | 5            | 0        | 1213          | 29           | 2            | 0            | 0       | 0        | 4       | 0        | 0          | 0             | 1         | 0        | 5        
| + Config_HDMI_Inst                                               | 0        | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + DDR3_Interface_Inst                                            | 3449     | 3253     | 73                  | 0       | 0        | 0       | 0        | 0           | 1       | 6        | 0             | 0         | 0         | 0        | 48      | 1           | 0           | 3            | 0        | 479           | 25           | 0            | 0            | 0       | 0        | 2       | 0        | 0          | 0             | 0         | 0        | 2        
|   + DDR3_Inst                                                    | 3095     | 2868     | 73                  | 0       | 0        | 0       | 0        | 0           | 1       | 6        | 0             | 0         | 0         | 0        | 48      | 1           | 0           | 3            | 0        | 479           | 25           | 0            | 0            | 0       | 0        | 2       | 0        | 0          | 0             | 0         | 0        | 2        
|     + u_ddrp_rstn_sync                                           | 0        | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_top                                               | 1693     | 1466     | 0                   | 0       | 0        | 0       | 0        | 0           | 1       | 6        | 0             | 0         | 0         | 0        | 48      | 0           | 0           | 0            | 0        | 331           | 6            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_calib_top                                         | 325      | 236      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 70            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + calib_mux                                              | 23       | 23       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_init                                            | 136      | 92       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 46            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_main_ctrl                                       | 9        | 9        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_wrlvl                                           | 44       | 38       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rdcal                                                  | 112      | 74       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + upcal                                                  | 1        | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_dfi                                               | 309      | 351      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_dll_update_ctrl                                   | 11       | 12       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_info                                              | 98       | 60       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_reset_ctrl                                        | 77       | 60       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 25            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_pll_lock_debounce                               | 45       | 22       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ddrphy_rstn_sync                                     | 0        | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_dll_rst_sync                                         | 0        | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_slice_top                                         | 867      | 739      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 6        | 0             | 0         | 0         | 0        | 48      | 0           | 0           | 0            | 0        | 224           | 4            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[0].u_ddrphy_data_slice                     | 457      | 308      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 108           | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                              | 122      | 69       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                                | 73       | 34       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                                            | 49       | 35       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                                     | 108      | 76       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                                     | 44       | 74       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                                        | 174      | 84       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                                       | 9        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[1].u_ddrphy_data_slice                     | 382      | 284      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 109           | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                              | 78       | 61       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                                | 30       | 26       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                                            | 48       | 35       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                                     | 102      | 68       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                                     | 44       | 74       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                                        | 153      | 81       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                                       | 5        | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_control_path_adj                                     | 0        | 3        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_logic_rstn_sync                                      | 0        | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_slice_rddata_align                                   | 2        | 130      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_training_ctrl                                     | 6        | 8        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrc_top                                           | 1400     | 1400     | 73                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 148           | 19           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_calib_delay                                         | 0        | 43       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_cfg_apb                                             | 0        | 1        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_top                                             | 159      | 138      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_bm                                            | 103      | 70       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mcdq_dcd_rowaddr                                     | 17       | 8        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_sm                                            | 56       | 68       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_top                                             | 792      | 578      | 70                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 60            | 4            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_back_ctrl                                     | 521      | 388      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 4             | 4            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[0].timing_pre_pass                     | 22       | 13       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[1].timing_pre_pass                     | 22       | 13       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[2].timing_pre_pass                     | 22       | 13       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[3].timing_pre_pass                     | 22       | 13       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[4].timing_pre_pass                     | 22       | 13       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[5].timing_pre_pass                     | 22       | 13       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[6].timing_pre_pass                     | 22       | 13       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[7].timing_pre_pass                     | 22       | 13       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[0].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[1].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[2].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[3].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[4].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[5].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[6].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[7].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[0].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[1].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[2].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[3].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[4].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[5].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[6].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[7].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[0].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[1].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[2].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[3].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[4].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[5].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[6].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[7].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mcdq_timing_rd_pass                                  | 11       | 7        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + tfaw_timing                                          | 25       | 18       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[0].mcdq_tfaw                             | 7        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[1].mcdq_tfaw                             | 7        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[2].mcdq_tfaw                             | 7        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_act_pass                                      | 25       | 8        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 4             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_prea_pass                                     | 14       | 12       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_ref_pass                                      | 18       | 7        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_wr_pass                                       | 7        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_buf                                           | 217      | 141      | 70                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 56            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + A_ipsxb_distributed_fifo                             | 77       | 15       | 35                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 77       | 15       | 35                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 35       | 0        | 35                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipsxb_distributed_fifo_ctr                     | 41       | 15       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + B_ipsxb_distributed_fifo                             | 77       | 15       | 35                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 77       | 15       | 35                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 35       | 0        | 35                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipsxb_distributed_fifo_ctr                     | 41       | 15       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_out                                           | 54       | 49       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dfi                                                 | 74       | 83       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_rdatapath                                           | 36       | 18       | 1                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_prefetch_fifo                                     | 36       | 18       | 1                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ipsxb_distributed_fifo                               | 32       | 16       | 1                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 32       | 16       | 1                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 1        | 0        | 1                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipsxb_distributed_fifo_ctr                     | 31       | 16       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_ui_axi                                              | 179      | 288      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_reg_fifo2                                         | 68       | 49       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_user_cmd_fifo                                        | 24       | 90       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_wdatapath                                           | 160      | 251      | 2                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ipsxb_distributed_fifo                                 | 27       | 14       | 2                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0       | 27       | 14       | 2                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0     | 2        | 0        | 2                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                       | 24       | 14       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mc3q_wdp_dcp                                           | 0        | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_wdp_align                                         | 132      | 232      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrphy_pll_0                                       | 0        | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrphy_pll_1                                       | 0        | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + DDR_Arbitration_RD_Ctrl_Inst                                 | 19       | 188      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + DDR_RD_Ctrl_Inst                                           | 11       | 160      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + DDR_Arbitration_WR_Ctrl_Inst                                 | 335      | 197      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + DDR_WR_Ctrl_Inst                                           | 14       | 36       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + Image_Process_Interface_Inst                                   | 1124     | 913      | 0                   | 0       | 80       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 568           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + Frame_RD_Interface_Inst                                      | 156      | 182      | 0                   | 0       | 16       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 72            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + FIFO_128x512x16_Inst                                       | 119      | 107      | 0                   | 0       | 16       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 51            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_FIFO_128x512x16                              | 119      | 107      | 0                   | 0       | 16       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 51            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 119      | 107      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 51            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0        | 0        | 0                   | 0       | 16       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + Frame_WR_Interface_Inst0                                     | 242      | 152      | 0                   | 0       | 16       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 124           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + FIFO_16x4096x128_Inst                                      | 153      | 113      | 0                   | 0       | 16       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_FIFO_16x4096x128                             | 153      | 113      | 0                   | 0       | 16       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 153      | 113      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0        | 0        | 0                   | 0       | 16       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + Frame_WR_Interface_Inst1                                     | 238      | 150      | 0                   | 0       | 16       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 124           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + FIFO_16x4096x128_Inst                                      | 153      | 113      | 0                   | 0       | 16       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_FIFO_16x4096x128                             | 153      | 113      | 0                   | 0       | 16       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 153      | 113      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0        | 0        | 0                   | 0       | 16       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + Frame_WR_Interface_Inst2                                     | 242      | 158      | 0                   | 0       | 16       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 124           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + FIFO_16x4096x128_Inst                                      | 154      | 113      | 0                   | 0       | 16       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_FIFO_16x4096x128                             | 154      | 113      | 0                   | 0       | 16       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 154      | 113      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0        | 0        | 0                   | 0       | 16       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + Frame_WR_Interface_Inst3                                     | 239      | 150      | 0                   | 0       | 16       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 124           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + FIFO_16x4096x128_Inst                                      | 154      | 113      | 0                   | 0       | 16       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_FIFO_16x4096x128                             | 154      | 113      | 0                   | 0       | 16       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 154      | 113      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0        | 0        | 0                   | 0       | 16       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + Image_Preprocess_Interface_1                                 | 1        | 60       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Video_Analyze_Interface_Inst                               | 1        | 60       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + Image_Preprocess_Interface_2                                 | 1        | 57       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Video_Analyze_Interface_Inst                               | 1        | 57       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + cmos1_8_16bit                                                  | 6        | 86       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 1           | 0           | 1            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + cmos2_8_16bit                                                  | 6        | 83       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 1           | 0           | 1            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + coms1_reg_config                                               | 62       | 35       | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 2            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u1                                                           | 30       | 9        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 2            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + coms2_reg_config                                               | 47       | 23       | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 2            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u1                                                           | 30       | 9        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 2            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + key_ctl_dut1                                                   | 27       | 24       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_btn_deb                                                    | 26       | 22       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + key_ctl_dut2                                                   | 27       | 24       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_btn_deb                                                    | 26       | 22       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ms72xx_ctl                                                     | 347      | 331      | 0                   | 0       | 1.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_rx                                                   | 82       | 61       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_tx                                                   | 78       | 61       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7200_ctl                                                   | 99       | 144      | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7210_ctl                                                   | 88       | 62       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + power_on_delay_inst                                            | 41       | 37       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll                                                          | 0        | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                                                                 
************************************************************************************************************************************************************************************************
                                                                                                                     Clock   Non-clock                                                          
 Clock                                                        Period       Waveform       Type                       Loads       Loads  Sources                                                 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 System_Clock                                                 20.000       {0 10}         Declared                     154           7  {i_clk}                                                 
   ioclk0                                                     2.500        {0 1.25}       Generated (System_Clock)       2           0  {DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_0/CLKOUT} 
   ioclk1                                                     2.500        {0 1.25}       Generated (System_Clock)      18           1  {DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/CLKOUT} 
   ioclk2                                                     2.500        {0 1.25}       Generated (System_Clock)       2           0  {DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_2/CLKOUT} 
   ioclk_gate_clk                                             10.000       {0 5}          Generated (System_Clock)       1           0  {DDR3_Interface_Inst/DDR3_Inst/u_clkbufg_gate/CLKOUT}   
   ddrphy_clkin                                               10.000       {0 5}          Generated (System_Clock)    3890           1  {DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT}  
     ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred  100.000      {0 50}         Generated (ddrphy_clkin)     260           0  {Config_HDMI_Inst/u_pll_e3/CLKOUT0}                     
   clk_25M                                                    40.000       {0 20}         Generated (System_Clock)       0           0  {u_pll/u_pll_e3/CLKOUT3}                                
   System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred               40.000       {0 20}         Generated (System_Clock)      12           0  {u_pll/u_pll_e3/CLKOUT0}                                
 pixel_clock1                                                 6.737        {0 3.369}      Declared                     308           1  {i_hdmi1_clk}                                           
 cmos1_pclk                                                   11.900       {0 5.95}       Declared                      42           1  {cmos1_pclk}                                            
   cmos1_pclk_16bit                                           23.800       {0 11.9}       Generated (cmos1_pclk)       252           0  {cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT}                
 cmos2_pclk                                                   11.900       {0 5.95}       Declared                       0           0  {cmos2_pclk}                                            
   cmos2_pclk_16bit                                           23.800       {0 11.9}       Generated (cmos2_pclk)         0           0  {}                                                      
================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 clk_25M                       asynchronous               clk_25M                                   
 cmos1_pclk                    asynchronous               cmos1_pclk                                
 cmos1_pclk_16bit              asynchronous               cmos1_pclk_16bit                          
 cmos2_pclk                    asynchronous               cmos2_pclk                                
 cmos2_pclk_16bit              asynchronous               cmos2_pclk_16bit                          
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 System_Clock                50.000 MHz     205.423 MHz         20.000          4.868         15.132
 pixel_clock1               148.434 MHz     196.657 MHz          6.737          5.085          1.652
 ioclk1                     400.000 MHz     708.215 MHz          2.500          1.412          1.088
 ddrphy_clkin               100.000 MHz     127.698 MHz         10.000          7.831          2.169
 cmos1_pclk                  84.034 MHz     372.162 MHz         11.900          2.687          9.213
 cmos1_pclk_16bit            42.017 MHz     190.767 MHz         23.800          5.242         18.558
 ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                             10.000 MHz     148.943 MHz        100.000          6.714         93.286
 System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
                             25.000 MHz     283.366 MHz         40.000          3.529         36.471
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 System_Clock           System_Clock                15.132       0.000              0            279
 ddrphy_clkin           System_Clock                 3.993       0.000              0             36
 pixel_clock1           pixel_clock1                 1.652       0.000              0           1018
 System_Clock           pixel_clock1                -5.053    -271.854             88             88
 ddrphy_clkin           pixel_clock1                -3.260    -117.360             36             36
 ioclk1                 ioclk1                       1.088       0.000              0             48
 ddrphy_clkin           ddrphy_clkin                 2.169       0.000              0           6822
 System_Clock           ddrphy_clkin                 6.898       0.000              0            258
 pixel_clock1           ddrphy_clkin                 1.203       0.000              0             38
 cmos1_pclk             cmos1_pclk                   9.213       0.000              0             60
 cmos1_pclk_16bit       cmos1_pclk_16bit            18.558       0.000              0            720
 ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                                                    93.286       0.000              0            608
 System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
                        System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                    36.471       0.000              0             12
 System_Clock           System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                    17.326       0.000              0             12
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 System_Clock           System_Clock                 0.740       0.000              0            279
 ddrphy_clkin           System_Clock                 3.275       0.000              0             36
 pixel_clock1           pixel_clock1                 0.740       0.000              0           1018
 System_Clock           pixel_clock1                 2.230       0.000              0             88
 ddrphy_clkin           pixel_clock1                 3.156       0.000              0             36
 ioclk1                 ioclk1                       1.193       0.000              0             48
 ddrphy_clkin           ddrphy_clkin                 0.253       0.000              0           6822
 System_Clock           ddrphy_clkin                -1.305      -8.114             20            258
 pixel_clock1           ddrphy_clkin                -2.084     -78.874             38             38
 cmos1_pclk             cmos1_pclk                   0.540       0.000              0             60
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.540       0.000              0            720
 ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                                                     0.740       0.000              0            608
 System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
                        System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                     1.175       0.000              0             12
 System_Clock           System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                     2.298       0.000              0             12
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 System_Clock           System_Clock                16.892       0.000              0             67
 pixel_clock1           pixel_clock1                 3.818       0.000              0            204
 System_Clock           ddrphy_clkin                 9.088       0.000              0           1457
 ddrphy_clkin           ddrphy_clkin                 6.632       0.000              0           1774
 cmos1_pclk_16bit       cmos1_pclk_16bit            20.744       0.000              0            136
 ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                                                    98.426       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 System_Clock           System_Clock                 1.273       0.000              0             67
 pixel_clock1           pixel_clock1                 2.301       0.000              0            204
 System_Clock           ddrphy_clkin                -1.808    -169.890           1457           1457
 ddrphy_clkin           ddrphy_clkin                 0.864       0.000              0           1774
 cmos1_pclk_16bit       cmos1_pclk_16bit             2.156       0.000              0            136
 ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                                                     1.133       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 System_Clock                                        9.380       0.000              0            154
 pixel_clock1                                        2.470       0.000              0            308
 ioclk0                                              0.397       0.000              0              2
 ioclk1                                              0.397       0.000              0             18
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.380       0.000              0              1
 ddrphy_clkin                                        3.100       0.000              0           3890
 cmos1_pclk                                          5.330       0.000              0             42
 cmos1_pclk_16bit                                   11.002       0.000              0            252
 ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                                                    49.102       0.000              0            260
 System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred       19.380       0.000              0             12
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/CLK (GTP_DFF_CE)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/CE (GTP_DFF_CE)
Path Group  : System_Clock
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       5.297         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/I0 (GTP_LUT5)
                                   td                    0.318       5.615 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.079         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48346
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/I4 (GTP_LUT5)
                                   td                    0.185       6.264 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       6.817         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48349
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/I3 (GTP_LUT4)
                                   td                    0.185       7.002 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/Z (GTP_LUT4)
                                   net (fanout=20)       0.847       7.849         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/I1 (GTP_LUT2)
                                   td                    0.172       8.021 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/Z (GTP_LUT2)
                                   net (fanout=19)       0.670       8.691         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.691         Logic Levels: 4  
                                                                                   Logic: 1.189ns(27.806%), Route: 3.087ns(72.194%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 i_clk                                                   0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      20.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008      22.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   8.691                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.132                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/CLK (GTP_DFF_CE)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/CE (GTP_DFF_CE)
Path Group  : System_Clock
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       5.297         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/I0 (GTP_LUT5)
                                   td                    0.318       5.615 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.079         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48346
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/I4 (GTP_LUT5)
                                   td                    0.185       6.264 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       6.817         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48349
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/I3 (GTP_LUT4)
                                   td                    0.185       7.002 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/Z (GTP_LUT4)
                                   net (fanout=20)       0.847       7.849         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/I1 (GTP_LUT2)
                                   td                    0.172       8.021 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/Z (GTP_LUT2)
                                   net (fanout=19)       0.670       8.691         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.691         Logic Levels: 4  
                                                                                   Logic: 1.189ns(27.806%), Route: 3.087ns(72.194%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 i_clk                                                   0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      20.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008      22.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   8.691                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.132                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/CLK (GTP_DFF_CE)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/CE (GTP_DFF_CE)
Path Group  : System_Clock
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       5.297         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/I0 (GTP_LUT5)
                                   td                    0.318       5.615 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.079         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48346
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/I4 (GTP_LUT5)
                                   td                    0.185       6.264 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       6.817         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48349
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/I3 (GTP_LUT4)
                                   td                    0.185       7.002 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/Z (GTP_LUT4)
                                   net (fanout=20)       0.847       7.849         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/I1 (GTP_LUT2)
                                   td                    0.172       8.021 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/Z (GTP_LUT2)
                                   net (fanout=19)       0.670       8.691         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.691         Logic Levels: 4  
                                                                                   Logic: 1.189ns(27.806%), Route: 3.087ns(72.194%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 i_clk                                                   0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      20.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008      22.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   8.691                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.132                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/D (GTP_DFF_C)
Path Group  : System_Clock
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r1 [0]
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)
Path Group  : System_Clock
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/dll_update_req_rst_ctrl
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/D (GTP_DFF_C)
Path Group  : System_Clock
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d [0]
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/D (GTP_DFF_CE)
Path Group  : System_Clock
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 i_clk                                                   0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      10.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008      12.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146      16.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)

                                   tco                   0.329      17.240 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/Q (GTP_DFF_C)
                                   net (fanout=9)        0.745      17.985         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/N19/I0 (GTP_LUT2)
                                   td                    0.217      18.202 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/N19/Z (GTP_LUT2)
                                   net (fanout=5)        0.670      18.872         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/gate_check_error_rnmt
                                                                                   _N6595_inv/I1 (GTP_LUT5)
                                   td                    0.185      19.057 r       _N6595_inv/Z (GTP_LUT5)
                                   net (fanout=8)        0.730      19.787         _N6595           
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      20.020 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.020         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/_N5205
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.050 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.050         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/_N5206
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.080 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.080         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/_N5207
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.110 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.110         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/_N5208
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.140 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.140         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/_N5209
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.170 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.170         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/_N5210
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.236      20.406 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_7/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.406         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N241 [7]
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/D (GTP_DFF_CE)

 Data arrival time                                                  20.406         Logic Levels: 4  
                                                                                   Logic: 1.350ns(38.627%), Route: 2.145ns(61.373%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 i_clk                                                   0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      20.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008      22.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                  20.406                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.993                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/D (GTP_DFF_CE)
Path Group  : System_Clock
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 i_clk                                                   0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      10.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008      12.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146      16.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)

                                   tco                   0.329      17.240 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/Q (GTP_DFF_C)
                                   net (fanout=9)        0.745      17.985         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/N19/I0 (GTP_LUT2)
                                   td                    0.217      18.202 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/N19/Z (GTP_LUT2)
                                   net (fanout=5)        0.670      18.872         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/gate_check_error_rnmt
                                                                                   _N6595_inv/I1 (GTP_LUT5)
                                   td                    0.185      19.057 r       _N6595_inv/Z (GTP_LUT5)
                                   net (fanout=8)        0.730      19.787         _N6595           
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      20.020 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.020         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/_N5205
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.050 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.050         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/_N5206
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.080 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.080         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/_N5207
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.110 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.110         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/_N5208
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.140 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.140         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/_N5209
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236      20.376 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_6/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.376         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N241 [6]
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/D (GTP_DFF_CE)

 Data arrival time                                                  20.376         Logic Levels: 4  
                                                                                   Logic: 1.320ns(38.095%), Route: 2.145ns(61.905%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 i_clk                                                   0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      20.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008      22.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                  20.376                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.023                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[5]/D (GTP_DFF_CE)
Path Group  : System_Clock
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 i_clk                                                   0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      10.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008      12.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146      16.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)

                                   tco                   0.329      17.240 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/Q (GTP_DFF_C)
                                   net (fanout=9)        0.745      17.985         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/N19/I0 (GTP_LUT2)
                                   td                    0.217      18.202 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/N19/Z (GTP_LUT2)
                                   net (fanout=5)        0.670      18.872         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/gate_check_error_rnmt
                                                                                   _N6595_inv/I1 (GTP_LUT5)
                                   td                    0.185      19.057 r       _N6595_inv/Z (GTP_LUT5)
                                   net (fanout=8)        0.730      19.787         _N6595           
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      20.020 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.020         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/_N5205
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.050 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.050         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/_N5206
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.080 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.080         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/_N5207
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.110 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.110         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/_N5208
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      20.346 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.346         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N241 [5]
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[5]/D (GTP_DFF_CE)

 Data arrival time                                                  20.346         Logic Levels: 4  
                                                                                   Logic: 1.290ns(37.555%), Route: 2.145ns(62.445%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 i_clk                                                   0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      20.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008      22.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[5]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                  20.346                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.053                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/wrlvl_ck_dly_start_rst/CLK (GTP_DFF_C)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/D (GTP_DFF_C)
Path Group  : System_Clock
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       20.000      20.000 r                        
 i_clk                                                   0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      20.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008      22.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      23.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      23.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      23.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      23.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146      26.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/wrlvl_ck_dly_start_rst/CLK (GTP_DFF_C)

                                   tco                   0.323      27.234 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/wrlvl_ck_dly_start_rst/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553      27.787         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/wrlvl_ck_dly_start_rst
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/D (GTP_DFF_C)

 Data arrival time                                                  27.787         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 i_clk                                                   0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      20.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008      22.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                       0.050      24.465                          

 Hold time                                               0.047      24.512                          

 Data required time                                                 24.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.512                          
 Data arrival time                                                  27.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.275                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/CLK (GTP_DFF_C)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/D (GTP_DFF_C)
Path Group  : System_Clock
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       20.000      20.000 r                        
 i_clk                                                   0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      20.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008      22.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      23.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      23.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      23.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      23.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146      26.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/CLK (GTP_DFF_C)

                                   tco                   0.323      27.234 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      27.698         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/wrlvl_error_tmp [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/N7/I0 (GTP_LUT2)
                                   td                    0.215      27.913 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/N7/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      27.913         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/wrlvl_error
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/D (GTP_DFF_C)

 Data arrival time                                                  27.913         Logic Levels: 1  
                                                                                   Logic: 0.538ns(53.693%), Route: 0.464ns(46.307%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 i_clk                                                   0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      20.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008      22.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                       0.050      24.465                          

 Hold time                                               0.047      24.512                          

 Data required time                                                 24.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.512                          
 Data arrival time                                                  27.913                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.401                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]/D (GTP_DFF_PE)
Path Group  : System_Clock
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       20.000      20.000 r                        
 i_clk                                                   0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      20.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008      22.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      23.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      23.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      23.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      23.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146      26.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)

                                   tco                   0.323      27.234 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/Q (GTP_DFF_C)
                                   net (fanout=9)        0.745      27.979         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/state_fsm[3:0]_4_3/I0 (GTP_LUT3)
                                   td                    0.215      28.194 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/state_fsm[3:0]_4_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      28.194         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/_N3
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]/D (GTP_DFF_PE)

 Data arrival time                                                  28.194         Logic Levels: 1  
                                                                                   Logic: 0.538ns(41.933%), Route: 0.745ns(58.067%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 i_clk                                                   0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      20.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008      22.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                       0.050      24.465                          

 Hold time                                               0.047      24.512                          

 Data required time                                                 24.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.512                          
 Data arrival time                                                  28.194                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.682                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/CLK (GTP_DFF_C)
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : pixel_clock1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 i_hdmi1_clk                                             0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000       0.000         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196       4.415         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/Q (GTP_DFF_C)
                                   net (fanout=22)       0.859       5.603         Image_Process_Interface_Inst/video1_vde0
                                                                                   Image_Process_Interface_Inst/N64/I2 (GTP_LUT4)
                                   td                    0.271       5.874 f       Image_Process_Interface_Inst/N64/Z (GTP_LUT4)
                                   net (fanout=4)        0.641       6.515         Image_Process_Interface_Inst/ctrl_video1_vde
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       6.716 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.716         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4689
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.746 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.746         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4690
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.776 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.776         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4691
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.806 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.806         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4692
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.836 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.836         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4693
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.866 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.866         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4694
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.896 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.896         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4695
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.926 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.926         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4696
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.956 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.956         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4697
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.986 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.986         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4698
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.016 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.016         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4699
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.046 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.046         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4700
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.076 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.076         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4701
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_14/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.312 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_14/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       7.953         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2 [13]
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N3[13]/I0 (GTP_LUT3)
                                   td                    0.185       8.138 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N3[13]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       8.602         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wwptr [13]
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183.eq_6/I2 (GTP_LUT5CARRY)
                                   td                    0.233       8.835 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183.eq_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.299         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N184/I4 (GTP_LUT5)
                                   td                    0.185       9.484 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N184/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       9.484         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N184
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   9.484         Logic Levels: 8  
                                                                                   Logic: 2.000ns(39.456%), Route: 3.069ns(60.544%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        6.737       6.737 r                        
 i_hdmi1_clk                                             0.000       6.737 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000       6.737         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.948 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       8.956         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       8.956 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196      11.152         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      11.152                          
 clock uncertainty                                      -0.050      11.102                          

 Setup time                                              0.034      11.136                          

 Data required time                                                 11.136                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.136                          
 Data arrival time                                                   9.484                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.652                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/CLK (GTP_DFF_C)
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : pixel_clock1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 i_hdmi1_clk                                             0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000       0.000         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196       4.415         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/Q (GTP_DFF_C)
                                   net (fanout=22)       0.859       5.603         Image_Process_Interface_Inst/video1_vde0
                                                                                   Image_Process_Interface_Inst/N64/I2 (GTP_LUT4)
                                   td                    0.271       5.874 f       Image_Process_Interface_Inst/N64/Z (GTP_LUT4)
                                   net (fanout=4)        0.641       6.515         Image_Process_Interface_Inst/ctrl_video1_vde
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       6.716 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.716         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4718
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.746 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.746         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4719
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.776 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.776         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4720
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.806 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.806         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4721
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.836 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.836         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4722
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.866 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.866         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4723
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.896 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.896         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4724
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.926 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.926         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4725
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.956 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.956         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4726
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.986 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.986         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4727
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.016 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.016         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4728
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.046 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.046         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4729
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.076 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.076         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4730
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_14/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.312 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_14/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       7.953         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2 [13]
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N3[13]/I0 (GTP_LUT3)
                                   td                    0.185       8.138 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N3[13]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       8.602         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wwptr [13]
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183.eq_6/I2 (GTP_LUT5CARRY)
                                   td                    0.233       8.835 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183.eq_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.299         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N184/I4 (GTP_LUT5)
                                   td                    0.185       9.484 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N184/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       9.484         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N184
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   9.484         Logic Levels: 8  
                                                                                   Logic: 2.000ns(39.456%), Route: 3.069ns(60.544%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        6.737       6.737 r                        
 i_hdmi1_clk                                             0.000       6.737 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000       6.737         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.948 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       8.956         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       8.956 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196      11.152         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      11.152                          
 clock uncertainty                                      -0.050      11.102                          

 Setup time                                              0.034      11.136                          

 Data required time                                                 11.136                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.136                          
 Data arrival time                                                   9.484                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.652                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rwptr2[11]/CLK (GTP_DFF_C)
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/D (GTP_DFF_P)
Path Group  : pixel_clock1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 i_hdmi1_clk                                             0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000       0.000         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196       4.415         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rwptr2[11]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rwptr2[11]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       5.349         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rwptr2 [11]
                                                                                   Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/N121_3/I3 (GTP_LUT4)
                                   td                    0.275       5.624 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/N121_3/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       6.177         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rwptr2_b [8]
                                                                                   Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/N121_12/I2 (GTP_LUT3)
                                   td                    0.185       6.362 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/N121_12/Z (GTP_LUT3)
                                   net (fanout=4)        0.641       7.003         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rwptr2_b [6]
                                                                                   Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/N121_18/I4 (GTP_LUT5)
                                   td                    0.185       7.188 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/N121_18/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       7.741         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rwptr2_b [2]
                                                                                   Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/N186.eq_2/I2 (GTP_LUT5CARRY)
                                   td                    0.277       8.018 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/N186.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.018         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/N186.co [4]
                                                                                   Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/N186.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.048 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/N186.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.048         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/N186.co [6]
                                                                                   Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/N186.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.078 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/N186.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.078         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/N186.co [8]
                                                                                   Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/N186.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.108 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/N186.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.108         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/N186.co [10]
                                                                                   Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/N186.eq_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.138 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/N186.eq_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.138         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/N186.co [12]
                                                                                   Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/N186.eq_7/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.374 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/N186.eq_7/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.374         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/N186
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/D (GTP_DFF_P)

 Data arrival time                                                   8.374         Logic Levels: 5  
                                                                                   Logic: 1.607ns(40.591%), Route: 2.352ns(59.409%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        6.737       6.737 r                        
 i_hdmi1_clk                                             0.000       6.737 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000       6.737         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.948 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       8.956         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       8.956 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196      11.152         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      11.152                          
 clock uncertainty                                      -0.050      11.102                          

 Setup time                                              0.034      11.136                          

 Data required time                                                 11.136                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.136                          
 Data arrival time                                                   8.374                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.762                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rwptr2[0]/D (GTP_DFF_C)
Path Group  : pixel_clock1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 i_hdmi1_clk                                             0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000       0.000         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196       4.415         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rwptr1 [0]
                                                                           f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rwptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 i_hdmi1_clk                                             0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000       0.000         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196       4.415         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rwptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rwptr2[1]/D (GTP_DFF_C)
Path Group  : pixel_clock1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 i_hdmi1_clk                                             0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000       0.000         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196       4.415         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rwptr1 [1]
                                                                           f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rwptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 i_hdmi1_clk                                             0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000       0.000         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196       4.415         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rwptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rwptr2[2]/D (GTP_DFF_C)
Path Group  : pixel_clock1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 i_hdmi1_clk                                             0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000       0.000         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196       4.415         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rwptr1 [2]
                                                                           f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rwptr2[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 i_hdmi1_clk                                             0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000       0.000         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196       4.415         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rwptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/CLK (GTP_DFF_E)
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : pixel_clock1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                      640.000     640.000 r                        
 i_clk                                                   0.000     640.000 r       i_clk (port)     
                                   net (fanout=1)        0.000     640.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     641.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       3.204     644.415         nt_i_clk         
                                                                           r       key_ctl_dut1/ctrl/CLK (GTP_DFF_E)

                                   tco                   0.329     644.744 r       key_ctl_dut1/ctrl/Q (GTP_DFF_E)
                                   net (fanout=18)       0.834     645.578         nt_ctrl_led[0]   
                                                                                   Image_Process_Interface_Inst/N64/I0 (GTP_LUT4)
                                   td                    0.279     645.857 f       Image_Process_Interface_Inst/N64/Z (GTP_LUT4)
                                   net (fanout=4)        0.641     646.498         Image_Process_Interface_Inst/ctrl_video1_vde
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201     646.699 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     646.699         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4689
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030     646.729 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     646.729         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4690
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030     646.759 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     646.759         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4691
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030     646.789 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     646.789         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4692
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030     646.819 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     646.819         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4693
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030     646.849 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     646.849         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4694
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030     646.879 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     646.879         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4695
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030     646.909 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     646.909         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4696
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030     646.939 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     646.939         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4697
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030     646.969 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     646.969         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4698
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030     646.999 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     646.999         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4699
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030     647.029 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     647.029         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4700
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030     647.059 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     647.059         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4701
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_14/CIN (GTP_LUT5CARRY)
                                   td                    0.236     647.295 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_14/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641     647.936         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2 [13]
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N3[13]/I0 (GTP_LUT3)
                                   td                    0.185     648.121 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N3[13]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464     648.585         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wwptr [13]
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183.eq_6/I2 (GTP_LUT5CARRY)
                                   td                    0.233     648.818 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183.eq_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464     649.282         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N184/I4 (GTP_LUT5)
                                   td                    0.185     649.467 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N184/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     649.467         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N184
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                 649.467         Logic Levels: 8  
                                                                                   Logic: 2.008ns(39.747%), Route: 3.044ns(60.253%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                      640.015     640.015 r                        
 i_hdmi1_clk                                             0.000     640.015 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000     640.015         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     641.226 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008     642.234         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     642.234 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196     644.430         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     644.430                          
 clock uncertainty                                      -0.050     644.380                          

 Setup time                                              0.034     644.414                          

 Data required time                                                644.414                          
----------------------------------------------------------------------------------------------------
 Data required time                                                644.414                          
 Data arrival time                                                 649.467                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.053                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/CLK (GTP_DFF_E)
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : pixel_clock1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                      640.000     640.000 r                        
 i_clk                                                   0.000     640.000 r       i_clk (port)     
                                   net (fanout=1)        0.000     640.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     641.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       3.204     644.415         nt_i_clk         
                                                                           r       key_ctl_dut1/ctrl/CLK (GTP_DFF_E)

                                   tco                   0.329     644.744 r       key_ctl_dut1/ctrl/Q (GTP_DFF_E)
                                   net (fanout=18)       0.834     645.578         nt_ctrl_led[0]   
                                                                                   Image_Process_Interface_Inst/N64/I0 (GTP_LUT4)
                                   td                    0.279     645.857 f       Image_Process_Interface_Inst/N64/Z (GTP_LUT4)
                                   net (fanout=4)        0.641     646.498         Image_Process_Interface_Inst/ctrl_video1_vde
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201     646.699 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     646.699         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4718
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030     646.729 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     646.729         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4719
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030     646.759 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     646.759         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4720
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030     646.789 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     646.789         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4721
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030     646.819 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     646.819         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4722
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030     646.849 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     646.849         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4723
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030     646.879 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     646.879         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4724
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030     646.909 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     646.909         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4725
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030     646.939 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     646.939         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4726
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030     646.969 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     646.969         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4727
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030     646.999 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     646.999         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4728
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030     647.029 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     647.029         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4729
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030     647.059 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     647.059         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4730
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_14/CIN (GTP_LUT5CARRY)
                                   td                    0.236     647.295 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_14/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641     647.936         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2 [13]
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N3[13]/I0 (GTP_LUT3)
                                   td                    0.185     648.121 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N3[13]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464     648.585         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wwptr [13]
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183.eq_6/I2 (GTP_LUT5CARRY)
                                   td                    0.233     648.818 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183.eq_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464     649.282         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N184/I4 (GTP_LUT5)
                                   td                    0.185     649.467 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N184/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     649.467         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N184
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                 649.467         Logic Levels: 8  
                                                                                   Logic: 2.008ns(39.747%), Route: 3.044ns(60.253%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                      640.015     640.015 r                        
 i_hdmi1_clk                                             0.000     640.015 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000     640.015         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     641.226 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008     642.234         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     642.234 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196     644.430         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     644.430                          
 clock uncertainty                                      -0.050     644.380                          

 Setup time                                              0.034     644.414                          

 Data required time                                                644.414                          
----------------------------------------------------------------------------------------------------
 Data required time                                                644.414                          
 Data arrival time                                                 649.467                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.053                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/CLK (GTP_DFF_E)
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/D (GTP_DFF_C)
Path Group  : pixel_clock1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                      640.000     640.000 r                        
 i_clk                                                   0.000     640.000 r       i_clk (port)     
                                   net (fanout=1)        0.000     640.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     641.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       3.204     644.415         nt_i_clk         
                                                                           r       key_ctl_dut1/ctrl/CLK (GTP_DFF_E)

                                   tco                   0.329     644.744 r       key_ctl_dut1/ctrl/Q (GTP_DFF_E)
                                   net (fanout=18)       0.834     645.578         nt_ctrl_led[0]   
                                                                                   Image_Process_Interface_Inst/N64/I0 (GTP_LUT4)
                                   td                    0.279     645.857 f       Image_Process_Interface_Inst/N64/Z (GTP_LUT4)
                                   net (fanout=4)        0.641     646.498         Image_Process_Interface_Inst/ctrl_video1_vde
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201     646.699 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     646.699         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4689
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030     646.729 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     646.729         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4690
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030     646.759 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     646.759         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4691
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030     646.789 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     646.789         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4692
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030     646.819 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     646.819         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4693
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030     646.849 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     646.849         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4694
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030     646.879 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     646.879         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4695
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030     646.909 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     646.909         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4696
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030     646.939 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     646.939         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4697
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030     646.969 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     646.969         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4698
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030     646.999 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     646.999         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4699
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030     647.029 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     647.029         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4700
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030     647.059 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     647.059         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4701
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_14/CIN (GTP_LUT5CARRY)
                                   td                    0.236     647.295 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_14/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641     647.936         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2 [13]
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N7_13/I0 (GTP_LUT5)
                                   td                    0.258     648.194 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N7_13/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     648.194         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wgnext [13]
                                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/D (GTP_DFF_C)

 Data arrival time                                                 648.194         Logic Levels: 6  
                                                                                   Logic: 1.663ns(44.006%), Route: 2.116ns(55.994%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                      640.015     640.015 r                        
 i_hdmi1_clk                                             0.000     640.015 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000     640.015         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     641.226 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008     642.234         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     642.234 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196     644.430         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     644.430                          
 clock uncertainty                                      -0.050     644.380                          

 Setup time                                              0.034     644.414                          

 Data required time                                                644.414                          
----------------------------------------------------------------------------------------------------
 Data required time                                                644.414                          
 Data arrival time                                                 648.194                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.780                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/CLK (GTP_DFF_E)
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/D (GTP_DFF_CE)
Path Group  : pixel_clock1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       3.204       4.415         nt_i_clk         
                                                                           r       key_ctl_dut1/ctrl/CLK (GTP_DFF_E)

                                   tco                   0.323       4.738 f       key_ctl_dut1/ctrl/Q (GTP_DFF_E)
                                   net (fanout=18)       0.834       5.572         nt_ctrl_led[0]   
                                                                                   Image_Process_Interface_Inst/N64/I0 (GTP_LUT4)
                                   td                    0.271       5.843 r       Image_Process_Interface_Inst/N64/Z (GTP_LUT4)
                                   net (fanout=4)        0.641       6.484         Image_Process_Interface_Inst/ctrl_video1_vde
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.250       6.734 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_1/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.000       6.734         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2 [0]
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/D (GTP_DFF_CE)

 Data arrival time                                                   6.734         Logic Levels: 2  
                                                                                   Logic: 0.844ns(36.395%), Route: 1.475ns(63.605%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 i_hdmi1_clk                                             0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000       0.000         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196       4.415         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.050       4.465                          

 Hold time                                               0.039       4.504                          

 Data required time                                                  4.504                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.504                          
 Data arrival time                                                   6.734                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.230                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/CLK (GTP_DFF_E)
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/D (GTP_DFF_CE)
Path Group  : pixel_clock1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       3.204       4.415         nt_i_clk         
                                                                           r       key_ctl_dut1/ctrl/CLK (GTP_DFF_E)

                                   tco                   0.323       4.738 f       key_ctl_dut1/ctrl/Q (GTP_DFF_E)
                                   net (fanout=18)       0.834       5.572         nt_ctrl_led[0]   
                                                                                   Image_Process_Interface_Inst/N64/I0 (GTP_LUT4)
                                   td                    0.271       5.843 r       Image_Process_Interface_Inst/N64/Z (GTP_LUT4)
                                   net (fanout=4)        0.641       6.484         Image_Process_Interface_Inst/ctrl_video1_vde
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_2/I0 (GTP_LUT5CARRY)
                                   td                    0.250       6.734 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_2/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.000       6.734         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2 [1]
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/D (GTP_DFF_CE)

 Data arrival time                                                   6.734         Logic Levels: 2  
                                                                                   Logic: 0.844ns(36.395%), Route: 1.475ns(63.605%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 i_hdmi1_clk                                             0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000       0.000         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196       4.415         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.050       4.465                          

 Hold time                                               0.039       4.504                          

 Data required time                                                  4.504                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.504                          
 Data arrival time                                                   6.734                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.230                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/CLK (GTP_DFF_E)
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/D (GTP_DFF_CE)
Path Group  : pixel_clock1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       3.204       4.415         nt_i_clk         
                                                                           r       key_ctl_dut1/ctrl/CLK (GTP_DFF_E)

                                   tco                   0.323       4.738 f       key_ctl_dut1/ctrl/Q (GTP_DFF_E)
                                   net (fanout=18)       0.834       5.572         nt_ctrl_led[0]   
                                                                                   Image_Process_Interface_Inst/N64/I0 (GTP_LUT4)
                                   td                    0.271       5.843 r       Image_Process_Interface_Inst/N64/Z (GTP_LUT4)
                                   net (fanout=4)        0.641       6.484         Image_Process_Interface_Inst/ctrl_video1_vde
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.250       6.734 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_1/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.000       6.734         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2 [0]
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/D (GTP_DFF_CE)

 Data arrival time                                                   6.734         Logic Levels: 2  
                                                                                   Logic: 0.844ns(36.395%), Route: 1.475ns(63.605%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 i_hdmi1_clk                                             0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000       0.000         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196       4.415         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.050       4.465                          

 Hold time                                               0.039       4.504                          

 Data required time                                                  4.504                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.504                          
 Data arrival time                                                   6.734                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.230                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)
Path Group  : pixel_clock1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.466  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  6.881
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      640.000     640.000 r                        
 i_clk                                                   0.000     640.000 r       i_clk (port)     
                                   net (fanout=1)        0.000     640.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     641.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008     642.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     642.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     643.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     643.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     643.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     643.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     0.920     644.685         clk_system       
                                                                                   AXI4_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     644.685 r       AXI4_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=567)      2.196     646.881         axi_clk          
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.329     647.210 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464     647.674         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/wptr [0]
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                 647.674         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                      640.015     640.015 r                        
 i_hdmi1_clk                                             0.000     640.015 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000     640.015         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     641.226 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008     642.234         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     642.234 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196     644.430         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     644.430                          
 clock uncertainty                                      -0.050     644.380                          

 Setup time                                              0.034     644.414                          

 Data required time                                                644.414                          
----------------------------------------------------------------------------------------------------
 Data required time                                                644.414                          
 Data arrival time                                                 647.674                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.260                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)
Path Group  : pixel_clock1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.466  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  6.881
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      640.000     640.000 r                        
 i_clk                                                   0.000     640.000 r       i_clk (port)     
                                   net (fanout=1)        0.000     640.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     641.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008     642.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     642.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     643.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     643.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     643.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     643.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     0.920     644.685         clk_system       
                                                                                   AXI4_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     644.685 r       AXI4_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=567)      2.196     646.881         axi_clk          
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.329     647.210 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464     647.674         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/wptr [1]
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                 647.674         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                      640.015     640.015 r                        
 i_hdmi1_clk                                             0.000     640.015 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000     640.015         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     641.226 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008     642.234         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     642.234 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196     644.430         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     644.430                          
 clock uncertainty                                      -0.050     644.380                          

 Setup time                                              0.034     644.414                          

 Data required time                                                644.414                          
----------------------------------------------------------------------------------------------------
 Data required time                                                644.414                          
 Data arrival time                                                 647.674                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.260                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)
Path Group  : pixel_clock1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.466  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  6.881
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      640.000     640.000 r                        
 i_clk                                                   0.000     640.000 r       i_clk (port)     
                                   net (fanout=1)        0.000     640.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     641.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008     642.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     642.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     643.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     643.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     643.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     643.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     0.920     644.685         clk_system       
                                                                                   AXI4_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     644.685 r       AXI4_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=567)      2.196     646.881         axi_clk          
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.329     647.210 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464     647.674         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/wptr [2]
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                 647.674         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                      640.015     640.015 r                        
 i_hdmi1_clk                                             0.000     640.015 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000     640.015         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     641.226 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008     642.234         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     642.234 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196     644.430         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     644.430                          
 clock uncertainty                                      -0.050     644.380                          

 Setup time                                              0.034     644.414                          

 Data required time                                                644.414                          
----------------------------------------------------------------------------------------------------
 Data required time                                                644.414                          
 Data arrival time                                                 647.674                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.260                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)
Path Group  : pixel_clock1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.466  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  6.881
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     0.920       4.685         clk_system       
                                                                                   AXI4_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.685 r       AXI4_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=567)      2.196       6.881         axi_clk          
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       7.204 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       7.668         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/wptr [0]
                                                                           f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                   7.668         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 i_hdmi1_clk                                             0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000       0.000         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196       4.415         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.050       4.465                          

 Hold time                                               0.047       4.512                          

 Data required time                                                  4.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.512                          
 Data arrival time                                                   7.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.156                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)
Path Group  : pixel_clock1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.466  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  6.881
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     0.920       4.685         clk_system       
                                                                                   AXI4_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.685 r       AXI4_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=567)      2.196       6.881         axi_clk          
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       7.204 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       7.668         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/wptr [1]
                                                                           f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                   7.668         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 i_hdmi1_clk                                             0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000       0.000         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196       4.415         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.050       4.465                          

 Hold time                                               0.047       4.512                          

 Data required time                                                  4.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.512                          
 Data arrival time                                                   7.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.156                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)
Path Group  : pixel_clock1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.466  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  6.881
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     0.920       4.685         clk_system       
                                                                                   AXI4_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.685 r       AXI4_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=567)      2.196       6.881         axi_clk          
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       7.204 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       7.668         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/wptr [2]
                                                                           f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                   7.668         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 i_hdmi1_clk                                             0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000       0.000         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196       4.415         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.050       4.465                          

 Hold time                                               0.047       4.512                          

 Data required time                                                  4.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.512                          
 Data arrival time                                                   7.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.156                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.912
  Launch Clock Delay      :  4.912
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       4.912         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.376 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.106         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.106         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 i_clk                                                   0.000       2.500 r       i_clk (port)     
                                   net (fanout=1)        0.000       2.500         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       4.719         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       7.412         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.412                          
 clock uncertainty                                      -0.150       7.262                          

 Setup time                                             -0.068       7.194                          

 Data required time                                                  7.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.194                          
 Data arrival time                                                   6.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.912
  Launch Clock Delay      :  4.912
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       4.912         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.376 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.106         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.106         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 i_clk                                                   0.000       2.500 r       i_clk (port)     
                                   net (fanout=1)        0.000       2.500         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       4.719         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       7.412         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.412                          
 clock uncertainty                                      -0.150       7.262                          

 Setup time                                             -0.068       7.194                          

 Data required time                                                  7.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.194                          
 Data arrival time                                                   6.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.912
  Launch Clock Delay      :  4.912
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       4.912         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.376 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.106         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.106         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 i_clk                                                   0.000       2.500 r       i_clk (port)     
                                   net (fanout=1)        0.000       2.500         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       4.719         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       7.412         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.412                          
 clock uncertainty                                      -0.150       7.262                          

 Setup time                                             -0.068       7.194                          

 Data required time                                                  7.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.194                          
 Data arrival time                                                   6.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.912
  Launch Clock Delay      :  4.912
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       4.912         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.376 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.106         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.106         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       4.912         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.912                          
 clock uncertainty                                       0.000       4.912                          

 Hold time                                               0.001       4.913                          

 Data required time                                                  4.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.913                          
 Data arrival time                                                   6.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.912
  Launch Clock Delay      :  4.912
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       4.912         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.376 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.106         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.106         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       4.912         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.912                          
 clock uncertainty                                       0.000       4.912                          

 Hold time                                               0.001       4.913                          

 Data required time                                                  4.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.913                          
 Data arrival time                                                   6.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.912
  Launch Clock Delay      :  4.912
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       4.912         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.376 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.106         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.106         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       4.912         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.912                          
 clock uncertainty                                       0.000       4.912                          

 Hold time                                               0.001       4.913                          

 Data required time                                                  4.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.913                          
 Data arrival time                                                   6.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/CLK (GTP_DFF_CE)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/D (GTP_DFF_CE)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146       6.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.240 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/Q (GTP_DFF_CE)
                                   net (fanout=18)       0.834       8.074         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/coarse_slip_step [3]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/I0 (GTP_LUT4)
                                   td                    0.268       8.342 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       8.895         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22 [2]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/I2 (GTP_LUT5)
                                   td                    0.185       9.080 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       9.544         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N10898
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/I2 (GTP_LUT3)
                                   td                    0.185       9.729 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/Z (GTP_LUT3)
                                   net (fanout=4)        0.641      10.370         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_next [2]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301_1/I2 (GTP_LUT5M)
                                   td                    0.300      10.670 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301_1/Z (GTP_LUT5M)
                                   net (fanout=3)        0.605      11.275         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N43914
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301/I0 (GTP_LUT5)
                                   td                    0.185      11.460 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301/Z (GTP_LUT5)
                                   net (fanout=14)       0.802      12.262         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N328_10/I2 (GTP_LUT3)
                                   td                    0.185      12.447 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N328_10/Z (GTP_LUT3)
                                   net (fanout=11)       0.771      13.218         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N43660
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      13.451 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.451         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N5883
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.481 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.481         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N5884
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.511 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.511         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N5885
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.541 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.541         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N5886
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.777 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      14.241         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N8778
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N328_17[5]_1/I3 (GTP_LUT4)
                                   td                    0.185      14.426 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N328_17[5]_1/Z (GTP_LUT4)
                                   net (fanout=1)        0.000      14.426         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N328 [5]
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/D (GTP_DFF_CE)

 Data arrival time                                                  14.426         Logic Levels: 9  
                                                                                   Logic: 2.381ns(31.683%), Route: 5.134ns(68.317%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 i_clk                                                   0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      10.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008      12.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146      16.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  14.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.169                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/CLK (GTP_DFF_CE)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[4]/D (GTP_DFF_CE)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146       6.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.240 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/Q (GTP_DFF_CE)
                                   net (fanout=18)       0.834       8.074         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/coarse_slip_step [3]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/I0 (GTP_LUT4)
                                   td                    0.268       8.342 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       8.895         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22 [2]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/I2 (GTP_LUT5)
                                   td                    0.185       9.080 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       9.544         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N10898
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/I2 (GTP_LUT3)
                                   td                    0.185       9.729 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/Z (GTP_LUT3)
                                   net (fanout=4)        0.641      10.370         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_next [2]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301_1/I2 (GTP_LUT5M)
                                   td                    0.300      10.670 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301_1/Z (GTP_LUT5M)
                                   net (fanout=3)        0.605      11.275         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N43914
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301/I0 (GTP_LUT5)
                                   td                    0.185      11.460 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301/Z (GTP_LUT5)
                                   net (fanout=14)       0.802      12.262         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N328_10/I2 (GTP_LUT3)
                                   td                    0.185      12.447 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N328_10/Z (GTP_LUT3)
                                   net (fanout=11)       0.771      13.218         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N43660
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      13.451 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.451         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N5883
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.481 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.481         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N5884
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.511 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.511         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N5885
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.747 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      14.211         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N8777
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N328_17[4]_1/I3 (GTP_LUT4)
                                   td                    0.185      14.396 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N328_17[4]_1/Z (GTP_LUT4)
                                   net (fanout=1)        0.000      14.396         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N328 [4]
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[4]/D (GTP_DFF_CE)

 Data arrival time                                                  14.396         Logic Levels: 8  
                                                                                   Logic: 2.351ns(31.409%), Route: 5.134ns(68.591%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 i_clk                                                   0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      10.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008      12.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146      16.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  14.396                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.199                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/CLK (GTP_DFF_CE)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[3]/D (GTP_DFF_CE)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146       6.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.240 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/Q (GTP_DFF_CE)
                                   net (fanout=18)       0.834       8.074         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/coarse_slip_step [3]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/I0 (GTP_LUT4)
                                   td                    0.268       8.342 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       8.895         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22 [2]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/I2 (GTP_LUT5)
                                   td                    0.185       9.080 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       9.544         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N10898
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/I2 (GTP_LUT3)
                                   td                    0.185       9.729 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/Z (GTP_LUT3)
                                   net (fanout=4)        0.641      10.370         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_next [2]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301_1/I2 (GTP_LUT5M)
                                   td                    0.300      10.670 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301_1/Z (GTP_LUT5M)
                                   net (fanout=3)        0.605      11.275         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N43914
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301/I0 (GTP_LUT5)
                                   td                    0.185      11.460 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301/Z (GTP_LUT5)
                                   net (fanout=14)       0.802      12.262         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N301
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N328_10/I2 (GTP_LUT3)
                                   td                    0.185      12.447 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N328_10/Z (GTP_LUT3)
                                   net (fanout=11)       0.771      13.218         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N43660
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      13.451 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.451         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N5883
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.481 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.481         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N5884
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.717 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N81_1_3/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      14.181         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N8776
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N328_17[3]_1/I3 (GTP_LUT4)
                                   td                    0.185      14.366 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N328_17[3]_1/Z (GTP_LUT4)
                                   net (fanout=1)        0.000      14.366         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N328 [3]
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[3]/D (GTP_DFF_CE)

 Data arrival time                                                  14.366         Logic Levels: 8  
                                                                                   Logic: 2.321ns(31.133%), Route: 5.134ns(68.867%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 i_clk                                                   0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      10.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008      12.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146      16.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[3]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  14.366                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.229                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rlast/CLK (GTP_DFF_C)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/DI (GTP_RAM32X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146       6.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rlast/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rlast/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       7.698         DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/rlast
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/DI (GTP_RAM32X1DP)

 Data arrival time                                                   7.698         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146       6.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/WCLK (GTP_RAM32X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/CLK (GTP_DFF_C)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/WADDR[4] (GTP_RAM32X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146       6.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       7.698         DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [4]
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/WADDR[4] (GTP_RAM32X1DP)

 Data arrival time                                                   7.698         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146       6.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/WCLK (GTP_RAM32X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146       6.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       7.787         DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/dcd_wr_addr [10]
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)

 Data arrival time                                                   7.787         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146       6.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/CLK (GTP_DFF_E)
Endpoint    : DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[0]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       3.204       4.415         nt_i_clk         
                                                                           r       key_ctl_dut1/ctrl/CLK (GTP_DFF_E)

                                   tco                   0.329       4.744 r       key_ctl_dut1/ctrl/Q (GTP_DFF_E)
                                   net (fanout=18)       0.834       5.578         nt_ctrl_led[0]   
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N48/I0 (GTP_LUT2)
                                   td                    0.217       5.795 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N48/Z (GTP_LUT2)
                                   net (fanout=4)        0.641       6.436         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N48
                                                                                   DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_24/I3 (GTP_LUT5M)
                                   td                    0.433       6.869 f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_24/Z (GTP_LUT5M)
                                   net (fanout=256)      1.921       8.790         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9455
                                                                                   DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_44[0]/I3 (GTP_LUT4)
                                   td                    0.258       9.048 f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_44[0]/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       9.512         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9729
                                                                                   DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_45[0]/I4 (GTP_LUT5)
                                   td                    0.185       9.697 r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_45[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       9.697         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192 [0]
                                                                           r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[0]/D (GTP_DFF_C)

 Data arrival time                                                   9.697         Logic Levels: 4  
                                                                                   Logic: 1.422ns(26.922%), Route: 3.860ns(73.078%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 i_clk                                                   0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      10.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008      12.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146      16.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                   9.697                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.898                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/CLK (GTP_DFF_E)
Endpoint    : DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[1]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       3.204       4.415         nt_i_clk         
                                                                           r       key_ctl_dut1/ctrl/CLK (GTP_DFF_E)

                                   tco                   0.329       4.744 r       key_ctl_dut1/ctrl/Q (GTP_DFF_E)
                                   net (fanout=18)       0.834       5.578         nt_ctrl_led[0]   
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N48/I0 (GTP_LUT2)
                                   td                    0.217       5.795 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N48/Z (GTP_LUT2)
                                   net (fanout=4)        0.641       6.436         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N48
                                                                                   DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_24/I3 (GTP_LUT5M)
                                   td                    0.433       6.869 f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_24/Z (GTP_LUT5M)
                                   net (fanout=256)      1.921       8.790         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9455
                                                                                   DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_42[1]/I2 (GTP_LUT3)
                                   td                    0.185       8.975 r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_42[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       9.439         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9474
                                                                                   DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_45[1]/I0 (GTP_LUT5M)
                                   td                    0.258       9.697 f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_45[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       9.697         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192 [1]
                                                                           f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[1]/D (GTP_DFF_C)

 Data arrival time                                                   9.697         Logic Levels: 4  
                                                                                   Logic: 1.422ns(26.922%), Route: 3.860ns(73.078%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 i_clk                                                   0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      10.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008      12.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146      16.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                   9.697                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.898                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/CLK (GTP_DFF_E)
Endpoint    : DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[2]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       3.204       4.415         nt_i_clk         
                                                                           r       key_ctl_dut1/ctrl/CLK (GTP_DFF_E)

                                   tco                   0.329       4.744 r       key_ctl_dut1/ctrl/Q (GTP_DFF_E)
                                   net (fanout=18)       0.834       5.578         nt_ctrl_led[0]   
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N48/I0 (GTP_LUT2)
                                   td                    0.217       5.795 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N48/Z (GTP_LUT2)
                                   net (fanout=4)        0.641       6.436         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N48
                                                                                   DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_24/I3 (GTP_LUT5M)
                                   td                    0.433       6.869 f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_24/Z (GTP_LUT5M)
                                   net (fanout=256)      1.921       8.790         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9455
                                                                                   DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_42[2]/I2 (GTP_LUT3)
                                   td                    0.185       8.975 r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_42[2]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       9.439         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9475
                                                                                   DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_45[2]/I0 (GTP_LUT5M)
                                   td                    0.258       9.697 f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_45[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       9.697         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192 [2]
                                                                           f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[2]/D (GTP_DFF_C)

 Data arrival time                                                   9.697         Logic Levels: 4  
                                                                                   Logic: 1.422ns(26.922%), Route: 3.860ns(73.078%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 i_clk                                                   0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      10.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008      12.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146      16.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                   9.697                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.898                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/CLK (GTP_DFF_E)
Endpoint    : DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/device_encoder_buff[0]/D (GTP_DFF_CE)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       3.204       4.415         nt_i_clk         
                                                                           r       key_ctl_dut1/ctrl/CLK (GTP_DFF_E)

                                   tco                   0.323       4.738 f       key_ctl_dut1/ctrl/Q (GTP_DFF_E)
                                   net (fanout=18)       0.834       5.572         nt_ctrl_led[0]   
                                                                                   DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N199_1[0]_1/I2 (GTP_LUT5)
                                   td                    0.431       6.003 f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N199_1[0]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       6.003         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N199 [0]
                                                                           f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/device_encoder_buff[0]/D (GTP_DFF_CE)

 Data arrival time                                                   6.003         Logic Levels: 1  
                                                                                   Logic: 0.754ns(47.481%), Route: 0.834ns(52.519%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146       6.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/device_encoder_buff[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.350       7.261                          

 Hold time                                               0.047       7.308                          

 Data required time                                                  7.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.308                          
 Data arrival time                                                   6.003                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.305                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/CLK (GTP_DFF_E)
Endpoint    : DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/device_encoder_buff[1]/D (GTP_DFF_CE)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       3.204       4.415         nt_i_clk         
                                                                           r       key_ctl_dut1/ctrl/CLK (GTP_DFF_E)

                                   tco                   0.323       4.738 f       key_ctl_dut1/ctrl/Q (GTP_DFF_E)
                                   net (fanout=18)       0.834       5.572         nt_ctrl_led[0]   
                                                                                   DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N199_1[1]_1/I2 (GTP_LUT5)
                                   td                    0.431       6.003 f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N199_1[1]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       6.003         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N199 [1]
                                                                           f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/device_encoder_buff[1]/D (GTP_DFF_CE)

 Data arrival time                                                   6.003         Logic Levels: 1  
                                                                                   Logic: 0.754ns(47.481%), Route: 0.834ns(52.519%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146       6.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/device_encoder_buff[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.350       7.261                          

 Hold time                                               0.047       7.308                          

 Data required time                                                  7.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.308                          
 Data arrival time                                                   6.003                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.305                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/CLK (GTP_DFF_E)
Endpoint    : DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/device_encoder_buff[2]/D (GTP_DFF_CE)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       3.204       4.415         nt_i_clk         
                                                                           r       key_ctl_dut1/ctrl/CLK (GTP_DFF_E)

                                   tco                   0.323       4.738 f       key_ctl_dut1/ctrl/Q (GTP_DFF_E)
                                   net (fanout=18)       0.834       5.572         nt_ctrl_led[0]   
                                                                                   DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N199_1[2]_1/I2 (GTP_LUT5)
                                   td                    0.431       6.003 f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N199_1[2]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       6.003         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N199 [2]
                                                                           f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/device_encoder_buff[2]/D (GTP_DFF_CE)

 Data arrival time                                                   6.003         Logic Levels: 1  
                                                                                   Logic: 0.754ns(47.481%), Route: 0.834ns(52.519%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146       6.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/device_encoder_buff[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.350       7.261                          

 Hold time                                               0.047       7.308                          

 Data required time                                                  7.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.308                          
 Data arrival time                                                   6.003                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.305                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vsync_i[2]/CLK (GTP_DFF_C)
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_i[0]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.466  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.881
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                     3509.977    3509.977 r                        
 i_hdmi1_clk                                             0.000    3509.977 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000    3509.977         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    3511.188 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008    3512.196         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    3512.196 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196    3514.392         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vsync_i[2]/CLK (GTP_DFF_C)

                                   tco                   0.329    3514.721 r       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vsync_i[2]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641    3515.362         Image_Process_Interface_Inst/video1_vsync0
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_i[0]/D (GTP_DFF_C)

 Data arrival time                                                3515.362         Logic Levels: 0  
                                                                                   Logic: 0.329ns(33.918%), Route: 0.641ns(66.082%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     3510.000    3510.000 r                        
 i_clk                                                   0.000    3510.000 r       i_clk (port)     
                                   net (fanout=1)        0.000    3510.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    3511.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008    3512.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    3512.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    3513.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    3513.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    3513.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    3513.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     0.920    3514.685         clk_system       
                                                                                   AXI4_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    3514.685 r       AXI4_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=567)      2.196    3516.881         axi_clk          
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_i[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    3516.881                          
 clock uncertainty                                      -0.350    3516.531                          

 Setup time                                              0.034    3516.565                          

 Data required time                                               3516.565                          
----------------------------------------------------------------------------------------------------
 Data required time                                               3516.565                          
 Data arrival time                                                3515.362                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.203                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vsync_valid_o/CLK (GTP_DFF_P)
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_i[0]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.466  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.881
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                     3509.977    3509.977 r                        
 i_hdmi1_clk                                             0.000    3509.977 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000    3509.977         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    3511.188 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008    3512.196         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    3512.196 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196    3514.392         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vsync_valid_o/CLK (GTP_DFF_P)

                                   tco                   0.329    3514.721 r       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vsync_valid_o/Q (GTP_DFF_P)
                                   net (fanout=3)        0.605    3515.326         Image_Process_Interface_Inst/video1_vsync_valid
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_i[0]/D (GTP_DFF_C)

 Data arrival time                                                3515.326         Logic Levels: 0  
                                                                                   Logic: 0.329ns(35.225%), Route: 0.605ns(64.775%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     3510.000    3510.000 r                        
 i_clk                                                   0.000    3510.000 r       i_clk (port)     
                                   net (fanout=1)        0.000    3510.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    3511.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008    3512.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    3512.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    3513.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    3513.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    3513.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    3513.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     0.920    3514.685         clk_system       
                                                                                   AXI4_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    3514.685 r       AXI4_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=567)      2.196    3516.881         axi_clk          
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_i[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    3516.881                          
 clock uncertainty                                      -0.350    3516.531                          

 Setup time                                              0.034    3516.565                          

 Data required time                                               3516.565                          
----------------------------------------------------------------------------------------------------
 Data required time                                               3516.565                          
 Data arrival time                                                3515.326                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.239                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/CLK (GTP_DFF_C)
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.466  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.881
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                     3509.977    3509.977 r                        
 i_hdmi1_clk                                             0.000    3509.977 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000    3509.977         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    3511.188 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008    3512.196         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    3512.196 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196    3514.392         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/CLK (GTP_DFF_C)

                                   tco                   0.329    3514.721 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464    3515.185         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rptr [3]
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/D (GTP_DFF_C)

 Data arrival time                                                3515.185         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     3510.000    3510.000 r                        
 i_clk                                                   0.000    3510.000 r       i_clk (port)     
                                   net (fanout=1)        0.000    3510.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    3511.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008    3512.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    3512.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    3513.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    3513.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    3513.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    3513.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     0.920    3514.685         clk_system       
                                                                                   AXI4_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    3514.685 r       AXI4_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=567)      2.196    3516.881         axi_clk          
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    3516.881                          
 clock uncertainty                                      -0.350    3516.531                          

 Setup time                                              0.034    3516.565                          

 Data required time                                               3516.565                          
----------------------------------------------------------------------------------------------------
 Data required time                                               3516.565                          
 Data arrival time                                                3515.185                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.380                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/CLK (GTP_DFF_C)
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.466  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.881
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                     4149.992    4149.992 r                        
 i_hdmi1_clk                                             0.000    4149.992 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000    4149.992         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    4151.203 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008    4152.211         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    4152.211 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196    4154.407         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/CLK (GTP_DFF_C)

                                   tco                   0.323    4154.730 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464    4155.194         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rptr [3]
                                                                           f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/D (GTP_DFF_C)

 Data arrival time                                                4155.194         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4150.000    4150.000 r                        
 i_clk                                                   0.000    4150.000 r       i_clk (port)     
                                   net (fanout=1)        0.000    4150.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    4151.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008    4152.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    4152.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    4153.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    4153.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    4153.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    4153.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     0.920    4154.685         clk_system       
                                                                                   AXI4_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    4154.685 r       AXI4_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=567)      2.196    4156.881         axi_clk          
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    4156.881                          
 clock uncertainty                                       0.350    4157.231                          

 Hold time                                               0.047    4157.278                          

 Data required time                                               4157.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4157.278                          
 Data arrival time                                                4155.194                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.084                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/CLK (GTP_DFF_C)
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.466  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.881
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                     4149.992    4149.992 r                        
 i_hdmi1_clk                                             0.000    4149.992 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000    4149.992         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    4151.203 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008    4152.211         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    4152.211 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196    4154.407         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/CLK (GTP_DFF_C)

                                   tco                   0.323    4154.730 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464    4155.194         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rptr [4]
                                                                           f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/D (GTP_DFF_C)

 Data arrival time                                                4155.194         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4150.000    4150.000 r                        
 i_clk                                                   0.000    4150.000 r       i_clk (port)     
                                   net (fanout=1)        0.000    4150.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    4151.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008    4152.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    4152.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    4153.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    4153.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    4153.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    4153.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     0.920    4154.685         clk_system       
                                                                                   AXI4_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    4154.685 r       AXI4_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=567)      2.196    4156.881         axi_clk          
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    4156.881                          
 clock uncertainty                                       0.350    4157.231                          

 Hold time                                               0.047    4157.278                          

 Data required time                                               4157.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4157.278                          
 Data arrival time                                                4155.194                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.084                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/CLK (GTP_DFF_C)
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.466  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.881
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                     4149.992    4149.992 r                        
 i_hdmi1_clk                                             0.000    4149.992 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000    4149.992         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    4151.203 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008    4152.211         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    4152.211 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196    4154.407         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/CLK (GTP_DFF_C)

                                   tco                   0.323    4154.730 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464    4155.194         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rptr [5]
                                                                           f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/D (GTP_DFF_C)

 Data arrival time                                                4155.194         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4150.000    4150.000 r                        
 i_clk                                                   0.000    4150.000 r       i_clk (port)     
                                   net (fanout=1)        0.000    4150.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    4151.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008    4152.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    4152.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    4153.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    4153.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    4153.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    4153.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     0.920    4154.685         clk_system       
                                                                                   AXI4_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    4154.685 r       AXI4_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=567)      2.196    4156.881         axi_clk          
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    4156.881                          
 clock uncertainty                                       0.350    4157.231                          

 Hold time                                               0.047    4157.278                          

 Data required time                                               4157.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4157.278                          
 Data arrival time                                                4155.194                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.084                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/CLK (GTP_DFF)
Endpoint    : cmos1_8_16bit/pdata_out1[0]/CE (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=43)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       cmos1_href_d0/Q (GTP_DFF)
                                   net (fanout=13)       0.693       5.437         cmos1_href_d0    
                                                                                   cmos1_8_16bit/N11_3/I0 (GTP_LUT3)
                                   td                    0.232       5.669 f       cmos1_8_16bit/N11_3/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       6.310         cmos1_8_16bit/N11
                                                                           f       cmos1_8_16bit/pdata_out1[0]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.310         Logic Levels: 1  
                                                                                   Logic: 0.561ns(29.604%), Route: 1.334ns(70.396%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 cmos1_pclk                                              0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=43)       3.204      16.315         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.542      15.523                          

 Data required time                                                 15.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.523                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.213                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/CLK (GTP_DFF)
Endpoint    : cmos1_8_16bit/pdata_out1[1]/CE (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=43)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       cmos1_href_d0/Q (GTP_DFF)
                                   net (fanout=13)       0.693       5.437         cmos1_href_d0    
                                                                                   cmos1_8_16bit/N11_3/I0 (GTP_LUT3)
                                   td                    0.232       5.669 f       cmos1_8_16bit/N11_3/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       6.310         cmos1_8_16bit/N11
                                                                           f       cmos1_8_16bit/pdata_out1[1]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.310         Logic Levels: 1  
                                                                                   Logic: 0.561ns(29.604%), Route: 1.334ns(70.396%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 cmos1_pclk                                              0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=43)       3.204      16.315         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.542      15.523                          

 Data required time                                                 15.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.523                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.213                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/CLK (GTP_DFF)
Endpoint    : cmos1_8_16bit/pdata_out1[2]/CE (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=43)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       cmos1_href_d0/Q (GTP_DFF)
                                   net (fanout=13)       0.693       5.437         cmos1_href_d0    
                                                                                   cmos1_8_16bit/N11_3/I0 (GTP_LUT3)
                                   td                    0.232       5.669 f       cmos1_8_16bit/N11_3/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       6.310         cmos1_8_16bit/N11
                                                                           f       cmos1_8_16bit/pdata_out1[2]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.310         Logic Levels: 1  
                                                                                   Logic: 0.561ns(29.604%), Route: 1.334ns(70.396%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 cmos1_pclk                                              0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=43)       3.204      16.315         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.542      15.523                          

 Data required time                                                 15.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.523                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.213                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[0]/CLK (GTP_DFF_RE)
Endpoint    : cmos1_8_16bit/pdata_out1[8]/D (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=43)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_i_reg[0]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       cmos1_8_16bit/pdata_i_reg[0]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         cmos1_8_16bit/pdata_i_reg [0]
                                                                           f       cmos1_8_16bit/pdata_out1[8]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=43)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[8]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[1]/CLK (GTP_DFF_RE)
Endpoint    : cmos1_8_16bit/pdata_out1[9]/D (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=43)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_i_reg[1]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       cmos1_8_16bit/pdata_i_reg[1]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         cmos1_8_16bit/pdata_i_reg [1]
                                                                           f       cmos1_8_16bit/pdata_out1[9]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=43)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[9]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[2]/CLK (GTP_DFF_RE)
Endpoint    : cmos1_8_16bit/pdata_out1[10]/D (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=43)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_i_reg[2]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       cmos1_8_16bit/pdata_i_reg[2]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         cmos1_8_16bit/pdata_i_reg [2]
                                                                           f       cmos1_8_16bit/pdata_out1[10]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=43)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[10]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_vde_i[2]/CLK (GTP_DFF_C)
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=43)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=252)      3.146       6.536         cmos1_pclk_16bit 
                                                                           r       Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_vde_i[2]/CLK (GTP_DFF_C)

                                   tco                   0.329       6.865 r       Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_vde_i[2]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       7.418         Image_Process_Interface_Inst/video2_vde0
                                                                                   Image_Process_Interface_Inst/N65/I2 (GTP_LUT4)
                                   td                    0.217       7.635 r       Image_Process_Interface_Inst/N65/Z (GTP_LUT4)
                                   net (fanout=36)       0.958       8.593         Image_Process_Interface_Inst/ctrl_video2_vde
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       8.794 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.794         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4747
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.824 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.824         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4748
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.854 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.854         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4749
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.884 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.884         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4750
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.914 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.914         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4751
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.944 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.944         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4752
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.974 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.974         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4753
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.004 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.004         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4754
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.034 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.034         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4755
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.064 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.064         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4756
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.094 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.094         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4757
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.124 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.124         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4758
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.154 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.154         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4759
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_14/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.390 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_14/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      10.031         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2 [13]
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N3[13]/I0 (GTP_LUT3)
                                   td                    0.185      10.216 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N3[13]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      10.680         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wwptr [13]
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183.eq_6/I2 (GTP_LUT5CARRY)
                                   td                    0.233      10.913 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183.eq_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      11.377         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N184/I4 (GTP_LUT5)
                                   td                    0.185      11.562 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N184/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      11.562         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N184
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  11.562         Logic Levels: 8  
                                                                                   Logic: 1.946ns(38.719%), Route: 3.080ns(61.281%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=43)       1.409      26.420         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.726 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.190         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.190 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=252)      3.146      30.336         cmos1_pclk_16bit 
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.336                          
 clock uncertainty                                      -0.250      30.086                          

 Setup time                                              0.034      30.120                          

 Data required time                                                 30.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.120                          
 Data arrival time                                                  11.562                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.558                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_vde_i[2]/CLK (GTP_DFF_C)
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=43)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=252)      3.146       6.536         cmos1_pclk_16bit 
                                                                           r       Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_vde_i[2]/CLK (GTP_DFF_C)

                                   tco                   0.329       6.865 r       Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_vde_i[2]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       7.418         Image_Process_Interface_Inst/video2_vde0
                                                                                   Image_Process_Interface_Inst/N65/I2 (GTP_LUT4)
                                   td                    0.217       7.635 r       Image_Process_Interface_Inst/N65/Z (GTP_LUT4)
                                   net (fanout=36)       0.958       8.593         Image_Process_Interface_Inst/ctrl_video2_vde
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       8.794 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.794         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4792
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.824 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.824         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4793
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.854 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.854         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4794
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.884 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.884         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4795
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.914 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.914         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4796
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.944 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.944         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4797
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.974 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.974         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4798
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.004 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.004         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4799
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.034 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.034         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4800
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.064 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.064         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4801
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.094 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.094         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4802
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.124 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.124         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4803
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.154 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.154         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4804
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_14/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.390 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_14/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      10.031         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2 [13]
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N3[13]/I2 (GTP_LUT3)
                                   td                    0.185      10.216 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N3[13]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      10.680         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wwptr [13]
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183.eq_6/I2 (GTP_LUT5CARRY)
                                   td                    0.233      10.913 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183.eq_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      11.377         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N184/I1 (GTP_LUT5)
                                   td                    0.185      11.562 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N184/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      11.562         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N184
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  11.562         Logic Levels: 8  
                                                                                   Logic: 1.946ns(38.719%), Route: 3.080ns(61.281%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=43)       1.409      26.420         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.726 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.190         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.190 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=252)      3.146      30.336         cmos1_pclk_16bit 
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.336                          
 clock uncertainty                                      -0.250      30.086                          

 Setup time                                              0.034      30.120                          

 Data required time                                                 30.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.120                          
 Data arrival time                                                  11.562                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.558                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_vde_i[2]/CLK (GTP_DFF_C)
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/D (GTP_DFF_C)
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=43)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=252)      3.146       6.536         cmos1_pclk_16bit 
                                                                           r       Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_vde_i[2]/CLK (GTP_DFF_C)

                                   tco                   0.329       6.865 r       Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_vde_i[2]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       7.418         Image_Process_Interface_Inst/video2_vde0
                                                                                   Image_Process_Interface_Inst/N65/I2 (GTP_LUT4)
                                   td                    0.217       7.635 r       Image_Process_Interface_Inst/N65/Z (GTP_LUT4)
                                   net (fanout=36)       0.958       8.593         Image_Process_Interface_Inst/ctrl_video2_vde
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       8.794 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.794         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4747
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.824 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.824         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4748
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.854 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.854         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4749
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.884 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.884         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4750
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.914 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.914         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4751
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.944 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.944         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4752
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.974 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.974         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4753
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.004 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.004         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4754
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.034 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.034         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4755
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.064 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.064         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4756
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.094 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.094         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4757
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.124 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.124         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4758
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.154 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.154         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4759
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_14/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.390 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2_14/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      10.031         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2 [13]
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N7_13/I0 (GTP_LUT5)
                                   td                    0.258      10.289 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N7_13/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      10.289         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wgnext [13]
                                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/D (GTP_DFF_C)

 Data arrival time                                                  10.289         Logic Levels: 6  
                                                                                   Logic: 1.601ns(42.659%), Route: 2.152ns(57.341%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=43)       1.409      26.420         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.726 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.190         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.190 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=252)      3.146      30.336         cmos1_pclk_16bit 
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.336                          
 clock uncertainty                                      -0.250      30.086                          

 Setup time                                              0.034      30.120                          

 Data required time                                                 30.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.120                          
 Data arrival time                                                  10.289                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.831                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=43)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=252)      3.146       6.536         cmos1_pclk_16bit 
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       6.859 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       7.323         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr1 [0]
                                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   7.323         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=43)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=252)      3.146       6.536         cmos1_pclk_16bit 
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Hold time                                               0.047       6.783                          

 Data required time                                                  6.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.783                          
 Data arrival time                                                   7.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=43)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=252)      3.146       6.536         cmos1_pclk_16bit 
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       6.859 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       7.323         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr1 [1]
                                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   7.323         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=43)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=252)      3.146       6.536         cmos1_pclk_16bit 
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Hold time                                               0.047       6.783                          

 Data required time                                                  6.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.783                          
 Data arrival time                                                   7.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=43)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=252)      3.146       6.536         cmos1_pclk_16bit 
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       6.859 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       7.323         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr1 [2]
                                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)

 Data arrival time                                                   7.323         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=43)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=252)      3.146       6.536         cmos1_pclk_16bit 
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Hold time                                               0.047       6.783                          

 Data required time                                                  6.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.783                          
 Data arrival time                                                   7.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/D (GTP_DFF)
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.610
  Launch Clock Delay      :  8.610
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.632       7.397         clk_system       
                                                                                   Config_HDMI_Inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       7.491 r       Config_HDMI_Inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       8.610         clk_config_hdmi  
                                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/CLK (GTP_DFF_RE)

                                   tco                   0.329       8.939 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       9.544         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_3/I0 (GTP_LUT3)
                                   td                    0.243       9.787 f       ms72xx_ctl/ms7200_ctl/N8_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      10.251         ms72xx_ctl/ms7200_ctl/_N43756
                                                                                   ms72xx_ctl/ms7200_ctl/N1872_5/I3 (GTP_LUT4)
                                   td                    0.185      10.436 r       ms72xx_ctl/ms7200_ctl/N1872_5/Z (GTP_LUT4)
                                   net (fanout=6)        0.693      11.129         ms72xx_ctl/ms7200_ctl/_N43761
                                                                                   ms72xx_ctl/ms7200_ctl/N1388/I3 (GTP_LUT4)
                                   td                    0.185      11.314 r       ms72xx_ctl/ms7200_ctl/N1388/Z (GTP_LUT4)
                                   net (fanout=4)        0.641      11.955         ms72xx_ctl/ms7200_ctl/N1388
                                                                                   ms72xx_ctl/ms7200_ctl/N1877/I1 (GTP_LUT4)
                                   td                    0.185      12.140 r       ms72xx_ctl/ms7200_ctl/N1877/Z (GTP_LUT4)
                                   net (fanout=4)        0.641      12.781         ms72xx_ctl/ms7200_ctl/N1321
                                                                                   ms72xx_ctl/ms7210_ctl/N589_1/I1 (GTP_LUT5)
                                   td                    0.185      12.966 r       ms72xx_ctl/ms7210_ctl/N589_1/Z (GTP_LUT5)
                                   net (fanout=5)        0.670      13.636         ms72xx_ctl/_N43771
                                                                                   ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_9/I2 (GTP_LUT3)
                                   td                    0.185      13.821 r       ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_9/Z (GTP_LUT3)
                                   net (fanout=2)        0.553      14.374         ms72xx_ctl/ms7200_ctl/state_n [4]
                                                                                   ms72xx_ctl/ms7200_ctl/N1797/I3 (GTP_LUT5)
                                   td                    0.185      14.559 r       ms72xx_ctl/ms7200_ctl/N1797/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      15.023         ms72xx_ctl/ms7200_ctl/N1797
                                                                                   ms72xx_ctl/ms7200_ctl/freq_ensure_rs_mux/I1 (GTP_LUT4)
                                   td                    0.185      15.208 r       ms72xx_ctl/ms7200_ctl/freq_ensure_rs_mux/Z (GTP_LUT4)
                                   net (fanout=1)        0.000      15.208         ms72xx_ctl/ms7200_ctl/_N47057
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/D (GTP_DFF)

 Data arrival time                                                  15.208         Logic Levels: 8  
                                                                                   Logic: 1.867ns(28.296%), Route: 4.731ns(71.704%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 i_clk                                                   0.000     100.000 r       i_clk (port)     
                                   net (fanout=1)        0.000     100.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008     102.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     102.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     103.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     103.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     103.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     103.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.632     107.397         clk_system       
                                                                                   Config_HDMI_Inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     107.491 r       Config_HDMI_Inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119     108.610         clk_config_hdmi  
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/CLK (GTP_DFF)
 clock pessimism                                         0.000     108.610                          
 clock uncertainty                                      -0.150     108.460                          

 Setup time                                              0.034     108.494                          

 Data required time                                                108.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                108.494                          
 Data arrival time                                                  15.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.286                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CE (GTP_DFF_E)
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.610
  Launch Clock Delay      :  8.610
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.632       7.397         clk_system       
                                                                                   Config_HDMI_Inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       7.491 r       Config_HDMI_Inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       8.610         clk_config_hdmi  
                                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/CLK (GTP_DFF_RE)

                                   tco                   0.329       8.939 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       9.544         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_3/I0 (GTP_LUT3)
                                   td                    0.243       9.787 f       ms72xx_ctl/ms7200_ctl/N8_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      10.251         ms72xx_ctl/ms7200_ctl/_N43756
                                                                                   ms72xx_ctl/ms7200_ctl/N1872_5/I3 (GTP_LUT4)
                                   td                    0.185      10.436 r       ms72xx_ctl/ms7200_ctl/N1872_5/Z (GTP_LUT4)
                                   net (fanout=6)        0.693      11.129         ms72xx_ctl/ms7200_ctl/_N43761
                                                                                   ms72xx_ctl/ms7200_ctl/N2031_1/I1 (GTP_LUT2)
                                   td                    0.185      11.314 r       ms72xx_ctl/ms7200_ctl/N2031_1/Z (GTP_LUT2)
                                   net (fanout=15)       0.810      12.124         ms72xx_ctl/ms7200_ctl/N261
                                                                                   ms72xx_ctl/ms7200_ctl/N40_9/I0 (GTP_LUT5)
                                   td                    0.185      12.309 r       ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641      12.950         ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I0 (GTP_LUT3)
                                   td                    0.185      13.135 r       ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      13.740         ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_7/I3 (GTP_LUT5)
                                   td                    0.172      13.912 f       ms72xx_ctl/ms7200_ctl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553      14.465         ms72xx_ctl/ms7200_ctl/N8
                                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CE (GTP_DFF_E)

 Data arrival time                                                  14.465         Logic Levels: 6  
                                                                                   Logic: 1.484ns(25.346%), Route: 4.371ns(74.654%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 i_clk                                                   0.000     100.000 r       i_clk (port)     
                                   net (fanout=1)        0.000     100.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008     102.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     102.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     103.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     103.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     103.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     103.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.632     107.397         clk_system       
                                                                                   Config_HDMI_Inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     107.491 r       Config_HDMI_Inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119     108.610         clk_config_hdmi  
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     108.610                          
 clock uncertainty                                      -0.150     108.460                          

 Setup time                                             -0.542     107.918                          

 Data required time                                                107.918                          
----------------------------------------------------------------------------------------------------
 Data required time                                                107.918                          
 Data arrival time                                                  14.465                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.453                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CE (GTP_DFF_E)
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.610
  Launch Clock Delay      :  8.610
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.632       7.397         clk_system       
                                                                                   Config_HDMI_Inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       7.491 r       Config_HDMI_Inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       8.610         clk_config_hdmi  
                                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/CLK (GTP_DFF_RE)

                                   tco                   0.329       8.939 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       9.544         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_3/I0 (GTP_LUT3)
                                   td                    0.243       9.787 f       ms72xx_ctl/ms7200_ctl/N8_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      10.251         ms72xx_ctl/ms7200_ctl/_N43756
                                                                                   ms72xx_ctl/ms7200_ctl/N1872_5/I3 (GTP_LUT4)
                                   td                    0.185      10.436 r       ms72xx_ctl/ms7200_ctl/N1872_5/Z (GTP_LUT4)
                                   net (fanout=6)        0.693      11.129         ms72xx_ctl/ms7200_ctl/_N43761
                                                                                   ms72xx_ctl/ms7200_ctl/N2031_1/I1 (GTP_LUT2)
                                   td                    0.185      11.314 r       ms72xx_ctl/ms7200_ctl/N2031_1/Z (GTP_LUT2)
                                   net (fanout=15)       0.810      12.124         ms72xx_ctl/ms7200_ctl/N261
                                                                                   ms72xx_ctl/ms7200_ctl/N40_9/I0 (GTP_LUT5)
                                   td                    0.185      12.309 r       ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641      12.950         ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I0 (GTP_LUT3)
                                   td                    0.185      13.135 r       ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      13.740         ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_7/I3 (GTP_LUT5)
                                   td                    0.172      13.912 f       ms72xx_ctl/ms7200_ctl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553      14.465         ms72xx_ctl/ms7200_ctl/N8
                                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CE (GTP_DFF_E)

 Data arrival time                                                  14.465         Logic Levels: 6  
                                                                                   Logic: 1.484ns(25.346%), Route: 4.371ns(74.654%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 i_clk                                                   0.000     100.000 r       i_clk (port)     
                                   net (fanout=1)        0.000     100.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008     102.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     102.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     103.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     103.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     103.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     103.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.632     107.397         clk_system       
                                                                                   Config_HDMI_Inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     107.491 r       Config_HDMI_Inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119     108.610         clk_config_hdmi  
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     108.610                          
 clock uncertainty                                      -0.150     108.460                          

 Setup time                                             -0.542     107.918                          

 Data required time                                                107.918                          
----------------------------------------------------------------------------------------------------
 Data required time                                                107.918                          
 Data arrival time                                                  14.465                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.453                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/receiv_data[7]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/iic_dri_rx/data_out[7]/D (GTP_DFF_E)
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.610
  Launch Clock Delay      :  8.610
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.632       7.397         clk_system       
                                                                                   Config_HDMI_Inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       7.491 r       Config_HDMI_Inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       8.610         clk_config_hdmi  
                                                                           r       ms72xx_ctl/iic_dri_rx/receiv_data[7]/CLK (GTP_DFF_RE)

                                   tco                   0.323       8.933 f       ms72xx_ctl/iic_dri_rx/receiv_data[7]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       9.397         ms72xx_ctl/iic_dri_rx/receiv_data [7]
                                                                           f       ms72xx_ctl/iic_dri_rx/data_out[7]/D (GTP_DFF_E)

 Data arrival time                                                   9.397         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.632       7.397         clk_system       
                                                                                   Config_HDMI_Inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       7.491 r       Config_HDMI_Inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       8.610         clk_config_hdmi  
                                                                           r       ms72xx_ctl/iic_dri_rx/data_out[7]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       8.610                          
 clock uncertainty                                       0.000       8.610                          

 Hold time                                               0.047       8.657                          

 Data required time                                                  8.657                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.657                          
 Data arrival time                                                   9.397                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/iic_trig/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/iic_dri_rx/pluse_1d/D (GTP_DFF_R)
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.610
  Launch Clock Delay      :  8.610
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.632       7.397         clk_system       
                                                                                   Config_HDMI_Inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       7.491 r       Config_HDMI_Inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       8.610         clk_config_hdmi  
                                                                           r       ms72xx_ctl/ms7200_ctl/iic_trig/CLK (GTP_DFF_R)

                                   tco                   0.323       8.933 f       ms72xx_ctl/ms7200_ctl/iic_trig/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       9.397         ms72xx_ctl/iic_trig_rx
                                                                           f       ms72xx_ctl/iic_dri_rx/pluse_1d/D (GTP_DFF_R)

 Data arrival time                                                   9.397         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.632       7.397         clk_system       
                                                                                   Config_HDMI_Inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       7.491 r       Config_HDMI_Inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       8.610         clk_config_hdmi  
                                                                           r       ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       8.610                          
 clock uncertainty                                       0.000       8.610                          

 Hold time                                               0.047       8.657                          

 Data required time                                                  8.657                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.657                          
 Data arrival time                                                   9.397                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/iic_dri_rx/pluse_2d/D (GTP_DFF_R)
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.610
  Launch Clock Delay      :  8.610
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.632       7.397         clk_system       
                                                                                   Config_HDMI_Inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       7.491 r       Config_HDMI_Inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       8.610         clk_config_hdmi  
                                                                           r       ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)

                                   tco                   0.323       8.933 f       ms72xx_ctl/iic_dri_rx/pluse_1d/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       9.397         ms72xx_ctl/iic_dri_rx/pluse_1d
                                                                           f       ms72xx_ctl/iic_dri_rx/pluse_2d/D (GTP_DFF_R)

 Data arrival time                                                   9.397         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.632       7.397         clk_system       
                                                                                   Config_HDMI_Inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       7.491 r       Config_HDMI_Inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       8.610         clk_config_hdmi  
                                                                           r       ms72xx_ctl/iic_dri_rx/pluse_2d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       8.610                          
 clock uncertainty                                       0.000       8.610                          

 Hold time                                               0.047       8.657                          

 Data required time                                                  8.657                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.657                          
 Data arrival time                                                   9.397                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/D (GTP_DFF_R)
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.407
  Launch Clock Delay      :  3.407
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.497       2.708         nt_i_clk         
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.802 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.407         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.736 r       coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.377         coms1_reg_config/clock_20k_cnt [0]
                                                                                   coms1_reg_config/N8_mux4_5/I4 (GTP_LUT5)
                                   td                    0.303       4.680 f       coms1_reg_config/N8_mux4_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.144         coms1_reg_config/_N970
                                                                                   coms1_reg_config/N8_mux10/I4 (GTP_LUT5)
                                   td                    0.185       5.329 r       coms1_reg_config/N8_mux10/Z (GTP_LUT5)
                                   net (fanout=12)       0.782       6.111         coms1_reg_config/N8
                                                                                   coms1_reg_config/N11_2_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       6.344 f       coms1_reg_config/N11_2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.344         coms1_reg_config/_N4833
                                                                                   coms1_reg_config/N11_2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.374 r       coms1_reg_config/N11_2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.374         coms1_reg_config/_N4834
                                                                                   coms1_reg_config/N11_2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.404 r       coms1_reg_config/N11_2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.404         coms1_reg_config/_N4835
                                                                                   coms1_reg_config/N11_2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.434 r       coms1_reg_config/N11_2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.434         coms1_reg_config/_N4836
                                                                                   coms1_reg_config/N11_2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.464 r       coms1_reg_config/N11_2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.464         coms1_reg_config/_N4837
                                                                                   coms1_reg_config/N11_2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.494 r       coms1_reg_config/N11_2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.494         coms1_reg_config/_N4838
                                                                                   coms1_reg_config/N11_2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.524 r       coms1_reg_config/N11_2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.524         coms1_reg_config/_N4839
                                                                                   coms1_reg_config/N11_2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.554 r       coms1_reg_config/N11_2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.554         coms1_reg_config/_N4840
                                                                                   coms1_reg_config/N11_2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.584 r       coms1_reg_config/N11_2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.584         coms1_reg_config/_N4841
                                                                                   coms1_reg_config/N11_2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.820 r       coms1_reg_config/N11_2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.820         coms1_reg_config/N1111 [10]
                                                                           r       coms1_reg_config/clock_20k_cnt[10]/D (GTP_DFF_R)

 Data arrival time                                                   6.820         Logic Levels: 5  
                                                                                   Logic: 1.526ns(44.711%), Route: 1.887ns(55.289%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 i_clk                                                   0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      40.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.497      42.708         nt_i_clk         
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      42.802 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=12)       0.605      43.407         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[10]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      43.407                          
 clock uncertainty                                      -0.150      43.257                          

 Setup time                                              0.034      43.291                          

 Data required time                                                 43.291                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.291                          
 Data arrival time                                                   6.820                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.471                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[9]/D (GTP_DFF_R)
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.407
  Launch Clock Delay      :  3.407
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.497       2.708         nt_i_clk         
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.802 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.407         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.736 r       coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.377         coms1_reg_config/clock_20k_cnt [0]
                                                                                   coms1_reg_config/N8_mux4_5/I4 (GTP_LUT5)
                                   td                    0.303       4.680 f       coms1_reg_config/N8_mux4_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.144         coms1_reg_config/_N970
                                                                                   coms1_reg_config/N8_mux10/I4 (GTP_LUT5)
                                   td                    0.185       5.329 r       coms1_reg_config/N8_mux10/Z (GTP_LUT5)
                                   net (fanout=12)       0.782       6.111         coms1_reg_config/N8
                                                                                   coms1_reg_config/N11_2_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       6.344 f       coms1_reg_config/N11_2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.344         coms1_reg_config/_N4833
                                                                                   coms1_reg_config/N11_2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.374 r       coms1_reg_config/N11_2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.374         coms1_reg_config/_N4834
                                                                                   coms1_reg_config/N11_2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.404 r       coms1_reg_config/N11_2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.404         coms1_reg_config/_N4835
                                                                                   coms1_reg_config/N11_2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.434 r       coms1_reg_config/N11_2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.434         coms1_reg_config/_N4836
                                                                                   coms1_reg_config/N11_2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.464 r       coms1_reg_config/N11_2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.464         coms1_reg_config/_N4837
                                                                                   coms1_reg_config/N11_2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.494 r       coms1_reg_config/N11_2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.494         coms1_reg_config/_N4838
                                                                                   coms1_reg_config/N11_2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.524 r       coms1_reg_config/N11_2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.524         coms1_reg_config/_N4839
                                                                                   coms1_reg_config/N11_2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.554 r       coms1_reg_config/N11_2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.554         coms1_reg_config/_N4840
                                                                                   coms1_reg_config/N11_2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.790 r       coms1_reg_config/N11_2_9/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.790         coms1_reg_config/N1111 [9]
                                                                           r       coms1_reg_config/clock_20k_cnt[9]/D (GTP_DFF_R)

 Data arrival time                                                   6.790         Logic Levels: 5  
                                                                                   Logic: 1.496ns(44.221%), Route: 1.887ns(55.779%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 i_clk                                                   0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      40.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.497      42.708         nt_i_clk         
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      42.802 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=12)       0.605      43.407         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[9]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      43.407                          
 clock uncertainty                                      -0.150      43.257                          

 Setup time                                              0.034      43.291                          

 Data required time                                                 43.291                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.291                          
 Data arrival time                                                   6.790                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.501                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/D (GTP_DFF_R)
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.407
  Launch Clock Delay      :  3.407
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.497       2.708         nt_i_clk         
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.802 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.407         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.736 r       coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.377         coms1_reg_config/clock_20k_cnt [0]
                                                                                   coms1_reg_config/N8_mux4_5/I4 (GTP_LUT5)
                                   td                    0.303       4.680 f       coms1_reg_config/N8_mux4_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.144         coms1_reg_config/_N970
                                                                                   coms1_reg_config/N8_mux10/I4 (GTP_LUT5)
                                   td                    0.185       5.329 r       coms1_reg_config/N8_mux10/Z (GTP_LUT5)
                                   net (fanout=12)       0.782       6.111         coms1_reg_config/N8
                                                                                   coms1_reg_config/N11_2_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       6.344 f       coms1_reg_config/N11_2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.344         coms1_reg_config/_N4833
                                                                                   coms1_reg_config/N11_2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.374 r       coms1_reg_config/N11_2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.374         coms1_reg_config/_N4834
                                                                                   coms1_reg_config/N11_2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.404 r       coms1_reg_config/N11_2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.404         coms1_reg_config/_N4835
                                                                                   coms1_reg_config/N11_2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.434 r       coms1_reg_config/N11_2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.434         coms1_reg_config/_N4836
                                                                                   coms1_reg_config/N11_2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.464 r       coms1_reg_config/N11_2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.464         coms1_reg_config/_N4837
                                                                                   coms1_reg_config/N11_2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.494 r       coms1_reg_config/N11_2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.494         coms1_reg_config/_N4838
                                                                                   coms1_reg_config/N11_2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.524 r       coms1_reg_config/N11_2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.524         coms1_reg_config/_N4839
                                                                                   coms1_reg_config/N11_2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.760 r       coms1_reg_config/N11_2_8/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.760         coms1_reg_config/N1111 [8]
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/D (GTP_DFF_R)

 Data arrival time                                                   6.760         Logic Levels: 4  
                                                                                   Logic: 1.466ns(43.722%), Route: 1.887ns(56.278%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 i_clk                                                   0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      40.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.497      42.708         nt_i_clk         
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      42.802 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=12)       0.605      43.407         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      43.407                          
 clock uncertainty                                      -0.150      43.257                          

 Setup time                                              0.034      43.291                          

 Data required time                                                 43.291                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.291                          
 Data arrival time                                                   6.760                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.531                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[0]/D (GTP_DFF_R)
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.407
  Launch Clock Delay      :  3.407
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.497       2.708         nt_i_clk         
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.802 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.407         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       3.730 f       coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.371         coms1_reg_config/clock_20k_cnt [0]
                                                                                   coms1_reg_config/N1111[0]_1/I0 (GTP_LUT2)
                                   td                    0.250       4.621 r       coms1_reg_config/N1111[0]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       4.621         coms1_reg_config/N1111 [0]
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/D (GTP_DFF_R)

 Data arrival time                                                   4.621         Logic Levels: 1  
                                                                                   Logic: 0.573ns(47.199%), Route: 0.641ns(52.801%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.497       2.708         nt_i_clk         
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.802 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.407         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.407                          
 clock uncertainty                                       0.000       3.407                          

 Hold time                                               0.039       3.446                          

 Data required time                                                  3.446                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.446                          
 Data arrival time                                                   4.621                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.175                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[1]/D (GTP_DFF_R)
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.407
  Launch Clock Delay      :  3.407
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.497       2.708         nt_i_clk         
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.802 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.407         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       3.730 f       coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.371         coms1_reg_config/clock_20k_cnt [0]
                                                                                   coms1_reg_config/N11_2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.250       4.621 r       coms1_reg_config/N11_2_1/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.621         coms1_reg_config/N1111 [1]
                                                                           r       coms1_reg_config/clock_20k_cnt[1]/D (GTP_DFF_R)

 Data arrival time                                                   4.621         Logic Levels: 1  
                                                                                   Logic: 0.573ns(47.199%), Route: 0.641ns(52.801%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.497       2.708         nt_i_clk         
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.802 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.407         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.407                          
 clock uncertainty                                       0.000       3.407                          

 Hold time                                               0.039       3.446                          

 Data required time                                                  3.446                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.446                          
 Data arrival time                                                   4.621                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.175                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/D (GTP_DFF_R)
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.407
  Launch Clock Delay      :  3.407
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.497       2.708         nt_i_clk         
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.802 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.407         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       3.730 f       coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.371         coms1_reg_config/clock_20k_cnt [0]
                                                                                   coms1_reg_config/N11_2_2/I0 (GTP_LUT5CARRY)
                                   td                    0.250       4.621 r       coms1_reg_config/N11_2_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.621         coms1_reg_config/N1111 [2]
                                                                           r       coms1_reg_config/clock_20k_cnt[2]/D (GTP_DFF_R)

 Data arrival time                                                   4.621         Logic Levels: 1  
                                                                                   Logic: 0.573ns(47.199%), Route: 0.641ns(52.801%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.497       2.708         nt_i_clk         
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.802 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.407         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[2]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.407                          
 clock uncertainty                                       0.000       3.407                          

 Hold time                                               0.039       3.446                          

 Data required time                                                  3.446                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.446                          
 Data arrival time                                                   4.621                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.175                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k/R (GTP_DFF_R)
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.407
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 i_clk                                                   0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      20.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       3.204      24.415         nt_i_clk         
                                                                           r       power_on_delay_inst/camera_rstn_reg/CLK (GTP_DFF_R)

                                   tco                   0.329      24.744 r       power_on_delay_inst/camera_rstn_reg/Q (GTP_DFF_R)
                                   net (fanout=5)        0.000      24.744         nt_cmos2_reset   
                                                                                   coms1_reg_config/N4/I (GTP_INV)
                                   td                    0.000      24.744 f       coms1_reg_config/N4/Z (GTP_INV)
                                   net (fanout=58)       0.841      25.585         coms1_reg_config/N4
                                                                           f       coms1_reg_config/clock_20k/R (GTP_DFF_R)

 Data arrival time                                                  25.585         Logic Levels: 1  
                                                                                   Logic: 0.329ns(28.120%), Route: 0.841ns(71.880%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 i_clk                                                   0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      40.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.497      42.708         nt_i_clk         
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      42.802 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=12)       0.605      43.407         clk_25M          
                                                                           r       coms1_reg_config/clock_20k/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      43.407                          
 clock uncertainty                                      -0.150      43.257                          

 Setup time                                             -0.346      42.911                          

 Data required time                                                 42.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.911                          
 Data arrival time                                                  25.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.326                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[0]/R (GTP_DFF_R)
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.407
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 i_clk                                                   0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      20.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       3.204      24.415         nt_i_clk         
                                                                           r       power_on_delay_inst/camera_rstn_reg/CLK (GTP_DFF_R)

                                   tco                   0.329      24.744 r       power_on_delay_inst/camera_rstn_reg/Q (GTP_DFF_R)
                                   net (fanout=5)        0.000      24.744         nt_cmos2_reset   
                                                                                   coms1_reg_config/N4/I (GTP_INV)
                                   td                    0.000      24.744 f       coms1_reg_config/N4/Z (GTP_INV)
                                   net (fanout=58)       0.841      25.585         coms1_reg_config/N4
                                                                           f       coms1_reg_config/clock_20k_cnt[0]/R (GTP_DFF_R)

 Data arrival time                                                  25.585         Logic Levels: 1  
                                                                                   Logic: 0.329ns(28.120%), Route: 0.841ns(71.880%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 i_clk                                                   0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      40.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.497      42.708         nt_i_clk         
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      42.802 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=12)       0.605      43.407         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      43.407                          
 clock uncertainty                                      -0.150      43.257                          

 Setup time                                             -0.346      42.911                          

 Data required time                                                 42.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.911                          
 Data arrival time                                                  25.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.326                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[1]/R (GTP_DFF_R)
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.407
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 i_clk                                                   0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      20.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       3.204      24.415         nt_i_clk         
                                                                           r       power_on_delay_inst/camera_rstn_reg/CLK (GTP_DFF_R)

                                   tco                   0.329      24.744 r       power_on_delay_inst/camera_rstn_reg/Q (GTP_DFF_R)
                                   net (fanout=5)        0.000      24.744         nt_cmos2_reset   
                                                                                   coms1_reg_config/N4/I (GTP_INV)
                                   td                    0.000      24.744 f       coms1_reg_config/N4/Z (GTP_INV)
                                   net (fanout=58)       0.841      25.585         coms1_reg_config/N4
                                                                           f       coms1_reg_config/clock_20k_cnt[1]/R (GTP_DFF_R)

 Data arrival time                                                  25.585         Logic Levels: 1  
                                                                                   Logic: 0.329ns(28.120%), Route: 0.841ns(71.880%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 i_clk                                                   0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      40.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.497      42.708         nt_i_clk         
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      42.802 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=12)       0.605      43.407         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      43.407                          
 clock uncertainty                                      -0.150      43.257                          

 Setup time                                             -0.346      42.911                          

 Data required time                                                 42.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.911                          
 Data arrival time                                                  25.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.326                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k/R (GTP_DFF_R)
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.407
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       40.000      40.000 r                        
 i_clk                                                   0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      40.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       3.204      44.415         nt_i_clk         
                                                                           r       power_on_delay_inst/camera_rstn_reg/CLK (GTP_DFF_R)

                                   tco                   0.323      44.738 f       power_on_delay_inst/camera_rstn_reg/Q (GTP_DFF_R)
                                   net (fanout=5)        0.000      44.738         nt_cmos2_reset   
                                                                                   coms1_reg_config/N4/I (GTP_INV)
                                   td                    0.000      44.738 r       coms1_reg_config/N4/Z (GTP_INV)
                                   net (fanout=58)       0.841      45.579         coms1_reg_config/N4
                                                                           r       coms1_reg_config/clock_20k/R (GTP_DFF_R)

 Data arrival time                                                  45.579         Logic Levels: 1  
                                                                                   Logic: 0.323ns(27.749%), Route: 0.841ns(72.251%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 i_clk                                                   0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      40.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.497      42.708         nt_i_clk         
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      42.802 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=12)       0.605      43.407         clk_25M          
                                                                           r       coms1_reg_config/clock_20k/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      43.407                          
 clock uncertainty                                       0.150      43.557                          

 Hold time                                              -0.276      43.281                          

 Data required time                                                 43.281                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.281                          
 Data arrival time                                                  45.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.298                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[0]/R (GTP_DFF_R)
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.407
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       40.000      40.000 r                        
 i_clk                                                   0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      40.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       3.204      44.415         nt_i_clk         
                                                                           r       power_on_delay_inst/camera_rstn_reg/CLK (GTP_DFF_R)

                                   tco                   0.323      44.738 f       power_on_delay_inst/camera_rstn_reg/Q (GTP_DFF_R)
                                   net (fanout=5)        0.000      44.738         nt_cmos2_reset   
                                                                                   coms1_reg_config/N4/I (GTP_INV)
                                   td                    0.000      44.738 r       coms1_reg_config/N4/Z (GTP_INV)
                                   net (fanout=58)       0.841      45.579         coms1_reg_config/N4
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/R (GTP_DFF_R)

 Data arrival time                                                  45.579         Logic Levels: 1  
                                                                                   Logic: 0.323ns(27.749%), Route: 0.841ns(72.251%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 i_clk                                                   0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      40.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.497      42.708         nt_i_clk         
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      42.802 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=12)       0.605      43.407         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      43.407                          
 clock uncertainty                                       0.150      43.557                          

 Hold time                                              -0.276      43.281                          

 Data required time                                                 43.281                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.281                          
 Data arrival time                                                  45.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.298                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[1]/R (GTP_DFF_R)
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.407
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       40.000      40.000 r                        
 i_clk                                                   0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      40.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       3.204      44.415         nt_i_clk         
                                                                           r       power_on_delay_inst/camera_rstn_reg/CLK (GTP_DFF_R)

                                   tco                   0.323      44.738 f       power_on_delay_inst/camera_rstn_reg/Q (GTP_DFF_R)
                                   net (fanout=5)        0.000      44.738         nt_cmos2_reset   
                                                                                   coms1_reg_config/N4/I (GTP_INV)
                                   td                    0.000      44.738 r       coms1_reg_config/N4/Z (GTP_INV)
                                   net (fanout=58)       0.841      45.579         coms1_reg_config/N4
                                                                           r       coms1_reg_config/clock_20k_cnt[1]/R (GTP_DFF_R)

 Data arrival time                                                  45.579         Logic Levels: 1  
                                                                                   Logic: 0.323ns(27.749%), Route: 0.841ns(72.251%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 i_clk                                                   0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      40.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.497      42.708         nt_i_clk         
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      42.802 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=12)       0.605      43.407         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      43.407                          
 clock uncertainty                                       0.150      43.557                          

 Hold time                                              -0.276      43.281                          

 Data required time                                                 43.281                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.281                          
 Data arrival time                                                  45.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.298                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)
Path Group  : System_Clock
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         DDR3_Interface_Inst/DDR3_Inst/ddr_rstn
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1448)     2.187       6.931         DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rst
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.931         Logic Levels: 1  
                                                                                   Logic: 0.329ns(13.076%), Route: 2.187ns(86.924%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 i_clk                                                   0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      20.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008      22.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   6.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.892                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)
Path Group  : System_Clock
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         DDR3_Interface_Inst/DDR3_Inst/ddr_rstn
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1448)     2.187       6.931         DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rst
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   6.931         Logic Levels: 1  
                                                                                   Logic: 0.329ns(13.076%), Route: 2.187ns(86.924%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 i_clk                                                   0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      20.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008      22.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   6.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.892                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)
Path Group  : System_Clock
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         DDR3_Interface_Inst/DDR3_Inst/ddr_rstn
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1448)     2.187       6.931         DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rst
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   6.931         Logic Levels: 1  
                                                                                   Logic: 0.329ns(13.076%), Route: 2.187ns(86.924%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 i_clk                                                   0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      20.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008      22.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   6.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.892                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)
Path Group  : System_Clock
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/logic_rstn
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)
Path Group  : System_Clock
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/logic_rstn
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)
Path Group  : System_Clock
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/logic_rstn
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[0]/CLK (GTP_DFF_C)
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : pixel_clock1
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 i_hdmi1_clk                                             0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000       0.000         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196       4.415         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[0]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       5.349         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff [0]
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/fifo_wr_rst_inv/I1 (GTP_LUT3)
                                   td                    0.234       5.583 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/fifo_wr_rst_inv/Z (GTP_LUT3)
                                   net (fanout=136)      1.583       7.166         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/fifo_wr_rst
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   7.166         Logic Levels: 1  
                                                                                   Logic: 0.563ns(20.465%), Route: 2.188ns(79.535%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        6.737       6.737 r                        
 i_hdmi1_clk                                             0.000       6.737 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000       6.737         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.948 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       8.956         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       8.956 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196      11.152         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      11.152                          
 clock uncertainty                                      -0.050      11.102                          

 Recovery time                                          -0.118      10.984                          

 Data required time                                                 10.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.984                          
 Data arrival time                                                   7.166                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.818                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[0]/CLK (GTP_DFF_C)
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : pixel_clock1
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 i_hdmi1_clk                                             0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000       0.000         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196       4.415         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[0]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       5.349         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff [0]
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/fifo_wr_rst_inv/I1 (GTP_LUT3)
                                   td                    0.234       5.583 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/fifo_wr_rst_inv/Z (GTP_LUT3)
                                   net (fanout=136)      1.583       7.166         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/fifo_wr_rst
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   7.166         Logic Levels: 1  
                                                                                   Logic: 0.563ns(20.465%), Route: 2.188ns(79.535%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        6.737       6.737 r                        
 i_hdmi1_clk                                             0.000       6.737 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000       6.737         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.948 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       8.956         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       8.956 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196      11.152         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      11.152                          
 clock uncertainty                                      -0.050      11.102                          

 Recovery time                                          -0.118      10.984                          

 Data required time                                                 10.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.984                          
 Data arrival time                                                   7.166                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.818                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[0]/CLK (GTP_DFF_C)
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : pixel_clock1
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 i_hdmi1_clk                                             0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000       0.000         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196       4.415         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[0]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       5.349         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff [0]
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/fifo_wr_rst_inv/I1 (GTP_LUT3)
                                   td                    0.234       5.583 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/fifo_wr_rst_inv/Z (GTP_LUT3)
                                   net (fanout=136)      1.583       7.166         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/fifo_wr_rst
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   7.166         Logic Levels: 1  
                                                                                   Logic: 0.563ns(20.465%), Route: 2.188ns(79.535%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        6.737       6.737 r                        
 i_hdmi1_clk                                             0.000       6.737 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000       6.737         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.948 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       8.956         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       8.956 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196      11.152         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      11.152                          
 clock uncertainty                                      -0.050      11.102                          

 Recovery time                                          -0.118      10.984                          

 Data required time                                                 10.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.984                          
 Data arrival time                                                   7.166                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.818                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_buff/CLK (GTP_DFF_C)
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : pixel_clock1
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 i_hdmi1_clk                                             0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000       0.000         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196       4.415         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_buff/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_buff/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.291         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_buff
                                                                                   Image_Process_Interface_Inst/Frame_RD_Interface_Inst/fifo_rd_rst_inv/I0 (GTP_LUT3)
                                   td                    0.251       5.542 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/fifo_rd_rst_inv/Z (GTP_LUT3)
                                   net (fanout=68)       0.923       6.465         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/fifo_rd_rst
                                                                           f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                   6.465         Logic Levels: 1  
                                                                                   Logic: 0.574ns(28.000%), Route: 1.476ns(72.000%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 i_hdmi1_clk                                             0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000       0.000         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196       4.415         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   6.465                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.301                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_buff/CLK (GTP_DFF_C)
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : pixel_clock1
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 i_hdmi1_clk                                             0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000       0.000         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196       4.415         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_buff/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_buff/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.291         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_buff
                                                                                   Image_Process_Interface_Inst/Frame_RD_Interface_Inst/fifo_rd_rst_inv/I0 (GTP_LUT3)
                                   td                    0.251       5.542 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/fifo_rd_rst_inv/Z (GTP_LUT3)
                                   net (fanout=68)       0.923       6.465         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/fifo_rd_rst
                                                                           f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.465         Logic Levels: 1  
                                                                                   Logic: 0.574ns(28.000%), Route: 1.476ns(72.000%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 i_hdmi1_clk                                             0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000       0.000         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196       4.415         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   6.465                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.301                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_buff/CLK (GTP_DFF_C)
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)
Path Group  : pixel_clock1
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 i_hdmi1_clk                                             0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000       0.000         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196       4.415         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_buff/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_buff/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.291         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_valid_buff
                                                                                   Image_Process_Interface_Inst/Frame_RD_Interface_Inst/fifo_rd_rst_inv/I0 (GTP_LUT3)
                                   td                    0.251       5.542 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/fifo_rd_rst_inv/Z (GTP_LUT3)
                                   net (fanout=68)       0.923       6.465         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/fifo_rd_rst
                                                                           f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   6.465         Logic Levels: 1  
                                                                                   Logic: 0.574ns(28.000%), Route: 1.476ns(72.000%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 i_hdmi1_clk                                             0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.000       0.000         i_hdmi1_clk      
                                                                                   i_hdmi1_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_hdmi1_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.008       2.219         nt_i_hdmi1_clk   
                                                                                   MST7200_BUFG0/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       MST7200_BUFG0/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=309)      2.196       4.415         hdmi3_clk        
                                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   6.465                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.301                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[0]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    2.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         DDR3_Interface_Inst/DDR3_Inst/ddr_rstn
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1448)     2.187       6.931         DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rst
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[0]/C (GTP_DFF_C)

 Data arrival time                                                   6.931         Logic Levels: 1  
                                                                                   Logic: 0.329ns(13.076%), Route: 2.187ns(86.924%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 i_clk                                                   0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      10.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008      12.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146      16.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                   6.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.088                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[1]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    2.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         DDR3_Interface_Inst/DDR3_Inst/ddr_rstn
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1448)     2.187       6.931         DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rst
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[1]/C (GTP_DFF_C)

 Data arrival time                                                   6.931         Logic Levels: 1  
                                                                                   Logic: 0.329ns(13.076%), Route: 2.187ns(86.924%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 i_clk                                                   0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      10.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008      12.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146      16.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                   6.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.088                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[2]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    2.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         DDR3_Interface_Inst/DDR3_Inst/ddr_rstn
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1448)     2.187       6.931         DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rst
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[2]/C (GTP_DFF_C)

 Data arrival time                                                   6.931         Logic Levels: 1  
                                                                                   Logic: 0.329ns(13.076%), Route: 2.187ns(86.924%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 i_clk                                                   0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      10.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008      12.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146      16.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                   6.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.088                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/CLK (GTP_DFF_P)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/P (GTP_DFF_P)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/CLK (GTP_DFF_P)

                                   tco                   0.323       4.738 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/Q (GTP_DFF_P)
                                   net (fanout=2)        0.464       5.202         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/P (GTP_DFF_P)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146       6.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.350       7.261                          

 Removal time                                           -0.251       7.010                          

 Data required time                                                  7.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.010                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.808                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/CLK (GTP_DFF_P)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r2[0]/P (GTP_DFF_P)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/CLK (GTP_DFF_P)

                                   tco                   0.323       4.738 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/Q (GTP_DFF_P)
                                   net (fanout=2)        0.464       5.202         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r2[0]/P (GTP_DFF_P)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146       6.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r2[0]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.350       7.261                          

 Removal time                                           -0.251       7.010                          

 Data required time                                                  7.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.010                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.808                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/CLK (GTP_DFF_C)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/N0/Z (GTP_INV)
                                   net (fanout=2)        0.464       5.208         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/N0
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/C (GTP_DFF_C)

 Data arrival time                                                   5.208         Logic Levels: 1  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146       6.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.350       7.261                          

 Removal time                                           -0.251       7.010                          

 Data required time                                                  7.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.010                          
 Data arrival time                                                   5.208                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.802                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146       6.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.240         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_rst_n
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       7.240 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=1381)     2.147       9.387         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/C (GTP_DFF_C)

 Data arrival time                                                   9.387         Logic Levels: 1  
                                                                                   Logic: 0.329ns(13.288%), Route: 2.147ns(86.712%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 i_clk                                                   0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      10.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008      12.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146      16.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                   9.387                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.632                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146       6.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.240         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_rst_n
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       7.240 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=1381)     2.147       9.387         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/C (GTP_DFF_C)

 Data arrival time                                                   9.387         Logic Levels: 1  
                                                                                   Logic: 0.329ns(13.288%), Route: 2.147ns(86.712%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 i_clk                                                   0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      10.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008      12.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146      16.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                   9.387                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.632                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146       6.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.240         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_rst_n
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       7.240 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=1381)     2.147       9.387         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/C (GTP_DFF_C)

 Data arrival time                                                   9.387         Logic Levels: 1  
                                                                                   Logic: 0.329ns(13.288%), Route: 2.147ns(86.712%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 i_clk                                                   0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.000      10.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008      12.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146      16.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                   9.387                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.632                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146       6.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=8)        0.730       7.964         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.964         Logic Levels: 0  
                                                                                   Logic: 0.323ns(30.674%), Route: 0.730ns(69.326%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146       6.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.964                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.864                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146       6.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=8)        0.730       7.964         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.964         Logic Levels: 0  
                                                                                   Logic: 0.323ns(30.674%), Route: 0.730ns(69.326%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146       6.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.964                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.864                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146       6.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=8)        0.730       7.964         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.964         Logic Levels: 0  
                                                                                   Logic: 0.323ns(30.674%), Route: 0.730ns(69.326%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146       6.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.964                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.864                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/CLK (GTP_DFF_C)
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=43)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=252)      3.146       6.536         cmos1_pclk_16bit 
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       6.865 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       7.418         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff [0]
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst_inv/I1 (GTP_LUT3)
                                   td                    0.223       7.641 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst_inv/Z (GTP_LUT3)
                                   net (fanout=136)      1.583       9.224         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   9.224         Logic Levels: 1  
                                                                                   Logic: 0.552ns(20.536%), Route: 2.136ns(79.464%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=43)       1.409      26.420         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.726 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.190         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.190 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=252)      3.146      30.336         cmos1_pclk_16bit 
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      30.336                          
 clock uncertainty                                      -0.250      30.086                          

 Recovery time                                          -0.118      29.968                          

 Data required time                                                 29.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.968                          
 Data arrival time                                                   9.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.744                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/CLK (GTP_DFF_C)
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=43)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=252)      3.146       6.536         cmos1_pclk_16bit 
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       6.865 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       7.418         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff [0]
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst_inv/I1 (GTP_LUT3)
                                   td                    0.223       7.641 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst_inv/Z (GTP_LUT3)
                                   net (fanout=136)      1.583       9.224         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   9.224         Logic Levels: 1  
                                                                                   Logic: 0.552ns(20.536%), Route: 2.136ns(79.464%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=43)       1.409      26.420         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.726 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.190         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.190 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=252)      3.146      30.336         cmos1_pclk_16bit 
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      30.336                          
 clock uncertainty                                      -0.250      30.086                          

 Recovery time                                          -0.118      29.968                          

 Data required time                                                 29.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.968                          
 Data arrival time                                                   9.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.744                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/CLK (GTP_DFF_C)
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=43)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=252)      3.146       6.536         cmos1_pclk_16bit 
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       6.865 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       7.418         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff [0]
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst_inv/I1 (GTP_LUT3)
                                   td                    0.223       7.641 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst_inv/Z (GTP_LUT3)
                                   net (fanout=136)      1.583       9.224         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   9.224         Logic Levels: 1  
                                                                                   Logic: 0.552ns(20.536%), Route: 2.136ns(79.464%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=43)       1.409      26.420         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.726 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.190         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.190 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=252)      3.146      30.336         cmos1_pclk_16bit 
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      30.336                          
 clock uncertainty                                      -0.250      30.086                          

 Recovery time                                          -0.118      29.968                          

 Data required time                                                 29.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.968                          
 Data arrival time                                                   9.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.744                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/CLK (GTP_DFF_C)
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=43)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=252)      3.146       6.536         cmos1_pclk_16bit 
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/CLK (GTP_DFF_C)

                                   tco                   0.323       6.859 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       7.323         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst_inv/I0 (GTP_LUT3)
                                   td                    0.250       7.573 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst_inv/Z (GTP_LUT3)
                                   net (fanout=136)      1.068       8.641         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst
                                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                   8.641         Logic Levels: 1  
                                                                                   Logic: 0.573ns(27.221%), Route: 1.532ns(72.779%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=43)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=252)      3.146       6.536         cmos1_pclk_16bit 
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Removal time                                           -0.251       6.485                          

 Data required time                                                  6.485                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.485                          
 Data arrival time                                                   8.641                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.156                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/CLK (GTP_DFF_C)
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=43)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=252)      3.146       6.536         cmos1_pclk_16bit 
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/CLK (GTP_DFF_C)

                                   tco                   0.323       6.859 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       7.323         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst_inv/I0 (GTP_LUT3)
                                   td                    0.250       7.573 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst_inv/Z (GTP_LUT3)
                                   net (fanout=136)      1.068       8.641         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst
                                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   8.641         Logic Levels: 1  
                                                                                   Logic: 0.573ns(27.221%), Route: 1.532ns(72.779%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=43)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=252)      3.146       6.536         cmos1_pclk_16bit 
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Removal time                                           -0.251       6.485                          

 Data required time                                                  6.485                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.485                          
 Data arrival time                                                   8.641                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.156                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/CLK (GTP_DFF_C)
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=43)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=252)      3.146       6.536         cmos1_pclk_16bit 
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/CLK (GTP_DFF_C)

                                   tco                   0.323       6.859 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       7.323         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff
                                                                                   Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst_inv/I0 (GTP_LUT3)
                                   td                    0.250       7.573 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst_inv/Z (GTP_LUT3)
                                   net (fanout=136)      1.068       8.641         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst
                                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   8.641         Logic Levels: 1  
                                                                                   Logic: 0.573ns(27.221%), Route: 1.532ns(72.779%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=43)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=252)      3.146       6.536         cmos1_pclk_16bit 
                                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Removal time                                           -0.251       6.485                          

 Data required time                                                  6.485                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.485                          
 Data arrival time                                                   8.641                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.156                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_resetn/CLK (GTP_DFF_CE)
Endpoint    : ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.610
  Launch Clock Delay      :  8.610
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.632       7.397         clk_system       
                                                                                   Config_HDMI_Inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       7.491 r       Config_HDMI_Inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       8.610         clk_config_hdmi  
                                                                           r       hdmi_resetn/CLK (GTP_DFF_CE)

                                   tco                   0.329       8.939 r       hdmi_resetn/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.000       8.939         nt_o_hdmi3_rstn  
                                                                                   ms72xx_ctl/N0/I (GTP_INV)
                                   td                    0.000       8.939 f       ms72xx_ctl/N0/Z (GTP_INV)
                                   net (fanout=1)        0.553       9.492         ms72xx_ctl/N0    
                                                                           f       ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   9.492         Logic Levels: 1  
                                                                                   Logic: 0.329ns(37.302%), Route: 0.553ns(62.698%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 i_clk                                                   0.000     100.000 r       i_clk (port)     
                                   net (fanout=1)        0.000     100.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008     102.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     102.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     103.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     103.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     103.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     103.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.632     107.397         clk_system       
                                                                                   Config_HDMI_Inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     107.491 r       Config_HDMI_Inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119     108.610         clk_config_hdmi  
                                                                           r       ms72xx_ctl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     108.610                          
 clock uncertainty                                      -0.150     108.460                          

 Recovery time                                          -0.542     107.918                          

 Data required time                                                107.918                          
----------------------------------------------------------------------------------------------------
 Data required time                                                107.918                          
 Data arrival time                                                   9.492                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        98.426                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_resetn/CLK (GTP_DFF_CE)
Endpoint    : ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.610
  Launch Clock Delay      :  8.610
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.632       7.397         clk_system       
                                                                                   Config_HDMI_Inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       7.491 r       Config_HDMI_Inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       8.610         clk_config_hdmi  
                                                                           r       hdmi_resetn/CLK (GTP_DFF_CE)

                                   tco                   0.329       8.939 r       hdmi_resetn/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.000       8.939         nt_o_hdmi3_rstn  
                                                                                   ms72xx_ctl/N0/I (GTP_INV)
                                   td                    0.000       8.939 f       ms72xx_ctl/N0/Z (GTP_INV)
                                   net (fanout=1)        0.553       9.492         ms72xx_ctl/N0    
                                                                           f       ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   9.492         Logic Levels: 1  
                                                                                   Logic: 0.329ns(37.302%), Route: 0.553ns(62.698%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.632       7.397         clk_system       
                                                                                   Config_HDMI_Inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       7.491 r       Config_HDMI_Inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       8.610         clk_config_hdmi  
                                                                           r       ms72xx_ctl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.610                          
 clock uncertainty                                       0.000       8.610                          

 Removal time                                           -0.251       8.359                          

 Data required time                                                  8.359                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.359                          
 Data arrival time                                                   9.492                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.133                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/state_reg[4]/CLK (GTP_DFF_R)
Endpoint    : io_hdmi1_sda (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.632       7.397         clk_system       
                                                                                   Config_HDMI_Inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       7.491 r       Config_HDMI_Inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       8.610         clk_config_hdmi  
                                                                           r       ms72xx_ctl/iic_dri_rx/state_reg[4]/CLK (GTP_DFF_R)

                                   tco                   0.329       8.939 r       ms72xx_ctl/iic_dri_rx/state_reg[4]/Q (GTP_DFF_R)
                                   net (fanout=8)        0.745       9.684         ms72xx_ctl/iic_dri_rx/state_reg [4]
                                                                                   ms72xx_ctl/iic_dri_rx/N80_0/I0 (GTP_LUT2)
                                   td                    0.215       9.899 r       ms72xx_ctl/iic_dri_rx/N80_0/Z (GTP_LUT2)
                                   net (fanout=1)        1.091      10.990         ms72xx_ctl/iic_dri_rx/N80_rnmt
                                                                                   ms72xx_ctl.iic_sda_tri/T (GTP_IOBUF)
                                   tse                   2.810      13.800 f       ms72xx_ctl.iic_sda_tri/IO (GTP_IOBUF)
                                   net (fanout=1)        0.000      13.800         nt_io_hdmi1_sda  
 io_hdmi1_sda                                                              f       io_hdmi1_sda (port)

 Data arrival time                                                  13.800         Logic Levels: 2  
                                                                                   Logic: 3.354ns(64.624%), Route: 1.836ns(35.376%)
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/state_reg[4]/CLK (GTP_DFF_R)
Endpoint    : io_hdmi3_sda (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.632       7.397         clk_system       
                                                                                   Config_HDMI_Inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       7.491 r       Config_HDMI_Inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=260)      1.119       8.610         clk_config_hdmi  
                                                                           r       ms72xx_ctl/iic_dri_tx/state_reg[4]/CLK (GTP_DFF_R)

                                   tco                   0.329       8.939 r       ms72xx_ctl/iic_dri_tx/state_reg[4]/Q (GTP_DFF_R)
                                   net (fanout=8)        0.745       9.684         ms72xx_ctl/iic_dri_tx/state_reg [4]
                                                                                   ms72xx_ctl/iic_dri_tx/N80_0/I0 (GTP_LUT2)
                                   td                    0.215       9.899 r       ms72xx_ctl/iic_dri_tx/N80_0/Z (GTP_LUT2)
                                   net (fanout=1)        1.091      10.990         ms72xx_ctl/iic_dri_tx/N80_rnmt
                                                                                   ms72xx_ctl.iic_tx_sda_tri/T (GTP_IOBUF)
                                   tse                   2.810      13.800 f       ms72xx_ctl.iic_tx_sda_tri/IO (GTP_IOBUF)
                                   net (fanout=1)        0.000      13.800         nt_io_hdmi3_sda  
 io_hdmi3_sda                                                              f       io_hdmi3_sda (port)

 Data arrival time                                                  13.800         Logic Levels: 2  
                                                                                   Logic: 3.354ns(64.624%), Route: 1.836ns(35.376%)
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : o_ddr3_rstn (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 i_clk                                                   0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.000       0.000         i_clk            
                                                                                   i_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=87)       1.008       2.219         nt_i_clk         
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         DDR3_Interface_Inst/DDR3_Inst/ddrphy_ioclk_source [0]
                                                                                   DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3325)     3.146       6.911         clk_system       
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=316)      2.072       9.312         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/calib_done
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dfi/N48/I0 (GTP_LUT2)
                                   td                    0.172       9.484 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dfi/N48/Z (GTP_LUT2)
                                   net (fanout=1)        1.091      10.575         nt_o_ddr3_rstn   
                                                                                   o_ddr3_rstn_obuf/I (GTP_OUTBUF)
                                   td                    2.803      13.378 f       o_ddr3_rstn_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      13.378         o_ddr3_rstn      
 o_ddr3_rstn                                                               f       o_ddr3_rstn (port)

 Data arrival time                                                  13.378         Logic Levels: 2  
                                                                                   Logic: 3.304ns(51.090%), Route: 3.163ns(48.910%)
====================================================================================================

====================================================================================================

Startpoint  : i_rstn (port)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r1[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 i_rstn                                                  0.000       0.000 r       i_rstn (port)    
                                   net (fanout=1)        0.000       0.000         i_rstn           
                                                                                   i_rstn_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_rstn_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_i_rstn        
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/N0/I (GTP_INV)
                                   td                    0.000       1.211 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/N0/Z (GTP_INV)
                                   net (fanout=2)        1.091       2.302         DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/N0
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r1[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.302         Logic Levels: 2  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : i_rstn (port)
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 i_rstn                                                  0.000       0.000 r       i_rstn (port)    
                                   net (fanout=1)        0.000       0.000         i_rstn           
                                                                                   i_rstn_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_rstn_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_i_rstn        
                                                                                   DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/N0/I (GTP_INV)
                                   td                    0.000       1.211 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/N0/Z (GTP_INV)
                                   net (fanout=2)        1.091       2.302         DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/N0
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.302         Logic Levels: 2  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : i_hdmi1_data[3] (port)
Endpoint    : Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[3]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 i_hdmi1_data[3]                                         0.000       0.000 r       i_hdmi1_data[3] (port)
                                   net (fanout=1)        0.000       0.000         i_hdmi1_data[3]  
                                                                                   i_hdmi1_data_ibuf[3]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       i_hdmi1_data_ibuf[3]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_i_hdmi1_data[3]
                                                                           r       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[3]/D (GTP_DFF_C)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

{System_Clock} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r1[0]/CLK
 9.380       10.000          0.620           Low Pulse Width                           DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r1[0]/CLK
 9.380       10.000          0.620           High Pulse Width                          DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/CLK
====================================================================================================

{pixel_clock1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.470       3.368           0.898           Low Pulse Width                           Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 2.470       3.368           0.898           Low Pulse Width                           Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB
 2.470       3.368           0.898           Low Pulse Width                           Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKB
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/CLKA
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           Low Pulse Width                           DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           Low Pulse Width                           DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/CLKA
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKA
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.380       5.000           0.620           High Pulse Width                          DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
 4.380       5.000           0.620           Low Pulse Width                           DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           Low Pulse Width                           DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 3.100       5.000           1.900           High Pulse Width                          DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 3.100       5.000           1.900           Low Pulse Width                           DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/WCLK
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           High Pulse Width                          cmos1_8_16bit/cnt[0]/CLK
 5.330       5.950           0.620           Low Pulse Width                           cmos1_8_16bit/cnt[0]/CLK
 5.330       5.950           0.620           High Pulse Width                          cmos1_8_16bit/cnt[1]/CLK
====================================================================================================

{cmos1_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.002      11.900          0.898           High Pulse Width                          Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 11.002      11.900          0.898           Low Pulse Width                           Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 11.002      11.900          0.898           High Pulse Width                          Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA
====================================================================================================

{ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width                          ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKA
 49.102      50.000          0.898           Low Pulse Width                           ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKA
 49.102      50.000          0.898           Low Pulse Width                           ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKB
====================================================================================================

{System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.380      20.000          0.620           High Pulse Width                          coms1_reg_config/clock_20k/CLK
 19.380      20.000          0.620           Low Pulse Width                           coms1_reg_config/clock_20k/CLK
 19.380      20.000          0.620           High Pulse Width                          coms1_reg_config/clock_20k_cnt[0]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                   
+-----------------------------------------------------------------------------------------------------------+
| Input      | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/compile/DDR_HDMI_Loop_Demo_comp.adf               
|            | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/DDR_HDMI_Loop_Demo.fdc                            
| Output     | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.adf             
|            | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_syn.vm              
|            | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo_controlsets.txt     
|            | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/synthesize/snr.db                                 
|            | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/synthesize/DDR_HDMI_Loop_Demo.snr                 
+-----------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -fanout_guide 3000 -resource_sharing false -selected_syn_tool_opt 2 
Peak memory: 492 MB
Total CPU time to synthesize completion : 0h:0m:39s
Process Total CPU time to synthesize completion : 0h:0m:45s
Total real time to synthesize completion : 0h:0m:43s
