{"sha": "110fb19f6c6a4a9dfb9cfe00d3295cccf5b00507", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MTEwZmIxOWY2YzZhNGE5ZGZiOWNmZTAwZDMyOTVjY2NmNWIwMDUwNw==", "commit": {"author": {"name": "Jim Wilson", "email": "jimw@sifive.com", "date": "2018-05-16T18:37:52Z"}, "committer": {"name": "Jim Wilson", "email": "wilson@gcc.gnu.org", "date": "2018-05-16T18:37:52Z"}, "message": "RISC-V: Minor pattern name cleanup.\n\n\tgcc/\n\t* config/riscv/riscv.md (<optab>si3_mask, <optab>si3_mask_1): Prepend\n\tasterisk to name.\n\t(<optab>di3_mask, <optab>di3_mask_1): Likewise.\n\nFrom-SVN: r260299", "tree": {"sha": "e02e1fd25e1387582b79b5d043e8a980ac37d64e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/e02e1fd25e1387582b79b5d043e8a980ac37d64e"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/110fb19f6c6a4a9dfb9cfe00d3295cccf5b00507", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/110fb19f6c6a4a9dfb9cfe00d3295cccf5b00507", "html_url": "https://github.com/Rust-GCC/gccrs/commit/110fb19f6c6a4a9dfb9cfe00d3295cccf5b00507", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/110fb19f6c6a4a9dfb9cfe00d3295cccf5b00507/comments", "author": null, "committer": null, "parents": [{"sha": "bb14f4c6da3da116c7b88c482daadaf3522870e8", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/bb14f4c6da3da116c7b88c482daadaf3522870e8", "html_url": "https://github.com/Rust-GCC/gccrs/commit/bb14f4c6da3da116c7b88c482daadaf3522870e8"}], "stats": {"total": 14, "additions": 10, "deletions": 4}, "files": [{"sha": "700ac4a37078cfe34c51d7c2e08616f0cccfcd33", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/110fb19f6c6a4a9dfb9cfe00d3295cccf5b00507/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/110fb19f6c6a4a9dfb9cfe00d3295cccf5b00507/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=110fb19f6c6a4a9dfb9cfe00d3295cccf5b00507", "patch": "@@ -1,3 +1,9 @@\n+2018-05-16  Jim Wilson  <jimw@sifive.com>\n+\n+\t* config/riscv/riscv.md (<optab>si3_mask, <optab>si3_mask_1): Prepend\n+\tasterisk to name.\n+\t(<optab>di3_mask, <optab>di3_mask_1): Likewise.\n+\n 2018-05-16  Mark Wielaard  <mark@klomp.org>\n \n \t* dwarf2out.c (count_index_strings): New function."}, {"sha": "56fe516dbcf7e7164227c5fd27c2154b2e189fe4", "filename": "gcc/config/riscv/riscv.md", "status": "modified", "additions": 4, "deletions": 4, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/110fb19f6c6a4a9dfb9cfe00d3295cccf5b00507/gcc%2Fconfig%2Friscv%2Friscv.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/110fb19f6c6a4a9dfb9cfe00d3295cccf5b00507/gcc%2Fconfig%2Friscv%2Friscv.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Friscv%2Friscv.md?ref=110fb19f6c6a4a9dfb9cfe00d3295cccf5b00507", "patch": "@@ -1504,7 +1504,7 @@\n   [(set_attr \"type\" \"shift\")\n    (set_attr \"mode\" \"SI\")])\n \n-(define_insn_and_split \"<optab>si3_mask\"\n+(define_insn_and_split \"*<optab>si3_mask\"\n   [(set (match_operand:SI     0 \"register_operand\" \"= r\")\n \t(any_shift:SI\n \t    (match_operand:SI 1 \"register_operand\" \"  r\")\n@@ -1523,7 +1523,7 @@\n   [(set_attr \"type\" \"shift\")\n    (set_attr \"mode\" \"SI\")])\n \n-(define_insn_and_split \"<optab>si3_mask_1\"\n+(define_insn_and_split \"*<optab>si3_mask_1\"\n   [(set (match_operand:SI     0 \"register_operand\" \"= r\")\n \t(any_shift:SI\n \t    (match_operand:SI 1 \"register_operand\" \"  r\")\n@@ -1559,7 +1559,7 @@\n   [(set_attr \"type\" \"shift\")\n    (set_attr \"mode\" \"DI\")])\n \n-(define_insn_and_split \"<optab>di3_mask\"\n+(define_insn_and_split \"*<optab>di3_mask\"\n   [(set (match_operand:DI     0 \"register_operand\" \"= r\")\n \t(any_shift:DI\n \t    (match_operand:DI 1 \"register_operand\" \"  r\")\n@@ -1579,7 +1579,7 @@\n   [(set_attr \"type\" \"shift\")\n    (set_attr \"mode\" \"DI\")])\n \n-(define_insn_and_split \"<optab>di3_mask_1\"\n+(define_insn_and_split \"*<optab>di3_mask_1\"\n   [(set (match_operand:DI     0 \"register_operand\" \"= r\")\n \t(any_shift:DI\n \t    (match_operand:DI 1 \"register_operand\" \"  r\")"}]}