// Seed: 4202354823
module module_0 (
    output tri1 id_0,
    input  tri  id_1,
    input  wire id_2,
    input  wire id_3,
    input  tri  id_4,
    input  tri1 id_5,
    output tri0 id_6
);
  assign id_0 = 1;
  assign id_6 = 1 == 1'b0;
  assign id_6 = id_5;
  assign module_1.id_1 = 0;
  assign id_0 = id_3 > id_2 ? 1 : 1;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input tri id_2,
    output tri0 id_3,
    output wire id_4,
    input uwire id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_2,
      id_5,
      id_0,
      id_4
  );
  wire id_8;
endmodule
