--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml mark1_rpi_camera.twx mark1_rpi_camera.ncd -o
mark1_rpi_camera.twr mark1_rpi_camera.pcf -ucf mark1_rpi_camera.ucf

Design file:              mark1_rpi_camera.ncd
Physical constraint file: mark1_rpi_camera.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: sys_clocks_gen/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: sys_clocks_gen/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 17.780ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.220ns (450.450MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: sys_clocks_gen/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PER_CLK100 = PERIOD TIMEGRP "clkspi_grp" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 859 paths analyzed, 212 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.567ns.
--------------------------------------------------------------------------------

Paths for end point mem_interface0/data_out_sr_12 (SLICE_X15Y49.C1), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_14 (FF)
  Destination:          mem_interface0/data_out_sr_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.486ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.662 - 0.708)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_14 to mem_interface0/data_out_sr_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y58.DMUX     Tshcko                0.518   mem_interface0/addr_bus_latched<15>
                                                       mem_interface0/addr_bus_latched_14
    SLICE_X8Y55.D1       net (fanout=2)        1.030   mem_interface0/addr_bus_latched<14>
    SLICE_X8Y55.D        Tilo                  0.254   sobel0/sum_y_step_1<13>
                                                       cs_preview_fifo<15>2
    SLICE_X14Y55.D4      net (fanout=4)        1.050   cs_preview_fifo<15>1
    SLICE_X14Y55.D       Tilo                  0.235   fifo_preview/fifo_A/wr_old
                                                       cs_preview_fifo<15>3
    SLICE_X15Y49.C1      net (fanout=18)       1.026   LED_2_OBUF
    SLICE_X15Y49.CLK     Tas                   0.373   mem_interface0/data_out_sr<13>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT3
                                                       mem_interface0/data_out_sr_12
    -------------------------------------------------  ---------------------------
    Total                                      4.486ns (1.380ns logic, 3.106ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_9 (FF)
  Destination:          mem_interface0/data_out_sr_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.191ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.662 - 0.706)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_9 to mem_interface0/data_out_sr_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y57.CQ       Tcko                  0.430   mem_interface0/addr_bus_latched<10>
                                                       mem_interface0/addr_bus_latched_9
    SLICE_X8Y55.D2       net (fanout=2)        0.823   mem_interface0/addr_bus_latched<9>
    SLICE_X8Y55.D        Tilo                  0.254   sobel0/sum_y_step_1<13>
                                                       cs_preview_fifo<15>2
    SLICE_X14Y55.D4      net (fanout=4)        1.050   cs_preview_fifo<15>1
    SLICE_X14Y55.D       Tilo                  0.235   fifo_preview/fifo_A/wr_old
                                                       cs_preview_fifo<15>3
    SLICE_X15Y49.C1      net (fanout=18)       1.026   LED_2_OBUF
    SLICE_X15Y49.CLK     Tas                   0.373   mem_interface0/data_out_sr<13>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT3
                                                       mem_interface0/data_out_sr_12
    -------------------------------------------------  ---------------------------
    Total                                      4.191ns (1.292ns logic, 2.899ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_11 (FF)
  Destination:          mem_interface0/data_out_sr_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.171ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.662 - 0.708)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_11 to mem_interface0/data_out_sr_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y58.AQ       Tcko                  0.430   mem_interface0/addr_bus_latched<15>
                                                       mem_interface0/addr_bus_latched_11
    SLICE_X8Y55.D3       net (fanout=2)        0.803   mem_interface0/addr_bus_latched<11>
    SLICE_X8Y55.D        Tilo                  0.254   sobel0/sum_y_step_1<13>
                                                       cs_preview_fifo<15>2
    SLICE_X14Y55.D4      net (fanout=4)        1.050   cs_preview_fifo<15>1
    SLICE_X14Y55.D       Tilo                  0.235   fifo_preview/fifo_A/wr_old
                                                       cs_preview_fifo<15>3
    SLICE_X15Y49.C1      net (fanout=18)       1.026   LED_2_OBUF
    SLICE_X15Y49.CLK     Tas                   0.373   mem_interface0/data_out_sr<13>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT3
                                                       mem_interface0/data_out_sr_12
    -------------------------------------------------  ---------------------------
    Total                                      4.171ns (1.292ns logic, 2.879ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_interface0/data_out_sr_7 (SLICE_X15Y52.A2), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_14 (FF)
  Destination:          mem_interface0/data_out_sr_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.419ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (0.658 - 0.708)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_14 to mem_interface0/data_out_sr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y58.DMUX     Tshcko                0.518   mem_interface0/addr_bus_latched<15>
                                                       mem_interface0/addr_bus_latched_14
    SLICE_X8Y55.D1       net (fanout=2)        1.030   mem_interface0/addr_bus_latched<14>
    SLICE_X8Y55.D        Tilo                  0.254   sobel0/sum_y_step_1<13>
                                                       cs_preview_fifo<15>2
    SLICE_X15Y52.C1      net (fanout=4)        1.161   cs_preview_fifo<15>1
    SLICE_X15Y52.CMUX    Tilo                  0.337   mem_interface0/data_out_sr<9>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT13_SW0
    SLICE_X15Y52.A2      net (fanout=1)        0.746   N90
    SLICE_X15Y52.CLK     Tas                   0.373   mem_interface0/data_out_sr<9>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT13
                                                       mem_interface0/data_out_sr_7
    -------------------------------------------------  ---------------------------
    Total                                      4.419ns (1.482ns logic, 2.937ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_8 (FF)
  Destination:          mem_interface0/data_out_sr_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.330ns (Levels of Logic = 3)
  Clock Path Skew:      -0.048ns (0.658 - 0.706)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_8 to mem_interface0/data_out_sr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y57.BQ       Tcko                  0.430   mem_interface0/addr_bus_latched<10>
                                                       mem_interface0/addr_bus_latched_8
    SLICE_X11Y58.D2      net (fanout=2)        0.774   mem_interface0/addr_bus_latched<8>
    SLICE_X11Y58.D       Tilo                  0.259   fifo_preview/fifo_B/rd_old
                                                       cs_preview_fifo<15>1
    SLICE_X15Y52.C3      net (fanout=4)        1.411   cs_preview_fifo<15>
    SLICE_X15Y52.CMUX    Tilo                  0.337   mem_interface0/data_out_sr<9>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT13_SW0
    SLICE_X15Y52.A2      net (fanout=1)        0.746   N90
    SLICE_X15Y52.CLK     Tas                   0.373   mem_interface0/data_out_sr<9>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT13
                                                       mem_interface0/data_out_sr_7
    -------------------------------------------------  ---------------------------
    Total                                      4.330ns (1.399ns logic, 2.931ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_5 (FF)
  Destination:          mem_interface0/data_out_sr_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.327ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.658 - 0.705)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_5 to mem_interface0/data_out_sr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y57.CQ      Tcko                  0.476   mem_interface0/addr_bus_latched<6>
                                                       mem_interface0/addr_bus_latched_5
    SLICE_X11Y58.D1      net (fanout=2)        0.725   mem_interface0/addr_bus_latched<5>
    SLICE_X11Y58.D       Tilo                  0.259   fifo_preview/fifo_B/rd_old
                                                       cs_preview_fifo<15>1
    SLICE_X15Y52.C3      net (fanout=4)        1.411   cs_preview_fifo<15>
    SLICE_X15Y52.CMUX    Tilo                  0.337   mem_interface0/data_out_sr<9>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT13_SW0
    SLICE_X15Y52.A2      net (fanout=1)        0.746   N90
    SLICE_X15Y52.CLK     Tas                   0.373   mem_interface0/data_out_sr<9>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT13
                                                       mem_interface0/data_out_sr_7
    -------------------------------------------------  ---------------------------
    Total                                      4.327ns (1.445ns logic, 2.882ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_interface0/data_out_sr_2 (SLICE_X16Y57.B3), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_14 (FF)
  Destination:          mem_interface0/data_out_sr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.355ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.653 - 0.708)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_14 to mem_interface0/data_out_sr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y58.DMUX     Tshcko                0.518   mem_interface0/addr_bus_latched<15>
                                                       mem_interface0/addr_bus_latched_14
    SLICE_X8Y55.D1       net (fanout=2)        1.030   mem_interface0/addr_bus_latched<14>
    SLICE_X8Y55.D        Tilo                  0.254   sobel0/sum_y_step_1<13>
                                                       cs_preview_fifo<15>2
    SLICE_X14Y55.D4      net (fanout=4)        1.050   cs_preview_fifo<15>1
    SLICE_X14Y55.D       Tilo                  0.235   fifo_preview/fifo_A/wr_old
                                                       cs_preview_fifo<15>3
    SLICE_X16Y57.B3      net (fanout=18)       0.929   LED_2_OBUF
    SLICE_X16Y57.CLK     Tas                   0.339   mem_interface0/data_out_sr<4>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT8
                                                       mem_interface0/data_out_sr_2
    -------------------------------------------------  ---------------------------
    Total                                      4.355ns (1.346ns logic, 3.009ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_9 (FF)
  Destination:          mem_interface0/data_out_sr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.060ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (0.653 - 0.706)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_9 to mem_interface0/data_out_sr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y57.CQ       Tcko                  0.430   mem_interface0/addr_bus_latched<10>
                                                       mem_interface0/addr_bus_latched_9
    SLICE_X8Y55.D2       net (fanout=2)        0.823   mem_interface0/addr_bus_latched<9>
    SLICE_X8Y55.D        Tilo                  0.254   sobel0/sum_y_step_1<13>
                                                       cs_preview_fifo<15>2
    SLICE_X14Y55.D4      net (fanout=4)        1.050   cs_preview_fifo<15>1
    SLICE_X14Y55.D       Tilo                  0.235   fifo_preview/fifo_A/wr_old
                                                       cs_preview_fifo<15>3
    SLICE_X16Y57.B3      net (fanout=18)       0.929   LED_2_OBUF
    SLICE_X16Y57.CLK     Tas                   0.339   mem_interface0/data_out_sr<4>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT8
                                                       mem_interface0/data_out_sr_2
    -------------------------------------------------  ---------------------------
    Total                                      4.060ns (1.258ns logic, 2.802ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_11 (FF)
  Destination:          mem_interface0/data_out_sr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.040ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.653 - 0.708)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_11 to mem_interface0/data_out_sr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y58.AQ       Tcko                  0.430   mem_interface0/addr_bus_latched<15>
                                                       mem_interface0/addr_bus_latched_11
    SLICE_X8Y55.D3       net (fanout=2)        0.803   mem_interface0/addr_bus_latched<11>
    SLICE_X8Y55.D        Tilo                  0.254   sobel0/sum_y_step_1<13>
                                                       cs_preview_fifo<15>2
    SLICE_X14Y55.D4      net (fanout=4)        1.050   cs_preview_fifo<15>1
    SLICE_X14Y55.D       Tilo                  0.235   fifo_preview/fifo_A/wr_old
                                                       cs_preview_fifo<15>3
    SLICE_X16Y57.B3      net (fanout=18)       0.929   LED_2_OBUF
    SLICE_X16Y57.CLK     Tas                   0.339   mem_interface0/data_out_sr<4>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT8
                                                       mem_interface0/data_out_sr_2
    -------------------------------------------------  ---------------------------
    Total                                      4.040ns (1.258ns logic, 2.782ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PER_CLK100 = PERIOD TIMEGRP "clkspi_grp" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_interface0/data_in_sr_11 (SLICE_X7Y56.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_interface0/data_in_sr_10 (FF)
  Destination:          mem_interface0/data_in_sr_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 10.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem_interface0/data_in_sr_10 to mem_interface0/data_in_sr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y56.CQ       Tcko                  0.198   mem_interface0/data_in_sr<11>
                                                       mem_interface0/data_in_sr_10
    SLICE_X7Y56.DX       net (fanout=2)        0.147   mem_interface0/data_in_sr<10>
    SLICE_X7Y56.CLK      Tckdi       (-Th)    -0.059   mem_interface0/data_in_sr<11>
                                                       mem_interface0/data_in_sr_11
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.257ns logic, 0.147ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_interface0/data_in_sr_7 (SLICE_X9Y56.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_interface0/data_in_sr_6 (FF)
  Destination:          mem_interface0/data_in_sr_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 10.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem_interface0/data_in_sr_6 to mem_interface0/data_in_sr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y56.CQ       Tcko                  0.198   mem_interface0/data_in_sr<7>
                                                       mem_interface0/data_in_sr_6
    SLICE_X9Y56.DX       net (fanout=2)        0.149   mem_interface0/data_in_sr<6>
    SLICE_X9Y56.CLK      Tckdi       (-Th)    -0.059   mem_interface0/data_in_sr<7>
                                                       mem_interface0/data_in_sr_7
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (0.257ns logic, 0.149ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_interface0/data_in_sr_3 (SLICE_X11Y54.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_interface0/data_in_sr_2 (FF)
  Destination:          mem_interface0/data_in_sr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 10.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem_interface0/data_in_sr_2 to mem_interface0/data_in_sr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y54.CQ      Tcko                  0.198   mem_interface0/data_in_sr<3>
                                                       mem_interface0/data_in_sr_2
    SLICE_X11Y54.DX      net (fanout=2)        0.151   mem_interface0/data_in_sr<2>
    SLICE_X11Y54.CLK     Tckdi       (-Th)    -0.059   mem_interface0/data_in_sr<3>
                                                       mem_interface0/data_in_sr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (0.257ns logic, 0.151ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK100 = PERIOD TIMEGRP "clkspi_grp" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: SYS_SPI_SCK_BUFGP/BUFG/I0
  Logical resource: SYS_SPI_SCK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: SYS_SPI_SCK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mem_interface0/data_in_sr<14>/CLK
  Logical resource: mem_interface0/data_in_sr_12/CK
  Location pin: SLICE_X8Y58.CLK
  Clock network: SYS_SPI_SCK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: mem_interface0/data_in_sr<14>/SR
  Logical resource: mem_interface0/data_in_sr_12/SR
  Location pin: SLICE_X8Y58.SR
  Clock network: SYS_SPI_SS_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clocks_gen_clkout1 = PERIOD TIMEGRP 
"sys_clocks_gen_clkout1"         TS_PER_CLK50 / 0.48 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3061 paths analyzed, 460 endpoints analyzed, 78 failing endpoints
 78 timing errors detected. (78 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 101.438ns.
--------------------------------------------------------------------------------

Paths for end point camera_conf_block/i2c_data_5 (SLICE_X23Y27.B5), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset0/resetn_0 (FF)
  Destination:          camera_conf_block/i2c_data_5 (FF)
  Requirement:          1.666ns
  Data Path Delay:      3.137ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.648ns (1.325 - 1.973)
  Source Clock:         clk_96 rising at 40.000ns
  Destination Clock:    PMOD4_4_OBUF rising at 41.666ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: reset0/resetn_0 to camera_conf_block/i2c_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y30.AQ      Tcko                  0.430   reset0/counter0<0>
                                                       reset0/resetn_0
    SLICE_X21Y28.C4      net (fanout=14)       0.615   reset0/resetn_0
    SLICE_X21Y28.CMUX    Tilo                  0.337   camera_conf_block/i2c_data<7>
                                                       camera_conf_block/_n0110_inv_SW2_SW0
    SLICE_X23Y27.A5      net (fanout=8)        0.683   N158
    SLICE_X23Y27.A       Tilo                  0.259   camera_conf_block/i2c_data<5>
                                                       camera_conf_block/_n0110_inv_SW6
    SLICE_X23Y27.B5      net (fanout=1)        0.440   N237
    SLICE_X23Y27.CLK     Tas                   0.373   camera_conf_block/i2c_data<5>
                                                       camera_conf_block/i2c_data_5_rstpot
                                                       camera_conf_block/i2c_data_5
    -------------------------------------------------  ---------------------------
    Total                                      3.137ns (1.399ns logic, 1.738ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conf_rom/Mram_rom (RAM)
  Destination:          camera_conf_block/i2c_data_5 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.627ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.298 - 0.306)
  Source Clock:         PMOD4_4_OBUF rising at 0.000ns
  Destination Clock:    PMOD4_4_OBUF rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conf_rom/Mram_rom to camera_conf_block/i2c_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y10.DOADO13  Trcko_DOA             1.800   conf_rom/Mram_rom
                                                       conf_rom/Mram_rom
    SLICE_X23Y27.A4      net (fanout=3)        1.755   rom_data<13>
    SLICE_X23Y27.A       Tilo                  0.259   camera_conf_block/i2c_data<5>
                                                       camera_conf_block/_n0110_inv_SW6
    SLICE_X23Y27.B5      net (fanout=1)        0.440   N237
    SLICE_X23Y27.CLK     Tas                   0.373   camera_conf_block/i2c_data<5>
                                                       camera_conf_block/i2c_data_5_rstpot
                                                       camera_conf_block/i2c_data_5
    -------------------------------------------------  ---------------------------
    Total                                      4.627ns (2.432ns logic, 2.195ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conf_rom/Mram_rom (RAM)
  Destination:          camera_conf_block/i2c_data_5 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.357ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.298 - 0.306)
  Source Clock:         PMOD4_4_OBUF rising at 0.000ns
  Destination Clock:    PMOD4_4_OBUF rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conf_rom/Mram_rom to camera_conf_block/i2c_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y10.DOADO5   Trcko_DOA             1.800   conf_rom/Mram_rom
                                                       conf_rom/Mram_rom
    SLICE_X23Y27.A2      net (fanout=2)        1.485   rom_data<5>
    SLICE_X23Y27.A       Tilo                  0.259   camera_conf_block/i2c_data<5>
                                                       camera_conf_block/_n0110_inv_SW6
    SLICE_X23Y27.B5      net (fanout=1)        0.440   N237
    SLICE_X23Y27.CLK     Tas                   0.373   camera_conf_block/i2c_data<5>
                                                       camera_conf_block/i2c_data_5_rstpot
                                                       camera_conf_block/i2c_data_5
    -------------------------------------------------  ---------------------------
    Total                                      4.357ns (2.432ns logic, 1.925ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point camera_conf_block/i2c_data_4 (SLICE_X22Y27.A5), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset0/resetn_0 (FF)
  Destination:          camera_conf_block/i2c_data_4 (FF)
  Requirement:          1.666ns
  Data Path Delay:      3.054ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.648ns (1.325 - 1.973)
  Source Clock:         clk_96 rising at 40.000ns
  Destination Clock:    PMOD4_4_OBUF rising at 41.666ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: reset0/resetn_0 to camera_conf_block/i2c_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y30.AQ      Tcko                  0.430   reset0/counter0<0>
                                                       reset0/resetn_0
    SLICE_X21Y28.C4      net (fanout=14)       0.615   reset0/resetn_0
    SLICE_X21Y28.C       Tilo                  0.259   camera_conf_block/i2c_data<7>
                                                       camera_conf_block/_n0110_inv_SW2_SW1
    SLICE_X20Y26.A6      net (fanout=8)        0.589   N159
    SLICE_X20Y26.A       Tilo                  0.254   N238
                                                       camera_conf_block/_n0110_inv_SW9
    SLICE_X22Y27.A5      net (fanout=1)        0.558   N241
    SLICE_X22Y27.CLK     Tas                   0.349   camera_conf_block/i2c_data<4>
                                                       camera_conf_block/i2c_data_4_rstpot
                                                       camera_conf_block/i2c_data_4
    -------------------------------------------------  ---------------------------
    Total                                      3.054ns (1.292ns logic, 1.762ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conf_rom/Mram_rom (RAM)
  Destination:          camera_conf_block/i2c_data_4 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.188ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.298 - 0.306)
  Source Clock:         PMOD4_4_OBUF rising at 0.000ns
  Destination Clock:    PMOD4_4_OBUF rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conf_rom/Mram_rom to camera_conf_block/i2c_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y10.DOADO12  Trcko_DOA             1.800   conf_rom/Mram_rom
                                                       conf_rom/Mram_rom
    SLICE_X20Y26.A5      net (fanout=3)        1.227   rom_data<12>
    SLICE_X20Y26.A       Tilo                  0.254   N238
                                                       camera_conf_block/_n0110_inv_SW9
    SLICE_X22Y27.A5      net (fanout=1)        0.558   N241
    SLICE_X22Y27.CLK     Tas                   0.349   camera_conf_block/i2c_data<4>
                                                       camera_conf_block/i2c_data_4_rstpot
                                                       camera_conf_block/i2c_data_4
    -------------------------------------------------  ---------------------------
    Total                                      4.188ns (2.403ns logic, 1.785ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               camera_conf_block/reg_state_FSM_FFd1 (FF)
  Destination:          camera_conf_block/i2c_data_4 (FF)
  Requirement:          41.666ns
  Data Path Delay:      3.907ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.690 - 0.723)
  Source Clock:         PMOD4_4_OBUF rising at 0.000ns
  Destination Clock:    PMOD4_4_OBUF rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: camera_conf_block/reg_state_FSM_FFd1 to camera_conf_block/i2c_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y34.AQ      Tcko                  0.430   camera_conf_block/reg_state_FSM_FFd2
                                                       camera_conf_block/reg_state_FSM_FFd1
    SLICE_X21Y28.C2      net (fanout=27)       1.468   camera_conf_block/reg_state_FSM_FFd1
    SLICE_X21Y28.C       Tilo                  0.259   camera_conf_block/i2c_data<7>
                                                       camera_conf_block/_n0110_inv_SW2_SW1
    SLICE_X20Y26.A6      net (fanout=8)        0.589   N159
    SLICE_X20Y26.A       Tilo                  0.254   N238
                                                       camera_conf_block/_n0110_inv_SW9
    SLICE_X22Y27.A5      net (fanout=1)        0.558   N241
    SLICE_X22Y27.CLK     Tas                   0.349   camera_conf_block/i2c_data<4>
                                                       camera_conf_block/i2c_data_4_rstpot
                                                       camera_conf_block/i2c_data_4
    -------------------------------------------------  ---------------------------
    Total                                      3.907ns (1.292ns logic, 2.615ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point camera_conf_block/i2c_data_3 (SLICE_X20Y27.D6), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset0/resetn_0 (FF)
  Destination:          camera_conf_block/i2c_data_3 (FF)
  Requirement:          1.666ns
  Data Path Delay:      3.006ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.648ns (1.325 - 1.973)
  Source Clock:         clk_96 rising at 40.000ns
  Destination Clock:    PMOD4_4_OBUF rising at 41.666ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: reset0/resetn_0 to camera_conf_block/i2c_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y30.AQ      Tcko                  0.430   reset0/counter0<0>
                                                       reset0/resetn_0
    SLICE_X21Y28.C4      net (fanout=14)       0.615   reset0/resetn_0
    SLICE_X21Y28.CMUX    Tilo                  0.337   camera_conf_block/i2c_data<7>
                                                       camera_conf_block/_n0110_inv_SW2_SW0
    SLICE_X20Y28.D6      net (fanout=8)        0.704   N158
    SLICE_X20Y28.D       Tilo                  0.254   N243
                                                       camera_conf_block/_n0110_inv_SW10
    SLICE_X20Y27.D6      net (fanout=1)        0.327   N243
    SLICE_X20Y27.CLK     Tas                   0.339   camera_conf_block/i2c_data<3>
                                                       camera_conf_block/i2c_data_3_rstpot
                                                       camera_conf_block/i2c_data_3
    -------------------------------------------------  ---------------------------
    Total                                      3.006ns (1.360ns logic, 1.646ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conf_rom/Mram_rom (RAM)
  Destination:          camera_conf_block/i2c_data_3 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.520ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.298 - 0.306)
  Source Clock:         PMOD4_4_OBUF rising at 0.000ns
  Destination Clock:    PMOD4_4_OBUF rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conf_rom/Mram_rom to camera_conf_block/i2c_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y10.DOADO3   Trcko_DOA             1.800   conf_rom/Mram_rom
                                                       conf_rom/Mram_rom
    SLICE_X20Y28.D1      net (fanout=3)        1.800   rom_data<3>
    SLICE_X20Y28.D       Tilo                  0.254   N243
                                                       camera_conf_block/_n0110_inv_SW10
    SLICE_X20Y27.D6      net (fanout=1)        0.327   N243
    SLICE_X20Y27.CLK     Tas                   0.339   camera_conf_block/i2c_data<3>
                                                       camera_conf_block/i2c_data_3_rstpot
                                                       camera_conf_block/i2c_data_3
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (2.393ns logic, 2.127ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conf_rom/Mram_rom (RAM)
  Destination:          camera_conf_block/i2c_data_3 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.234ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.298 - 0.306)
  Source Clock:         PMOD4_4_OBUF rising at 0.000ns
  Destination Clock:    PMOD4_4_OBUF rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conf_rom/Mram_rom to camera_conf_block/i2c_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y10.DOADO11  Trcko_DOA             1.800   conf_rom/Mram_rom
                                                       conf_rom/Mram_rom
    SLICE_X20Y28.D3      net (fanout=3)        1.514   rom_data<11>
    SLICE_X20Y28.D       Tilo                  0.254   N243
                                                       camera_conf_block/_n0110_inv_SW10
    SLICE_X20Y27.D6      net (fanout=1)        0.327   N243
    SLICE_X20Y27.CLK     Tas                   0.339   camera_conf_block/i2c_data<3>
                                                       camera_conf_block/i2c_data_3_rstpot
                                                       camera_conf_block/i2c_data_3
    -------------------------------------------------  ---------------------------
    Total                                      4.234ns (2.393ns logic, 1.841ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clocks_gen_clkout1 = PERIOD TIMEGRP "sys_clocks_gen_clkout1"
        TS_PER_CLK50 / 0.48 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point camera_conf_block/i2c_master0/slave_addr_i_5 (SLICE_X19Y30.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               camera_conf_block/i2c_master0/slave_addr_i_4 (FF)
  Destination:          camera_conf_block/i2c_master0/slave_addr_i_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PMOD4_4_OBUF rising at 0.000ns
  Destination Clock:    PMOD4_4_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: camera_conf_block/i2c_master0/slave_addr_i_4 to camera_conf_block/i2c_master0/slave_addr_i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y30.CQ      Tcko                  0.198   camera_conf_block/i2c_master0/slave_addr_i<6>
                                                       camera_conf_block/i2c_master0/slave_addr_i_4
    SLICE_X19Y30.C5      net (fanout=1)        0.052   camera_conf_block/i2c_master0/slave_addr_i<4>
    SLICE_X19Y30.CLK     Tah         (-Th)    -0.155   camera_conf_block/i2c_master0/slave_addr_i<6>
                                                       camera_conf_block/i2c_master0/Mmux__n037151
                                                       camera_conf_block/i2c_master0/slave_addr_i_5
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.353ns logic, 0.052ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Paths for end point camera_conf_block/i2c_master0/slave_addr_i_3 (SLICE_X19Y30.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               camera_conf_block/i2c_master0/slave_addr_i_2 (FF)
  Destination:          camera_conf_block/i2c_master0/slave_addr_i_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PMOD4_4_OBUF rising at 0.000ns
  Destination Clock:    PMOD4_4_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: camera_conf_block/i2c_master0/slave_addr_i_2 to camera_conf_block/i2c_master0/slave_addr_i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y30.BQ      Tcko                  0.198   camera_conf_block/i2c_master0/slave_addr_i<6>
                                                       camera_conf_block/i2c_master0/slave_addr_i_2
    SLICE_X19Y30.B5      net (fanout=1)        0.068   camera_conf_block/i2c_master0/slave_addr_i<2>
    SLICE_X19Y30.CLK     Tah         (-Th)    -0.155   camera_conf_block/i2c_master0/slave_addr_i<6>
                                                       camera_conf_block/i2c_master0/Mmux__n037131
                                                       camera_conf_block/i2c_master0/slave_addr_i_3
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.353ns logic, 0.068ns route)
                                                       (83.8% logic, 16.2% route)

--------------------------------------------------------------------------------

Paths for end point camera_conf_block/i2c_master0/tick_count_3 (SLICE_X21Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               camera_conf_block/i2c_master0/tick_count_3 (FF)
  Destination:          camera_conf_block/i2c_master0/tick_count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.453ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PMOD4_4_OBUF rising at 0.000ns
  Destination Clock:    PMOD4_4_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: camera_conf_block/i2c_master0/tick_count_3 to camera_conf_block/i2c_master0/tick_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y33.AQ      Tcko                  0.198   camera_conf_block/i2c_master0/tick_count<6>
                                                       camera_conf_block/i2c_master0/tick_count_3
    SLICE_X21Y33.A6      net (fanout=11)       0.040   camera_conf_block/i2c_master0/tick_count<3>
    SLICE_X21Y33.CLK     Tah         (-Th)    -0.215   camera_conf_block/i2c_master0/tick_count<6>
                                                       camera_conf_block/i2c_master0/Mmux_state[3]_X_42_o_wide_mux_140_OUT84
                                                       camera_conf_block/i2c_master0/tick_count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.453ns (0.413ns logic, 0.040ns route)
                                                       (91.2% logic, 8.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clocks_gen_clkout1 = PERIOD TIMEGRP "sys_clocks_gen_clkout1"
        TS_PER_CLK50 / 0.48 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.096ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: conf_rom/Mram_rom/CLKAWRCLK
  Logical resource: conf_rom/Mram_rom/CLKAWRCLK
  Location pin: RAMB8_X1Y10.CLKAWRCLK
  Clock network: PMOD4_4_OBUF
--------------------------------------------------------------------------------
Slack: 39.000ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: sys_clocks_gen/clkout2_buf/I0
  Logical resource: sys_clocks_gen/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: sys_clocks_gen/clkout1
--------------------------------------------------------------------------------
Slack: 41.186ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: camera_conf_block/temp_counter/Qp<3>/CLK
  Logical resource: camera_conf_block/temp_counter/Qp_0/CK
  Location pin: SLICE_X20Y31.CLK
  Clock network: PMOD4_4_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clocks_gen_clkout2 = PERIOD TIMEGRP 
"sys_clocks_gen_clkout2"         TS_PER_CLK50 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 141071 paths analyzed, 9420 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.385ns.
--------------------------------------------------------------------------------

Paths for end point ds_image/line_ram0/Mram_RAM (RAMB8_X1Y13.DIADI12), 759 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sobel0/raw_from_conv2_latched_15 (FF)
  Destination:          ds_image/line_ram0/Mram_RAM (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.237ns (Levels of Logic = 9)
  Clock Path Skew:      -0.030ns (0.682 - 0.712)
  Source Clock:         clk_96 rising at 0.000ns
  Destination Clock:    clk_96 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sobel0/raw_from_conv2_latched_15 to ds_image/line_ram0/Mram_RAM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.DQ      Tcko                  0.430   sobel0/raw_from_conv2_latched<15>
                                                       sobel0/raw_from_conv2_latched_15
    SLICE_X19Y42.D5      net (fanout=11)       1.071   sobel0/raw_from_conv2_latched<15>
    SLICE_X19Y42.D       Tilo                  0.259   sobel0/raw_from_conv2_latched<15>
                                                       sobel0/Mxor_raw_from_conv2_latched[2]_raw_from_conv2_latched[15]_XOR_251_o_xo<0>1
    SLICE_X18Y35.C3      net (fanout=1)        1.297   sobel0/raw_from_conv2_latched[2]_raw_from_conv2_latched[15]_XOR_251_o
    SLICE_X18Y35.CMUX    Tilo                  0.298   pixel_from_sobel<0>
                                                       sobel0/Madd_sobel_response_Madd2
    SLICE_X18Y35.DX      net (fanout=2)        0.663   sobel0/Madd_sobel_response_Madd2
    SLICE_X18Y35.COUT    Tdxcy                 0.121   pixel_from_sobel<0>
                                                       sobel0/Madd_sobel_response_Madd_cy<0>_2
    SLICE_X18Y36.CIN     net (fanout=1)        0.003   sobel0/Madd_sobel_response_Madd_cy<0>3
    SLICE_X18Y36.COUT    Tbyp                  0.091   pixel_from_sobel<4>
                                                       sobel0/Madd_sobel_response_Madd_cy<0>_6
    SLICE_X18Y37.CIN     net (fanout=1)        0.003   sobel0/Madd_sobel_response_Madd_cy<0>7
    SLICE_X18Y37.AQ      Tito_logic            0.684   pixel_from_sobel<5>
                                                       sobel0/Madd_sobel_response_Madd_xor<0>_9
                                                       pixel_from_sobel<5>_rt
    SLICE_X18Y28.B6      net (fanout=2)        1.315   pixel_from_sobel<5>
    SLICE_X18Y28.COUT    Topcyb                0.448   ds_image/pixel_data_out<5>
                                                       ds_image/Madd_sum_lut<5>
                                                       ds_image/Madd_sum_cy<7>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   ds_image/Madd_sum_cy<7>
    SLICE_X18Y29.COUT    Tbyp                  0.091   ds_image/pixel_data_out<7>
                                                       ds_image/Madd_sum_cy<11>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   ds_image/Madd_sum_cy<11>
    SLICE_X18Y30.AMUX    Tcina                 0.210   ds_image/sum<15>
                                                       ds_image/Madd_sum_xor<15>
    SLICE_X17Y26.A5      net (fanout=1)        0.709   ds_image/sum<12>
    SLICE_X17Y26.A       Tilo                  0.259   camera0/vsynct
                                                       ds_image/Mmux_line_ram_data_in41
    RAMB8_X1Y13.DIADI12  net (fanout=1)        0.979   ds_image/line_ram_data_in<12>
    RAMB8_X1Y13.CLKAWRCLKTrdck_DIA             0.300   ds_image/line_ram0/Mram_RAM
                                                       ds_image/line_ram0/Mram_RAM
    -------------------------------------------------  ---------------------------
    Total                                      9.237ns (3.191ns logic, 6.046ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sobel0/raw_from_conv2_latched_15 (FF)
  Destination:          ds_image/line_ram0/Mram_RAM (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.194ns (Levels of Logic = 9)
  Clock Path Skew:      -0.030ns (0.682 - 0.712)
  Source Clock:         clk_96 rising at 0.000ns
  Destination Clock:    clk_96 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sobel0/raw_from_conv2_latched_15 to ds_image/line_ram0/Mram_RAM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.DQ      Tcko                  0.430   sobel0/raw_from_conv2_latched<15>
                                                       sobel0/raw_from_conv2_latched_15
    SLICE_X19Y42.D5      net (fanout=11)       1.071   sobel0/raw_from_conv2_latched<15>
    SLICE_X19Y42.D       Tilo                  0.259   sobel0/raw_from_conv2_latched<15>
                                                       sobel0/Mxor_raw_from_conv2_latched[2]_raw_from_conv2_latched[15]_XOR_251_o_xo<0>1
    SLICE_X18Y35.C3      net (fanout=1)        1.297   sobel0/raw_from_conv2_latched[2]_raw_from_conv2_latched[15]_XOR_251_o
    SLICE_X18Y35.CMUX    Tilo                  0.298   pixel_from_sobel<0>
                                                       sobel0/Madd_sobel_response_Madd2
    SLICE_X18Y35.DX      net (fanout=2)        0.663   sobel0/Madd_sobel_response_Madd2
    SLICE_X18Y35.COUT    Tdxcy                 0.121   pixel_from_sobel<0>
                                                       sobel0/Madd_sobel_response_Madd_cy<0>_2
    SLICE_X18Y36.CIN     net (fanout=1)        0.003   sobel0/Madd_sobel_response_Madd_cy<0>3
    SLICE_X18Y36.AQ      Tito_logic            0.684   pixel_from_sobel<4>
                                                       sobel0/Madd_sobel_response_Madd_cy<0>_6
                                                       pixel_from_sobel<1>_rt
    SLICE_X18Y27.B6      net (fanout=2)        1.272   pixel_from_sobel<1>
    SLICE_X18Y27.COUT    Topcyb                0.448   ds_image/pixel_data_out<1>
                                                       ds_image/Madd_sum_lut<1>
                                                       ds_image/Madd_sum_cy<3>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   ds_image/Madd_sum_cy<3>
    SLICE_X18Y28.COUT    Tbyp                  0.091   ds_image/pixel_data_out<5>
                                                       ds_image/Madd_sum_cy<7>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   ds_image/Madd_sum_cy<7>
    SLICE_X18Y29.COUT    Tbyp                  0.091   ds_image/pixel_data_out<7>
                                                       ds_image/Madd_sum_cy<11>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   ds_image/Madd_sum_cy<11>
    SLICE_X18Y30.AMUX    Tcina                 0.210   ds_image/sum<15>
                                                       ds_image/Madd_sum_xor<15>
    SLICE_X17Y26.A5      net (fanout=1)        0.709   ds_image/sum<12>
    SLICE_X17Y26.A       Tilo                  0.259   camera0/vsynct
                                                       ds_image/Mmux_line_ram_data_in41
    RAMB8_X1Y13.DIADI12  net (fanout=1)        0.979   ds_image/line_ram_data_in<12>
    RAMB8_X1Y13.CLKAWRCLKTrdck_DIA             0.300   ds_image/line_ram0/Mram_RAM
                                                       ds_image/line_ram0/Mram_RAM
    -------------------------------------------------  ---------------------------
    Total                                      9.194ns (3.191ns logic, 6.003ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sobel0/raw_from_conv2_latched_15 (FF)
  Destination:          ds_image/line_ram0/Mram_RAM (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.116ns (Levels of Logic = 9)
  Clock Path Skew:      -0.030ns (0.682 - 0.712)
  Source Clock:         clk_96 rising at 0.000ns
  Destination Clock:    clk_96 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sobel0/raw_from_conv2_latched_15 to ds_image/line_ram0/Mram_RAM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.DQ      Tcko                  0.430   sobel0/raw_from_conv2_latched<15>
                                                       sobel0/raw_from_conv2_latched_15
    SLICE_X19Y42.D5      net (fanout=11)       1.071   sobel0/raw_from_conv2_latched<15>
    SLICE_X19Y42.D       Tilo                  0.259   sobel0/raw_from_conv2_latched<15>
                                                       sobel0/Mxor_raw_from_conv2_latched[2]_raw_from_conv2_latched[15]_XOR_251_o_xo<0>1
    SLICE_X18Y35.C3      net (fanout=1)        1.297   sobel0/raw_from_conv2_latched[2]_raw_from_conv2_latched[15]_XOR_251_o
    SLICE_X18Y35.CMUX    Tilo                  0.298   pixel_from_sobel<0>
                                                       sobel0/Madd_sobel_response_Madd2
    SLICE_X18Y35.D3      net (fanout=2)        0.373   sobel0/Madd_sobel_response_Madd2
    SLICE_X18Y35.COUT    Topcyd                0.290   pixel_from_sobel<0>
                                                       sobel0/Madd_sobel_response_Madd_lut<0>3
                                                       sobel0/Madd_sobel_response_Madd_cy<0>_2
    SLICE_X18Y36.CIN     net (fanout=1)        0.003   sobel0/Madd_sobel_response_Madd_cy<0>3
    SLICE_X18Y36.COUT    Tbyp                  0.091   pixel_from_sobel<4>
                                                       sobel0/Madd_sobel_response_Madd_cy<0>_6
    SLICE_X18Y37.CIN     net (fanout=1)        0.003   sobel0/Madd_sobel_response_Madd_cy<0>7
    SLICE_X18Y37.AQ      Tito_logic            0.684   pixel_from_sobel<5>
                                                       sobel0/Madd_sobel_response_Madd_xor<0>_9
                                                       pixel_from_sobel<5>_rt
    SLICE_X18Y28.B6      net (fanout=2)        1.315   pixel_from_sobel<5>
    SLICE_X18Y28.COUT    Topcyb                0.448   ds_image/pixel_data_out<5>
                                                       ds_image/Madd_sum_lut<5>
                                                       ds_image/Madd_sum_cy<7>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   ds_image/Madd_sum_cy<7>
    SLICE_X18Y29.COUT    Tbyp                  0.091   ds_image/pixel_data_out<7>
                                                       ds_image/Madd_sum_cy<11>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   ds_image/Madd_sum_cy<11>
    SLICE_X18Y30.AMUX    Tcina                 0.210   ds_image/sum<15>
                                                       ds_image/Madd_sum_xor<15>
    SLICE_X17Y26.A5      net (fanout=1)        0.709   ds_image/sum<12>
    SLICE_X17Y26.A       Tilo                  0.259   camera0/vsynct
                                                       ds_image/Mmux_line_ram_data_in41
    RAMB8_X1Y13.DIADI12  net (fanout=1)        0.979   ds_image/line_ram_data_in<12>
    RAMB8_X1Y13.CLKAWRCLKTrdck_DIA             0.300   ds_image/line_ram0/Mram_RAM
                                                       ds_image/line_ram0/Mram_RAM
    -------------------------------------------------  ---------------------------
    Total                                      9.116ns (3.360ns logic, 5.756ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point ds_image/line_ram0/Mram_RAM (RAMB8_X1Y13.DIADI10), 757 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sobel0/raw_from_conv2_latched_15 (FF)
  Destination:          ds_image/line_ram0/Mram_RAM (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.185ns (Levels of Logic = 8)
  Clock Path Skew:      -0.030ns (0.682 - 0.712)
  Source Clock:         clk_96 rising at 0.000ns
  Destination Clock:    clk_96 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sobel0/raw_from_conv2_latched_15 to ds_image/line_ram0/Mram_RAM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.DQ      Tcko                  0.430   sobel0/raw_from_conv2_latched<15>
                                                       sobel0/raw_from_conv2_latched_15
    SLICE_X19Y42.D5      net (fanout=11)       1.071   sobel0/raw_from_conv2_latched<15>
    SLICE_X19Y42.D       Tilo                  0.259   sobel0/raw_from_conv2_latched<15>
                                                       sobel0/Mxor_raw_from_conv2_latched[2]_raw_from_conv2_latched[15]_XOR_251_o_xo<0>1
    SLICE_X18Y35.C3      net (fanout=1)        1.297   sobel0/raw_from_conv2_latched[2]_raw_from_conv2_latched[15]_XOR_251_o
    SLICE_X18Y35.CMUX    Tilo                  0.298   pixel_from_sobel<0>
                                                       sobel0/Madd_sobel_response_Madd2
    SLICE_X18Y35.DX      net (fanout=2)        0.663   sobel0/Madd_sobel_response_Madd2
    SLICE_X18Y35.COUT    Tdxcy                 0.121   pixel_from_sobel<0>
                                                       sobel0/Madd_sobel_response_Madd_cy<0>_2
    SLICE_X18Y36.CIN     net (fanout=1)        0.003   sobel0/Madd_sobel_response_Madd_cy<0>3
    SLICE_X18Y36.COUT    Tbyp                  0.091   pixel_from_sobel<4>
                                                       sobel0/Madd_sobel_response_Madd_cy<0>_6
    SLICE_X18Y37.CIN     net (fanout=1)        0.003   sobel0/Madd_sobel_response_Madd_cy<0>7
    SLICE_X18Y37.AQ      Tito_logic            0.684   pixel_from_sobel<5>
                                                       sobel0/Madd_sobel_response_Madd_xor<0>_9
                                                       pixel_from_sobel<5>_rt
    SLICE_X18Y28.B6      net (fanout=2)        1.315   pixel_from_sobel<5>
    SLICE_X18Y28.COUT    Topcyb                0.448   ds_image/pixel_data_out<5>
                                                       ds_image/Madd_sum_lut<5>
                                                       ds_image/Madd_sum_cy<7>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   ds_image/Madd_sum_cy<7>
    SLICE_X18Y29.CMUX    Tcinc                 0.289   ds_image/pixel_data_out<7>
                                                       ds_image/Madd_sum_cy<11>
    SLICE_X19Y29.D6      net (fanout=1)        0.854   ds_image/sum<10>
    SLICE_X19Y29.D       Tilo                  0.259   harris_detector/gradxy_sum_col_2<7>
                                                       ds_image/Mmux_line_ram_data_in21
    RAMB8_X1Y13.DIADI10  net (fanout=1)        0.797   ds_image/line_ram_data_in<10>
    RAMB8_X1Y13.CLKAWRCLKTrdck_DIA             0.300   ds_image/line_ram0/Mram_RAM
                                                       ds_image/line_ram0/Mram_RAM
    -------------------------------------------------  ---------------------------
    Total                                      9.185ns (3.179ns logic, 6.006ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sobel0/raw_from_conv2_latched_15 (FF)
  Destination:          ds_image/line_ram0/Mram_RAM (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.142ns (Levels of Logic = 8)
  Clock Path Skew:      -0.030ns (0.682 - 0.712)
  Source Clock:         clk_96 rising at 0.000ns
  Destination Clock:    clk_96 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sobel0/raw_from_conv2_latched_15 to ds_image/line_ram0/Mram_RAM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.DQ      Tcko                  0.430   sobel0/raw_from_conv2_latched<15>
                                                       sobel0/raw_from_conv2_latched_15
    SLICE_X19Y42.D5      net (fanout=11)       1.071   sobel0/raw_from_conv2_latched<15>
    SLICE_X19Y42.D       Tilo                  0.259   sobel0/raw_from_conv2_latched<15>
                                                       sobel0/Mxor_raw_from_conv2_latched[2]_raw_from_conv2_latched[15]_XOR_251_o_xo<0>1
    SLICE_X18Y35.C3      net (fanout=1)        1.297   sobel0/raw_from_conv2_latched[2]_raw_from_conv2_latched[15]_XOR_251_o
    SLICE_X18Y35.CMUX    Tilo                  0.298   pixel_from_sobel<0>
                                                       sobel0/Madd_sobel_response_Madd2
    SLICE_X18Y35.DX      net (fanout=2)        0.663   sobel0/Madd_sobel_response_Madd2
    SLICE_X18Y35.COUT    Tdxcy                 0.121   pixel_from_sobel<0>
                                                       sobel0/Madd_sobel_response_Madd_cy<0>_2
    SLICE_X18Y36.CIN     net (fanout=1)        0.003   sobel0/Madd_sobel_response_Madd_cy<0>3
    SLICE_X18Y36.AQ      Tito_logic            0.684   pixel_from_sobel<4>
                                                       sobel0/Madd_sobel_response_Madd_cy<0>_6
                                                       pixel_from_sobel<1>_rt
    SLICE_X18Y27.B6      net (fanout=2)        1.272   pixel_from_sobel<1>
    SLICE_X18Y27.COUT    Topcyb                0.448   ds_image/pixel_data_out<1>
                                                       ds_image/Madd_sum_lut<1>
                                                       ds_image/Madd_sum_cy<3>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   ds_image/Madd_sum_cy<3>
    SLICE_X18Y28.COUT    Tbyp                  0.091   ds_image/pixel_data_out<5>
                                                       ds_image/Madd_sum_cy<7>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   ds_image/Madd_sum_cy<7>
    SLICE_X18Y29.CMUX    Tcinc                 0.289   ds_image/pixel_data_out<7>
                                                       ds_image/Madd_sum_cy<11>
    SLICE_X19Y29.D6      net (fanout=1)        0.854   ds_image/sum<10>
    SLICE_X19Y29.D       Tilo                  0.259   harris_detector/gradxy_sum_col_2<7>
                                                       ds_image/Mmux_line_ram_data_in21
    RAMB8_X1Y13.DIADI10  net (fanout=1)        0.797   ds_image/line_ram_data_in<10>
    RAMB8_X1Y13.CLKAWRCLKTrdck_DIA             0.300   ds_image/line_ram0/Mram_RAM
                                                       ds_image/line_ram0/Mram_RAM
    -------------------------------------------------  ---------------------------
    Total                                      9.142ns (3.179ns logic, 5.963ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sobel0/raw_from_conv2_latched_15 (FF)
  Destination:          ds_image/line_ram0/Mram_RAM (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.064ns (Levels of Logic = 8)
  Clock Path Skew:      -0.030ns (0.682 - 0.712)
  Source Clock:         clk_96 rising at 0.000ns
  Destination Clock:    clk_96 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sobel0/raw_from_conv2_latched_15 to ds_image/line_ram0/Mram_RAM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.DQ      Tcko                  0.430   sobel0/raw_from_conv2_latched<15>
                                                       sobel0/raw_from_conv2_latched_15
    SLICE_X19Y42.D5      net (fanout=11)       1.071   sobel0/raw_from_conv2_latched<15>
    SLICE_X19Y42.D       Tilo                  0.259   sobel0/raw_from_conv2_latched<15>
                                                       sobel0/Mxor_raw_from_conv2_latched[2]_raw_from_conv2_latched[15]_XOR_251_o_xo<0>1
    SLICE_X18Y35.C3      net (fanout=1)        1.297   sobel0/raw_from_conv2_latched[2]_raw_from_conv2_latched[15]_XOR_251_o
    SLICE_X18Y35.CMUX    Tilo                  0.298   pixel_from_sobel<0>
                                                       sobel0/Madd_sobel_response_Madd2
    SLICE_X18Y35.D3      net (fanout=2)        0.373   sobel0/Madd_sobel_response_Madd2
    SLICE_X18Y35.COUT    Topcyd                0.290   pixel_from_sobel<0>
                                                       sobel0/Madd_sobel_response_Madd_lut<0>3
                                                       sobel0/Madd_sobel_response_Madd_cy<0>_2
    SLICE_X18Y36.CIN     net (fanout=1)        0.003   sobel0/Madd_sobel_response_Madd_cy<0>3
    SLICE_X18Y36.COUT    Tbyp                  0.091   pixel_from_sobel<4>
                                                       sobel0/Madd_sobel_response_Madd_cy<0>_6
    SLICE_X18Y37.CIN     net (fanout=1)        0.003   sobel0/Madd_sobel_response_Madd_cy<0>7
    SLICE_X18Y37.AQ      Tito_logic            0.684   pixel_from_sobel<5>
                                                       sobel0/Madd_sobel_response_Madd_xor<0>_9
                                                       pixel_from_sobel<5>_rt
    SLICE_X18Y28.B6      net (fanout=2)        1.315   pixel_from_sobel<5>
    SLICE_X18Y28.COUT    Topcyb                0.448   ds_image/pixel_data_out<5>
                                                       ds_image/Madd_sum_lut<5>
                                                       ds_image/Madd_sum_cy<7>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   ds_image/Madd_sum_cy<7>
    SLICE_X18Y29.CMUX    Tcinc                 0.289   ds_image/pixel_data_out<7>
                                                       ds_image/Madd_sum_cy<11>
    SLICE_X19Y29.D6      net (fanout=1)        0.854   ds_image/sum<10>
    SLICE_X19Y29.D       Tilo                  0.259   harris_detector/gradxy_sum_col_2<7>
                                                       ds_image/Mmux_line_ram_data_in21
    RAMB8_X1Y13.DIADI10  net (fanout=1)        0.797   ds_image/line_ram_data_in<10>
    RAMB8_X1Y13.CLKAWRCLKTrdck_DIA             0.300   ds_image/line_ram0/Mram_RAM
                                                       ds_image/line_ram0/Mram_RAM
    -------------------------------------------------  ---------------------------
    Total                                      9.064ns (3.348ns logic, 5.716ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point ds_image/line_ram0/Mram_RAM (RAMB8_X1Y13.DIADI13), 760 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sobel0/raw_from_conv2_latched_15 (FF)
  Destination:          ds_image/line_ram0/Mram_RAM (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.966ns (Levels of Logic = 9)
  Clock Path Skew:      -0.030ns (0.682 - 0.712)
  Source Clock:         clk_96 rising at 0.000ns
  Destination Clock:    clk_96 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sobel0/raw_from_conv2_latched_15 to ds_image/line_ram0/Mram_RAM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.DQ      Tcko                  0.430   sobel0/raw_from_conv2_latched<15>
                                                       sobel0/raw_from_conv2_latched_15
    SLICE_X19Y42.D5      net (fanout=11)       1.071   sobel0/raw_from_conv2_latched<15>
    SLICE_X19Y42.D       Tilo                  0.259   sobel0/raw_from_conv2_latched<15>
                                                       sobel0/Mxor_raw_from_conv2_latched[2]_raw_from_conv2_latched[15]_XOR_251_o_xo<0>1
    SLICE_X18Y35.C3      net (fanout=1)        1.297   sobel0/raw_from_conv2_latched[2]_raw_from_conv2_latched[15]_XOR_251_o
    SLICE_X18Y35.CMUX    Tilo                  0.298   pixel_from_sobel<0>
                                                       sobel0/Madd_sobel_response_Madd2
    SLICE_X18Y35.DX      net (fanout=2)        0.663   sobel0/Madd_sobel_response_Madd2
    SLICE_X18Y35.COUT    Tdxcy                 0.121   pixel_from_sobel<0>
                                                       sobel0/Madd_sobel_response_Madd_cy<0>_2
    SLICE_X18Y36.CIN     net (fanout=1)        0.003   sobel0/Madd_sobel_response_Madd_cy<0>3
    SLICE_X18Y36.COUT    Tbyp                  0.091   pixel_from_sobel<4>
                                                       sobel0/Madd_sobel_response_Madd_cy<0>_6
    SLICE_X18Y37.CIN     net (fanout=1)        0.003   sobel0/Madd_sobel_response_Madd_cy<0>7
    SLICE_X18Y37.AQ      Tito_logic            0.684   pixel_from_sobel<5>
                                                       sobel0/Madd_sobel_response_Madd_xor<0>_9
                                                       pixel_from_sobel<5>_rt
    SLICE_X18Y28.B6      net (fanout=2)        1.315   pixel_from_sobel<5>
    SLICE_X18Y28.COUT    Topcyb                0.448   ds_image/pixel_data_out<5>
                                                       ds_image/Madd_sum_lut<5>
                                                       ds_image/Madd_sum_cy<7>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   ds_image/Madd_sum_cy<7>
    SLICE_X18Y29.COUT    Tbyp                  0.091   ds_image/pixel_data_out<7>
                                                       ds_image/Madd_sum_cy<11>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   ds_image/Madd_sum_cy<11>
    SLICE_X18Y30.BMUX    Tcinb                 0.277   ds_image/sum<15>
                                                       ds_image/Madd_sum_xor<15>
    SLICE_X17Y26.B6      net (fanout=1)        0.800   ds_image/sum<13>
    SLICE_X17Y26.B       Tilo                  0.259   camera0/vsynct
                                                       ds_image/Mmux_line_ram_data_in51
    RAMB8_X1Y13.DIADI13  net (fanout=1)        0.550   ds_image/line_ram_data_in<13>
    RAMB8_X1Y13.CLKAWRCLKTrdck_DIA             0.300   ds_image/line_ram0/Mram_RAM
                                                       ds_image/line_ram0/Mram_RAM
    -------------------------------------------------  ---------------------------
    Total                                      8.966ns (3.258ns logic, 5.708ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sobel0/raw_from_conv2_latched_15 (FF)
  Destination:          ds_image/line_ram0/Mram_RAM (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.923ns (Levels of Logic = 9)
  Clock Path Skew:      -0.030ns (0.682 - 0.712)
  Source Clock:         clk_96 rising at 0.000ns
  Destination Clock:    clk_96 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sobel0/raw_from_conv2_latched_15 to ds_image/line_ram0/Mram_RAM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.DQ      Tcko                  0.430   sobel0/raw_from_conv2_latched<15>
                                                       sobel0/raw_from_conv2_latched_15
    SLICE_X19Y42.D5      net (fanout=11)       1.071   sobel0/raw_from_conv2_latched<15>
    SLICE_X19Y42.D       Tilo                  0.259   sobel0/raw_from_conv2_latched<15>
                                                       sobel0/Mxor_raw_from_conv2_latched[2]_raw_from_conv2_latched[15]_XOR_251_o_xo<0>1
    SLICE_X18Y35.C3      net (fanout=1)        1.297   sobel0/raw_from_conv2_latched[2]_raw_from_conv2_latched[15]_XOR_251_o
    SLICE_X18Y35.CMUX    Tilo                  0.298   pixel_from_sobel<0>
                                                       sobel0/Madd_sobel_response_Madd2
    SLICE_X18Y35.DX      net (fanout=2)        0.663   sobel0/Madd_sobel_response_Madd2
    SLICE_X18Y35.COUT    Tdxcy                 0.121   pixel_from_sobel<0>
                                                       sobel0/Madd_sobel_response_Madd_cy<0>_2
    SLICE_X18Y36.CIN     net (fanout=1)        0.003   sobel0/Madd_sobel_response_Madd_cy<0>3
    SLICE_X18Y36.AQ      Tito_logic            0.684   pixel_from_sobel<4>
                                                       sobel0/Madd_sobel_response_Madd_cy<0>_6
                                                       pixel_from_sobel<1>_rt
    SLICE_X18Y27.B6      net (fanout=2)        1.272   pixel_from_sobel<1>
    SLICE_X18Y27.COUT    Topcyb                0.448   ds_image/pixel_data_out<1>
                                                       ds_image/Madd_sum_lut<1>
                                                       ds_image/Madd_sum_cy<3>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   ds_image/Madd_sum_cy<3>
    SLICE_X18Y28.COUT    Tbyp                  0.091   ds_image/pixel_data_out<5>
                                                       ds_image/Madd_sum_cy<7>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   ds_image/Madd_sum_cy<7>
    SLICE_X18Y29.COUT    Tbyp                  0.091   ds_image/pixel_data_out<7>
                                                       ds_image/Madd_sum_cy<11>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   ds_image/Madd_sum_cy<11>
    SLICE_X18Y30.BMUX    Tcinb                 0.277   ds_image/sum<15>
                                                       ds_image/Madd_sum_xor<15>
    SLICE_X17Y26.B6      net (fanout=1)        0.800   ds_image/sum<13>
    SLICE_X17Y26.B       Tilo                  0.259   camera0/vsynct
                                                       ds_image/Mmux_line_ram_data_in51
    RAMB8_X1Y13.DIADI13  net (fanout=1)        0.550   ds_image/line_ram_data_in<13>
    RAMB8_X1Y13.CLKAWRCLKTrdck_DIA             0.300   ds_image/line_ram0/Mram_RAM
                                                       ds_image/line_ram0/Mram_RAM
    -------------------------------------------------  ---------------------------
    Total                                      8.923ns (3.258ns logic, 5.665ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sobel0/raw_from_conv2_latched_15 (FF)
  Destination:          ds_image/line_ram0/Mram_RAM (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.845ns (Levels of Logic = 9)
  Clock Path Skew:      -0.030ns (0.682 - 0.712)
  Source Clock:         clk_96 rising at 0.000ns
  Destination Clock:    clk_96 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sobel0/raw_from_conv2_latched_15 to ds_image/line_ram0/Mram_RAM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.DQ      Tcko                  0.430   sobel0/raw_from_conv2_latched<15>
                                                       sobel0/raw_from_conv2_latched_15
    SLICE_X19Y42.D5      net (fanout=11)       1.071   sobel0/raw_from_conv2_latched<15>
    SLICE_X19Y42.D       Tilo                  0.259   sobel0/raw_from_conv2_latched<15>
                                                       sobel0/Mxor_raw_from_conv2_latched[2]_raw_from_conv2_latched[15]_XOR_251_o_xo<0>1
    SLICE_X18Y35.C3      net (fanout=1)        1.297   sobel0/raw_from_conv2_latched[2]_raw_from_conv2_latched[15]_XOR_251_o
    SLICE_X18Y35.CMUX    Tilo                  0.298   pixel_from_sobel<0>
                                                       sobel0/Madd_sobel_response_Madd2
    SLICE_X18Y35.D3      net (fanout=2)        0.373   sobel0/Madd_sobel_response_Madd2
    SLICE_X18Y35.COUT    Topcyd                0.290   pixel_from_sobel<0>
                                                       sobel0/Madd_sobel_response_Madd_lut<0>3
                                                       sobel0/Madd_sobel_response_Madd_cy<0>_2
    SLICE_X18Y36.CIN     net (fanout=1)        0.003   sobel0/Madd_sobel_response_Madd_cy<0>3
    SLICE_X18Y36.COUT    Tbyp                  0.091   pixel_from_sobel<4>
                                                       sobel0/Madd_sobel_response_Madd_cy<0>_6
    SLICE_X18Y37.CIN     net (fanout=1)        0.003   sobel0/Madd_sobel_response_Madd_cy<0>7
    SLICE_X18Y37.AQ      Tito_logic            0.684   pixel_from_sobel<5>
                                                       sobel0/Madd_sobel_response_Madd_xor<0>_9
                                                       pixel_from_sobel<5>_rt
    SLICE_X18Y28.B6      net (fanout=2)        1.315   pixel_from_sobel<5>
    SLICE_X18Y28.COUT    Topcyb                0.448   ds_image/pixel_data_out<5>
                                                       ds_image/Madd_sum_lut<5>
                                                       ds_image/Madd_sum_cy<7>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   ds_image/Madd_sum_cy<7>
    SLICE_X18Y29.COUT    Tbyp                  0.091   ds_image/pixel_data_out<7>
                                                       ds_image/Madd_sum_cy<11>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   ds_image/Madd_sum_cy<11>
    SLICE_X18Y30.BMUX    Tcinb                 0.277   ds_image/sum<15>
                                                       ds_image/Madd_sum_xor<15>
    SLICE_X17Y26.B6      net (fanout=1)        0.800   ds_image/sum<13>
    SLICE_X17Y26.B       Tilo                  0.259   camera0/vsynct
                                                       ds_image/Mmux_line_ram_data_in51
    RAMB8_X1Y13.DIADI13  net (fanout=1)        0.550   ds_image/line_ram_data_in<13>
    RAMB8_X1Y13.CLKAWRCLKTrdck_DIA             0.300   ds_image/line_ram0/Mram_RAM
                                                       ds_image/line_ram0/Mram_RAM
    -------------------------------------------------  ---------------------------
    Total                                      8.845ns (3.427ns logic, 5.418ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clocks_gen_clkout2 = PERIOD TIMEGRP "sys_clocks_gen_clkout2"
        TS_PER_CLK50 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point harris_detector/gauss3x3_0/block0/lines0/Mram_RAM (RAMB8_X1Y7.DIADI10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.309ns (requirement - (clock path skew + uncertainty - data path))
  Source:               harris_detector/gauss3x3_0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp_2 (FF)
  Destination:          harris_detector/gauss3x3_0/block0/lines0/Mram_RAM (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.312ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.078 - 0.075)
  Source Clock:         clk_96 rising at 10.000ns
  Destination Clock:    clk_96 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: harris_detector/gauss3x3_0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp_2 to harris_detector/gauss3x3_0/block0/lines0/Mram_RAM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y15.BQ      Tcko                  0.198   harris_detector/gauss3x3_0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp<6>
                                                       harris_detector/gauss3x3_0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp_2
    RAMB8_X1Y7.DIADI10   net (fanout=3)        0.167   harris_detector/gauss3x3_0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp<2>
    RAMB8_X1Y7.CLKAWRCLK Trckd_DIA   (-Th)     0.053   harris_detector/gauss3x3_0/block0/lines0/Mram_RAM
                                                       harris_detector/gauss3x3_0/block0/lines0/Mram_RAM
    -------------------------------------------------  ---------------------------
    Total                                      0.312ns (0.145ns logic, 0.167ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Paths for end point harris_detector/gauss3x3_0/block0/lines0/Mram_RAM (RAMB8_X1Y7.DIADI14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               harris_detector/gauss3x3_0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp_6 (FF)
  Destination:          harris_detector/gauss3x3_0/block0/lines0/Mram_RAM (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.314ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.078 - 0.075)
  Source Clock:         clk_96 rising at 10.000ns
  Destination Clock:    clk_96 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: harris_detector/gauss3x3_0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp_6 to harris_detector/gauss3x3_0/block0/lines0/Mram_RAM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y15.DQ      Tcko                  0.198   harris_detector/gauss3x3_0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp<6>
                                                       harris_detector/gauss3x3_0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp_6
    RAMB8_X1Y7.DIADI14   net (fanout=3)        0.169   harris_detector/gauss3x3_0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp<6>
    RAMB8_X1Y7.CLKAWRCLK Trckd_DIA   (-Th)     0.053   harris_detector/gauss3x3_0/block0/lines0/Mram_RAM
                                                       harris_detector/gauss3x3_0/block0/lines0/Mram_RAM
    -------------------------------------------------  ---------------------------
    Total                                      0.314ns (0.145ns logic, 0.169ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point harris_detector/sobel0/block0/lines0/Mram_RAM (RAMB8_X1Y11.DIADI9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               harris_detector/sobel0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp_1 (FF)
  Destination:          harris_detector/sobel0/block0/lines0/Mram_RAM (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.320ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.067 - 0.064)
  Source Clock:         clk_96 rising at 10.000ns
  Destination Clock:    clk_96 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: harris_detector/sobel0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp_1 to harris_detector/sobel0/block0/lines0/Mram_RAM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.AMUX    Tshcko                0.244   harris_detector/sobel0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp<6>
                                                       harris_detector/sobel0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp_1
    RAMB8_X1Y11.DIADI9   net (fanout=3)        0.129   harris_detector/sobel0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp<1>
    RAMB8_X1Y11.CLKAWRCLKTrckd_DIA   (-Th)     0.053   harris_detector/sobel0/block0/lines0/Mram_RAM
                                                       harris_detector/sobel0/block0/lines0/Mram_RAM
    -------------------------------------------------  ---------------------------
    Total                                      0.320ns (0.191ns logic, 0.129ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clocks_gen_clkout2 = PERIOD TIMEGRP "sys_clocks_gen_clkout2"
        TS_PER_CLK50 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: harris_detector/gen_square_acc/ram_gradx/Mram_RAM1/CLKA
  Logical resource: harris_detector/gen_square_acc/ram_gradx/Mram_RAM1/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: clk_96
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: harris_detector/gen_square_acc/ram_gradx/Mram_RAM1/CLKB
  Logical resource: harris_detector/gen_square_acc/ram_gradx/Mram_RAM1/CLKB
  Location pin: RAMB16_X0Y8.CLKB
  Clock network: clk_96
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: harris_detector/gen_square_acc/ram_gradx/Mram_RAM2/CLKA
  Logical resource: harris_detector/gen_square_acc/ram_gradx/Mram_RAM2/CLKA
  Location pin: RAMB16_X0Y10.CLKA
  Clock network: clk_96
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_PER_CLK50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PER_CLK50                   |     20.000ns|      5.000ns|     48.690ns|            0|           78|            0|       144132|
| TS_sys_clocks_gen_clkout1     |     41.667ns|    101.438ns|          N/A|           78|            0|         3061|            0|
| TS_sys_clocks_gen_clkout2     |     10.000ns|      9.385ns|          N/A|            0|            0|       141071|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock OSC_FPGA
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC_FPGA       |    9.385|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SYS_SPI_SCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SYS_SPI_SCK    |    4.567|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 78  Score: 119232  (Setup/Max: 119232, Hold: 0)

Constraints cover 144991 paths, 0 nets, and 7882 connections

Design statistics:
   Minimum period: 101.438ns{1}   (Maximum frequency:   9.858MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 31 18:00:22 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 437 MB



