<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Apr 12 00:36:29 2018" VIVADOVERSION="2018.1">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a35t" NAME="MainBlockDesign" PACKAGE="csg324" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="O" LEFT="6" NAME="seg7_2_bit" RIGHT="0" SIGIS="undef" SIGNAME="seg7_hex_1_a_to_g">
      <CONNECTIONS>
        <CONNECTION INSTANCE="seg7_hex_1" PORT="a_to_g"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="seg7_2_an" RIGHT="0" SIGIS="undef" SIGNAME="seg7_hex_1_an">
      <CONNECTIONS>
        <CONNECTION INSTANCE="seg7_hex_1" PORT="an"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="seg7_2_dp" SIGIS="undef" SIGNAME="seg7_hex_1_dp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="seg7_hex_1" PORT="dp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clk" SIGIS="undef" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="seg7_hex_1" PORT="clk"/>
        <CONNECTION INSTANCE="seg7_hex_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="6" NAME="seg7_1_bit" RIGHT="0" SIGIS="undef" SIGNAME="seg7_hex_0_a_to_g">
      <CONNECTIONS>
        <CONNECTION INSTANCE="seg7_hex_0" PORT="a_to_g"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="seg7_1_an" RIGHT="0" SIGIS="undef" SIGNAME="seg7_hex_0_an">
      <CONNECTIONS>
        <CONNECTION INSTANCE="seg7_hex_0" PORT="an"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="seg7_1_dp" SIGIS="undef" SIGNAME="seg7_hex_0_dp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="seg7_hex_0" PORT="dp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="seg_rst" SIGIS="undef" SIGNAME="External_Ports_seg_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="seg7_hex_0" PORT="clr"/>
        <CONNECTION INSTANCE="seg7_hex_1" PORT="clr"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE FULLNAME="/CharToSegEncoder_0" HWVERSION="1.0" INSTANCE="CharToSegEncoder_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="CharToSegEncoder" VLNV="xilinx.com:module_ref:CharToSegEncoder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="MainBlockDesign_CharToSegEncoder_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="c0" RIGHT="0" SIGIS="undef" SIGNAME="OutputGenerator_0_c0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OutputGenerator_0" PORT="c0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c1" RIGHT="0" SIGIS="undef" SIGNAME="OutputGenerator_0_c1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OutputGenerator_0" PORT="c1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c2" RIGHT="0" SIGIS="undef" SIGNAME="OutputGenerator_0_c2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OutputGenerator_0" PORT="c2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c3" RIGHT="0" SIGIS="undef" SIGNAME="OutputGenerator_0_c3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OutputGenerator_0" PORT="c3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c4" RIGHT="0" SIGIS="undef" SIGNAME="OutputGenerator_0_c4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OutputGenerator_0" PORT="c4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c5" RIGHT="0" SIGIS="undef" SIGNAME="OutputGenerator_0_c5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OutputGenerator_0" PORT="c5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c6" RIGHT="0" SIGIS="undef" SIGNAME="OutputGenerator_0_c6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OutputGenerator_0" PORT="c6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c7" RIGHT="0" SIGIS="undef" SIGNAME="OutputGenerator_0_c7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OutputGenerator_0" PORT="c7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="outSeg1" RIGHT="0" SIGIS="undef" SIGNAME="CharToSegEncoder_0_outSeg1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="seg7_hex_0" PORT="x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="outSeg2" RIGHT="0" SIGIS="undef" SIGNAME="CharToSegEncoder_0_outSeg2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="seg7_hex_1" PORT="x"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/OutputGenerator_0" HWVERSION="1.0" INSTANCE="OutputGenerator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="OutputGenerator" VLNV="xilinx.com:module_ref:OutputGenerator:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="MainBlockDesign_OutputGenerator_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="3" NAME="c0" RIGHT="0" SIGIS="undef" SIGNAME="OutputGenerator_0_c0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CharToSegEncoder_0" PORT="c0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="c1" RIGHT="0" SIGIS="undef" SIGNAME="OutputGenerator_0_c1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CharToSegEncoder_0" PORT="c1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="c2" RIGHT="0" SIGIS="undef" SIGNAME="OutputGenerator_0_c2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CharToSegEncoder_0" PORT="c2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="c3" RIGHT="0" SIGIS="undef" SIGNAME="OutputGenerator_0_c3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CharToSegEncoder_0" PORT="c3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="c4" RIGHT="0" SIGIS="undef" SIGNAME="OutputGenerator_0_c4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CharToSegEncoder_0" PORT="c4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="c5" RIGHT="0" SIGIS="undef" SIGNAME="OutputGenerator_0_c5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CharToSegEncoder_0" PORT="c5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="c6" RIGHT="0" SIGIS="undef" SIGNAME="OutputGenerator_0_c6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CharToSegEncoder_0" PORT="c6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="c7" RIGHT="0" SIGIS="undef" SIGNAME="OutputGenerator_0_c7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CharToSegEncoder_0" PORT="c7"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/seg7_hex_0" HWVERSION="1.0" INSTANCE="seg7_hex_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="seg7_hex" VLNV="xilinx.com:user:seg7_hex:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="MainBlockDesign_seg7_hex_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="x" RIGHT="0" SIGIS="undef" SIGNAME="CharToSegEncoder_0_outSeg1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CharToSegEncoder_0" PORT="outSeg1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clr" SIGIS="undef" SIGNAME="External_Ports_seg_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="seg_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="a_to_g" RIGHT="0" SIGIS="undef" SIGNAME="seg7_hex_0_a_to_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="seg7_1_bit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="an" RIGHT="0" SIGIS="undef" SIGNAME="seg7_hex_0_an">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="seg7_1_an"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dp" SIGIS="undef" SIGNAME="seg7_hex_0_dp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="seg7_1_dp"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/seg7_hex_1" HWVERSION="1.0" INSTANCE="seg7_hex_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="seg7_hex" VLNV="xilinx.com:user:seg7_hex:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="MainBlockDesign_seg7_hex_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="x" RIGHT="0" SIGIS="undef" SIGNAME="CharToSegEncoder_0_outSeg2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CharToSegEncoder_0" PORT="outSeg2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clr" SIGIS="undef" SIGNAME="External_Ports_seg_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="seg_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="a_to_g" RIGHT="0" SIGIS="undef" SIGNAME="seg7_hex_1_a_to_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="seg7_2_bit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="an" RIGHT="0" SIGIS="undef" SIGNAME="seg7_hex_1_an">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="seg7_2_an"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dp" SIGIS="undef" SIGNAME="seg7_hex_1_dp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="seg7_2_dp"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
