(edif yiweijicunqi
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2021 12 8 14 37 18)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure yiweijicunqi.ngc yiweijicunqi.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LDC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port G
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUFT
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port T
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library yiweijicunqi_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell yiweijicunqi
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port oe
              (direction INPUT)
            )
            (port clk
              (direction INPUT)
            )
            (port (array (rename s "s<1:0>") 2)
              (direction INPUT))
            (port (array (rename d "d<3:0>") 4)
              (direction INPUT))
            (port (array (rename q "q<3:0>") 4)
              (direction OUTPUT))
            (designator "xc7a100t-2L-fgg484")
            (property TYPE (string "yiweijicunqi") (owner "Xilinx"))
            (property BUS_INFO (string "2:INPUT:s<1:0>") (owner "Xilinx"))
            (property BUS_INFO (string "4:INPUT:d<3:0>") (owner "Xilinx"))
            (property BUS_INFO (string "4:OUTPUT:q<3:0>") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "yiweijicunqi_yiweijicunqi") (owner "Xilinx"))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename PWR_2_o_s_1__DLATCH_2_q_renamed_0 "PWR_2_o_s[1]_DLATCH_2_q")
              (viewRef view_1 (cellRef LDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename q_3__s_1__DLATCH_5_q_renamed_1 "q[3]_s[1]_DLATCH_5_q")
              (viewRef view_1 (cellRef LDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename q_3__s_1__DLATCH_7_q_renamed_2 "q[3]_s[1]_DLATCH_7_q")
              (viewRef view_1 (cellRef LDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename q_3__s_1__DLATCH_1_q_renamed_3 "q[3]_s[1]_DLATCH_1_q")
              (viewRef view_1 (cellRef LDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename q_3__s_1__DLATCH_3_q_renamed_4 "q[3]_s[1]_DLATCH_3_q")
              (viewRef view_1 (cellRef LDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s_1__s_1__OR_34_o1 "s[1]_s[1]_OR_34_o1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___s[1]_s[1]_OR_34_o1") (owner "Xilinx"))
              (property INIT (string "A8") (owner "Xilinx"))
            )
            (instance (rename Mmux_q_3__q_2__mux_8_OUT_0_11 "Mmux_q[3]_q[2]_mux_8_OUT<0>11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "64206666") (owner "Xilinx"))
            )
            (instance (rename Mmux_q_3__q_2__mux_8_OUT_0_12 "Mmux_q[3]_q[2]_mux_8_OUT<0>12")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFAA82AA") (owner "Xilinx"))
            )
            (instance (rename Mmux_q_3__q_2__mux_8_OUT_1_11 "Mmux_q[3]_q[2]_mux_8_OUT<1>11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "64206666") (owner "Xilinx"))
            )
            (instance (rename Mmux_q_3__q_2__mux_8_OUT_1_12 "Mmux_q[3]_q[2]_mux_8_OUT<1>12")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFAA82AA") (owner "Xilinx"))
            )
            (instance (rename Mmux_q_3__q_2__mux_8_OUT_2_11 "Mmux_q[3]_q[2]_mux_8_OUT<2>11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "64206666") (owner "Xilinx"))
            )
            (instance (rename Mmux_q_3__q_2__mux_8_OUT_2_12 "Mmux_q[3]_q[2]_mux_8_OUT<2>12")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFAA82AA") (owner "Xilinx"))
            )
            (instance (rename Mmux_q_3__q_2__mux_8_OUT_3_11 "Mmux_q[3]_q[2]_mux_8_OUT<3>11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "64206666") (owner "Xilinx"))
            )
            (instance (rename Mmux_q_3__q_2__mux_8_OUT_3_12 "Mmux_q[3]_q[2]_mux_8_OUT<3>12")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___s[1]_s[1]_OR_34_o1") (owner "Xilinx"))
              (property INIT (string "FFAA82AA") (owner "Xilinx"))
            )
            (instance (rename s_1_IBUF_renamed_5 "s_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s_0_IBUF_renamed_6 "s_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename d_3_IBUF_renamed_7 "d_3_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename d_2_IBUF_renamed_8 "d_2_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename d_1_IBUF_renamed_9 "d_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename d_0_IBUF_renamed_10 "d_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename oe_IBUF_renamed_11 "oe_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clk_IBUF_renamed_12 "clk_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance q_3_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance q_2_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance q_1_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance q_0_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename PWR_2_o_s_1__DLATCH_2_q_inv1_INV_0 "PWR_2_o_s[1]_DLATCH_2_q_inv1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net s_1_IBUF
              (joined
                (portRef I2 (instanceRef s_1__s_1__OR_34_o1))
                (portRef I2 (instanceRef Mmux_q_3__q_2__mux_8_OUT_0_12))
                (portRef I2 (instanceRef Mmux_q_3__q_2__mux_8_OUT_1_12))
                (portRef I2 (instanceRef Mmux_q_3__q_2__mux_8_OUT_2_12))
                (portRef I2 (instanceRef Mmux_q_3__q_2__mux_8_OUT_3_12))
                (portRef O (instanceRef s_1_IBUF_renamed_5))
                (portRef I0 (instanceRef Mmux_q_3__q_2__mux_8_OUT_0_11))
                (portRef I0 (instanceRef Mmux_q_3__q_2__mux_8_OUT_1_11))
                (portRef I0 (instanceRef Mmux_q_3__q_2__mux_8_OUT_2_11))
                (portRef I0 (instanceRef Mmux_q_3__q_2__mux_8_OUT_3_11))
              )
            )
            (net s_0_IBUF
              (joined
                (portRef I1 (instanceRef s_1__s_1__OR_34_o1))
                (portRef I1 (instanceRef Mmux_q_3__q_2__mux_8_OUT_0_12))
                (portRef I1 (instanceRef Mmux_q_3__q_2__mux_8_OUT_1_12))
                (portRef I1 (instanceRef Mmux_q_3__q_2__mux_8_OUT_2_12))
                (portRef I1 (instanceRef Mmux_q_3__q_2__mux_8_OUT_3_12))
                (portRef O (instanceRef s_0_IBUF_renamed_6))
                (portRef I1 (instanceRef Mmux_q_3__q_2__mux_8_OUT_0_11))
                (portRef I1 (instanceRef Mmux_q_3__q_2__mux_8_OUT_1_11))
                (portRef I1 (instanceRef Mmux_q_3__q_2__mux_8_OUT_2_11))
                (portRef I1 (instanceRef Mmux_q_3__q_2__mux_8_OUT_3_11))
              )
            )
            (net d_3_IBUF
              (joined
                (portRef I0 (instanceRef Mmux_q_3__q_2__mux_8_OUT_3_12))
                (portRef O (instanceRef d_3_IBUF_renamed_7))
              )
            )
            (net d_2_IBUF
              (joined
                (portRef I0 (instanceRef Mmux_q_3__q_2__mux_8_OUT_2_12))
                (portRef O (instanceRef d_2_IBUF_renamed_8))
              )
            )
            (net d_1_IBUF
              (joined
                (portRef I0 (instanceRef Mmux_q_3__q_2__mux_8_OUT_1_12))
                (portRef O (instanceRef d_1_IBUF_renamed_9))
              )
            )
            (net d_0_IBUF
              (joined
                (portRef I0 (instanceRef Mmux_q_3__q_2__mux_8_OUT_0_12))
                (portRef O (instanceRef d_0_IBUF_renamed_10))
              )
            )
            (net oe_IBUF
              (joined
                (portRef CLR (instanceRef PWR_2_o_s_1__DLATCH_2_q_renamed_0))
                (portRef CLR (instanceRef q_3__s_1__DLATCH_5_q_renamed_1))
                (portRef CLR (instanceRef q_3__s_1__DLATCH_7_q_renamed_2))
                (portRef CLR (instanceRef q_3__s_1__DLATCH_1_q_renamed_3))
                (portRef CLR (instanceRef q_3__s_1__DLATCH_3_q_renamed_4))
                (portRef O (instanceRef oe_IBUF_renamed_11))
              )
            )
            (net clk_IBUF
              (joined
                (portRef I0 (instanceRef s_1__s_1__OR_34_o1))
                (portRef I3 (instanceRef Mmux_q_3__q_2__mux_8_OUT_0_12))
                (portRef I3 (instanceRef Mmux_q_3__q_2__mux_8_OUT_1_12))
                (portRef I3 (instanceRef Mmux_q_3__q_2__mux_8_OUT_2_12))
                (portRef I3 (instanceRef Mmux_q_3__q_2__mux_8_OUT_3_12))
                (portRef O (instanceRef clk_IBUF_renamed_12))
              )
            )
            (net (rename PWR_2_o_s_1__DLATCH_2_q "PWR_2_o_s[1]_DLATCH_2_q")
              (joined
                (portRef Q (instanceRef PWR_2_o_s_1__DLATCH_2_q_renamed_0))
                (portRef I (instanceRef PWR_2_o_s_1__DLATCH_2_q_inv1_INV_0))
                (portRef I4 (instanceRef Mmux_q_3__q_2__mux_8_OUT_0_11))
                (portRef I4 (instanceRef Mmux_q_3__q_2__mux_8_OUT_1_11))
                (portRef I4 (instanceRef Mmux_q_3__q_2__mux_8_OUT_2_11))
                (portRef I4 (instanceRef Mmux_q_3__q_2__mux_8_OUT_3_11))
              )
            )
            (net (rename q_3__s_1__DLATCH_3_q "q[3]_s[1]_DLATCH_3_q")
              (joined
                (portRef Q (instanceRef q_3__s_1__DLATCH_3_q_renamed_4))
                (portRef I (instanceRef q_2_OBUFT))
                (portRef I2 (instanceRef Mmux_q_3__q_2__mux_8_OUT_1_11))
                (portRef I3 (instanceRef Mmux_q_3__q_2__mux_8_OUT_3_11))
              )
            )
            (net (rename q_3__s_1__DLATCH_5_q "q[3]_s[1]_DLATCH_5_q")
              (joined
                (portRef Q (instanceRef q_3__s_1__DLATCH_5_q_renamed_1))
                (portRef I (instanceRef q_1_OBUFT))
                (portRef I2 (instanceRef Mmux_q_3__q_2__mux_8_OUT_0_11))
                (portRef I3 (instanceRef Mmux_q_3__q_2__mux_8_OUT_2_11))
              )
            )
            (net (rename q_3__s_1__DLATCH_7_q "q[3]_s[1]_DLATCH_7_q")
              (joined
                (portRef Q (instanceRef q_3__s_1__DLATCH_7_q_renamed_2))
                (portRef I (instanceRef q_0_OBUFT))
                (portRef I3 (instanceRef Mmux_q_3__q_2__mux_8_OUT_1_11))
                (portRef I2 (instanceRef Mmux_q_3__q_2__mux_8_OUT_3_11))
              )
            )
            (net (rename q_3__s_1__DLATCH_1_q "q[3]_s[1]_DLATCH_1_q")
              (joined
                (portRef Q (instanceRef q_3__s_1__DLATCH_1_q_renamed_3))
                (portRef I (instanceRef q_3_OBUFT))
                (portRef I3 (instanceRef Mmux_q_3__q_2__mux_8_OUT_0_11))
                (portRef I2 (instanceRef Mmux_q_3__q_2__mux_8_OUT_2_11))
              )
            )
            (net (rename q_3_ "q<3>")
              (joined
                (portRef (member q 0))
                (portRef O (instanceRef q_3_OBUFT))
              )
            )
            (net (rename q_2_ "q<2>")
              (joined
                (portRef (member q 1))
                (portRef O (instanceRef q_2_OBUFT))
              )
            )
            (net (rename q_1_ "q<1>")
              (joined
                (portRef (member q 2))
                (portRef O (instanceRef q_1_OBUFT))
              )
            )
            (net (rename q_0_ "q<0>")
              (joined
                (portRef (member q 3))
                (portRef O (instanceRef q_0_OBUFT))
              )
            )
            (net (rename s_1__s_1__OR_34_o "s[1]_s[1]_OR_34_o")
              (joined
                (portRef G (instanceRef PWR_2_o_s_1__DLATCH_2_q_renamed_0))
                (portRef G (instanceRef q_3__s_1__DLATCH_5_q_renamed_1))
                (portRef G (instanceRef q_3__s_1__DLATCH_7_q_renamed_2))
                (portRef G (instanceRef q_3__s_1__DLATCH_1_q_renamed_3))
                (portRef G (instanceRef q_3__s_1__DLATCH_3_q_renamed_4))
                (portRef O (instanceRef s_1__s_1__OR_34_o1))
              )
            )
            (net (rename q_3__q_2__mux_8_OUT_3_ "q[3]_q[2]_mux_8_OUT<3>")
              (joined
                (portRef D (instanceRef q_3__s_1__DLATCH_1_q_renamed_3))
                (portRef O (instanceRef Mmux_q_3__q_2__mux_8_OUT_3_12))
              )
            )
            (net (rename q_3__q_2__mux_8_OUT_2_ "q[3]_q[2]_mux_8_OUT<2>")
              (joined
                (portRef D (instanceRef q_3__s_1__DLATCH_3_q_renamed_4))
                (portRef O (instanceRef Mmux_q_3__q_2__mux_8_OUT_2_12))
              )
            )
            (net (rename q_3__q_2__mux_8_OUT_1_ "q[3]_q[2]_mux_8_OUT<1>")
              (joined
                (portRef D (instanceRef q_3__s_1__DLATCH_5_q_renamed_1))
                (portRef O (instanceRef Mmux_q_3__q_2__mux_8_OUT_1_12))
              )
            )
            (net (rename q_3__q_2__mux_8_OUT_0_ "q[3]_q[2]_mux_8_OUT<0>")
              (joined
                (portRef D (instanceRef q_3__s_1__DLATCH_7_q_renamed_2))
                (portRef O (instanceRef Mmux_q_3__q_2__mux_8_OUT_0_12))
              )
            )
            (net N0
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef D (instanceRef PWR_2_o_s_1__DLATCH_2_q_renamed_0))
              )
            )
            (net (rename PWR_2_o_s_1__DLATCH_2_q_inv "PWR_2_o_s[1]_DLATCH_2_q_inv")
              (joined
                (portRef T (instanceRef q_3_OBUFT))
                (portRef T (instanceRef q_2_OBUFT))
                (portRef T (instanceRef q_1_OBUFT))
                (portRef T (instanceRef q_0_OBUFT))
                (portRef O (instanceRef PWR_2_o_s_1__DLATCH_2_q_inv1_INV_0))
              )
            )
            (net (rename Mmux_q_3__q_2__mux_8_OUT_0_1 "Mmux_q[3]_q[2]_mux_8_OUT<0>1")
              (joined
                (portRef O (instanceRef Mmux_q_3__q_2__mux_8_OUT_0_11))
                (portRef I4 (instanceRef Mmux_q_3__q_2__mux_8_OUT_0_12))
              )
            )
            (net (rename Mmux_q_3__q_2__mux_8_OUT_1_1 "Mmux_q[3]_q[2]_mux_8_OUT<1>1")
              (joined
                (portRef O (instanceRef Mmux_q_3__q_2__mux_8_OUT_1_11))
                (portRef I4 (instanceRef Mmux_q_3__q_2__mux_8_OUT_1_12))
              )
            )
            (net (rename Mmux_q_3__q_2__mux_8_OUT_2_1 "Mmux_q[3]_q[2]_mux_8_OUT<2>1")
              (joined
                (portRef O (instanceRef Mmux_q_3__q_2__mux_8_OUT_2_11))
                (portRef I4 (instanceRef Mmux_q_3__q_2__mux_8_OUT_2_12))
              )
            )
            (net (rename Mmux_q_3__q_2__mux_8_OUT_3_1 "Mmux_q[3]_q[2]_mux_8_OUT<3>1")
              (joined
                (portRef O (instanceRef Mmux_q_3__q_2__mux_8_OUT_3_11))
                (portRef I4 (instanceRef Mmux_q_3__q_2__mux_8_OUT_3_12))
              )
            )
            (net (rename s_1_ "s<1>")
              (joined
                (portRef (member s 0))
                (portRef I (instanceRef s_1_IBUF_renamed_5))
              )
            )
            (net (rename s_0_ "s<0>")
              (joined
                (portRef (member s 1))
                (portRef I (instanceRef s_0_IBUF_renamed_6))
              )
            )
            (net (rename d_3_ "d<3>")
              (joined
                (portRef (member d 0))
                (portRef I (instanceRef d_3_IBUF_renamed_7))
              )
            )
            (net (rename d_2_ "d<2>")
              (joined
                (portRef (member d 1))
                (portRef I (instanceRef d_2_IBUF_renamed_8))
              )
            )
            (net (rename d_1_ "d<1>")
              (joined
                (portRef (member d 2))
                (portRef I (instanceRef d_1_IBUF_renamed_9))
              )
            )
            (net (rename d_0_ "d<0>")
              (joined
                (portRef (member d 3))
                (portRef I (instanceRef d_0_IBUF_renamed_10))
              )
            )
            (net oe
              (joined
                (portRef oe)
                (portRef I (instanceRef oe_IBUF_renamed_11))
              )
            )
            (net clk
              (joined
                (portRef clk)
                (portRef I (instanceRef clk_IBUF_renamed_12))
              )
            )
          )
      )
    )
  )

  (design yiweijicunqi
    (cellRef yiweijicunqi
      (libraryRef yiweijicunqi_lib)
    )
    (property PART (string "xc7a100t-2L-fgg484") (owner "Xilinx"))
  )
)

