Release 14.5 Drc P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Mon Dec 30 01:28:17 2024

drc -z TM_UART.ncd TM_UART.pcf

WARNING:PhysDesignRules:372 - Gated clock. Clock net rc/_n0085 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
