{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 11:53:15 2016 " "Info: Processing started: Mon Dec 05 11:53:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off transmult -c transmult " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off transmult -c transmult" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "transmult EP1C3T100A8 " "Info: Selected device EP1C3T100A8 for design \"transmult\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T100C8 " "Info: Device EP1C3T100C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 6 " "Info: Pin ~nCSO~ is reserved at location 6" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 1485 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 17 " "Info: Pin ~ASDO~ is reserved at location 17" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 1486 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "58 58 " "Critical Warning: No exact pin location assignment(s) for 58 pins of 58 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[5\] " "Info: Pin counter\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { counter[5] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 472 464 640 488 "counter\[5..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 511 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[4\] " "Info: Pin counter\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { counter[4] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 472 464 640 488 "counter\[5..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 512 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[3\] " "Info: Pin counter\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { counter[3] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 472 464 640 488 "counter\[5..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 513 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[2\] " "Info: Pin counter\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { counter[2] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 472 464 640 488 "counter\[5..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 514 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[1\] " "Info: Pin counter\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { counter[1] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 472 464 640 488 "counter\[5..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 515 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[0\] " "Info: Pin counter\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { counter[0] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 472 464 640 488 "counter\[5..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 516 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[15\] " "Info: Pin dout\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { dout[15] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -72 1864 2040 -56 "dout\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 517 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[14\] " "Info: Pin dout\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { dout[14] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -72 1864 2040 -56 "dout\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 518 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[13\] " "Info: Pin dout\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { dout[13] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -72 1864 2040 -56 "dout\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 519 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[12\] " "Info: Pin dout\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { dout[12] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -72 1864 2040 -56 "dout\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 520 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[11\] " "Info: Pin dout\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { dout[11] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -72 1864 2040 -56 "dout\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 521 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[10\] " "Info: Pin dout\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { dout[10] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -72 1864 2040 -56 "dout\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 522 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[9\] " "Info: Pin dout\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { dout[9] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -72 1864 2040 -56 "dout\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 523 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[8\] " "Info: Pin dout\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { dout[8] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -72 1864 2040 -56 "dout\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 524 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[7\] " "Info: Pin dout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { dout[7] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -72 1864 2040 -56 "dout\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 525 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[6\] " "Info: Pin dout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { dout[6] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -72 1864 2040 -56 "dout\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 526 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[5\] " "Info: Pin dout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { dout[5] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -72 1864 2040 -56 "dout\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 527 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[4\] " "Info: Pin dout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { dout[4] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -72 1864 2040 -56 "dout\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 528 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[3\] " "Info: Pin dout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { dout[3] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -72 1864 2040 -56 "dout\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 529 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[2\] " "Info: Pin dout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { dout[2] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -72 1864 2040 -56 "dout\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 530 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[1\] " "Info: Pin dout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { dout[1] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -72 1864 2040 -56 "dout\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 531 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[0\] " "Info: Pin dout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { dout[0] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -72 1864 2040 -56 "dout\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 532 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mac1_sel\[2\] " "Info: Pin mac1_sel\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { mac1_sel[2] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 168 1736 1912 184 "mac1_sel\[2..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac1_sel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 541 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mac1_sel\[1\] " "Info: Pin mac1_sel\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { mac1_sel[1] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 168 1736 1912 184 "mac1_sel\[2..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac1_sel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 542 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mac1_sel\[0\] " "Info: Pin mac1_sel\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { mac1_sel[0] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 168 1736 1912 184 "mac1_sel\[2..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac1_sel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 543 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mac1out\[15\] " "Info: Pin mac1out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { mac1out[15] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -184 1520 1696 -168 "mac1out\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac1out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 544 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mac1out\[14\] " "Info: Pin mac1out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { mac1out[14] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -184 1520 1696 -168 "mac1out\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac1out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 545 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mac1out\[13\] " "Info: Pin mac1out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { mac1out[13] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -184 1520 1696 -168 "mac1out\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac1out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 546 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mac1out\[12\] " "Info: Pin mac1out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { mac1out[12] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -184 1520 1696 -168 "mac1out\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac1out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 547 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mac1out\[11\] " "Info: Pin mac1out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { mac1out[11] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -184 1520 1696 -168 "mac1out\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac1out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 548 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mac1out\[10\] " "Info: Pin mac1out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { mac1out[10] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -184 1520 1696 -168 "mac1out\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac1out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 549 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mac1out\[9\] " "Info: Pin mac1out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { mac1out[9] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -184 1520 1696 -168 "mac1out\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac1out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 550 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mac1out\[8\] " "Info: Pin mac1out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { mac1out[8] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -184 1520 1696 -168 "mac1out\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac1out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 551 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mac1out\[7\] " "Info: Pin mac1out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { mac1out[7] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -184 1520 1696 -168 "mac1out\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac1out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 552 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mac1out\[6\] " "Info: Pin mac1out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { mac1out[6] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -184 1520 1696 -168 "mac1out\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac1out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 553 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mac1out\[5\] " "Info: Pin mac1out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { mac1out[5] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -184 1520 1696 -168 "mac1out\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac1out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 554 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mac1out\[4\] " "Info: Pin mac1out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { mac1out[4] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -184 1520 1696 -168 "mac1out\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac1out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 555 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mac1out\[3\] " "Info: Pin mac1out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { mac1out[3] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -184 1520 1696 -168 "mac1out\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac1out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 556 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mac1out\[2\] " "Info: Pin mac1out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { mac1out[2] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -184 1520 1696 -168 "mac1out\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac1out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 557 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mac1out\[1\] " "Info: Pin mac1out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { mac1out[1] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -184 1520 1696 -168 "mac1out\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac1out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 558 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mac1out\[0\] " "Info: Pin mac1out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { mac1out[0] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -184 1520 1696 -168 "mac1out\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac1out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 559 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_counter\[5\] " "Info: Pin output_counter\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { output_counter[5] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 504 472 648 520 "output_counter\[5..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_counter[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 560 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_counter\[4\] " "Info: Pin output_counter\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { output_counter[4] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 504 472 648 520 "output_counter\[5..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_counter[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 561 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_counter\[3\] " "Info: Pin output_counter\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { output_counter[3] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 504 472 648 520 "output_counter\[5..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_counter[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 562 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_counter\[2\] " "Info: Pin output_counter\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { output_counter[2] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 504 472 648 520 "output_counter\[5..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_counter[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 563 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_counter\[1\] " "Info: Pin output_counter\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { output_counter[1] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 504 472 648 520 "output_counter\[5..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_counter[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 564 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_counter\[0\] " "Info: Pin output_counter\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { output_counter[0] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 504 472 648 520 "output_counter\[5..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_counter[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 565 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { clk } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 56 -96 72 72 "clk" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 566 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { reset } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 120 -96 72 136 "reset" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 568 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cf_load " "Info: Pin cf_load not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { cf_load } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 344 -88 80 360 "cf_load" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cf_load } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 567 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[0\] " "Info: Pin din\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { din[0] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 8 -96 72 24 "din\[7..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 540 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[1\] " "Info: Pin din\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { din[1] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 8 -96 72 24 "din\[7..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 539 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[7\] " "Info: Pin din\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { din[7] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 8 -96 72 24 "din\[7..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 533 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[6\] " "Info: Pin din\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { din[6] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 8 -96 72 24 "din\[7..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 534 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[5\] " "Info: Pin din\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { din[5] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 8 -96 72 24 "din\[7..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 535 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[4\] " "Info: Pin din\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { din[4] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 8 -96 72 24 "din\[7..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 536 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[3\] " "Info: Pin din\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { din[3] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 8 -96 72 24 "din\[7..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 537 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[2\] " "Info: Pin din\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { din[2] } } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 8 -96 72 24 "din\[7..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/" 0 { } { { 0 { 0 ""} 0 538 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 10 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 10" {  } { { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 56 -96 72 72 "clk" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "reset Global clock in PIN 66 " "Info: Automatically promoted signal \"reset\" to use Global clock in PIN 66" {  } { { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 120 -96 72 136 "reset" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "56 unused 3.3V 9 47 0 " "Info: Number of I/O pins in group: 56 (unused VREF, 3.3V VCCIO, 9 input, 47 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 11 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 17 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 16 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 17 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "14.979 ns register register " "Info: Estimated most critical path is register to register delay of 14.979 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:inst2\|mac1b_sel\[0\] 1 REG LAB_X17_Y10 33 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X17_Y10; Fanout = 33; REG Node = 'controller:inst2\|mac1b_sel\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst2|mac1b_sel[0] } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/controller.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.442 ns) 1.406 ns mac_input_selector:inst11\|REG_MUX:mac1_input_b\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[0\]~38 2 COMB LAB_X21_Y10 1 " "Info: 2: + IC(0.964 ns) + CELL(0.442 ns) = 1.406 ns; Loc. = LAB_X21_Y10; Fanout = 1; COMB Node = 'mac_input_selector:inst11\|REG_MUX:mac1_input_b\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[0\]~38'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.406 ns" { controller:inst2|mac1b_sel[0] mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~38 } "NODE_NAME" } } { "db/mux_ugc.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mux_ugc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.593 ns) + CELL(0.114 ns) 2.113 ns mac_input_selector:inst11\|REG_MUX:mac1_input_b\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[0\]~39 3 COMB LAB_X21_Y10 1 " "Info: 3: + IC(0.593 ns) + CELL(0.114 ns) = 2.113 ns; Loc. = LAB_X21_Y10; Fanout = 1; COMB Node = 'mac_input_selector:inst11\|REG_MUX:mac1_input_b\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[0\]~39'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~38 mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~39 } "NODE_NAME" } } { "db/mux_ugc.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mux_ugc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.509 ns) + CELL(0.114 ns) 3.736 ns mac_input_selector:inst11\|REG_MUX:mac1_input_b\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[0\]~40 4 COMB LAB_X12_Y10 1 " "Info: 4: + IC(1.509 ns) + CELL(0.114 ns) = 3.736 ns; Loc. = LAB_X12_Y10; Fanout = 1; COMB Node = 'mac_input_selector:inst11\|REG_MUX:mac1_input_b\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[0\]~40'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~39 mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~40 } "NODE_NAME" } } { "db/mux_ugc.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mux_ugc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.590 ns) 5.140 ns mac_input_selector:inst11\|REG_MUX:mac1_input_b\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[0\] 5 COMB LAB_X12_Y8 1 " "Info: 5: + IC(0.814 ns) + CELL(0.590 ns) = 5.140 ns; Loc. = LAB_X12_Y8; Fanout = 1; COMB Node = 'mac_input_selector:inst11\|REG_MUX:mac1_input_b\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.404 ns" { mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~40 mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0] } "NODE_NAME" } } { "db/mux_ugc.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mux_ugc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.533 ns) + CELL(0.442 ns) 6.115 ns mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|cs2a\[0\] 6 COMB LAB_X12_Y8 9 " "Info: 6: + IC(0.533 ns) + CELL(0.442 ns) = 6.115 ns; Loc. = LAB_X12_Y8; Fanout = 9; COMB Node = 'mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|cs2a\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0] mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|cs2a[0] } "NODE_NAME" } } { "db/mult_o0n.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mult_o0n.tdf" 41 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.962 ns) + CELL(0.442 ns) 7.519 ns mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|le3a\[8\] 7 COMB LAB_X12_Y6 3 " "Info: 7: + IC(0.962 ns) + CELL(0.442 ns) = 7.519 ns; Loc. = LAB_X12_Y6; Fanout = 3; COMB Node = 'mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|le3a\[8\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.404 ns" { mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|cs2a[0] mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|le3a[8] } "NODE_NAME" } } { "db/mult_o0n.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mult_o0n.tdf" 42 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.423 ns) 9.206 ns mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[1\]~27 8 COMB LAB_X11_Y7 2 " "Info: 8: + IC(1.264 ns) + CELL(0.423 ns) = 9.206 ns; Loc. = LAB_X11_Y7; Fanout = 2; COMB Node = 'mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[1\]~27'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.687 ns" { mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|le3a[8] mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[1]~27 } "NODE_NAME" } } { "db/mult_o0n.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mult_o0n.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 9.284 ns mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[2\]~22 9 COMB LAB_X11_Y7 2 " "Info: 9: + IC(0.000 ns) + CELL(0.078 ns) = 9.284 ns; Loc. = LAB_X11_Y7; Fanout = 2; COMB Node = 'mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[2\]~22'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[1]~27 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[2]~22 } "NODE_NAME" } } { "db/mult_o0n.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mult_o0n.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.271 ns) 9.555 ns mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[3\]~17 10 COMB LAB_X11_Y7 3 " "Info: 10: + IC(0.000 ns) + CELL(0.271 ns) = 9.555 ns; Loc. = LAB_X11_Y7; Fanout = 3; COMB Node = 'mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[3\]~17'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[2]~22 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[3]~17 } "NODE_NAME" } } { "db/mult_o0n.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mult_o0n.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 10.234 ns mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[6\]~0 11 COMB LAB_X11_Y7 3 " "Info: 11: + IC(0.000 ns) + CELL(0.679 ns) = 10.234 ns; Loc. = LAB_X11_Y7; Fanout = 3; COMB Node = 'mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[6\]~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[3]~17 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[6]~0 } "NODE_NAME" } } { "db/mult_o0n.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mult_o0n.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.432 ns) 11.909 ns mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|op_2~12COUT1_84 12 COMB LAB_X11_Y5 2 " "Info: 12: + IC(1.243 ns) + CELL(0.432 ns) = 11.909 ns; Loc. = LAB_X11_Y5; Fanout = 2; COMB Node = 'mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|op_2~12COUT1_84'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[6]~0 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_2~12COUT1_84 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 12.517 ns mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|op_2~5 13 COMB LAB_X11_Y5 3 " "Info: 13: + IC(0.000 ns) + CELL(0.608 ns) = 12.517 ns; Loc. = LAB_X11_Y5; Fanout = 3; COMB Node = 'mac:mac1\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|op_2~5'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_2~12COUT1_84 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_2~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.432 ns) 14.192 ns mac:mac1\|dcfilter:inst3\|addin\[14\]~3COUT1_68 14 COMB LAB_X12_Y3 1 " "Info: 14: + IC(1.243 ns) + CELL(0.432 ns) = 14.192 ns; Loc. = LAB_X12_Y3; Fanout = 1; COMB Node = 'mac:mac1\|dcfilter:inst3\|addin\[14\]~3COUT1_68'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_2~5 mac:mac1|dcfilter:inst3|addin[14]~3COUT1_68 } "NODE_NAME" } } { "dcfilter.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/dcfilter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 14.979 ns mac:mac1\|dcfilter:inst3\|addin\[15\] 15 REG LAB_X12_Y3 2 " "Info: 15: + IC(0.000 ns) + CELL(0.787 ns) = 14.979 ns; Loc. = LAB_X12_Y3; Fanout = 2; REG Node = 'mac:mac1\|dcfilter:inst3\|addin\[15\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { mac:mac1|dcfilter:inst3|addin[14]~3COUT1_68 mac:mac1|dcfilter:inst3|addin[15] } "NODE_NAME" } } { "dcfilter.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/dcfilter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.854 ns ( 39.08 % ) " "Info: Total cell delay = 5.854 ns ( 39.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.125 ns ( 60.92 % ) " "Info: Total interconnect delay = 9.125 ns ( 60.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.979 ns" { controller:inst2|mac1b_sel[0] mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~38 mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~39 mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~40 mac_input_selector:inst11|REG_MUX:mac1_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0] mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|cs2a[0] mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|le3a[8] mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[1]~27 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[2]~22 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[3]~17 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[6]~0 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_2~12COUT1_84 mac:mac1|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_2~5 mac:mac1|dcfilter:inst3|addin[14]~3COUT1_68 mac:mac1|dcfilter:inst3|addin[15] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Info: Average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X14_Y0 X27_Y14 " "Info: Peak interconnect usage is 19% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 11:53:18 2016 " "Info: Processing ended: Mon Dec 05 11:53:18 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
