
tanmay_adc.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000004  00800100  0000098e  00000a02  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000098e  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .debug_aranges 00000020  00000000  00000000  00000a06  2**0
                  CONTENTS, READONLY, DEBUGGING
  3 .debug_pubnames 000000a7  00000000  00000000  00000a26  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_info   000008c3  00000000  00000000  00000acd  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_abbrev 000002e2  00000000  00000000  00001390  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_line   0000064b  00000000  00000000  00001672  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_frame  000000f0  00000000  00000000  00001cc0  2**2
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_str    00000242  00000000  00000000  00001db0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00000320  00000000  00000000  00001ff2  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000048  00000000  00000000  00002312  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
   8:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
   c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  10:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  14:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  18:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  1c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  20:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  24:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  28:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  2c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  30:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  34:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  38:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  3c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  40:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  44:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  48:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  4c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  50:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  54:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  58:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  5c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  60:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  64:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	ee e8       	ldi	r30, 0x8E	; 142
  7c:	f9 e0       	ldi	r31, 0x09	; 9
  7e:	02 c0       	rjmp	.+4      	; 0x84 <.do_copy_data_start>

00000080 <.do_copy_data_loop>:
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0

00000084 <.do_copy_data_start>:
  84:	a4 30       	cpi	r26, 0x04	; 4
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <.do_copy_data_loop>
  8a:	0e 94 3b 01 	call	0x276	; 0x276 <main>
  8e:	0c 94 c5 04 	jmp	0x98a	; 0x98a <_exit>

00000092 <__bad_interrupt>:
  92:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000096 <lcd_write>:
static void lcd_write(uint8_t data,uint8_t rs) 
{
    unsigned char dataBits ;


    if (rs) {   /* write data        (RS=1, RW=0) */
  96:	66 23       	and	r22, r22
  98:	11 f0       	breq	.+4      	; 0x9e <lcd_write+0x8>
       lcd_rs_high();
  9a:	28 9a       	sbi	0x05, 0	; 5
  9c:	01 c0       	rjmp	.+2      	; 0xa0 <lcd_write+0xa>
    } else {    /* write instruction (RS=0, RW=0) */
       lcd_rs_low();
  9e:	28 98       	cbi	0x05, 0	; 5
    }
    lcd_rw_low();
  a0:	29 98       	cbi	0x05, 1	; 5
        LCD_DATA0_PORT = dataBits | 0x0F;
    }
    else
    {
        /* configure data pins as output */
        DDR(LCD_DATA0_PORT) |= _BV(LCD_DATA0_PIN);
  a2:	54 9a       	sbi	0x0a, 4	; 10
        DDR(LCD_DATA1_PORT) |= _BV(LCD_DATA1_PIN);
  a4:	55 9a       	sbi	0x0a, 5	; 10
        DDR(LCD_DATA2_PORT) |= _BV(LCD_DATA2_PIN);
  a6:	56 9a       	sbi	0x0a, 6	; 10
        DDR(LCD_DATA3_PORT) |= _BV(LCD_DATA3_PIN);
  a8:	57 9a       	sbi	0x0a, 7	; 10
        
        /* output high nibble first */
        LCD_DATA3_PORT &= ~_BV(LCD_DATA3_PIN);
  aa:	5f 98       	cbi	0x0b, 7	; 11
        LCD_DATA2_PORT &= ~_BV(LCD_DATA2_PIN);
  ac:	5e 98       	cbi	0x0b, 6	; 11
        LCD_DATA1_PORT &= ~_BV(LCD_DATA1_PIN);
  ae:	5d 98       	cbi	0x0b, 5	; 11
        LCD_DATA0_PORT &= ~_BV(LCD_DATA0_PIN);
  b0:	5c 98       	cbi	0x0b, 4	; 11
    	if(data & 0x80) LCD_DATA3_PORT |= _BV(LCD_DATA3_PIN);
  b2:	87 fd       	sbrc	r24, 7
  b4:	5f 9a       	sbi	0x0b, 7	; 11
    	if(data & 0x40) LCD_DATA2_PORT |= _BV(LCD_DATA2_PIN);
  b6:	86 fd       	sbrc	r24, 6
  b8:	5e 9a       	sbi	0x0b, 6	; 11
    	if(data & 0x20) LCD_DATA1_PORT |= _BV(LCD_DATA1_PIN);
  ba:	85 fd       	sbrc	r24, 5
  bc:	5d 9a       	sbi	0x0b, 5	; 11
    	if(data & 0x10) LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN);   
  be:	84 fd       	sbrc	r24, 4
  c0:	5c 9a       	sbi	0x0b, 4	; 11

#if LCD_IO_MODE
/* toggle Enable Pin to initiate write */
static void toggle_e(void)
{
    lcd_e_high();
  c2:	2a 9a       	sbi	0x05, 2	; 5
    lcd_e_delay();
  c4:	00 c0       	rjmp	.+0      	; 0xc6 <lcd_write+0x30>
    lcd_e_low();
  c6:	2a 98       	cbi	0x05, 2	; 5
    	if(data & 0x20) LCD_DATA1_PORT |= _BV(LCD_DATA1_PIN);
    	if(data & 0x10) LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN);   
        lcd_e_toggle();
        
        /* output low nibble */
        LCD_DATA3_PORT &= ~_BV(LCD_DATA3_PIN);
  c8:	5f 98       	cbi	0x0b, 7	; 11
        LCD_DATA2_PORT &= ~_BV(LCD_DATA2_PIN);
  ca:	5e 98       	cbi	0x0b, 6	; 11
        LCD_DATA1_PORT &= ~_BV(LCD_DATA1_PIN);
  cc:	5d 98       	cbi	0x0b, 5	; 11
        LCD_DATA0_PORT &= ~_BV(LCD_DATA0_PIN);
  ce:	5c 98       	cbi	0x0b, 4	; 11
    	if(data & 0x08) LCD_DATA3_PORT |= _BV(LCD_DATA3_PIN);
  d0:	83 fd       	sbrc	r24, 3
  d2:	5f 9a       	sbi	0x0b, 7	; 11
    	if(data & 0x04) LCD_DATA2_PORT |= _BV(LCD_DATA2_PIN);
  d4:	82 fd       	sbrc	r24, 2
  d6:	5e 9a       	sbi	0x0b, 6	; 11
    	if(data & 0x02) LCD_DATA1_PORT |= _BV(LCD_DATA1_PIN);
  d8:	81 fd       	sbrc	r24, 1
  da:	5d 9a       	sbi	0x0b, 5	; 11
    	if(data & 0x01) LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN);
  dc:	80 fd       	sbrc	r24, 0
  de:	5c 9a       	sbi	0x0b, 4	; 11

#if LCD_IO_MODE
/* toggle Enable Pin to initiate write */
static void toggle_e(void)
{
    lcd_e_high();
  e0:	2a 9a       	sbi	0x05, 2	; 5
    lcd_e_delay();
  e2:	00 c0       	rjmp	.+0      	; 0xe4 <lcd_write+0x4e>
    lcd_e_low();
  e4:	2a 98       	cbi	0x05, 2	; 5
    	if(data & 0x02) LCD_DATA1_PORT |= _BV(LCD_DATA1_PIN);
    	if(data & 0x01) LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN);
        lcd_e_toggle();        
        
        /* all data pins high (inactive) */
        LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN);
  e6:	5c 9a       	sbi	0x0b, 4	; 11
        LCD_DATA1_PORT |= _BV(LCD_DATA1_PIN);
  e8:	5d 9a       	sbi	0x0b, 5	; 11
        LCD_DATA2_PORT |= _BV(LCD_DATA2_PIN);
  ea:	5e 9a       	sbi	0x0b, 6	; 11
        LCD_DATA3_PORT |= _BV(LCD_DATA3_PIN);
  ec:	5f 9a       	sbi	0x0b, 7	; 11
    }
}
  ee:	08 95       	ret

000000f0 <lcd_read>:
static uint8_t lcd_read(uint8_t rs) 
{
    uint8_t data;
    
    
    if (rs)
  f0:	88 23       	and	r24, r24
  f2:	11 f0       	breq	.+4      	; 0xf8 <lcd_read+0x8>
        lcd_rs_high();                       /* RS=1: read data      */
  f4:	28 9a       	sbi	0x05, 0	; 5
  f6:	01 c0       	rjmp	.+2      	; 0xfa <lcd_read+0xa>
    else
        lcd_rs_low();                        /* RS=0: read busy flag */
  f8:	28 98       	cbi	0x05, 0	; 5
    lcd_rw_high();                           /* RW=1  read mode      */
  fa:	29 9a       	sbi	0x05, 1	; 5
        lcd_e_low();
    }
    else
    {
        /* configure data pins as input */
        DDR(LCD_DATA0_PORT) &= ~_BV(LCD_DATA0_PIN);
  fc:	54 98       	cbi	0x0a, 4	; 10
        DDR(LCD_DATA1_PORT) &= ~_BV(LCD_DATA1_PIN);
  fe:	55 98       	cbi	0x0a, 5	; 10
        DDR(LCD_DATA2_PORT) &= ~_BV(LCD_DATA2_PIN);
 100:	56 98       	cbi	0x0a, 6	; 10
        DDR(LCD_DATA3_PORT) &= ~_BV(LCD_DATA3_PIN);
 102:	57 98       	cbi	0x0a, 7	; 10
                
        /* read high nibble first */
        lcd_e_high();
 104:	2a 9a       	sbi	0x05, 2	; 5
        lcd_e_delay();        
 106:	00 c0       	rjmp	.+0      	; 0x108 <lcd_read+0x18>
        data = 0;
        if ( PIN(LCD_DATA0_PORT) & _BV(LCD_DATA0_PIN) ) data |= 0x10;
 108:	4c 9b       	sbis	0x09, 4	; 9
 10a:	02 c0       	rjmp	.+4      	; 0x110 <lcd_read+0x20>
 10c:	80 e1       	ldi	r24, 0x10	; 16
 10e:	01 c0       	rjmp	.+2      	; 0x112 <lcd_read+0x22>
 110:	80 e0       	ldi	r24, 0x00	; 0
        if ( PIN(LCD_DATA1_PORT) & _BV(LCD_DATA1_PIN) ) data |= 0x20;
 112:	4d 99       	sbic	0x09, 5	; 9
 114:	80 62       	ori	r24, 0x20	; 32
        if ( PIN(LCD_DATA2_PORT) & _BV(LCD_DATA2_PIN) ) data |= 0x40;
 116:	4e 99       	sbic	0x09, 6	; 9
 118:	80 64       	ori	r24, 0x40	; 64
        if ( PIN(LCD_DATA3_PORT) & _BV(LCD_DATA3_PIN) ) data |= 0x80;
 11a:	4f 99       	sbic	0x09, 7	; 9
 11c:	80 68       	ori	r24, 0x80	; 128
        lcd_e_low();
 11e:	2a 98       	cbi	0x05, 2	; 5

        lcd_e_delay();                       /* Enable 500ns low       */
 120:	00 c0       	rjmp	.+0      	; 0x122 <lcd_read+0x32>
    
        /* read low nibble */    
        lcd_e_high();
 122:	2a 9a       	sbi	0x05, 2	; 5
        lcd_e_delay();
 124:	00 c0       	rjmp	.+0      	; 0x126 <lcd_read+0x36>
        if ( PIN(LCD_DATA0_PORT) & _BV(LCD_DATA0_PIN) ) data |= 0x01;
 126:	4c 99       	sbic	0x09, 4	; 9
 128:	81 60       	ori	r24, 0x01	; 1
        if ( PIN(LCD_DATA1_PORT) & _BV(LCD_DATA1_PIN) ) data |= 0x02;
 12a:	4d 99       	sbic	0x09, 5	; 9
 12c:	82 60       	ori	r24, 0x02	; 2
        if ( PIN(LCD_DATA2_PORT) & _BV(LCD_DATA2_PIN) ) data |= 0x04;
 12e:	4e 99       	sbic	0x09, 6	; 9
 130:	84 60       	ori	r24, 0x04	; 4
        if ( PIN(LCD_DATA3_PORT) & _BV(LCD_DATA3_PIN) ) data |= 0x08;        
 132:	4f 99       	sbic	0x09, 7	; 9
 134:	88 60       	ori	r24, 0x08	; 8
        lcd_e_low();
 136:	2a 98       	cbi	0x05, 2	; 5
    }
    return data;
}
 138:	08 95       	ret

0000013a <lcd_waitbusy>:

{
    register uint8_t c;
    
    /* wait until busy flag is cleared */
    while ( (c=lcd_read(0)) & (1<<LCD_BUSY)) {}
 13a:	80 e0       	ldi	r24, 0x00	; 0
 13c:	0e 94 78 00 	call	0xf0	; 0xf0 <lcd_read>
 140:	87 fd       	sbrc	r24, 7
 142:	fb cf       	rjmp	.-10     	; 0x13a <lcd_waitbusy>
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
 144:	82 e0       	ldi	r24, 0x02	; 2
 146:	90 e0       	ldi	r25, 0x00	; 0
 148:	01 97       	sbiw	r24, 0x01	; 1
 14a:	f1 f7       	brne	.-4      	; 0x148 <lcd_waitbusy+0xe>
    
    /* the address counter is updated 4us after the busy flag is cleared */
    delay(2);

    /* now read the address counter */
    return (lcd_read(0));  // return address counter
 14c:	80 e0       	ldi	r24, 0x00	; 0
 14e:	0e 94 78 00 	call	0xf0	; 0xf0 <lcd_read>
    
}/* lcd_waitbusy */
 152:	08 95       	ret

00000154 <lcd_command>:
Send LCD controller instruction command
Input:   instruction to send to LCD controller, see HD44780 data sheet
Returns: none
*************************************************************************/
void lcd_command(uint8_t cmd)
{
 154:	1f 93       	push	r17
 156:	18 2f       	mov	r17, r24
    lcd_waitbusy();
 158:	0e 94 9d 00 	call	0x13a	; 0x13a <lcd_waitbusy>
    lcd_write(cmd,0);
 15c:	81 2f       	mov	r24, r17
 15e:	60 e0       	ldi	r22, 0x00	; 0
 160:	0e 94 4b 00 	call	0x96	; 0x96 <lcd_write>
}
 164:	1f 91       	pop	r17
 166:	08 95       	ret

00000168 <lcd_data>:
Send data byte to LCD controller 
Input:   data to send to LCD controller, see HD44780 data sheet
Returns: none
*************************************************************************/
void lcd_data(uint8_t data)
{
 168:	1f 93       	push	r17
 16a:	18 2f       	mov	r17, r24
    lcd_waitbusy();
 16c:	0e 94 9d 00 	call	0x13a	; 0x13a <lcd_waitbusy>
    lcd_write(data,1);
 170:	81 2f       	mov	r24, r17
 172:	61 e0       	ldi	r22, 0x01	; 1
 174:	0e 94 4b 00 	call	0x96	; 0x96 <lcd_write>
}
 178:	1f 91       	pop	r17
 17a:	08 95       	ret

0000017c <lcd_gotoxy>:
{
#if LCD_LINES==1
    lcd_command((1<<LCD_DDRAM)+LCD_START_LINE1+x);
#endif
#if LCD_LINES==2
    if ( y==0 ) 
 17c:	66 23       	and	r22, r22
 17e:	11 f4       	brne	.+4      	; 0x184 <lcd_gotoxy+0x8>
        lcd_command((1<<LCD_DDRAM)+LCD_START_LINE1+x);
 180:	80 58       	subi	r24, 0x80	; 128
 182:	01 c0       	rjmp	.+2      	; 0x186 <lcd_gotoxy+0xa>
    else
        lcd_command((1<<LCD_DDRAM)+LCD_START_LINE2+x);
 184:	80 54       	subi	r24, 0x40	; 64
 186:	0e 94 aa 00 	call	0x154	; 0x154 <lcd_command>
 18a:	08 95       	ret

0000018c <lcd_getxy>:

/*************************************************************************
*************************************************************************/
int lcd_getxy(void)
{
    return lcd_waitbusy();
 18c:	0e 94 9d 00 	call	0x13a	; 0x13a <lcd_waitbusy>
}
 190:	90 e0       	ldi	r25, 0x00	; 0
 192:	08 95       	ret

00000194 <lcd_clrscr>:
/*************************************************************************
Clear display and set cursor to home position
*************************************************************************/
void lcd_clrscr(void)
{
    lcd_command(1<<LCD_CLR);
 194:	81 e0       	ldi	r24, 0x01	; 1
 196:	0e 94 aa 00 	call	0x154	; 0x154 <lcd_command>
}
 19a:	08 95       	ret

0000019c <lcd_home>:
/*************************************************************************
Set cursor to home position
*************************************************************************/
void lcd_home(void)
{
    lcd_command(1<<LCD_HOME);
 19c:	82 e0       	ldi	r24, 0x02	; 2
 19e:	0e 94 aa 00 	call	0x154	; 0x154 <lcd_command>
}
 1a2:	08 95       	ret

000001a4 <lcd_putc>:
Display character at current cursor position 
Input:    character to be displayed                                       
Returns:  none
*************************************************************************/
void lcd_putc(char c)
{
 1a4:	1f 93       	push	r17
 1a6:	18 2f       	mov	r17, r24
    uint8_t pos;


    pos = lcd_waitbusy();   // read busy-flag and address counter
 1a8:	0e 94 9d 00 	call	0x13a	; 0x13a <lcd_waitbusy>
    if (c=='\n')
 1ac:	1a 30       	cpi	r17, 0x0A	; 10
 1ae:	49 f4       	brne	.+18     	; 0x1c2 <lcd_putc+0x1e>

#if LCD_LINES==1
    addressCounter = 0;
#endif
#if LCD_LINES==2
    if ( pos < (LCD_START_LINE2) )
 1b0:	80 34       	cpi	r24, 0x40	; 64
 1b2:	10 f0       	brcs	.+4      	; 0x1b8 <lcd_putc+0x14>
 1b4:	80 e0       	ldi	r24, 0x00	; 0
 1b6:	01 c0       	rjmp	.+2      	; 0x1ba <lcd_putc+0x16>
 1b8:	80 e4       	ldi	r24, 0x40	; 64
        addressCounter = LCD_START_LINE4;
    else 
        addressCounter = LCD_START_LINE1;
#endif
#endif
    lcd_command((1<<LCD_DDRAM)+addressCounter);
 1ba:	80 58       	subi	r24, 0x80	; 128
 1bc:	0e 94 aa 00 	call	0x154	; 0x154 <lcd_command>
 1c0:	04 c0       	rjmp	.+8      	; 0x1ca <lcd_putc+0x26>
            lcd_write((1<<LCD_DDRAM)+LCD_START_LINE1,0);
        }
#endif
        lcd_waitbusy();
#endif
        lcd_write(c, 1);
 1c2:	81 2f       	mov	r24, r17
 1c4:	61 e0       	ldi	r22, 0x01	; 1
 1c6:	0e 94 4b 00 	call	0x96	; 0x96 <lcd_write>
    }

}/* lcd_putc */
 1ca:	1f 91       	pop	r17
 1cc:	08 95       	ret

000001ce <lcd_puts>:
Input:    string to be displayed
Returns:  none
*************************************************************************/
void lcd_puts(const char *s)
/* print string on lcd (no auto linefeed) */
{
 1ce:	cf 93       	push	r28
 1d0:	df 93       	push	r29
 1d2:	ec 01       	movw	r28, r24
 1d4:	02 c0       	rjmp	.+4      	; 0x1da <lcd_puts+0xc>
    register char c;

    while ( (c = *s++) ) {
        lcd_putc(c);
 1d6:	0e 94 d2 00 	call	0x1a4	; 0x1a4 <lcd_putc>
void lcd_puts(const char *s)
/* print string on lcd (no auto linefeed) */
{
    register char c;

    while ( (c = *s++) ) {
 1da:	89 91       	ld	r24, Y+
 1dc:	88 23       	and	r24, r24
 1de:	d9 f7       	brne	.-10     	; 0x1d6 <lcd_puts+0x8>
        lcd_putc(c);
    }

}/* lcd_puts */
 1e0:	df 91       	pop	r29
 1e2:	cf 91       	pop	r28
 1e4:	08 95       	ret

000001e6 <lcd_puts_p>:
Input:     string from program memory be be displayed                                        
Returns:   none
*************************************************************************/
void lcd_puts_p(const char *progmem_s)
/* print string from program memory on lcd (no auto linefeed) */
{
 1e6:	cf 93       	push	r28
 1e8:	df 93       	push	r29
 1ea:	ec 01       	movw	r28, r24
 1ec:	02 c0       	rjmp	.+4      	; 0x1f2 <lcd_puts_p+0xc>
    register char c;

    while ( (c = pgm_read_byte(progmem_s++)) ) {
        lcd_putc(c);
 1ee:	0e 94 d2 00 	call	0x1a4	; 0x1a4 <lcd_putc>
 1f2:	fe 01       	movw	r30, r28
void lcd_puts_p(const char *progmem_s)
/* print string from program memory on lcd (no auto linefeed) */
{
    register char c;

    while ( (c = pgm_read_byte(progmem_s++)) ) {
 1f4:	21 96       	adiw	r28, 0x01	; 1
 1f6:	84 91       	lpm	r24, Z+
 1f8:	88 23       	and	r24, r24
 1fa:	c9 f7       	brne	.-14     	; 0x1ee <lcd_puts_p+0x8>
        lcd_putc(c);
    }

}/* lcd_puts_p */
 1fc:	df 91       	pop	r29
 1fe:	cf 91       	pop	r28
 200:	08 95       	ret

00000202 <lcd_init>:
                   LCD_DISP_ON_CURSOR      display on, cursor on
                   LCD_DISP_CURSOR_BLINK   display on, cursor on flashing
Returns:  none
*************************************************************************/
void lcd_init(uint8_t dispAttr)
{
 202:	1f 93       	push	r17
 204:	18 2f       	mov	r17, r24
        DDR(LCD_E_PORT)     |= _BV(LCD_E_PIN);
    }
    else
    {
        /* configure all port bits as output (LCD data and control lines on different ports */
        DDR(LCD_RS_PORT)    |= _BV(LCD_RS_PIN);
 206:	20 9a       	sbi	0x04, 0	; 4
        DDR(LCD_RW_PORT)    |= _BV(LCD_RW_PIN);
 208:	21 9a       	sbi	0x04, 1	; 4
        DDR(LCD_E_PORT)     |= _BV(LCD_E_PIN);
 20a:	22 9a       	sbi	0x04, 2	; 4
        DDR(LCD_DATA0_PORT) |= _BV(LCD_DATA0_PIN);
 20c:	54 9a       	sbi	0x0a, 4	; 10
        DDR(LCD_DATA1_PORT) |= _BV(LCD_DATA1_PIN);
 20e:	55 9a       	sbi	0x0a, 5	; 10
        DDR(LCD_DATA2_PORT) |= _BV(LCD_DATA2_PIN);
 210:	56 9a       	sbi	0x0a, 6	; 10
        DDR(LCD_DATA3_PORT) |= _BV(LCD_DATA3_PIN);
 212:	57 9a       	sbi	0x0a, 7	; 10
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
 214:	80 e8       	ldi	r24, 0x80	; 128
 216:	9e e3       	ldi	r25, 0x3E	; 62
 218:	01 97       	sbiw	r24, 0x01	; 1
 21a:	f1 f7       	brne	.-4      	; 0x218 <lcd_init+0x16>
        DDR(LCD_DATA3_PORT) |= _BV(LCD_DATA3_PIN);
    }
    delay(16000);        /* wait 16ms or more after power-on       */
    
    /* initial write to lcd is 8bit */
    LCD_DATA1_PORT |= _BV(LCD_DATA1_PIN);  // _BV(LCD_FUNCTION)>>4;
 21c:	5d 9a       	sbi	0x0b, 5	; 11
    LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN);  // _BV(LCD_FUNCTION_8BIT)>>4;
 21e:	5c 9a       	sbi	0x0b, 4	; 11

#if LCD_IO_MODE
/* toggle Enable Pin to initiate write */
static void toggle_e(void)
{
    lcd_e_high();
 220:	2a 9a       	sbi	0x05, 2	; 5
    lcd_e_delay();
 222:	00 c0       	rjmp	.+0      	; 0x224 <lcd_init+0x22>
    lcd_e_low();
 224:	2a 98       	cbi	0x05, 2	; 5
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
 226:	80 e8       	ldi	r24, 0x80	; 128
 228:	93 e1       	ldi	r25, 0x13	; 19
 22a:	01 97       	sbiw	r24, 0x01	; 1
 22c:	f1 f7       	brne	.-4      	; 0x22a <lcd_init+0x28>

#if LCD_IO_MODE
/* toggle Enable Pin to initiate write */
static void toggle_e(void)
{
    lcd_e_high();
 22e:	2a 9a       	sbi	0x05, 2	; 5
    lcd_e_delay();
 230:	00 c0       	rjmp	.+0      	; 0x232 <lcd_init+0x30>
    lcd_e_low();
 232:	2a 98       	cbi	0x05, 2	; 5
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
 234:	80 e4       	ldi	r24, 0x40	; 64
 236:	90 e0       	ldi	r25, 0x00	; 0
 238:	fc 01       	movw	r30, r24
 23a:	31 97       	sbiw	r30, 0x01	; 1
 23c:	f1 f7       	brne	.-4      	; 0x23a <lcd_init+0x38>

#if LCD_IO_MODE
/* toggle Enable Pin to initiate write */
static void toggle_e(void)
{
    lcd_e_high();
 23e:	2a 9a       	sbi	0x05, 2	; 5
    lcd_e_delay();
 240:	00 c0       	rjmp	.+0      	; 0x242 <lcd_init+0x40>
    lcd_e_low();
 242:	2a 98       	cbi	0x05, 2	; 5
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
 244:	fc 01       	movw	r30, r24
 246:	31 97       	sbiw	r30, 0x01	; 1
 248:	f1 f7       	brne	.-4      	; 0x246 <lcd_init+0x44>
    /* repeat last command a third time */
    lcd_e_toggle();      
    delay(64);           /* delay, busy flag can't be checked here */

    /* now configure for 4bit mode */
    LCD_DATA0_PORT &= ~_BV(LCD_DATA0_PIN);   // LCD_FUNCTION_4BIT_1LINE>>4
 24a:	5c 98       	cbi	0x0b, 4	; 11

#if LCD_IO_MODE
/* toggle Enable Pin to initiate write */
static void toggle_e(void)
{
    lcd_e_high();
 24c:	2a 9a       	sbi	0x05, 2	; 5
    lcd_e_delay();
 24e:	00 c0       	rjmp	.+0      	; 0x250 <lcd_init+0x4e>
    lcd_e_low();
 250:	2a 98       	cbi	0x05, 2	; 5
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
 252:	01 97       	sbiw	r24, 0x01	; 1
 254:	f1 f7       	brne	.-4      	; 0x252 <lcd_init+0x50>
    /* Display with KS0073 controller requires special commands for enabling 4 line mode */
	lcd_command(KS0073_EXTENDED_FUNCTION_REGISTER_ON);
	lcd_command(KS0073_4LINES_MODE);
	lcd_command(KS0073_EXTENDED_FUNCTION_REGISTER_OFF);
#else
    lcd_command(LCD_FUNCTION_DEFAULT);      /* function set: display lines  */
 256:	88 e2       	ldi	r24, 0x28	; 40
 258:	0e 94 aa 00 	call	0x154	; 0x154 <lcd_command>
#endif
    lcd_command(LCD_DISP_OFF);              /* display off                  */
 25c:	88 e0       	ldi	r24, 0x08	; 8
 25e:	0e 94 aa 00 	call	0x154	; 0x154 <lcd_command>
    lcd_clrscr();                           /* display clear                */ 
 262:	0e 94 ca 00 	call	0x194	; 0x194 <lcd_clrscr>
    lcd_command(LCD_MODE_DEFAULT);          /* set entry mode               */
 266:	86 e0       	ldi	r24, 0x06	; 6
 268:	0e 94 aa 00 	call	0x154	; 0x154 <lcd_command>
    lcd_command(dispAttr);                  /* display/cursor control       */
 26c:	81 2f       	mov	r24, r17
 26e:	0e 94 aa 00 	call	0x154	; 0x154 <lcd_command>

}/* lcd_init */
 272:	1f 91       	pop	r17
 274:	08 95       	ret

00000276 <main>:

#include <avr/interrupt.h> 


int main (void) 
{ 
 276:	8f 92       	push	r8
 278:	9f 92       	push	r9
 27a:	af 92       	push	r10
 27c:	bf 92       	push	r11
 27e:	cf 92       	push	r12
 280:	df 92       	push	r13
 282:	ef 92       	push	r14
 284:	ff 92       	push	r15
 286:	0f 93       	push	r16
 288:	1f 93       	push	r17
 28a:	df 93       	push	r29
 28c:	cf 93       	push	r28
 28e:	cd b7       	in	r28, 0x3d	; 61
 290:	de b7       	in	r29, 0x3e	; 62
 292:	2a 97       	sbiw	r28, 0x0a	; 10
 294:	0f b6       	in	r0, 0x3f	; 63
 296:	f8 94       	cli
 298:	de bf       	out	0x3e, r29	; 62
 29a:	0f be       	out	0x3f, r0	; 63
 29c:	cd bf       	out	0x3d, r28	; 61

 // DDRD =140;
	int x=-1,y=-1;
   
 ADCSRA |= (1 << ADPS2) | (1 << ADPS1) | (1 << ADPS0); // Set ADC prescalar to 128 - 125KHz sample rate @ 16MHz 
 29e:	80 91 7a 00 	lds	r24, 0x007A
 2a2:	87 60       	ori	r24, 0x07	; 7
 2a4:	80 93 7a 00 	sts	0x007A, r24
ADCSRB &= ~(1 << ADPS2) | (1 << ADPS1) | (1 << ADPS0);
 2a8:	80 91 7b 00 	lds	r24, 0x007B
 2ac:	8b 7f       	andi	r24, 0xFB	; 251
 2ae:	80 93 7b 00 	sts	0x007B, r24


   ADMUX |= (1 << REFS0); // Set ADC reference to AVCC 
 2b2:	80 91 7c 00 	lds	r24, 0x007C
 2b6:	80 64       	ori	r24, 0x40	; 64
 2b8:	80 93 7c 00 	sts	0x007C, r24
 

   ADMUX |= (0 << ADLAR);
 2bc:	80 91 7c 00 	lds	r24, 0x007C
 2c0:	80 93 7c 00 	sts	0x007C, r24

	

	//ADCSRA |= (1 << ADSC);
	//ADCSRA |= (1 << ADATE);
	ADCSRA |= (1 << ADATE);
 2c4:	80 91 7a 00 	lds	r24, 0x007A
 2c8:	80 62       	ori	r24, 0x20	; 32
 2ca:	80 93 7a 00 	sts	0x007A, r24

	ADCSRA |= (1 << ADEN);
 2ce:	80 91 7a 00 	lds	r24, 0x007A
 2d2:	80 68       	ori	r24, 0x80	; 128
 2d4:	80 93 7a 00 	sts	0x007A, r24
	ADCSRA |= (1 << ADSC);       	
 2d8:	80 91 7a 00 	lds	r24, 0x007A
 2dc:	80 64       	ori	r24, 0x40	; 64
 2de:	80 93 7a 00 	sts	0x007A, r24
	
	
	lcd_init(LCD_DISP_ON);
 2e2:	8c e0       	ldi	r24, 0x0C	; 12
 2e4:	0e 94 01 01 	call	0x202	; 0x202 <lcd_init>
}

static __inline__ void      /* exactly 8 cycles/loop, max 2**32 loops */
_delay_loop_3_x( uint32_t __n )
{                                               /* cycles per loop      */
    __asm__ volatile (                          /* __n..one        zero */
 2e8:	2f e7       	ldi	r18, 0x7F	; 127
 2ea:	e2 2e       	mov	r14, r18
 2ec:	24 e8       	ldi	r18, 0x84	; 132
 2ee:	f2 2e       	mov	r15, r18
 2f0:	2e e1       	ldi	r18, 0x1E	; 30
 2f2:	02 2f       	mov	r16, r18
 2f4:	11 2d       	mov	r17, r1
 2f6:	d8 01       	movw	r26, r16
 2f8:	c7 01       	movw	r24, r14
 2fa:	01 97       	sbiw	r24, 0x01	; 1
 2fc:	a1 09       	sbc	r26, r1
 2fe:	b1 09       	sbc	r27, r1
 300:	00 00       	nop
 302:	01 f0       	breq	.+0      	; 0x304 <main+0x8e>
 304:	d1 f7       	brne	.-12     	; 0x2fa <main+0x84>
 * it is more code efficient than executing loops.
 *
 */
static __inline__ void _NOP1 (void) { __asm__ volatile ( "nop    " "\n\t" ); }
static __inline__ void _NOP2 (void) { __asm__ volatile ( "rjmp 1f" "\n\t"  "1:" "\n\t" ); }
static __inline__ void _NOP3 (void) { __asm__ volatile ( "lpm    " "\n\t" ); }
 306:	c8 95       	lpm
 *
 * These NOPs will be used for very short delays where
 * it is more code efficient than executing loops.
 *
 */
static __inline__ void _NOP1 (void) { __asm__ volatile ( "nop    " "\n\t" ); }
 308:	00 00       	nop
   _delay_ms(1000);
   lcd_clrscr();
 30a:	0e 94 ca 00 	call	0x194	; 0x194 <lcd_clrscr>
}

static __inline__ void      /* exactly 8 cycles/loop, max 2**32 loops */
_delay_loop_3_x( uint32_t __n )
{                                               /* cycles per loop      */
    __asm__ volatile (                          /* __n..one        zero */
 30e:	d8 01       	movw	r26, r16
 310:	c7 01       	movw	r24, r14
 312:	01 97       	sbiw	r24, 0x01	; 1
 314:	a1 09       	sbc	r26, r1
 316:	b1 09       	sbc	r27, r1
 318:	00 00       	nop
 31a:	01 f0       	breq	.+0      	; 0x31c <main+0xa6>
 31c:	d1 f7       	brne	.-12     	; 0x312 <main+0x9c>
 * it is more code efficient than executing loops.
 *
 */
static __inline__ void _NOP1 (void) { __asm__ volatile ( "nop    " "\n\t" ); }
static __inline__ void _NOP2 (void) { __asm__ volatile ( "rjmp 1f" "\n\t"  "1:" "\n\t" ); }
static __inline__ void _NOP3 (void) { __asm__ volatile ( "lpm    " "\n\t" ); }
 31e:	c8 95       	lpm
 *
 * These NOPs will be used for very short delays where
 * it is more code efficient than executing loops.
 *
 */
static __inline__ void _NOP1 (void) { __asm__ volatile ( "nop    " "\n\t" ); }
 320:	00 00       	nop
}

static __inline__ void      /* exactly 4 cycles/loop, max 2**16 loops */
_delay_loop_2_x( uint16_t __n )
{                                               /* cycles per loop      */
    __asm__ volatile (                          /* __n..one        zero */
 322:	8f e3       	ldi	r24, 0x3F	; 63
 324:	9c e9       	ldi	r25, 0x9C	; 156
 326:	01 97       	sbiw	r24, 0x01	; 1
 328:	f1 f7       	brne	.-4      	; 0x326 <main+0xb0>
 32a:	00 00       	nop
 * These NOPs will be used for very short delays where
 * it is more code efficient than executing loops.
 *
 */
static __inline__ void _NOP1 (void) { __asm__ volatile ( "nop    " "\n\t" ); }
static __inline__ void _NOP2 (void) { __asm__ volatile ( "rjmp 1f" "\n\t"  "1:" "\n\t" ); }
 32c:	00 c0       	rjmp	.+0      	; 0x32e <main+0xb8>
  //_delay_s(3);
	x= ADCL; 
	x |= (ADCH<<8); //left shift 
	
  char buf[10];
	sprintf( buf, "%d\n", x );
 32e:	5e 01       	movw	r10, r28
 330:	08 94       	sec
 332:	a1 1c       	adc	r10, r1
 334:	b1 1c       	adc	r11, r1
 336:	90 e0       	ldi	r25, 0x00	; 0
 338:	89 2e       	mov	r8, r25
 33a:	91 e0       	ldi	r25, 0x01	; 1
 33c:	99 2e       	mov	r9, r25
}

static __inline__ void      /* exactly 8 cycles/loop, max 2**32 loops */
_delay_loop_3_x( uint32_t __n )
{                                               /* cycles per loop      */
    __asm__ volatile (                          /* __n..one        zero */
 33e:	8f e7       	ldi	r24, 0x7F	; 127
 340:	c8 2e       	mov	r12, r24
 342:	84 e8       	ldi	r24, 0x84	; 132
 344:	d8 2e       	mov	r13, r24
 346:	8e e1       	ldi	r24, 0x1E	; 30
 348:	e8 2e       	mov	r14, r24
 34a:	f1 2c       	mov	r15, r1

while(1)  // Loop Forever 
   { 
   
  //_delay_s(3);
	x= ADCL; 
 34c:	80 91 78 00 	lds	r24, 0x0078
 350:	90 e0       	ldi	r25, 0x00	; 0
	x |= (ADCH<<8); //left shift 
 352:	20 91 79 00 	lds	r18, 0x0079
	
  char buf[10];
	sprintf( buf, "%d\n", x );
 356:	00 d0       	rcall	.+0      	; 0x358 <main+0xe2>
 358:	00 d0       	rcall	.+0      	; 0x35a <main+0xe4>
 35a:	00 d0       	rcall	.+0      	; 0x35c <main+0xe6>
 35c:	ed b7       	in	r30, 0x3d	; 61
 35e:	fe b7       	in	r31, 0x3e	; 62
 360:	31 96       	adiw	r30, 0x01	; 1
 362:	ad b7       	in	r26, 0x3d	; 61
 364:	be b7       	in	r27, 0x3e	; 62
 366:	12 96       	adiw	r26, 0x02	; 2
 368:	bc 92       	st	X, r11
 36a:	ae 92       	st	-X, r10
 36c:	11 97       	sbiw	r26, 0x01	; 1
 36e:	93 82       	std	Z+3, r9	; 0x03
 370:	82 82       	std	Z+2, r8	; 0x02
 372:	12 2f       	mov	r17, r18
 374:	00 e0       	ldi	r16, 0x00	; 0
 376:	80 2b       	or	r24, r16
 378:	91 2b       	or	r25, r17
 37a:	95 83       	std	Z+5, r25	; 0x05
 37c:	84 83       	std	Z+4, r24	; 0x04
 37e:	0e 94 ed 01 	call	0x3da	; 0x3da <sprintf>
	

	                                                                    
         lcd_clrscr();
 382:	8d b7       	in	r24, 0x3d	; 61
 384:	9e b7       	in	r25, 0x3e	; 62
 386:	06 96       	adiw	r24, 0x06	; 6
 388:	0f b6       	in	r0, 0x3f	; 63
 38a:	f8 94       	cli
 38c:	9e bf       	out	0x3e, r25	; 62
 38e:	0f be       	out	0x3f, r0	; 63
 390:	8d bf       	out	0x3d, r24	; 61
 392:	0e 94 ca 00 	call	0x194	; 0x194 <lcd_clrscr>
 396:	d7 01       	movw	r26, r14
 398:	c6 01       	movw	r24, r12
 39a:	01 97       	sbiw	r24, 0x01	; 1
 39c:	a1 09       	sbc	r26, r1
 39e:	b1 09       	sbc	r27, r1
 3a0:	00 00       	nop
 3a2:	01 f0       	breq	.+0      	; 0x3a4 <main+0x12e>
 3a4:	d1 f7       	brne	.-12     	; 0x39a <main+0x124>
 * it is more code efficient than executing loops.
 *
 */
static __inline__ void _NOP1 (void) { __asm__ volatile ( "nop    " "\n\t" ); }
static __inline__ void _NOP2 (void) { __asm__ volatile ( "rjmp 1f" "\n\t"  "1:" "\n\t" ); }
static __inline__ void _NOP3 (void) { __asm__ volatile ( "lpm    " "\n\t" ); }
 3a6:	c8 95       	lpm
 *
 * These NOPs will be used for very short delays where
 * it is more code efficient than executing loops.
 *
 */
static __inline__ void _NOP1 (void) { __asm__ volatile ( "nop    " "\n\t" ); }
 3a8:	00 00       	nop
	  _delay_ms(1000);	  
	  
      lcd_puts(buf);	  
 3aa:	c5 01       	movw	r24, r10
 3ac:	0e 94 e7 00 	call	0x1ce	; 0x1ce <lcd_puts>
}

static __inline__ void      /* exactly 8 cycles/loop, max 2**32 loops */
_delay_loop_3_x( uint32_t __n )
{                                               /* cycles per loop      */
    __asm__ volatile (                          /* __n..one        zero */
 3b0:	d7 01       	movw	r26, r14
 3b2:	c6 01       	movw	r24, r12
 3b4:	01 97       	sbiw	r24, 0x01	; 1
 3b6:	a1 09       	sbc	r26, r1
 3b8:	b1 09       	sbc	r27, r1
 3ba:	00 00       	nop
 3bc:	01 f0       	breq	.+0      	; 0x3be <main+0x148>
 3be:	d1 f7       	brne	.-12     	; 0x3b4 <main+0x13e>
 * it is more code efficient than executing loops.
 *
 */
static __inline__ void _NOP1 (void) { __asm__ volatile ( "nop    " "\n\t" ); }
static __inline__ void _NOP2 (void) { __asm__ volatile ( "rjmp 1f" "\n\t"  "1:" "\n\t" ); }
static __inline__ void _NOP3 (void) { __asm__ volatile ( "lpm    " "\n\t" ); }
 3c0:	c8 95       	lpm
 *
 * These NOPs will be used for very short delays where
 * it is more code efficient than executing loops.
 *
 */
static __inline__ void _NOP1 (void) { __asm__ volatile ( "nop    " "\n\t" ); }
 3c2:	00 00       	nop
}

static __inline__ void      /* exactly 8 cycles/loop, max 2**32 loops */
_delay_loop_3_x( uint32_t __n )
{                                               /* cycles per loop      */
    __asm__ volatile (                          /* __n..one        zero */
 3c4:	d7 01       	movw	r26, r14
 3c6:	c6 01       	movw	r24, r12
 3c8:	01 97       	sbiw	r24, 0x01	; 1
 3ca:	a1 09       	sbc	r26, r1
 3cc:	b1 09       	sbc	r27, r1
 3ce:	00 00       	nop
 3d0:	01 f0       	breq	.+0      	; 0x3d2 <main+0x15c>
 3d2:	d1 f7       	brne	.-12     	; 0x3c8 <main+0x152>
 * it is more code efficient than executing loops.
 *
 */
static __inline__ void _NOP1 (void) { __asm__ volatile ( "nop    " "\n\t" ); }
static __inline__ void _NOP2 (void) { __asm__ volatile ( "rjmp 1f" "\n\t"  "1:" "\n\t" ); }
static __inline__ void _NOP3 (void) { __asm__ volatile ( "lpm    " "\n\t" ); }
 3d4:	c8 95       	lpm
 *
 * These NOPs will be used for very short delays where
 * it is more code efficient than executing loops.
 *
 */
static __inline__ void _NOP1 (void) { __asm__ volatile ( "nop    " "\n\t" ); }
 3d6:	00 00       	nop
 3d8:	b9 cf       	rjmp	.-142    	; 0x34c <main+0xd6>

000003da <sprintf>:
 3da:	ae e0       	ldi	r26, 0x0E	; 14
 3dc:	b0 e0       	ldi	r27, 0x00	; 0
 3de:	e3 ef       	ldi	r30, 0xF3	; 243
 3e0:	f1 e0       	ldi	r31, 0x01	; 1
 3e2:	0c 94 9c 04 	jmp	0x938	; 0x938 <__prologue_saves__+0x1c>
 3e6:	0d 89       	ldd	r16, Y+21	; 0x15
 3e8:	1e 89       	ldd	r17, Y+22	; 0x16
 3ea:	86 e0       	ldi	r24, 0x06	; 6
 3ec:	8c 83       	std	Y+4, r24	; 0x04
 3ee:	1a 83       	std	Y+2, r17	; 0x02
 3f0:	09 83       	std	Y+1, r16	; 0x01
 3f2:	8f ef       	ldi	r24, 0xFF	; 255
 3f4:	9f e7       	ldi	r25, 0x7F	; 127
 3f6:	9e 83       	std	Y+6, r25	; 0x06
 3f8:	8d 83       	std	Y+5, r24	; 0x05
 3fa:	9e 01       	movw	r18, r28
 3fc:	27 5e       	subi	r18, 0xE7	; 231
 3fe:	3f 4f       	sbci	r19, 0xFF	; 255
 400:	ce 01       	movw	r24, r28
 402:	01 96       	adiw	r24, 0x01	; 1
 404:	6f 89       	ldd	r22, Y+23	; 0x17
 406:	78 8d       	ldd	r23, Y+24	; 0x18
 408:	a9 01       	movw	r20, r18
 40a:	0e 94 11 02 	call	0x422	; 0x422 <vfprintf>
 40e:	2f 81       	ldd	r18, Y+7	; 0x07
 410:	38 85       	ldd	r19, Y+8	; 0x08
 412:	02 0f       	add	r16, r18
 414:	13 1f       	adc	r17, r19
 416:	f8 01       	movw	r30, r16
 418:	10 82       	st	Z, r1
 41a:	2e 96       	adiw	r28, 0x0e	; 14
 41c:	e4 e0       	ldi	r30, 0x04	; 4
 41e:	0c 94 b8 04 	jmp	0x970	; 0x970 <__epilogue_restores__+0x1c>

00000422 <vfprintf>:
 422:	ab e0       	ldi	r26, 0x0B	; 11
 424:	b0 e0       	ldi	r27, 0x00	; 0
 426:	e7 e1       	ldi	r30, 0x17	; 23
 428:	f2 e0       	ldi	r31, 0x02	; 2
 42a:	0c 94 8e 04 	jmp	0x91c	; 0x91c <__prologue_saves__>
 42e:	3c 01       	movw	r6, r24
 430:	2b 01       	movw	r4, r22
 432:	5a 01       	movw	r10, r20
 434:	fc 01       	movw	r30, r24
 436:	17 82       	std	Z+7, r1	; 0x07
 438:	16 82       	std	Z+6, r1	; 0x06
 43a:	83 81       	ldd	r24, Z+3	; 0x03
 43c:	81 fd       	sbrc	r24, 1
 43e:	03 c0       	rjmp	.+6      	; 0x446 <vfprintf+0x24>
 440:	6f ef       	ldi	r22, 0xFF	; 255
 442:	7f ef       	ldi	r23, 0xFF	; 255
 444:	c6 c1       	rjmp	.+908    	; 0x7d2 <vfprintf+0x3b0>
 446:	9a e0       	ldi	r25, 0x0A	; 10
 448:	89 2e       	mov	r8, r25
 44a:	1e 01       	movw	r2, r28
 44c:	08 94       	sec
 44e:	21 1c       	adc	r2, r1
 450:	31 1c       	adc	r3, r1
 452:	f3 01       	movw	r30, r6
 454:	23 81       	ldd	r18, Z+3	; 0x03
 456:	f2 01       	movw	r30, r4
 458:	23 fd       	sbrc	r18, 3
 45a:	85 91       	lpm	r24, Z+
 45c:	23 ff       	sbrs	r18, 3
 45e:	81 91       	ld	r24, Z+
 460:	2f 01       	movw	r4, r30
 462:	88 23       	and	r24, r24
 464:	09 f4       	brne	.+2      	; 0x468 <vfprintf+0x46>
 466:	b2 c1       	rjmp	.+868    	; 0x7cc <vfprintf+0x3aa>
 468:	85 32       	cpi	r24, 0x25	; 37
 46a:	39 f4       	brne	.+14     	; 0x47a <vfprintf+0x58>
 46c:	23 fd       	sbrc	r18, 3
 46e:	85 91       	lpm	r24, Z+
 470:	23 ff       	sbrs	r18, 3
 472:	81 91       	ld	r24, Z+
 474:	2f 01       	movw	r4, r30
 476:	85 32       	cpi	r24, 0x25	; 37
 478:	29 f4       	brne	.+10     	; 0x484 <vfprintf+0x62>
 47a:	90 e0       	ldi	r25, 0x00	; 0
 47c:	b3 01       	movw	r22, r6
 47e:	0e 94 04 04 	call	0x808	; 0x808 <fputc>
 482:	e7 cf       	rjmp	.-50     	; 0x452 <vfprintf+0x30>
 484:	98 2f       	mov	r25, r24
 486:	ff 24       	eor	r15, r15
 488:	ee 24       	eor	r14, r14
 48a:	99 24       	eor	r9, r9
 48c:	ff e1       	ldi	r31, 0x1F	; 31
 48e:	ff 15       	cp	r31, r15
 490:	d0 f0       	brcs	.+52     	; 0x4c6 <vfprintf+0xa4>
 492:	9b 32       	cpi	r25, 0x2B	; 43
 494:	69 f0       	breq	.+26     	; 0x4b0 <vfprintf+0x8e>
 496:	9c 32       	cpi	r25, 0x2C	; 44
 498:	28 f4       	brcc	.+10     	; 0x4a4 <vfprintf+0x82>
 49a:	90 32       	cpi	r25, 0x20	; 32
 49c:	59 f0       	breq	.+22     	; 0x4b4 <vfprintf+0x92>
 49e:	93 32       	cpi	r25, 0x23	; 35
 4a0:	91 f4       	brne	.+36     	; 0x4c6 <vfprintf+0xa4>
 4a2:	0e c0       	rjmp	.+28     	; 0x4c0 <vfprintf+0x9e>
 4a4:	9d 32       	cpi	r25, 0x2D	; 45
 4a6:	49 f0       	breq	.+18     	; 0x4ba <vfprintf+0x98>
 4a8:	90 33       	cpi	r25, 0x30	; 48
 4aa:	69 f4       	brne	.+26     	; 0x4c6 <vfprintf+0xa4>
 4ac:	41 e0       	ldi	r20, 0x01	; 1
 4ae:	24 c0       	rjmp	.+72     	; 0x4f8 <vfprintf+0xd6>
 4b0:	52 e0       	ldi	r21, 0x02	; 2
 4b2:	f5 2a       	or	r15, r21
 4b4:	84 e0       	ldi	r24, 0x04	; 4
 4b6:	f8 2a       	or	r15, r24
 4b8:	28 c0       	rjmp	.+80     	; 0x50a <vfprintf+0xe8>
 4ba:	98 e0       	ldi	r25, 0x08	; 8
 4bc:	f9 2a       	or	r15, r25
 4be:	25 c0       	rjmp	.+74     	; 0x50a <vfprintf+0xe8>
 4c0:	e0 e1       	ldi	r30, 0x10	; 16
 4c2:	fe 2a       	or	r15, r30
 4c4:	22 c0       	rjmp	.+68     	; 0x50a <vfprintf+0xe8>
 4c6:	f7 fc       	sbrc	r15, 7
 4c8:	29 c0       	rjmp	.+82     	; 0x51c <vfprintf+0xfa>
 4ca:	89 2f       	mov	r24, r25
 4cc:	80 53       	subi	r24, 0x30	; 48
 4ce:	8a 30       	cpi	r24, 0x0A	; 10
 4d0:	70 f4       	brcc	.+28     	; 0x4ee <vfprintf+0xcc>
 4d2:	f6 fe       	sbrs	r15, 6
 4d4:	05 c0       	rjmp	.+10     	; 0x4e0 <vfprintf+0xbe>
 4d6:	98 9c       	mul	r9, r8
 4d8:	90 2c       	mov	r9, r0
 4da:	11 24       	eor	r1, r1
 4dc:	98 0e       	add	r9, r24
 4de:	15 c0       	rjmp	.+42     	; 0x50a <vfprintf+0xe8>
 4e0:	e8 9c       	mul	r14, r8
 4e2:	e0 2c       	mov	r14, r0
 4e4:	11 24       	eor	r1, r1
 4e6:	e8 0e       	add	r14, r24
 4e8:	f0 e2       	ldi	r31, 0x20	; 32
 4ea:	ff 2a       	or	r15, r31
 4ec:	0e c0       	rjmp	.+28     	; 0x50a <vfprintf+0xe8>
 4ee:	9e 32       	cpi	r25, 0x2E	; 46
 4f0:	29 f4       	brne	.+10     	; 0x4fc <vfprintf+0xda>
 4f2:	f6 fc       	sbrc	r15, 6
 4f4:	6b c1       	rjmp	.+726    	; 0x7cc <vfprintf+0x3aa>
 4f6:	40 e4       	ldi	r20, 0x40	; 64
 4f8:	f4 2a       	or	r15, r20
 4fa:	07 c0       	rjmp	.+14     	; 0x50a <vfprintf+0xe8>
 4fc:	9c 36       	cpi	r25, 0x6C	; 108
 4fe:	19 f4       	brne	.+6      	; 0x506 <vfprintf+0xe4>
 500:	50 e8       	ldi	r21, 0x80	; 128
 502:	f5 2a       	or	r15, r21
 504:	02 c0       	rjmp	.+4      	; 0x50a <vfprintf+0xe8>
 506:	98 36       	cpi	r25, 0x68	; 104
 508:	49 f4       	brne	.+18     	; 0x51c <vfprintf+0xfa>
 50a:	f2 01       	movw	r30, r4
 50c:	23 fd       	sbrc	r18, 3
 50e:	95 91       	lpm	r25, Z+
 510:	23 ff       	sbrs	r18, 3
 512:	91 91       	ld	r25, Z+
 514:	2f 01       	movw	r4, r30
 516:	99 23       	and	r25, r25
 518:	09 f0       	breq	.+2      	; 0x51c <vfprintf+0xfa>
 51a:	b8 cf       	rjmp	.-144    	; 0x48c <vfprintf+0x6a>
 51c:	89 2f       	mov	r24, r25
 51e:	85 54       	subi	r24, 0x45	; 69
 520:	83 30       	cpi	r24, 0x03	; 3
 522:	18 f0       	brcs	.+6      	; 0x52a <vfprintf+0x108>
 524:	80 52       	subi	r24, 0x20	; 32
 526:	83 30       	cpi	r24, 0x03	; 3
 528:	38 f4       	brcc	.+14     	; 0x538 <vfprintf+0x116>
 52a:	44 e0       	ldi	r20, 0x04	; 4
 52c:	50 e0       	ldi	r21, 0x00	; 0
 52e:	a4 0e       	add	r10, r20
 530:	b5 1e       	adc	r11, r21
 532:	5f e3       	ldi	r21, 0x3F	; 63
 534:	59 83       	std	Y+1, r21	; 0x01
 536:	0f c0       	rjmp	.+30     	; 0x556 <vfprintf+0x134>
 538:	93 36       	cpi	r25, 0x63	; 99
 53a:	31 f0       	breq	.+12     	; 0x548 <vfprintf+0x126>
 53c:	93 37       	cpi	r25, 0x73	; 115
 53e:	79 f0       	breq	.+30     	; 0x55e <vfprintf+0x13c>
 540:	93 35       	cpi	r25, 0x53	; 83
 542:	09 f0       	breq	.+2      	; 0x546 <vfprintf+0x124>
 544:	56 c0       	rjmp	.+172    	; 0x5f2 <vfprintf+0x1d0>
 546:	20 c0       	rjmp	.+64     	; 0x588 <vfprintf+0x166>
 548:	f5 01       	movw	r30, r10
 54a:	80 81       	ld	r24, Z
 54c:	89 83       	std	Y+1, r24	; 0x01
 54e:	42 e0       	ldi	r20, 0x02	; 2
 550:	50 e0       	ldi	r21, 0x00	; 0
 552:	a4 0e       	add	r10, r20
 554:	b5 1e       	adc	r11, r21
 556:	61 01       	movw	r12, r2
 558:	01 e0       	ldi	r16, 0x01	; 1
 55a:	10 e0       	ldi	r17, 0x00	; 0
 55c:	12 c0       	rjmp	.+36     	; 0x582 <vfprintf+0x160>
 55e:	f5 01       	movw	r30, r10
 560:	c0 80       	ld	r12, Z
 562:	d1 80       	ldd	r13, Z+1	; 0x01
 564:	f6 fc       	sbrc	r15, 6
 566:	03 c0       	rjmp	.+6      	; 0x56e <vfprintf+0x14c>
 568:	6f ef       	ldi	r22, 0xFF	; 255
 56a:	7f ef       	ldi	r23, 0xFF	; 255
 56c:	02 c0       	rjmp	.+4      	; 0x572 <vfprintf+0x150>
 56e:	69 2d       	mov	r22, r9
 570:	70 e0       	ldi	r23, 0x00	; 0
 572:	42 e0       	ldi	r20, 0x02	; 2
 574:	50 e0       	ldi	r21, 0x00	; 0
 576:	a4 0e       	add	r10, r20
 578:	b5 1e       	adc	r11, r21
 57a:	c6 01       	movw	r24, r12
 57c:	0e 94 f9 03 	call	0x7f2	; 0x7f2 <strnlen>
 580:	8c 01       	movw	r16, r24
 582:	5f e7       	ldi	r21, 0x7F	; 127
 584:	f5 22       	and	r15, r21
 586:	14 c0       	rjmp	.+40     	; 0x5b0 <vfprintf+0x18e>
 588:	f5 01       	movw	r30, r10
 58a:	c0 80       	ld	r12, Z
 58c:	d1 80       	ldd	r13, Z+1	; 0x01
 58e:	f6 fc       	sbrc	r15, 6
 590:	03 c0       	rjmp	.+6      	; 0x598 <vfprintf+0x176>
 592:	6f ef       	ldi	r22, 0xFF	; 255
 594:	7f ef       	ldi	r23, 0xFF	; 255
 596:	02 c0       	rjmp	.+4      	; 0x59c <vfprintf+0x17a>
 598:	69 2d       	mov	r22, r9
 59a:	70 e0       	ldi	r23, 0x00	; 0
 59c:	42 e0       	ldi	r20, 0x02	; 2
 59e:	50 e0       	ldi	r21, 0x00	; 0
 5a0:	a4 0e       	add	r10, r20
 5a2:	b5 1e       	adc	r11, r21
 5a4:	c6 01       	movw	r24, r12
 5a6:	0e 94 ee 03 	call	0x7dc	; 0x7dc <strnlen_P>
 5aa:	8c 01       	movw	r16, r24
 5ac:	50 e8       	ldi	r21, 0x80	; 128
 5ae:	f5 2a       	or	r15, r21
 5b0:	f3 fe       	sbrs	r15, 3
 5b2:	07 c0       	rjmp	.+14     	; 0x5c2 <vfprintf+0x1a0>
 5b4:	1a c0       	rjmp	.+52     	; 0x5ea <vfprintf+0x1c8>
 5b6:	80 e2       	ldi	r24, 0x20	; 32
 5b8:	90 e0       	ldi	r25, 0x00	; 0
 5ba:	b3 01       	movw	r22, r6
 5bc:	0e 94 04 04 	call	0x808	; 0x808 <fputc>
 5c0:	ea 94       	dec	r14
 5c2:	8e 2d       	mov	r24, r14
 5c4:	90 e0       	ldi	r25, 0x00	; 0
 5c6:	08 17       	cp	r16, r24
 5c8:	19 07       	cpc	r17, r25
 5ca:	a8 f3       	brcs	.-22     	; 0x5b6 <vfprintf+0x194>
 5cc:	0e c0       	rjmp	.+28     	; 0x5ea <vfprintf+0x1c8>
 5ce:	f6 01       	movw	r30, r12
 5d0:	f7 fc       	sbrc	r15, 7
 5d2:	85 91       	lpm	r24, Z+
 5d4:	f7 fe       	sbrs	r15, 7
 5d6:	81 91       	ld	r24, Z+
 5d8:	6f 01       	movw	r12, r30
 5da:	90 e0       	ldi	r25, 0x00	; 0
 5dc:	b3 01       	movw	r22, r6
 5de:	0e 94 04 04 	call	0x808	; 0x808 <fputc>
 5e2:	e1 10       	cpse	r14, r1
 5e4:	ea 94       	dec	r14
 5e6:	01 50       	subi	r16, 0x01	; 1
 5e8:	10 40       	sbci	r17, 0x00	; 0
 5ea:	01 15       	cp	r16, r1
 5ec:	11 05       	cpc	r17, r1
 5ee:	79 f7       	brne	.-34     	; 0x5ce <vfprintf+0x1ac>
 5f0:	ea c0       	rjmp	.+468    	; 0x7c6 <vfprintf+0x3a4>
 5f2:	94 36       	cpi	r25, 0x64	; 100
 5f4:	11 f0       	breq	.+4      	; 0x5fa <vfprintf+0x1d8>
 5f6:	99 36       	cpi	r25, 0x69	; 105
 5f8:	69 f5       	brne	.+90     	; 0x654 <vfprintf+0x232>
 5fa:	f7 fe       	sbrs	r15, 7
 5fc:	08 c0       	rjmp	.+16     	; 0x60e <vfprintf+0x1ec>
 5fe:	f5 01       	movw	r30, r10
 600:	20 81       	ld	r18, Z
 602:	31 81       	ldd	r19, Z+1	; 0x01
 604:	42 81       	ldd	r20, Z+2	; 0x02
 606:	53 81       	ldd	r21, Z+3	; 0x03
 608:	84 e0       	ldi	r24, 0x04	; 4
 60a:	90 e0       	ldi	r25, 0x00	; 0
 60c:	0a c0       	rjmp	.+20     	; 0x622 <vfprintf+0x200>
 60e:	f5 01       	movw	r30, r10
 610:	80 81       	ld	r24, Z
 612:	91 81       	ldd	r25, Z+1	; 0x01
 614:	9c 01       	movw	r18, r24
 616:	44 27       	eor	r20, r20
 618:	37 fd       	sbrc	r19, 7
 61a:	40 95       	com	r20
 61c:	54 2f       	mov	r21, r20
 61e:	82 e0       	ldi	r24, 0x02	; 2
 620:	90 e0       	ldi	r25, 0x00	; 0
 622:	a8 0e       	add	r10, r24
 624:	b9 1e       	adc	r11, r25
 626:	9f e6       	ldi	r25, 0x6F	; 111
 628:	f9 22       	and	r15, r25
 62a:	57 ff       	sbrs	r21, 7
 62c:	09 c0       	rjmp	.+18     	; 0x640 <vfprintf+0x21e>
 62e:	50 95       	com	r21
 630:	40 95       	com	r20
 632:	30 95       	com	r19
 634:	21 95       	neg	r18
 636:	3f 4f       	sbci	r19, 0xFF	; 255
 638:	4f 4f       	sbci	r20, 0xFF	; 255
 63a:	5f 4f       	sbci	r21, 0xFF	; 255
 63c:	e0 e8       	ldi	r30, 0x80	; 128
 63e:	fe 2a       	or	r15, r30
 640:	ca 01       	movw	r24, r20
 642:	b9 01       	movw	r22, r18
 644:	a1 01       	movw	r20, r2
 646:	2a e0       	ldi	r18, 0x0A	; 10
 648:	30 e0       	ldi	r19, 0x00	; 0
 64a:	0e 94 30 04 	call	0x860	; 0x860 <__ultoa_invert>
 64e:	d8 2e       	mov	r13, r24
 650:	d2 18       	sub	r13, r2
 652:	40 c0       	rjmp	.+128    	; 0x6d4 <vfprintf+0x2b2>
 654:	95 37       	cpi	r25, 0x75	; 117
 656:	29 f4       	brne	.+10     	; 0x662 <vfprintf+0x240>
 658:	1f 2d       	mov	r17, r15
 65a:	1f 7e       	andi	r17, 0xEF	; 239
 65c:	2a e0       	ldi	r18, 0x0A	; 10
 65e:	30 e0       	ldi	r19, 0x00	; 0
 660:	1d c0       	rjmp	.+58     	; 0x69c <vfprintf+0x27a>
 662:	1f 2d       	mov	r17, r15
 664:	19 7f       	andi	r17, 0xF9	; 249
 666:	9f 36       	cpi	r25, 0x6F	; 111
 668:	61 f0       	breq	.+24     	; 0x682 <vfprintf+0x260>
 66a:	90 37       	cpi	r25, 0x70	; 112
 66c:	20 f4       	brcc	.+8      	; 0x676 <vfprintf+0x254>
 66e:	98 35       	cpi	r25, 0x58	; 88
 670:	09 f0       	breq	.+2      	; 0x674 <vfprintf+0x252>
 672:	ac c0       	rjmp	.+344    	; 0x7cc <vfprintf+0x3aa>
 674:	0f c0       	rjmp	.+30     	; 0x694 <vfprintf+0x272>
 676:	90 37       	cpi	r25, 0x70	; 112
 678:	39 f0       	breq	.+14     	; 0x688 <vfprintf+0x266>
 67a:	98 37       	cpi	r25, 0x78	; 120
 67c:	09 f0       	breq	.+2      	; 0x680 <vfprintf+0x25e>
 67e:	a6 c0       	rjmp	.+332    	; 0x7cc <vfprintf+0x3aa>
 680:	04 c0       	rjmp	.+8      	; 0x68a <vfprintf+0x268>
 682:	28 e0       	ldi	r18, 0x08	; 8
 684:	30 e0       	ldi	r19, 0x00	; 0
 686:	0a c0       	rjmp	.+20     	; 0x69c <vfprintf+0x27a>
 688:	10 61       	ori	r17, 0x10	; 16
 68a:	14 fd       	sbrc	r17, 4
 68c:	14 60       	ori	r17, 0x04	; 4
 68e:	20 e1       	ldi	r18, 0x10	; 16
 690:	30 e0       	ldi	r19, 0x00	; 0
 692:	04 c0       	rjmp	.+8      	; 0x69c <vfprintf+0x27a>
 694:	14 fd       	sbrc	r17, 4
 696:	16 60       	ori	r17, 0x06	; 6
 698:	20 e1       	ldi	r18, 0x10	; 16
 69a:	32 e0       	ldi	r19, 0x02	; 2
 69c:	17 ff       	sbrs	r17, 7
 69e:	08 c0       	rjmp	.+16     	; 0x6b0 <vfprintf+0x28e>
 6a0:	f5 01       	movw	r30, r10
 6a2:	60 81       	ld	r22, Z
 6a4:	71 81       	ldd	r23, Z+1	; 0x01
 6a6:	82 81       	ldd	r24, Z+2	; 0x02
 6a8:	93 81       	ldd	r25, Z+3	; 0x03
 6aa:	44 e0       	ldi	r20, 0x04	; 4
 6ac:	50 e0       	ldi	r21, 0x00	; 0
 6ae:	08 c0       	rjmp	.+16     	; 0x6c0 <vfprintf+0x29e>
 6b0:	f5 01       	movw	r30, r10
 6b2:	80 81       	ld	r24, Z
 6b4:	91 81       	ldd	r25, Z+1	; 0x01
 6b6:	bc 01       	movw	r22, r24
 6b8:	80 e0       	ldi	r24, 0x00	; 0
 6ba:	90 e0       	ldi	r25, 0x00	; 0
 6bc:	42 e0       	ldi	r20, 0x02	; 2
 6be:	50 e0       	ldi	r21, 0x00	; 0
 6c0:	a4 0e       	add	r10, r20
 6c2:	b5 1e       	adc	r11, r21
 6c4:	a1 01       	movw	r20, r2
 6c6:	0e 94 30 04 	call	0x860	; 0x860 <__ultoa_invert>
 6ca:	d8 2e       	mov	r13, r24
 6cc:	d2 18       	sub	r13, r2
 6ce:	8f e7       	ldi	r24, 0x7F	; 127
 6d0:	f8 2e       	mov	r15, r24
 6d2:	f1 22       	and	r15, r17
 6d4:	f6 fe       	sbrs	r15, 6
 6d6:	0b c0       	rjmp	.+22     	; 0x6ee <vfprintf+0x2cc>
 6d8:	5e ef       	ldi	r21, 0xFE	; 254
 6da:	f5 22       	and	r15, r21
 6dc:	d9 14       	cp	r13, r9
 6de:	38 f4       	brcc	.+14     	; 0x6ee <vfprintf+0x2cc>
 6e0:	f4 fe       	sbrs	r15, 4
 6e2:	07 c0       	rjmp	.+14     	; 0x6f2 <vfprintf+0x2d0>
 6e4:	f2 fc       	sbrc	r15, 2
 6e6:	05 c0       	rjmp	.+10     	; 0x6f2 <vfprintf+0x2d0>
 6e8:	8f ee       	ldi	r24, 0xEF	; 239
 6ea:	f8 22       	and	r15, r24
 6ec:	02 c0       	rjmp	.+4      	; 0x6f2 <vfprintf+0x2d0>
 6ee:	1d 2d       	mov	r17, r13
 6f0:	01 c0       	rjmp	.+2      	; 0x6f4 <vfprintf+0x2d2>
 6f2:	19 2d       	mov	r17, r9
 6f4:	f4 fe       	sbrs	r15, 4
 6f6:	0d c0       	rjmp	.+26     	; 0x712 <vfprintf+0x2f0>
 6f8:	fe 01       	movw	r30, r28
 6fa:	ed 0d       	add	r30, r13
 6fc:	f1 1d       	adc	r31, r1
 6fe:	80 81       	ld	r24, Z
 700:	80 33       	cpi	r24, 0x30	; 48
 702:	19 f4       	brne	.+6      	; 0x70a <vfprintf+0x2e8>
 704:	99 ee       	ldi	r25, 0xE9	; 233
 706:	f9 22       	and	r15, r25
 708:	08 c0       	rjmp	.+16     	; 0x71a <vfprintf+0x2f8>
 70a:	1f 5f       	subi	r17, 0xFF	; 255
 70c:	f2 fe       	sbrs	r15, 2
 70e:	05 c0       	rjmp	.+10     	; 0x71a <vfprintf+0x2f8>
 710:	03 c0       	rjmp	.+6      	; 0x718 <vfprintf+0x2f6>
 712:	8f 2d       	mov	r24, r15
 714:	86 78       	andi	r24, 0x86	; 134
 716:	09 f0       	breq	.+2      	; 0x71a <vfprintf+0x2f8>
 718:	1f 5f       	subi	r17, 0xFF	; 255
 71a:	0f 2d       	mov	r16, r15
 71c:	f3 fc       	sbrc	r15, 3
 71e:	14 c0       	rjmp	.+40     	; 0x748 <vfprintf+0x326>
 720:	f0 fe       	sbrs	r15, 0
 722:	0f c0       	rjmp	.+30     	; 0x742 <vfprintf+0x320>
 724:	1e 15       	cp	r17, r14
 726:	10 f0       	brcs	.+4      	; 0x72c <vfprintf+0x30a>
 728:	9d 2c       	mov	r9, r13
 72a:	0b c0       	rjmp	.+22     	; 0x742 <vfprintf+0x320>
 72c:	9d 2c       	mov	r9, r13
 72e:	9e 0c       	add	r9, r14
 730:	91 1a       	sub	r9, r17
 732:	1e 2d       	mov	r17, r14
 734:	06 c0       	rjmp	.+12     	; 0x742 <vfprintf+0x320>
 736:	80 e2       	ldi	r24, 0x20	; 32
 738:	90 e0       	ldi	r25, 0x00	; 0
 73a:	b3 01       	movw	r22, r6
 73c:	0e 94 04 04 	call	0x808	; 0x808 <fputc>
 740:	1f 5f       	subi	r17, 0xFF	; 255
 742:	1e 15       	cp	r17, r14
 744:	c0 f3       	brcs	.-16     	; 0x736 <vfprintf+0x314>
 746:	04 c0       	rjmp	.+8      	; 0x750 <vfprintf+0x32e>
 748:	1e 15       	cp	r17, r14
 74a:	10 f4       	brcc	.+4      	; 0x750 <vfprintf+0x32e>
 74c:	e1 1a       	sub	r14, r17
 74e:	01 c0       	rjmp	.+2      	; 0x752 <vfprintf+0x330>
 750:	ee 24       	eor	r14, r14
 752:	04 ff       	sbrs	r16, 4
 754:	0f c0       	rjmp	.+30     	; 0x774 <vfprintf+0x352>
 756:	80 e3       	ldi	r24, 0x30	; 48
 758:	90 e0       	ldi	r25, 0x00	; 0
 75a:	b3 01       	movw	r22, r6
 75c:	0e 94 04 04 	call	0x808	; 0x808 <fputc>
 760:	02 ff       	sbrs	r16, 2
 762:	1d c0       	rjmp	.+58     	; 0x79e <vfprintf+0x37c>
 764:	01 fd       	sbrc	r16, 1
 766:	03 c0       	rjmp	.+6      	; 0x76e <vfprintf+0x34c>
 768:	88 e7       	ldi	r24, 0x78	; 120
 76a:	90 e0       	ldi	r25, 0x00	; 0
 76c:	0e c0       	rjmp	.+28     	; 0x78a <vfprintf+0x368>
 76e:	88 e5       	ldi	r24, 0x58	; 88
 770:	90 e0       	ldi	r25, 0x00	; 0
 772:	0b c0       	rjmp	.+22     	; 0x78a <vfprintf+0x368>
 774:	80 2f       	mov	r24, r16
 776:	86 78       	andi	r24, 0x86	; 134
 778:	91 f0       	breq	.+36     	; 0x79e <vfprintf+0x37c>
 77a:	01 ff       	sbrs	r16, 1
 77c:	02 c0       	rjmp	.+4      	; 0x782 <vfprintf+0x360>
 77e:	8b e2       	ldi	r24, 0x2B	; 43
 780:	01 c0       	rjmp	.+2      	; 0x784 <vfprintf+0x362>
 782:	80 e2       	ldi	r24, 0x20	; 32
 784:	f7 fc       	sbrc	r15, 7
 786:	8d e2       	ldi	r24, 0x2D	; 45
 788:	90 e0       	ldi	r25, 0x00	; 0
 78a:	b3 01       	movw	r22, r6
 78c:	0e 94 04 04 	call	0x808	; 0x808 <fputc>
 790:	06 c0       	rjmp	.+12     	; 0x79e <vfprintf+0x37c>
 792:	80 e3       	ldi	r24, 0x30	; 48
 794:	90 e0       	ldi	r25, 0x00	; 0
 796:	b3 01       	movw	r22, r6
 798:	0e 94 04 04 	call	0x808	; 0x808 <fputc>
 79c:	9a 94       	dec	r9
 79e:	d9 14       	cp	r13, r9
 7a0:	c0 f3       	brcs	.-16     	; 0x792 <vfprintf+0x370>
 7a2:	da 94       	dec	r13
 7a4:	f1 01       	movw	r30, r2
 7a6:	ed 0d       	add	r30, r13
 7a8:	f1 1d       	adc	r31, r1
 7aa:	80 81       	ld	r24, Z
 7ac:	90 e0       	ldi	r25, 0x00	; 0
 7ae:	b3 01       	movw	r22, r6
 7b0:	0e 94 04 04 	call	0x808	; 0x808 <fputc>
 7b4:	dd 20       	and	r13, r13
 7b6:	a9 f7       	brne	.-22     	; 0x7a2 <vfprintf+0x380>
 7b8:	06 c0       	rjmp	.+12     	; 0x7c6 <vfprintf+0x3a4>
 7ba:	80 e2       	ldi	r24, 0x20	; 32
 7bc:	90 e0       	ldi	r25, 0x00	; 0
 7be:	b3 01       	movw	r22, r6
 7c0:	0e 94 04 04 	call	0x808	; 0x808 <fputc>
 7c4:	ea 94       	dec	r14
 7c6:	ee 20       	and	r14, r14
 7c8:	c1 f7       	brne	.-16     	; 0x7ba <vfprintf+0x398>
 7ca:	43 ce       	rjmp	.-890    	; 0x452 <vfprintf+0x30>
 7cc:	f3 01       	movw	r30, r6
 7ce:	66 81       	ldd	r22, Z+6	; 0x06
 7d0:	77 81       	ldd	r23, Z+7	; 0x07
 7d2:	cb 01       	movw	r24, r22
 7d4:	2b 96       	adiw	r28, 0x0b	; 11
 7d6:	e2 e1       	ldi	r30, 0x12	; 18
 7d8:	0c 94 aa 04 	jmp	0x954	; 0x954 <__epilogue_restores__>

000007dc <strnlen_P>:
 7dc:	fc 01       	movw	r30, r24
 7de:	05 90       	lpm	r0, Z+
 7e0:	61 50       	subi	r22, 0x01	; 1
 7e2:	70 40       	sbci	r23, 0x00	; 0
 7e4:	01 10       	cpse	r0, r1
 7e6:	d8 f7       	brcc	.-10     	; 0x7de <strnlen_P+0x2>
 7e8:	80 95       	com	r24
 7ea:	90 95       	com	r25
 7ec:	8e 0f       	add	r24, r30
 7ee:	9f 1f       	adc	r25, r31
 7f0:	08 95       	ret

000007f2 <strnlen>:
 7f2:	fc 01       	movw	r30, r24
 7f4:	61 50       	subi	r22, 0x01	; 1
 7f6:	70 40       	sbci	r23, 0x00	; 0
 7f8:	01 90       	ld	r0, Z+
 7fa:	01 10       	cpse	r0, r1
 7fc:	d8 f7       	brcc	.-10     	; 0x7f4 <strnlen+0x2>
 7fe:	80 95       	com	r24
 800:	90 95       	com	r25
 802:	8e 0f       	add	r24, r30
 804:	9f 1f       	adc	r25, r31
 806:	08 95       	ret

00000808 <fputc>:
 808:	0f 93       	push	r16
 80a:	1f 93       	push	r17
 80c:	cf 93       	push	r28
 80e:	df 93       	push	r29
 810:	8c 01       	movw	r16, r24
 812:	eb 01       	movw	r28, r22
 814:	8b 81       	ldd	r24, Y+3	; 0x03
 816:	81 ff       	sbrs	r24, 1
 818:	1b c0       	rjmp	.+54     	; 0x850 <fputc+0x48>
 81a:	82 ff       	sbrs	r24, 2
 81c:	0d c0       	rjmp	.+26     	; 0x838 <fputc+0x30>
 81e:	2e 81       	ldd	r18, Y+6	; 0x06
 820:	3f 81       	ldd	r19, Y+7	; 0x07
 822:	8c 81       	ldd	r24, Y+4	; 0x04
 824:	9d 81       	ldd	r25, Y+5	; 0x05
 826:	28 17       	cp	r18, r24
 828:	39 07       	cpc	r19, r25
 82a:	64 f4       	brge	.+24     	; 0x844 <fputc+0x3c>
 82c:	e8 81       	ld	r30, Y
 82e:	f9 81       	ldd	r31, Y+1	; 0x01
 830:	01 93       	st	Z+, r16
 832:	f9 83       	std	Y+1, r31	; 0x01
 834:	e8 83       	st	Y, r30
 836:	06 c0       	rjmp	.+12     	; 0x844 <fputc+0x3c>
 838:	e8 85       	ldd	r30, Y+8	; 0x08
 83a:	f9 85       	ldd	r31, Y+9	; 0x09
 83c:	80 2f       	mov	r24, r16
 83e:	09 95       	icall
 840:	89 2b       	or	r24, r25
 842:	31 f4       	brne	.+12     	; 0x850 <fputc+0x48>
 844:	8e 81       	ldd	r24, Y+6	; 0x06
 846:	9f 81       	ldd	r25, Y+7	; 0x07
 848:	01 96       	adiw	r24, 0x01	; 1
 84a:	9f 83       	std	Y+7, r25	; 0x07
 84c:	8e 83       	std	Y+6, r24	; 0x06
 84e:	02 c0       	rjmp	.+4      	; 0x854 <fputc+0x4c>
 850:	0f ef       	ldi	r16, 0xFF	; 255
 852:	1f ef       	ldi	r17, 0xFF	; 255
 854:	c8 01       	movw	r24, r16
 856:	df 91       	pop	r29
 858:	cf 91       	pop	r28
 85a:	1f 91       	pop	r17
 85c:	0f 91       	pop	r16
 85e:	08 95       	ret

00000860 <__ultoa_invert>:
 860:	fa 01       	movw	r30, r20
 862:	aa 27       	eor	r26, r26
 864:	28 30       	cpi	r18, 0x08	; 8
 866:	51 f1       	breq	.+84     	; 0x8bc <__ultoa_invert+0x5c>
 868:	20 31       	cpi	r18, 0x10	; 16
 86a:	81 f1       	breq	.+96     	; 0x8cc <__ultoa_invert+0x6c>
 86c:	e8 94       	clt
 86e:	6f 93       	push	r22
 870:	6e 7f       	andi	r22, 0xFE	; 254
 872:	6e 5f       	subi	r22, 0xFE	; 254
 874:	7f 4f       	sbci	r23, 0xFF	; 255
 876:	8f 4f       	sbci	r24, 0xFF	; 255
 878:	9f 4f       	sbci	r25, 0xFF	; 255
 87a:	af 4f       	sbci	r26, 0xFF	; 255
 87c:	b1 e0       	ldi	r27, 0x01	; 1
 87e:	3e d0       	rcall	.+124    	; 0x8fc <__ultoa_invert+0x9c>
 880:	b4 e0       	ldi	r27, 0x04	; 4
 882:	3c d0       	rcall	.+120    	; 0x8fc <__ultoa_invert+0x9c>
 884:	67 0f       	add	r22, r23
 886:	78 1f       	adc	r23, r24
 888:	89 1f       	adc	r24, r25
 88a:	9a 1f       	adc	r25, r26
 88c:	a1 1d       	adc	r26, r1
 88e:	68 0f       	add	r22, r24
 890:	79 1f       	adc	r23, r25
 892:	8a 1f       	adc	r24, r26
 894:	91 1d       	adc	r25, r1
 896:	a1 1d       	adc	r26, r1
 898:	6a 0f       	add	r22, r26
 89a:	71 1d       	adc	r23, r1
 89c:	81 1d       	adc	r24, r1
 89e:	91 1d       	adc	r25, r1
 8a0:	a1 1d       	adc	r26, r1
 8a2:	20 d0       	rcall	.+64     	; 0x8e4 <__ultoa_invert+0x84>
 8a4:	09 f4       	brne	.+2      	; 0x8a8 <__ultoa_invert+0x48>
 8a6:	68 94       	set
 8a8:	3f 91       	pop	r19
 8aa:	2a e0       	ldi	r18, 0x0A	; 10
 8ac:	26 9f       	mul	r18, r22
 8ae:	11 24       	eor	r1, r1
 8b0:	30 19       	sub	r19, r0
 8b2:	30 5d       	subi	r19, 0xD0	; 208
 8b4:	31 93       	st	Z+, r19
 8b6:	de f6       	brtc	.-74     	; 0x86e <__ultoa_invert+0xe>
 8b8:	cf 01       	movw	r24, r30
 8ba:	08 95       	ret
 8bc:	46 2f       	mov	r20, r22
 8be:	47 70       	andi	r20, 0x07	; 7
 8c0:	40 5d       	subi	r20, 0xD0	; 208
 8c2:	41 93       	st	Z+, r20
 8c4:	b3 e0       	ldi	r27, 0x03	; 3
 8c6:	0f d0       	rcall	.+30     	; 0x8e6 <__ultoa_invert+0x86>
 8c8:	c9 f7       	brne	.-14     	; 0x8bc <__ultoa_invert+0x5c>
 8ca:	f6 cf       	rjmp	.-20     	; 0x8b8 <__ultoa_invert+0x58>
 8cc:	46 2f       	mov	r20, r22
 8ce:	4f 70       	andi	r20, 0x0F	; 15
 8d0:	40 5d       	subi	r20, 0xD0	; 208
 8d2:	4a 33       	cpi	r20, 0x3A	; 58
 8d4:	18 f0       	brcs	.+6      	; 0x8dc <__ultoa_invert+0x7c>
 8d6:	49 5d       	subi	r20, 0xD9	; 217
 8d8:	31 fd       	sbrc	r19, 1
 8da:	40 52       	subi	r20, 0x20	; 32
 8dc:	41 93       	st	Z+, r20
 8de:	02 d0       	rcall	.+4      	; 0x8e4 <__ultoa_invert+0x84>
 8e0:	a9 f7       	brne	.-22     	; 0x8cc <__ultoa_invert+0x6c>
 8e2:	ea cf       	rjmp	.-44     	; 0x8b8 <__ultoa_invert+0x58>
 8e4:	b4 e0       	ldi	r27, 0x04	; 4
 8e6:	a6 95       	lsr	r26
 8e8:	97 95       	ror	r25
 8ea:	87 95       	ror	r24
 8ec:	77 95       	ror	r23
 8ee:	67 95       	ror	r22
 8f0:	ba 95       	dec	r27
 8f2:	c9 f7       	brne	.-14     	; 0x8e6 <__ultoa_invert+0x86>
 8f4:	00 97       	sbiw	r24, 0x00	; 0
 8f6:	61 05       	cpc	r22, r1
 8f8:	71 05       	cpc	r23, r1
 8fa:	08 95       	ret
 8fc:	9b 01       	movw	r18, r22
 8fe:	ac 01       	movw	r20, r24
 900:	0a 2e       	mov	r0, r26
 902:	06 94       	lsr	r0
 904:	57 95       	ror	r21
 906:	47 95       	ror	r20
 908:	37 95       	ror	r19
 90a:	27 95       	ror	r18
 90c:	ba 95       	dec	r27
 90e:	c9 f7       	brne	.-14     	; 0x902 <__stack+0x3>
 910:	62 0f       	add	r22, r18
 912:	73 1f       	adc	r23, r19
 914:	84 1f       	adc	r24, r20
 916:	95 1f       	adc	r25, r21
 918:	a0 1d       	adc	r26, r0
 91a:	08 95       	ret

0000091c <__prologue_saves__>:
 91c:	2f 92       	push	r2
 91e:	3f 92       	push	r3
 920:	4f 92       	push	r4
 922:	5f 92       	push	r5
 924:	6f 92       	push	r6
 926:	7f 92       	push	r7
 928:	8f 92       	push	r8
 92a:	9f 92       	push	r9
 92c:	af 92       	push	r10
 92e:	bf 92       	push	r11
 930:	cf 92       	push	r12
 932:	df 92       	push	r13
 934:	ef 92       	push	r14
 936:	ff 92       	push	r15
 938:	0f 93       	push	r16
 93a:	1f 93       	push	r17
 93c:	cf 93       	push	r28
 93e:	df 93       	push	r29
 940:	cd b7       	in	r28, 0x3d	; 61
 942:	de b7       	in	r29, 0x3e	; 62
 944:	ca 1b       	sub	r28, r26
 946:	db 0b       	sbc	r29, r27
 948:	0f b6       	in	r0, 0x3f	; 63
 94a:	f8 94       	cli
 94c:	de bf       	out	0x3e, r29	; 62
 94e:	0f be       	out	0x3f, r0	; 63
 950:	cd bf       	out	0x3d, r28	; 61
 952:	09 94       	ijmp

00000954 <__epilogue_restores__>:
 954:	2a 88       	ldd	r2, Y+18	; 0x12
 956:	39 88       	ldd	r3, Y+17	; 0x11
 958:	48 88       	ldd	r4, Y+16	; 0x10
 95a:	5f 84       	ldd	r5, Y+15	; 0x0f
 95c:	6e 84       	ldd	r6, Y+14	; 0x0e
 95e:	7d 84       	ldd	r7, Y+13	; 0x0d
 960:	8c 84       	ldd	r8, Y+12	; 0x0c
 962:	9b 84       	ldd	r9, Y+11	; 0x0b
 964:	aa 84       	ldd	r10, Y+10	; 0x0a
 966:	b9 84       	ldd	r11, Y+9	; 0x09
 968:	c8 84       	ldd	r12, Y+8	; 0x08
 96a:	df 80       	ldd	r13, Y+7	; 0x07
 96c:	ee 80       	ldd	r14, Y+6	; 0x06
 96e:	fd 80       	ldd	r15, Y+5	; 0x05
 970:	0c 81       	ldd	r16, Y+4	; 0x04
 972:	1b 81       	ldd	r17, Y+3	; 0x03
 974:	aa 81       	ldd	r26, Y+2	; 0x02
 976:	b9 81       	ldd	r27, Y+1	; 0x01
 978:	ce 0f       	add	r28, r30
 97a:	d1 1d       	adc	r29, r1
 97c:	0f b6       	in	r0, 0x3f	; 63
 97e:	f8 94       	cli
 980:	de bf       	out	0x3e, r29	; 62
 982:	0f be       	out	0x3f, r0	; 63
 984:	cd bf       	out	0x3d, r28	; 61
 986:	ed 01       	movw	r28, r26
 988:	08 95       	ret

0000098a <_exit>:
 98a:	f8 94       	cli

0000098c <__stop_program>:
 98c:	ff cf       	rjmp	.-2      	; 0x98c <__stop_program>
