// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __mult_window_Hamm256_H__
#define __mult_window_Hamm256_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct mult_window_Hamm256_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 256;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in <sc_lv<AddressWidth> > address1;
sc_core::sc_in <sc_logic> ce1;
sc_core::sc_out <sc_lv<DataWidth> > q1;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(mult_window_Hamm256_ram) {
        ram[0] = "0b00111101101000111101011100001010";
        ram[1] = "0b00111101101001000010000000111111";
        ram[2] = "0b00111101101001001111101111010011";
        ram[3] = "0b00111101101001100110100110100100";
        ram[4] = "0b00111101101010000110100101111001";
        ram[5] = "0b00111101101010101111101100000010";
        ram[6] = "0b00111101101011100001110111011000";
        ram[7] = "0b00111101101100011101000110000000";
        ram[8] = "0b00111101101101100001010101100111";
        ram[9] = "0b00111101101110101110100011100000";
        ram[10] = "0b00111101110000000100101100110000";
        ram[11] = "0b00111101110001100011101101111101";
        ram[12] = "0b00111101110011001011100011011100";
        ram[13] = "0b00111101110100111100001001001011";
        ram[14] = "0b00111101110110110101011010110000";
        ram[15] = "0b00111101111000110111010011100001";
        ram[16] = "0b00111101111011000001101110011001";
        ram[17] = "0b00111101111101010100100101111111";
        ram[18] = "0b00111101111111101111110100100111";
        ram[19] = "0b00111110000001001001101010000111";
        ram[20] = "0b00111110000010011111011111010000";
        ram[21] = "0b00111110000011111001010110010111";
        ram[22] = "0b00111110000101010111001011111110";
        ram[23] = "0b00111110000110111000111100011100";
        ram[24] = "0b00111110001000011110100011111110";
        ram[25] = "0b00111110001010000111111110100101";
        ram[26] = "0b00111110001011110101001000001101";
        ram[27] = "0b00111110001101100101111100100101";
        ram[28] = "0b00111110001111011010010111010111";
        ram[29] = "0b00111110010001010010010011111111";
        ram[30] = "0b00111110010011001101101101110100";
        ram[31] = "0b00111110010101001100100000000011";
        ram[32] = "0b00111110010111001110100101110000";
        ram[33] = "0b00111110011001010011111001111001";
        ram[34] = "0b00111110011011011100010111010001";
        ram[35] = "0b00111110011101100111111000100101";
        ram[36] = "0b00111110011111110110011000011011";
        ram[37] = "0b00111110100001000011111000101000";
        ram[38] = "0b00111110100010001101111110101101";
        ram[39] = "0b00111110100011011001011011100100";
        ram[40] = "0b00111110100100100110001100010010";
        ram[41] = "0b00111110100101110100001101111001";
        ram[42] = "0b00111110100111000011011101010101";
        ram[43] = "0b00111110101000010011110111100010";
        ram[44] = "0b00111110101001100101011001011000";
        ram[45] = "0b00111110101010110111111111101101";
        ram[46] = "0b00111110101100001011100111010001";
        ram[47] = "0b00111110101101100000001100110111";
        ram[48] = "0b00111110101110110101101101001100";
        ram[49] = "0b00111110110000001100000100111011";
        ram[50] = "0b00111110110001100011010000101100";
        ram[51] = "0b00111110110010111011001101001000";
        ram[52] = "0b00111110110100010011110110110100";
        ram[53] = "0b00111110110101101101001010010011";
        ram[54] = "0b00111110110111000111000100000110";
        ram[55] = "0b00111110111000100001100000110000";
        ram[56] = "0b00111110111001111100011100101110";
        ram[57] = "0b00111110111011010111110100011111";
        ram[58] = "0b00111110111100110011100100011111";
        ram[59] = "0b00111110111110001111101001001010";
        ram[60] = "0b00111110111111101011111110111011";
        ram[61] = "0b00111111000000100100010001000111";
        ram[62] = "0b00111111000001010010100111101101";
        ram[63] = "0b00111111000010000001000001011101";
        ram[64] = "0b00111111000010101111011100100100";
        ram[65] = "0b00111111000011011101110111001110";
        ram[66] = "0b00111111000100001100001111101000";
        ram[67] = "0b00111111000100111010100011111110";
        ram[68] = "0b00111111000101101000110010011101";
        ram[69] = "0b00111111000110010110111001010011";
        ram[70] = "0b00111111000111000100110110101100";
        ram[71] = "0b00111111000111110010101000110110";
        ram[72] = "0b00111111001000100000001110000000";
        ram[73] = "0b00111111001001001101100100011000";
        ram[74] = "0b00111111001001111010101010001110";
        ram[75] = "0b00111111001010100111011101110000";
        ram[76] = "0b00111111001011010011111101010000";
        ram[77] = "0b00111111001100000000000111000000";
        ram[78] = "0b00111111001100101011111001010001";
        ram[79] = "0b00111111001101010111010010010110";
        ram[80] = "0b00111111001110000010010000100101";
        ram[81] = "0b00111111001110101100110010010001";
        ram[82] = "0b00111111001111010110110101110000";
        ram[83] = "0b00111111010000000000011001011100";
        ram[84] = "0b00111111010000101001011011101011";
        ram[85] = "0b00111111010001010001111010111000";
        ram[86] = "0b00111111010001111001110101011111";
        ram[87] = "0b00111111010010100001001001111100";
        ram[88] = "0b00111111010011000111110110101101";
        ram[89] = "0b00111111010011101101111010010010";
        ram[90] = "0b00111111010100010011010011001101";
        ram[91] = "0b00111111010100111000000000000000";
        ram[92] = "0b00111111010101011011111111010001";
        ram[93] = "0b00111111010101111111001111100101";
        ram[94] = "0b00111111010110100001101111100101";
        ram[95] = "0b00111111010111000011011101111100";
        ram[96] = "0b00111111010111100100011001010101";
        ram[97] = "0b00111111011000000100100000011110";
        ram[98] = "0b00111111011000100011110010001001";
        ram[99] = "0b00111111011001000010001101000110";
        ram[100] = "0b00111111011001011111110000001010";
        ram[101] = "0b00111111011001111100011010001100";
        ram[102] = "0b00111111011010011000001010000101";
        ram[103] = "0b00111111011010110010111110101111";
        ram[104] = "0b00111111011011001100110111001000";
        ram[105] = "0b00111111011011100101110010010000";
        ram[106] = "0b00111111011011111101101111001000";
        ram[107] = "0b00111111011100010100101100110101";
        ram[108] = "0b00111111011100101010101010011110";
        ram[109] = "0b00111111011100111111100111001100";
        ram[110] = "0b00111111011101010011100010001011";
        ram[111] = "0b00111111011101100110011010101010";
        ram[112] = "0b00111111011101111000001111111001";
        ram[113] = "0b00111111011110001001000001001101";
        ram[114] = "0b00111111011110011000101101111011";
        ram[115] = "0b00111111011110100111010101011101";
        ram[116] = "0b00111111011110110100110111001110";
        ram[117] = "0b00111111011111000001010010101101";
        ram[118] = "0b00111111011111001100100111011010";
        ram[119] = "0b00111111011111010110110100111010";
        ram[120] = "0b00111111011111011111111010110011";
        ram[121] = "0b00111111011111100111111000101110";
        ram[122] = "0b00111111011111101110101110011000";
        ram[123] = "0b00111111011111110100011011100000";
        ram[124] = "0b00111111011111111000111111110111";
        ram[125] = "0b00111111011111111100011011010010";
        ram[126] = "0b00111111011111111110101101101001";
        ram[127] = "0b00111111011111111111110110110110";
        ram[128] = "0b00111111011111111111110110110110";
        ram[129] = "0b00111111011111111110101101101001";
        ram[130] = "0b00111111011111111100011011010010";
        ram[131] = "0b00111111011111111000111111110111";
        ram[132] = "0b00111111011111110100011011100000";
        ram[133] = "0b00111111011111101110101110011000";
        ram[134] = "0b00111111011111100111111000101110";
        ram[135] = "0b00111111011111011111111010110011";
        ram[136] = "0b00111111011111010110110100111010";
        ram[137] = "0b00111111011111001100100111011010";
        ram[138] = "0b00111111011111000001010010101101";
        ram[139] = "0b00111111011110110100110111001110";
        ram[140] = "0b00111111011110100111010101011101";
        ram[141] = "0b00111111011110011000101101111011";
        ram[142] = "0b00111111011110001001000001001101";
        ram[143] = "0b00111111011101111000001111111001";
        ram[144] = "0b00111111011101100110011010101010";
        ram[145] = "0b00111111011101010011100010001011";
        ram[146] = "0b00111111011100111111100111001100";
        ram[147] = "0b00111111011100101010101010011110";
        ram[148] = "0b00111111011100010100101100110101";
        ram[149] = "0b00111111011011111101101111001000";
        ram[150] = "0b00111111011011100101110010010000";
        ram[151] = "0b00111111011011001100110111001000";
        ram[152] = "0b00111111011010110010111110101111";
        ram[153] = "0b00111111011010011000001010000101";
        ram[154] = "0b00111111011001111100011010001100";
        ram[155] = "0b00111111011001011111110000001010";
        ram[156] = "0b00111111011001000010001101000110";
        ram[157] = "0b00111111011000100011110010001001";
        ram[158] = "0b00111111011000000100100000011110";
        ram[159] = "0b00111111010111100100011001010101";
        ram[160] = "0b00111111010111000011011101111100";
        ram[161] = "0b00111111010110100001101111100101";
        ram[162] = "0b00111111010101111111001111100101";
        ram[163] = "0b00111111010101011011111111010001";
        ram[164] = "0b00111111010100111000000000000000";
        ram[165] = "0b00111111010100010011010011001101";
        ram[166] = "0b00111111010011101101111010010010";
        ram[167] = "0b00111111010011000111110110101101";
        ram[168] = "0b00111111010010100001001001111100";
        ram[169] = "0b00111111010001111001110101011111";
        ram[170] = "0b00111111010001010001111010111000";
        ram[171] = "0b00111111010000101001011011101011";
        ram[172] = "0b00111111010000000000011001011100";
        ram[173] = "0b00111111001111010110110101110000";
        ram[174] = "0b00111111001110101100110010010001";
        ram[175] = "0b00111111001110000010010000100101";
        ram[176] = "0b00111111001101010111010010010110";
        ram[177] = "0b00111111001100101011111001010001";
        ram[178] = "0b00111111001100000000000111000000";
        ram[179] = "0b00111111001011010011111101010000";
        ram[180] = "0b00111111001010100111011101110000";
        ram[181] = "0b00111111001001111010101010001110";
        ram[182] = "0b00111111001001001101100100011000";
        ram[183] = "0b00111111001000100000001110000000";
        ram[184] = "0b00111111000111110010101000110110";
        ram[185] = "0b00111111000111000100110110101100";
        ram[186] = "0b00111111000110010110111001010011";
        ram[187] = "0b00111111000101101000110010011101";
        ram[188] = "0b00111111000100111010100011111110";
        ram[189] = "0b00111111000100001100001111101000";
        ram[190] = "0b00111111000011011101110111001110";
        ram[191] = "0b00111111000010101111011100100100";
        ram[192] = "0b00111111000010000001000001011101";
        ram[193] = "0b00111111000001010010100111101101";
        ram[194] = "0b00111111000000100100010001000111";
        ram[195] = "0b00111110111111101011111110111011";
        ram[196] = "0b00111110111110001111101001001010";
        ram[197] = "0b00111110111100110011100100011111";
        ram[198] = "0b00111110111011010111110100011111";
        ram[199] = "0b00111110111001111100011100101110";
        ram[200] = "0b00111110111000100001100000110000";
        ram[201] = "0b00111110110111000111000100000110";
        ram[202] = "0b00111110110101101101001010010011";
        ram[203] = "0b00111110110100010011110110110100";
        ram[204] = "0b00111110110010111011001101001000";
        ram[205] = "0b00111110110001100011010000101100";
        ram[206] = "0b00111110110000001100000100111011";
        ram[207] = "0b00111110101110110101101101001100";
        ram[208] = "0b00111110101101100000001100110111";
        ram[209] = "0b00111110101100001011100111010001";
        ram[210] = "0b00111110101010110111111111101101";
        ram[211] = "0b00111110101001100101011001011000";
        ram[212] = "0b00111110101000010011110111100010";
        ram[213] = "0b00111110100111000011011101010101";
        ram[214] = "0b00111110100101110100001101111001";
        ram[215] = "0b00111110100100100110001100010010";
        ram[216] = "0b00111110100011011001011011100100";
        ram[217] = "0b00111110100010001101111110101101";
        ram[218] = "0b00111110100001000011111000101000";
        ram[219] = "0b00111110011111110110011000011011";
        ram[220] = "0b00111110011101100111111000100101";
        ram[221] = "0b00111110011011011100010111010001";
        ram[222] = "0b00111110011001010011111001111001";
        ram[223] = "0b00111110010111001110100101110000";
        ram[224] = "0b00111110010101001100100000000011";
        ram[225] = "0b00111110010011001101101101110100";
        ram[226] = "0b00111110010001010010010011111111";
        ram[227] = "0b00111110001111011010010111010111";
        ram[228] = "0b00111110001101100101111100100101";
        ram[229] = "0b00111110001011110101001000001101";
        ram[230] = "0b00111110001010000111111110100101";
        ram[231] = "0b00111110001000011110100011111110";
        ram[232] = "0b00111110000110111000111100011100";
        ram[233] = "0b00111110000101010111001011111110";
        ram[234] = "0b00111110000011111001010110010111";
        ram[235] = "0b00111110000010011111011111010000";
        ram[236] = "0b00111110000001001001101010000111";
        ram[237] = "0b00111101111111101111110100100111";
        ram[238] = "0b00111101111101010100100101111111";
        ram[239] = "0b00111101111011000001101110011001";
        ram[240] = "0b00111101111000110111010011100001";
        ram[241] = "0b00111101110110110101011010110000";
        ram[242] = "0b00111101110100111100001001001011";
        ram[243] = "0b00111101110011001011100011011100";
        ram[244] = "0b00111101110001100011101101111101";
        ram[245] = "0b00111101110000000100101100110000";
        ram[246] = "0b00111101101110101110100011100000";
        ram[247] = "0b00111101101101100001010101100111";
        ram[248] = "0b00111101101100011101000110000000";
        ram[249] = "0b00111101101011100001110111011000";
        ram[250] = "0b00111101101010101111101100000010";
        ram[251] = "0b00111101101010000110100101111001";
        ram[252] = "0b00111101101001100110100110100100";
        ram[253] = "0b00111101101001001111101111010011";
        ram[254] = "0b00111101101001000010000000111111";
        ram[255] = "0b00111101101000111101011100001010";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();


SC_METHOD(prc_write_1);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


void prc_write_1()
{
    if (ce1.read() == sc_dt::Log_1) 
    {
            if(address1.read().is_01() && address1.read().to_uint()<AddressRange)
              q1 = ram[address1.read().to_uint()];
            else
              q1 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(mult_window_Hamm256) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 256;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in <sc_lv<AddressWidth> > address1;
sc_core::sc_in<sc_logic> ce1;
sc_core::sc_out <sc_lv<DataWidth> > q1;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


mult_window_Hamm256_ram* meminst;


SC_CTOR(mult_window_Hamm256) {
meminst = new mult_window_Hamm256_ram("mult_window_Hamm256_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->address1(address1);
meminst->ce1(ce1);
meminst->q1(q1);

meminst->reset(reset);
meminst->clk(clk);
}
~mult_window_Hamm256() {
    delete meminst;
}


};//endmodule
#endif
