#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Mar  9 15:17:00 2023
# Process ID: 15244
# Current directory: C:/Users/ja/Documents/SR/lab2/lab2.runs/synth_1
# Command line: vivado.exe -log tb_kaskada_bramek_and.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source tb_kaskada_bramek_and.tcl
# Log file: C:/Users/ja/Documents/SR/lab2/lab2.runs/synth_1/tb_kaskada_bramek_and.vds
# Journal file: C:/Users/ja/Documents/SR/lab2/lab2.runs/synth_1\vivado.jou
# Running On: DESKTOP-QN0SH7K, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 2, Host memory: 8475 MB
#-----------------------------------------------------------
source tb_kaskada_bramek_and.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 378.473 ; gain = 66.453
Command: read_checkpoint -auto_incremental -incremental C:/Users/ja/Documents/SR/lab2/lab2.srcs/utils_1/imports/synth_1/kaskada_bramek_and.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/ja/Documents/SR/lab2/lab2.srcs/utils_1/imports/synth_1/kaskada_bramek_and.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top tb_kaskada_bramek_and -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15224
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 828.551 ; gain = 409.102
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tb_kaskada_bramek_and' [C:/Users/ja/Documents/SR/lab2/lab2.srcs/sources_1/new/tb_kaskada_bramek_and.v:23]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [C:/Users/ja/Documents/SR/lab2/lab2.srcs/sources_1/new/tb_kaskada_bramek_and.v:34]
ERROR: [Synth 8-462] no clock signal specified in event control [C:/Users/ja/Documents/SR/lab2/lab2.srcs/sources_1/new/tb_kaskada_bramek_and.v:40]
ERROR: [Synth 8-6156] failed synthesizing module 'tb_kaskada_bramek_and' [C:/Users/ja/Documents/SR/lab2/lab2.srcs/sources_1/new/tb_kaskada_bramek_and.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 959.895 ; gain = 540.445
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Thu Mar  9 15:17:21 2023...
