// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module module4_fine_cfo_apply_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_in_dout,
        data_in_empty_n,
        data_in_read,
        corrected_out_din,
        corrected_out_full_n,
        corrected_out_write,
        write_cnt_3_reload,
        overlap_len,
        empty,
        sext_ln175,
        circ_buf_re_address0,
        circ_buf_re_ce0,
        circ_buf_re_q0,
        circ_buf_re_address1,
        circ_buf_re_ce1,
        circ_buf_re_we1,
        circ_buf_re_d1,
        circ_buf_im_address0,
        circ_buf_im_ce0,
        circ_buf_im_q0,
        circ_buf_im_address1,
        circ_buf_im_ce1,
        circ_buf_im_we1,
        circ_buf_im_d1,
        m4_cos_lut_address0,
        m4_cos_lut_ce0,
        m4_cos_lut_q0,
        m4_sin_lut_address0,
        m4_sin_lut_ce0,
        m4_sin_lut_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] data_in_dout;
input   data_in_empty_n;
output   data_in_read;
output  [31:0] corrected_out_din;
input   corrected_out_full_n;
output   corrected_out_write;
input  [31:0] write_cnt_3_reload;
input  [31:0] overlap_len;
input  [12:0] empty;
input  [26:0] sext_ln175;
output  [12:0] circ_buf_re_address0;
output   circ_buf_re_ce0;
input  [15:0] circ_buf_re_q0;
output  [12:0] circ_buf_re_address1;
output   circ_buf_re_ce1;
output   circ_buf_re_we1;
output  [15:0] circ_buf_re_d1;
output  [12:0] circ_buf_im_address0;
output   circ_buf_im_ce0;
input  [15:0] circ_buf_im_q0;
output  [12:0] circ_buf_im_address1;
output   circ_buf_im_ce1;
output   circ_buf_im_we1;
output  [15:0] circ_buf_im_d1;
output  [9:0] m4_cos_lut_address0;
output   m4_cos_lut_ce0;
input  [15:0] m4_cos_lut_q0;
output  [9:0] m4_sin_lut_address0;
output   m4_sin_lut_ce0;
input  [15:0] m4_sin_lut_q0;

reg ap_idle;
reg data_in_read;
reg corrected_out_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone_grp1_done_reg;
reg    ap_block_pp0_stage0_subdone_grp1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln184_fu_277_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    data_in_blk_n;
wire    ap_block_pp0_stage0;
reg    corrected_out_blk_n;
wire    ap_block_pp0_stage0_grp1;
wire    ap_block_pp0_stage0_11001_grp0;
wire    ap_block_pp0_stage0_subdone_grp0;
reg    ap_block_pp0_stage0_11001;
wire  signed [31:0] sext_ln175_cast_fu_231_p1;
reg  signed [31:0] sext_ln175_cast_reg_649;
wire   [63:0] zext_ln187_fu_300_p1;
reg   [63:0] zext_ln187_reg_658;
wire   [15:0] sample_re_fu_395_p3;
reg   [15:0] sample_re_reg_684;
wire   [15:0] sample_im_fu_414_p3;
reg   [15:0] sample_im_reg_689;
reg   [15:0] cos_val_reg_694;
reg   [15:0] sin_val_reg_699;
reg   [15:0] trunc_ln_reg_704;
reg    ap_block_pp0_stage0_11001_grp1;
reg   [15:0] trunc_ln1_reg_709;
wire   [63:0] zext_ln193_fu_356_p1;
wire   [63:0] zext_ln189_fu_438_p1;
reg   [63:0] reuse_addr_reg12_fu_90;
wire    ap_loop_init;
reg   [15:0] reuse_reg11_fu_94;
wire   [15:0] trunc_ln189_fu_422_p1;
reg   [63:0] reuse_addr_reg_fu_98;
reg   [15:0] reuse_reg_fu_102;
reg   [31:0] phase_acc_fu_106;
wire   [31:0] phase_acc_1_fu_362_p2;
reg   [31:0] write_cnt_fu_110;
wire   [31:0] write_cnt_3_fu_464_p2;
reg   [30:0] i_2_fu_114;
wire   [30:0] i_3_fu_282_p2;
reg    ap_block_pp0_stage0_01001_grp1;
reg    circ_buf_re_ce0_local;
reg    circ_buf_re_we1_local;
reg    circ_buf_re_ce1_local;
reg    circ_buf_im_ce0_local;
reg    circ_buf_im_we1_local;
reg    circ_buf_im_ce1_local;
reg    m4_cos_lut_ce0_local;
reg    m4_sin_lut_ce0_local;
wire   [31:0] zext_ln184_fu_273_p1;
wire   [12:0] trunc_ln184_1_fu_291_p1;
wire   [12:0] sample_idx_fu_295_p2;
wire   [15:0] trunc_ln192_fu_324_p1;
wire   [9:0] tmp_1_cast_fu_306_p4;
wire   [0:0] icmp_ln192_fu_328_p2;
wire   [9:0] add_ln192_fu_334_p2;
wire   [0:0] tmp_1_fu_316_p3;
wire   [9:0] select_ln192_fu_340_p3;
wire   [9:0] ref_tmp_i_i648_0_fu_348_p3;
wire   [0:0] addr_cmp15_fu_390_p2;
wire   [0:0] addr_cmp_fu_409_p2;
wire   [12:0] trunc_ln184_fu_380_p1;
wire  signed [15:0] mul_ln197_fu_481_p0;
wire  signed [29:0] sext_ln197_fu_475_p1;
wire  signed [15:0] mul_ln197_fu_481_p1;
wire  signed [29:0] sext_ln197_1_fu_478_p1;
wire  signed [15:0] mul_ln197_1_fu_493_p0;
wire  signed [29:0] sext_ln197_2_fu_487_p1;
wire  signed [15:0] mul_ln197_1_fu_493_p1;
wire  signed [29:0] sext_ln197_3_fu_490_p1;
wire   [29:0] mul_ln197_fu_481_p2;
wire   [29:0] mul_ln197_1_fu_493_p2;
wire   [25:0] trunc_ln197_1_fu_499_p4;
wire   [25:0] trunc_ln197_2_fu_509_p4;
wire   [25:0] sub_ln197_fu_519_p2;
wire  signed [15:0] mul_ln198_fu_535_p0;
wire  signed [15:0] mul_ln198_fu_535_p1;
wire  signed [15:0] mul_ln198_1_fu_541_p0;
wire  signed [15:0] mul_ln198_1_fu_541_p1;
wire   [29:0] mul_ln198_fu_535_p2;
wire   [29:0] mul_ln198_1_fu_541_p2;
wire   [25:0] trunc_ln198_1_fu_547_p4;
wire   [25:0] trunc_ln198_2_fu_557_p4;
wire   [25:0] add_ln198_fu_567_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp1_done_reg = 1'b0;
#0 reuse_addr_reg12_fu_90 = 64'd0;
#0 reuse_reg11_fu_94 = 16'd0;
#0 reuse_addr_reg_fu_98 = 64'd0;
#0 reuse_reg_fu_102 = 16'd0;
#0 phase_acc_fu_106 = 32'd0;
#0 write_cnt_fu_110 = 32'd0;
#0 i_2_fu_114 = 31'd0;
#0 ap_done_reg = 1'b0;
end

module4_fine_cfo_apply_mul_16s_16s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 30 ))
mul_16s_16s_30_1_1_U35(
    .din0(mul_ln197_fu_481_p0),
    .din1(mul_ln197_fu_481_p1),
    .dout(mul_ln197_fu_481_p2)
);

module4_fine_cfo_apply_mul_16s_16s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 30 ))
mul_16s_16s_30_1_1_U36(
    .din0(mul_ln197_1_fu_493_p0),
    .din1(mul_ln197_1_fu_493_p1),
    .dout(mul_ln197_1_fu_493_p2)
);

module4_fine_cfo_apply_mul_16s_16s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 30 ))
mul_16s_16s_30_1_1_U37(
    .din0(mul_ln198_fu_535_p0),
    .din1(mul_ln198_fu_535_p1),
    .dout(mul_ln198_fu_535_p2)
);

module4_fine_cfo_apply_mul_16s_16s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 30 ))
mul_16s_16s_30_1_1_U38(
    .din0(mul_ln198_1_fu_541_p0),
    .din1(mul_ln198_1_fu_541_p1),
    .dout(mul_ln198_1_fu_541_p2)
);

module4_fine_cfo_apply_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp1)) begin
            ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_2_fu_114 <= 31'd0;
        end else if (((icmp_ln184_fu_277_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            i_2_fu_114 <= i_3_fu_282_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            phase_acc_fu_106 <= 32'd0;
        end else if (((icmp_ln184_fu_277_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            phase_acc_fu_106 <= phase_acc_1_fu_362_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            reuse_addr_reg12_fu_90 <= 64'd18446744073709551615;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            reuse_addr_reg12_fu_90 <= zext_ln189_fu_438_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            reuse_addr_reg_fu_98 <= 64'd18446744073709551615;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            reuse_addr_reg_fu_98 <= zext_ln189_fu_438_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            reuse_reg11_fu_94 <= 16'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            reuse_reg11_fu_94 <= trunc_ln189_fu_422_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            reuse_reg_fu_102 <= 16'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            reuse_reg_fu_102 <= {{data_in_dout[31:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            write_cnt_fu_110 <= write_cnt_3_reload;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            write_cnt_fu_110 <= write_cnt_3_fu_464_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        sext_ln175_cast_reg_649 <= sext_ln175_cast_fu_231_p1;
        zext_ln187_reg_658[12 : 0] <= zext_ln187_fu_300_p1[12 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        cos_val_reg_694 <= m4_cos_lut_q0;
        sample_im_reg_689 <= sample_im_fu_414_p3;
        sample_re_reg_684 <= sample_re_fu_395_p3;
        sin_val_reg_699 <= m4_sin_lut_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        trunc_ln1_reg_709 <= {{add_ln198_fu_567_p2[25:10]}};
        trunc_ln_reg_704 <= {{sub_ln197_fu_519_p2[25:10]}};
    end
end

always @ (*) begin
    if (((icmp_ln184_fu_277_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        circ_buf_im_ce0_local = 1'b1;
    end else begin
        circ_buf_im_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        circ_buf_im_ce1_local = 1'b1;
    end else begin
        circ_buf_im_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        circ_buf_im_we1_local = 1'b1;
    end else begin
        circ_buf_im_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        circ_buf_re_ce0_local = 1'b1;
    end else begin
        circ_buf_re_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        circ_buf_re_ce1_local = 1'b1;
    end else begin
        circ_buf_re_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        circ_buf_re_we1_local = 1'b1;
    end else begin
        circ_buf_re_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_grp1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        corrected_out_blk_n = corrected_out_full_n;
    end else begin
        corrected_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        corrected_out_write = 1'b1;
    end else begin
        corrected_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        data_in_blk_n = data_in_empty_n;
    end else begin
        data_in_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        data_in_read = 1'b1;
    end else begin
        data_in_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m4_cos_lut_ce0_local = 1'b1;
    end else begin
        m4_cos_lut_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m4_sin_lut_ce0_local = 1'b1;
    end else begin
        m4_sin_lut_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln192_fu_334_p2 = (tmp_1_cast_fu_306_p4 + 10'd1);

assign add_ln198_fu_567_p2 = (trunc_ln198_1_fu_547_p4 + trunc_ln198_2_fu_557_p4);

assign addr_cmp15_fu_390_p2 = ((reuse_addr_reg12_fu_90 == zext_ln187_reg_658) ? 1'b1 : 1'b0);

assign addr_cmp_fu_409_p2 = ((reuse_addr_reg_fu_98 == zext_ln187_reg_658) ? 1'b1 : 1'b0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001_grp1 = ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (corrected_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (corrected_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (corrected_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (corrected_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp1 = ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (corrected_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (data_in_empty_n == 1'b0);
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign ap_ready = ap_ready_sig;

assign circ_buf_im_address0 = zext_ln187_fu_300_p1;

assign circ_buf_im_address1 = zext_ln189_fu_438_p1;

assign circ_buf_im_ce0 = circ_buf_im_ce0_local;

assign circ_buf_im_ce1 = circ_buf_im_ce1_local;

assign circ_buf_im_d1 = {{data_in_dout[31:16]}};

assign circ_buf_im_we1 = circ_buf_im_we1_local;

assign circ_buf_re_address0 = zext_ln187_fu_300_p1;

assign circ_buf_re_address1 = zext_ln189_fu_438_p1;

assign circ_buf_re_ce0 = circ_buf_re_ce0_local;

assign circ_buf_re_ce1 = circ_buf_re_ce1_local;

assign circ_buf_re_d1 = trunc_ln189_fu_422_p1;

assign circ_buf_re_we1 = circ_buf_re_we1_local;

assign corrected_out_din = {{trunc_ln1_reg_709}, {trunc_ln_reg_704}};

assign i_3_fu_282_p2 = (i_2_fu_114 + 31'd1);

assign icmp_ln184_fu_277_p2 = (($signed(zext_ln184_fu_273_p1) < $signed(overlap_len)) ? 1'b1 : 1'b0);

assign icmp_ln192_fu_328_p2 = ((trunc_ln192_fu_324_p1 != 16'd0) ? 1'b1 : 1'b0);

assign m4_cos_lut_address0 = zext_ln193_fu_356_p1;

assign m4_cos_lut_ce0 = m4_cos_lut_ce0_local;

assign m4_sin_lut_address0 = zext_ln193_fu_356_p1;

assign m4_sin_lut_ce0 = m4_sin_lut_ce0_local;

assign mul_ln197_1_fu_493_p0 = sext_ln197_2_fu_487_p1;

assign mul_ln197_1_fu_493_p1 = sext_ln197_3_fu_490_p1;

assign mul_ln197_fu_481_p0 = sext_ln197_fu_475_p1;

assign mul_ln197_fu_481_p1 = sext_ln197_1_fu_478_p1;

assign mul_ln198_1_fu_541_p0 = sext_ln197_fu_475_p1;

assign mul_ln198_1_fu_541_p1 = sext_ln197_3_fu_490_p1;

assign mul_ln198_fu_535_p0 = sext_ln197_2_fu_487_p1;

assign mul_ln198_fu_535_p1 = sext_ln197_1_fu_478_p1;

assign phase_acc_1_fu_362_p2 = ($signed(sext_ln175_cast_reg_649) + $signed(phase_acc_fu_106));

assign ref_tmp_i_i648_0_fu_348_p3 = ((tmp_1_fu_316_p3[0:0] == 1'b1) ? select_ln192_fu_340_p3 : tmp_1_cast_fu_306_p4);

assign sample_idx_fu_295_p2 = (trunc_ln184_1_fu_291_p1 + empty);

assign sample_im_fu_414_p3 = ((addr_cmp_fu_409_p2[0:0] == 1'b1) ? reuse_reg_fu_102 : circ_buf_im_q0);

assign sample_re_fu_395_p3 = ((addr_cmp15_fu_390_p2[0:0] == 1'b1) ? reuse_reg11_fu_94 : circ_buf_re_q0);

assign select_ln192_fu_340_p3 = ((icmp_ln192_fu_328_p2[0:0] == 1'b1) ? add_ln192_fu_334_p2 : tmp_1_cast_fu_306_p4);

assign sext_ln175_cast_fu_231_p1 = $signed(sext_ln175);

assign sext_ln197_1_fu_478_p1 = $signed(sample_re_reg_684);

assign sext_ln197_2_fu_487_p1 = $signed(sin_val_reg_699);

assign sext_ln197_3_fu_490_p1 = $signed(sample_im_reg_689);

assign sext_ln197_fu_475_p1 = $signed(cos_val_reg_694);

assign sub_ln197_fu_519_p2 = (trunc_ln197_1_fu_499_p4 - trunc_ln197_2_fu_509_p4);

assign tmp_1_cast_fu_306_p4 = {{phase_acc_fu_106[25:16]}};

assign tmp_1_fu_316_p3 = phase_acc_fu_106[32'd31];

assign trunc_ln184_1_fu_291_p1 = i_2_fu_114[12:0];

assign trunc_ln184_fu_380_p1 = write_cnt_fu_110[12:0];

assign trunc_ln189_fu_422_p1 = data_in_dout[15:0];

assign trunc_ln192_fu_324_p1 = phase_acc_fu_106[15:0];

assign trunc_ln197_1_fu_499_p4 = {{mul_ln197_fu_481_p2[29:4]}};

assign trunc_ln197_2_fu_509_p4 = {{mul_ln197_1_fu_493_p2[29:4]}};

assign trunc_ln198_1_fu_547_p4 = {{mul_ln198_fu_535_p2[29:4]}};

assign trunc_ln198_2_fu_557_p4 = {{mul_ln198_1_fu_541_p2[29:4]}};

assign write_cnt_3_fu_464_p2 = (write_cnt_fu_110 + 32'd1);

assign zext_ln184_fu_273_p1 = i_2_fu_114;

assign zext_ln187_fu_300_p1 = sample_idx_fu_295_p2;

assign zext_ln189_fu_438_p1 = trunc_ln184_fu_380_p1;

assign zext_ln193_fu_356_p1 = ref_tmp_i_i648_0_fu_348_p3;

always @ (posedge ap_clk) begin
    zext_ln187_reg_658[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
end

endmodule //module4_fine_cfo_apply_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP
