--- verilog_synth
+++ uhdm_synth
@@ -1,6 +1,6 @@
 /* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:1.1-42.10" *)
+(* top =  1  *)
 module scope_task(k, x, y);
 (* src = "dut.sv:1.31-1.32" *)
 input [3:0] k;
@@ -63,26 +63,10 @@
 wire _049_;
 wire _050_;
 wire _051_;
-(* nosync = 32'd1 *)
-(* src = "dut.sv:4.21-4.22" *)
-wire [3:0] \task_01$func$dut.sv:36$1.a ;
-(* nosync = 32'd1 *)
-(* src = "dut.sv:5.23-5.29" *)
-wire [15:0] \task_01$func$dut.sv:36$1.result ;
-(* nosync = 32'd1 *)
-(* src = "dut.sv:6.20-6.24" *)
-wire [15:0] \task_01$func$dut.sv:36$1.temp ;
-(* nosync = 32'd1 *)
-(* src = "dut.sv:15.21-15.22" *)
-wire [3:0] \task_02$func$dut.sv:39$2.a ;
-(* src = "dut.sv:18.24-18.25" *)
-wire [15:0] \task_02$func$dut.sv:39$2.foo.x ;
-(* src = "dut.sv:18.27-18.28" *)
-wire [15:0] \task_02$func$dut.sv:39$2.foo.z ;
-(* nosync = 32'd1 *)
-(* src = "dut.sv:16.23-16.29" *)
-wire [15:0] \task_02$func$dut.sv:39$2.result ;
-wire [9:0] temp1;
+(* \reg  = 32'd1 *)
+(* src = "dut.sv:29.16-29.21" *)
+wire [15:0] temp1;
+(* \reg  = 32'd1 *)
 (* src = "dut.sv:29.23-29.28" *)
 wire [15:0] temp2;
 \$_NOT_  _052_ (
@@ -406,14 +390,7 @@
 .B(k[2]),
 .Y(y[4])
 );
-assign \task_01$func$dut.sv:36$1.a  = 4'hx;
-assign \task_01$func$dut.sv:36$1.result  = 16'hxxxx;
-assign \task_01$func$dut.sv:36$1.temp  = 16'hxxxx;
-assign \task_02$func$dut.sv:39$2.a  = 4'hx;
-assign \task_02$func$dut.sv:39$2.foo.x  = 16'h0000;
-assign \task_02$func$dut.sv:39$2.foo.z  = { 11'h7fd, y[4:3], k[2], y[1:0] };
-assign \task_02$func$dut.sv:39$2.result  = 16'hxxxx;
-assign temp1 = { x[9:1], k[0] };
+assign temp1 = { 6'h00, x[9:1], k[0] };
 assign temp2 = { 11'h7fd, y[4:3], k[2], y[1:0] };
 assign { x[15:10], x[0] } = { 6'h00, k[0] };
 assign { y[15:5], y[2] } = { 11'h7fd, k[2] };
