// Seed: 1713322431
module module_0 (
    output logic id_0,
    output id_1
    , id_4,
    output id_2,
    input id_3
);
  always @(posedge id_4) id_2[1] = id_4 ? 1'h0 : id_3;
endmodule
