// Seed: 3375908199
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  ;
  wire id_4;
  wire id_5;
endmodule
module module_1 #(
    parameter id_9 = 32'd37
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11
);
  inout logic [7:0] id_11;
  input wire id_10;
  input wire _id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  module_0 modCall_1 (
      id_6,
      id_8
  );
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_12;
  ;
  logic id_13;
  ;
  wire [-1 : 1] id_14;
  assign id_7 = id_12;
endmodule
