#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Oct 17 15:37:55 2025
# Process ID: 3040737
# Current directory: /home/jashshah/Desktop/Embedded_Lab/Lab_0/jash_project_1/jash_project_1.runs/bd_SevenSeg_Urbana_v1_0_0_0_synth_1
# Command line: vivado -log bd_SevenSeg_Urbana_v1_0_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_SevenSeg_Urbana_v1_0_0_0.tcl
# Log file: /home/jashshah/Desktop/Embedded_Lab/Lab_0/jash_project_1/jash_project_1.runs/bd_SevenSeg_Urbana_v1_0_0_0_synth_1/bd_SevenSeg_Urbana_v1_0_0_0.vds
# Journal file: /home/jashshah/Desktop/Embedded_Lab/Lab_0/jash_project_1/jash_project_1.runs/bd_SevenSeg_Urbana_v1_0_0_0_synth_1/vivado.jou
# Running On: eda4152-2, OS: Linux, CPU Frequency: 2900.000 MHz, CPU Physical cores: 8, Host memory: 16291 MB
#-----------------------------------------------------------
source bd_SevenSeg_Urbana_v1_0_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3088.355 ; gain = 2.016 ; free physical = 2313 ; free virtual = 69016
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jashshah/Desktop/Embedded_Lab/Lab_2/SevenSeg_Urbana_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ece/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top bd_SevenSeg_Urbana_v1_0_0_0 -part xc7s50csga324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3041153
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/ece/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
WARNING: [Synth 8-8895] 'data_out' is already implicitly declared on line 79 [/home/jashshah/Desktop/Embedded_Lab/Lab_0/jash_project_1/jash_project_1.gen/sources_1/bd/bd/ipshared/7943/hdl/SevenSeg_Urbana_v1_0.v:87]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3092.527 ; gain = 0.000 ; free physical = 194 ; free virtual = 65346
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_SevenSeg_Urbana_v1_0_0_0' [/home/jashshah/Desktop/Embedded_Lab/Lab_0/jash_project_1/jash_project_1.gen/sources_1/bd/bd/ip/bd_SevenSeg_Urbana_v1_0_0_0/synth/bd_SevenSeg_Urbana_v1_0_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'SevenSeg_Urbana_v1_0' [/home/jashshah/Desktop/Embedded_Lab/Lab_0/jash_project_1/jash_project_1.gen/sources_1/bd/bd/ipshared/7943/hdl/SevenSeg_Urbana_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'SevenSeg_Urbana_v1_0_S00_AXI' [/home/jashshah/Desktop/Embedded_Lab/Lab_0/jash_project_1/jash_project_1.gen/sources_1/bd/bd/ipshared/7943/hdl/SevenSeg_Urbana_v1_0_S00_AXI.v:4]
INFO: [Synth 8-226] default block is never used [/home/jashshah/Desktop/Embedded_Lab/Lab_0/jash_project_1/jash_project_1.gen/sources_1/bd/bd/ipshared/7943/hdl/SevenSeg_Urbana_v1_0_S00_AXI.v:232]
INFO: [Synth 8-226] default block is never used [/home/jashshah/Desktop/Embedded_Lab/Lab_0/jash_project_1/jash_project_1.gen/sources_1/bd/bd/ipshared/7943/hdl/SevenSeg_Urbana_v1_0_S00_AXI.v:373]
INFO: [Synth 8-6155] done synthesizing module 'SevenSeg_Urbana_v1_0_S00_AXI' (0#1) [/home/jashshah/Desktop/Embedded_Lab/Lab_0/jash_project_1/jash_project_1.gen/sources_1/bd/bd/ipshared/7943/hdl/SevenSeg_Urbana_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'SevenSeg_Urbana_v1_0' (0#1) [/home/jashshah/Desktop/Embedded_Lab/Lab_0/jash_project_1/jash_project_1.gen/sources_1/bd/bd/ipshared/7943/hdl/SevenSeg_Urbana_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bd_SevenSeg_Urbana_v1_0_0_0' (0#1) [/home/jashshah/Desktop/Embedded_Lab/Lab_0/jash_project_1/jash_project_1.gen/sources_1/bd/bd/ip/bd_SevenSeg_Urbana_v1_0_0_0/synth/bd_SevenSeg_Urbana_v1_0_0_0.v:53]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module SevenSeg_Urbana_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module SevenSeg_Urbana_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module SevenSeg_Urbana_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module SevenSeg_Urbana_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module SevenSeg_Urbana_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module SevenSeg_Urbana_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3092.527 ; gain = 0.000 ; free physical = 445 ; free virtual = 63380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3092.527 ; gain = 0.000 ; free physical = 3093 ; free virtual = 66028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3092.527 ; gain = 0.000 ; free physical = 3109 ; free virtual = 66044
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3092.527 ; gain = 0.000 ; free physical = 3392 ; free virtual = 66353
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3207.320 ; gain = 0.000 ; free physical = 3171 ; free virtual = 66223
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3207.320 ; gain = 0.000 ; free physical = 3158 ; free virtual = 66216
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 3207.320 ; gain = 114.793 ; free physical = 3460 ; free virtual = 66528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 3207.320 ; gain = 114.793 ; free physical = 3484 ; free virtual = 66551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 3207.320 ; gain = 114.793 ; free physical = 3478 ; free virtual = 66546
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 3207.320 ; gain = 114.793 ; free physical = 3442 ; free virtual = 66517
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module bd_SevenSeg_Urbana_v1_0_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module bd_SevenSeg_Urbana_v1_0_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module bd_SevenSeg_Urbana_v1_0_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module bd_SevenSeg_Urbana_v1_0_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module bd_SevenSeg_Urbana_v1_0_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module bd_SevenSeg_Urbana_v1_0_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 3207.320 ; gain = 114.793 ; free physical = 3413 ; free virtual = 66508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3207.320 ; gain = 114.793 ; free physical = 3084 ; free virtual = 66230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3207.320 ; gain = 114.793 ; free physical = 3084 ; free virtual = 66229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3207.320 ; gain = 114.793 ; free physical = 3081 ; free virtual = 66227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 3207.320 ; gain = 114.793 ; free physical = 3044 ; free virtual = 66194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 3207.320 ; gain = 114.793 ; free physical = 3044 ; free virtual = 66193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 3207.320 ; gain = 114.793 ; free physical = 3042 ; free virtual = 66192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 3207.320 ; gain = 114.793 ; free physical = 3041 ; free virtual = 66192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 3207.320 ; gain = 114.793 ; free physical = 3041 ; free virtual = 66191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 3207.320 ; gain = 114.793 ; free physical = 3040 ; free virtual = 66191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |    22|
|5     |LUT6 |    36|
|6     |FDCE |    22|
|7     |FDPE |     2|
|8     |FDRE |   193|
|9     |FDSE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 3207.320 ; gain = 114.793 ; free physical = 3040 ; free virtual = 66191
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 3207.320 ; gain = 0.000 ; free physical = 3070 ; free virtual = 66225
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 3207.320 ; gain = 114.793 ; free physical = 3062 ; free virtual = 66219
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3207.320 ; gain = 0.000 ; free physical = 3013 ; free virtual = 66175
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3207.320 ; gain = 0.000 ; free physical = 3268 ; free virtual = 66441
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 91c8b97b
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 3207.320 ; gain = 118.965 ; free physical = 3529 ; free virtual = 66703
INFO: [Common 17-1381] The checkpoint '/home/jashshah/Desktop/Embedded_Lab/Lab_0/jash_project_1/jash_project_1.runs/bd_SevenSeg_Urbana_v1_0_0_0_synth_1/bd_SevenSeg_Urbana_v1_0_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_SevenSeg_Urbana_v1_0_0_0, cache-ID = 907caf000fed6820
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/jashshah/Desktop/Embedded_Lab/Lab_0/jash_project_1/jash_project_1.runs/bd_SevenSeg_Urbana_v1_0_0_0_synth_1/bd_SevenSeg_Urbana_v1_0_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_SevenSeg_Urbana_v1_0_0_0_utilization_synth.rpt -pb bd_SevenSeg_Urbana_v1_0_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 17 15:38:48 2025...
