# Reading D:/modelsim/modelsim/tcl/vsim/pref.tcl 
# OpenFile C:/Users/iosif/Desktop/proiect/top_tb.v 
cd
cd Decd 
cd Desktop/proiect
do run_alu.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module mul_fsm
# 
# Top level modules:
# 	mul_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module div_fsm
# 
# Top level modules:
# 	div_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module add_sub_fsm
# 
# Top level modules:
# 	add_sub_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module arithmetic_unit
# 
# Top level modules:
# 	arithmetic_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module Mux_2x1_NBits
# -- Compiling module Mux_4x1_NBits
# -- Compiling module d_latch
# -- Compiling module d_ff
# -- Compiling module Mux_2x1
# -- Compiling module shift_reg_8
# -- Compiling module shift_reg_16
# 
# Top level modules:
# 	shift_reg_16
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg4bit
# 
# Top level modules:
# 	reg4bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg1bit
# 
# Top level modules:
# 	reg1bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module counter3bit
# 
# Top level modules:
# 	counter3bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fac
# -- Compiling module rca8bit
# 
# Top level modules:
# 	rca8bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module top_level_tb
# 
# Top level modules:
# 	top_level_tb
# vsim work.top_level_tb 
# Loading work.top_level_tb
# Loading work.alu_top
# ** Warning: (vsim-3009) [TSCALE] - Module 'alu_top' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut
# Loading work.arithmetic_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'arithmetic_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit
# Loading work.shift_reg_16
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_16' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ
# Loading work.Mux_2x1
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/Mux_2x1_i0
# Loading work.shift_reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3
# Loading work.Mux_2x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_2x1_NBits_i0
# Loading work.Mux_4x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_4x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_4x1_NBits_i1
# Loading work.d_ff
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_ff' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3
# Loading work.d_latch
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_latch' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3/d_latch_i0
# Loading work.reg1bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg1bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/Qminus1
# Loading work.reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/M
# Loading work.rca8bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'rca8bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder
# Loading work.fac
# ** Warning: (vsim-3009) [TSCALE] - Module 'fac' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder/fac_i0
# Loading work.counter3bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'counter3bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/counter
# Loading work.control_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'control_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu
# Loading work.add_sub_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'add_sub_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/add_sub_unit
# Loading work.mul_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'mul_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/mul_unit
# Loading work.div_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'div_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/div_unit
# Loading work.reg4bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg4bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/state_reg
# ** Warning: (vsim-3015) top_tb.v(33): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'op_latched_debug'.
#         Region: /top_level_tb/uut
# === TEST BENCH START ===
# PASS:   20 +   10 =    30
# PASS:   10 +   30 =    20
# PASS:    5 *    4 =    20
# PASS:  1000 /  12 =  83 | R:   4
# === TEST BENCH END ===
# Break in Module top_level_tb at top_tb.v line 148
# Simulation Breakpoint: Break in Module top_level_tb at top_tb.v line 148
# MACRO ./run_alu.tcl PAUSED at line 21
quit -sim

quit -sim
do run_alu.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module mul_fsm
# 
# Top level modules:
# 	mul_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module div_fsm
# 
# Top level modules:
# 	div_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module add_sub_fsm
# 
# Top level modules:
# 	add_sub_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module arithmetic_unit
# 
# Top level modules:
# 	arithmetic_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module Mux_2x1_NBits
# -- Compiling module Mux_4x1_NBits
# -- Compiling module d_latch
# -- Compiling module d_ff
# -- Compiling module Mux_2x1
# -- Compiling module shift_reg_8
# -- Compiling module shift_reg_16
# 
# Top level modules:
# 	shift_reg_16
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg4bit
# 
# Top level modules:
# 	reg4bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg1bit
# 
# Top level modules:
# 	reg1bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module counter3bit
# 
# Top level modules:
# 	counter3bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fac
# -- Compiling module rca8bit
# 
# Top level modules:
# 	rca8bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module top_level_tb
# 
# Top level modules:
# 	top_level_tb
# vsim work.top_level_tb 
# Loading work.top_level_tb
# Loading work.alu_top
# ** Warning: (vsim-3009) [TSCALE] - Module 'alu_top' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut
# Loading work.arithmetic_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'arithmetic_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit
# Loading work.shift_reg_16
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_16' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ
# Loading work.Mux_2x1
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/Mux_2x1_i0
# Loading work.shift_reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3
# Loading work.Mux_2x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_2x1_NBits_i0
# Loading work.Mux_4x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_4x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_4x1_NBits_i1
# Loading work.d_ff
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_ff' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3
# Loading work.d_latch
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_latch' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3/d_latch_i0
# Loading work.reg1bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg1bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/Qminus1
# Loading work.reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/M
# Loading work.rca8bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'rca8bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder
# Loading work.fac
# ** Warning: (vsim-3009) [TSCALE] - Module 'fac' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder/fac_i0
# Loading work.counter3bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'counter3bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/counter
# Loading work.control_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'control_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu
# Loading work.add_sub_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'add_sub_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/add_sub_unit
# Loading work.mul_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'mul_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/mul_unit
# Loading work.div_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'div_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/div_unit
# Loading work.reg4bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg4bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/state_reg
# ** Warning: (vsim-3015) top_tb.v(33): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'op_latched_debug'.
#         Region: /top_level_tb/uut
# === TEST BENCH START ===
# PASS:   20 +   10 =    30
# PASS:   30 -   10 =    20
# PASS:    5 *    4 =    20
# FAIL:   296 /  10 =   0 | R:   6, expected  29 | R:   6
# === TEST BENCH END ===
# Break in Module top_level_tb at top_tb.v line 148
# Simulation Breakpoint: Break in Module top_level_tb at top_tb.v line 148
# MACRO ./run_alu.tcl PAUSED at line 21
quit -sim
do run_alu.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module mul_fsm
# 
# Top level modules:
# 	mul_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module div_fsm
# 
# Top level modules:
# 	div_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module add_sub_fsm
# 
# Top level modules:
# 	add_sub_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module arithmetic_unit
# 
# Top level modules:
# 	arithmetic_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module Mux_2x1_NBits
# -- Compiling module Mux_4x1_NBits
# -- Compiling module d_latch
# -- Compiling module d_ff
# -- Compiling module Mux_2x1
# -- Compiling module shift_reg_8
# -- Compiling module shift_reg_16
# 
# Top level modules:
# 	shift_reg_16
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg4bit
# 
# Top level modules:
# 	reg4bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg1bit
# 
# Top level modules:
# 	reg1bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module counter3bit
# 
# Top level modules:
# 	counter3bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fac
# -- Compiling module rca8bit
# 
# Top level modules:
# 	rca8bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module top_level_tb
# 
# Top level modules:
# 	top_level_tb
# vsim work.top_level_tb 
# Loading work.top_level_tb
# Loading work.alu_top
# ** Warning: (vsim-3009) [TSCALE] - Module 'alu_top' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut
# Loading work.arithmetic_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'arithmetic_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit
# Loading work.shift_reg_16
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_16' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ
# Loading work.Mux_2x1
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/Mux_2x1_i0
# Loading work.shift_reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3
# Loading work.Mux_2x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_2x1_NBits_i0
# Loading work.Mux_4x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_4x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_4x1_NBits_i1
# Loading work.d_ff
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_ff' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3
# Loading work.d_latch
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_latch' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3/d_latch_i0
# Loading work.reg1bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg1bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/Qminus1
# Loading work.reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/M
# Loading work.rca8bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'rca8bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder
# Loading work.fac
# ** Warning: (vsim-3009) [TSCALE] - Module 'fac' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder/fac_i0
# Loading work.counter3bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'counter3bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/counter
# Loading work.control_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'control_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu
# Loading work.add_sub_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'add_sub_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/add_sub_unit
# Loading work.mul_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'mul_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/mul_unit
# Loading work.div_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'div_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/div_unit
# Loading work.reg4bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg4bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/state_reg
# ** Warning: (vsim-3015) top_tb.v(33): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'op_latched_debug'.
#         Region: /top_level_tb/uut
# === TEST BENCH START ===
# FAIL:   20 +   10 =     x, expected     30
# FAIL:   30 -   10 =     x, expected     20
# FAIL:    5 *    4 =     0, expected     20
# FAIL:   296 /  10 =   x | R:   x, expected  29 | R:   6
# === TEST BENCH END ===
# Break in Module top_level_tb at top_tb.v line 148
# Simulation Breakpoint: Break in Module top_level_tb at top_tb.v line 148
# MACRO ./run_alu.tcl PAUSED at line 21
quit -sim
do run_alu.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module mul_fsm
# 
# Top level modules:
# 	mul_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module div_fsm
# 
# Top level modules:
# 	div_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module add_sub_fsm
# 
# Top level modules:
# 	add_sub_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module arithmetic_unit
# 
# Top level modules:
# 	arithmetic_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module Mux_2x1_NBits
# -- Compiling module Mux_4x1_NBits
# -- Compiling module d_latch
# -- Compiling module d_ff
# -- Compiling module Mux_2x1
# -- Compiling module shift_reg_8
# -- Compiling module shift_reg_16
# 
# Top level modules:
# 	shift_reg_16
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg4bit
# 
# Top level modules:
# 	reg4bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg1bit
# 
# Top level modules:
# 	reg1bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module counter3bit
# 
# Top level modules:
# 	counter3bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fac
# -- Compiling module rca8bit
# 
# Top level modules:
# 	rca8bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module top_level_tb
# 
# Top level modules:
# 	top_level_tb
# vsim work.top_level_tb 
# Loading work.top_level_tb
# Loading work.alu_top
# ** Warning: (vsim-3009) [TSCALE] - Module 'alu_top' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut
# Loading work.arithmetic_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'arithmetic_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit
# Loading work.shift_reg_16
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_16' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ
# Loading work.Mux_2x1
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/Mux_2x1_i0
# Loading work.shift_reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3
# Loading work.Mux_2x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_2x1_NBits_i0
# Loading work.Mux_4x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_4x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_4x1_NBits_i1
# Loading work.d_ff
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_ff' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3
# Loading work.d_latch
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_latch' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3/d_latch_i0
# Loading work.reg1bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg1bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/Qminus1
# Loading work.reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/M
# Loading work.rca8bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'rca8bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder
# Loading work.fac
# ** Warning: (vsim-3009) [TSCALE] - Module 'fac' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder/fac_i0
# Loading work.counter3bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'counter3bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/counter
# Loading work.control_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'control_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu
# Loading work.add_sub_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'add_sub_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/add_sub_unit
# Loading work.mul_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'mul_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/mul_unit
# Loading work.div_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'div_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/div_unit
# Loading work.reg4bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg4bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/state_reg
# ** Warning: (vsim-3015) top_tb.v(33): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'op_latched_debug'.
#         Region: /top_level_tb/uut
# === TEST BENCH START ===
# FAIL:   20 +   10 =     x, expected     30
# FAIL:   30 -   10 =     x, expected     20
# FAIL:    5 *    4 =     0, expected     20
# FAIL:   296 /  10 =   x | R:   x, expected  29 | R:   6
# === TEST BENCH END ===
# Break in Module top_level_tb at top_tb.v line 148
# Simulation Breakpoint: Break in Module top_level_tb at top_tb.v line 148
# MACRO ./run_alu.tcl PAUSED at line 21
do run_alu.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module mul_fsm
# 
# Top level modules:
# 	mul_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module div_fsm
# 
# Top level modules:
# 	div_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module add_sub_fsm
# 
# Top level modules:
# 	add_sub_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module arithmetic_unit
# 
# Top level modules:
# 	arithmetic_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module Mux_2x1_NBits
# -- Compiling module Mux_4x1_NBits
# -- Compiling module d_latch
# -- Compiling module d_ff
# -- Compiling module Mux_2x1
# -- Compiling module shift_reg_8
# -- Compiling module shift_reg_16
# 
# Top level modules:
# 	shift_reg_16
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg4bit
# 
# Top level modules:
# 	reg4bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg1bit
# 
# Top level modules:
# 	reg1bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module counter3bit
# 
# Top level modules:
# 	counter3bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fac
# -- Compiling module rca8bit
# 
# Top level modules:
# 	rca8bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module top_level_tb
# 
# Top level modules:
# 	top_level_tb
# vsim work.top_level_tb 
# Loading work.top_level_tb
# Loading work.alu_top
# ** Warning: (vsim-3009) [TSCALE] - Module 'alu_top' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut
# Loading work.arithmetic_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'arithmetic_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit
# Loading work.shift_reg_16
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_16' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ
# Loading work.Mux_2x1
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/Mux_2x1_i0
# Loading work.shift_reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3
# Loading work.Mux_2x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_2x1_NBits_i0
# Loading work.Mux_4x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_4x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_4x1_NBits_i1
# Loading work.d_ff
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_ff' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3
# Loading work.d_latch
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_latch' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3/d_latch_i0
# Loading work.reg1bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg1bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/Qminus1
# Loading work.reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/M
# Loading work.rca8bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'rca8bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder
# Loading work.fac
# ** Warning: (vsim-3009) [TSCALE] - Module 'fac' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder/fac_i0
# Loading work.counter3bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'counter3bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/counter
# Loading work.control_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'control_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu
# Loading work.add_sub_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'add_sub_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/add_sub_unit
# Loading work.mul_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'mul_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/mul_unit
# Loading work.div_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'div_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/div_unit
# Loading work.reg4bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg4bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/state_reg
# ** Warning: (vsim-3015) top_tb.v(33): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'op_latched_debug'.
#         Region: /top_level_tb/uut
# === TEST BENCH START ===
# FAIL:   20 +   10 =     x, expected     30
# FAIL:   30 -   10 =     x, expected     20
# FAIL:    5 *    4 =     0, expected     20
# FAIL:   296 /  10 =   x | R:   x, expected  29 | R:   6
# === TEST BENCH END ===
# Break in Module top_level_tb at top_tb.v line 148
# Simulation Breakpoint: Break in Module top_level_tb at top_tb.v line 148
# MACRO ./run_alu.tcl PAUSED at line 21
quit -sim
do run_alu.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module mul_fsm
# 
# Top level modules:
# 	mul_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module div_fsm
# 
# Top level modules:
# 	div_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module add_sub_fsm
# 
# Top level modules:
# 	add_sub_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module arithmetic_unit
# 
# Top level modules:
# 	arithmetic_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module Mux_2x1_NBits
# -- Compiling module Mux_4x1_NBits
# -- Compiling module d_latch
# -- Compiling module d_ff
# -- Compiling module Mux_2x1
# -- Compiling module shift_reg_8
# -- Compiling module shift_reg_16
# 
# Top level modules:
# 	shift_reg_16
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg4bit
# 
# Top level modules:
# 	reg4bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg1bit
# 
# Top level modules:
# 	reg1bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module counter3bit
# 
# Top level modules:
# 	counter3bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fac
# -- Compiling module rca8bit
# 
# Top level modules:
# 	rca8bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module top_level_tb
# 
# Top level modules:
# 	top_level_tb
# vsim work.top_level_tb 
# Loading work.top_level_tb
# Loading work.alu_top
# ** Warning: (vsim-3009) [TSCALE] - Module 'alu_top' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut
# Loading work.arithmetic_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'arithmetic_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit
# Loading work.shift_reg_16
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_16' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ
# Loading work.Mux_2x1
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/Mux_2x1_i0
# Loading work.shift_reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3
# Loading work.Mux_2x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_2x1_NBits_i0
# Loading work.Mux_4x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_4x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_4x1_NBits_i1
# Loading work.d_ff
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_ff' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3
# Loading work.d_latch
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_latch' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3/d_latch_i0
# Loading work.reg1bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg1bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/Qminus1
# Loading work.reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/M
# Loading work.rca8bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'rca8bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder
# Loading work.fac
# ** Warning: (vsim-3009) [TSCALE] - Module 'fac' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder/fac_i0
# Loading work.counter3bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'counter3bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/counter
# Loading work.control_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'control_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu
# Loading work.add_sub_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'add_sub_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/add_sub_unit
# Loading work.mul_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'mul_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/mul_unit
# Loading work.div_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'div_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/div_unit
# Loading work.reg4bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg4bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/state_reg
# ** Warning: (vsim-3015) top_tb.v(33): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'op_latched_debug'.
#         Region: /top_level_tb/uut
# === TEST BENCH START ===
# FAIL:   20 +   10 =     x, expected     30
# FAIL:   30 -   10 =     x, expected     20
# FAIL:    5 *    4 =     0, expected     20
# FAIL:   296 /  10 =   x | R:   x, expected  29 | R:   6
# === TEST BENCH END ===
# Break in Module top_level_tb at top_tb.v line 148
# Simulation Breakpoint: Break in Module top_level_tb at top_tb.v line 148
# MACRO ./run_alu.tcl PAUSED at line 21
do run_alu.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module mul_fsm
# 
# Top level modules:
# 	mul_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module div_fsm
# 
# Top level modules:
# 	div_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module add_sub_fsm
# 
# Top level modules:
# 	add_sub_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module arithmetic_unit
# ** Error: arithmetic_unit.v(101): near "(": syntax error, unexpected '(', expecting "IDENTIFIER" or "TYPE_IDENTIFIER"
# ** Error: D:/modelsim/modelsim/win32aloem/vlog failed.
# Error in macro ./run_alu.tcl line 8
# D:/modelsim/modelsim/win32aloem/vlog failed.
#     while executing
# "vlog arithmetic_unit.v"
quit -sim
do run_alu.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module mul_fsm
# 
# Top level modules:
# 	mul_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module div_fsm
# 
# Top level modules:
# 	div_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module add_sub_fsm
# 
# Top level modules:
# 	add_sub_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module arithmetic_unit
# ** Error: arithmetic_unit.v(101): near "(": syntax error, unexpected '(', expecting "IDENTIFIER" or "TYPE_IDENTIFIER"
# ** Error: D:/modelsim/modelsim/win32aloem/vlog failed.
# Error in macro ./run_alu.tcl line 8
# D:/modelsim/modelsim/win32aloem/vlog failed.
#     while executing
# "vlog arithmetic_unit.v"
quit -sim
do run_alu.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module mul_fsm
# 
# Top level modules:
# 	mul_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module div_fsm
# 
# Top level modules:
# 	div_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module add_sub_fsm
# 
# Top level modules:
# 	add_sub_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module arithmetic_unit
# 
# Top level modules:
# 	arithmetic_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module Mux_2x1_NBits
# -- Compiling module Mux_4x1_NBits
# -- Compiling module d_latch
# -- Compiling module d_ff
# -- Compiling module Mux_2x1
# -- Compiling module shift_reg_8
# -- Compiling module shift_reg_16
# 
# Top level modules:
# 	shift_reg_16
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg4bit
# 
# Top level modules:
# 	reg4bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg1bit
# 
# Top level modules:
# 	reg1bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module counter3bit
# 
# Top level modules:
# 	counter3bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fac
# -- Compiling module rca8bit
# 
# Top level modules:
# 	rca8bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module top_level_tb
# 
# Top level modules:
# 	top_level_tb
# vsim work.top_level_tb 
# Loading work.top_level_tb
# Loading work.alu_top
# ** Warning: (vsim-3009) [TSCALE] - Module 'alu_top' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut
# Loading work.arithmetic_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'arithmetic_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit
# Loading work.shift_reg_16
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_16' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ
# Loading work.Mux_2x1
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/Mux_2x1_i0
# Loading work.shift_reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3
# Loading work.Mux_2x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_2x1_NBits_i0
# Loading work.Mux_4x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_4x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_4x1_NBits_i1
# Loading work.d_ff
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_ff' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3
# Loading work.d_latch
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_latch' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3/d_latch_i0
# Loading work.reg1bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg1bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/Qminus1
# Loading work.reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/M
# Loading work.rca8bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'rca8bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder
# Loading work.fac
# ** Warning: (vsim-3009) [TSCALE] - Module 'fac' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder/fac_i0
# Loading work.counter3bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'counter3bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/counter
# Loading work.control_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'control_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu
# Loading work.add_sub_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'add_sub_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/add_sub_unit
# Loading work.mul_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'mul_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/mul_unit
# Loading work.div_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'div_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/div_unit
# Loading work.reg4bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg4bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/state_reg
# ** Warning: (vsim-3015) top_tb.v(33): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'op_latched_debug'.
#         Region: /top_level_tb/uut
# === TEST BENCH START ===
# PASS:   20 +   10 =    30
# PASS:   30 -   10 =    20
# PASS:    5 *    4 =    20
# FAIL:   296 /  10 =   0 | R:   6, expected  29 | R:   6
# === TEST BENCH END ===
# Break in Module top_level_tb at top_tb.v line 148
# Simulation Breakpoint: Break in Module top_level_tb at top_tb.v line 148
# MACRO ./run_alu.tcl PAUSED at line 21
quit -sim
do run_alu.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module mul_fsm
# 
# Top level modules:
# 	mul_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module div_fsm
# 
# Top level modules:
# 	div_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module add_sub_fsm
# 
# Top level modules:
# 	add_sub_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module arithmetic_unit
# 
# Top level modules:
# 	arithmetic_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module Mux_2x1_NBits
# -- Compiling module Mux_4x1_NBits
# -- Compiling module d_latch
# -- Compiling module d_ff
# -- Compiling module Mux_2x1
# -- Compiling module shift_reg_8
# -- Compiling module shift_reg_16
# 
# Top level modules:
# 	shift_reg_16
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg4bit
# 
# Top level modules:
# 	reg4bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg1bit
# 
# Top level modules:
# 	reg1bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module counter3bit
# 
# Top level modules:
# 	counter3bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fac
# -- Compiling module rca8bit
# 
# Top level modules:
# 	rca8bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module top_level_tb
# 
# Top level modules:
# 	top_level_tb
# vsim work.top_level_tb 
# Loading work.top_level_tb
# Loading work.alu_top
# ** Warning: (vsim-3009) [TSCALE] - Module 'alu_top' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut
# Loading work.arithmetic_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'arithmetic_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit
# Loading work.shift_reg_16
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_16' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ
# Loading work.Mux_2x1
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/Mux_2x1_i0
# Loading work.shift_reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3
# Loading work.Mux_2x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_2x1_NBits_i0
# Loading work.Mux_4x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_4x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_4x1_NBits_i1
# Loading work.d_ff
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_ff' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3
# Loading work.d_latch
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_latch' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3/d_latch_i0
# Loading work.reg1bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg1bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/Qminus1
# Loading work.reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/M
# Loading work.rca8bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'rca8bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder
# Loading work.fac
# ** Warning: (vsim-3009) [TSCALE] - Module 'fac' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder/fac_i0
# Loading work.counter3bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'counter3bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/counter
# Loading work.control_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'control_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu
# Loading work.add_sub_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'add_sub_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/add_sub_unit
# Loading work.mul_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'mul_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/mul_unit
# Loading work.div_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'div_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/div_unit
# Loading work.reg4bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg4bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/state_reg
# ** Warning: (vsim-3015) top_tb.v(33): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'op_latched_debug'.
#         Region: /top_level_tb/uut
# === TEST BENCH START ===
# FAIL:   20 +   10 =     x, expected     30
# FAIL:   30 -   10 =     x, expected     20
# FAIL:    5 *    4 =     0, expected     20
# FAIL:   296 /  10 =   x | R:   x, expected  29 | R:   6
# === TEST BENCH END ===
# Break in Module top_level_tb at top_tb.v line 148
# Simulation Breakpoint: Break in Module top_level_tb at top_tb.v line 148
# MACRO ./run_alu.tcl PAUSED at line 21
quit -sim
do run_alu.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module mul_fsm
# 
# Top level modules:
# 	mul_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module div_fsm
# 
# Top level modules:
# 	div_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module add_sub_fsm
# 
# Top level modules:
# 	add_sub_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module arithmetic_unit
# 
# Top level modules:
# 	arithmetic_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module Mux_2x1_NBits
# -- Compiling module Mux_4x1_NBits
# -- Compiling module d_latch
# -- Compiling module d_ff
# -- Compiling module Mux_2x1
# -- Compiling module shift_reg_8
# -- Compiling module shift_reg_16
# 
# Top level modules:
# 	shift_reg_16
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg4bit
# 
# Top level modules:
# 	reg4bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg1bit
# 
# Top level modules:
# 	reg1bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module counter3bit
# 
# Top level modules:
# 	counter3bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fac
# -- Compiling module rca8bit
# 
# Top level modules:
# 	rca8bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module top_level_tb
# 
# Top level modules:
# 	top_level_tb
# vsim work.top_level_tb 
# Loading work.top_level_tb
# Loading work.alu_top
# ** Warning: (vsim-3009) [TSCALE] - Module 'alu_top' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut
# Loading work.arithmetic_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'arithmetic_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit
# Loading work.shift_reg_16
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_16' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ
# Loading work.Mux_2x1
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/Mux_2x1_i0
# Loading work.shift_reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3
# Loading work.Mux_2x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_2x1_NBits_i0
# Loading work.Mux_4x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_4x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_4x1_NBits_i1
# Loading work.d_ff
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_ff' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3
# Loading work.d_latch
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_latch' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3/d_latch_i0
# Loading work.reg1bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg1bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/Qminus1
# Loading work.reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/M
# Loading work.rca8bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'rca8bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder
# Loading work.fac
# ** Warning: (vsim-3009) [TSCALE] - Module 'fac' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder/fac_i0
# Loading work.counter3bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'counter3bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/counter
# Loading work.control_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'control_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu
# Loading work.add_sub_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'add_sub_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/add_sub_unit
# Loading work.mul_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'mul_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/mul_unit
# Loading work.div_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'div_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/div_unit
# Loading work.reg4bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg4bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/state_reg
# ** Warning: (vsim-3015) top_tb.v(33): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'op_latched_debug'.
#         Region: /top_level_tb/uut
# === TEST BENCH START ===
# FAIL:   20 +   10 =     X, expected     30
# FAIL:   30 -   10 =     X, expected     20
# FAIL:    5 *    4 =     0, expected     20
# FAIL:   296 /  10 =   x | R:   0, expected  29 | R:   6
# === TEST BENCH END ===
# Break in Module top_level_tb at top_tb.v line 148
# Simulation Breakpoint: Break in Module top_level_tb at top_tb.v line 148
# MACRO ./run_alu.tcl PAUSED at line 21
quit -sim
do run_alu.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module mul_fsm
# 
# Top level modules:
# 	mul_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module div_fsm
# 
# Top level modules:
# 	div_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module add_sub_fsm
# 
# Top level modules:
# 	add_sub_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module arithmetic_unit
# 
# Top level modules:
# 	arithmetic_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module Mux_2x1_NBits
# -- Compiling module Mux_4x1_NBits
# -- Compiling module d_latch
# -- Compiling module d_ff
# -- Compiling module Mux_2x1
# -- Compiling module shift_reg_8
# -- Compiling module shift_reg_16
# 
# Top level modules:
# 	shift_reg_16
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg4bit
# 
# Top level modules:
# 	reg4bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg1bit
# 
# Top level modules:
# 	reg1bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module counter3bit
# 
# Top level modules:
# 	counter3bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fac
# -- Compiling module rca8bit
# 
# Top level modules:
# 	rca8bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module top_level_tb
# 
# Top level modules:
# 	top_level_tb
# vsim work.top_level_tb 
# Loading work.top_level_tb
# Loading work.alu_top
# ** Warning: (vsim-3009) [TSCALE] - Module 'alu_top' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut
# Loading work.arithmetic_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'arithmetic_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit
# Loading work.shift_reg_16
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_16' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ
# Loading work.Mux_2x1
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/Mux_2x1_i0
# Loading work.shift_reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3
# Loading work.Mux_2x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_2x1_NBits_i0
# Loading work.Mux_4x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_4x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_4x1_NBits_i1
# Loading work.d_ff
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_ff' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3
# Loading work.d_latch
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_latch' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3/d_latch_i0
# Loading work.reg1bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg1bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/Qminus1
# Loading work.reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/M
# Loading work.rca8bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'rca8bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder
# Loading work.fac
# ** Warning: (vsim-3009) [TSCALE] - Module 'fac' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder/fac_i0
# Loading work.counter3bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'counter3bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/counter
# Loading work.control_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'control_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu
# Loading work.add_sub_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'add_sub_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/add_sub_unit
# Loading work.mul_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'mul_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/mul_unit
# Loading work.div_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'div_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/div_unit
# Loading work.reg4bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg4bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/state_reg
# ** Warning: (vsim-3015) top_tb.v(33): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'op_latched_debug'.
#         Region: /top_level_tb/uut
# === TEST BENCH START ===
# FAIL:   20 +   10 =     x, expected     30
# FAIL:   30 -   10 =     x, expected     20
# FAIL:    5 *    4 =     0, expected     20
# FAIL:   296 /  10 =   x | R:   x, expected  29 | R:   6
# === TEST BENCH END ===
# Break in Module top_level_tb at top_tb.v line 148
# Simulation Breakpoint: Break in Module top_level_tb at top_tb.v line 148
# MACRO ./run_alu.tcl PAUSED at line 21
quit -sim
do run_alu.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module mul_fsm
# 
# Top level modules:
# 	mul_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module div_fsm
# 
# Top level modules:
# 	div_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module add_sub_fsm
# 
# Top level modules:
# 	add_sub_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module arithmetic_unit
# 
# Top level modules:
# 	arithmetic_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module Mux_2x1_NBits
# -- Compiling module Mux_4x1_NBits
# -- Compiling module d_latch
# -- Compiling module d_ff
# -- Compiling module Mux_2x1
# -- Compiling module shift_reg_8
# -- Compiling module shift_reg_16
# 
# Top level modules:
# 	shift_reg_16
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg4bit
# 
# Top level modules:
# 	reg4bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg1bit
# 
# Top level modules:
# 	reg1bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module counter3bit
# 
# Top level modules:
# 	counter3bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fac
# -- Compiling module rca8bit
# 
# Top level modules:
# 	rca8bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module top_level_tb
# 
# Top level modules:
# 	top_level_tb
# vsim work.top_level_tb 
# Loading work.top_level_tb
# Loading work.alu_top
# ** Warning: (vsim-3009) [TSCALE] - Module 'alu_top' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut
# Loading work.arithmetic_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'arithmetic_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit
# Loading work.shift_reg_16
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_16' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ
# Loading work.Mux_2x1
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/Mux_2x1_i0
# Loading work.shift_reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3
# Loading work.Mux_2x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_2x1_NBits_i0
# Loading work.Mux_4x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_4x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_4x1_NBits_i1
# Loading work.d_ff
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_ff' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3
# Loading work.d_latch
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_latch' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3/d_latch_i0
# Loading work.reg1bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg1bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/Qminus1
# Loading work.reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/M
# Loading work.rca8bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'rca8bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder
# Loading work.fac
# ** Warning: (vsim-3009) [TSCALE] - Module 'fac' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder/fac_i0
# Loading work.counter3bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'counter3bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/counter
# Loading work.control_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'control_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu
# Loading work.add_sub_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'add_sub_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/add_sub_unit
# Loading work.mul_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'mul_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/mul_unit
# Loading work.div_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'div_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/div_unit
# Loading work.reg4bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg4bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/state_reg
# ** Warning: (vsim-3015) top_tb.v(33): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'op_latched_debug'.
#         Region: /top_level_tb/uut
# === TEST BENCH START ===
# PASS:   20 +   10 =    30
# PASS:   30 -   10 =    20
# PASS:    5 *    4 =    20
# FAIL:   296 /  10 =   0 | R:   6, expected  29 | R:   6
# === TEST BENCH END ===
# Break in Module top_level_tb at top_tb.v line 148
# Simulation Breakpoint: Break in Module top_level_tb at top_tb.v line 148
# MACRO ./run_alu.tcl PAUSED at line 21
quit -sim
do run_alu.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module mul_fsm
# 
# Top level modules:
# 	mul_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module div_fsm
# 
# Top level modules:
# 	div_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module add_sub_fsm
# 
# Top level modules:
# 	add_sub_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module arithmetic_unit
# 
# Top level modules:
# 	arithmetic_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module Mux_2x1_NBits
# -- Compiling module Mux_4x1_NBits
# -- Compiling module d_latch
# -- Compiling module d_ff
# -- Compiling module Mux_2x1
# -- Compiling module shift_reg_8
# -- Compiling module shift_reg_16
# 
# Top level modules:
# 	shift_reg_16
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg4bit
# 
# Top level modules:
# 	reg4bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg1bit
# 
# Top level modules:
# 	reg1bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module counter3bit
# 
# Top level modules:
# 	counter3bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fac
# -- Compiling module rca8bit
# 
# Top level modules:
# 	rca8bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module top_level_tb
# 
# Top level modules:
# 	top_level_tb
# vsim work.top_level_tb 
# Loading work.top_level_tb
# Loading work.alu_top
# ** Warning: (vsim-3009) [TSCALE] - Module 'alu_top' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut
# Loading work.arithmetic_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'arithmetic_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit
# Loading work.shift_reg_16
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_16' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ
# Loading work.Mux_2x1
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/Mux_2x1_i0
# Loading work.shift_reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3
# Loading work.Mux_2x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_2x1_NBits_i0
# Loading work.Mux_4x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_4x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_4x1_NBits_i1
# Loading work.d_ff
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_ff' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3
# Loading work.d_latch
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_latch' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3/d_latch_i0
# Loading work.reg1bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg1bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/Qminus1
# Loading work.reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/M
# Loading work.rca8bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'rca8bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder
# Loading work.fac
# ** Warning: (vsim-3009) [TSCALE] - Module 'fac' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder/fac_i0
# Loading work.counter3bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'counter3bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/counter
# Loading work.control_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'control_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu
# Loading work.add_sub_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'add_sub_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/add_sub_unit
# Loading work.mul_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'mul_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/mul_unit
# Loading work.div_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'div_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/div_unit
# Loading work.reg4bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg4bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/state_reg
# ** Warning: (vsim-3015) top_tb.v(33): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'op_latched_debug'.
#         Region: /top_level_tb/uut
# === TEST BENCH START ===
# PASS:   20 +   10 =    30
# PASS:   30 -   10 =    20
# PASS:    5 *    4 =    20
# FAIL:   296 /  10 =   0 | R:   6, expected  29 | R:   6
# === TEST BENCH END ===
# Break in Module top_level_tb at top_tb.v line 148
# Simulation Breakpoint: Break in Module top_level_tb at top_tb.v line 148
# MACRO ./run_alu.tcl PAUSED at line 21
quit -sim
do run_alu.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module mul_fsm
# 
# Top level modules:
# 	mul_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module div_fsm
# 
# Top level modules:
# 	div_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module add_sub_fsm
# 
# Top level modules:
# 	add_sub_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module arithmetic_unit
# 
# Top level modules:
# 	arithmetic_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module Mux_2x1_NBits
# -- Compiling module Mux_4x1_NBits
# -- Compiling module d_latch
# -- Compiling module d_ff
# -- Compiling module Mux_2x1
# -- Compiling module shift_reg_8
# -- Compiling module shift_reg_16
# 
# Top level modules:
# 	shift_reg_16
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg4bit
# 
# Top level modules:
# 	reg4bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg1bit
# 
# Top level modules:
# 	reg1bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module counter3bit
# 
# Top level modules:
# 	counter3bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fac
# -- Compiling module rca8bit
# 
# Top level modules:
# 	rca8bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module top_level_tb
# 
# Top level modules:
# 	top_level_tb
# vsim work.top_level_tb 
# Loading work.top_level_tb
# Loading work.alu_top
# ** Warning: (vsim-3009) [TSCALE] - Module 'alu_top' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut
# Loading work.arithmetic_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'arithmetic_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit
# Loading work.shift_reg_16
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_16' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ
# Loading work.Mux_2x1
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/Mux_2x1_i0
# Loading work.shift_reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3
# Loading work.Mux_2x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_2x1_NBits_i0
# Loading work.Mux_4x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_4x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_4x1_NBits_i1
# Loading work.d_ff
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_ff' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3
# Loading work.d_latch
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_latch' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3/d_latch_i0
# Loading work.reg1bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg1bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/Qminus1
# Loading work.reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/M
# Loading work.rca8bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'rca8bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder
# Loading work.fac
# ** Warning: (vsim-3009) [TSCALE] - Module 'fac' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder/fac_i0
# Loading work.counter3bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'counter3bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/counter
# Loading work.control_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'control_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu
# Loading work.add_sub_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'add_sub_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/add_sub_unit
# Loading work.mul_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'mul_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/mul_unit
# Loading work.div_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'div_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/div_unit
# Loading work.reg4bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg4bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/state_reg
# ** Warning: (vsim-3015) top_tb.v(33): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'op_latched_debug'.
#         Region: /top_level_tb/uut
# === TEST BENCH START ===
# FAIL:   20 +   10 =  2560, expected     30
# FAIL:   30 -   10 =  7680, expected     20
# FAIL:    5 *    4 =     0, expected     20
# FAIL:   296 /  10 =  29 | R:   0, expected  29 | R:   6
# === TEST BENCH END ===
# Break in Module top_level_tb at top_tb.v line 148
# Simulation Breakpoint: Break in Module top_level_tb at top_tb.v line 148
# MACRO ./run_alu.tcl PAUSED at line 21
quit -sim
do run_alu.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module mul_fsm
# 
# Top level modules:
# 	mul_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module div_fsm
# 
# Top level modules:
# 	div_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module add_sub_fsm
# 
# Top level modules:
# 	add_sub_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module arithmetic_unit
# 
# Top level modules:
# 	arithmetic_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module Mux_2x1_NBits
# -- Compiling module Mux_4x1_NBits
# -- Compiling module d_latch
# -- Compiling module d_ff
# -- Compiling module Mux_2x1
# -- Compiling module shift_reg_8
# -- Compiling module shift_reg_16
# 
# Top level modules:
# 	shift_reg_16
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg4bit
# 
# Top level modules:
# 	reg4bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg1bit
# 
# Top level modules:
# 	reg1bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module counter3bit
# 
# Top level modules:
# 	counter3bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fac
# -- Compiling module rca8bit
# 
# Top level modules:
# 	rca8bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module top_level_tb
# 
# Top level modules:
# 	top_level_tb
# vsim work.top_level_tb 
# Loading work.top_level_tb
# Loading work.alu_top
# ** Warning: (vsim-3009) [TSCALE] - Module 'alu_top' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut
# Loading work.arithmetic_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'arithmetic_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit
# Loading work.shift_reg_16
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_16' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ
# Loading work.Mux_2x1
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/Mux_2x1_i0
# Loading work.shift_reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3
# Loading work.Mux_2x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_2x1_NBits_i0
# Loading work.Mux_4x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_4x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_4x1_NBits_i1
# Loading work.d_ff
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_ff' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3
# Loading work.d_latch
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_latch' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3/d_latch_i0
# Loading work.reg1bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg1bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/Qminus1
# Loading work.reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/M
# Loading work.rca8bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'rca8bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder
# Loading work.fac
# ** Warning: (vsim-3009) [TSCALE] - Module 'fac' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder/fac_i0
# Loading work.counter3bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'counter3bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/counter
# Loading work.control_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'control_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu
# Loading work.add_sub_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'add_sub_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/add_sub_unit
# Loading work.mul_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'mul_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/mul_unit
# Loading work.div_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'div_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/div_unit
# Loading work.reg4bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg4bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/state_reg
# ** Warning: (vsim-3015) top_tb.v(33): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'op_latched_debug'.
#         Region: /top_level_tb/uut
# === TEST BENCH START ===
# PASS:   20 +   10 =    30
# PASS:   30 -   10 =    20
# FAIL:    5 *    4 =     0, expected     20
# FAIL:   296 /  10 =  29 | R:   0, expected  29 | R:   6
# === TEST BENCH END ===
# Break in Module top_level_tb at top_tb.v line 148
# Simulation Breakpoint: Break in Module top_level_tb at top_tb.v line 148
# MACRO ./run_alu.tcl PAUSED at line 21
quit -sim
do run_alu.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module mul_fsm
# 
# Top level modules:
# 	mul_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module div_fsm
# 
# Top level modules:
# 	div_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module add_sub_fsm
# 
# Top level modules:
# 	add_sub_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module arithmetic_unit
# 
# Top level modules:
# 	arithmetic_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module Mux_2x1_NBits
# -- Compiling module Mux_4x1_NBits
# -- Compiling module d_latch
# -- Compiling module d_ff
# -- Compiling module Mux_2x1
# -- Compiling module shift_reg_8
# -- Compiling module shift_reg_16
# 
# Top level modules:
# 	shift_reg_16
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg4bit
# 
# Top level modules:
# 	reg4bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg1bit
# 
# Top level modules:
# 	reg1bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module counter3bit
# 
# Top level modules:
# 	counter3bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fac
# -- Compiling module rca8bit
# 
# Top level modules:
# 	rca8bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module top_level_tb
# 
# Top level modules:
# 	top_level_tb
# vsim work.top_level_tb 
# Loading work.top_level_tb
# Loading work.alu_top
# ** Warning: (vsim-3009) [TSCALE] - Module 'alu_top' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut
# Loading work.arithmetic_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'arithmetic_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit
# Loading work.shift_reg_16
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_16' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ
# Loading work.Mux_2x1
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/Mux_2x1_i0
# Loading work.shift_reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3
# Loading work.Mux_2x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_2x1_NBits_i0
# Loading work.Mux_4x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_4x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_4x1_NBits_i1
# Loading work.d_ff
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_ff' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3
# Loading work.d_latch
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_latch' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3/d_latch_i0
# Loading work.reg1bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg1bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/Qminus1
# Loading work.reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/M
# Loading work.rca8bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'rca8bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder
# Loading work.fac
# ** Warning: (vsim-3009) [TSCALE] - Module 'fac' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder/fac_i0
# Loading work.counter3bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'counter3bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/counter
# Loading work.control_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'control_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu
# Loading work.add_sub_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'add_sub_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/add_sub_unit
# Loading work.mul_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'mul_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/mul_unit
# Loading work.div_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'div_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/div_unit
# Loading work.reg4bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg4bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/state_reg
# ** Warning: (vsim-3015) top_tb.v(33): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'op_latched_debug'.
#         Region: /top_level_tb/uut
# === TEST BENCH START ===
# PASS:   20 +   10 =    30
# PASS:   30 -   10 =    20
# FAIL:    5 *    4 =  5120, expected     20
# FAIL:   296 /  10 =  29 | R:   0, expected  29 | R:   6
# === TEST BENCH END ===
# Break in Module top_level_tb at top_tb.v line 148
# Simulation Breakpoint: Break in Module top_level_tb at top_tb.v line 148
# MACRO ./run_alu.tcl PAUSED at line 21
quit -sim
do run_alu.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module mul_fsm
# 
# Top level modules:
# 	mul_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module div_fsm
# 
# Top level modules:
# 	div_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module add_sub_fsm
# 
# Top level modules:
# 	add_sub_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module arithmetic_unit
# 
# Top level modules:
# 	arithmetic_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module Mux_2x1_NBits
# -- Compiling module Mux_4x1_NBits
# -- Compiling module d_latch
# -- Compiling module d_ff
# -- Compiling module Mux_2x1
# -- Compiling module shift_reg_8
# -- Compiling module shift_reg_16
# 
# Top level modules:
# 	shift_reg_16
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg4bit
# 
# Top level modules:
# 	reg4bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg1bit
# 
# Top level modules:
# 	reg1bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module counter3bit
# 
# Top level modules:
# 	counter3bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fac
# -- Compiling module rca8bit
# 
# Top level modules:
# 	rca8bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module top_level_tb
# 
# Top level modules:
# 	top_level_tb
# vsim work.top_level_tb 
# Loading work.top_level_tb
# Loading work.alu_top
# ** Warning: (vsim-3009) [TSCALE] - Module 'alu_top' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut
# Loading work.arithmetic_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'arithmetic_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit
# Loading work.shift_reg_16
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_16' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ
# Loading work.Mux_2x1
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/Mux_2x1_i0
# Loading work.shift_reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3
# Loading work.Mux_2x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_2x1_NBits_i0
# Loading work.Mux_4x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_4x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_4x1_NBits_i1
# Loading work.d_ff
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_ff' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3
# Loading work.d_latch
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_latch' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3/d_latch_i0
# Loading work.reg1bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg1bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/Qminus1
# Loading work.reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/M
# Loading work.rca8bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'rca8bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder
# Loading work.fac
# ** Warning: (vsim-3009) [TSCALE] - Module 'fac' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder/fac_i0
# Loading work.counter3bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'counter3bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/counter
# Loading work.control_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'control_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu
# Loading work.add_sub_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'add_sub_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/add_sub_unit
# Loading work.mul_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'mul_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/mul_unit
# Loading work.div_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'div_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/div_unit
# Loading work.reg4bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg4bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/state_reg
# ** Warning: (vsim-3015) top_tb.v(33): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'op_latched_debug'.
#         Region: /top_level_tb/uut
# === TEST BENCH START ===
# FAIL:   20 +   10 =    10, expected     30
# FAIL:   30 -   10 =    30, expected     20
# FAIL:    5 *    4 =     0, expected     20
# FAIL:   296 /  10 =   0 | R:   6, expected  29 | R:   6
# === TEST BENCH END ===
# Break in Module top_level_tb at top_tb.v line 148
# Simulation Breakpoint: Break in Module top_level_tb at top_tb.v line 148
# MACRO ./run_alu.tcl PAUSED at line 21
quit -sim
do run_alu.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module mul_fsm
# 
# Top level modules:
# 	mul_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module div_fsm
# 
# Top level modules:
# 	div_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module add_sub_fsm
# 
# Top level modules:
# 	add_sub_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module arithmetic_unit
# 
# Top level modules:
# 	arithmetic_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module Mux_2x1_NBits
# -- Compiling module Mux_4x1_NBits
# -- Compiling module d_latch
# -- Compiling module d_ff
# -- Compiling module Mux_2x1
# -- Compiling module shift_reg_8
# -- Compiling module shift_reg_16
# 
# Top level modules:
# 	shift_reg_16
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg4bit
# 
# Top level modules:
# 	reg4bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg1bit
# 
# Top level modules:
# 	reg1bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module counter3bit
# 
# Top level modules:
# 	counter3bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fac
# -- Compiling module rca8bit
# 
# Top level modules:
# 	rca8bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module top_level_tb
# 
# Top level modules:
# 	top_level_tb
# vsim work.top_level_tb 
# Loading work.top_level_tb
# Loading work.alu_top
# ** Warning: (vsim-3009) [TSCALE] - Module 'alu_top' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut
# Loading work.arithmetic_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'arithmetic_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit
# Loading work.shift_reg_16
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_16' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ
# Loading work.Mux_2x1
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/Mux_2x1_i0
# Loading work.shift_reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3
# Loading work.Mux_2x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_2x1_NBits_i0
# Loading work.Mux_4x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_4x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_4x1_NBits_i1
# Loading work.d_ff
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_ff' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3
# Loading work.d_latch
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_latch' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3/d_latch_i0
# Loading work.reg1bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg1bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/Qminus1
# Loading work.reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/M
# Loading work.rca8bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'rca8bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder
# Loading work.fac
# ** Warning: (vsim-3009) [TSCALE] - Module 'fac' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder/fac_i0
# Loading work.counter3bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'counter3bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/counter
# Loading work.control_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'control_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu
# Loading work.add_sub_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'add_sub_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/add_sub_unit
# Loading work.mul_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'mul_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/mul_unit
# Loading work.div_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'div_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/div_unit
# Loading work.reg4bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg4bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/state_reg
# ** Warning: (vsim-3015) top_tb.v(33): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'op_latched_debug'.
#         Region: /top_level_tb/uut
# === TEST BENCH START ===
# FAIL:   20 +   10 =    10, expected     30
# FAIL:   30 -   10 =    30, expected     20
# PASS:    5 *    4 =    20
# FAIL:   296 /  10 =   0 | R:   6, expected  29 | R:   6
# === TEST BENCH END ===
# Break in Module top_level_tb at top_tb.v line 148
# Simulation Breakpoint: Break in Module top_level_tb at top_tb.v line 148
# MACRO ./run_alu.tcl PAUSED at line 21
quit -sim
do run_alu.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module mul_fsm
# 
# Top level modules:
# 	mul_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module div_fsm
# 
# Top level modules:
# 	div_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module add_sub_fsm
# 
# Top level modules:
# 	add_sub_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module arithmetic_unit
# 
# Top level modules:
# 	arithmetic_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module Mux_2x1_NBits
# -- Compiling module Mux_4x1_NBits
# -- Compiling module d_latch
# -- Compiling module d_ff
# -- Compiling module Mux_2x1
# -- Compiling module shift_reg_8
# -- Compiling module shift_reg_16
# 
# Top level modules:
# 	shift_reg_16
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg4bit
# 
# Top level modules:
# 	reg4bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg1bit
# 
# Top level modules:
# 	reg1bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module counter3bit
# 
# Top level modules:
# 	counter3bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fac
# -- Compiling module rca8bit
# 
# Top level modules:
# 	rca8bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module top_level_tb
# 
# Top level modules:
# 	top_level_tb
# vsim work.top_level_tb 
# Loading work.top_level_tb
# Loading work.alu_top
# ** Warning: (vsim-3009) [TSCALE] - Module 'alu_top' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut
# Loading work.arithmetic_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'arithmetic_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit
# Loading work.shift_reg_16
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_16' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ
# Loading work.Mux_2x1
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/Mux_2x1_i0
# Loading work.shift_reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3
# Loading work.Mux_2x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_2x1_NBits_i0
# Loading work.Mux_4x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_4x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_4x1_NBits_i1
# Loading work.d_ff
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_ff' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3
# Loading work.d_latch
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_latch' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3/d_latch_i0
# Loading work.reg1bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg1bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/Qminus1
# Loading work.reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/M
# Loading work.rca8bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'rca8bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder
# Loading work.fac
# ** Warning: (vsim-3009) [TSCALE] - Module 'fac' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder/fac_i0
# Loading work.counter3bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'counter3bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/counter
# Loading work.control_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'control_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu
# Loading work.add_sub_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'add_sub_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/add_sub_unit
# Loading work.mul_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'mul_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/mul_unit
# Loading work.div_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'div_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/div_unit
# Loading work.reg4bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg4bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/state_reg
# ** Warning: (vsim-3015) top_tb.v(33): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'op_latched_debug'.
#         Region: /top_level_tb/uut
# === TEST BENCH START ===
# PASS:   20 +   10 =    30
# PASS:   30 -   10 =    20
# FAIL:    5 *    4 =     0, expected     20
# FAIL:   296 /  10 =  29 | R:   0, expected  29 | R:   6
# === TEST BENCH END ===
# Break in Module top_level_tb at top_tb.v line 148
# Simulation Breakpoint: Break in Module top_level_tb at top_tb.v line 148
# MACRO ./run_alu.tcl PAUSED at line 21
quit -sim
quit -sim
do run_alu.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module mul_fsm
# 
# Top level modules:
# 	mul_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module div_fsm
# 
# Top level modules:
# 	div_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module add_sub_fsm
# 
# Top level modules:
# 	add_sub_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module arithmetic_unit
# 
# Top level modules:
# 	arithmetic_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module Mux_2x1_NBits
# -- Compiling module Mux_4x1_NBits
# -- Compiling module d_latch
# -- Compiling module d_ff
# -- Compiling module Mux_2x1
# -- Compiling module shift_reg_8
# -- Compiling module shift_reg_16
# 
# Top level modules:
# 	shift_reg_16
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg4bit
# 
# Top level modules:
# 	reg4bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg1bit
# 
# Top level modules:
# 	reg1bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module counter3bit
# 
# Top level modules:
# 	counter3bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fac
# -- Compiling module rca8bit
# 
# Top level modules:
# 	rca8bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module top_level_tb
# 
# Top level modules:
# 	top_level_tb
# vsim work.top_level_tb 
# Loading work.top_level_tb
# Loading work.alu_top
# ** Warning: (vsim-3009) [TSCALE] - Module 'alu_top' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut
# Loading work.arithmetic_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'arithmetic_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit
# Loading work.shift_reg_16
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_16' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ
# Loading work.Mux_2x1
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/Mux_2x1_i0
# Loading work.shift_reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3
# Loading work.Mux_2x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_2x1_NBits_i0
# Loading work.Mux_4x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_4x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_4x1_NBits_i1
# Loading work.d_ff
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_ff' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3
# Loading work.d_latch
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_latch' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3/d_latch_i0
# Loading work.reg1bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg1bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/Qminus1
# Loading work.reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/M
# Loading work.rca8bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'rca8bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder
# Loading work.fac
# ** Warning: (vsim-3009) [TSCALE] - Module 'fac' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder/fac_i0
# Loading work.counter3bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'counter3bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/counter
# Loading work.control_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'control_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu
# Loading work.add_sub_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'add_sub_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/add_sub_unit
# Loading work.mul_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'mul_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/mul_unit
# Loading work.div_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'div_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/div_unit
# Loading work.reg4bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg4bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/state_reg
# ** Warning: (vsim-3015) top_tb.v(33): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'op_latched_debug'.
#         Region: /top_level_tb/uut
# === TEST BENCH START ===
# PASS:   20 +   10 =    30
# PASS:   30 -   10 =    20
# FAIL:    5 *    4 =     0, expected     20
# FAIL:   296 /  10 =  29 | R:   0, expected  29 | R:   6
# === TEST BENCH END ===
# Break in Module top_level_tb at top_tb.v line 148
# Simulation Breakpoint: Break in Module top_level_tb at top_tb.v line 148
# MACRO ./run_alu.tcl PAUSED at line 21
quit -sim
do run_alu.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module mul_fsm
# 
# Top level modules:
# 	mul_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module div_fsm
# 
# Top level modules:
# 	div_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module add_sub_fsm
# 
# Top level modules:
# 	add_sub_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module arithmetic_unit
# 
# Top level modules:
# 	arithmetic_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module Mux_2x1_NBits
# -- Compiling module Mux_4x1_NBits
# -- Compiling module d_latch
# -- Compiling module d_ff
# -- Compiling module Mux_2x1
# -- Compiling module shift_reg_8
# -- Compiling module shift_reg_16
# 
# Top level modules:
# 	shift_reg_16
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg4bit
# 
# Top level modules:
# 	reg4bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg1bit
# 
# Top level modules:
# 	reg1bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module counter3bit
# 
# Top level modules:
# 	counter3bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fac
# -- Compiling module rca8bit
# 
# Top level modules:
# 	rca8bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module top_level_tb
# 
# Top level modules:
# 	top_level_tb
# vsim work.top_level_tb 
# Loading work.top_level_tb
# Loading work.alu_top
# ** Warning: (vsim-3009) [TSCALE] - Module 'alu_top' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut
# Loading work.arithmetic_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'arithmetic_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit
# Loading work.shift_reg_16
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_16' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ
# Loading work.Mux_2x1
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/Mux_2x1_i0
# Loading work.shift_reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3
# Loading work.Mux_2x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_2x1_NBits_i0
# Loading work.Mux_4x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_4x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_4x1_NBits_i1
# Loading work.d_ff
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_ff' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3
# Loading work.d_latch
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_latch' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3/d_latch_i0
# Loading work.reg1bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg1bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/Qminus1
# Loading work.reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/M
# Loading work.rca8bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'rca8bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder
# Loading work.fac
# ** Warning: (vsim-3009) [TSCALE] - Module 'fac' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder/fac_i0
# Loading work.counter3bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'counter3bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/counter
# Loading work.control_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'control_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu
# Loading work.add_sub_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'add_sub_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/add_sub_unit
# Loading work.mul_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'mul_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/mul_unit
# Loading work.div_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'div_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/div_unit
# Loading work.reg4bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg4bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/state_reg
# ** Warning: (vsim-3015) top_tb.v(33): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'op_latched_debug'.
#         Region: /top_level_tb/uut
# === TEST BENCH START ===
# FAIL:   20 +   10 =    10, expected     30
# FAIL:   30 -   10 =    30, expected     20
# PASS:    5 *    4 =    20
# FAIL:   296 /  10 =   0 | R:   6, expected  29 | R:   6
# === TEST BENCH END ===
# Break in Module top_level_tb at top_tb.v line 148
# Simulation Breakpoint: Break in Module top_level_tb at top_tb.v line 148
# MACRO ./run_alu.tcl PAUSED at line 21
quit -sim
do run_alu.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module mul_fsm
# 
# Top level modules:
# 	mul_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module div_fsm
# 
# Top level modules:
# 	div_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module add_sub_fsm
# 
# Top level modules:
# 	add_sub_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module arithmetic_unit
# 
# Top level modules:
# 	arithmetic_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module Mux_2x1_NBits
# -- Compiling module Mux_4x1_NBits
# -- Compiling module d_latch
# -- Compiling module d_ff
# -- Compiling module Mux_2x1
# -- Compiling module shift_reg_8
# -- Compiling module shift_reg_16
# 
# Top level modules:
# 	shift_reg_16
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg4bit
# 
# Top level modules:
# 	reg4bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg1bit
# 
# Top level modules:
# 	reg1bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module counter3bit
# 
# Top level modules:
# 	counter3bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fac
# -- Compiling module rca8bit
# 
# Top level modules:
# 	rca8bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module top_level_tb
# 
# Top level modules:
# 	top_level_tb
# vsim work.top_level_tb 
# Loading work.top_level_tb
# Loading work.alu_top
# ** Warning: (vsim-3009) [TSCALE] - Module 'alu_top' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut
# Loading work.arithmetic_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'arithmetic_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit
# Loading work.shift_reg_16
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_16' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ
# Loading work.Mux_2x1
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/Mux_2x1_i0
# Loading work.shift_reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3
# Loading work.Mux_2x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_2x1_NBits_i0
# Loading work.Mux_4x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_4x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_4x1_NBits_i1
# Loading work.d_ff
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_ff' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3
# Loading work.d_latch
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_latch' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3/d_latch_i0
# Loading work.reg1bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg1bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/Qminus1
# Loading work.reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/M
# Loading work.rca8bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'rca8bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder
# Loading work.fac
# ** Warning: (vsim-3009) [TSCALE] - Module 'fac' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder/fac_i0
# Loading work.counter3bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'counter3bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/counter
# Loading work.control_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'control_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu
# Loading work.add_sub_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'add_sub_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/add_sub_unit
# Loading work.mul_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'mul_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/mul_unit
# Loading work.div_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'div_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/div_unit
# Loading work.reg4bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg4bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/state_reg
# ** Warning: (vsim-3015) top_tb.v(33): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'op_latched_debug'.
#         Region: /top_level_tb/uut
# === TEST BENCH START ===
# PASS:   20 +   10 =    30
# PASS:   30 -   10 =    20
# PASS:    5 *    4 =    20
# FAIL:   296 /  10 =   0 | R:   6, expected  29 | R:   6
# === TEST BENCH END ===
# Break in Module top_level_tb at top_tb.v line 148
# Simulation Breakpoint: Break in Module top_level_tb at top_tb.v line 148
# MACRO ./run_alu.tcl PAUSED at line 21
quit -sim
do run_alu.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module mul_fsm
# 
# Top level modules:
# 	mul_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module div_fsm
# 
# Top level modules:
# 	div_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module add_sub_fsm
# 
# Top level modules:
# 	add_sub_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module arithmetic_unit
# 
# Top level modules:
# 	arithmetic_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module Mux_2x1_NBits
# -- Compiling module Mux_4x1_NBits
# -- Compiling module d_latch
# -- Compiling module d_ff
# -- Compiling module Mux_2x1
# -- Compiling module shift_reg_8
# -- Compiling module shift_reg_16
# 
# Top level modules:
# 	shift_reg_16
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg4bit
# 
# Top level modules:
# 	reg4bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg1bit
# 
# Top level modules:
# 	reg1bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module counter3bit
# 
# Top level modules:
# 	counter3bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fac
# -- Compiling module rca8bit
# 
# Top level modules:
# 	rca8bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module top_level_tb
# 
# Top level modules:
# 	top_level_tb
# vsim work.top_level_tb 
# Loading work.top_level_tb
# Loading work.alu_top
# ** Warning: (vsim-3009) [TSCALE] - Module 'alu_top' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut
# Loading work.arithmetic_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'arithmetic_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit
# Loading work.shift_reg_16
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_16' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ
# Loading work.Mux_2x1
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/Mux_2x1_i0
# Loading work.shift_reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3
# Loading work.Mux_2x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_2x1_NBits_i0
# Loading work.Mux_4x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_4x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_4x1_NBits_i1
# Loading work.d_ff
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_ff' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3
# Loading work.d_latch
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_latch' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3/d_latch_i0
# Loading work.reg1bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg1bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/Qminus1
# Loading work.reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/M
# Loading work.rca8bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'rca8bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder
# Loading work.fac
# ** Warning: (vsim-3009) [TSCALE] - Module 'fac' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder/fac_i0
# Loading work.counter3bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'counter3bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/counter
# Loading work.control_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'control_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu
# Loading work.add_sub_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'add_sub_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/add_sub_unit
# Loading work.mul_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'mul_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/mul_unit
# Loading work.div_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'div_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/div_unit
# Loading work.reg4bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg4bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/state_reg
# ** Warning: (vsim-3015) top_tb.v(33): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'op_latched_debug'.
#         Region: /top_level_tb/uut
# === TEST BENCH START ===
# FAIL:   20 +   10 =  7690, expected     30
# FAIL:   30 -   10 =  5150, expected     20
# PASS:    5 *    4 =    20
# FAIL:   296 /  10 =   6 | R:  29, expected  29 | R:   6
# === TEST BENCH END ===
# Break in Module top_level_tb at top_tb.v line 148
# Simulation Breakpoint: Break in Module top_level_tb at top_tb.v line 148
# MACRO ./run_alu.tcl PAUSED at line 21
quit -sim
do run_alu.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module mul_fsm
# 
# Top level modules:
# 	mul_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module div_fsm
# 
# Top level modules:
# 	div_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module add_sub_fsm
# 
# Top level modules:
# 	add_sub_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module arithmetic_unit
# 
# Top level modules:
# 	arithmetic_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module Mux_2x1_NBits
# -- Compiling module Mux_4x1_NBits
# -- Compiling module d_latch
# -- Compiling module d_ff
# -- Compiling module Mux_2x1
# -- Compiling module shift_reg_8
# -- Compiling module shift_reg_16
# 
# Top level modules:
# 	shift_reg_16
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg4bit
# 
# Top level modules:
# 	reg4bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg1bit
# 
# Top level modules:
# 	reg1bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module counter3bit
# 
# Top level modules:
# 	counter3bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fac
# -- Compiling module rca8bit
# 
# Top level modules:
# 	rca8bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module top_level_tb
# ** Error: top_tb.v(57): near "}": syntax error, unexpected '}', expecting ')' or ','
# ** Error: top_tb.v(59): near "}": syntax error, unexpected '}', expecting ')' or ','
# ** Error: D:/modelsim/modelsim/win32aloem/vlog failed.
# Error in macro ./run_alu.tcl line 15
# D:/modelsim/modelsim/win32aloem/vlog failed.
#     while executing
# "vlog top_tb.v"
do run_alu.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module mul_fsm
# 
# Top level modules:
# 	mul_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module div_fsm
# 
# Top level modules:
# 	div_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module add_sub_fsm
# 
# Top level modules:
# 	add_sub_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module arithmetic_unit
# 
# Top level modules:
# 	arithmetic_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module Mux_2x1_NBits
# -- Compiling module Mux_4x1_NBits
# -- Compiling module d_latch
# -- Compiling module d_ff
# -- Compiling module Mux_2x1
# -- Compiling module shift_reg_8
# -- Compiling module shift_reg_16
# 
# Top level modules:
# 	shift_reg_16
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg4bit
# 
# Top level modules:
# 	reg4bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg1bit
# 
# Top level modules:
# 	reg1bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module counter3bit
# 
# Top level modules:
# 	counter3bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fac
# -- Compiling module rca8bit
# 
# Top level modules:
# 	rca8bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module top_level_tb
# ** Error: top_tb.v(57): near ",": syntax error, unexpected ',', expecting '}'
# ** Error: top_tb.v(59): near "}": syntax error, unexpected '}', expecting ')' or ','
# ** Error: D:/modelsim/modelsim/win32aloem/vlog failed.
# Error in macro ./run_alu.tcl line 15
# D:/modelsim/modelsim/win32aloem/vlog failed.
#     while executing
# "vlog top_tb.v"
do run_alu.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module mul_fsm
# 
# Top level modules:
# 	mul_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module div_fsm
# 
# Top level modules:
# 	div_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module add_sub_fsm
# 
# Top level modules:
# 	add_sub_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module arithmetic_unit
# 
# Top level modules:
# 	arithmetic_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module Mux_2x1_NBits
# -- Compiling module Mux_4x1_NBits
# -- Compiling module d_latch
# -- Compiling module d_ff
# -- Compiling module Mux_2x1
# -- Compiling module shift_reg_8
# -- Compiling module shift_reg_16
# 
# Top level modules:
# 	shift_reg_16
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg4bit
# 
# Top level modules:
# 	reg4bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg1bit
# 
# Top level modules:
# 	reg1bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module counter3bit
# 
# Top level modules:
# 	counter3bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fac
# -- Compiling module rca8bit
# 
# Top level modules:
# 	rca8bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module top_level_tb
# ** Error: top_tb.v(57): near ",": syntax error, unexpected ',', expecting '}'
# ** Error: top_tb.v(59): near ",": syntax error, unexpected ',', expecting '}'
# ** Error: D:/modelsim/modelsim/win32aloem/vlog failed.
# Error in macro ./run_alu.tcl line 15
# D:/modelsim/modelsim/win32aloem/vlog failed.
#     while executing
# "vlog top_tb.v"
do run_alu.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module mul_fsm
# 
# Top level modules:
# 	mul_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module div_fsm
# 
# Top level modules:
# 	div_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module add_sub_fsm
# 
# Top level modules:
# 	add_sub_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module arithmetic_unit
# 
# Top level modules:
# 	arithmetic_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module Mux_2x1_NBits
# -- Compiling module Mux_4x1_NBits
# -- Compiling module d_latch
# -- Compiling module d_ff
# -- Compiling module Mux_2x1
# -- Compiling module shift_reg_8
# -- Compiling module shift_reg_16
# 
# Top level modules:
# 	shift_reg_16
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg4bit
# 
# Top level modules:
# 	reg4bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg1bit
# 
# Top level modules:
# 	reg1bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module counter3bit
# 
# Top level modules:
# 	counter3bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fac
# -- Compiling module rca8bit
# 
# Top level modules:
# 	rca8bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module top_level_tb
# 
# Top level modules:
# 	top_level_tb
# vsim work.top_level_tb 
# Loading work.top_level_tb
# Loading work.alu_top
# ** Warning: (vsim-3009) [TSCALE] - Module 'alu_top' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut
# Loading work.arithmetic_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'arithmetic_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit
# Loading work.shift_reg_16
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_16' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ
# Loading work.Mux_2x1
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/Mux_2x1_i0
# Loading work.shift_reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3
# Loading work.Mux_2x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_2x1_NBits_i0
# Loading work.Mux_4x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_4x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_4x1_NBits_i1
# Loading work.d_ff
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_ff' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3
# Loading work.d_latch
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_latch' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3/d_latch_i0
# Loading work.reg1bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg1bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/Qminus1
# Loading work.reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/M
# Loading work.rca8bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'rca8bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder
# Loading work.fac
# ** Warning: (vsim-3009) [TSCALE] - Module 'fac' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder/fac_i0
# Loading work.counter3bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'counter3bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/counter
# Loading work.control_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'control_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu
# Loading work.add_sub_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'add_sub_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/add_sub_unit
# Loading work.mul_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'mul_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/mul_unit
# Loading work.div_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'div_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/div_unit
# Loading work.reg4bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg4bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/state_reg
# ** Warning: (vsim-3015) top_tb.v(33): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'op_latched_debug'.
#         Region: /top_level_tb/uut
# === TEST BENCH START ===
# FAIL:   20 +   10 =    30, expected     30
# FAIL:   30 -   10 =  5150, expected     20
# PASS:    5 *    4 =    20
# FAIL:   296 /  10 =   6 | R:  29, expected  29 | R:   6
# === TEST BENCH END ===
# Break in Module top_level_tb at top_tb.v line 148
# Simulation Breakpoint: Break in Module top_level_tb at top_tb.v line 148
# MACRO ./run_alu.tcl PAUSED at line 21
quit -sim
do run_alu.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module mul_fsm
# 
# Top level modules:
# 	mul_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module div_fsm
# 
# Top level modules:
# 	div_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module add_sub_fsm
# 
# Top level modules:
# 	add_sub_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module arithmetic_unit
# 
# Top level modules:
# 	arithmetic_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module Mux_2x1_NBits
# -- Compiling module Mux_4x1_NBits
# -- Compiling module d_latch
# -- Compiling module d_ff
# -- Compiling module Mux_2x1
# -- Compiling module shift_reg_8
# -- Compiling module shift_reg_16
# 
# Top level modules:
# 	shift_reg_16
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg4bit
# 
# Top level modules:
# 	reg4bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg1bit
# 
# Top level modules:
# 	reg1bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module counter3bit
# 
# Top level modules:
# 	counter3bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fac
# -- Compiling module rca8bit
# 
# Top level modules:
# 	rca8bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module top_level_tb
# 
# Top level modules:
# 	top_level_tb
# vsim work.top_level_tb 
# Loading work.top_level_tb
# Loading work.alu_top
# ** Warning: (vsim-3009) [TSCALE] - Module 'alu_top' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut
# Loading work.arithmetic_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'arithmetic_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit
# Loading work.shift_reg_16
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_16' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ
# Loading work.Mux_2x1
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/Mux_2x1_i0
# Loading work.shift_reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3
# Loading work.Mux_2x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_2x1_NBits_i0
# Loading work.Mux_4x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_4x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_4x1_NBits_i1
# Loading work.d_ff
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_ff' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3
# Loading work.d_latch
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_latch' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3/d_latch_i0
# Loading work.reg1bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg1bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/Qminus1
# Loading work.reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/M
# Loading work.rca8bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'rca8bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder
# Loading work.fac
# ** Warning: (vsim-3009) [TSCALE] - Module 'fac' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder/fac_i0
# Loading work.counter3bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'counter3bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/counter
# Loading work.control_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'control_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu
# Loading work.add_sub_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'add_sub_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/add_sub_unit
# Loading work.mul_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'mul_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/mul_unit
# Loading work.div_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'div_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/div_unit
# Loading work.reg4bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg4bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/state_reg
# ** Warning: (vsim-3015) top_tb.v(33): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'op_latched_debug'.
#         Region: /top_level_tb/uut
# === TEST BENCH START ===
# PASS:   20 +   10 =    30
# PASS:   10 +   30 =    20
# PASS:    5 *    4 =    20
# FAIL:   296 /  10 =   6 | R:  29, expected  29 | R:   6
# === TEST BENCH END ===
# Break in Module top_level_tb at top_tb.v line 148
# Simulation Breakpoint: Break in Module top_level_tb at top_tb.v line 148
# MACRO ./run_alu.tcl PAUSED at line 21
quit -sim
do run_alu.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module mul_fsm
# 
# Top level modules:
# 	mul_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module div_fsm
# 
# Top level modules:
# 	div_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module add_sub_fsm
# 
# Top level modules:
# 	add_sub_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module arithmetic_unit
# 
# Top level modules:
# 	arithmetic_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module Mux_2x1_NBits
# -- Compiling module Mux_4x1_NBits
# -- Compiling module d_latch
# -- Compiling module d_ff
# -- Compiling module Mux_2x1
# -- Compiling module shift_reg_8
# -- Compiling module shift_reg_16
# 
# Top level modules:
# 	shift_reg_16
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg4bit
# 
# Top level modules:
# 	reg4bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg1bit
# 
# Top level modules:
# 	reg1bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module counter3bit
# 
# Top level modules:
# 	counter3bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fac
# -- Compiling module rca8bit
# 
# Top level modules:
# 	rca8bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module top_level_tb
# 
# Top level modules:
# 	top_level_tb
# vsim work.top_level_tb 
# Loading work.top_level_tb
# Loading work.alu_top
# ** Warning: (vsim-3009) [TSCALE] - Module 'alu_top' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut
# Loading work.arithmetic_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'arithmetic_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit
# Loading work.shift_reg_16
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_16' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ
# Loading work.Mux_2x1
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/Mux_2x1_i0
# Loading work.shift_reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3
# Loading work.Mux_2x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_2x1_NBits_i0
# Loading work.Mux_4x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_4x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_4x1_NBits_i1
# Loading work.d_ff
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_ff' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3
# Loading work.d_latch
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_latch' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3/d_latch_i0
# Loading work.reg1bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg1bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/Qminus1
# Loading work.reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/M
# Loading work.rca8bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'rca8bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder
# Loading work.fac
# ** Warning: (vsim-3009) [TSCALE] - Module 'fac' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder/fac_i0
# Loading work.counter3bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'counter3bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/counter
# Loading work.control_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'control_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu
# Loading work.add_sub_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'add_sub_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/add_sub_unit
# Loading work.mul_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'mul_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/mul_unit
# Loading work.div_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'div_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/div_unit
# Loading work.reg4bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg4bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/state_reg
# ** Warning: (vsim-3015) top_tb.v(33): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'op_latched_debug'.
#         Region: /top_level_tb/uut
# === TEST BENCH START ===
# PASS:   20 +   10 =    30
# PASS:   10 +   30 =    20
# PASS:    5 *    4 =    20
# FAIL:   296 /  10 = 149 | R: 190, expected  29 | R:   6
# === TEST BENCH END ===
# Break in Module top_level_tb at top_tb.v line 148
# Simulation Breakpoint: Break in Module top_level_tb at top_tb.v line 148
# MACRO ./run_alu.tcl PAUSED at line 21
quit -sim
do run_alu.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module mul_fsm
# 
# Top level modules:
# 	mul_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module div_fsm
# 
# Top level modules:
# 	div_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module add_sub_fsm
# 
# Top level modules:
# 	add_sub_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module arithmetic_unit
# 
# Top level modules:
# 	arithmetic_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module Mux_2x1_NBits
# -- Compiling module Mux_4x1_NBits
# -- Compiling module d_latch
# -- Compiling module d_ff
# -- Compiling module Mux_2x1
# -- Compiling module shift_reg_8
# -- Compiling module shift_reg_16
# 
# Top level modules:
# 	shift_reg_16
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg4bit
# 
# Top level modules:
# 	reg4bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg1bit
# 
# Top level modules:
# 	reg1bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module counter3bit
# 
# Top level modules:
# 	counter3bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fac
# -- Compiling module rca8bit
# 
# Top level modules:
# 	rca8bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module top_level_tb
# 
# Top level modules:
# 	top_level_tb
# vsim work.top_level_tb 
# Loading work.top_level_tb
# Loading work.alu_top
# ** Warning: (vsim-3009) [TSCALE] - Module 'alu_top' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut
# Loading work.arithmetic_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'arithmetic_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit
# Loading work.shift_reg_16
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_16' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ
# Loading work.Mux_2x1
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/Mux_2x1_i0
# Loading work.shift_reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3
# Loading work.Mux_2x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_2x1_NBits_i0
# Loading work.Mux_4x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_4x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_4x1_NBits_i1
# Loading work.d_ff
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_ff' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3
# Loading work.d_latch
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_latch' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3/d_latch_i0
# Loading work.reg1bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg1bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/Qminus1
# Loading work.reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/M
# Loading work.rca8bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'rca8bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder
# Loading work.fac
# ** Warning: (vsim-3009) [TSCALE] - Module 'fac' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder/fac_i0
# Loading work.counter3bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'counter3bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/counter
# Loading work.control_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'control_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu
# Loading work.add_sub_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'add_sub_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/add_sub_unit
# Loading work.mul_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'mul_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/mul_unit
# Loading work.div_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'div_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/div_unit
# Loading work.reg4bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg4bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/state_reg
# ** Warning: (vsim-3015) top_tb.v(33): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'op_latched_debug'.
#         Region: /top_level_tb/uut
# === TEST BENCH START ===
# PASS:   20 +   10 =    30
# PASS:   10 +   30 =    20
# PASS:    5 *    4 =    20
# FAIL:   296 /  10 =   6 | R:  29, expected  29 | R:   6
# === TEST BENCH END ===
# Break in Module top_level_tb at top_tb.v line 148
# Simulation Breakpoint: Break in Module top_level_tb at top_tb.v line 148
# MACRO ./run_alu.tcl PAUSED at line 21
quit -sim
do run_alu.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module mul_fsm
# 
# Top level modules:
# 	mul_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module div_fsm
# 
# Top level modules:
# 	div_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module add_sub_fsm
# 
# Top level modules:
# 	add_sub_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module arithmetic_unit
# 
# Top level modules:
# 	arithmetic_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module Mux_2x1_NBits
# -- Compiling module Mux_4x1_NBits
# -- Compiling module d_latch
# -- Compiling module d_ff
# -- Compiling module Mux_2x1
# -- Compiling module shift_reg_8
# -- Compiling module shift_reg_16
# 
# Top level modules:
# 	shift_reg_16
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg4bit
# 
# Top level modules:
# 	reg4bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg1bit
# 
# Top level modules:
# 	reg1bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module counter3bit
# 
# Top level modules:
# 	counter3bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fac
# -- Compiling module rca8bit
# 
# Top level modules:
# 	rca8bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module top_level_tb
# 
# Top level modules:
# 	top_level_tb
# vsim work.top_level_tb 
# Loading work.top_level_tb
# Loading work.alu_top
# ** Warning: (vsim-3009) [TSCALE] - Module 'alu_top' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut
# Loading work.arithmetic_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'arithmetic_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit
# Loading work.shift_reg_16
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_16' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ
# Loading work.Mux_2x1
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/Mux_2x1_i0
# Loading work.shift_reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3
# Loading work.Mux_2x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_2x1_NBits_i0
# Loading work.Mux_4x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_4x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_4x1_NBits_i1
# Loading work.d_ff
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_ff' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3
# Loading work.d_latch
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_latch' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3/d_latch_i0
# Loading work.reg1bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg1bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/Qminus1
# Loading work.reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/M
# Loading work.rca8bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'rca8bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder
# Loading work.fac
# ** Warning: (vsim-3009) [TSCALE] - Module 'fac' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder/fac_i0
# Loading work.counter3bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'counter3bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/counter
# Loading work.control_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'control_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu
# Loading work.add_sub_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'add_sub_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/add_sub_unit
# Loading work.mul_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'mul_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/mul_unit
# Loading work.div_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'div_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/div_unit
# Loading work.reg4bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg4bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/state_reg
# ** Warning: (vsim-3015) top_tb.v(33): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'op_latched_debug'.
#         Region: /top_level_tb/uut
# === TEST BENCH START ===
# PASS:   20 +   10 =    30
# PASS:   10 +   30 =    20
# PASS:    5 *    4 =    20
# PASS:   296 /  10 =   6 | R:  29
# === TEST BENCH END ===
# Break in Module top_level_tb at top_tb.v line 148
# Simulation Breakpoint: Break in Module top_level_tb at top_tb.v line 148
# MACRO ./run_alu.tcl PAUSED at line 21
quit -sim
do run_alu.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module mul_fsm
# 
# Top level modules:
# 	mul_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module div_fsm
# 
# Top level modules:
# 	div_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module add_sub_fsm
# 
# Top level modules:
# 	add_sub_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module arithmetic_unit
# 
# Top level modules:
# 	arithmetic_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module Mux_2x1_NBits
# -- Compiling module Mux_4x1_NBits
# -- Compiling module d_latch
# -- Compiling module d_ff
# -- Compiling module Mux_2x1
# -- Compiling module shift_reg_8
# -- Compiling module shift_reg_16
# 
# Top level modules:
# 	shift_reg_16
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg4bit
# 
# Top level modules:
# 	reg4bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg1bit
# 
# Top level modules:
# 	reg1bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module counter3bit
# 
# Top level modules:
# 	counter3bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fac
# -- Compiling module rca8bit
# 
# Top level modules:
# 	rca8bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module top_level_tb
# 
# Top level modules:
# 	top_level_tb
# vsim work.top_level_tb 
# Loading work.top_level_tb
# Loading work.alu_top
# ** Warning: (vsim-3009) [TSCALE] - Module 'alu_top' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut
# Loading work.arithmetic_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'arithmetic_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit
# Loading work.shift_reg_16
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_16' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ
# Loading work.Mux_2x1
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/Mux_2x1_i0
# Loading work.shift_reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3
# Loading work.Mux_2x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_2x1_NBits_i0
# Loading work.Mux_4x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_4x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_4x1_NBits_i1
# Loading work.d_ff
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_ff' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3
# Loading work.d_latch
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_latch' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3/d_latch_i0
# Loading work.reg1bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg1bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/Qminus1
# Loading work.reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/M
# Loading work.rca8bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'rca8bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder
# Loading work.fac
# ** Warning: (vsim-3009) [TSCALE] - Module 'fac' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder/fac_i0
# Loading work.counter3bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'counter3bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/counter
# Loading work.control_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'control_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu
# Loading work.add_sub_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'add_sub_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/add_sub_unit
# Loading work.mul_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'mul_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/mul_unit
# Loading work.div_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'div_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/div_unit
# Loading work.reg4bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg4bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/state_reg
# ** Warning: (vsim-3015) top_tb.v(33): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'op_latched_debug'.
#         Region: /top_level_tb/uut
# === TEST BENCH START ===
# PASS:   20 +   10 =    30
# PASS:   10 +   30 =    20
# PASS:    5 *    4 =    20
# PASS:   296 /  10 =  29 | R:   6
# === TEST BENCH END ===
# Break in Module top_level_tb at top_tb.v line 148
# Simulation Breakpoint: Break in Module top_level_tb at top_tb.v line 148
# MACRO ./run_alu.tcl PAUSED at line 21
quit -sim
do run_alu.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module mul_fsm
# 
# Top level modules:
# 	mul_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module div_fsm
# 
# Top level modules:
# 	div_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module add_sub_fsm
# 
# Top level modules:
# 	add_sub_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module arithmetic_unit
# 
# Top level modules:
# 	arithmetic_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module Mux_2x1_NBits
# -- Compiling module Mux_4x1_NBits
# -- Compiling module d_latch
# -- Compiling module d_ff
# -- Compiling module Mux_2x1
# -- Compiling module shift_reg_8
# -- Compiling module shift_reg_16
# 
# Top level modules:
# 	shift_reg_16
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg4bit
# 
# Top level modules:
# 	reg4bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg1bit
# 
# Top level modules:
# 	reg1bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module counter3bit
# 
# Top level modules:
# 	counter3bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fac
# -- Compiling module rca8bit
# 
# Top level modules:
# 	rca8bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module top_level_tb
# 
# Top level modules:
# 	top_level_tb
# vsim work.top_level_tb 
# Loading work.top_level_tb
# Loading work.alu_top
# ** Warning: (vsim-3009) [TSCALE] - Module 'alu_top' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut
# Loading work.arithmetic_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'arithmetic_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit
# Loading work.shift_reg_16
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_16' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ
# Loading work.Mux_2x1
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/Mux_2x1_i0
# Loading work.shift_reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3
# Loading work.Mux_2x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_2x1_NBits_i0
# Loading work.Mux_4x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_4x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_4x1_NBits_i1
# Loading work.d_ff
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_ff' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3
# Loading work.d_latch
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_latch' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3/d_latch_i0
# Loading work.reg1bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg1bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/Qminus1
# Loading work.reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/M
# Loading work.rca8bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'rca8bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder
# Loading work.fac
# ** Warning: (vsim-3009) [TSCALE] - Module 'fac' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder/fac_i0
# Loading work.counter3bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'counter3bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/counter
# Loading work.control_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'control_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu
# Loading work.add_sub_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'add_sub_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/add_sub_unit
# Loading work.mul_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'mul_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/mul_unit
# Loading work.div_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'div_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/div_unit
# Loading work.reg4bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg4bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/state_reg
# ** Warning: (vsim-3015) top_tb.v(33): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'op_latched_debug'.
#         Region: /top_level_tb/uut
# === TEST BENCH START ===
# PASS:   20 +   10 =    30
# PASS:   10 +   30 =    20
# PASS:    5 *    4 =    20
# PASS:  1000 /  12 =  83 | R:   4
# === TEST BENCH END ===
# Break in Module top_level_tb at top_tb.v line 148
# Simulation Breakpoint: Break in Module top_level_tb at top_tb.v line 148
# MACRO ./run_alu.tcl PAUSED at line 21
quit -sim
do run_alu.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module mul_fsm
# 
# Top level modules:
# 	mul_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module div_fsm
# 
# Top level modules:
# 	div_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module add_sub_fsm
# 
# Top level modules:
# 	add_sub_fsm
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module arithmetic_unit
# 
# Top level modules:
# 	arithmetic_unit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module Mux_2x1_NBits
# -- Compiling module Mux_4x1_NBits
# -- Compiling module d_latch
# -- Compiling module d_ff
# -- Compiling module Mux_2x1
# -- Compiling module shift_reg_8
# -- Compiling module shift_reg_16
# 
# Top level modules:
# 	shift_reg_16
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg4bit
# 
# Top level modules:
# 	reg4bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module reg1bit
# 
# Top level modules:
# 	reg1bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module counter3bit
# 
# Top level modules:
# 	counter3bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fac
# -- Compiling module rca8bit
# 
# Top level modules:
# 	rca8bit
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module top_level_tb
# 
# Top level modules:
# 	top_level_tb
# vsim work.top_level_tb 
# Loading work.top_level_tb
# Loading work.alu_top
# ** Warning: (vsim-3009) [TSCALE] - Module 'alu_top' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut
# Loading work.arithmetic_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'arithmetic_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit
# Loading work.shift_reg_16
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_16' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ
# Loading work.Mux_2x1
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/Mux_2x1_i0
# Loading work.shift_reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'shift_reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3
# Loading work.Mux_2x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_2x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_2x1_NBits_i0
# Loading work.Mux_4x1_NBits
# ** Warning: (vsim-3009) [TSCALE] - Module 'Mux_4x1_NBits' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/Mux_4x1_NBits_i1
# Loading work.d_ff
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_ff' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3
# Loading work.d_latch
# ** Warning: (vsim-3009) [TSCALE] - Module 'd_latch' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/AQ/shift_reg_8_i3/d_ff_i3/d_latch_i0
# Loading work.reg1bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg1bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/Qminus1
# Loading work.reg_8
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg_8' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/M
# Loading work.rca8bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'rca8bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder
# Loading work.fac
# ** Warning: (vsim-3009) [TSCALE] - Module 'fac' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/adder/fac_i0
# Loading work.counter3bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'counter3bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/arith_unit/counter
# Loading work.control_unit
# ** Warning: (vsim-3009) [TSCALE] - Module 'control_unit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu
# Loading work.add_sub_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'add_sub_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/add_sub_unit
# Loading work.mul_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'mul_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/mul_unit
# Loading work.div_fsm
# ** Warning: (vsim-3009) [TSCALE] - Module 'div_fsm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/div_unit
# Loading work.reg4bit
# ** Warning: (vsim-3009) [TSCALE] - Module 'reg4bit' does not have a `timescale directive in effect, but previous modules do.
#         Region: /top_level_tb/uut/cu/state_reg
# ** Warning: (vsim-3015) top_tb.v(33): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'op_latched_debug'.
#         Region: /top_level_tb/uut
# === TEST BENCH START ===
# PASS:   20 +   10 =    30
# PASS:   10 +   30 =    20
# PASS:    5 *    4 =    20
# PASS:  1000 /  12 =  83 | R:   4
# === TEST BENCH END ===
# Break in Module top_level_tb at top_tb.v line 148
# Simulation Breakpoint: Break in Module top_level_tb at top_tb.v line 148
# MACRO ./run_alu.tcl PAUSED at line 21
quit -sim
