Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri Oct 19 17:46:14 2018
| Host         : ispc2016 running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xcku040
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    68 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              87 |           21 |
| Yes          | No                    | No                     |              19 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1273 |          506 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                                                Enable Signal                                                |                                                   Set/Reset Signal                                                   | Slice Load Count | Bel Load Count |
+-------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                              | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/state[2]_i_1_n_0                                                                   | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                0 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                      |                                                                                                                      |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel                                          | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/io_state[2]_i_1_n_0                                                                |                                                                                                                      |                0 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        |                                                                                                                      |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                             | design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                             | design_1_i/f_core_0/inst/stenablereg_a[3]_i_1_n_0                                                                    |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                      | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                             | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                             | design_1_i/rst_clk_wiz_0_100M/U0/SEQ/seq_clr                                                                         |                0 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                             | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                             | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/io_wdata[31]_i_1_n_0                                                               | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                           |                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr |                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                               | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/w_data_a_reg[15]                                                                   | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                5 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/w_data_a_reg[7]                                                                    | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/w_data_a_reg[23]                                                                   | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/w_data_b_reg[7]_i_1_n_0                                                            | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/w_data_b_reg[15]_i_1_n_0                                                           | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                0 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/w_data_b_reg[23]_i_1_n_0                                                           | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                0 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/w_data_a_reg[31]                                                                   | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                1 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/opinst[2]_i_1_n_0                                                                  |                                                                                                                      |                2 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/pc[12]_i_1_n_0                                                                     | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                5 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/rs2[31]_i_2_n_0                                                                    | design_1_i/f_core_0/inst/rs2[12]_i_1_n_0                                                                             |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/is_arith_i_1_n_0                                                                   | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                6 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/rs1[14]_i_2_n_0                                                                    | design_1_i/f_core_0/inst/rs1[14]_i_1_n_0                                                                             |                5 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/rs2[31]_i_2_n_0                                                                    | design_1_i/f_core_0/inst/rs2[31]_i_1_n_0                                                                             |                4 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/rs1[14]_i_2_n_0                                                                    | design_1_i/f_core_0/inst/rs1[11]_i_1_n_0                                                                             |                5 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/pcrs2                                                                              | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                3 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/movepc                                                                             | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                4 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/mainreg[9][31]_i_1_n_0                                                             | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/mainreg[4][31]_i_1_n_0                                                             | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               16 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/mainreg[29][31]_i_1_n_0                                                            | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/mainreg[26][31]_i_1_n_0                                                            | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               16 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/rslt[31]_i_1_n_0                                                                   | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               22 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/mainreg[25][31]_i_1_n_0                                                            | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               15 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/mainreg[31][31]_i_1_n_0                                                            | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/mainreg[8][31]_i_1_n_0                                                             | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                3 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/mainreg[28][31]_i_1_n_0                                                            | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/mainreg[27][31]_i_1_n_0                                                            | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/mainreg[3][31]_i_1_n_0                                                             | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               15 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/mainreg[12][31]_i_1_n_0                                                            | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               22 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/mainreg[11][31]_i_1_n_0                                                            | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               27 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/mainreg[13][31]_i_1_n_0                                                            | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               23 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/mainreg[15][31]_i_1_n_0                                                            | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/mainreg[14][31]_i_1_n_0                                                            | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               14 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/mainreg[17][31]_i_1_n_0                                                            | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               19 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/mainreg[18][31]_i_1_n_0                                                            | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/mainreg[16][31]_i_1_n_0                                                            | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               20 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/mainreg[24][31]_i_1_n_0                                                            | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/mainreg[23][31]_i_1_n_0                                                            | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/mainreg[22][31]_i_1_n_0                                                            | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/mainreg[21][31]_i_1_n_0                                                            | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/mainreg[10][31]_i_1_n_0                                                            | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               23 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/mainreg[19][31]_i_1_n_0                                                            | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               20 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/mainreg[1][31]_i_1_n_0                                                             | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               17 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/mainreg[20][31]_i_1_n_0                                                            | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               14 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/mainreg[30][31]_i_1_n_0                                                            | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/mainreg[7][31]_i_1_n_0                                                             | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/mainreg[6][31]_i_1_n_0                                                             | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/mainreg[5][31]_i_1_n_0                                                             | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/f_core_0/inst/mainreg[2][31]_i_1_n_0                                                             | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               20 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                             |                                                                                                                      |               12 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                             | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                               |               13 |             61 |
+-------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 3      |                     4 |
| 4      |                     4 |
| 6      |                     4 |
| 8      |                    11 |
| 10     |                     1 |
| 11     |                     1 |
| 13     |                     2 |
| 14     |                     1 |
| 16+    |                    39 |
+--------+-----------------------+


