

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_1.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
2527096da86ea1fae27c2d88ad84fa69  /home/grads/nvv5143/Fall_2021/CSE_530_Comp_Arch/project_1/mat_mul.o
Extracting PTX file and ptxas options    1: mat_mul.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/grads/nvv5143/Fall_2021/CSE_530_Comp_Arch/project_1/mat_mul.o
self exe links to: /home/grads/nvv5143/Fall_2021/CSE_530_Comp_Arch/project_1/mat_mul.o
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/grads/nvv5143/Fall_2021/CSE_530_Comp_Arch/project_1/mat_mul.o
Running md5sum using "md5sum /home/grads/nvv5143/Fall_2021/CSE_530_Comp_Arch/project_1/mat_mul.o "
self exe links to: /home/grads/nvv5143/Fall_2021/CSE_530_Comp_Arch/project_1/mat_mul.o
Extracting specific PTX file named mat_mul.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z11mult_matrixPA325_iS0_S0_ : hostFun 0x0x401039, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing mat_mul.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z11mult_matrixPA325_iS0_S0_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mat_mul.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mat_mul.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z11mult_matrixPA325_iS0_S0_' : regs=14, lmem=0, smem=0, cmem=344
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe7e0ca2b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe7e0ca2b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe7e0ca2a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x401039 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11mult_matrixPA325_iS0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11mult_matrixPA325_iS0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11mult_matrixPA325_iS0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11mult_matrixPA325_iS0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11mult_matrixPA325_iS0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11mult_matrixPA325_iS0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z11mult_matrixPA325_iS0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (mat_mul.1.sm_30.ptx:40) @!%p3 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (mat_mul.1.sm_30.ptx:116) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x078 (mat_mul.1.sm_30.ptx:41) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x080 (mat_mul.1.sm_30.ptx:44) cvta.to.global.u64 %rd11, %rd9;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x298 (mat_mul.1.sm_30.ptx:113) @%p4 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (mat_mul.1.sm_30.ptx:116) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11mult_matrixPA325_iS0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11mult_matrixPA325_iS0_S0_'.
GPGPU-Sim PTX: pushing kernel '_Z11mult_matrixPA325_iS0_S0_' to stream 0, gridDim= (11,11,1) blockDim = (32,32,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11mult_matrixPA325_iS0_S0_'
Destroy streams for kernel 1: size 0
kernel_name = _Z11mult_matrixPA325_iS0_S0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 14880474
gpu_sim_insn = 153554339
gpu_ipc =      10.3192
gpu_tot_sim_cycle = 14880474
gpu_tot_sim_insn = 153554339
gpu_tot_ipc =      10.3192
gpu_tot_issued_cta = 121
gpu_occupancy = 40.2389% 
gpu_tot_occupancy = 40.2389% 
max_total_param_size = 0
gpu_stall_dramfull = 34555301
gpu_stall_icnt2sh    = 57215388
partiton_level_parallism =       3.4239
partiton_level_parallism_total  =       3.4239
partiton_level_parallism_util =       3.7161
partiton_level_parallism_util_total  =       3.7161
L2_BW  =     151.7582 GB/Sec
L2_BW_total  =     151.7582 GB/Sec
gpu_total_sim_rate=21306

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2644598
	L1I_total_cache_misses = 1033
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4388274, Miss = 3150267, Miss_rate = 0.718, Pending_hits = 191213, Reservation_fails = 8937715
	L1D_cache_core[1]: Access = 4968288, Miss = 3553699, Miss_rate = 0.715, Pending_hits = 238467, Reservation_fails = 9602535
	L1D_cache_core[2]: Access = 4388274, Miss = 3163202, Miss_rate = 0.721, Pending_hits = 192046, Reservation_fails = 9067590
	L1D_cache_core[3]: Access = 4739168, Miss = 3519546, Miss_rate = 0.743, Pending_hits = 198135, Reservation_fails = 9543739
	L1D_cache_core[4]: Access = 4853728, Miss = 3485675, Miss_rate = 0.718, Pending_hits = 232472, Reservation_fails = 9601470
	L1D_cache_core[5]: Access = 4273714, Miss = 3118322, Miss_rate = 0.730, Pending_hits = 185725, Reservation_fails = 8984089
	L1D_cache_core[6]: Access = 4739168, Miss = 3516129, Miss_rate = 0.742, Pending_hits = 201500, Reservation_fails = 9976084
	L1D_cache_core[7]: Access = 4739168, Miss = 3487306, Miss_rate = 0.736, Pending_hits = 208076, Reservation_fails = 9401129
	L1D_cache_core[8]: Access = 4406174, Miss = 3175513, Miss_rate = 0.721, Pending_hits = 195240, Reservation_fails = 8754790
	L1D_cache_core[9]: Access = 4853728, Miss = 3482890, Miss_rate = 0.718, Pending_hits = 227704, Reservation_fails = 9451581
	L1D_cache_core[10]: Access = 4853728, Miss = 3558933, Miss_rate = 0.733, Pending_hits = 206896, Reservation_fails = 9707600
	L1D_cache_core[11]: Access = 4388274, Miss = 3133184, Miss_rate = 0.714, Pending_hits = 198003, Reservation_fails = 8854575
	L1D_cache_core[12]: Access = 4739168, Miss = 3463732, Miss_rate = 0.731, Pending_hits = 219226, Reservation_fails = 9686712
	L1D_cache_core[13]: Access = 4739168, Miss = 3453491, Miss_rate = 0.729, Pending_hits = 209134, Reservation_fails = 9519604
	L1D_cache_core[14]: Access = 4853728, Miss = 3513403, Miss_rate = 0.724, Pending_hits = 225323, Reservation_fails = 9582493
	L1D_total_cache_accesses = 69923750
	L1D_total_cache_misses = 50775292
	L1D_total_cache_miss_rate = 0.7262
	L1D_total_cache_pending_hits = 3129160
	L1D_total_cache_reservation_fails = 140671706
	L1D_cache_data_port_util = 0.074
	L1D_cache_fill_port_util = 0.077
L1C_cache:
	L1C_total_cache_accesses = 11616
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0413
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15968250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3006001
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16621374
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 139630693
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11136
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 51048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 123159
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 34153918
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1041013
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2643565
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1033
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 35595625
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 11616
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 34328125
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2644598

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 127256306
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 413754
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 10459164
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1501469
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1041013
ctas_completed 121, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
13077, 13077, 13077, 13077, 13077, 10203, 10203, 10203, 10203, 10203, 10203, 10203, 10203, 10203, 10203, 10203, 10203, 10203, 10203, 10203, 10203, 10203, 10203, 10203, 10203, 10203, 10203, 10203, 10203, 10203, 10203, 10203, 
gpgpu_n_tot_thrd_icount = 166375264
gpgpu_n_tot_w_icount = 5199227
gpgpu_n_stall_shd_mem = 206154845
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16621374
gpgpu_n_mem_write_global = 34328125
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 68761875
gpgpu_n_store_insn = 34328125
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 371712
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 139716906
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 66434550
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:389788333	W0_Idle:338851	W0_Scoreboard:35928093	W1:0	W2:0	W3:0	W4:0	W5:467025	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4732202
single_issue_nums: WS0:2607517	WS1:2591710	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 132970992 {8:16621374,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1373125000 {40:34328125,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2659419840 {40:66485496,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 274625000 {8:34328125,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1777 
max_icnt2mem_latency = 1568 
maxmrqlatency = 458 
max_icnt2sh_latency = 404 
averagemflatency = 446 
avg_icnt2mem_latency = 86 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 114 
mrq_lat_table:4422947 	2281410 	863136 	402377 	2990627 	233462 	26986 	2671 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15194771 	51567430 	33676806 	374644 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	44 	43 	16 	18023647 	8293633 	12440194 	10378367 	1809989 	3671 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	597916 	1633656 	2687391 	5573964 	53119936 	37156760 	44028 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	366 	28322 	1071 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        60       156       132       212       196       268       316       236       276       216       204       172       220       216       256 
dram[1]:        60        52       232       140       148       160       256       236       292       216       356       212       240       208       188       240 
dram[2]:        64        72       164       124       176       168       304       296       228       223       252       204       228       208       188       196 
dram[3]:        68        64       160       152       272       200       276       244       300       292       188       276       320       160       188       204 
dram[4]:        56        64       132       192       176       184       240       204       320       256       368       196       232       192       248       180 
dram[5]:        72        64       176       160       164       172       200       236       224       324       236       228       236       232       168       264 
maximum service time to same row:
dram[0]:     39798     38162     91125     57350     90839     73512    106461     84974    141957    188515     80029     67266     90669     94497    119139    122414 
dram[1]:     45400     33079    124943    110437    106731    104893     93113    122356    126659    126390    107693    111012     97232     86265    111360    115661 
dram[2]:     52465     36765    102916    124919     70365    138025     97006    114811    107741    113420    149029    155207     82811     86836    111733    107693 
dram[3]:     25076     76612     86913     88588    130065    133641     83256     97178     89906    167128    128953    128090     71254    115220     61598     81050 
dram[4]:     63897     32099     38392     74706     74794     88703     87600     80000     97149     96600     80822     92792    135320    142162    119760    121350 
dram[5]:     60247     29080     98817    115561     67362    105720     89786    104786     72459    105136     86888    104013     94824     98799    119695    120489 
average row accesses per activate:
dram[0]:  6.854964  6.806153  9.868808  9.753311 12.103337 12.443364 13.191591 13.243047 13.769565 14.156083 13.419516 12.920630 12.299747 12.490955 11.809705 11.328405 
dram[1]:  6.890483  6.805662  9.824054  9.806465 12.299026 11.664726 12.705269 13.016530 13.454488 13.661144 13.206119 13.700366 13.263034 12.420136 11.858613 11.916836 
dram[2]:  6.994164  6.999050  9.830323  9.494902 11.495197 11.670788 13.036379 12.453565 13.543436 13.098373 12.962010 12.768892 12.617253 12.947805 12.903727 11.643058 
dram[3]:  7.027328  6.837578 10.052957  9.966261 11.759347 11.399980 12.264642 12.526505 13.295422 12.891637 12.752361 13.456264 12.790054 12.719911 11.824102 12.267267 
dram[4]:  6.847035  6.927841 10.197825 10.041209 12.085465 11.753793 12.736794 12.334912 12.665879 12.812731 13.201756 12.482177 12.300923 12.205717 12.161269 11.912370 
dram[5]:  6.932044  6.815634 10.177505  9.805794 12.107052 12.454597 13.213759 13.045810 13.648057 13.601184 13.098954 13.310994 12.026418 12.496072 11.708552 11.712425 
average row locality = 11223725/1050393 = 10.685263
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       379       284       393       449       318       276       310       330       183       174       118       127       170       163       213       250 
dram[1]:       279       354       428       359       295       330       296       276       197       181       118       121       159       168       249       234 
dram[2]:       356       308       406       421       284       288       302       320       190       169       108       141       172       141       242       265 
dram[3]:       312       323       453       423       288       273       289       279       219       182       132       106       204       168       244       235 
dram[4]:       342       289       464       339       267       274       326       256       188       168       121       112       163       154       232       231 
dram[5]:       326       282       389       485       312       279       305       321       200       177       102       112       166       147       185       267 
total dram writes = 24405
bank skew: 485/102 = 4.75
chip skew: 4137/3926 = 1.05
average mf latency per bank:
dram[0]:    1743566   1691250   1598152   1055270   1620674   1365715   1630353   1151198   2806886   2111604   4385420   2995611   3074915   2328874   2412377   1516945
dram[1]:    1950303   1669601   1205346   1682783   1436658   1427264   1427150   1754931   2076316   2627741   3537238   3835039   2622997   2791901   1665602   2016313
dram[2]:    1464537   1972891   1261751   1449080   1461953   1697399   1369410   1512024   2090861   2873426   3745233   3454442   2359607   3445049   1665730   1857475
dram[3]:    2078740   1514310   1408332   1102208   1726068   1377558   1778058   1375823   2315697   2083432   3778129   3655143   2453618   2304459   2028857   1643001
dram[4]:    1896221   1566563   1337252   1302765   1891253   1309094   1531151   1422044   2698376   2110663   4104520   3296641   3058366   2366549   2137289   1559858
dram[5]:    1474576   2193969   1228675   1230180   1225703   1669253   1263342   1496453   1871908   2752661   3732173   4364075   2284973   3394304   2009443   1850240
maximum mf latency per bank:
dram[0]:       1537      1531      1633      1620      1601      1455      1667      1514      1584      1543      1584      1550      1586      1481      1581      1577
dram[1]:       1521      1574      1620      1633      1742      1522      1548      1619      1625      1578      1626      1694      1521      1662      1573      1707
dram[2]:       1597      1511      1777      1559      1656      1549      1533      1666      1517      1580      1565      1668      1579      1593      1536      1539
dram[3]:       1535      1547      1680      1652      1636      1589      1549      1501      1599      1601      1723      1554      1690      1516      1656      1657
dram[4]:       1591      1536      1633      1499      1720      1669      1579      1456      1664      1523      1651      1553      1644      1632      1533      1476
dram[5]:       1489      1575      1636      1758      1591      1561      1745      1493      1467      1524      1495      1521      1577      1570      1497      1587
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19642225 n_nop=17425040 n_act=174974 n_pre=174958 n_ref_event=4584068530034947560 n_req=1873722 n_rd=1855722 n_rd_L2_A=0 n_write=0 n_wr_bk=19592 bw_util=0.1909
n_activity=9609885 dram_eff=0.3903
bk0: 169182a 18639495i bk1: 154412a 18691797i bk2: 116597a 19006846i bk3: 111528a 19025840i bk4: 111580a 19093935i bk5: 106576a 19137062i bk6: 109145a 19143213i bk7: 104599a 19170963i bk8: 107053a 19187376i bk9: 102409a 19221900i bk10: 110102a 19197910i bk11: 107831a 19204114i bk12: 115605a 19160698i bk13: 111711a 19185309i bk14: 110585a 19171615i bk15: 106807a 19180181i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906617
Row_Buffer_Locality_read = 0.914676
Row_Buffer_Locality_write = 0.075722
Bank_Level_Parallism = 1.482323
Bank_Level_Parallism_Col = 1.406435
Bank_Level_Parallism_Ready = 1.139363
write_to_read_ratio_blp_rw_average = 0.055860
GrpLevelPara = 1.281281 

BW Util details:
bwutil = 0.190947 
total_CMD = 19642225 
util_bw = 3750628 
Wasted_Col = 2454077 
Wasted_Row = 1154117 
Idle = 12283403 

BW Util Bottlenecks: 
RCDc_limit = 1411602 
RCDWRc_limit = 72344 
WTRc_limit = 52106 
RTWc_limit = 245588 
CCDLc_limit = 1173968 
rwq = 0 
CCDLc_limit_alone = 1152229 
WTRc_limit_alone = 51130 
RTWc_limit_alone = 224825 

Commands details: 
total_CMD = 19642225 
n_nop = 17425040 
Read = 1855722 
Write = 0 
L2_Alloc = 0 
L2_WB = 19592 
n_act = 174974 
n_pre = 174958 
n_ref = 4584068530034947560 
n_req = 1873722 
total_req = 1875314 

Dual Bus Interface Util: 
issued_total_row = 349932 
issued_total_col = 1875314 
Row_Bus_Util =  0.017815 
CoL_Bus_Util = 0.095474 
Either_Row_CoL_Bus_Util = 0.112879 
Issued_on_Two_Bus_Simul_Util = 0.000410 
issued_two_Eff = 0.003636 
queue_avg = 0.949136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.949136
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19642225 n_nop=17435511 n_act=174110 n_pre=174094 n_ref_event=0 n_req=1865339 n_rd=1847402 n_rd_L2_A=0 n_write=0 n_wr_bk=19545 bw_util=0.1901
n_activity=9514201 dram_eff=0.3925
bk0: 163919a 18681348i bk1: 161678a 18637934i bk2: 113772a 19010170i bk3: 112022a 19025310i bk4: 108818a 19105963i bk5: 108706a 19094790i bk6: 107191a 19135785i bk7: 105110a 19160159i bk8: 104582a 19179704i bk9: 104747a 19197156i bk10: 109519a 19189506i bk11: 108011a 19206942i bk12: 112276a 19188142i bk13: 114194a 19171165i bk14: 108446a 19182571i bk15: 104411a 19204148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906660
Row_Buffer_Locality_read = 0.914699
Row_Buffer_Locality_write = 0.078776
Bank_Level_Parallism = 1.501287
Bank_Level_Parallism_Col = 1.415604
Bank_Level_Parallism_Ready = 1.148406
write_to_read_ratio_blp_rw_average = 0.056978
GrpLevelPara = 1.293770 

BW Util details:
bwutil = 0.190095 
total_CMD = 19642225 
util_bw = 3733894 
Wasted_Col = 2422879 
Wasted_Row = 1135926 
Idle = 12349526 

BW Util Bottlenecks: 
RCDc_limit = 1395612 
RCDWRc_limit = 70316 
WTRc_limit = 53865 
RTWc_limit = 248635 
CCDLc_limit = 1157144 
rwq = 0 
CCDLc_limit_alone = 1135502 
WTRc_limit_alone = 52857 
RTWc_limit_alone = 228001 

Commands details: 
total_CMD = 19642225 
n_nop = 17435511 
Read = 1847402 
Write = 0 
L2_Alloc = 0 
L2_WB = 19545 
n_act = 174110 
n_pre = 174094 
n_ref = 0 
n_req = 1865339 
total_req = 1866947 

Dual Bus Interface Util: 
issued_total_row = 348204 
issued_total_col = 1866947 
Row_Bus_Util =  0.017727 
CoL_Bus_Util = 0.095048 
Either_Row_CoL_Bus_Util = 0.112345 
Issued_on_Two_Bus_Simul_Util = 0.000430 
issued_two_Eff = 0.003823 
queue_avg = 0.959808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.959808
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19642225 n_nop=17413655 n_act=176393 n_pre=176377 n_ref_event=0 n_req=1882882 n_rd=1864472 n_rd_L2_A=0 n_write=0 n_wr_bk=19951 bw_util=0.1919
n_activity=9577217 dram_eff=0.3935
bk0: 167761a 18669504i bk1: 160991a 18671638i bk2: 115630a 19008513i bk3: 112440a 19002553i bk4: 109668a 19071972i bk5: 108194a 19101331i bk6: 107974a 19137657i bk7: 108125a 19128549i bk8: 109407a 19163067i bk9: 102920a 19189099i bk10: 109198a 19183463i bk11: 109738a 19183660i bk12: 115226a 19161974i bk13: 111744a 19189232i bk14: 108867a 19198560i bk15: 106589a 19190455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906318
Row_Buffer_Locality_read = 0.914473
Row_Buffer_Locality_write = 0.080337
Bank_Level_Parallism = 1.507667
Bank_Level_Parallism_Col = 1.420304
Bank_Level_Parallism_Ready = 1.150232
write_to_read_ratio_blp_rw_average = 0.057958
GrpLevelPara = 1.296238 

BW Util details:
bwutil = 0.191875 
total_CMD = 19642225 
util_bw = 3768846 
Wasted_Col = 2440900 
Wasted_Row = 1143186 
Idle = 12289293 

BW Util Bottlenecks: 
RCDc_limit = 1405751 
RCDWRc_limit = 72542 
WTRc_limit = 56288 
RTWc_limit = 254821 
CCDLc_limit = 1169431 
rwq = 0 
CCDLc_limit_alone = 1146878 
WTRc_limit_alone = 55268 
RTWc_limit_alone = 233288 

Commands details: 
total_CMD = 19642225 
n_nop = 17413655 
Read = 1864472 
Write = 0 
L2_Alloc = 0 
L2_WB = 19951 
n_act = 176393 
n_pre = 176377 
n_ref = 0 
n_req = 1882882 
total_req = 1884423 

Dual Bus Interface Util: 
issued_total_row = 352770 
issued_total_col = 1884423 
Row_Bus_Util =  0.017960 
CoL_Bus_Util = 0.095937 
Either_Row_CoL_Bus_Util = 0.113458 
Issued_on_Two_Bus_Simul_Util = 0.000439 
issued_two_Eff = 0.003869 
queue_avg = 0.971384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.971384
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19642225 n_nop=17403446 n_act=177339 n_pre=177323 n_ref_event=0 n_req=1891654 n_rd=1872738 n_rd_L2_A=0 n_write=0 n_wr_bk=20446 bw_util=0.1928
n_activity=9578033 dram_eff=0.3953
bk0: 168091a 18669664i bk1: 157748a 18672304i bk2: 115336a 19015775i bk3: 112722a 19023363i bk4: 115129a 19057555i bk5: 108011a 19088520i bk6: 110957a 19099975i bk7: 106362a 19140122i bk8: 107550a 19160107i bk9: 104130a 19174013i bk10: 112601a 19157867i bk11: 108366a 19199964i bk12: 115256a 19163767i bk13: 113160a 19183022i bk14: 111986a 19163197i bk15: 105333a 19205787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906252
Row_Buffer_Locality_read = 0.914603
Row_Buffer_Locality_write = 0.079509
Bank_Level_Parallism = 1.516298
Bank_Level_Parallism_Col = 1.427695
Bank_Level_Parallism_Ready = 1.152634
write_to_read_ratio_blp_rw_average = 0.059788
GrpLevelPara = 1.300869 

BW Util details:
bwutil = 0.192767 
total_CMD = 19642225 
util_bw = 3786368 
Wasted_Col = 2442276 
Wasted_Row = 1137557 
Idle = 12276024 

BW Util Bottlenecks: 
RCDc_limit = 1402813 
RCDWRc_limit = 73586 
WTRc_limit = 56916 
RTWc_limit = 264657 
CCDLc_limit = 1173174 
rwq = 0 
CCDLc_limit_alone = 1148764 
WTRc_limit_alone = 55766 
RTWc_limit_alone = 241397 

Commands details: 
total_CMD = 19642225 
n_nop = 17403446 
Read = 1872738 
Write = 0 
L2_Alloc = 0 
L2_WB = 20446 
n_act = 177339 
n_pre = 177323 
n_ref = 0 
n_req = 1891654 
total_req = 1893184 

Dual Bus Interface Util: 
issued_total_row = 354662 
issued_total_col = 1893184 
Row_Bus_Util =  0.018056 
CoL_Bus_Util = 0.096383 
Either_Row_CoL_Bus_Util = 0.113978 
Issued_on_Two_Bus_Simul_Util = 0.000462 
issued_two_Eff = 0.004050 
queue_avg = 0.975857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.975857
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19642225 n_nop=17438619 n_act=175389 n_pre=175373 n_ref_event=0 n_req=1859786 n_rd=1841681 n_rd_L2_A=0 n_write=0 n_wr_bk=19604 bw_util=0.1895
n_activity=9511791 dram_eff=0.3914
bk0: 169190a 18646442i bk1: 153984a 18704944i bk2: 116439a 19017097i bk3: 111101a 19045024i bk4: 109675a 19101643i bk5: 106446a 19120708i bk6: 110686a 19125230i bk7: 102751a 19158122i bk8: 105924a 19161104i bk9: 103026a 19187499i bk10: 112136a 19175307i bk11: 103573a 19200145i bk12: 115050a 19154765i bk13: 108110a 19189318i bk14: 109057a 19182794i bk15: 104533a 19208609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905694
Row_Buffer_Locality_read = 0.913860
Row_Buffer_Locality_write = 0.075062
Bank_Level_Parallism = 1.498955
Bank_Level_Parallism_Col = 1.411899
Bank_Level_Parallism_Ready = 1.147716
write_to_read_ratio_blp_rw_average = 0.056791
GrpLevelPara = 1.291369 

BW Util details:
bwutil = 0.189519 
total_CMD = 19642225 
util_bw = 3722570 
Wasted_Col = 2426610 
Wasted_Row = 1143630 
Idle = 12349415 

BW Util Bottlenecks: 
RCDc_limit = 1403487 
RCDWRc_limit = 72361 
WTRc_limit = 52400 
RTWc_limit = 248577 
CCDLc_limit = 1156396 
rwq = 0 
CCDLc_limit_alone = 1134005 
WTRc_limit_alone = 51387 
RTWc_limit_alone = 227199 

Commands details: 
total_CMD = 19642225 
n_nop = 17438619 
Read = 1841681 
Write = 0 
L2_Alloc = 0 
L2_WB = 19604 
n_act = 175389 
n_pre = 175373 
n_ref = 0 
n_req = 1859786 
total_req = 1861285 

Dual Bus Interface Util: 
issued_total_row = 350762 
issued_total_col = 1861285 
Row_Bus_Util =  0.017858 
CoL_Bus_Util = 0.094759 
Either_Row_CoL_Bus_Util = 0.112187 
Issued_on_Two_Bus_Simul_Util = 0.000430 
issued_two_Eff = 0.003831 
queue_avg = 0.952614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.952614
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19642225 n_nop=17454055 n_act=172188 n_pre=172172 n_ref_event=0 n_req=1850342 n_rd=1832754 n_rd_L2_A=0 n_write=0 n_wr_bk=19096 bw_util=0.1886
n_activity=9500811 dram_eff=0.3898
bk0: 155240a 18734633i bk1: 160760a 18657383i bk2: 111373a 19048741i bk3: 113485a 19018262i bk4: 108168a 19109790i bk5: 109079a 19127882i bk6: 104641a 19170212i bk7: 107276a 19162430i bk8: 104473a 19195388i bk9: 102492a 19206493i bk10: 107050a 19200531i bk11: 111054a 19196140i bk12: 111123a 19170617i bk13: 113699a 19173012i bk14: 106062a 19192016i bk15: 106779a 19185979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906943
Row_Buffer_Locality_read = 0.914911
Row_Buffer_Locality_write = 0.076643
Bank_Level_Parallism = 1.481376
Bank_Level_Parallism_Col = 1.397262
Bank_Level_Parallism_Ready = 1.140242
write_to_read_ratio_blp_rw_average = 0.055240
GrpLevelPara = 1.282857 

BW Util details:
bwutil = 0.188558 
total_CMD = 19642225 
util_bw = 3703700 
Wasted_Col = 2416691 
Wasted_Row = 1139214 
Idle = 12382620 

BW Util Bottlenecks: 
RCDc_limit = 1390889 
RCDWRc_limit = 70513 
WTRc_limit = 50074 
RTWc_limit = 240095 
CCDLc_limit = 1154953 
rwq = 0 
CCDLc_limit_alone = 1133443 
WTRc_limit_alone = 49168 
RTWc_limit_alone = 219491 

Commands details: 
total_CMD = 19642225 
n_nop = 17454055 
Read = 1832754 
Write = 0 
L2_Alloc = 0 
L2_WB = 19096 
n_act = 172188 
n_pre = 172172 
n_ref = 0 
n_req = 1850342 
total_req = 1851850 

Dual Bus Interface Util: 
issued_total_row = 344360 
issued_total_col = 1851850 
Row_Bus_Util =  0.017532 
CoL_Bus_Util = 0.094279 
Either_Row_CoL_Bus_Util = 0.111401 
Issued_on_Two_Bus_Simul_Util = 0.000409 
issued_two_Eff = 0.003674 
queue_avg = 0.932741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.932741

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8478870, Miss = 1637525, Miss_rate = 0.193, Pending_hits = 11895, Reservation_fails = 343
L2_cache_bank[1]: Access = 8337412, Miss = 1581627, Miss_rate = 0.190, Pending_hits = 11092, Reservation_fails = 0
L2_cache_bank[2]: Access = 8355604, Miss = 1585363, Miss_rate = 0.190, Pending_hits = 11181, Reservation_fails = 0
L2_cache_bank[3]: Access = 8463060, Miss = 1608751, Miss_rate = 0.190, Pending_hits = 11522, Reservation_fails = 303
L2_cache_bank[4]: Access = 8349948, Miss = 1625105, Miss_rate = 0.195, Pending_hits = 11850, Reservation_fails = 1
L2_cache_bank[5]: Access = 8457089, Miss = 1575073, Miss_rate = 0.186, Pending_hits = 11191, Reservation_fails = 1
L2_cache_bank[6]: Access = 8485956, Miss = 1680121, Miss_rate = 0.198, Pending_hits = 12132, Reservation_fails = 0
L2_cache_bank[7]: Access = 8325500, Miss = 1598664, Miss_rate = 0.192, Pending_hits = 11362, Reservation_fails = 1
L2_cache_bank[8]: Access = 8488236, Miss = 1678377, Miss_rate = 0.198, Pending_hits = 11675, Reservation_fails = 1
L2_cache_bank[9]: Access = 8284728, Miss = 1575303, Miss_rate = 0.190, Pending_hits = 11194, Reservation_fails = 0
L2_cache_bank[10]: Access = 8338720, Miss = 1593245, Miss_rate = 0.191, Pending_hits = 10945, Reservation_fails = 2
L2_cache_bank[11]: Access = 8448888, Miss = 1607305, Miss_rate = 0.190, Pending_hits = 11292, Reservation_fails = 1
L2_total_cache_accesses = 100814011
L2_total_cache_misses = 19346459
L2_total_cache_miss_rate = 0.1919
L2_total_cache_pending_hits = 137331
L2_total_cache_reservation_fails = 653
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55237296
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 133457
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2767682
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 310
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8347061
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26092591
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3844
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 104039
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8127651
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 312
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 228
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 66485496
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 34328125
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 302
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 228
L2_cache_data_port_util = 0.455
L2_cache_fill_port_util = 0.062

icnt_total_pkts_mem_to_simt=100814011
icnt_total_pkts_simt_to_mem=50949604
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 90.8933
	minimum = 5
	maximum = 780
Network latency average = 83.0242
	minimum = 5
	maximum = 707
Slowest packet = 8790643
Flit latency average = 83.0242
	minimum = 5
	maximum = 707
Slowest flit = 81865498
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.377735
	minimum = 0.210195 (at node 5)
	maximum = 0.570428 (at node 23)
Accepted packet rate average = 0.377735
	minimum = 0.282812 (at node 24)
	maximum = 0.480122 (at node 10)
Injected flit rate average = 0.377735
	minimum = 0.210195 (at node 5)
	maximum = 0.570428 (at node 23)
Accepted flit rate average= 0.377735
	minimum = 0.282812 (at node 24)
	maximum = 0.480122 (at node 10)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 90.8933 (1 samples)
	minimum = 5 (1 samples)
	maximum = 780 (1 samples)
Network latency average = 83.0242 (1 samples)
	minimum = 5 (1 samples)
	maximum = 707 (1 samples)
Flit latency average = 83.0242 (1 samples)
	minimum = 5 (1 samples)
	maximum = 707 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.377735 (1 samples)
	minimum = 0.210195 (1 samples)
	maximum = 0.570428 (1 samples)
Accepted packet rate average = 0.377735 (1 samples)
	minimum = 0.282812 (1 samples)
	maximum = 0.480122 (1 samples)
Injected flit rate average = 0.377735 (1 samples)
	minimum = 0.210195 (1 samples)
	maximum = 0.570428 (1 samples)
Accepted flit rate average = 0.377735 (1 samples)
	minimum = 0.282812 (1 samples)
	maximum = 0.480122 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 0 min, 7 sec (7207 sec)
gpgpu_simulation_rate = 21306 (inst/sec)
gpgpu_simulation_rate = 2064 (cycle/sec)
gpgpu_silicon_slowdown = 339147x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
Parallely Elapsed Time: 7207000.000000 ms
Non-parallely Elapsed Time: 430000.000000 ms
GPGPU-Sim: *** exit detected ***
