\hypertarget{group___u_a_r_t___exported___types}{}\doxysection{UART Exported Types}
\label{group___u_a_r_t___exported___types}\index{UART Exported Types@{UART Exported Types}}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_u_a_r_t___init_type_def}{UART\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em UART Init Structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_a_r_t___adv_feature_init_type_def}{UART\+\_\+\+Adv\+Feature\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em UART Advanced Features initialization structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_____u_a_r_t___handle_type_def}{\+\_\+\+\_\+\+UART\+\_\+\+Handle\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em UART handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef uint32\+\_\+t \mbox{\hyperlink{group___u_a_r_t___exported___types_ga94c58ae1f4dbcf6032224edfc93a6e19}{HAL\+\_\+\+UART\+\_\+\+State\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em HAL UART State definition. \end{DoxyCompactList}\item 
typedef uint32\+\_\+t \mbox{\hyperlink{group___u_a_r_t___exported___types_ga9f272475ea543a68fd8cb19f03a9bce9}{HAL\+\_\+\+UART\+\_\+\+Rx\+Type\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em HAL UART Reception type definition. \end{DoxyCompactList}\item 
typedef struct \mbox{\hyperlink{struct_____u_a_r_t___handle_type_def}{\+\_\+\+\_\+\+UART\+\_\+\+Handle\+Type\+Def}} \mbox{\hyperlink{group___u_a_r_t___exported___types_ga5de4a49eb132735325e706f406c69d6e}{UART\+\_\+\+Handle\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em UART handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group___u_a_r_t___exported___types_gad957348fe227e5cb75b70be026c5ae81}{UART\+\_\+\+Clock\+Source\+Type\+Def}} \{ \newline
\mbox{\hyperlink{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81a96ac2df7b663207f2e8be97e0e18a3bb}{UART\+\_\+\+CLOCKSOURCE\+\_\+\+PCLK1}} = 0x00U
, \mbox{\hyperlink{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81a9935c585901e1c6de3056f38e6be8748}{UART\+\_\+\+CLOCKSOURCE\+\_\+\+PCLK2}} = 0x01U
, \mbox{\hyperlink{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81af4da147f3b62642e1ce6d2cb22aff32e}{UART\+\_\+\+CLOCKSOURCE\+\_\+\+HSI}} = 0x02U
, \mbox{\hyperlink{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81ab9abf4484d0f83bf9b3ccc8ef72a592e}{UART\+\_\+\+CLOCKSOURCE\+\_\+\+SYSCLK}} = 0x04U
, \newline
\mbox{\hyperlink{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81ab9335bad77171144c2994f1554ce3901}{UART\+\_\+\+CLOCKSOURCE\+\_\+\+LSE}} = 0x08U
, \mbox{\hyperlink{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81a9012cc24ac82c0d7aa7558f73d770eab}{UART\+\_\+\+CLOCKSOURCE\+\_\+\+UNDEFINED}} = 0x10U
 \}
\begin{DoxyCompactList}\small\item\em UART clock sources definition. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{group___u_a_r_t___exported___types_ga9f272475ea543a68fd8cb19f03a9bce9}\label{group___u_a_r_t___exported___types_ga9f272475ea543a68fd8cb19f03a9bce9}} 
\index{UART Exported Types@{UART Exported Types}!HAL\_UART\_RxTypeTypeDef@{HAL\_UART\_RxTypeTypeDef}}
\index{HAL\_UART\_RxTypeTypeDef@{HAL\_UART\_RxTypeTypeDef}!UART Exported Types@{UART Exported Types}}
\doxysubsubsection{\texorpdfstring{HAL\_UART\_RxTypeTypeDef}{HAL\_UART\_RxTypeTypeDef}}
{\footnotesize\ttfamily typedef uint32\+\_\+t \mbox{\hyperlink{group___u_a_r_t___exported___types_ga9f272475ea543a68fd8cb19f03a9bce9}{HAL\+\_\+\+UART\+\_\+\+Rx\+Type\+Type\+Def}}}



HAL UART Reception type definition. 

\begin{DoxyNote}{Note}
HAL UART Reception type value aims to identify which type of Reception is ongoing. It is expected to admit following values \+: HAL\+\_\+\+UART\+\_\+\+RECEPTION\+\_\+\+STANDARD = 0x00U, HAL\+\_\+\+UART\+\_\+\+RECEPTION\+\_\+\+TOIDLE = 0x01U, HAL\+\_\+\+UART\+\_\+\+RECEPTION\+\_\+\+TORTO = 0x02U, HAL\+\_\+\+UART\+\_\+\+RECEPTION\+\_\+\+TOCHARMATCH = 0x03U, 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__uart_8h_source_l00195}{195}} of file \mbox{\hyperlink{stm32f7xx__hal__uart_8h_source}{stm32f7xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{group___u_a_r_t___exported___types_ga94c58ae1f4dbcf6032224edfc93a6e19}\label{group___u_a_r_t___exported___types_ga94c58ae1f4dbcf6032224edfc93a6e19}} 
\index{UART Exported Types@{UART Exported Types}!HAL\_UART\_StateTypeDef@{HAL\_UART\_StateTypeDef}}
\index{HAL\_UART\_StateTypeDef@{HAL\_UART\_StateTypeDef}!UART Exported Types@{UART Exported Types}}
\doxysubsubsection{\texorpdfstring{HAL\_UART\_StateTypeDef}{HAL\_UART\_StateTypeDef}}
{\footnotesize\ttfamily typedef uint32\+\_\+t \mbox{\hyperlink{group___u_a_r_t___exported___types_ga94c58ae1f4dbcf6032224edfc93a6e19}{HAL\+\_\+\+UART\+\_\+\+State\+Type\+Def}}}



HAL UART State definition. 

\begin{DoxyNote}{Note}
HAL UART State value is a combination of 2 different substates\+: g\+State and Rx\+State (see \mbox{\hyperlink{group___u_a_r_t___state___definition}{UART State Code Definition}}).
\begin{DoxyItemize}
\item g\+State contains UART state information related to global Handle management and also information related to Tx operations. g\+State value coding follow below described bitmap \+: b7-\/b6 Error information 00 \+: No Error 01 \+: (Not Used) 10 \+: Timeout 11 \+: Error b5 Peripheral initialization status 0 \+: Reset (Peripheral not initialized) 1 \+: Init done (Peripheral initialized. HAL UART Init function already called) b4-\/b3 (not used) xx \+: Should be set to 00 b2 Intrinsic process state 0 \+: Ready 1 \+: Busy (Peripheral busy with some configuration or internal operations) b1 (not used) x \+: Should be set to 0 b0 Tx state 0 \+: Ready (no Tx operation ongoing) 1 \+: Busy (Tx operation ongoing)
\item Rx\+State contains information related to Rx operations. Rx\+State value coding follow below described bitmap \+: b7-\/b6 (not used) xx \+: Should be set to 00 b5 Peripheral initialization status 0 \+: Reset (Peripheral not initialized) 1 \+: Init done (Peripheral initialized) b4-\/b2 (not used) xxx \+: Should be set to 000 b1 Rx state 0 \+: Ready (no Rx operation ongoing) 1 \+: Busy (Rx operation ongoing) b0 (not used) x \+: Should be set to 0. 
\end{DoxyItemize}
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__uart_8h_source_l00171}{171}} of file \mbox{\hyperlink{stm32f7xx__hal__uart_8h_source}{stm32f7xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{group___u_a_r_t___exported___types_ga5de4a49eb132735325e706f406c69d6e}\label{group___u_a_r_t___exported___types_ga5de4a49eb132735325e706f406c69d6e}} 
\index{UART Exported Types@{UART Exported Types}!UART\_HandleTypeDef@{UART\_HandleTypeDef}}
\index{UART\_HandleTypeDef@{UART\_HandleTypeDef}!UART Exported Types@{UART Exported Types}}
\doxysubsubsection{\texorpdfstring{UART\_HandleTypeDef}{UART\_HandleTypeDef}}
{\footnotesize\ttfamily typedef struct \mbox{\hyperlink{struct_____u_a_r_t___handle_type_def}{\+\_\+\+\_\+\+UART\+\_\+\+Handle\+Type\+Def}} \mbox{\hyperlink{group___u_a_r_t___exported___types_ga5de4a49eb132735325e706f406c69d6e}{UART\+\_\+\+Handle\+Type\+Def}}}



UART handle Structure definition. 



\doxysubsection{Enumeration Type Documentation}
\mbox{\Hypertarget{group___u_a_r_t___exported___types_gad957348fe227e5cb75b70be026c5ae81}\label{group___u_a_r_t___exported___types_gad957348fe227e5cb75b70be026c5ae81}} 
\index{UART Exported Types@{UART Exported Types}!UART\_ClockSourceTypeDef@{UART\_ClockSourceTypeDef}}
\index{UART\_ClockSourceTypeDef@{UART\_ClockSourceTypeDef}!UART Exported Types@{UART Exported Types}}
\doxysubsubsection{\texorpdfstring{UART\_ClockSourceTypeDef}{UART\_ClockSourceTypeDef}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group___u_a_r_t___exported___types_gad957348fe227e5cb75b70be026c5ae81}{UART\+\_\+\+Clock\+Source\+Type\+Def}}}



UART clock sources definition. 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{UART\_CLOCKSOURCE\_PCLK1@{UART\_CLOCKSOURCE\_PCLK1}!UART Exported Types@{UART Exported Types}}\index{UART Exported Types@{UART Exported Types}!UART\_CLOCKSOURCE\_PCLK1@{UART\_CLOCKSOURCE\_PCLK1}}}\mbox{\Hypertarget{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81a96ac2df7b663207f2e8be97e0e18a3bb}\label{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81a96ac2df7b663207f2e8be97e0e18a3bb}} 
UART\+\_\+\+CLOCKSOURCE\+\_\+\+PCLK1&PCLK1 clock source ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART\_CLOCKSOURCE\_PCLK2@{UART\_CLOCKSOURCE\_PCLK2}!UART Exported Types@{UART Exported Types}}\index{UART Exported Types@{UART Exported Types}!UART\_CLOCKSOURCE\_PCLK2@{UART\_CLOCKSOURCE\_PCLK2}}}\mbox{\Hypertarget{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81a9935c585901e1c6de3056f38e6be8748}\label{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81a9935c585901e1c6de3056f38e6be8748}} 
UART\+\_\+\+CLOCKSOURCE\+\_\+\+PCLK2&PCLK2 clock source ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART\_CLOCKSOURCE\_HSI@{UART\_CLOCKSOURCE\_HSI}!UART Exported Types@{UART Exported Types}}\index{UART Exported Types@{UART Exported Types}!UART\_CLOCKSOURCE\_HSI@{UART\_CLOCKSOURCE\_HSI}}}\mbox{\Hypertarget{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81af4da147f3b62642e1ce6d2cb22aff32e}\label{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81af4da147f3b62642e1ce6d2cb22aff32e}} 
UART\+\_\+\+CLOCKSOURCE\+\_\+\+HSI&HSI clock source ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART\_CLOCKSOURCE\_SYSCLK@{UART\_CLOCKSOURCE\_SYSCLK}!UART Exported Types@{UART Exported Types}}\index{UART Exported Types@{UART Exported Types}!UART\_CLOCKSOURCE\_SYSCLK@{UART\_CLOCKSOURCE\_SYSCLK}}}\mbox{\Hypertarget{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81ab9abf4484d0f83bf9b3ccc8ef72a592e}\label{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81ab9abf4484d0f83bf9b3ccc8ef72a592e}} 
UART\+\_\+\+CLOCKSOURCE\+\_\+\+SYSCLK&SYSCLK clock source \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART\_CLOCKSOURCE\_LSE@{UART\_CLOCKSOURCE\_LSE}!UART Exported Types@{UART Exported Types}}\index{UART Exported Types@{UART Exported Types}!UART\_CLOCKSOURCE\_LSE@{UART\_CLOCKSOURCE\_LSE}}}\mbox{\Hypertarget{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81ab9335bad77171144c2994f1554ce3901}\label{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81ab9335bad77171144c2994f1554ce3901}} 
UART\+\_\+\+CLOCKSOURCE\+\_\+\+LSE&LSE clock source ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART\_CLOCKSOURCE\_UNDEFINED@{UART\_CLOCKSOURCE\_UNDEFINED}!UART Exported Types@{UART Exported Types}}\index{UART Exported Types@{UART Exported Types}!UART\_CLOCKSOURCE\_UNDEFINED@{UART\_CLOCKSOURCE\_UNDEFINED}}}\mbox{\Hypertarget{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81a9012cc24ac82c0d7aa7558f73d770eab}\label{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81a9012cc24ac82c0d7aa7558f73d770eab}} 
UART\+\_\+\+CLOCKSOURCE\+\_\+\+UNDEFINED&Undefined clock source \\
\hline

\end{DoxyEnumFields}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__uart_8h_source_l00176}{176}} of file \mbox{\hyperlink{stm32f7xx__hal__uart_8h_source}{stm32f7xx\+\_\+hal\+\_\+uart.\+h}}.

