<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MdePkg[all]: MSR_XEON_PHI_TURBO_RATIO_LIMIT_REGISTER Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MdePkg[all]
   &#160;<span id="projectnumber">1.08</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('union_m_s_r___x_e_o_n___p_h_i___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">MSR_XEON_PHI_TURBO_RATIO_LIMIT_REGISTER Union Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a3fd9e93c4e03cd51175a505beae7e2b0"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ad1630519bf929d104d19fe72b7347abe"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___x_e_o_n___p_h_i___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html#a32307d8e19f07541143b9c3ef55dbbf2">Reserved</a>:1</td></tr>
<tr class="separator:ad1630519bf929d104d19fe72b7347abe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa48c0edd2be61b4f5a86cb8e239b9209"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___x_e_o_n___p_h_i___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html#a3ba40c8aa8185cdec43fb5517eacc7a5">MaxCoresGroup0</a>:7</td></tr>
<tr class="separator:aa48c0edd2be61b4f5a86cb8e239b9209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a925b1cb276dca164a96e17222f7e6c1c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___x_e_o_n___p_h_i___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html#a3c4f65f0b080631e570cdbba2e0a8a5d">MaxRatioLimitGroup0</a>:8</td></tr>
<tr class="separator:a925b1cb276dca164a96e17222f7e6c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a835b67d52e93feaf38f719be0a21c29d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___x_e_o_n___p_h_i___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html#a666dfb283b08eb2cc529206dc55ce946">MaxIncrementalCoresGroup1</a>:5</td></tr>
<tr class="separator:a835b67d52e93feaf38f719be0a21c29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ac5ddec73c4a76dc329025a3012763a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___x_e_o_n___p_h_i___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html#af57962581695204fdad895afb1e4ce49">DeltaRatioGroup1</a>:3</td></tr>
<tr class="separator:a2ac5ddec73c4a76dc329025a3012763a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dbde96cc5160a2394a5571ea74c2b3e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___x_e_o_n___p_h_i___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html#a1cf66960814a5d4d2babd1de30facb26">MaxIncrementalCoresGroup2</a>:5</td></tr>
<tr class="separator:a2dbde96cc5160a2394a5571ea74c2b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac21647bb0422f88888a3f2cc2b376249"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___x_e_o_n___p_h_i___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html#a4711765457fecad5d4863f25ca5dea44">DeltaRatioGroup2</a>:3</td></tr>
<tr class="separator:ac21647bb0422f88888a3f2cc2b376249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a43c22ad8a143355332a6ab44f2e64c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___x_e_o_n___p_h_i___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html#a2d16c1abfe54c1c57cf4675b439835a3">MaxIncrementalCoresGroup3</a>:5</td></tr>
<tr class="separator:a7a43c22ad8a143355332a6ab44f2e64c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc936617ce4fff9dda187e0683d775dd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___x_e_o_n___p_h_i___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html#a08ed25961aebe11413b50be01cd342d6">DeltaRatioGroup3</a>:3</td></tr>
<tr class="separator:acc936617ce4fff9dda187e0683d775dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69a04072ec3957e150d7dddec773ca70"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___x_e_o_n___p_h_i___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html#abb3d8f2e56c0cbe356b6ca9edd9f396e">MaxIncrementalCoresGroup4</a>:5</td></tr>
<tr class="separator:a69a04072ec3957e150d7dddec773ca70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b5a4ef1b7be49bcd6e302f9131fcccd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___x_e_o_n___p_h_i___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html#a4739502cbf6edb3f4a58eb82a3f3b73c">DeltaRatioGroup4</a>:3</td></tr>
<tr class="separator:a0b5a4ef1b7be49bcd6e302f9131fcccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affb064718636fb78e1ee4ef3edb6b9c4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___x_e_o_n___p_h_i___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html#a3f7adb0fcb95d82c7e30eb07bfce1577">MaxIncrementalCoresGroup5</a>:5</td></tr>
<tr class="separator:affb064718636fb78e1ee4ef3edb6b9c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae852a7e819090b72f1fada80f88d9d77"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___x_e_o_n___p_h_i___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html#a073438ebf6f6cf634698bd9e8d6b20b8">DeltaRatioGroup5</a>:3</td></tr>
<tr class="separator:ae852a7e819090b72f1fada80f88d9d77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac20053fdf2f0931f256026d4501b1340"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___x_e_o_n___p_h_i___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html#ace6e19e948187bdf317bfc573e48f817">MaxIncrementalCoresGroup6</a>:5</td></tr>
<tr class="separator:ac20053fdf2f0931f256026d4501b1340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a58784c28bf6bc6f24d254f56dc0d70"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___x_e_o_n___p_h_i___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html#a324c5bfbda2fa8a5b16c01c4a00010c8">DeltaRatioGroup6</a>:3</td></tr>
<tr class="separator:a4a58784c28bf6bc6f24d254f56dc0d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fd9e93c4e03cd51175a505beae7e2b0"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___x_e_o_n___p_h_i___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html#a3fd9e93c4e03cd51175a505beae7e2b0">Bits</a></td></tr>
<tr class="separator:a3fd9e93c4e03cd51175a505beae7e2b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa641cca822ecb23a7e9d9a23183957c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___x_e_o_n___p_h_i___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html#aa641cca822ecb23a7e9d9a23183957c8">Uint64</a></td></tr>
<tr class="separator:aa641cca822ecb23a7e9d9a23183957c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>MSR information returned for MSR index <a class="el" href="_xeon_phi_msr_8h.html#a4a897e2310026ad46b5f49132354fe66">MSR_XEON_PHI_TURBO_RATIO_LIMIT</a> </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a3fd9e93c4e03cd51175a505beae7e2b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   MSR_XEON_PHI_TURBO_RATIO_LIMIT_REGISTER::Bits</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Individual bit fields </p>

</div>
</div>
<a class="anchor" id="af57962581695204fdad895afb1e4ce49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_XEON_PHI_TURBO_RATIO_LIMIT_REGISTER::DeltaRatioGroup1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bits 23:21] Package. Group Ratio Delta for Group 1 An unsigned integer specifying the ratio decrement relative to the Max ratio limit to Group 0. </p>

</div>
</div>
<a class="anchor" id="a4711765457fecad5d4863f25ca5dea44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_XEON_PHI_TURBO_RATIO_LIMIT_REGISTER::DeltaRatioGroup2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bits 31:29] Package. Group Ratio Delta for Group 2 An unsigned integer specifying the ratio decrement relative to the Max ratio limit for Group 1. </p>

</div>
</div>
<a class="anchor" id="a08ed25961aebe11413b50be01cd342d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_XEON_PHI_TURBO_RATIO_LIMIT_REGISTER::DeltaRatioGroup3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bits 39:37] Package. Group Ratio Delta for Group 3 An unsigned integer specifying the ratio decrement relative to the Max ratio limit for Group 2. </p>

</div>
</div>
<a class="anchor" id="a4739502cbf6edb3f4a58eb82a3f3b73c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_XEON_PHI_TURBO_RATIO_LIMIT_REGISTER::DeltaRatioGroup4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bits 47:45] Package. Group Ratio Delta for Group 4 An unsigned integer specifying the ratio decrement relative to the Max ratio limit for Group 3. </p>

</div>
</div>
<a class="anchor" id="a073438ebf6f6cf634698bd9e8d6b20b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_XEON_PHI_TURBO_RATIO_LIMIT_REGISTER::DeltaRatioGroup5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bits 55:53] Package. Group Ratio Delta for Group 5 An unsigned integer specifying the ratio decrement relative to the Max ratio limit for Group 4. </p>

</div>
</div>
<a class="anchor" id="a324c5bfbda2fa8a5b16c01c4a00010c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_XEON_PHI_TURBO_RATIO_LIMIT_REGISTER::DeltaRatioGroup6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bits 63:61] Package. Group Ratio Delta for Group 6 An unsigned integer specifying the ratio decrement relative to the Max ratio limit for Group 5. </p>

</div>
</div>
<a class="anchor" id="a3ba40c8aa8185cdec43fb5517eacc7a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_XEON_PHI_TURBO_RATIO_LIMIT_REGISTER::MaxCoresGroup0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bits 7:1] Package. Maximum Number of Cores in Group 0 Number active processor cores which operates under the maximum ratio limit for group 0. </p>

</div>
</div>
<a class="anchor" id="a666dfb283b08eb2cc529206dc55ce946"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_XEON_PHI_TURBO_RATIO_LIMIT_REGISTER::MaxIncrementalCoresGroup1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bits 20:16] Package. Number of Incremental Cores Added to Group 1 Group 1, which includes the specified number of additional cores plus the cores in group 0, operates under the group 1 turbo max ratio limit = "group 0 Max ratio limit" - "group ratio delta for group 1". </p>

</div>
</div>
<a class="anchor" id="a1cf66960814a5d4d2babd1de30facb26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_XEON_PHI_TURBO_RATIO_LIMIT_REGISTER::MaxIncrementalCoresGroup2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bits 28:24] Package. Number of Incremental Cores Added to Group 2 Group 2, which includes the specified number of additional cores plus all the cores in group 1, operates under the group 2 turbo max ratio limit = "group 1 Max ratio limit" - "group ratio delta for group 2". </p>

</div>
</div>
<a class="anchor" id="a2d16c1abfe54c1c57cf4675b439835a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_XEON_PHI_TURBO_RATIO_LIMIT_REGISTER::MaxIncrementalCoresGroup3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bits 36:32] Package. Number of Incremental Cores Added to Group 3 Group 3, which includes the specified number of additional cores plus all the cores in group 2, operates under the group 3 turbo max ratio limit = "group 2 Max ratio limit" - "group ratio delta for group 3". </p>

</div>
</div>
<a class="anchor" id="abb3d8f2e56c0cbe356b6ca9edd9f396e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_XEON_PHI_TURBO_RATIO_LIMIT_REGISTER::MaxIncrementalCoresGroup4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bits 44:40] Package. Number of Incremental Cores Added to Group 4 Group 4, which includes the specified number of additional cores plus all the cores in group 3, operates under the group 4 turbo max ratio limit = "group 3 Max ratio limit" - "group ratio delta for group 4". </p>

</div>
</div>
<a class="anchor" id="a3f7adb0fcb95d82c7e30eb07bfce1577"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_XEON_PHI_TURBO_RATIO_LIMIT_REGISTER::MaxIncrementalCoresGroup5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bits 52:48] Package. Number of Incremental Cores Added to Group 5 Group 5, which includes the specified number of additional cores plus all the cores in group 4, operates under the group 5 turbo max ratio limit = "group 4 Max ratio limit" - "group ratio delta for group 5". </p>

</div>
</div>
<a class="anchor" id="ace6e19e948187bdf317bfc573e48f817"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_XEON_PHI_TURBO_RATIO_LIMIT_REGISTER::MaxIncrementalCoresGroup6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bits 60:56] Package. Number of Incremental Cores Added to Group 6 Group 6, which includes the specified number of additional cores plus all the cores in group 5, operates under the group 6 turbo max ratio limit = "group 5 Max ratio limit" - "group ratio delta for group 6". </p>

</div>
</div>
<a class="anchor" id="a3c4f65f0b080631e570cdbba2e0a8a5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_XEON_PHI_TURBO_RATIO_LIMIT_REGISTER::MaxRatioLimitGroup0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bits 15:8] Package. Maximum Ratio Limit for Group 0 Maximum turbo ratio limit when the number of active cores are not more than the group 0 maximum core count. </p>

</div>
</div>
<a class="anchor" id="a32307d8e19f07541143b9c3ef55dbbf2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_XEON_PHI_TURBO_RATIO_LIMIT_REGISTER::Reserved</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa641cca822ecb23a7e9d9a23183957c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> MSR_XEON_PHI_TURBO_RATIO_LIMIT_REGISTER::Uint64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>All bit fields as a 64-bit value </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="union_m_s_r___x_e_o_n___p_h_i___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_XEON_PHI_TURBO_RATIO_LIMIT_REGISTER</a></li>
    <li class="footer">Generated on Sun Dec 5 2021 00:24:55 for MdePkg[all] by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
