

================================================================
== Vitis HLS Report for 'max_pooling2d_2'
================================================================
* Date:           Fri Dec 22 00:44:05 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.221 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7753|     7753|  77.530 us|  77.530 us|  7753|  7753|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_121_1_VITIS_LOOP_124_2_VITIS_LOOP_127_3  |     7751|     7751|         9|          2|          1|  3872|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    739|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|    126|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    223|    -|
|Register         |        -|    -|     943|    256|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     943|   1344|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-------------------+---------+----+---+----+-----+
    |        Instance       |       Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+-------------------+---------+----+---+----+-----+
    |mul_4ns_5ns_7_1_1_U26  |mul_4ns_5ns_7_1_1  |        0|   0|  0|  17|    0|
    |mul_4ns_5ns_7_1_1_U27  |mul_4ns_5ns_7_1_1  |        0|   0|  0|  17|    0|
    |mul_5ns_6ns_9_1_1_U22  |mul_5ns_6ns_9_1_1  |        0|   0|  0|  23|    0|
    |mul_5ns_6ns_9_1_1_U23  |mul_5ns_6ns_9_1_1  |        0|   0|  0|  23|    0|
    |mul_5ns_6ns_9_1_1_U24  |mul_5ns_6ns_9_1_1  |        0|   0|  0|  23|    0|
    |mul_5ns_6ns_9_1_1_U25  |mul_5ns_6ns_9_1_1  |        0|   0|  0|  23|    0|
    +-----------------------+-------------------+---------+----+---+----+-----+
    |Total                  |                   |        0|   0|  0| 126|    0|
    +-----------------------+-------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln121_1_fu_280_p2     |         +|   0|  0|  12|           5|           2|
    |add_ln121_fu_436_p2       |         +|   0|  0|  19|          12|           1|
    |add_ln124_1_fu_430_p2     |         +|   0|  0|  17|          10|           1|
    |add_ln127_fu_453_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln136_2_fu_524_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln136_3_fu_419_p2     |         +|   0|  0|  21|          14|          14|
    |add_ln136_5_fu_692_p2     |         +|   0|  0|  21|          14|          14|
    |add_ln136_6_fu_364_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln136_7_fu_556_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln136_fu_254_p2       |         +|   0|  0|  16|           9|           9|
    |add_ln142_fu_869_p2       |         +|   0|  0|  19|          12|          12|
    |ii_2_fu_340_p2            |         +|   0|  0|  12|           5|           2|
    |mul351_fu_803_p2          |         +|   0|  0|  14|           7|           7|
    |mul351_mid1_fu_838_p2     |         +|   0|  0|  14|           7|           7|
    |and_ln121_fu_334_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln136_1_fu_652_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln136_2_fu_658_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln136_3_fu_768_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln136_4_fu_774_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln136_5_fu_945_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln136_6_fu_951_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln136_fu_509_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln121_fu_260_p2      |      icmp|   0|  0|  12|          12|           9|
    |icmp_ln124_fu_266_p2      |      icmp|   0|  0|  11|          10|           9|
    |icmp_ln127_fu_328_p2      |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln136_10_fu_909_p2   |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln136_11_fu_915_p2   |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln136_12_fu_927_p2   |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln136_13_fu_933_p2   |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln136_1_fu_497_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln136_2_fu_616_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln136_3_fu_622_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln136_4_fu_634_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln136_5_fu_640_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln136_6_fu_732_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln136_7_fu_738_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln136_8_fu_750_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln136_9_fu_756_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln136_fu_491_p2      |      icmp|   0|  0|  11|           8|           2|
    |empty_33_fu_234_p2        |        or|   0|  0|   5|           5|           1|
    |or_ln124_1_fu_378_p2      |        or|   0|  0|   9|           9|           1|
    |or_ln124_2_fu_568_p2      |        or|   0|  0|   9|           9|           1|
    |or_ln124_fu_346_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln136_1_fu_628_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln136_2_fu_646_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln136_3_fu_744_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln136_4_fu_762_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln136_5_fu_921_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln136_6_fu_939_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln136_fu_503_p2        |        or|   0|  0|   2|           1|           1|
    |p_mid110_fu_528_p2        |        or|   0|  0|   5|           1|           5|
    |output_r_d0               |    select|   0|  0|  32|           1|          32|
    |select_ln121_1_fu_818_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln121_2_fu_306_p3  |    select|   0|  0|   8|           1|           9|
    |select_ln121_3_fu_543_p3  |    select|   0|  0|   8|           1|           9|
    |select_ln121_4_fu_314_p3  |    select|   0|  0|   8|           1|           9|
    |select_ln121_5_fu_549_p3  |    select|   0|  0|   8|           1|           9|
    |select_ln121_6_fu_442_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln121_7_fu_844_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln121_fu_272_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln124_1_fu_851_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln124_2_fu_370_p3  |    select|   0|  0|   8|           1|           9|
    |select_ln124_3_fu_561_p3  |    select|   0|  0|   8|           1|           9|
    |select_ln124_4_fu_448_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln124_5_fu_458_p3  |    select|   0|  0|   9|           1|           1|
    |select_ln124_fu_352_p3    |    select|   0|  0|   6|           1|           1|
    |select_ln136_1_fu_664_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln136_2_fu_780_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln136_fu_515_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln121_fu_322_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 739|         433|         387|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter3                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                    |  14|          3|    1|          3|
    |ap_phi_mux_i_phi_fu_156_p4                 |   9|          2|    5|         10|
    |ap_phi_mux_ii_phi_fu_179_p4                |   9|          2|    5|         10|
    |ap_phi_mux_iii_phi_fu_190_p4               |   9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten44_phi_fu_144_p4  |   9|          2|   12|         24|
    |ap_phi_mux_indvar_flatten_phi_fu_168_p4    |   9|          2|   10|         20|
    |grp_fu_197_p0                              |  14|          3|   32|         96|
    |grp_fu_197_p1                              |  14|          3|   32|         96|
    |grp_fu_203_p0                              |  14|          3|   32|         96|
    |grp_fu_203_p1                              |  14|          3|   32|         96|
    |i_reg_152                                  |   9|          2|    5|         10|
    |ii_reg_175                                 |   9|          2|    5|         10|
    |iii_reg_186                                |   9|          2|    6|         12|
    |indvar_flatten44_reg_140                   |   9|          2|   12|         24|
    |indvar_flatten_reg_164                     |   9|          2|   10|         20|
    |input_r_address0                           |  14|          3|   14|         42|
    |input_r_address1                           |  14|          3|   14|         42|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 223|         48|  235|        630|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln121_1_reg_1007                   |   5|   0|    5|          0|
    |add_ln121_1_reg_1007_pp0_iter1_reg     |   5|   0|    5|          0|
    |add_ln121_reg_1063                     |  12|   0|   12|          0|
    |add_ln124_1_reg_1058                   |  10|   0|   10|          0|
    |add_ln127_reg_1085                     |   6|   0|    6|          0|
    |add_ln136_5_reg_1120                   |  14|   0|   14|          0|
    |add_ln142_reg_1144                     |  12|   0|   12|          0|
    |and_ln121_reg_1018                     |   1|   0|    1|          0|
    |ap_CS_fsm                              |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |empty_33_reg_973                       |   4|   0|    5|          1|
    |i_reg_152                              |   5|   0|    5|          0|
    |icmp_ln121_reg_988                     |   1|   0|    1|          0|
    |icmp_ln124_reg_992                     |   1|   0|    1|          0|
    |ii_2_reg_1025                          |   5|   0|    5|          0|
    |ii_reg_175                             |   5|   0|    5|          0|
    |iii_cast_reg_1043                      |   6|   0|   14|          8|
    |iii_cast_reg_1043_pp0_iter1_reg        |   6|   0|   14|          8|
    |iii_reg_186                            |   6|   0|    6|          0|
    |indvar_flatten44_reg_140               |  12|   0|   12|          0|
    |indvar_flatten_reg_164                 |  10|   0|   10|          0|
    |input_load_1_reg_1078                  |  32|   0|   32|          0|
    |input_load_3_reg_1137                  |  32|   0|   32|          0|
    |mul_ln124_reg_1095                     |   9|   0|    9|          0|
    |p_lshr_f9_cast_mid1_reg_1013           |   4|   0|    4|          0|
    |p_lshr_f9_cast_reg_968                 |   4|   0|    4|          0|
    |p_lshr_f_cast_reg_978                  |   4|   0|    4|          0|
    |reg_208                                |  32|   0|   32|          0|
    |select_ln121_6_reg_1068                |   5|   0|    5|          0|
    |select_ln121_reg_1002                  |   5|   0|    5|          0|
    |select_ln124_4_reg_1073                |   5|   0|    5|          0|
    |select_ln124_5_reg_1090                |  10|   0|   10|          0|
    |select_ln124_reg_1031                  |   6|   0|    6|          0|
    |select_ln136_1_reg_1108                |  32|   0|   32|          0|
    |select_ln136_2_reg_1125                |  32|   0|   32|          0|
    |select_ln136_2_reg_1125_pp0_iter3_reg  |  32|   0|   32|          0|
    |select_ln136_reg_1101                  |  32|   0|   32|          0|
    |zext_ln127_1_reg_1038                  |   5|   0|    9|          4|
    |zext_ln127_1_reg_1038_pp0_iter1_reg    |   5|   0|    9|          4|
    |zext_ln127_reg_983                     |   5|   0|    9|          4|
    |zext_ln127_reg_983_pp0_iter1_reg       |   5|   0|    9|          4|
    |and_ln121_reg_1018                     |  64|  32|    1|          0|
    |icmp_ln121_reg_988                     |  64|  32|    1|          0|
    |icmp_ln124_reg_992                     |  64|  32|    1|          0|
    |ii_2_reg_1025                          |  64|  32|    5|          0|
    |p_lshr_f9_cast_mid1_reg_1013           |  64|  32|    4|          0|
    |p_lshr_f9_cast_reg_968                 |  64|  32|    4|          0|
    |p_lshr_f_cast_reg_978                  |  64|  32|    4|          0|
    |select_ln124_reg_1031                  |  64|  32|    6|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 943| 256|  490|         33|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_788_p_din0     |  out|   32|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_788_p_din1     |  out|   32|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_788_p_opcode   |  out|    5|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_788_p_dout0    |   in|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_788_p_ce       |  out|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_1839_p_din0    |  out|   32|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_1839_p_din1    |  out|   32|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_1839_p_opcode  |  out|    5|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_1839_p_dout0   |   in|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_1839_p_ce      |  out|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|input_r_address0      |  out|   14|   ap_memory|          input_r|         array|
|input_r_ce0           |  out|    1|   ap_memory|          input_r|         array|
|input_r_q0            |   in|   32|   ap_memory|          input_r|         array|
|input_r_address1      |  out|   14|   ap_memory|          input_r|         array|
|input_r_ce1           |  out|    1|   ap_memory|          input_r|         array|
|input_r_q1            |   in|   32|   ap_memory|          input_r|         array|
|output_r_address0     |  out|   12|   ap_memory|         output_r|         array|
|output_r_ce0          |  out|    1|   ap_memory|         output_r|         array|
|output_r_we0          |  out|    1|   ap_memory|         output_r|         array|
|output_r_d0           |  out|   32|   ap_memory|         output_r|         array|
+----------------------+-----+-----+------------+-----------------+--------------+

