ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_TIM_PWM_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_TIM_PWM_MspInit:
  28              	.LVL0:
  29              	.LFB127:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 2


  30:Core/Src/tim.c **** TIM_HandleTypeDef htim16;
  31:Core/Src/tim.c **** 
  32:Core/Src/tim.c **** /* TIM1 init function */
  33:Core/Src/tim.c **** void MX_TIM1_Init(void)
  34:Core/Src/tim.c **** {
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  41:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  42:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  45:Core/Src/tim.c **** 
  46:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  47:Core/Src/tim.c ****   htim1.Instance = TIM1;
  48:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
  49:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  50:Core/Src/tim.c ****   htim1.Init.Period = 1023;
  51:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  52:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  53:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  54:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  55:Core/Src/tim.c ****   {
  56:Core/Src/tim.c ****     Error_Handler();
  57:Core/Src/tim.c ****   }
  58:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
  59:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
  60:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
  61:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  62:Core/Src/tim.c ****   {
  63:Core/Src/tim.c ****     Error_Handler();
  64:Core/Src/tim.c ****   }
  65:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_ASSYMETRIC_PWM1;
  66:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  67:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  68:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  69:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
  70:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  71:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  72:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  73:Core/Src/tim.c ****   {
  74:Core/Src/tim.c ****     Error_Handler();
  75:Core/Src/tim.c ****   }
  76:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  77:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
  78:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  79:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  80:Core/Src/tim.c ****   {
  81:Core/Src/tim.c ****     Error_Handler();
  82:Core/Src/tim.c ****   }
  83:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 3


  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  94:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
  95:Core/Src/tim.c ****   {
  96:Core/Src/tim.c ****     Error_Handler();
  97:Core/Src/tim.c ****   }
  98:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  99:Core/Src/tim.c **** 
 100:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
 101:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
 102:Core/Src/tim.c **** 
 103:Core/Src/tim.c **** }
 104:Core/Src/tim.c **** /* TIM2 init function */
 105:Core/Src/tim.c **** void MX_TIM2_Init(void)
 106:Core/Src/tim.c **** {
 107:Core/Src/tim.c **** 
 108:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 109:Core/Src/tim.c **** 
 110:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
 111:Core/Src/tim.c **** 
 112:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 113:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 114:Core/Src/tim.c **** 
 115:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 116:Core/Src/tim.c **** 
 117:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
 118:Core/Src/tim.c ****   htim2.Instance = TIM2;
 119:Core/Src/tim.c ****   htim2.Init.Prescaler = 10;
 120:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 121:Core/Src/tim.c ****   htim2.Init.Period = 1023;
 122:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 123:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 124:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 125:Core/Src/tim.c ****   {
 126:Core/Src/tim.c ****     Error_Handler();
 127:Core/Src/tim.c ****   }
 128:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 129:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 130:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 131:Core/Src/tim.c ****   {
 132:Core/Src/tim.c ****     Error_Handler();
 133:Core/Src/tim.c ****   }
 134:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 135:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 136:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 137:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 138:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 139:Core/Src/tim.c ****   {
 140:Core/Src/tim.c ****     Error_Handler();
 141:Core/Src/tim.c ****   }
 142:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 143:Core/Src/tim.c **** 
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 4


 144:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 145:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim2);
 146:Core/Src/tim.c **** 
 147:Core/Src/tim.c **** }
 148:Core/Src/tim.c **** /* TIM3 init function */
 149:Core/Src/tim.c **** void MX_TIM3_Init(void)
 150:Core/Src/tim.c **** {
 151:Core/Src/tim.c **** 
 152:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 153:Core/Src/tim.c **** 
 154:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
 155:Core/Src/tim.c **** 
 156:Core/Src/tim.c ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 157:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 158:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 159:Core/Src/tim.c **** 
 160:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 161:Core/Src/tim.c **** 
 162:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
 163:Core/Src/tim.c ****   htim3.Instance = TIM3;
 164:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 165:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 166:Core/Src/tim.c ****   htim3.Init.Period = 1023;
 167:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 168:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 169:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 170:Core/Src/tim.c ****   {
 171:Core/Src/tim.c ****     Error_Handler();
 172:Core/Src/tim.c ****   }
 173:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 174:Core/Src/tim.c ****   {
 175:Core/Src/tim.c ****     Error_Handler();
 176:Core/Src/tim.c ****   }
 177:Core/Src/tim.c ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 178:Core/Src/tim.c ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 179:Core/Src/tim.c ****   if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 180:Core/Src/tim.c ****   {
 181:Core/Src/tim.c ****     Error_Handler();
 182:Core/Src/tim.c ****   }
 183:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 184:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 185:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 186:Core/Src/tim.c ****   {
 187:Core/Src/tim.c ****     Error_Handler();
 188:Core/Src/tim.c ****   }
 189:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 190:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 191:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 192:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 193:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 194:Core/Src/tim.c ****   {
 195:Core/Src/tim.c ****     Error_Handler();
 196:Core/Src/tim.c ****   }
 197:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 198:Core/Src/tim.c **** 
 199:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 200:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim3);
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 5


 201:Core/Src/tim.c **** 
 202:Core/Src/tim.c **** }
 203:Core/Src/tim.c **** /* TIM16 init function */
 204:Core/Src/tim.c **** void MX_TIM16_Init(void)
 205:Core/Src/tim.c **** {
 206:Core/Src/tim.c **** 
 207:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_Init 0 */
 208:Core/Src/tim.c **** 
 209:Core/Src/tim.c ****   /* USER CODE END TIM16_Init 0 */
 210:Core/Src/tim.c **** 
 211:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 212:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 213:Core/Src/tim.c **** 
 214:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_Init 1 */
 215:Core/Src/tim.c **** 
 216:Core/Src/tim.c ****   /* USER CODE END TIM16_Init 1 */
 217:Core/Src/tim.c ****   htim16.Instance = TIM16;
 218:Core/Src/tim.c ****   htim16.Init.Prescaler = 0;
 219:Core/Src/tim.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 220:Core/Src/tim.c ****   htim16.Init.Period = 1023;
 221:Core/Src/tim.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 222:Core/Src/tim.c ****   htim16.Init.RepetitionCounter = 0;
 223:Core/Src/tim.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 224:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 225:Core/Src/tim.c ****   {
 226:Core/Src/tim.c ****     Error_Handler();
 227:Core/Src/tim.c ****   }
 228:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 229:Core/Src/tim.c ****   {
 230:Core/Src/tim.c ****     Error_Handler();
 231:Core/Src/tim.c ****   }
 232:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 233:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 234:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 235:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 236:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 237:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 238:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 239:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 240:Core/Src/tim.c ****   {
 241:Core/Src/tim.c ****     Error_Handler();
 242:Core/Src/tim.c ****   }
 243:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 244:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 245:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 246:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 247:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 248:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 249:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 250:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 251:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 252:Core/Src/tim.c ****   {
 253:Core/Src/tim.c ****     Error_Handler();
 254:Core/Src/tim.c ****   }
 255:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_Init 2 */
 256:Core/Src/tim.c **** 
 257:Core/Src/tim.c ****   /* USER CODE END TIM16_Init 2 */
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 6


 258:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim16);
 259:Core/Src/tim.c **** 
 260:Core/Src/tim.c **** }
 261:Core/Src/tim.c **** 
 262:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
 263:Core/Src/tim.c **** {
  30              		.loc 1 263 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 8
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 263 1 is_stmt 0 view .LVU1
  35 0000 00B5     		push	{lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 4
  38              		.cfi_offset 14, -4
  39 0002 83B0     		sub	sp, sp, #12
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 16
 264:Core/Src/tim.c **** 
 265:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM1)
  42              		.loc 1 265 3 is_stmt 1 view .LVU2
  43              		.loc 1 265 19 is_stmt 0 view .LVU3
  44 0004 0368     		ldr	r3, [r0]
  45              		.loc 1 265 5 view .LVU4
  46 0006 144A     		ldr	r2, .L7
  47 0008 9342     		cmp	r3, r2
  48 000a 05D0     		beq	.L5
 266:Core/Src/tim.c ****   {
 267:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 268:Core/Src/tim.c **** 
 269:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 270:Core/Src/tim.c ****     /* TIM1 clock enable */
 271:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 272:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 273:Core/Src/tim.c **** 
 274:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 275:Core/Src/tim.c ****   }
 276:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM2)
  49              		.loc 1 276 8 is_stmt 1 view .LVU5
  50              		.loc 1 276 10 is_stmt 0 view .LVU6
  51 000c B3F1804F 		cmp	r3, #1073741824
  52 0010 0DD0     		beq	.L6
  53              	.LVL1:
  54              	.L1:
 277:Core/Src/tim.c ****   {
 278:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 279:Core/Src/tim.c **** 
 280:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 281:Core/Src/tim.c ****     /* TIM2 clock enable */
 282:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 283:Core/Src/tim.c **** 
 284:Core/Src/tim.c ****     /* TIM2 interrupt Init */
 285:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 286:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 287:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 288:Core/Src/tim.c **** 
 289:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 7


 290:Core/Src/tim.c ****   }
 291:Core/Src/tim.c **** }
  55              		.loc 1 291 1 view .LVU7
  56 0012 03B0     		add	sp, sp, #12
  57              	.LCFI2:
  58              		.cfi_remember_state
  59              		.cfi_def_cfa_offset 4
  60              		@ sp needed
  61 0014 5DF804FB 		ldr	pc, [sp], #4
  62              	.LVL2:
  63              	.L5:
  64              	.LCFI3:
  65              		.cfi_restore_state
 271:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  66              		.loc 1 271 5 is_stmt 1 view .LVU8
  67              	.LBB2:
 271:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  68              		.loc 1 271 5 view .LVU9
 271:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  69              		.loc 1 271 5 view .LVU10
  70 0018 104B     		ldr	r3, .L7+4
  71 001a 9A69     		ldr	r2, [r3, #24]
  72 001c 42F40062 		orr	r2, r2, #2048
  73 0020 9A61     		str	r2, [r3, #24]
 271:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  74              		.loc 1 271 5 view .LVU11
  75 0022 9B69     		ldr	r3, [r3, #24]
  76 0024 03F40063 		and	r3, r3, #2048
  77 0028 0093     		str	r3, [sp]
 271:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  78              		.loc 1 271 5 view .LVU12
  79 002a 009B     		ldr	r3, [sp]
  80              	.LBE2:
 271:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  81              		.loc 1 271 5 view .LVU13
  82 002c F1E7     		b	.L1
  83              	.L6:
 282:Core/Src/tim.c **** 
  84              		.loc 1 282 5 view .LVU14
  85              	.LBB3:
 282:Core/Src/tim.c **** 
  86              		.loc 1 282 5 view .LVU15
 282:Core/Src/tim.c **** 
  87              		.loc 1 282 5 view .LVU16
  88 002e 03F50433 		add	r3, r3, #135168
  89 0032 DA69     		ldr	r2, [r3, #28]
  90 0034 42F00102 		orr	r2, r2, #1
  91 0038 DA61     		str	r2, [r3, #28]
 282:Core/Src/tim.c **** 
  92              		.loc 1 282 5 view .LVU17
  93 003a DB69     		ldr	r3, [r3, #28]
  94 003c 03F00103 		and	r3, r3, #1
  95 0040 0193     		str	r3, [sp, #4]
 282:Core/Src/tim.c **** 
  96              		.loc 1 282 5 view .LVU18
  97 0042 019B     		ldr	r3, [sp, #4]
  98              	.LBE3:
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 8


 282:Core/Src/tim.c **** 
  99              		.loc 1 282 5 view .LVU19
 285:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 100              		.loc 1 285 5 view .LVU20
 101 0044 0022     		movs	r2, #0
 102 0046 1146     		mov	r1, r2
 103 0048 1C20     		movs	r0, #28
 104              	.LVL3:
 285:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 105              		.loc 1 285 5 is_stmt 0 view .LVU21
 106 004a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 107              	.LVL4:
 286:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 108              		.loc 1 286 5 is_stmt 1 view .LVU22
 109 004e 1C20     		movs	r0, #28
 110 0050 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 111              	.LVL5:
 112              		.loc 1 291 1 is_stmt 0 view .LVU23
 113 0054 DDE7     		b	.L1
 114              	.L8:
 115 0056 00BF     		.align	2
 116              	.L7:
 117 0058 002C0140 		.word	1073818624
 118 005c 00100240 		.word	1073876992
 119              		.cfi_endproc
 120              	.LFE127:
 122              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 123              		.align	1
 124              		.global	HAL_TIM_Base_MspInit
 125              		.syntax unified
 126              		.thumb
 127              		.thumb_func
 129              	HAL_TIM_Base_MspInit:
 130              	.LVL6:
 131              	.LFB128:
 292:Core/Src/tim.c **** 
 293:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 294:Core/Src/tim.c **** {
 132              		.loc 1 294 1 is_stmt 1 view -0
 133              		.cfi_startproc
 134              		@ args = 0, pretend = 0, frame = 8
 135              		@ frame_needed = 0, uses_anonymous_args = 0
 136              		@ link register save eliminated.
 137              		.loc 1 294 1 is_stmt 0 view .LVU25
 138 0000 82B0     		sub	sp, sp, #8
 139              	.LCFI4:
 140              		.cfi_def_cfa_offset 8
 295:Core/Src/tim.c **** 
 296:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM3)
 141              		.loc 1 296 3 is_stmt 1 view .LVU26
 142              		.loc 1 296 20 is_stmt 0 view .LVU27
 143 0002 0368     		ldr	r3, [r0]
 144              		.loc 1 296 5 view .LVU28
 145 0004 0E4A     		ldr	r2, .L15
 146 0006 9342     		cmp	r3, r2
 147 0008 04D0     		beq	.L13
 297:Core/Src/tim.c ****   {
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 9


 298:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 299:Core/Src/tim.c **** 
 300:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 301:Core/Src/tim.c ****     /* TIM3 clock enable */
 302:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 303:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 304:Core/Src/tim.c **** 
 305:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 306:Core/Src/tim.c ****   }
 307:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM16)
 148              		.loc 1 307 8 is_stmt 1 view .LVU29
 149              		.loc 1 307 10 is_stmt 0 view .LVU30
 150 000a 0E4A     		ldr	r2, .L15+4
 151 000c 9342     		cmp	r3, r2
 152 000e 0CD0     		beq	.L14
 153              	.L9:
 308:Core/Src/tim.c ****   {
 309:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspInit 0 */
 310:Core/Src/tim.c **** 
 311:Core/Src/tim.c ****   /* USER CODE END TIM16_MspInit 0 */
 312:Core/Src/tim.c ****     /* TIM16 clock enable */
 313:Core/Src/tim.c ****     __HAL_RCC_TIM16_CLK_ENABLE();
 314:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 315:Core/Src/tim.c **** 
 316:Core/Src/tim.c ****   /* USER CODE END TIM16_MspInit 1 */
 317:Core/Src/tim.c ****   }
 318:Core/Src/tim.c **** }
 154              		.loc 1 318 1 view .LVU31
 155 0010 02B0     		add	sp, sp, #8
 156              	.LCFI5:
 157              		.cfi_remember_state
 158              		.cfi_def_cfa_offset 0
 159              		@ sp needed
 160 0012 7047     		bx	lr
 161              	.L13:
 162              	.LCFI6:
 163              		.cfi_restore_state
 302:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 164              		.loc 1 302 5 is_stmt 1 view .LVU32
 165              	.LBB4:
 302:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 166              		.loc 1 302 5 view .LVU33
 302:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 167              		.loc 1 302 5 view .LVU34
 168 0014 0C4B     		ldr	r3, .L15+8
 169 0016 DA69     		ldr	r2, [r3, #28]
 170 0018 42F00202 		orr	r2, r2, #2
 171 001c DA61     		str	r2, [r3, #28]
 302:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 172              		.loc 1 302 5 view .LVU35
 173 001e DB69     		ldr	r3, [r3, #28]
 174 0020 03F00203 		and	r3, r3, #2
 175 0024 0093     		str	r3, [sp]
 302:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 176              		.loc 1 302 5 view .LVU36
 177 0026 009B     		ldr	r3, [sp]
 178              	.LBE4:
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 10


 302:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 179              		.loc 1 302 5 view .LVU37
 180 0028 F2E7     		b	.L9
 181              	.L14:
 313:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 182              		.loc 1 313 5 view .LVU38
 183              	.LBB5:
 313:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 184              		.loc 1 313 5 view .LVU39
 313:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 185              		.loc 1 313 5 view .LVU40
 186 002a 074B     		ldr	r3, .L15+8
 187 002c 9A69     		ldr	r2, [r3, #24]
 188 002e 42F40032 		orr	r2, r2, #131072
 189 0032 9A61     		str	r2, [r3, #24]
 313:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 190              		.loc 1 313 5 view .LVU41
 191 0034 9B69     		ldr	r3, [r3, #24]
 192 0036 03F40033 		and	r3, r3, #131072
 193 003a 0193     		str	r3, [sp, #4]
 313:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 194              		.loc 1 313 5 view .LVU42
 195 003c 019B     		ldr	r3, [sp, #4]
 196              	.LBE5:
 313:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 197              		.loc 1 313 5 view .LVU43
 198              		.loc 1 318 1 is_stmt 0 view .LVU44
 199 003e E7E7     		b	.L9
 200              	.L16:
 201              		.align	2
 202              	.L15:
 203 0040 00040040 		.word	1073742848
 204 0044 00440140 		.word	1073824768
 205 0048 00100240 		.word	1073876992
 206              		.cfi_endproc
 207              	.LFE128:
 209              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 210              		.align	1
 211              		.global	HAL_TIM_MspPostInit
 212              		.syntax unified
 213              		.thumb
 214              		.thumb_func
 216              	HAL_TIM_MspPostInit:
 217              	.LVL7:
 218              	.LFB129:
 319:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 320:Core/Src/tim.c **** {
 219              		.loc 1 320 1 is_stmt 1 view -0
 220              		.cfi_startproc
 221              		@ args = 0, pretend = 0, frame = 48
 222              		@ frame_needed = 0, uses_anonymous_args = 0
 223              		.loc 1 320 1 is_stmt 0 view .LVU46
 224 0000 30B5     		push	{r4, r5, lr}
 225              	.LCFI7:
 226              		.cfi_def_cfa_offset 12
 227              		.cfi_offset 4, -12
 228              		.cfi_offset 5, -8
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 11


 229              		.cfi_offset 14, -4
 230 0002 8DB0     		sub	sp, sp, #52
 231              	.LCFI8:
 232              		.cfi_def_cfa_offset 64
 321:Core/Src/tim.c **** 
 322:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 233              		.loc 1 322 3 is_stmt 1 view .LVU47
 234              		.loc 1 322 20 is_stmt 0 view .LVU48
 235 0004 0023     		movs	r3, #0
 236 0006 0793     		str	r3, [sp, #28]
 237 0008 0893     		str	r3, [sp, #32]
 238 000a 0993     		str	r3, [sp, #36]
 239 000c 0A93     		str	r3, [sp, #40]
 240 000e 0B93     		str	r3, [sp, #44]
 323:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 241              		.loc 1 323 3 is_stmt 1 view .LVU49
 242              		.loc 1 323 15 is_stmt 0 view .LVU50
 243 0010 0368     		ldr	r3, [r0]
 244              		.loc 1 323 5 view .LVU51
 245 0012 484A     		ldr	r2, .L27
 246 0014 9342     		cmp	r3, r2
 247 0016 0AD0     		beq	.L23
 324:Core/Src/tim.c ****   {
 325:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 326:Core/Src/tim.c **** 
 327:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 328:Core/Src/tim.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 329:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 330:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 331:Core/Src/tim.c ****     PF0 / OSC_IN     ------> TIM1_CH3N
 332:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 333:Core/Src/tim.c ****     PA11     ------> TIM1_CH1N
 334:Core/Src/tim.c ****     */
 335:Core/Src/tim.c ****     GPIO_InitStruct.Pin = PWM_C_L_Pin;
 336:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 337:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 338:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 339:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 340:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_C_L_GPIO_Port, &GPIO_InitStruct);
 341:Core/Src/tim.c **** 
 342:Core/Src/tim.c ****     GPIO_InitStruct.Pin = PWM_A_H_Pin|PWM_A_L_Pin;
 343:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 344:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 345:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 346:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 347:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 348:Core/Src/tim.c **** 
 349:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 350:Core/Src/tim.c **** 
 351:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 352:Core/Src/tim.c ****   }
 353:Core/Src/tim.c ****   else if(timHandle->Instance==TIM2)
 248              		.loc 1 353 8 is_stmt 1 view .LVU52
 249              		.loc 1 353 10 is_stmt 0 view .LVU53
 250 0018 B3F1804F 		cmp	r3, #1073741824
 251 001c 32D0     		beq	.L24
 354:Core/Src/tim.c ****   {
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 12


 355:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 356:Core/Src/tim.c **** 
 357:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 358:Core/Src/tim.c **** 
 359:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 360:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 361:Core/Src/tim.c ****     PA15     ------> TIM2_CH1
 362:Core/Src/tim.c ****     */
 363:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_15;
 364:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 365:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 366:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 367:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 368:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 369:Core/Src/tim.c **** 
 370:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 371:Core/Src/tim.c **** 
 372:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 373:Core/Src/tim.c ****   }
 374:Core/Src/tim.c ****   else if(timHandle->Instance==TIM3)
 252              		.loc 1 374 8 is_stmt 1 view .LVU54
 253              		.loc 1 374 10 is_stmt 0 view .LVU55
 254 001e 464A     		ldr	r2, .L27+4
 255 0020 9342     		cmp	r3, r2
 256 0022 47D0     		beq	.L25
 375:Core/Src/tim.c ****   {
 376:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 377:Core/Src/tim.c **** 
 378:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 379:Core/Src/tim.c **** 
 380:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 381:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 382:Core/Src/tim.c ****     PB7     ------> TIM3_CH4
 383:Core/Src/tim.c ****     */
 384:Core/Src/tim.c ****     GPIO_InitStruct.Pin = PWM_C_H_Pin;
 385:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 386:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 387:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 388:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_TIM3;
 389:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_C_H_GPIO_Port, &GPIO_InitStruct);
 390:Core/Src/tim.c **** 
 391:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 392:Core/Src/tim.c **** 
 393:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 394:Core/Src/tim.c ****   }
 395:Core/Src/tim.c ****   else if(timHandle->Instance==TIM16)
 257              		.loc 1 395 8 is_stmt 1 view .LVU56
 258              		.loc 1 395 10 is_stmt 0 view .LVU57
 259 0024 454A     		ldr	r2, .L27+8
 260 0026 9342     		cmp	r3, r2
 261 0028 59D0     		beq	.L26
 262              	.LVL8:
 263              	.L17:
 396:Core/Src/tim.c ****   {
 397:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspPostInit 0 */
 398:Core/Src/tim.c **** 
 399:Core/Src/tim.c ****   /* USER CODE END TIM16_MspPostInit 0 */
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 13


 400:Core/Src/tim.c **** 
 401:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 402:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 403:Core/Src/tim.c ****     /**TIM16 GPIO Configuration
 404:Core/Src/tim.c ****     PA12     ------> TIM16_CH1
 405:Core/Src/tim.c ****     PB6     ------> TIM16_CH1N
 406:Core/Src/tim.c ****     */
 407:Core/Src/tim.c ****     GPIO_InitStruct.Pin = PWM_B_H_Pin;
 408:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 409:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 410:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 411:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 412:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_B_H_GPIO_Port, &GPIO_InitStruct);
 413:Core/Src/tim.c **** 
 414:Core/Src/tim.c ****     GPIO_InitStruct.Pin = PWM_B_L_Pin;
 415:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 416:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 417:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 418:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 419:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_B_L_GPIO_Port, &GPIO_InitStruct);
 420:Core/Src/tim.c **** 
 421:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspPostInit 1 */
 422:Core/Src/tim.c **** 
 423:Core/Src/tim.c ****   /* USER CODE END TIM16_MspPostInit 1 */
 424:Core/Src/tim.c ****   }
 425:Core/Src/tim.c **** 
 426:Core/Src/tim.c **** }
 264              		.loc 1 426 1 view .LVU58
 265 002a 0DB0     		add	sp, sp, #52
 266              	.LCFI9:
 267              		.cfi_remember_state
 268              		.cfi_def_cfa_offset 12
 269              		@ sp needed
 270 002c 30BD     		pop	{r4, r5, pc}
 271              	.LVL9:
 272              	.L23:
 273              	.LCFI10:
 274              		.cfi_restore_state
 328:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 275              		.loc 1 328 5 is_stmt 1 view .LVU59
 276              	.LBB6:
 328:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 277              		.loc 1 328 5 view .LVU60
 328:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 278              		.loc 1 328 5 view .LVU61
 279 002e 444B     		ldr	r3, .L27+12
 280 0030 5A69     		ldr	r2, [r3, #20]
 281 0032 42F48002 		orr	r2, r2, #4194304
 282 0036 5A61     		str	r2, [r3, #20]
 328:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 283              		.loc 1 328 5 view .LVU62
 284 0038 5A69     		ldr	r2, [r3, #20]
 285 003a 02F48002 		and	r2, r2, #4194304
 286 003e 0192     		str	r2, [sp, #4]
 328:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 287              		.loc 1 328 5 view .LVU63
 288 0040 019A     		ldr	r2, [sp, #4]
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 14


 289              	.LBE6:
 328:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 290              		.loc 1 328 5 view .LVU64
 329:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 291              		.loc 1 329 5 view .LVU65
 292              	.LBB7:
 329:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 293              		.loc 1 329 5 view .LVU66
 329:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 294              		.loc 1 329 5 view .LVU67
 295 0042 5A69     		ldr	r2, [r3, #20]
 296 0044 42F40032 		orr	r2, r2, #131072
 297 0048 5A61     		str	r2, [r3, #20]
 329:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 298              		.loc 1 329 5 view .LVU68
 299 004a 5B69     		ldr	r3, [r3, #20]
 300 004c 03F40033 		and	r3, r3, #131072
 301 0050 0293     		str	r3, [sp, #8]
 329:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 302              		.loc 1 329 5 view .LVU69
 303 0052 029B     		ldr	r3, [sp, #8]
 304              	.LBE7:
 329:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 305              		.loc 1 329 5 view .LVU70
 335:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 306              		.loc 1 335 5 view .LVU71
 335:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 307              		.loc 1 335 25 is_stmt 0 view .LVU72
 308 0054 0123     		movs	r3, #1
 309 0056 0793     		str	r3, [sp, #28]
 336:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 310              		.loc 1 336 5 is_stmt 1 view .LVU73
 336:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 311              		.loc 1 336 26 is_stmt 0 view .LVU74
 312 0058 0225     		movs	r5, #2
 313 005a 0895     		str	r5, [sp, #32]
 337:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 314              		.loc 1 337 5 is_stmt 1 view .LVU75
 338:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 315              		.loc 1 338 5 view .LVU76
 339:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_C_L_GPIO_Port, &GPIO_InitStruct);
 316              		.loc 1 339 5 view .LVU77
 339:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_C_L_GPIO_Port, &GPIO_InitStruct);
 317              		.loc 1 339 31 is_stmt 0 view .LVU78
 318 005c 0624     		movs	r4, #6
 319 005e 0B94     		str	r4, [sp, #44]
 340:Core/Src/tim.c **** 
 320              		.loc 1 340 5 is_stmt 1 view .LVU79
 321 0060 07A9     		add	r1, sp, #28
 322 0062 3848     		ldr	r0, .L27+16
 323              	.LVL10:
 340:Core/Src/tim.c **** 
 324              		.loc 1 340 5 is_stmt 0 view .LVU80
 325 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 326              	.LVL11:
 342:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 327              		.loc 1 342 5 is_stmt 1 view .LVU81
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 15


 342:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 328              		.loc 1 342 25 is_stmt 0 view .LVU82
 329 0068 4FF41063 		mov	r3, #2304
 330 006c 0793     		str	r3, [sp, #28]
 343:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 331              		.loc 1 343 5 is_stmt 1 view .LVU83
 343:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 332              		.loc 1 343 26 is_stmt 0 view .LVU84
 333 006e 0895     		str	r5, [sp, #32]
 344:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 334              		.loc 1 344 5 is_stmt 1 view .LVU85
 344:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 335              		.loc 1 344 26 is_stmt 0 view .LVU86
 336 0070 0023     		movs	r3, #0
 337 0072 0993     		str	r3, [sp, #36]
 345:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 338              		.loc 1 345 5 is_stmt 1 view .LVU87
 345:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 339              		.loc 1 345 27 is_stmt 0 view .LVU88
 340 0074 0A93     		str	r3, [sp, #40]
 346:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 341              		.loc 1 346 5 is_stmt 1 view .LVU89
 346:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 342              		.loc 1 346 31 is_stmt 0 view .LVU90
 343 0076 0B94     		str	r4, [sp, #44]
 347:Core/Src/tim.c **** 
 344              		.loc 1 347 5 is_stmt 1 view .LVU91
 345 0078 07A9     		add	r1, sp, #28
 346 007a 4FF09040 		mov	r0, #1207959552
 347 007e FFF7FEFF 		bl	HAL_GPIO_Init
 348              	.LVL12:
 349 0082 D2E7     		b	.L17
 350              	.LVL13:
 351              	.L24:
 359:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 352              		.loc 1 359 5 view .LVU92
 353              	.LBB8:
 359:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 354              		.loc 1 359 5 view .LVU93
 359:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 355              		.loc 1 359 5 view .LVU94
 356 0084 03F50433 		add	r3, r3, #135168
 357 0088 5A69     		ldr	r2, [r3, #20]
 358 008a 42F40032 		orr	r2, r2, #131072
 359 008e 5A61     		str	r2, [r3, #20]
 359:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 360              		.loc 1 359 5 view .LVU95
 361 0090 5B69     		ldr	r3, [r3, #20]
 362 0092 03F40033 		and	r3, r3, #131072
 363 0096 0393     		str	r3, [sp, #12]
 359:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 364              		.loc 1 359 5 view .LVU96
 365 0098 039B     		ldr	r3, [sp, #12]
 366              	.LBE8:
 359:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 367              		.loc 1 359 5 view .LVU97
 363:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 16


 368              		.loc 1 363 5 view .LVU98
 363:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 369              		.loc 1 363 25 is_stmt 0 view .LVU99
 370 009a 4FF40043 		mov	r3, #32768
 371 009e 0793     		str	r3, [sp, #28]
 364:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 372              		.loc 1 364 5 is_stmt 1 view .LVU100
 364:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 373              		.loc 1 364 26 is_stmt 0 view .LVU101
 374 00a0 0223     		movs	r3, #2
 375 00a2 0893     		str	r3, [sp, #32]
 365:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 376              		.loc 1 365 5 is_stmt 1 view .LVU102
 366:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 377              		.loc 1 366 5 view .LVU103
 367:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 378              		.loc 1 367 5 view .LVU104
 367:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 379              		.loc 1 367 31 is_stmt 0 view .LVU105
 380 00a4 0123     		movs	r3, #1
 381 00a6 0B93     		str	r3, [sp, #44]
 368:Core/Src/tim.c **** 
 382              		.loc 1 368 5 is_stmt 1 view .LVU106
 383 00a8 07A9     		add	r1, sp, #28
 384 00aa 4FF09040 		mov	r0, #1207959552
 385              	.LVL14:
 368:Core/Src/tim.c **** 
 386              		.loc 1 368 5 is_stmt 0 view .LVU107
 387 00ae FFF7FEFF 		bl	HAL_GPIO_Init
 388              	.LVL15:
 389 00b2 BAE7     		b	.L17
 390              	.LVL16:
 391              	.L25:
 380:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 392              		.loc 1 380 5 is_stmt 1 view .LVU108
 393              	.LBB9:
 380:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 394              		.loc 1 380 5 view .LVU109
 380:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 395              		.loc 1 380 5 view .LVU110
 396 00b4 224B     		ldr	r3, .L27+12
 397 00b6 5A69     		ldr	r2, [r3, #20]
 398 00b8 42F48022 		orr	r2, r2, #262144
 399 00bc 5A61     		str	r2, [r3, #20]
 380:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 400              		.loc 1 380 5 view .LVU111
 401 00be 5B69     		ldr	r3, [r3, #20]
 402 00c0 03F48023 		and	r3, r3, #262144
 403 00c4 0493     		str	r3, [sp, #16]
 380:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 404              		.loc 1 380 5 view .LVU112
 405 00c6 049B     		ldr	r3, [sp, #16]
 406              	.LBE9:
 380:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 407              		.loc 1 380 5 view .LVU113
 384:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 408              		.loc 1 384 5 view .LVU114
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 17


 384:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 409              		.loc 1 384 25 is_stmt 0 view .LVU115
 410 00c8 8023     		movs	r3, #128
 411 00ca 0793     		str	r3, [sp, #28]
 385:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 412              		.loc 1 385 5 is_stmt 1 view .LVU116
 385:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 413              		.loc 1 385 26 is_stmt 0 view .LVU117
 414 00cc 0223     		movs	r3, #2
 415 00ce 0893     		str	r3, [sp, #32]
 386:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 416              		.loc 1 386 5 is_stmt 1 view .LVU118
 387:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_TIM3;
 417              		.loc 1 387 5 view .LVU119
 388:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_C_H_GPIO_Port, &GPIO_InitStruct);
 418              		.loc 1 388 5 view .LVU120
 388:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_C_H_GPIO_Port, &GPIO_InitStruct);
 419              		.loc 1 388 31 is_stmt 0 view .LVU121
 420 00d0 0A23     		movs	r3, #10
 421 00d2 0B93     		str	r3, [sp, #44]
 389:Core/Src/tim.c **** 
 422              		.loc 1 389 5 is_stmt 1 view .LVU122
 423 00d4 07A9     		add	r1, sp, #28
 424 00d6 1C48     		ldr	r0, .L27+20
 425              	.LVL17:
 389:Core/Src/tim.c **** 
 426              		.loc 1 389 5 is_stmt 0 view .LVU123
 427 00d8 FFF7FEFF 		bl	HAL_GPIO_Init
 428              	.LVL18:
 429 00dc A5E7     		b	.L17
 430              	.LVL19:
 431              	.L26:
 401:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 432              		.loc 1 401 5 is_stmt 1 view .LVU124
 433              	.LBB10:
 401:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 434              		.loc 1 401 5 view .LVU125
 401:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 435              		.loc 1 401 5 view .LVU126
 436 00de 184B     		ldr	r3, .L27+12
 437 00e0 5A69     		ldr	r2, [r3, #20]
 438 00e2 42F40032 		orr	r2, r2, #131072
 439 00e6 5A61     		str	r2, [r3, #20]
 401:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 440              		.loc 1 401 5 view .LVU127
 441 00e8 5A69     		ldr	r2, [r3, #20]
 442 00ea 02F40032 		and	r2, r2, #131072
 443 00ee 0592     		str	r2, [sp, #20]
 401:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 444              		.loc 1 401 5 view .LVU128
 445 00f0 059A     		ldr	r2, [sp, #20]
 446              	.LBE10:
 401:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 447              		.loc 1 401 5 view .LVU129
 402:Core/Src/tim.c ****     /**TIM16 GPIO Configuration
 448              		.loc 1 402 5 view .LVU130
 449              	.LBB11:
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 18


 402:Core/Src/tim.c ****     /**TIM16 GPIO Configuration
 450              		.loc 1 402 5 view .LVU131
 402:Core/Src/tim.c ****     /**TIM16 GPIO Configuration
 451              		.loc 1 402 5 view .LVU132
 452 00f2 5A69     		ldr	r2, [r3, #20]
 453 00f4 42F48022 		orr	r2, r2, #262144
 454 00f8 5A61     		str	r2, [r3, #20]
 402:Core/Src/tim.c ****     /**TIM16 GPIO Configuration
 455              		.loc 1 402 5 view .LVU133
 456 00fa 5B69     		ldr	r3, [r3, #20]
 457 00fc 03F48023 		and	r3, r3, #262144
 458 0100 0693     		str	r3, [sp, #24]
 402:Core/Src/tim.c ****     /**TIM16 GPIO Configuration
 459              		.loc 1 402 5 view .LVU134
 460 0102 069B     		ldr	r3, [sp, #24]
 461              	.LBE11:
 402:Core/Src/tim.c ****     /**TIM16 GPIO Configuration
 462              		.loc 1 402 5 view .LVU135
 407:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 463              		.loc 1 407 5 view .LVU136
 407:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 464              		.loc 1 407 25 is_stmt 0 view .LVU137
 465 0104 4FF48053 		mov	r3, #4096
 466 0108 0793     		str	r3, [sp, #28]
 408:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 467              		.loc 1 408 5 is_stmt 1 view .LVU138
 408:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 468              		.loc 1 408 26 is_stmt 0 view .LVU139
 469 010a 0225     		movs	r5, #2
 470 010c 0895     		str	r5, [sp, #32]
 409:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 471              		.loc 1 409 5 is_stmt 1 view .LVU140
 410:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 472              		.loc 1 410 5 view .LVU141
 411:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_B_H_GPIO_Port, &GPIO_InitStruct);
 473              		.loc 1 411 5 view .LVU142
 411:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_B_H_GPIO_Port, &GPIO_InitStruct);
 474              		.loc 1 411 31 is_stmt 0 view .LVU143
 475 010e 0124     		movs	r4, #1
 476 0110 0B94     		str	r4, [sp, #44]
 412:Core/Src/tim.c **** 
 477              		.loc 1 412 5 is_stmt 1 view .LVU144
 478 0112 07A9     		add	r1, sp, #28
 479 0114 4FF09040 		mov	r0, #1207959552
 480              	.LVL20:
 412:Core/Src/tim.c **** 
 481              		.loc 1 412 5 is_stmt 0 view .LVU145
 482 0118 FFF7FEFF 		bl	HAL_GPIO_Init
 483              	.LVL21:
 414:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 484              		.loc 1 414 5 is_stmt 1 view .LVU146
 414:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 485              		.loc 1 414 25 is_stmt 0 view .LVU147
 486 011c 4023     		movs	r3, #64
 487 011e 0793     		str	r3, [sp, #28]
 415:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 488              		.loc 1 415 5 is_stmt 1 view .LVU148
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 19


 415:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 489              		.loc 1 415 26 is_stmt 0 view .LVU149
 490 0120 0895     		str	r5, [sp, #32]
 416:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 491              		.loc 1 416 5 is_stmt 1 view .LVU150
 416:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 492              		.loc 1 416 26 is_stmt 0 view .LVU151
 493 0122 0023     		movs	r3, #0
 494 0124 0993     		str	r3, [sp, #36]
 417:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 495              		.loc 1 417 5 is_stmt 1 view .LVU152
 417:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 496              		.loc 1 417 27 is_stmt 0 view .LVU153
 497 0126 0A93     		str	r3, [sp, #40]
 418:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_B_L_GPIO_Port, &GPIO_InitStruct);
 498              		.loc 1 418 5 is_stmt 1 view .LVU154
 418:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_B_L_GPIO_Port, &GPIO_InitStruct);
 499              		.loc 1 418 31 is_stmt 0 view .LVU155
 500 0128 0B94     		str	r4, [sp, #44]
 419:Core/Src/tim.c **** 
 501              		.loc 1 419 5 is_stmt 1 view .LVU156
 502 012a 07A9     		add	r1, sp, #28
 503 012c 0648     		ldr	r0, .L27+20
 504 012e FFF7FEFF 		bl	HAL_GPIO_Init
 505              	.LVL22:
 506              		.loc 1 426 1 is_stmt 0 view .LVU157
 507 0132 7AE7     		b	.L17
 508              	.L28:
 509              		.align	2
 510              	.L27:
 511 0134 002C0140 		.word	1073818624
 512 0138 00040040 		.word	1073742848
 513 013c 00440140 		.word	1073824768
 514 0140 00100240 		.word	1073876992
 515 0144 00140048 		.word	1207964672
 516 0148 00040048 		.word	1207960576
 517              		.cfi_endproc
 518              	.LFE129:
 520              		.section	.text.MX_TIM1_Init,"ax",%progbits
 521              		.align	1
 522              		.global	MX_TIM1_Init
 523              		.syntax unified
 524              		.thumb
 525              		.thumb_func
 527              	MX_TIM1_Init:
 528              	.LFB123:
  34:Core/Src/tim.c **** 
 529              		.loc 1 34 1 is_stmt 1 view -0
 530              		.cfi_startproc
 531              		@ args = 0, pretend = 0, frame = 88
 532              		@ frame_needed = 0, uses_anonymous_args = 0
 533 0000 10B5     		push	{r4, lr}
 534              	.LCFI11:
 535              		.cfi_def_cfa_offset 8
 536              		.cfi_offset 4, -8
 537              		.cfi_offset 14, -4
 538 0002 96B0     		sub	sp, sp, #88
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 20


 539              	.LCFI12:
 540              		.cfi_def_cfa_offset 96
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 541              		.loc 1 40 3 view .LVU159
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 542              		.loc 1 40 27 is_stmt 0 view .LVU160
 543 0004 0024     		movs	r4, #0
 544 0006 1394     		str	r4, [sp, #76]
 545 0008 1494     		str	r4, [sp, #80]
 546 000a 1594     		str	r4, [sp, #84]
  41:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 547              		.loc 1 41 3 is_stmt 1 view .LVU161
  41:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 548              		.loc 1 41 22 is_stmt 0 view .LVU162
 549 000c 0C94     		str	r4, [sp, #48]
 550 000e 0D94     		str	r4, [sp, #52]
 551 0010 0E94     		str	r4, [sp, #56]
 552 0012 0F94     		str	r4, [sp, #60]
 553 0014 1094     		str	r4, [sp, #64]
 554 0016 1194     		str	r4, [sp, #68]
 555 0018 1294     		str	r4, [sp, #72]
  42:Core/Src/tim.c **** 
 556              		.loc 1 42 3 is_stmt 1 view .LVU163
  42:Core/Src/tim.c **** 
 557              		.loc 1 42 34 is_stmt 0 view .LVU164
 558 001a 2C22     		movs	r2, #44
 559 001c 2146     		mov	r1, r4
 560 001e 01A8     		add	r0, sp, #4
 561 0020 FFF7FEFF 		bl	memset
 562              	.LVL23:
  47:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 563              		.loc 1 47 3 is_stmt 1 view .LVU165
  47:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 564              		.loc 1 47 18 is_stmt 0 view .LVU166
 565 0024 2E48     		ldr	r0, .L41
 566 0026 2F4B     		ldr	r3, .L41+4
 567 0028 0360     		str	r3, [r0]
  48:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 568              		.loc 1 48 3 is_stmt 1 view .LVU167
  48:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 569              		.loc 1 48 24 is_stmt 0 view .LVU168
 570 002a 4460     		str	r4, [r0, #4]
  49:Core/Src/tim.c ****   htim1.Init.Period = 1023;
 571              		.loc 1 49 3 is_stmt 1 view .LVU169
  49:Core/Src/tim.c ****   htim1.Init.Period = 1023;
 572              		.loc 1 49 26 is_stmt 0 view .LVU170
 573 002c 8460     		str	r4, [r0, #8]
  50:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 574              		.loc 1 50 3 is_stmt 1 view .LVU171
  50:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 575              		.loc 1 50 21 is_stmt 0 view .LVU172
 576 002e 40F2FF33 		movw	r3, #1023
 577 0032 C360     		str	r3, [r0, #12]
  51:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 578              		.loc 1 51 3 is_stmt 1 view .LVU173
  51:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 579              		.loc 1 51 28 is_stmt 0 view .LVU174
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 21


 580 0034 0461     		str	r4, [r0, #16]
  52:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 581              		.loc 1 52 3 is_stmt 1 view .LVU175
  52:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 582              		.loc 1 52 32 is_stmt 0 view .LVU176
 583 0036 4461     		str	r4, [r0, #20]
  53:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 584              		.loc 1 53 3 is_stmt 1 view .LVU177
  53:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 585              		.loc 1 53 32 is_stmt 0 view .LVU178
 586 0038 8461     		str	r4, [r0, #24]
  54:Core/Src/tim.c ****   {
 587              		.loc 1 54 3 is_stmt 1 view .LVU179
  54:Core/Src/tim.c ****   {
 588              		.loc 1 54 7 is_stmt 0 view .LVU180
 589 003a FFF7FEFF 		bl	HAL_TIM_PWM_Init
 590              	.LVL24:
  54:Core/Src/tim.c ****   {
 591              		.loc 1 54 6 view .LVU181
 592 003e 0028     		cmp	r0, #0
 593 0040 3FD1     		bne	.L36
 594              	.L30:
  58:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 595              		.loc 1 58 3 is_stmt 1 view .LVU182
  58:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 596              		.loc 1 58 37 is_stmt 0 view .LVU183
 597 0042 2023     		movs	r3, #32
 598 0044 1393     		str	r3, [sp, #76]
  59:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 599              		.loc 1 59 3 is_stmt 1 view .LVU184
  59:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 600              		.loc 1 59 38 is_stmt 0 view .LVU185
 601 0046 0023     		movs	r3, #0
 602 0048 1493     		str	r3, [sp, #80]
  60:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 603              		.loc 1 60 3 is_stmt 1 view .LVU186
  60:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 604              		.loc 1 60 33 is_stmt 0 view .LVU187
 605 004a 8023     		movs	r3, #128
 606 004c 1593     		str	r3, [sp, #84]
  61:Core/Src/tim.c ****   {
 607              		.loc 1 61 3 is_stmt 1 view .LVU188
  61:Core/Src/tim.c ****   {
 608              		.loc 1 61 7 is_stmt 0 view .LVU189
 609 004e 13A9     		add	r1, sp, #76
 610 0050 2348     		ldr	r0, .L41
 611 0052 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 612              	.LVL25:
  61:Core/Src/tim.c ****   {
 613              		.loc 1 61 6 view .LVU190
 614 0056 0028     		cmp	r0, #0
 615 0058 36D1     		bne	.L37
 616              	.L31:
  65:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 617              		.loc 1 65 3 is_stmt 1 view .LVU191
  65:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 618              		.loc 1 65 20 is_stmt 0 view .LVU192
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 22


 619 005a 234B     		ldr	r3, .L41+8
 620 005c 0C93     		str	r3, [sp, #48]
  66:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 621              		.loc 1 66 3 is_stmt 1 view .LVU193
  66:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 622              		.loc 1 66 19 is_stmt 0 view .LVU194
 623 005e 0022     		movs	r2, #0
 624 0060 0D92     		str	r2, [sp, #52]
  67:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 625              		.loc 1 67 3 is_stmt 1 view .LVU195
  67:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 626              		.loc 1 67 24 is_stmt 0 view .LVU196
 627 0062 0E92     		str	r2, [sp, #56]
  68:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 628              		.loc 1 68 3 is_stmt 1 view .LVU197
  68:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 629              		.loc 1 68 25 is_stmt 0 view .LVU198
 630 0064 0F92     		str	r2, [sp, #60]
  69:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 631              		.loc 1 69 3 is_stmt 1 view .LVU199
  69:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 632              		.loc 1 69 24 is_stmt 0 view .LVU200
 633 0066 0423     		movs	r3, #4
 634 0068 1093     		str	r3, [sp, #64]
  70:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 635              		.loc 1 70 3 is_stmt 1 view .LVU201
  70:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 636              		.loc 1 70 25 is_stmt 0 view .LVU202
 637 006a 1192     		str	r2, [sp, #68]
  71:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 638              		.loc 1 71 3 is_stmt 1 view .LVU203
  71:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 639              		.loc 1 71 26 is_stmt 0 view .LVU204
 640 006c 1292     		str	r2, [sp, #72]
  72:Core/Src/tim.c ****   {
 641              		.loc 1 72 3 is_stmt 1 view .LVU205
  72:Core/Src/tim.c ****   {
 642              		.loc 1 72 7 is_stmt 0 view .LVU206
 643 006e 0CA9     		add	r1, sp, #48
 644 0070 1B48     		ldr	r0, .L41
 645 0072 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 646              	.LVL26:
  72:Core/Src/tim.c ****   {
 647              		.loc 1 72 6 view .LVU207
 648 0076 50BB     		cbnz	r0, .L38
 649              	.L32:
  76:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 650              		.loc 1 76 3 is_stmt 1 view .LVU208
  76:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 651              		.loc 1 76 20 is_stmt 0 view .LVU209
 652 0078 6023     		movs	r3, #96
 653 007a 0C93     		str	r3, [sp, #48]
  77:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 654              		.loc 1 77 3 is_stmt 1 view .LVU210
  77:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 655              		.loc 1 77 25 is_stmt 0 view .LVU211
 656 007c 0822     		movs	r2, #8
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 23


 657 007e 0F92     		str	r2, [sp, #60]
  78:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 658              		.loc 1 78 3 is_stmt 1 view .LVU212
  78:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 659              		.loc 1 78 24 is_stmt 0 view .LVU213
 660 0080 0023     		movs	r3, #0
 661 0082 1093     		str	r3, [sp, #64]
  79:Core/Src/tim.c ****   {
 662              		.loc 1 79 3 is_stmt 1 view .LVU214
  79:Core/Src/tim.c ****   {
 663              		.loc 1 79 7 is_stmt 0 view .LVU215
 664 0084 0CA9     		add	r1, sp, #48
 665 0086 1648     		ldr	r0, .L41
 666 0088 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 667              	.LVL27:
  79:Core/Src/tim.c ****   {
 668              		.loc 1 79 6 view .LVU216
 669 008c 10BB     		cbnz	r0, .L39
 670              	.L33:
  83:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 671              		.loc 1 83 3 is_stmt 1 view .LVU217
  83:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 672              		.loc 1 83 40 is_stmt 0 view .LVU218
 673 008e 0023     		movs	r3, #0
 674 0090 0193     		str	r3, [sp, #4]
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 675              		.loc 1 84 3 is_stmt 1 view .LVU219
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 676              		.loc 1 84 41 is_stmt 0 view .LVU220
 677 0092 0293     		str	r3, [sp, #8]
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 678              		.loc 1 85 3 is_stmt 1 view .LVU221
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 679              		.loc 1 85 34 is_stmt 0 view .LVU222
 680 0094 0393     		str	r3, [sp, #12]
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 681              		.loc 1 86 3 is_stmt 1 view .LVU223
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 682              		.loc 1 86 33 is_stmt 0 view .LVU224
 683 0096 0493     		str	r3, [sp, #16]
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 684              		.loc 1 87 3 is_stmt 1 view .LVU225
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 685              		.loc 1 87 35 is_stmt 0 view .LVU226
 686 0098 0593     		str	r3, [sp, #20]
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 687              		.loc 1 88 3 is_stmt 1 view .LVU227
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 688              		.loc 1 88 38 is_stmt 0 view .LVU228
 689 009a 4FF40052 		mov	r2, #8192
 690 009e 0692     		str	r2, [sp, #24]
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 691              		.loc 1 89 3 is_stmt 1 view .LVU229
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 692              		.loc 1 89 36 is_stmt 0 view .LVU230
 693 00a0 0793     		str	r3, [sp, #28]
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 24


 694              		.loc 1 90 3 is_stmt 1 view .LVU231
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 695              		.loc 1 90 36 is_stmt 0 view .LVU232
 696 00a2 0893     		str	r3, [sp, #32]
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 697              		.loc 1 91 3 is_stmt 1 view .LVU233
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 698              		.loc 1 91 39 is_stmt 0 view .LVU234
 699 00a4 4FF00072 		mov	r2, #33554432
 700 00a8 0992     		str	r2, [sp, #36]
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 701              		.loc 1 92 3 is_stmt 1 view .LVU235
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 702              		.loc 1 92 37 is_stmt 0 view .LVU236
 703 00aa 0A93     		str	r3, [sp, #40]
  93:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 704              		.loc 1 93 3 is_stmt 1 view .LVU237
  93:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 705              		.loc 1 93 40 is_stmt 0 view .LVU238
 706 00ac 0B93     		str	r3, [sp, #44]
  94:Core/Src/tim.c ****   {
 707              		.loc 1 94 3 is_stmt 1 view .LVU239
  94:Core/Src/tim.c ****   {
 708              		.loc 1 94 7 is_stmt 0 view .LVU240
 709 00ae 01A9     		add	r1, sp, #4
 710 00b0 0B48     		ldr	r0, .L41
 711 00b2 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 712              	.LVL28:
  94:Core/Src/tim.c ****   {
 713              		.loc 1 94 6 view .LVU241
 714 00b6 80B9     		cbnz	r0, .L40
 715              	.L34:
 101:Core/Src/tim.c **** 
 716              		.loc 1 101 3 is_stmt 1 view .LVU242
 717 00b8 0948     		ldr	r0, .L41
 718 00ba FFF7FEFF 		bl	HAL_TIM_MspPostInit
 719              	.LVL29:
 103:Core/Src/tim.c **** /* TIM2 init function */
 720              		.loc 1 103 1 is_stmt 0 view .LVU243
 721 00be 16B0     		add	sp, sp, #88
 722              	.LCFI13:
 723              		.cfi_remember_state
 724              		.cfi_def_cfa_offset 8
 725              		@ sp needed
 726 00c0 10BD     		pop	{r4, pc}
 727              	.L36:
 728              	.LCFI14:
 729              		.cfi_restore_state
  56:Core/Src/tim.c ****   }
 730              		.loc 1 56 5 is_stmt 1 view .LVU244
 731 00c2 FFF7FEFF 		bl	Error_Handler
 732              	.LVL30:
 733 00c6 BCE7     		b	.L30
 734              	.L37:
  63:Core/Src/tim.c ****   }
 735              		.loc 1 63 5 view .LVU245
 736 00c8 FFF7FEFF 		bl	Error_Handler
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 25


 737              	.LVL31:
 738 00cc C5E7     		b	.L31
 739              	.L38:
  74:Core/Src/tim.c ****   }
 740              		.loc 1 74 5 view .LVU246
 741 00ce FFF7FEFF 		bl	Error_Handler
 742              	.LVL32:
 743 00d2 D1E7     		b	.L32
 744              	.L39:
  81:Core/Src/tim.c ****   }
 745              		.loc 1 81 5 view .LVU247
 746 00d4 FFF7FEFF 		bl	Error_Handler
 747              	.LVL33:
 748 00d8 D9E7     		b	.L33
 749              	.L40:
  96:Core/Src/tim.c ****   }
 750              		.loc 1 96 5 view .LVU248
 751 00da FFF7FEFF 		bl	Error_Handler
 752              	.LVL34:
 753 00de EBE7     		b	.L34
 754              	.L42:
 755              		.align	2
 756              	.L41:
 757 00e0 00000000 		.word	htim1
 758 00e4 002C0140 		.word	1073818624
 759 00e8 60000100 		.word	65632
 760              		.cfi_endproc
 761              	.LFE123:
 763              		.section	.text.MX_TIM2_Init,"ax",%progbits
 764              		.align	1
 765              		.global	MX_TIM2_Init
 766              		.syntax unified
 767              		.thumb
 768              		.thumb_func
 770              	MX_TIM2_Init:
 771              	.LFB124:
 106:Core/Src/tim.c **** 
 772              		.loc 1 106 1 view -0
 773              		.cfi_startproc
 774              		@ args = 0, pretend = 0, frame = 40
 775              		@ frame_needed = 0, uses_anonymous_args = 0
 776 0000 00B5     		push	{lr}
 777              	.LCFI15:
 778              		.cfi_def_cfa_offset 4
 779              		.cfi_offset 14, -4
 780 0002 8BB0     		sub	sp, sp, #44
 781              	.LCFI16:
 782              		.cfi_def_cfa_offset 48
 112:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 783              		.loc 1 112 3 view .LVU250
 112:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 784              		.loc 1 112 27 is_stmt 0 view .LVU251
 785 0004 0023     		movs	r3, #0
 786 0006 0793     		str	r3, [sp, #28]
 787 0008 0893     		str	r3, [sp, #32]
 788 000a 0993     		str	r3, [sp, #36]
 113:Core/Src/tim.c **** 
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 26


 789              		.loc 1 113 3 is_stmt 1 view .LVU252
 113:Core/Src/tim.c **** 
 790              		.loc 1 113 22 is_stmt 0 view .LVU253
 791 000c 0093     		str	r3, [sp]
 792 000e 0193     		str	r3, [sp, #4]
 793 0010 0293     		str	r3, [sp, #8]
 794 0012 0393     		str	r3, [sp, #12]
 795 0014 0493     		str	r3, [sp, #16]
 796 0016 0593     		str	r3, [sp, #20]
 797 0018 0693     		str	r3, [sp, #24]
 118:Core/Src/tim.c ****   htim2.Init.Prescaler = 10;
 798              		.loc 1 118 3 is_stmt 1 view .LVU254
 118:Core/Src/tim.c ****   htim2.Init.Prescaler = 10;
 799              		.loc 1 118 18 is_stmt 0 view .LVU255
 800 001a 1848     		ldr	r0, .L51
 801 001c 4FF08042 		mov	r2, #1073741824
 802 0020 0260     		str	r2, [r0]
 119:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 803              		.loc 1 119 3 is_stmt 1 view .LVU256
 119:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 804              		.loc 1 119 24 is_stmt 0 view .LVU257
 805 0022 0A22     		movs	r2, #10
 806 0024 4260     		str	r2, [r0, #4]
 120:Core/Src/tim.c ****   htim2.Init.Period = 1023;
 807              		.loc 1 120 3 is_stmt 1 view .LVU258
 120:Core/Src/tim.c ****   htim2.Init.Period = 1023;
 808              		.loc 1 120 26 is_stmt 0 view .LVU259
 809 0026 8360     		str	r3, [r0, #8]
 121:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 810              		.loc 1 121 3 is_stmt 1 view .LVU260
 121:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 811              		.loc 1 121 21 is_stmt 0 view .LVU261
 812 0028 40F2FF32 		movw	r2, #1023
 813 002c C260     		str	r2, [r0, #12]
 122:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 814              		.loc 1 122 3 is_stmt 1 view .LVU262
 122:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 815              		.loc 1 122 28 is_stmt 0 view .LVU263
 816 002e 0361     		str	r3, [r0, #16]
 123:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 817              		.loc 1 123 3 is_stmt 1 view .LVU264
 123:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 818              		.loc 1 123 32 is_stmt 0 view .LVU265
 819 0030 8361     		str	r3, [r0, #24]
 124:Core/Src/tim.c ****   {
 820              		.loc 1 124 3 is_stmt 1 view .LVU266
 124:Core/Src/tim.c ****   {
 821              		.loc 1 124 7 is_stmt 0 view .LVU267
 822 0032 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 823              	.LVL35:
 124:Core/Src/tim.c ****   {
 824              		.loc 1 124 6 view .LVU268
 825 0036 C0B9     		cbnz	r0, .L48
 826              	.L44:
 128:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 827              		.loc 1 128 3 is_stmt 1 view .LVU269
 128:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 27


 828              		.loc 1 128 37 is_stmt 0 view .LVU270
 829 0038 0023     		movs	r3, #0
 830 003a 0793     		str	r3, [sp, #28]
 129:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 831              		.loc 1 129 3 is_stmt 1 view .LVU271
 129:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 832              		.loc 1 129 33 is_stmt 0 view .LVU272
 833 003c 0993     		str	r3, [sp, #36]
 130:Core/Src/tim.c ****   {
 834              		.loc 1 130 3 is_stmt 1 view .LVU273
 130:Core/Src/tim.c ****   {
 835              		.loc 1 130 7 is_stmt 0 view .LVU274
 836 003e 07A9     		add	r1, sp, #28
 837 0040 0E48     		ldr	r0, .L51
 838 0042 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 839              	.LVL36:
 130:Core/Src/tim.c ****   {
 840              		.loc 1 130 6 view .LVU275
 841 0046 98B9     		cbnz	r0, .L49
 842              	.L45:
 134:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 843              		.loc 1 134 3 is_stmt 1 view .LVU276
 134:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 844              		.loc 1 134 20 is_stmt 0 view .LVU277
 845 0048 6023     		movs	r3, #96
 846 004a 0093     		str	r3, [sp]
 135:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 847              		.loc 1 135 3 is_stmt 1 view .LVU278
 135:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 848              		.loc 1 135 19 is_stmt 0 view .LVU279
 849 004c 0022     		movs	r2, #0
 850 004e 0192     		str	r2, [sp, #4]
 136:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 851              		.loc 1 136 3 is_stmt 1 view .LVU280
 136:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 852              		.loc 1 136 24 is_stmt 0 view .LVU281
 853 0050 0292     		str	r2, [sp, #8]
 137:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 854              		.loc 1 137 3 is_stmt 1 view .LVU282
 137:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 855              		.loc 1 137 24 is_stmt 0 view .LVU283
 856 0052 0492     		str	r2, [sp, #16]
 138:Core/Src/tim.c ****   {
 857              		.loc 1 138 3 is_stmt 1 view .LVU284
 138:Core/Src/tim.c ****   {
 858              		.loc 1 138 7 is_stmt 0 view .LVU285
 859 0054 6946     		mov	r1, sp
 860 0056 0948     		ldr	r0, .L51
 861 0058 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 862              	.LVL37:
 138:Core/Src/tim.c ****   {
 863              		.loc 1 138 6 view .LVU286
 864 005c 58B9     		cbnz	r0, .L50
 865              	.L46:
 145:Core/Src/tim.c **** 
 866              		.loc 1 145 3 is_stmt 1 view .LVU287
 867 005e 0748     		ldr	r0, .L51
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 28


 868 0060 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 869              	.LVL38:
 147:Core/Src/tim.c **** /* TIM3 init function */
 870              		.loc 1 147 1 is_stmt 0 view .LVU288
 871 0064 0BB0     		add	sp, sp, #44
 872              	.LCFI17:
 873              		.cfi_remember_state
 874              		.cfi_def_cfa_offset 4
 875              		@ sp needed
 876 0066 5DF804FB 		ldr	pc, [sp], #4
 877              	.L48:
 878              	.LCFI18:
 879              		.cfi_restore_state
 126:Core/Src/tim.c ****   }
 880              		.loc 1 126 5 is_stmt 1 view .LVU289
 881 006a FFF7FEFF 		bl	Error_Handler
 882              	.LVL39:
 883 006e E3E7     		b	.L44
 884              	.L49:
 132:Core/Src/tim.c ****   }
 885              		.loc 1 132 5 view .LVU290
 886 0070 FFF7FEFF 		bl	Error_Handler
 887              	.LVL40:
 888 0074 E8E7     		b	.L45
 889              	.L50:
 140:Core/Src/tim.c ****   }
 890              		.loc 1 140 5 view .LVU291
 891 0076 FFF7FEFF 		bl	Error_Handler
 892              	.LVL41:
 893 007a F0E7     		b	.L46
 894              	.L52:
 895              		.align	2
 896              	.L51:
 897 007c 00000000 		.word	htim2
 898              		.cfi_endproc
 899              	.LFE124:
 901              		.section	.text.MX_TIM3_Init,"ax",%progbits
 902              		.align	1
 903              		.global	MX_TIM3_Init
 904              		.syntax unified
 905              		.thumb
 906              		.thumb_func
 908              	MX_TIM3_Init:
 909              	.LFB125:
 150:Core/Src/tim.c **** 
 910              		.loc 1 150 1 view -0
 911              		.cfi_startproc
 912              		@ args = 0, pretend = 0, frame = 64
 913              		@ frame_needed = 0, uses_anonymous_args = 0
 914 0000 00B5     		push	{lr}
 915              	.LCFI19:
 916              		.cfi_def_cfa_offset 4
 917              		.cfi_offset 14, -4
 918 0002 91B0     		sub	sp, sp, #68
 919              	.LCFI20:
 920              		.cfi_def_cfa_offset 72
 156:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 29


 921              		.loc 1 156 3 view .LVU293
 156:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 922              		.loc 1 156 26 is_stmt 0 view .LVU294
 923 0004 0023     		movs	r3, #0
 924 0006 0B93     		str	r3, [sp, #44]
 925 0008 0C93     		str	r3, [sp, #48]
 926 000a 0D93     		str	r3, [sp, #52]
 927 000c 0E93     		str	r3, [sp, #56]
 928 000e 0F93     		str	r3, [sp, #60]
 157:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 929              		.loc 1 157 3 is_stmt 1 view .LVU295
 157:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 930              		.loc 1 157 27 is_stmt 0 view .LVU296
 931 0010 0893     		str	r3, [sp, #32]
 932 0012 0993     		str	r3, [sp, #36]
 933 0014 0A93     		str	r3, [sp, #40]
 158:Core/Src/tim.c **** 
 934              		.loc 1 158 3 is_stmt 1 view .LVU297
 158:Core/Src/tim.c **** 
 935              		.loc 1 158 22 is_stmt 0 view .LVU298
 936 0016 0193     		str	r3, [sp, #4]
 937 0018 0293     		str	r3, [sp, #8]
 938 001a 0393     		str	r3, [sp, #12]
 939 001c 0493     		str	r3, [sp, #16]
 940 001e 0593     		str	r3, [sp, #20]
 941 0020 0693     		str	r3, [sp, #24]
 942 0022 0793     		str	r3, [sp, #28]
 163:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 943              		.loc 1 163 3 is_stmt 1 view .LVU299
 163:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 944              		.loc 1 163 18 is_stmt 0 view .LVU300
 945 0024 2148     		ldr	r0, .L65
 946 0026 224A     		ldr	r2, .L65+4
 947 0028 0260     		str	r2, [r0]
 164:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 948              		.loc 1 164 3 is_stmt 1 view .LVU301
 164:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 949              		.loc 1 164 24 is_stmt 0 view .LVU302
 950 002a 4360     		str	r3, [r0, #4]
 165:Core/Src/tim.c ****   htim3.Init.Period = 1023;
 951              		.loc 1 165 3 is_stmt 1 view .LVU303
 165:Core/Src/tim.c ****   htim3.Init.Period = 1023;
 952              		.loc 1 165 26 is_stmt 0 view .LVU304
 953 002c 8360     		str	r3, [r0, #8]
 166:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 954              		.loc 1 166 3 is_stmt 1 view .LVU305
 166:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 955              		.loc 1 166 21 is_stmt 0 view .LVU306
 956 002e 40F2FF32 		movw	r2, #1023
 957 0032 C260     		str	r2, [r0, #12]
 167:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 958              		.loc 1 167 3 is_stmt 1 view .LVU307
 167:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 959              		.loc 1 167 28 is_stmt 0 view .LVU308
 960 0034 0361     		str	r3, [r0, #16]
 168:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 961              		.loc 1 168 3 is_stmt 1 view .LVU309
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 30


 168:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 962              		.loc 1 168 32 is_stmt 0 view .LVU310
 963 0036 8361     		str	r3, [r0, #24]
 169:Core/Src/tim.c ****   {
 964              		.loc 1 169 3 is_stmt 1 view .LVU311
 169:Core/Src/tim.c ****   {
 965              		.loc 1 169 7 is_stmt 0 view .LVU312
 966 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 967              	.LVL42:
 169:Core/Src/tim.c ****   {
 968              		.loc 1 169 6 view .LVU313
 969 003c 30BB     		cbnz	r0, .L60
 970              	.L54:
 173:Core/Src/tim.c ****   {
 971              		.loc 1 173 3 is_stmt 1 view .LVU314
 173:Core/Src/tim.c ****   {
 972              		.loc 1 173 7 is_stmt 0 view .LVU315
 973 003e 1B48     		ldr	r0, .L65
 974 0040 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 975              	.LVL43:
 173:Core/Src/tim.c ****   {
 976              		.loc 1 173 6 view .LVU316
 977 0044 28BB     		cbnz	r0, .L61
 978              	.L55:
 177:Core/Src/tim.c ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 979              		.loc 1 177 3 is_stmt 1 view .LVU317
 177:Core/Src/tim.c ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 980              		.loc 1 177 26 is_stmt 0 view .LVU318
 981 0046 0623     		movs	r3, #6
 982 0048 0B93     		str	r3, [sp, #44]
 178:Core/Src/tim.c ****   if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 983              		.loc 1 178 3 is_stmt 1 view .LVU319
 178:Core/Src/tim.c ****   if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 984              		.loc 1 178 29 is_stmt 0 view .LVU320
 985 004a 0023     		movs	r3, #0
 986 004c 0C93     		str	r3, [sp, #48]
 179:Core/Src/tim.c ****   {
 987              		.loc 1 179 3 is_stmt 1 view .LVU321
 179:Core/Src/tim.c ****   {
 988              		.loc 1 179 7 is_stmt 0 view .LVU322
 989 004e 0BA9     		add	r1, sp, #44
 990 0050 1648     		ldr	r0, .L65
 991 0052 FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 992              	.LVL44:
 179:Core/Src/tim.c ****   {
 993              		.loc 1 179 6 view .LVU323
 994 0056 F8B9     		cbnz	r0, .L62
 995              	.L56:
 183:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 996              		.loc 1 183 3 is_stmt 1 view .LVU324
 183:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 997              		.loc 1 183 37 is_stmt 0 view .LVU325
 998 0058 0023     		movs	r3, #0
 999 005a 0893     		str	r3, [sp, #32]
 184:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1000              		.loc 1 184 3 is_stmt 1 view .LVU326
 184:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 31


 1001              		.loc 1 184 33 is_stmt 0 view .LVU327
 1002 005c 0A93     		str	r3, [sp, #40]
 185:Core/Src/tim.c ****   {
 1003              		.loc 1 185 3 is_stmt 1 view .LVU328
 185:Core/Src/tim.c ****   {
 1004              		.loc 1 185 7 is_stmt 0 view .LVU329
 1005 005e 08A9     		add	r1, sp, #32
 1006 0060 1248     		ldr	r0, .L65
 1007 0062 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1008              	.LVL45:
 185:Core/Src/tim.c ****   {
 1009              		.loc 1 185 6 view .LVU330
 1010 0066 D0B9     		cbnz	r0, .L63
 1011              	.L57:
 189:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1012              		.loc 1 189 3 is_stmt 1 view .LVU331
 189:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1013              		.loc 1 189 20 is_stmt 0 view .LVU332
 1014 0068 6023     		movs	r3, #96
 1015 006a 0193     		str	r3, [sp, #4]
 190:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1016              		.loc 1 190 3 is_stmt 1 view .LVU333
 190:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1017              		.loc 1 190 19 is_stmt 0 view .LVU334
 1018 006c 0023     		movs	r3, #0
 1019 006e 0293     		str	r3, [sp, #8]
 191:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1020              		.loc 1 191 3 is_stmt 1 view .LVU335
 191:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1021              		.loc 1 191 24 is_stmt 0 view .LVU336
 1022 0070 0393     		str	r3, [sp, #12]
 192:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 1023              		.loc 1 192 3 is_stmt 1 view .LVU337
 192:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 1024              		.loc 1 192 24 is_stmt 0 view .LVU338
 1025 0072 0593     		str	r3, [sp, #20]
 193:Core/Src/tim.c ****   {
 1026              		.loc 1 193 3 is_stmt 1 view .LVU339
 193:Core/Src/tim.c ****   {
 1027              		.loc 1 193 7 is_stmt 0 view .LVU340
 1028 0074 0C22     		movs	r2, #12
 1029 0076 01A9     		add	r1, sp, #4
 1030 0078 0C48     		ldr	r0, .L65
 1031 007a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1032              	.LVL46:
 193:Core/Src/tim.c ****   {
 1033              		.loc 1 193 6 view .LVU341
 1034 007e 88B9     		cbnz	r0, .L64
 1035              	.L58:
 200:Core/Src/tim.c **** 
 1036              		.loc 1 200 3 is_stmt 1 view .LVU342
 1037 0080 0A48     		ldr	r0, .L65
 1038 0082 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1039              	.LVL47:
 202:Core/Src/tim.c **** /* TIM16 init function */
 1040              		.loc 1 202 1 is_stmt 0 view .LVU343
 1041 0086 11B0     		add	sp, sp, #68
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 32


 1042              	.LCFI21:
 1043              		.cfi_remember_state
 1044              		.cfi_def_cfa_offset 4
 1045              		@ sp needed
 1046 0088 5DF804FB 		ldr	pc, [sp], #4
 1047              	.L60:
 1048              	.LCFI22:
 1049              		.cfi_restore_state
 171:Core/Src/tim.c ****   }
 1050              		.loc 1 171 5 is_stmt 1 view .LVU344
 1051 008c FFF7FEFF 		bl	Error_Handler
 1052              	.LVL48:
 1053 0090 D5E7     		b	.L54
 1054              	.L61:
 175:Core/Src/tim.c ****   }
 1055              		.loc 1 175 5 view .LVU345
 1056 0092 FFF7FEFF 		bl	Error_Handler
 1057              	.LVL49:
 1058 0096 D6E7     		b	.L55
 1059              	.L62:
 181:Core/Src/tim.c ****   }
 1060              		.loc 1 181 5 view .LVU346
 1061 0098 FFF7FEFF 		bl	Error_Handler
 1062              	.LVL50:
 1063 009c DCE7     		b	.L56
 1064              	.L63:
 187:Core/Src/tim.c ****   }
 1065              		.loc 1 187 5 view .LVU347
 1066 009e FFF7FEFF 		bl	Error_Handler
 1067              	.LVL51:
 1068 00a2 E1E7     		b	.L57
 1069              	.L64:
 195:Core/Src/tim.c ****   }
 1070              		.loc 1 195 5 view .LVU348
 1071 00a4 FFF7FEFF 		bl	Error_Handler
 1072              	.LVL52:
 1073 00a8 EAE7     		b	.L58
 1074              	.L66:
 1075 00aa 00BF     		.align	2
 1076              	.L65:
 1077 00ac 00000000 		.word	htim3
 1078 00b0 00040040 		.word	1073742848
 1079              		.cfi_endproc
 1080              	.LFE125:
 1082              		.section	.text.MX_TIM16_Init,"ax",%progbits
 1083              		.align	1
 1084              		.global	MX_TIM16_Init
 1085              		.syntax unified
 1086              		.thumb
 1087              		.thumb_func
 1089              	MX_TIM16_Init:
 1090              	.LFB126:
 205:Core/Src/tim.c **** 
 1091              		.loc 1 205 1 view -0
 1092              		.cfi_startproc
 1093              		@ args = 0, pretend = 0, frame = 72
 1094              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 33


 1095 0000 10B5     		push	{r4, lr}
 1096              	.LCFI23:
 1097              		.cfi_def_cfa_offset 8
 1098              		.cfi_offset 4, -8
 1099              		.cfi_offset 14, -4
 1100 0002 92B0     		sub	sp, sp, #72
 1101              	.LCFI24:
 1102              		.cfi_def_cfa_offset 80
 211:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1103              		.loc 1 211 3 view .LVU350
 211:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1104              		.loc 1 211 22 is_stmt 0 view .LVU351
 1105 0004 0024     		movs	r4, #0
 1106 0006 0B94     		str	r4, [sp, #44]
 1107 0008 0C94     		str	r4, [sp, #48]
 1108 000a 0D94     		str	r4, [sp, #52]
 1109 000c 0E94     		str	r4, [sp, #56]
 1110 000e 0F94     		str	r4, [sp, #60]
 1111 0010 1094     		str	r4, [sp, #64]
 1112 0012 1194     		str	r4, [sp, #68]
 212:Core/Src/tim.c **** 
 1113              		.loc 1 212 3 is_stmt 1 view .LVU352
 212:Core/Src/tim.c **** 
 1114              		.loc 1 212 34 is_stmt 0 view .LVU353
 1115 0014 2C22     		movs	r2, #44
 1116 0016 2146     		mov	r1, r4
 1117 0018 6846     		mov	r0, sp
 1118 001a FFF7FEFF 		bl	memset
 1119              	.LVL53:
 217:Core/Src/tim.c ****   htim16.Init.Prescaler = 0;
 1120              		.loc 1 217 3 is_stmt 1 view .LVU354
 217:Core/Src/tim.c ****   htim16.Init.Prescaler = 0;
 1121              		.loc 1 217 19 is_stmt 0 view .LVU355
 1122 001e 2048     		ldr	r0, .L77
 1123 0020 204B     		ldr	r3, .L77+4
 1124 0022 0360     		str	r3, [r0]
 218:Core/Src/tim.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 1125              		.loc 1 218 3 is_stmt 1 view .LVU356
 218:Core/Src/tim.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 1126              		.loc 1 218 25 is_stmt 0 view .LVU357
 1127 0024 4460     		str	r4, [r0, #4]
 219:Core/Src/tim.c ****   htim16.Init.Period = 1023;
 1128              		.loc 1 219 3 is_stmt 1 view .LVU358
 219:Core/Src/tim.c ****   htim16.Init.Period = 1023;
 1129              		.loc 1 219 27 is_stmt 0 view .LVU359
 1130 0026 8460     		str	r4, [r0, #8]
 220:Core/Src/tim.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1131              		.loc 1 220 3 is_stmt 1 view .LVU360
 220:Core/Src/tim.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1132              		.loc 1 220 22 is_stmt 0 view .LVU361
 1133 0028 40F2FF33 		movw	r3, #1023
 1134 002c C360     		str	r3, [r0, #12]
 221:Core/Src/tim.c ****   htim16.Init.RepetitionCounter = 0;
 1135              		.loc 1 221 3 is_stmt 1 view .LVU362
 221:Core/Src/tim.c ****   htim16.Init.RepetitionCounter = 0;
 1136              		.loc 1 221 29 is_stmt 0 view .LVU363
 1137 002e 0461     		str	r4, [r0, #16]
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 34


 222:Core/Src/tim.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1138              		.loc 1 222 3 is_stmt 1 view .LVU364
 222:Core/Src/tim.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1139              		.loc 1 222 33 is_stmt 0 view .LVU365
 1140 0030 4461     		str	r4, [r0, #20]
 223:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 1141              		.loc 1 223 3 is_stmt 1 view .LVU366
 223:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 1142              		.loc 1 223 33 is_stmt 0 view .LVU367
 1143 0032 8461     		str	r4, [r0, #24]
 224:Core/Src/tim.c ****   {
 1144              		.loc 1 224 3 is_stmt 1 view .LVU368
 224:Core/Src/tim.c ****   {
 1145              		.loc 1 224 7 is_stmt 0 view .LVU369
 1146 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1147              	.LVL54:
 224:Core/Src/tim.c ****   {
 1148              		.loc 1 224 6 view .LVU370
 1149 0038 30BB     		cbnz	r0, .L73
 1150              	.L68:
 228:Core/Src/tim.c ****   {
 1151              		.loc 1 228 3 is_stmt 1 view .LVU371
 228:Core/Src/tim.c ****   {
 1152              		.loc 1 228 7 is_stmt 0 view .LVU372
 1153 003a 1948     		ldr	r0, .L77
 1154 003c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1155              	.LVL55:
 228:Core/Src/tim.c ****   {
 1156              		.loc 1 228 6 view .LVU373
 1157 0040 28BB     		cbnz	r0, .L74
 1158              	.L69:
 232:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1159              		.loc 1 232 3 is_stmt 1 view .LVU374
 232:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1160              		.loc 1 232 20 is_stmt 0 view .LVU375
 1161 0042 6023     		movs	r3, #96
 1162 0044 0B93     		str	r3, [sp, #44]
 233:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1163              		.loc 1 233 3 is_stmt 1 view .LVU376
 233:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1164              		.loc 1 233 19 is_stmt 0 view .LVU377
 1165 0046 0022     		movs	r2, #0
 1166 0048 0C92     		str	r2, [sp, #48]
 234:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1167              		.loc 1 234 3 is_stmt 1 view .LVU378
 234:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1168              		.loc 1 234 24 is_stmt 0 view .LVU379
 1169 004a 0D92     		str	r2, [sp, #52]
 235:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1170              		.loc 1 235 3 is_stmt 1 view .LVU380
 235:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1171              		.loc 1 235 25 is_stmt 0 view .LVU381
 1172 004c 0E92     		str	r2, [sp, #56]
 236:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1173              		.loc 1 236 3 is_stmt 1 view .LVU382
 236:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1174              		.loc 1 236 24 is_stmt 0 view .LVU383
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 35


 1175 004e 0F92     		str	r2, [sp, #60]
 237:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1176              		.loc 1 237 3 is_stmt 1 view .LVU384
 237:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1177              		.loc 1 237 25 is_stmt 0 view .LVU385
 1178 0050 1092     		str	r2, [sp, #64]
 238:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1179              		.loc 1 238 3 is_stmt 1 view .LVU386
 238:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1180              		.loc 1 238 26 is_stmt 0 view .LVU387
 1181 0052 1192     		str	r2, [sp, #68]
 239:Core/Src/tim.c ****   {
 1182              		.loc 1 239 3 is_stmt 1 view .LVU388
 239:Core/Src/tim.c ****   {
 1183              		.loc 1 239 7 is_stmt 0 view .LVU389
 1184 0054 0BA9     		add	r1, sp, #44
 1185 0056 1248     		ldr	r0, .L77
 1186 0058 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1187              	.LVL56:
 239:Core/Src/tim.c ****   {
 1188              		.loc 1 239 6 view .LVU390
 1189 005c D0B9     		cbnz	r0, .L75
 1190              	.L70:
 243:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1191              		.loc 1 243 3 is_stmt 1 view .LVU391
 243:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1192              		.loc 1 243 40 is_stmt 0 view .LVU392
 1193 005e 0023     		movs	r3, #0
 1194 0060 0093     		str	r3, [sp]
 244:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1195              		.loc 1 244 3 is_stmt 1 view .LVU393
 244:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1196              		.loc 1 244 41 is_stmt 0 view .LVU394
 1197 0062 0193     		str	r3, [sp, #4]
 245:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1198              		.loc 1 245 3 is_stmt 1 view .LVU395
 245:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1199              		.loc 1 245 34 is_stmt 0 view .LVU396
 1200 0064 0293     		str	r3, [sp, #8]
 246:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1201              		.loc 1 246 3 is_stmt 1 view .LVU397
 246:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1202              		.loc 1 246 33 is_stmt 0 view .LVU398
 1203 0066 0393     		str	r3, [sp, #12]
 247:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1204              		.loc 1 247 3 is_stmt 1 view .LVU399
 247:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1205              		.loc 1 247 35 is_stmt 0 view .LVU400
 1206 0068 0493     		str	r3, [sp, #16]
 248:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 1207              		.loc 1 248 3 is_stmt 1 view .LVU401
 248:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 1208              		.loc 1 248 38 is_stmt 0 view .LVU402
 1209 006a 4FF40052 		mov	r2, #8192
 1210 006e 0592     		str	r2, [sp, #20]
 249:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1211              		.loc 1 249 3 is_stmt 1 view .LVU403
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 36


 249:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1212              		.loc 1 249 36 is_stmt 0 view .LVU404
 1213 0070 0693     		str	r3, [sp, #24]
 250:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 1214              		.loc 1 250 3 is_stmt 1 view .LVU405
 250:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 1215              		.loc 1 250 40 is_stmt 0 view .LVU406
 1216 0072 0A93     		str	r3, [sp, #40]
 251:Core/Src/tim.c ****   {
 1217              		.loc 1 251 3 is_stmt 1 view .LVU407
 251:Core/Src/tim.c ****   {
 1218              		.loc 1 251 7 is_stmt 0 view .LVU408
 1219 0074 6946     		mov	r1, sp
 1220 0076 0A48     		ldr	r0, .L77
 1221 0078 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 1222              	.LVL57:
 251:Core/Src/tim.c ****   {
 1223              		.loc 1 251 6 view .LVU409
 1224 007c 68B9     		cbnz	r0, .L76
 1225              	.L71:
 258:Core/Src/tim.c **** 
 1226              		.loc 1 258 3 is_stmt 1 view .LVU410
 1227 007e 0848     		ldr	r0, .L77
 1228 0080 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1229              	.LVL58:
 260:Core/Src/tim.c **** 
 1230              		.loc 1 260 1 is_stmt 0 view .LVU411
 1231 0084 12B0     		add	sp, sp, #72
 1232              	.LCFI25:
 1233              		.cfi_remember_state
 1234              		.cfi_def_cfa_offset 8
 1235              		@ sp needed
 1236 0086 10BD     		pop	{r4, pc}
 1237              	.L73:
 1238              	.LCFI26:
 1239              		.cfi_restore_state
 226:Core/Src/tim.c ****   }
 1240              		.loc 1 226 5 is_stmt 1 view .LVU412
 1241 0088 FFF7FEFF 		bl	Error_Handler
 1242              	.LVL59:
 1243 008c D5E7     		b	.L68
 1244              	.L74:
 230:Core/Src/tim.c ****   }
 1245              		.loc 1 230 5 view .LVU413
 1246 008e FFF7FEFF 		bl	Error_Handler
 1247              	.LVL60:
 1248 0092 D6E7     		b	.L69
 1249              	.L75:
 241:Core/Src/tim.c ****   }
 1250              		.loc 1 241 5 view .LVU414
 1251 0094 FFF7FEFF 		bl	Error_Handler
 1252              	.LVL61:
 1253 0098 E1E7     		b	.L70
 1254              	.L76:
 253:Core/Src/tim.c ****   }
 1255              		.loc 1 253 5 view .LVU415
 1256 009a FFF7FEFF 		bl	Error_Handler
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 37


 1257              	.LVL62:
 1258 009e EEE7     		b	.L71
 1259              	.L78:
 1260              		.align	2
 1261              	.L77:
 1262 00a0 00000000 		.word	htim16
 1263 00a4 00440140 		.word	1073824768
 1264              		.cfi_endproc
 1265              	.LFE126:
 1267              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 1268              		.align	1
 1269              		.global	HAL_TIM_PWM_MspDeInit
 1270              		.syntax unified
 1271              		.thumb
 1272              		.thumb_func
 1274              	HAL_TIM_PWM_MspDeInit:
 1275              	.LVL63:
 1276              	.LFB130:
 427:Core/Src/tim.c **** 
 428:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 429:Core/Src/tim.c **** {
 1277              		.loc 1 429 1 view -0
 1278              		.cfi_startproc
 1279              		@ args = 0, pretend = 0, frame = 0
 1280              		@ frame_needed = 0, uses_anonymous_args = 0
 1281              		.loc 1 429 1 is_stmt 0 view .LVU417
 1282 0000 08B5     		push	{r3, lr}
 1283              	.LCFI27:
 1284              		.cfi_def_cfa_offset 8
 1285              		.cfi_offset 3, -8
 1286              		.cfi_offset 14, -4
 430:Core/Src/tim.c **** 
 431:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM1)
 1287              		.loc 1 431 3 is_stmt 1 view .LVU418
 1288              		.loc 1 431 19 is_stmt 0 view .LVU419
 1289 0002 0368     		ldr	r3, [r0]
 1290              		.loc 1 431 5 view .LVU420
 1291 0004 0B4A     		ldr	r2, .L85
 1292 0006 9342     		cmp	r3, r2
 1293 0008 03D0     		beq	.L83
 432:Core/Src/tim.c ****   {
 433:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 434:Core/Src/tim.c **** 
 435:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 436:Core/Src/tim.c ****     /* Peripheral clock disable */
 437:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 438:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 439:Core/Src/tim.c **** 
 440:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 441:Core/Src/tim.c ****   }
 442:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM2)
 1294              		.loc 1 442 8 is_stmt 1 view .LVU421
 1295              		.loc 1 442 10 is_stmt 0 view .LVU422
 1296 000a B3F1804F 		cmp	r3, #1073741824
 1297 000e 07D0     		beq	.L84
 1298              	.LVL64:
 1299              	.L79:
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 38


 443:Core/Src/tim.c ****   {
 444:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 445:Core/Src/tim.c **** 
 446:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 447:Core/Src/tim.c ****     /* Peripheral clock disable */
 448:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 449:Core/Src/tim.c **** 
 450:Core/Src/tim.c ****     /* TIM2 interrupt Deinit */
 451:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 452:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 453:Core/Src/tim.c **** 
 454:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 455:Core/Src/tim.c ****   }
 456:Core/Src/tim.c **** }
 1300              		.loc 1 456 1 view .LVU423
 1301 0010 08BD     		pop	{r3, pc}
 1302              	.LVL65:
 1303              	.L83:
 437:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1304              		.loc 1 437 5 is_stmt 1 view .LVU424
 1305 0012 02F56442 		add	r2, r2, #58368
 1306 0016 9369     		ldr	r3, [r2, #24]
 1307 0018 23F40063 		bic	r3, r3, #2048
 1308 001c 9361     		str	r3, [r2, #24]
 1309 001e F7E7     		b	.L79
 1310              	.L84:
 448:Core/Src/tim.c **** 
 1311              		.loc 1 448 5 view .LVU425
 1312 0020 054A     		ldr	r2, .L85+4
 1313 0022 D369     		ldr	r3, [r2, #28]
 1314 0024 23F00103 		bic	r3, r3, #1
 1315 0028 D361     		str	r3, [r2, #28]
 451:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1316              		.loc 1 451 5 view .LVU426
 1317 002a 1C20     		movs	r0, #28
 1318              	.LVL66:
 451:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1319              		.loc 1 451 5 is_stmt 0 view .LVU427
 1320 002c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1321              	.LVL67:
 1322              		.loc 1 456 1 view .LVU428
 1323 0030 EEE7     		b	.L79
 1324              	.L86:
 1325 0032 00BF     		.align	2
 1326              	.L85:
 1327 0034 002C0140 		.word	1073818624
 1328 0038 00100240 		.word	1073876992
 1329              		.cfi_endproc
 1330              	.LFE130:
 1332              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1333              		.align	1
 1334              		.global	HAL_TIM_Base_MspDeInit
 1335              		.syntax unified
 1336              		.thumb
 1337              		.thumb_func
 1339              	HAL_TIM_Base_MspDeInit:
 1340              	.LVL68:
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 39


 1341              	.LFB131:
 457:Core/Src/tim.c **** 
 458:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 459:Core/Src/tim.c **** {
 1342              		.loc 1 459 1 is_stmt 1 view -0
 1343              		.cfi_startproc
 1344              		@ args = 0, pretend = 0, frame = 0
 1345              		@ frame_needed = 0, uses_anonymous_args = 0
 1346              		@ link register save eliminated.
 460:Core/Src/tim.c **** 
 461:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM3)
 1347              		.loc 1 461 3 view .LVU430
 1348              		.loc 1 461 20 is_stmt 0 view .LVU431
 1349 0000 0368     		ldr	r3, [r0]
 1350              		.loc 1 461 5 view .LVU432
 1351 0002 0A4A     		ldr	r2, .L92
 1352 0004 9342     		cmp	r3, r2
 1353 0006 03D0     		beq	.L90
 462:Core/Src/tim.c ****   {
 463:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 464:Core/Src/tim.c **** 
 465:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 466:Core/Src/tim.c ****     /* Peripheral clock disable */
 467:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 468:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 469:Core/Src/tim.c **** 
 470:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 471:Core/Src/tim.c ****   }
 472:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM16)
 1354              		.loc 1 472 8 is_stmt 1 view .LVU433
 1355              		.loc 1 472 10 is_stmt 0 view .LVU434
 1356 0008 094A     		ldr	r2, .L92+4
 1357 000a 9342     		cmp	r3, r2
 1358 000c 07D0     		beq	.L91
 1359              	.L87:
 473:Core/Src/tim.c ****   {
 474:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspDeInit 0 */
 475:Core/Src/tim.c **** 
 476:Core/Src/tim.c ****   /* USER CODE END TIM16_MspDeInit 0 */
 477:Core/Src/tim.c ****     /* Peripheral clock disable */
 478:Core/Src/tim.c ****     __HAL_RCC_TIM16_CLK_DISABLE();
 479:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 480:Core/Src/tim.c **** 
 481:Core/Src/tim.c ****   /* USER CODE END TIM16_MspDeInit 1 */
 482:Core/Src/tim.c ****   }
 483:Core/Src/tim.c **** }
 1360              		.loc 1 483 1 view .LVU435
 1361 000e 7047     		bx	lr
 1362              	.L90:
 467:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1363              		.loc 1 467 5 is_stmt 1 view .LVU436
 1364 0010 02F50332 		add	r2, r2, #134144
 1365 0014 D369     		ldr	r3, [r2, #28]
 1366 0016 23F00203 		bic	r3, r3, #2
 1367 001a D361     		str	r3, [r2, #28]
 1368 001c 7047     		bx	lr
 1369              	.L91:
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 40


 478:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 1370              		.loc 1 478 5 view .LVU437
 1371 001e 02F54C42 		add	r2, r2, #52224
 1372 0022 9369     		ldr	r3, [r2, #24]
 1373 0024 23F40033 		bic	r3, r3, #131072
 1374 0028 9361     		str	r3, [r2, #24]
 1375              		.loc 1 483 1 is_stmt 0 view .LVU438
 1376 002a F0E7     		b	.L87
 1377              	.L93:
 1378              		.align	2
 1379              	.L92:
 1380 002c 00040040 		.word	1073742848
 1381 0030 00440140 		.word	1073824768
 1382              		.cfi_endproc
 1383              	.LFE131:
 1385              		.global	htim16
 1386              		.section	.bss.htim16,"aw",%nobits
 1387              		.align	2
 1390              	htim16:
 1391 0000 00000000 		.space	76
 1391      00000000 
 1391      00000000 
 1391      00000000 
 1391      00000000 
 1392              		.global	htim3
 1393              		.section	.bss.htim3,"aw",%nobits
 1394              		.align	2
 1397              	htim3:
 1398 0000 00000000 		.space	76
 1398      00000000 
 1398      00000000 
 1398      00000000 
 1398      00000000 
 1399              		.global	htim2
 1400              		.section	.bss.htim2,"aw",%nobits
 1401              		.align	2
 1404              	htim2:
 1405 0000 00000000 		.space	76
 1405      00000000 
 1405      00000000 
 1405      00000000 
 1405      00000000 
 1406              		.global	htim1
 1407              		.section	.bss.htim1,"aw",%nobits
 1408              		.align	2
 1411              	htim1:
 1412 0000 00000000 		.space	76
 1412      00000000 
 1412      00000000 
 1412      00000000 
 1412      00000000 
 1413              		.text
 1414              	.Letext0:
 1415              		.file 2 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303x8.h"
 1416              		.file 3 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/machine/_default_ty
 1417              		.file 4 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/sys/_stdint.h"
 1418              		.file 5 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 41


 1419              		.file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 1420              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 1421              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 1422              		.file 9 "Core/Inc/tim.h"
 1423              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_cortex.h"
 1424              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim_ex.h"
 1425              		.file 12 "Core/Inc/main.h"
 1426              		.file 13 "<built-in>"
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s 			page 42


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s:21     .text.HAL_TIM_PWM_MspInit:00000000 $t
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s:27     .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s:117    .text.HAL_TIM_PWM_MspInit:00000058 $d
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s:123    .text.HAL_TIM_Base_MspInit:00000000 $t
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s:129    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s:203    .text.HAL_TIM_Base_MspInit:00000040 $d
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s:210    .text.HAL_TIM_MspPostInit:00000000 $t
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s:216    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s:511    .text.HAL_TIM_MspPostInit:00000134 $d
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s:521    .text.MX_TIM1_Init:00000000 $t
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s:527    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s:757    .text.MX_TIM1_Init:000000e0 $d
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s:1411   .bss.htim1:00000000 htim1
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s:764    .text.MX_TIM2_Init:00000000 $t
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s:770    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s:897    .text.MX_TIM2_Init:0000007c $d
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s:1404   .bss.htim2:00000000 htim2
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s:902    .text.MX_TIM3_Init:00000000 $t
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s:908    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s:1077   .text.MX_TIM3_Init:000000ac $d
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s:1397   .bss.htim3:00000000 htim3
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s:1083   .text.MX_TIM16_Init:00000000 $t
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s:1089   .text.MX_TIM16_Init:00000000 MX_TIM16_Init
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s:1262   .text.MX_TIM16_Init:000000a0 $d
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s:1390   .bss.htim16:00000000 htim16
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s:1268   .text.HAL_TIM_PWM_MspDeInit:00000000 $t
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s:1274   .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s:1327   .text.HAL_TIM_PWM_MspDeInit:00000034 $d
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s:1333   .text.HAL_TIM_Base_MspDeInit:00000000 $t
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s:1339   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s:1380   .text.HAL_TIM_Base_MspDeInit:0000002c $d
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s:1387   .bss.htim16:00000000 $d
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s:1394   .bss.htim3:00000000 $d
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s:1401   .bss.htim2:00000000 $d
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccqAYBYi.s:1408   .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
memset
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
Error_Handler
HAL_TIM_Base_Init
HAL_TIM_SlaveConfigSynchro
HAL_NVIC_DisableIRQ
