Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec 17 17:30:23 2025
| Host         : SimiBook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tbs_core_board_timing_summary_routed.rpt -pb tbs_core_board_timing_summary_routed.pb -rpx tbs_core_board_timing_summary_routed.rpx -warn_on_violation
| Design       : tbs_core_board
| Device       : 7s25-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    108.165        0.000                      0                 9497        0.121        0.000                      0                 9497        3.000        0.000                       0                  3292  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clock_i              {0.000 5.000}        10.000          100.000         
  clk_out1_pll_8MHz  {0.000 62.500}       125.000         8.000           
  clkfbout_pll_8MHz  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_i                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_pll_8MHz      109.532        0.000                      0                 6213        0.121        0.000                      0                 6213       62.000        0.000                       0                  3288  
  clkfbout_pll_8MHz                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_pll_8MHz  clk_out1_pll_8MHz      108.165        0.000                      0                 3284        0.644        0.000                      0                 3284  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                                   
(none)             clk_out1_pll_8MHz                     
(none)             clkfbout_pll_8MHz                     
(none)                                clk_out1_pll_8MHz  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_i
  To Clock:  clock_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_8MHz
  To Clock:  clk_out1_pll_8MHz

Setup :            0  Failing Endpoints,  Worst Slack      109.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       62.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             109.532ns  (required time - arrival time)
  Source:                 tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/async_reg.b_data_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 2.219ns (14.425%)  route 13.164ns (85.575%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 123.627 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.549    -0.707    tbs_core_0/spike_memory_0/CLK
    SLICE_X14Y19         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.189 r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/Q
                         net (fo=9, routed)           0.721     0.532    tbs_core_0/spike_memory_0/async_reg.head_reg[0]
    SLICE_X14Y17         LUT2 (Prop_lut2_I0_O)        0.124     0.656 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8/O
                         net (fo=1, routed)           0.000     0.656    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.083 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_reg_i_3/O[1]
                         net (fo=610, routed)        11.579    12.662    tbs_core_0/spike_memory_0/sel0[1]
    SLICE_X33Y33         LUT6 (Prop_lut6_I2_O)        0.306    12.968 r  tbs_core_0/spike_memory_0/async_reg.b_data[18]_i_51/O
                         net (fo=1, routed)           0.000    12.968    tbs_core_0/spike_memory_0/async_reg.b_data[18]_i_51_n_0
    SLICE_X33Y33         MUXF7 (Prop_muxf7_I1_O)      0.217    13.185 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[18]_i_25/O
                         net (fo=1, routed)           0.000    13.185    tbs_core_0/spike_memory_0/async_reg.b_data_reg[18]_i_25_n_0
    SLICE_X33Y33         MUXF8 (Prop_muxf8_I1_O)      0.094    13.279 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[18]_i_12/O
                         net (fo=1, routed)           0.864    14.144    tbs_core_0/spike_memory_0/async_reg.b_data_reg[18]_i_12_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I0_O)        0.316    14.460 r  tbs_core_0/spike_memory_0/async_reg.b_data[18]_i_4/O
                         net (fo=1, routed)           0.000    14.460    tbs_core_0/spike_memory_0/async_reg.b_data[18]_i_4_n_0
    SLICE_X34Y33         MUXF7 (Prop_muxf7_I1_O)      0.217    14.677 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    14.677    tbs_core_0/spike_memory_0/srg[127]_165[18]
    SLICE_X34Y33         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.507   123.627    tbs_core_0/spike_memory_0/CLK
    SLICE_X34Y33         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[18]/C
                         clock pessimism              0.632   124.259    
                         clock uncertainty           -0.115   124.144    
    SLICE_X34Y33         FDCE (Setup_fdce_C_D)        0.064   124.208    tbs_core_0/spike_memory_0/async_reg.b_data_reg[18]
  -------------------------------------------------------------------
                         required time                        124.208    
                         arrival time                         -14.677    
  -------------------------------------------------------------------
                         slack                                109.532    

Slack (MET) :             110.207ns  (required time - arrival time)
  Source:                 tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/async_reg.b_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        14.756ns  (logic 2.242ns (15.194%)  route 12.514ns (84.806%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 123.626 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.549    -0.707    tbs_core_0/spike_memory_0/CLK
    SLICE_X14Y19         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.189 r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/Q
                         net (fo=9, routed)           0.721     0.532    tbs_core_0/spike_memory_0/async_reg.head_reg[0]
    SLICE_X14Y17         LUT2 (Prop_lut2_I0_O)        0.124     0.656 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8/O
                         net (fo=1, routed)           0.000     0.656    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.083 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_reg_i_3/O[1]
                         net (fo=610, routed)        10.693    11.777    tbs_core_0/spike_memory_0/sel0[1]
    SLICE_X40Y35         LUT6 (Prop_lut6_I2_O)        0.306    12.083 r  tbs_core_0/spike_memory_0/async_reg.b_data[14]_i_28/O
                         net (fo=1, routed)           0.000    12.083    tbs_core_0/spike_memory_0/async_reg.b_data[14]_i_28_n_0
    SLICE_X40Y35         MUXF7 (Prop_muxf7_I0_O)      0.241    12.324 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[14]_i_12/O
                         net (fo=1, routed)           0.000    12.324    tbs_core_0/spike_memory_0/async_reg.b_data_reg[14]_i_12_n_0
    SLICE_X40Y35         MUXF8 (Prop_muxf8_I0_O)      0.098    12.422 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[14]_i_4/O
                         net (fo=1, routed)           1.099    13.521    tbs_core_0/spike_memory_0/async_reg.b_data_reg[14]_i_4_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I0_O)        0.319    13.840 r  tbs_core_0/spike_memory_0/async_reg.b_data[14]_i_2/O
                         net (fo=1, routed)           0.000    13.840    tbs_core_0/spike_memory_0/async_reg.b_data[14]_i_2_n_0
    SLICE_X36Y32         MUXF7 (Prop_muxf7_I0_O)      0.209    14.049 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    14.049    tbs_core_0/spike_memory_0/srg[127]_165[14]
    SLICE_X36Y32         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.506   123.626    tbs_core_0/spike_memory_0/CLK
    SLICE_X36Y32         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[14]/C
                         clock pessimism              0.632   124.258    
                         clock uncertainty           -0.115   124.143    
    SLICE_X36Y32         FDCE (Setup_fdce_C_D)        0.113   124.256    tbs_core_0/spike_memory_0/async_reg.b_data_reg[14]
  -------------------------------------------------------------------
                         required time                        124.256    
                         arrival time                         -14.049    
  -------------------------------------------------------------------
                         slack                                110.207    

Slack (MET) :             110.774ns  (required time - arrival time)
  Source:                 tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/async_reg.a_data_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        13.919ns  (logic 1.836ns (13.191%)  route 12.083ns (86.809%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 123.552 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.549    -0.707    tbs_core_0/spike_memory_0/CLK
    SLICE_X14Y19         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.189 r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/Q
                         net (fo=9, routed)           0.721     0.532    tbs_core_0/spike_memory_0/async_reg.head_reg[0]
    SLICE_X14Y17         LUT2 (Prop_lut2_I0_O)        0.124     0.656 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8/O
                         net (fo=1, routed)           0.000     0.656    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     0.908 f  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_reg_i_3/O[0]
                         net (fo=610, routed)         7.552     8.460    tbs_core_0/spike_memory_0/sel0[0]
    SLICE_X24Y31         LUT4 (Prop_lut4_I2_O)        0.289     8.749 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_4/O
                         net (fo=1, routed)           0.434     9.183    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_4_n_0
    SLICE_X24Y31         LUT4 (Prop_lut4_I3_O)        0.321     9.504 f  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_2/O
                         net (fo=6, routed)           0.479     9.983    tbs_core_0/spike_encoder_0/fifo_full
    SLICE_X24Y30         LUT3 (Prop_lut3_I2_O)        0.332    10.315 r  tbs_core_0/spike_encoder_0/async_reg.write_delayed_strb_i_1/O
                         net (fo=27, routed)          2.897    13.212    tbs_core_0/spike_memory_0/E[0]
    SLICE_X14Y18         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.a_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.432   123.552    tbs_core_0/spike_memory_0/CLK
    SLICE_X14Y18         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.a_data_reg[10]/C
                         clock pessimism              0.718   124.270    
                         clock uncertainty           -0.115   124.155    
    SLICE_X14Y18         FDCE (Setup_fdce_C_CE)      -0.169   123.986    tbs_core_0/spike_memory_0/async_reg.a_data_reg[10]
  -------------------------------------------------------------------
                         required time                        123.986    
                         arrival time                         -13.212    
  -------------------------------------------------------------------
                         slack                                110.774    

Slack (MET) :             110.774ns  (required time - arrival time)
  Source:                 tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/async_reg.a_data_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        13.919ns  (logic 1.836ns (13.191%)  route 12.083ns (86.809%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 123.552 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.549    -0.707    tbs_core_0/spike_memory_0/CLK
    SLICE_X14Y19         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.189 r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/Q
                         net (fo=9, routed)           0.721     0.532    tbs_core_0/spike_memory_0/async_reg.head_reg[0]
    SLICE_X14Y17         LUT2 (Prop_lut2_I0_O)        0.124     0.656 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8/O
                         net (fo=1, routed)           0.000     0.656    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     0.908 f  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_reg_i_3/O[0]
                         net (fo=610, routed)         7.552     8.460    tbs_core_0/spike_memory_0/sel0[0]
    SLICE_X24Y31         LUT4 (Prop_lut4_I2_O)        0.289     8.749 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_4/O
                         net (fo=1, routed)           0.434     9.183    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_4_n_0
    SLICE_X24Y31         LUT4 (Prop_lut4_I3_O)        0.321     9.504 f  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_2/O
                         net (fo=6, routed)           0.479     9.983    tbs_core_0/spike_encoder_0/fifo_full
    SLICE_X24Y30         LUT3 (Prop_lut3_I2_O)        0.332    10.315 r  tbs_core_0/spike_encoder_0/async_reg.write_delayed_strb_i_1/O
                         net (fo=27, routed)          2.897    13.212    tbs_core_0/spike_memory_0/E[0]
    SLICE_X14Y18         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.a_data_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.432   123.552    tbs_core_0/spike_memory_0/CLK
    SLICE_X14Y18         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.a_data_reg[16]/C
                         clock pessimism              0.718   124.270    
                         clock uncertainty           -0.115   124.155    
    SLICE_X14Y18         FDCE (Setup_fdce_C_CE)      -0.169   123.986    tbs_core_0/spike_memory_0/async_reg.a_data_reg[16]
  -------------------------------------------------------------------
                         required time                        123.986    
                         arrival time                         -13.212    
  -------------------------------------------------------------------
                         slack                                110.774    

Slack (MET) :             110.844ns  (required time - arrival time)
  Source:                 tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/async_reg.b_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        14.112ns  (logic 2.242ns (15.887%)  route 11.870ns (84.113%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 123.619 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.549    -0.707    tbs_core_0/spike_memory_0/CLK
    SLICE_X14Y19         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.189 r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/Q
                         net (fo=9, routed)           0.721     0.532    tbs_core_0/spike_memory_0/async_reg.head_reg[0]
    SLICE_X14Y17         LUT2 (Prop_lut2_I0_O)        0.124     0.656 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8/O
                         net (fo=1, routed)           0.000     0.656    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.083 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_reg_i_3/O[1]
                         net (fo=610, routed)         9.843    10.926    tbs_core_0/spike_memory_0/sel0[1]
    SLICE_X33Y28         LUT6 (Prop_lut6_I2_O)        0.306    11.232 r  tbs_core_0/spike_memory_0/async_reg.b_data[13]_i_40/O
                         net (fo=1, routed)           0.000    11.232    tbs_core_0/spike_memory_0/async_reg.b_data[13]_i_40_n_0
    SLICE_X33Y28         MUXF7 (Prop_muxf7_I0_O)      0.238    11.470 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[13]_i_18/O
                         net (fo=1, routed)           0.000    11.470    tbs_core_0/spike_memory_0/async_reg.b_data_reg[13]_i_18_n_0
    SLICE_X33Y28         MUXF8 (Prop_muxf8_I0_O)      0.104    11.574 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[13]_i_7/O
                         net (fo=1, routed)           1.306    12.881    tbs_core_0/spike_memory_0/async_reg.b_data_reg[13]_i_7_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.316    13.197 r  tbs_core_0/spike_memory_0/async_reg.b_data[13]_i_2/O
                         net (fo=1, routed)           0.000    13.197    tbs_core_0/spike_memory_0/async_reg.b_data[13]_i_2_n_0
    SLICE_X36Y26         MUXF7 (Prop_muxf7_I0_O)      0.209    13.406 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    13.406    tbs_core_0/spike_memory_0/srg[127]_165[13]
    SLICE_X36Y26         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.499   123.619    tbs_core_0/spike_memory_0/CLK
    SLICE_X36Y26         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[13]/C
                         clock pessimism              0.632   124.251    
                         clock uncertainty           -0.115   124.136    
    SLICE_X36Y26         FDCE (Setup_fdce_C_D)        0.113   124.249    tbs_core_0/spike_memory_0/async_reg.b_data_reg[13]
  -------------------------------------------------------------------
                         required time                        124.249    
                         arrival time                         -13.406    
  -------------------------------------------------------------------
                         slack                                110.844    

Slack (MET) :             111.058ns  (required time - arrival time)
  Source:                 tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/async_reg.head_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        13.599ns  (logic 1.836ns (13.501%)  route 11.763ns (86.499%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 123.552 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.549    -0.707    tbs_core_0/spike_memory_0/CLK
    SLICE_X14Y19         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.189 r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/Q
                         net (fo=9, routed)           0.721     0.532    tbs_core_0/spike_memory_0/async_reg.head_reg[0]
    SLICE_X14Y17         LUT2 (Prop_lut2_I0_O)        0.124     0.656 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8/O
                         net (fo=1, routed)           0.000     0.656    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     0.908 f  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_reg_i_3/O[0]
                         net (fo=610, routed)         7.552     8.460    tbs_core_0/spike_memory_0/sel0[0]
    SLICE_X24Y31         LUT4 (Prop_lut4_I2_O)        0.289     8.749 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_4/O
                         net (fo=1, routed)           0.434     9.183    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_4_n_0
    SLICE_X24Y31         LUT4 (Prop_lut4_I3_O)        0.321     9.504 f  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_2/O
                         net (fo=6, routed)           0.479     9.983    tbs_core_0/spike_encoder_0/fifo_full
    SLICE_X24Y30         LUT3 (Prop_lut3_I2_O)        0.332    10.315 r  tbs_core_0/spike_encoder_0/async_reg.write_delayed_strb_i_1/O
                         net (fo=27, routed)          2.577    12.892    tbs_core_0/spike_memory_0/E[0]
    SLICE_X13Y18         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.432   123.552    tbs_core_0/spike_memory_0/CLK
    SLICE_X13Y18         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[2]/C
                         clock pessimism              0.718   124.270    
                         clock uncertainty           -0.115   124.155    
    SLICE_X13Y18         FDCE (Setup_fdce_C_CE)      -0.205   123.950    tbs_core_0/spike_memory_0/async_reg.head_reg[2]
  -------------------------------------------------------------------
                         required time                        123.950    
                         arrival time                         -12.892    
  -------------------------------------------------------------------
                         slack                                111.058    

Slack (MET) :             111.058ns  (required time - arrival time)
  Source:                 tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/async_reg.head_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        13.599ns  (logic 1.836ns (13.501%)  route 11.763ns (86.499%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 123.552 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.549    -0.707    tbs_core_0/spike_memory_0/CLK
    SLICE_X14Y19         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.189 r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/Q
                         net (fo=9, routed)           0.721     0.532    tbs_core_0/spike_memory_0/async_reg.head_reg[0]
    SLICE_X14Y17         LUT2 (Prop_lut2_I0_O)        0.124     0.656 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8/O
                         net (fo=1, routed)           0.000     0.656    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     0.908 f  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_reg_i_3/O[0]
                         net (fo=610, routed)         7.552     8.460    tbs_core_0/spike_memory_0/sel0[0]
    SLICE_X24Y31         LUT4 (Prop_lut4_I2_O)        0.289     8.749 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_4/O
                         net (fo=1, routed)           0.434     9.183    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_4_n_0
    SLICE_X24Y31         LUT4 (Prop_lut4_I3_O)        0.321     9.504 f  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_2/O
                         net (fo=6, routed)           0.479     9.983    tbs_core_0/spike_encoder_0/fifo_full
    SLICE_X24Y30         LUT3 (Prop_lut3_I2_O)        0.332    10.315 r  tbs_core_0/spike_encoder_0/async_reg.write_delayed_strb_i_1/O
                         net (fo=27, routed)          2.577    12.892    tbs_core_0/spike_memory_0/E[0]
    SLICE_X13Y18         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.432   123.552    tbs_core_0/spike_memory_0/CLK
    SLICE_X13Y18         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[3]/C
                         clock pessimism              0.718   124.270    
                         clock uncertainty           -0.115   124.155    
    SLICE_X13Y18         FDCE (Setup_fdce_C_CE)      -0.205   123.950    tbs_core_0/spike_memory_0/async_reg.head_reg[3]
  -------------------------------------------------------------------
                         required time                        123.950    
                         arrival time                         -12.892    
  -------------------------------------------------------------------
                         slack                                111.058    

Slack (MET) :             111.134ns  (required time - arrival time)
  Source:                 tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/async_reg.b_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        13.830ns  (logic 2.242ns (16.211%)  route 11.588ns (83.789%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 123.555 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.549    -0.707    tbs_core_0/spike_memory_0/CLK
    SLICE_X14Y19         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.189 r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/Q
                         net (fo=9, routed)           0.721     0.532    tbs_core_0/spike_memory_0/async_reg.head_reg[0]
    SLICE_X14Y17         LUT2 (Prop_lut2_I0_O)        0.124     0.656 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8/O
                         net (fo=1, routed)           0.000     0.656    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.083 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_reg_i_3/O[1]
                         net (fo=610, routed)        10.000    11.083    tbs_core_0/spike_memory_0/sel0[1]
    SLICE_X6Y20          LUT6 (Prop_lut6_I2_O)        0.306    11.389 r  tbs_core_0/spike_memory_0/async_reg.b_data[10]_i_28/O
                         net (fo=1, routed)           0.000    11.389    tbs_core_0/spike_memory_0/async_reg.b_data[10]_i_28_n_0
    SLICE_X6Y20          MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[10]_i_12/O
                         net (fo=1, routed)           0.000    11.630    tbs_core_0/spike_memory_0/async_reg.b_data_reg[10]_i_12_n_0
    SLICE_X6Y20          MUXF8 (Prop_muxf8_I0_O)      0.098    11.728 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[10]_i_4/O
                         net (fo=1, routed)           0.867    12.595    tbs_core_0/spike_memory_0/async_reg.b_data_reg[10]_i_4_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.319    12.914 r  tbs_core_0/spike_memory_0/async_reg.b_data[10]_i_2/O
                         net (fo=1, routed)           0.000    12.914    tbs_core_0/spike_memory_0/async_reg.b_data[10]_i_2_n_0
    SLICE_X8Y16          MUXF7 (Prop_muxf7_I0_O)      0.209    13.123 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    13.123    tbs_core_0/spike_memory_0/srg[127]_165[10]
    SLICE_X8Y16          FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.435   123.555    tbs_core_0/spike_memory_0/CLK
    SLICE_X8Y16          FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[10]/C
                         clock pessimism              0.704   124.259    
                         clock uncertainty           -0.115   124.144    
    SLICE_X8Y16          FDCE (Setup_fdce_C_D)        0.113   124.257    tbs_core_0/spike_memory_0/async_reg.b_data_reg[10]
  -------------------------------------------------------------------
                         required time                        124.257    
                         arrival time                         -13.123    
  -------------------------------------------------------------------
                         slack                                111.134    

Slack (MET) :             111.268ns  (required time - arrival time)
  Source:                 tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/async_reg.a_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        13.448ns  (logic 1.836ns (13.653%)  route 11.612ns (86.347%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 123.551 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.742ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.549    -0.707    tbs_core_0/spike_memory_0/CLK
    SLICE_X14Y19         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.189 r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/Q
                         net (fo=9, routed)           0.721     0.532    tbs_core_0/spike_memory_0/async_reg.head_reg[0]
    SLICE_X14Y17         LUT2 (Prop_lut2_I0_O)        0.124     0.656 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8/O
                         net (fo=1, routed)           0.000     0.656    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     0.908 f  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_reg_i_3/O[0]
                         net (fo=610, routed)         7.552     8.460    tbs_core_0/spike_memory_0/sel0[0]
    SLICE_X24Y31         LUT4 (Prop_lut4_I2_O)        0.289     8.749 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_4/O
                         net (fo=1, routed)           0.434     9.183    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_4_n_0
    SLICE_X24Y31         LUT4 (Prop_lut4_I3_O)        0.321     9.504 f  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_2/O
                         net (fo=6, routed)           0.479     9.983    tbs_core_0/spike_encoder_0/fifo_full
    SLICE_X24Y30         LUT3 (Prop_lut3_I2_O)        0.332    10.315 r  tbs_core_0/spike_encoder_0/async_reg.write_delayed_strb_i_1/O
                         net (fo=27, routed)          2.426    12.741    tbs_core_0/spike_memory_0/E[0]
    SLICE_X14Y19         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.a_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.431   123.551    tbs_core_0/spike_memory_0/CLK
    SLICE_X14Y19         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.a_data_reg[1]/C
                         clock pessimism              0.742   124.293    
                         clock uncertainty           -0.115   124.178    
    SLICE_X14Y19         FDCE (Setup_fdce_C_CE)      -0.169   124.009    tbs_core_0/spike_memory_0/async_reg.a_data_reg[1]
  -------------------------------------------------------------------
                         required time                        124.009    
                         arrival time                         -12.741    
  -------------------------------------------------------------------
                         slack                                111.268    

Slack (MET) :             111.268ns  (required time - arrival time)
  Source:                 tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/async_reg.head_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        13.448ns  (logic 1.836ns (13.653%)  route 11.612ns (86.347%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 123.551 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.742ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.549    -0.707    tbs_core_0/spike_memory_0/CLK
    SLICE_X14Y19         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.189 r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/Q
                         net (fo=9, routed)           0.721     0.532    tbs_core_0/spike_memory_0/async_reg.head_reg[0]
    SLICE_X14Y17         LUT2 (Prop_lut2_I0_O)        0.124     0.656 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8/O
                         net (fo=1, routed)           0.000     0.656    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     0.908 f  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_reg_i_3/O[0]
                         net (fo=610, routed)         7.552     8.460    tbs_core_0/spike_memory_0/sel0[0]
    SLICE_X24Y31         LUT4 (Prop_lut4_I2_O)        0.289     8.749 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_4/O
                         net (fo=1, routed)           0.434     9.183    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_4_n_0
    SLICE_X24Y31         LUT4 (Prop_lut4_I3_O)        0.321     9.504 f  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_2/O
                         net (fo=6, routed)           0.479     9.983    tbs_core_0/spike_encoder_0/fifo_full
    SLICE_X24Y30         LUT3 (Prop_lut3_I2_O)        0.332    10.315 r  tbs_core_0/spike_encoder_0/async_reg.write_delayed_strb_i_1/O
                         net (fo=27, routed)          2.426    12.741    tbs_core_0/spike_memory_0/E[0]
    SLICE_X14Y19         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.431   123.551    tbs_core_0/spike_memory_0/CLK
    SLICE_X14Y19         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
                         clock pessimism              0.742   124.293    
                         clock uncertainty           -0.115   124.178    
    SLICE_X14Y19         FDCE (Setup_fdce_C_CE)      -0.169   124.009    tbs_core_0/spike_memory_0/async_reg.head_reg[0]
  -------------------------------------------------------------------
                         required time                        124.009    
                         arrival time                         -12.741    
  -------------------------------------------------------------------
                         slack                                111.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[52][18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[53][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.387%)  route 0.068ns (32.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.561    -0.485    tbs_core_0/spike_memory_0/CLK
    SLICE_X33Y35         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[52][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.344 r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[52][18]/Q
                         net (fo=2, routed)           0.068    -0.276    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[52]_89[18]
    SLICE_X32Y35         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[53][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.830    -0.660    tbs_core_0/spike_memory_0/CLK
    SLICE_X32Y35         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[53][18]/C
                         clock pessimism              0.188    -0.472    
    SLICE_X32Y35         FDCE (Hold_fdce_C_D)         0.075    -0.397    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[53][18]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[86][18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[87][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.367%)  route 0.068ns (32.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.588    -0.458    tbs_core_0/spike_memory_0/CLK
    SLICE_X37Y35         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[86][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.317 r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[86][18]/Q
                         net (fo=2, routed)           0.068    -0.249    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[86]_123[18]
    SLICE_X36Y35         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[87][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.858    -0.632    tbs_core_0/spike_memory_0/CLK
    SLICE_X36Y35         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[87][18]/C
                         clock pessimism              0.187    -0.445    
    SLICE_X36Y35         FDCE (Hold_fdce_C_D)         0.075    -0.370    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[87][18]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_encoder_0/encoded_spike_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/async_reg.a_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.664ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.558    -0.488    tbs_core_0/spike_encoder_0/CLK
    SLICE_X23Y15         FDCE                                         r  tbs_core_0/spike_encoder_0/encoded_spike_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  tbs_core_0/spike_encoder_0/encoded_spike_reg[7]/Q
                         net (fo=1, routed)           0.080    -0.267    tbs_core_0/spike_memory_0/D[7]
    SLICE_X22Y15         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.a_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.826    -0.664    tbs_core_0/spike_memory_0/CLK
    SLICE_X22Y15         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.a_data_reg[7]/C
                         clock pessimism              0.189    -0.475    
    SLICE_X22Y15         FDCE (Hold_fdce_C_D)         0.083    -0.392    tbs_core_0/spike_memory_0/async_reg.a_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[12][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[13][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.665ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.176ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.557    -0.489    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X21Y16         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[12][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.348 r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[12][5]/Q
                         net (fo=3, routed)           0.068    -0.280    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[12][5]_0[5]
    SLICE_X21Y16         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[13][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.825    -0.665    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X21Y16         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[13][5]/C
                         clock pessimism              0.176    -0.489    
    SLICE_X21Y16         FDCE (Hold_fdce_C_D)         0.078    -0.411    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[13][5]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.559    -0.487    tbs_core_0/debouncer_5/sync_chain_0/CLK
    SLICE_X20Y37         FDCE                                         r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.346 r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/Q
                         net (fo=1, routed)           0.065    -0.281    tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0]_3
    SLICE_X20Y37         FDCE                                         r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.828    -0.662    tbs_core_0/debouncer_5/sync_chain_0/CLK
    SLICE_X20Y37         FDCE                                         r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[1][0]/C
                         clock pessimism              0.175    -0.487    
    SLICE_X20Y37         FDCE (Hold_fdce_C_D)         0.075    -0.412    tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.562    -0.484    tbs_core_0/debouncer_0/sync_chain_0/CLK
    SLICE_X24Y39         FDCE                                         r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0][0]/Q
                         net (fo=1, routed)           0.065    -0.278    tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0]_0
    SLICE_X24Y39         FDCE                                         r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.832    -0.658    tbs_core_0/debouncer_0/sync_chain_0/CLK
    SLICE_X24Y39         FDCE                                         r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[1][0]/C
                         clock pessimism              0.174    -0.484    
    SLICE_X24Y39         FDCE (Hold_fdce_C_D)         0.075    -0.409    tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[12][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[13][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.665ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.176ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.557    -0.489    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X21Y16         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[12][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.348 r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[12][2]/Q
                         net (fo=3, routed)           0.068    -0.280    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[12][5]_0[2]
    SLICE_X21Y16         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[13][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.825    -0.665    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X21Y16         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[13][2]/C
                         clock pessimism              0.176    -0.489    
    SLICE_X21Y16         FDCE (Hold_fdce_C_D)         0.076    -0.413    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[13][2]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[12][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[13][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.665ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.176ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.557    -0.489    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X21Y16         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[12][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.348 r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[12][0]/Q
                         net (fo=3, routed)           0.068    -0.280    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[12][5]_0[0]
    SLICE_X21Y16         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[13][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.825    -0.665    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X21Y16         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[13][0]/C
                         clock pessimism              0.176    -0.489    
    SLICE_X21Y16         FDCE (Hold_fdce_C_D)         0.075    -0.414    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[13][0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[12][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[13][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.665ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.176ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.557    -0.489    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X21Y16         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[12][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.348 r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[12][1]/Q
                         net (fo=3, routed)           0.068    -0.280    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[12][5]_0[1]
    SLICE_X21Y16         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[13][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.825    -0.665    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X21Y16         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[13][1]/C
                         clock pessimism              0.176    -0.489    
    SLICE_X21Y16         FDCE (Hold_fdce_C_D)         0.071    -0.418    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[13][1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 tbs_core_0/memory2uart_0/shift_reg_out_reg[0][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/memory2uart_0/shift_reg_out_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.491%)  route 0.310ns (62.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.556    -0.490    tbs_core_0/memory2uart_0/CLK
    SLICE_X16Y14         FDCE                                         r  tbs_core_0/memory2uart_0/shift_reg_out_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.349 r  tbs_core_0/memory2uart_0/shift_reg_out_reg[0][3]/Q
                         net (fo=1, routed)           0.310    -0.039    tbs_core_0/spike_memory_0/shift_reg_out_reg[1][7][3]
    SLICE_X15Y14         LUT3 (Prop_lut3_I2_O)        0.045     0.006 r  tbs_core_0/spike_memory_0/shift_reg_out[1][3]_i_1/O
                         net (fo=1, routed)           0.000     0.006    tbs_core_0/memory2uart_0/D[3]
    SLICE_X15Y14         FDCE                                         r  tbs_core_0/memory2uart_0/shift_reg_out_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.827    -0.663    tbs_core_0/memory2uart_0/CLK
    SLICE_X15Y14         FDCE                                         r  tbs_core_0/memory2uart_0/shift_reg_out_reg[1][3]/C
                         clock pessimism              0.439    -0.224    
    SLICE_X15Y14         FDCE (Hold_fdce_C_D)         0.092    -0.132    tbs_core_0/memory2uart_0/shift_reg_out_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll_8MHz
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { PLL100to8/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         125.000     122.845    BUFGCTRL_X0Y0    PLL100to8/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         125.000     123.751    MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X24Y33     tbs_core_0/adaptive_mode_d_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X23Y27     tbs_core_0/adaptive_mode_uart_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X22Y28     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         125.000     124.000    SLICE_X25Y28     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X25Y28     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         125.000     124.000    SLICE_X26Y28     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X26Y28     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X24Y28     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       125.000     88.360     MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X24Y33     tbs_core_0/adaptive_mode_d_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X24Y33     tbs_core_0/adaptive_mode_d_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X23Y27     tbs_core_0/adaptive_mode_uart_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X23Y27     tbs_core_0/adaptive_mode_uart_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X22Y28     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X22Y28     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X25Y28     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X25Y28     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X25Y28     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X25Y28     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X24Y33     tbs_core_0/adaptive_mode_d_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X24Y33     tbs_core_0/adaptive_mode_d_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X23Y27     tbs_core_0/adaptive_mode_uart_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X23Y27     tbs_core_0/adaptive_mode_uart_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X22Y28     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X22Y28     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X25Y28     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X25Y28     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X25Y28     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X25Y28     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_8MHz
  To Clock:  clkfbout_pll_8MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_8MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLL100to8/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    PLL100to8/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_pll_8MHz
  To Clock:  clk_out1_pll_8MHz

Setup :            0  Failing Endpoints,  Worst Slack      108.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.644ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             108.165ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_1/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[93][12]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        16.274ns  (logic 1.014ns (6.231%)  route 15.260ns (93.769%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 123.628 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.557    -0.699    tbs_core_0/debouncer_1/CLK
    SLICE_X14Y37         FDCE                                         r  tbs_core_0/debouncer_1/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.518    -0.181 r  tbs_core_0/debouncer_1/debounced_reg/Q
                         net (fo=21, routed)          2.387     2.207    tbs_core_0/debouncer_1/adaptive_mode_debounced
    SLICE_X24Y33         LUT6 (Prop_lut6_I1_O)        0.124     2.331 f  tbs_core_0/debouncer_1/overflow_marker[14]_i_7/O
                         net (fo=1, routed)           0.701     3.032    tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4_0
    SLICE_X23Y28         LUT6 (Prop_lut6_I0_O)        0.124     3.156 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5/O
                         net (fo=1, routed)           0.578     3.734    tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5_n_0
    SLICE_X23Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.858 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4/O
                         net (fo=5, routed)           0.556     4.415    tbs_core_0/uart_0/uart_rx_0/select_tbs_delta_steps_d_reg
    SLICE_X25Y32         LUT6 (Prop_lut6_I4_O)        0.124     4.539 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)       11.037    15.576    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X34Y15         FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[93][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.508   123.628    tbs_core_0/spike_memory_0/CLK
    SLICE_X34Y15         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[93][12]/C
                         clock pessimism              0.632   124.260    
                         clock uncertainty           -0.115   124.145    
    SLICE_X34Y15         FDCE (Recov_fdce_C_CLR)     -0.405   123.740    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[93][12]
  -------------------------------------------------------------------
                         required time                        123.740    
                         arrival time                         -15.576    
  -------------------------------------------------------------------
                         slack                                108.165    

Slack (MET) :             108.165ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_1/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[94][12]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        16.274ns  (logic 1.014ns (6.231%)  route 15.260ns (93.769%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 123.628 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.557    -0.699    tbs_core_0/debouncer_1/CLK
    SLICE_X14Y37         FDCE                                         r  tbs_core_0/debouncer_1/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.518    -0.181 r  tbs_core_0/debouncer_1/debounced_reg/Q
                         net (fo=21, routed)          2.387     2.207    tbs_core_0/debouncer_1/adaptive_mode_debounced
    SLICE_X24Y33         LUT6 (Prop_lut6_I1_O)        0.124     2.331 f  tbs_core_0/debouncer_1/overflow_marker[14]_i_7/O
                         net (fo=1, routed)           0.701     3.032    tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4_0
    SLICE_X23Y28         LUT6 (Prop_lut6_I0_O)        0.124     3.156 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5/O
                         net (fo=1, routed)           0.578     3.734    tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5_n_0
    SLICE_X23Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.858 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4/O
                         net (fo=5, routed)           0.556     4.415    tbs_core_0/uart_0/uart_rx_0/select_tbs_delta_steps_d_reg
    SLICE_X25Y32         LUT6 (Prop_lut6_I4_O)        0.124     4.539 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)       11.037    15.576    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X34Y15         FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[94][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.508   123.628    tbs_core_0/spike_memory_0/CLK
    SLICE_X34Y15         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[94][12]/C
                         clock pessimism              0.632   124.260    
                         clock uncertainty           -0.115   124.145    
    SLICE_X34Y15         FDCE (Recov_fdce_C_CLR)     -0.405   123.740    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[94][12]
  -------------------------------------------------------------------
                         required time                        123.740    
                         arrival time                         -15.576    
  -------------------------------------------------------------------
                         slack                                108.165    

Slack (MET) :             108.165ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_1/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[95][12]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        16.274ns  (logic 1.014ns (6.231%)  route 15.260ns (93.769%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 123.628 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.557    -0.699    tbs_core_0/debouncer_1/CLK
    SLICE_X14Y37         FDCE                                         r  tbs_core_0/debouncer_1/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.518    -0.181 r  tbs_core_0/debouncer_1/debounced_reg/Q
                         net (fo=21, routed)          2.387     2.207    tbs_core_0/debouncer_1/adaptive_mode_debounced
    SLICE_X24Y33         LUT6 (Prop_lut6_I1_O)        0.124     2.331 f  tbs_core_0/debouncer_1/overflow_marker[14]_i_7/O
                         net (fo=1, routed)           0.701     3.032    tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4_0
    SLICE_X23Y28         LUT6 (Prop_lut6_I0_O)        0.124     3.156 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5/O
                         net (fo=1, routed)           0.578     3.734    tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5_n_0
    SLICE_X23Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.858 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4/O
                         net (fo=5, routed)           0.556     4.415    tbs_core_0/uart_0/uart_rx_0/select_tbs_delta_steps_d_reg
    SLICE_X25Y32         LUT6 (Prop_lut6_I4_O)        0.124     4.539 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)       11.037    15.576    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X34Y15         FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[95][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.508   123.628    tbs_core_0/spike_memory_0/CLK
    SLICE_X34Y15         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[95][12]/C
                         clock pessimism              0.632   124.260    
                         clock uncertainty           -0.115   124.145    
    SLICE_X34Y15         FDCE (Recov_fdce_C_CLR)     -0.405   123.740    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[95][12]
  -------------------------------------------------------------------
                         required time                        123.740    
                         arrival time                         -15.576    
  -------------------------------------------------------------------
                         slack                                108.165    

Slack (MET) :             108.169ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_1/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[92][12]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        16.270ns  (logic 1.014ns (6.232%)  route 15.256ns (93.768%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 123.628 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.557    -0.699    tbs_core_0/debouncer_1/CLK
    SLICE_X14Y37         FDCE                                         r  tbs_core_0/debouncer_1/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.518    -0.181 r  tbs_core_0/debouncer_1/debounced_reg/Q
                         net (fo=21, routed)          2.387     2.207    tbs_core_0/debouncer_1/adaptive_mode_debounced
    SLICE_X24Y33         LUT6 (Prop_lut6_I1_O)        0.124     2.331 f  tbs_core_0/debouncer_1/overflow_marker[14]_i_7/O
                         net (fo=1, routed)           0.701     3.032    tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4_0
    SLICE_X23Y28         LUT6 (Prop_lut6_I0_O)        0.124     3.156 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5/O
                         net (fo=1, routed)           0.578     3.734    tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5_n_0
    SLICE_X23Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.858 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4/O
                         net (fo=5, routed)           0.556     4.415    tbs_core_0/uart_0/uart_rx_0/select_tbs_delta_steps_d_reg
    SLICE_X25Y32         LUT6 (Prop_lut6_I4_O)        0.124     4.539 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)       11.033    15.571    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X35Y15         FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[92][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.508   123.628    tbs_core_0/spike_memory_0/CLK
    SLICE_X35Y15         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[92][12]/C
                         clock pessimism              0.632   124.260    
                         clock uncertainty           -0.115   124.145    
    SLICE_X35Y15         FDCE (Recov_fdce_C_CLR)     -0.405   123.740    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[92][12]
  -------------------------------------------------------------------
                         required time                        123.740    
                         arrival time                         -15.571    
  -------------------------------------------------------------------
                         slack                                108.169    

Slack (MET) :             108.474ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_1/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[84][12]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        15.965ns  (logic 1.014ns (6.351%)  route 14.951ns (93.649%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 123.628 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.557    -0.699    tbs_core_0/debouncer_1/CLK
    SLICE_X14Y37         FDCE                                         r  tbs_core_0/debouncer_1/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.518    -0.181 r  tbs_core_0/debouncer_1/debounced_reg/Q
                         net (fo=21, routed)          2.387     2.207    tbs_core_0/debouncer_1/adaptive_mode_debounced
    SLICE_X24Y33         LUT6 (Prop_lut6_I1_O)        0.124     2.331 f  tbs_core_0/debouncer_1/overflow_marker[14]_i_7/O
                         net (fo=1, routed)           0.701     3.032    tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4_0
    SLICE_X23Y28         LUT6 (Prop_lut6_I0_O)        0.124     3.156 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5/O
                         net (fo=1, routed)           0.578     3.734    tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5_n_0
    SLICE_X23Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.858 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4/O
                         net (fo=5, routed)           0.556     4.415    tbs_core_0/uart_0/uart_rx_0/select_tbs_delta_steps_d_reg
    SLICE_X25Y32         LUT6 (Prop_lut6_I4_O)        0.124     4.539 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)       10.728    15.266    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X37Y15         FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[84][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.508   123.628    tbs_core_0/spike_memory_0/CLK
    SLICE_X37Y15         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[84][12]/C
                         clock pessimism              0.632   124.260    
                         clock uncertainty           -0.115   124.145    
    SLICE_X37Y15         FDCE (Recov_fdce_C_CLR)     -0.405   123.740    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[84][12]
  -------------------------------------------------------------------
                         required time                        123.740    
                         arrival time                         -15.266    
  -------------------------------------------------------------------
                         slack                                108.474    

Slack (MET) :             108.474ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_1/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[85][12]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        15.965ns  (logic 1.014ns (6.351%)  route 14.951ns (93.649%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 123.628 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.557    -0.699    tbs_core_0/debouncer_1/CLK
    SLICE_X14Y37         FDCE                                         r  tbs_core_0/debouncer_1/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.518    -0.181 r  tbs_core_0/debouncer_1/debounced_reg/Q
                         net (fo=21, routed)          2.387     2.207    tbs_core_0/debouncer_1/adaptive_mode_debounced
    SLICE_X24Y33         LUT6 (Prop_lut6_I1_O)        0.124     2.331 f  tbs_core_0/debouncer_1/overflow_marker[14]_i_7/O
                         net (fo=1, routed)           0.701     3.032    tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4_0
    SLICE_X23Y28         LUT6 (Prop_lut6_I0_O)        0.124     3.156 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5/O
                         net (fo=1, routed)           0.578     3.734    tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5_n_0
    SLICE_X23Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.858 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4/O
                         net (fo=5, routed)           0.556     4.415    tbs_core_0/uart_0/uart_rx_0/select_tbs_delta_steps_d_reg
    SLICE_X25Y32         LUT6 (Prop_lut6_I4_O)        0.124     4.539 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)       10.728    15.266    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X37Y15         FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[85][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.508   123.628    tbs_core_0/spike_memory_0/CLK
    SLICE_X37Y15         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[85][12]/C
                         clock pessimism              0.632   124.260    
                         clock uncertainty           -0.115   124.145    
    SLICE_X37Y15         FDCE (Recov_fdce_C_CLR)     -0.405   123.740    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[85][12]
  -------------------------------------------------------------------
                         required time                        123.740    
                         arrival time                         -15.266    
  -------------------------------------------------------------------
                         slack                                108.474    

Slack (MET) :             108.474ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_1/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[86][12]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        15.965ns  (logic 1.014ns (6.351%)  route 14.951ns (93.649%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 123.628 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.557    -0.699    tbs_core_0/debouncer_1/CLK
    SLICE_X14Y37         FDCE                                         r  tbs_core_0/debouncer_1/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.518    -0.181 r  tbs_core_0/debouncer_1/debounced_reg/Q
                         net (fo=21, routed)          2.387     2.207    tbs_core_0/debouncer_1/adaptive_mode_debounced
    SLICE_X24Y33         LUT6 (Prop_lut6_I1_O)        0.124     2.331 f  tbs_core_0/debouncer_1/overflow_marker[14]_i_7/O
                         net (fo=1, routed)           0.701     3.032    tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4_0
    SLICE_X23Y28         LUT6 (Prop_lut6_I0_O)        0.124     3.156 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5/O
                         net (fo=1, routed)           0.578     3.734    tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5_n_0
    SLICE_X23Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.858 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4/O
                         net (fo=5, routed)           0.556     4.415    tbs_core_0/uart_0/uart_rx_0/select_tbs_delta_steps_d_reg
    SLICE_X25Y32         LUT6 (Prop_lut6_I4_O)        0.124     4.539 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)       10.728    15.266    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X37Y15         FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[86][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.508   123.628    tbs_core_0/spike_memory_0/CLK
    SLICE_X37Y15         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[86][12]/C
                         clock pessimism              0.632   124.260    
                         clock uncertainty           -0.115   124.145    
    SLICE_X37Y15         FDCE (Recov_fdce_C_CLR)     -0.405   123.740    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[86][12]
  -------------------------------------------------------------------
                         required time                        123.740    
                         arrival time                         -15.266    
  -------------------------------------------------------------------
                         slack                                108.474    

Slack (MET) :             108.474ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_1/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[87][12]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        15.965ns  (logic 1.014ns (6.351%)  route 14.951ns (93.649%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 123.628 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.557    -0.699    tbs_core_0/debouncer_1/CLK
    SLICE_X14Y37         FDCE                                         r  tbs_core_0/debouncer_1/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.518    -0.181 r  tbs_core_0/debouncer_1/debounced_reg/Q
                         net (fo=21, routed)          2.387     2.207    tbs_core_0/debouncer_1/adaptive_mode_debounced
    SLICE_X24Y33         LUT6 (Prop_lut6_I1_O)        0.124     2.331 f  tbs_core_0/debouncer_1/overflow_marker[14]_i_7/O
                         net (fo=1, routed)           0.701     3.032    tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4_0
    SLICE_X23Y28         LUT6 (Prop_lut6_I0_O)        0.124     3.156 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5/O
                         net (fo=1, routed)           0.578     3.734    tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5_n_0
    SLICE_X23Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.858 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4/O
                         net (fo=5, routed)           0.556     4.415    tbs_core_0/uart_0/uart_rx_0/select_tbs_delta_steps_d_reg
    SLICE_X25Y32         LUT6 (Prop_lut6_I4_O)        0.124     4.539 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)       10.728    15.266    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X37Y15         FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[87][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.508   123.628    tbs_core_0/spike_memory_0/CLK
    SLICE_X37Y15         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[87][12]/C
                         clock pessimism              0.632   124.260    
                         clock uncertainty           -0.115   124.145    
    SLICE_X37Y15         FDCE (Recov_fdce_C_CLR)     -0.405   123.740    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[87][12]
  -------------------------------------------------------------------
                         required time                        123.740    
                         arrival time                         -15.266    
  -------------------------------------------------------------------
                         slack                                108.474    

Slack (MET) :             108.488ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_1/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[65][15]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        15.953ns  (logic 1.014ns (6.356%)  route 14.939ns (93.644%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 123.630 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.557    -0.699    tbs_core_0/debouncer_1/CLK
    SLICE_X14Y37         FDCE                                         r  tbs_core_0/debouncer_1/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.518    -0.181 r  tbs_core_0/debouncer_1/debounced_reg/Q
                         net (fo=21, routed)          2.387     2.207    tbs_core_0/debouncer_1/adaptive_mode_debounced
    SLICE_X24Y33         LUT6 (Prop_lut6_I1_O)        0.124     2.331 f  tbs_core_0/debouncer_1/overflow_marker[14]_i_7/O
                         net (fo=1, routed)           0.701     3.032    tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4_0
    SLICE_X23Y28         LUT6 (Prop_lut6_I0_O)        0.124     3.156 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5/O
                         net (fo=1, routed)           0.578     3.734    tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5_n_0
    SLICE_X23Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.858 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4/O
                         net (fo=5, routed)           0.556     4.415    tbs_core_0/uart_0/uart_rx_0/select_tbs_delta_steps_d_reg
    SLICE_X25Y32         LUT6 (Prop_lut6_I4_O)        0.124     4.539 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)       10.716    15.254    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X38Y15         FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[65][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.510   123.630    tbs_core_0/spike_memory_0/CLK
    SLICE_X38Y15         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[65][15]/C
                         clock pessimism              0.632   124.262    
                         clock uncertainty           -0.115   124.147    
    SLICE_X38Y15         FDCE (Recov_fdce_C_CLR)     -0.405   123.742    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[65][15]
  -------------------------------------------------------------------
                         required time                        123.742    
                         arrival time                         -15.254    
  -------------------------------------------------------------------
                         slack                                108.488    

Slack (MET) :             108.488ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_1/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[66][15]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        15.953ns  (logic 1.014ns (6.356%)  route 14.939ns (93.644%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 123.630 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.557    -0.699    tbs_core_0/debouncer_1/CLK
    SLICE_X14Y37         FDCE                                         r  tbs_core_0/debouncer_1/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.518    -0.181 r  tbs_core_0/debouncer_1/debounced_reg/Q
                         net (fo=21, routed)          2.387     2.207    tbs_core_0/debouncer_1/adaptive_mode_debounced
    SLICE_X24Y33         LUT6 (Prop_lut6_I1_O)        0.124     2.331 f  tbs_core_0/debouncer_1/overflow_marker[14]_i_7/O
                         net (fo=1, routed)           0.701     3.032    tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4_0
    SLICE_X23Y28         LUT6 (Prop_lut6_I0_O)        0.124     3.156 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5/O
                         net (fo=1, routed)           0.578     3.734    tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5_n_0
    SLICE_X23Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.858 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4/O
                         net (fo=5, routed)           0.556     4.415    tbs_core_0/uart_0/uart_rx_0/select_tbs_delta_steps_d_reg
    SLICE_X25Y32         LUT6 (Prop_lut6_I4_O)        0.124     4.539 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)       10.716    15.254    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X38Y15         FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[66][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.510   123.630    tbs_core_0/spike_memory_0/CLK
    SLICE_X38Y15         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[66][15]/C
                         clock pessimism              0.632   124.262    
                         clock uncertainty           -0.115   124.147    
    SLICE_X38Y15         FDCE (Recov_fdce_C_CLR)     -0.405   123.742    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[66][15]
  -------------------------------------------------------------------
                         required time                        123.742    
                         arrival time                         -15.254    
  -------------------------------------------------------------------
                         slack                                108.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/weylsd_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.433%)  route 0.425ns (69.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.664ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.558    -0.488    tbs_core_0/sync_chain_0/CLK
    SLICE_X25Y32         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=3, routed)           0.230    -0.117    tbs_core_0/uart_0/uart_rx_0/reset_sync
    SLICE_X25Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.072 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)        0.195     0.123    tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/AR[0]
    SLICE_X26Y32         FDCE                                         f  tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/weylsd_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.826    -0.664    tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/CLK
    SLICE_X26Y32         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/weylsd_reg[0]/C
                         clock pessimism              0.210    -0.454    
    SLICE_X26Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.521    tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/weylsd_reg[0]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/weylsd_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.433%)  route 0.425ns (69.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.664ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.558    -0.488    tbs_core_0/sync_chain_0/CLK
    SLICE_X25Y32         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=3, routed)           0.230    -0.117    tbs_core_0/uart_0/uart_rx_0/reset_sync
    SLICE_X25Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.072 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)        0.195     0.123    tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/AR[0]
    SLICE_X26Y32         FDCE                                         f  tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/weylsd_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.826    -0.664    tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/CLK
    SLICE_X26Y32         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/weylsd_reg[1]/C
                         clock pessimism              0.210    -0.454    
    SLICE_X26Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.521    tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/weylsd_reg[1]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/weylsd_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.433%)  route 0.425ns (69.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.664ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.558    -0.488    tbs_core_0/sync_chain_0/CLK
    SLICE_X25Y32         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=3, routed)           0.230    -0.117    tbs_core_0/uart_0/uart_rx_0/reset_sync
    SLICE_X25Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.072 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)        0.195     0.123    tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/AR[0]
    SLICE_X26Y32         FDCE                                         f  tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/weylsd_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.826    -0.664    tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/CLK
    SLICE_X26Y32         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/weylsd_reg[2]/C
                         clock pessimism              0.210    -0.454    
    SLICE_X26Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.521    tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/weylsd_reg[2]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/main_counter_value_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.152%)  route 0.475ns (71.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.558    -0.488    tbs_core_0/sync_chain_0/CLK
    SLICE_X25Y32         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=3, routed)           0.230    -0.117    tbs_core_0/uart_0/uart_rx_0/reset_sync
    SLICE_X25Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.072 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)        0.244     0.172    tbs_core_0/reset_entity
    SLICE_X26Y36         FDCE                                         f  tbs_core_0/main_counter_value_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.829    -0.661    tbs_core_0/CLK
    SLICE_X26Y36         FDCE                                         r  tbs_core_0/main_counter_value_reg[14]/C
                         clock pessimism              0.210    -0.451    
    SLICE_X26Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.518    tbs_core_0/main_counter_value_reg[14]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/main_counter_value_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.152%)  route 0.475ns (71.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.558    -0.488    tbs_core_0/sync_chain_0/CLK
    SLICE_X25Y32         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=3, routed)           0.230    -0.117    tbs_core_0/uart_0/uart_rx_0/reset_sync
    SLICE_X25Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.072 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)        0.244     0.172    tbs_core_0/reset_entity
    SLICE_X26Y36         FDCE                                         f  tbs_core_0/main_counter_value_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.829    -0.661    tbs_core_0/CLK
    SLICE_X26Y36         FDCE                                         r  tbs_core_0/main_counter_value_reg[15]/C
                         clock pessimism              0.210    -0.451    
    SLICE_X26Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.518    tbs_core_0/main_counter_value_reg[15]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/main_counter_value_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.152%)  route 0.475ns (71.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.558    -0.488    tbs_core_0/sync_chain_0/CLK
    SLICE_X25Y32         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=3, routed)           0.230    -0.117    tbs_core_0/uart_0/uart_rx_0/reset_sync
    SLICE_X25Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.072 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)        0.244     0.172    tbs_core_0/reset_entity
    SLICE_X26Y36         FDCE                                         f  tbs_core_0/main_counter_value_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.829    -0.661    tbs_core_0/CLK
    SLICE_X26Y36         FDCE                                         r  tbs_core_0/main_counter_value_reg[16]/C
                         clock pessimism              0.210    -0.451    
    SLICE_X26Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.518    tbs_core_0/main_counter_value_reg[16]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/main_counter_value_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.152%)  route 0.475ns (71.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.558    -0.488    tbs_core_0/sync_chain_0/CLK
    SLICE_X25Y32         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=3, routed)           0.230    -0.117    tbs_core_0/uart_0/uart_rx_0/reset_sync
    SLICE_X25Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.072 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)        0.244     0.172    tbs_core_0/reset_entity
    SLICE_X26Y36         FDCE                                         f  tbs_core_0/main_counter_value_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.829    -0.661    tbs_core_0/CLK
    SLICE_X26Y36         FDCE                                         r  tbs_core_0/main_counter_value_reg[17]/C
                         clock pessimism              0.210    -0.451    
    SLICE_X26Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.518    tbs_core_0/main_counter_value_reg[17]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/main_counter_value_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.152%)  route 0.475ns (71.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.558    -0.488    tbs_core_0/sync_chain_0/CLK
    SLICE_X25Y32         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=3, routed)           0.230    -0.117    tbs_core_0/uart_0/uart_rx_0/reset_sync
    SLICE_X25Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.072 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)        0.244     0.172    tbs_core_0/reset_entity
    SLICE_X26Y36         FDCE                                         f  tbs_core_0/main_counter_value_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.829    -0.661    tbs_core_0/CLK
    SLICE_X26Y36         FDCE                                         r  tbs_core_0/main_counter_value_reg[18]/C
                         clock pessimism              0.210    -0.451    
    SLICE_X26Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.518    tbs_core_0/main_counter_value_reg[18]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/main_counter_value_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.152%)  route 0.475ns (71.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.558    -0.488    tbs_core_0/sync_chain_0/CLK
    SLICE_X25Y32         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=3, routed)           0.230    -0.117    tbs_core_0/uart_0/uart_rx_0/reset_sync
    SLICE_X25Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.072 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)        0.244     0.172    tbs_core_0/reset_entity
    SLICE_X26Y36         FDCE                                         f  tbs_core_0/main_counter_value_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.829    -0.661    tbs_core_0/CLK
    SLICE_X26Y36         FDCE                                         r  tbs_core_0/main_counter_value_reg[19]/C
                         clock pessimism              0.210    -0.451    
    SLICE_X26Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.518    tbs_core_0/main_counter_value_reg[19]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/spikes_reg[3][0]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.012%)  route 0.478ns (71.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.665ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.558    -0.488    tbs_core_0/sync_chain_0/CLK
    SLICE_X25Y32         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=3, routed)           0.230    -0.117    tbs_core_0/uart_0/uart_rx_0/reset_sync
    SLICE_X25Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.072 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)        0.248     0.176    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/AR[0]
    SLICE_X27Y31         FDCE                                         f  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/spikes_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.825    -0.665    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X27Y31         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/spikes_reg[3][0]/C
                         clock pessimism              0.210    -0.455    
    SLICE_X27Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.547    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/spikes_reg[3][0]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.723    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ecg_lod_p_i
                            (input port)
  Destination:            ecg_led_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.827ns  (logic 5.090ns (47.012%)  route 5.737ns (52.988%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 f  ecg_lod_p_i (IN)
                         net (fo=0)                   0.000     0.000    ecg_lod_p_i
    M14                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  ecg_lod_p_i_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.223    tbs_core_0/debouncer_4/ecg_lod_p_i_IBUF
    SLICE_X16Y28         LUT5 (Prop_lut5_I0_O)        0.124     4.347 r  tbs_core_0/debouncer_4/ecg_led_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.980     7.327    ecg_led_o_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.500    10.827 r  ecg_led_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.827    ecg_led_o
    J3                                                                r  ecg_led_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ecg_lod_n_i
                            (input port)
  Destination:            ecg_led_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.501ns  (logic 1.465ns (41.853%)  route 2.036ns (58.147%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J12                                               0.000     0.000 f  ecg_lod_n_i (IN)
                         net (fo=0)                   0.000     0.000    ecg_lod_n_i
    J12                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  ecg_lod_n_i_IBUF_inst/O
                         net (fo=1, routed)           1.052     1.271    tbs_core_0/debouncer_4/ecg_lod_n_i_IBUF
    SLICE_X16Y28         LUT5 (Prop_lut5_I1_O)        0.045     1.316 r  tbs_core_0/debouncer_4/ecg_led_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.984     2.300    ecg_led_o_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.202     3.501 r  ecg_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.501    ecg_led_o
    J3                                                                r  ecg_led_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_pll_8MHz
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sc_noc_2_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.570ns  (logic 5.813ns (50.245%)  route 5.757ns (49.755%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=2 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.542    -0.714    tbs_core_0/CLK
    SLICE_X16Y24         FDCE                                         r  tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y24         FDCE (Prop_fdce_C_Q)         0.456    -0.258 r  tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[7]/Q
                         net (fo=10, routed)          1.335     1.078    tbs_core_0/sc_noc_generator_duty_cycle_adj_uart[7]
    SLICE_X15Y24         LUT3 (Prop_lut3_I0_O)        0.124     1.202 r  tbs_core_0/sc_noc_2_o_OBUF_inst_i_38/O
                         net (fo=1, routed)           0.000     1.202    tbs_core_0/sc_noc_2_o_OBUF_inst_i_38_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.782 r  tbs_core_0/sc_noc_2_o_OBUF_inst_i_27/O[2]
                         net (fo=2, routed)           1.295     3.076    tbs_core_0/sc_noc_generator_0/O[2]
    SLICE_X14Y25         LUT2 (Prop_lut2_I1_O)        0.302     3.378 r  tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000     3.378    tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_8_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     3.870 r  tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_2/CO[1]
                         net (fo=1, routed)           0.815     4.685    tbs_core_0/sc_noc_generator_0/sc_noc_2_o2
    SLICE_X13Y23         LUT3 (Prop_lut3_I0_O)        0.332     5.017 r  tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.312     7.329    sc_noc_2_o_OBUF
    F11                  OBUF (Prop_obuf_I_O)         3.527    10.856 r  sc_noc_2_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.856    sc_noc_2_o
    F11                                                               r  sc_noc_2_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/baudrate_adj_uart_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            uart_tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.223ns  (logic 5.297ns (47.200%)  route 5.926ns (52.800%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.542    -0.714    tbs_core_0/CLK
    SLICE_X16Y25         FDPE                                         r  tbs_core_0/baudrate_adj_uart_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y25         FDPE (Prop_fdpe_C_Q)         0.419    -0.295 r  tbs_core_0/baudrate_adj_uart_reg[2]/Q
                         net (fo=7, routed)           1.289     0.995    tbs_core_0/uart_0/uart_tx_0/Q[2]
    SLICE_X17Y22         LUT6 (Prop_lut6_I0_O)        0.299     1.294 r  tbs_core_0/uart_0/uart_tx_0/next_transmit_counter_value0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.294    tbs_core_0/uart_0/uart_tx_0/next_transmit_counter_value0_carry_i_3_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.830 f  tbs_core_0/uart_0/uart_tx_0/next_transmit_counter_value0_carry/CO[2]
                         net (fo=10, routed)          1.600     3.430    tbs_core_0/uart_0/uart_tx_0/next_transmit_counter_value0
    SLICE_X15Y16         LUT5 (Prop_lut5_I2_O)        0.342     3.772 r  tbs_core_0/uart_0/uart_tx_0/uart_tx_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.036     6.808    uart_tx_o_OBUF
    H4                   OBUF (Prop_obuf_I_O)         3.701    10.509 r  uart_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.509    uart_tx_o
    H4                                                                r  uart_tx_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_pwm_upper_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.096ns  (logic 4.822ns (43.457%)  route 6.274ns (56.543%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.549    -0.707    tbs_core_0/dac_control_0/CLK
    SLICE_X12Y30         FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.518    -0.189 r  tbs_core_0/dac_control_0/dac_counter_value_reg[2]/Q
                         net (fo=13, routed)          1.653     1.464    tbs_core_0/dac_control_0/Q[2]
    SLICE_X13Y24         LUT4 (Prop_lut4_I1_O)        0.124     1.588 r  tbs_core_0/dac_control_0/dac_pwm_upper_o_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000     1.588    tbs_core_0/dac_control_0/dac_pwm_upper_o_OBUF_inst_i_10_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.138 r  tbs_core_0/dac_control_0/dac_pwm_upper_o_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           1.186     3.325    tbs_core_0/dac_control_0/dac_pwm_upper_o_OBUF_inst_i_3_n_0
    SLICE_X12Y24         LUT4 (Prop_lut4_I3_O)        0.124     3.449 r  tbs_core_0/dac_control_0/dac_pwm_upper_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.435     6.883    dac_pwm_upper_o_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.506    10.389 r  dac_pwm_upper_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.389    dac_pwm_upper_o
    L3                                                                r  dac_pwm_upper_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            amp_sdn_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.015ns  (logic 4.335ns (39.350%)  route 6.681ns (60.650%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.559    -0.697    tbs_core_0/debouncer_2/CLK
    SLICE_X16Y38         FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y38         FDCE (Prop_fdce_C_Q)         0.456    -0.241 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=42, routed)          3.127     2.886    tbs_core_0/debouncer_2/control_mode_debounced
    SLICE_X15Y33         LUT3 (Prop_lut3_I1_O)        0.152     3.038 r  tbs_core_0/debouncer_2/amp_sdn_o_OBUF_inst_i_1/O
                         net (fo=40, routed)          3.554     6.592    dac_pd_o_OBUF
    M12                  OBUF (Prop_obuf_I_O)         3.727    10.319 r  amp_sdn_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.319    amp_sdn_o
    M12                                                               r  amp_sdn_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_pwm_lower_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.559ns  (logic 4.634ns (43.881%)  route 5.926ns (56.119%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.552    -0.704    tbs_core_0/dac_control_1/CLK
    SLICE_X15Y32         FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.248 r  tbs_core_0/dac_control_1/dac_counter_value_reg[7]/Q
                         net (fo=11, routed)          1.596     1.348    tbs_core_0/dac_control_1/Q[7]
    SLICE_X9Y31          LUT4 (Prop_lut4_I0_O)        0.124     1.472 r  tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000     1.472    tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_8_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.873 r  tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.974     2.847    tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_3_n_0
    SLICE_X10Y31         LUT4 (Prop_lut4_I3_O)        0.124     2.971 r  tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.356     6.327    dac_pwm_lower_o_OBUF
    M3                   OBUF (Prop_obuf_I_O)         3.529     9.856 r  dac_pwm_lower_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.856    dac_pwm_lower_o
    M3                                                                r  dac_pwm_lower_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_pd_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.297ns  (logic 4.309ns (41.851%)  route 5.988ns (58.149%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.559    -0.697    tbs_core_0/debouncer_2/CLK
    SLICE_X16Y38         FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y38         FDCE (Prop_fdce_C_Q)         0.456    -0.241 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=42, routed)          3.127     2.886    tbs_core_0/debouncer_2/control_mode_debounced
    SLICE_X15Y33         LUT3 (Prop_lut3_I1_O)        0.152     3.038 r  tbs_core_0/debouncer_2/amp_sdn_o_OBUF_inst_i_1/O
                         net (fo=40, routed)          2.861     5.899    dac_pd_o_OBUF
    H11                  OBUF (Prop_obuf_I_O)         3.701     9.600 r  dac_pd_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.600    dac_pd_o
    H11                                                               r  dac_pd_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            signal_select_en_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.224ns  (logic 4.344ns (47.093%)  route 4.880ns (52.907%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.559    -0.697    tbs_core_0/debouncer_2/CLK
    SLICE_X16Y38         FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y38         FDCE (Prop_fdce_C_Q)         0.456    -0.241 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=42, routed)          2.037     1.796    tbs_core_0/debouncer_4/control_mode_debounced
    SLICE_X16Y28         LUT3 (Prop_lut3_I1_O)        0.152     1.948 r  tbs_core_0/debouncer_4/signal_select_en_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.843     4.791    signal_select_en_o_OBUF
    B3                   OBUF (Prop_obuf_I_O)         3.736     8.527 r  signal_select_en_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.527    signal_select_en_o
    B3                                                                r  signal_select_en_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            ecg_led_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.097ns  (logic 4.080ns (44.854%)  route 5.017ns (55.146%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.559    -0.697    tbs_core_0/debouncer_2/CLK
    SLICE_X16Y38         FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y38         FDCE (Prop_fdce_C_Q)         0.456    -0.241 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=42, routed)          2.037     1.796    tbs_core_0/debouncer_4/control_mode_debounced
    SLICE_X16Y28         LUT5 (Prop_lut5_I3_O)        0.124     1.920 r  tbs_core_0/debouncer_4/ecg_led_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.980     4.900    ecg_led_o_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.500     8.400 r  ecg_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.400    ecg_led_o
    J3                                                                r  ecg_led_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            analog_trigger_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.939ns  (logic 4.758ns (53.227%)  route 4.181ns (46.773%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.552    -0.704    tbs_core_0/CLK
    SLICE_X25Y28         FDCE                                         r  tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.285 r  tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/Q
                         net (fo=2, routed)           1.002     0.717    tbs_core_0/analog_trigger_0/Q[2]
    SLICE_X24Y28         LUT4 (Prop_lut4_I0_O)        0.299     1.016 r  tbs_core_0/analog_trigger_0/analog_trigger_o_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000     1.016    tbs_core_0/analog_trigger_0/analog_trigger_o_OBUF_inst_i_8_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.566 r  tbs_core_0/analog_trigger_0/analog_trigger_o_OBUF_inst_i_1/CO[3]
                         net (fo=1, routed)           3.179     4.745    analog_trigger_o_OBUF
    H12                  OBUF (Prop_obuf_I_O)         3.490     8.235 r  analog_trigger_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.235    analog_trigger_o
    H12                                                               r  analog_trigger_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sc_noc_1_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.801ns  (logic 4.845ns (55.045%)  route 3.957ns (44.955%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.542    -0.714    tbs_core_0/CLK
    SLICE_X16Y24         FDCE                                         r  tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y24         FDCE (Prop_fdce_C_Q)         0.456    -0.258 r  tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[9]/Q
                         net (fo=8, routed)           1.436     1.178    tbs_core_0/sc_noc_generator_0/sc_noc_generator_duty_cycle_adj_uart[2]
    SLICE_X14Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.302 r  tbs_core_0/sc_noc_generator_0/sc_noc_1_o_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.000     1.302    tbs_core_0/sc_noc_generator_0/sc_noc_1_o_OBUF_inst_i_5_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.876 r  tbs_core_0/sc_noc_generator_0/sc_noc_1_o_OBUF_inst_i_1/CO[2]
                         net (fo=1, routed)           2.521     4.397    sc_noc_1_o_OBUF
    F14                  OBUF (Prop_obuf_I_O)         3.691     8.088 r  sc_noc_1_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.088    sc_noc_1_o
    F14                                                               r  sc_noc_1_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tbs_core_0/idle_led_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            idle_led_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.968ns  (logic 1.343ns (68.254%)  route 0.625ns (31.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.560    -0.486    tbs_core_0/CLK
    SLICE_X24Y35         FDCE                                         r  tbs_core_0/idle_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.345 r  tbs_core_0/idle_led_reg/Q
                         net (fo=1, routed)           0.625     0.279    idle_led_o_OBUF
    F3                   OBUF (Prop_obuf_I_O)         1.202     1.482 r  idle_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.482    idle_led_o
    F3                                                                r  idle_led_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/clear_dac_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_clr_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.978ns  (logic 1.341ns (67.813%)  route 0.637ns (32.187%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.560    -0.486    tbs_core_0/CLK
    SLICE_X25Y35         FDCE                                         r  tbs_core_0/clear_dac_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.345 r  tbs_core_0/clear_dac_reg/Q
                         net (fo=1, routed)           0.637     0.291    dac_clr_o_OBUF
    F2                   OBUF (Prop_obuf_I_O)         1.200     1.492 r  dac_clr_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.492    dac_clr_o
    F2                                                                r  dac_clr_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/overflow_led_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            overflow_led_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.367ns (67.193%)  route 0.668ns (32.807%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.557    -0.489    tbs_core_0/CLK
    SLICE_X24Y31         FDCE                                         r  tbs_core_0/overflow_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.348 r  tbs_core_0/overflow_led_reg/Q
                         net (fo=1, routed)           0.668     0.319    overflow_led_o_OBUF
    F4                   OBUF (Prop_obuf_I_O)         1.226     1.546 r  overflow_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.546    overflow_led_o
    F4                                                                r  overflow_led_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_wr_upper_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 1.343ns (65.562%)  route 0.705ns (34.438%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.555    -0.491    tbs_core_0/dac_control_0/sync_chain_0/CLK
    SLICE_X17Y33         FDCE                                         r  tbs_core_0/dac_control_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.350 r  tbs_core_0/dac_control_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=1, routed)           0.705     0.355    dac_wr_upper_o_OBUF
    G1                   OBUF (Prop_obuf_I_O)         1.202     1.556 r  dac_wr_upper_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.556    dac_wr_upper_o
    G1                                                                r  dac_wr_upper_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/underflow_led_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            underflow_led_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 1.338ns (65.352%)  route 0.709ns (34.648%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.557    -0.489    tbs_core_0/CLK
    SLICE_X25Y31         FDCE                                         r  tbs_core_0/underflow_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.348 r  tbs_core_0/underflow_led_reg/Q
                         net (fo=1, routed)           0.709     0.361    underflow_led_o_OBUF
    H3                   OBUF (Prop_obuf_I_O)         1.197     1.558 r  underflow_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.558    underflow_led_o
    H3                                                                r  underflow_led_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_wr_lower_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.077ns  (logic 1.370ns (65.926%)  route 0.708ns (34.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.558    -0.488    tbs_core_0/dac_control_1/sync_chain_0/CLK
    SLICE_X12Y33         FDCE                                         r  tbs_core_0/dac_control_1/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDCE (Prop_fdce_C_Q)         0.164    -0.324 r  tbs_core_0/dac_control_1/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=1, routed)           0.708     0.383    dac_wr_lower_o_OBUF
    H14                  OBUF (Prop_obuf_I_O)         1.206     1.589 r  dac_wr_lower_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.589    dac_wr_lower_o
    H14                                                               r  dac_wr_lower_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_lower_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.150ns  (logic 1.375ns (63.940%)  route 0.775ns (36.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.556    -0.490    tbs_core_0/dac_control_1/CLK
    SLICE_X15Y31         FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.349 r  tbs_core_0/dac_control_1/dac_counter_value_reg[3]/Q
                         net (fo=11, routed)          0.775     0.426    dac_lower_o_OBUF[3]
    D13                  OBUF (Prop_obuf_I_O)         1.234     1.660 r  dac_lower_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.660    dac_lower_o[3]
    D13                                                               r  dac_lower_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_lower_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.159ns  (logic 1.390ns (64.378%)  route 0.769ns (35.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.556    -0.490    tbs_core_0/dac_control_1/CLK
    SLICE_X11Y31         FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.349 r  tbs_core_0/dac_control_1/dac_counter_value_reg[1]/Q
                         net (fo=11, routed)          0.769     0.420    dac_lower_o_OBUF[1]
    D10                  OBUF (Prop_obuf_I_O)         1.249     1.668 r  dac_lower_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.668    dac_lower_o[1]
    D10                                                               r  dac_lower_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_lower_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.188ns  (logic 1.365ns (62.401%)  route 0.823ns (37.599%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.557    -0.489    tbs_core_0/dac_control_1/CLK
    SLICE_X15Y32         FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.348 r  tbs_core_0/dac_control_1/dac_counter_value_reg[5]/Q
                         net (fo=11, routed)          0.823     0.474    dac_lower_o_OBUF[5]
    F13                  OBUF (Prop_obuf_I_O)         1.224     1.699 r  dac_lower_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.699    dac_lower_o[5]
    F13                                                               r  dac_lower_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_lower_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.260ns  (logic 1.343ns (59.429%)  route 0.917ns (40.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.557    -0.489    tbs_core_0/dac_control_1/CLK
    SLICE_X15Y32         FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.348 r  tbs_core_0/dac_control_1/dac_counter_value_reg[7]/Q
                         net (fo=11, routed)          0.917     0.568    dac_lower_o_OBUF[7]
    G14                  OBUF (Prop_obuf_I_O)         1.202     1.770 r  dac_lower_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.770    dac_lower_o[7]
    G14                                                               r  dac_lower_o[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_pll_8MHz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll_8MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL100to8/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll_8MHz fall edge)
                                                      5.000     5.000 f  
    L5                                                0.000     5.000 f  clock_i (IN)
                         net (fo=0)                   0.000     5.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     5.395 f  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     6.006    PLL100to8/inst/clk_in1_pll_8MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.052     2.954 f  PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.528     3.481    PLL100to8/inst/clkfbout_pll_8MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.510 f  PLL100to8/inst/clkf_buf/O
                         net (fo=1, routed)           0.815     4.325    PLL100to8/inst/clkfbout_buf_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  PLL100to8/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll_8MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL100to8/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.914%)  route 3.031ns (97.086%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clkfbout_pll_8MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkf_buf/O
                         net (fo=1, routed)           1.453    -1.427    PLL100to8/inst/clkfbout_buf_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  PLL100to8/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_pll_8MHz

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_0/[1].buf_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.748ns  (logic 1.604ns (33.776%)  route 3.144ns (66.224%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  reset_n_i (IN)
                         net (fo=0)                   0.000     0.000    reset_n_i
    A2                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_n_i_IBUF_inst/O
                         net (fo=2, routed)           2.407     3.887    tbs_core_0/sync_chain_0/reset_n_i_IBUF
    SLICE_X25Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.011 f  tbs_core_0/sync_chain_0/[1].buf[0][0]_i_1__1/O
                         net (fo=2, routed)           0.737     4.748    tbs_core_0/sync_chain_0/reset_btn_i
    SLICE_X25Y32         FDCE                                         f  tbs_core_0/sync_chain_0/[1].buf_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.439    -1.441    tbs_core_0/sync_chain_0/CLK
    SLICE_X25Y32         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 reset_n_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.748ns  (logic 1.604ns (33.776%)  route 3.144ns (66.224%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  reset_n_i (IN)
                         net (fo=0)                   0.000     0.000    reset_n_i
    A2                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_n_i_IBUF_inst/O
                         net (fo=2, routed)           2.407     3.887    tbs_core_0/sync_chain_0/reset_n_i_IBUF
    SLICE_X25Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.011 f  tbs_core_0/sync_chain_0/[1].buf[0][0]_i_1__1/O
                         net (fo=2, routed)           0.737     4.748    tbs_core_0/sync_chain_0/reset_btn_i
    SLICE_X25Y32         FDCE                                         f  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.439    -1.441    tbs_core_0/sync_chain_0/CLK
    SLICE_X25Y32         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.281ns  (logic 1.580ns (36.902%)  route 2.701ns (63.098%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 f  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           2.701     4.157    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0[0]
    SLICE_X20Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.281 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.281    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state[0]_i_1_n_0
    SLICE_X20Y26         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.429    -1.451    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X20Y26         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state_reg[0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.092ns  (logic 1.456ns (35.574%)  route 2.637ns (64.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           2.637     4.092    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0[0]
    SLICE_X21Y26         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.429    -1.451    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X21Y26         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.092ns  (logic 1.456ns (35.580%)  route 2.636ns (64.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           2.636     4.092    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0[0]
    SLICE_X18Y26         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.428    -1.452    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X18Y26         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/C

Slack:                    inf
  Source:                 control_mode_i
                            (input port)
  Destination:            tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.070ns  (logic 1.608ns (39.503%)  route 2.462ns (60.497%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  control_mode_i (IN)
                         net (fo=0)                   0.000     0.000    control_mode_i
    D2                   IBUF (Prop_ibuf_I_O)         1.484     1.484 f  control_mode_i_IBUF_inst/O
                         net (fo=1, routed)           2.462     3.946    tbs_core_0/debouncer_2/sync_chain_0/control_mode_i_IBUF
    SLICE_X16Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.070 r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf[0][0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.070    tbs_core_0/debouncer_2/sync_chain_0/control_mode
    SLICE_X16Y39         FDCE                                         r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.441    -1.439    tbs_core_0/debouncer_2/sync_chain_0/CLK
    SLICE_X16Y39         FDCE                                         r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 adaptive_mode_i
                            (input port)
  Destination:            tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.011ns  (logic 1.612ns (40.178%)  route 2.400ns (59.822%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 f  adaptive_mode_i (IN)
                         net (fo=0)                   0.000     0.000    adaptive_mode_i
    C1                   IBUF (Prop_ibuf_I_O)         1.488     1.488 f  adaptive_mode_i_IBUF_inst/O
                         net (fo=1, routed)           2.400     3.887    tbs_core_0/debouncer_1/sync_chain_0/adaptive_mode_i_IBUF
    SLICE_X14Y38         LUT1 (Prop_lut1_I0_O)        0.124     4.011 r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf[0][0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.011    tbs_core_0/debouncer_1/sync_chain_0/adaptive_mode
    SLICE_X14Y38         FDCE                                         r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.439    -1.441    tbs_core_0/debouncer_1/sync_chain_0/CLK
    SLICE_X14Y38         FDCE                                         r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.001ns  (logic 1.456ns (36.385%)  route 2.545ns (63.615%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           2.545     4.001    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0[0]
    SLICE_X21Y25         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.427    -1.453    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X21Y25         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.903ns  (logic 1.456ns (37.306%)  route 2.447ns (62.694%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           2.447     3.903    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0[0]
    SLICE_X19Y26         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.428    -1.452    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X19Y26         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.729ns  (logic 1.456ns (39.037%)  route 2.274ns (60.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           2.274     3.729    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0[0]
    SLICE_X22Y26         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        1.429    -1.451    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X22Y26         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp_lower_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_1/[1].buf_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.001ns  (logic 0.246ns (24.579%)  route 0.755ns (75.421%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.665ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  comp_lower_i (IN)
                         net (fo=0)                   0.000     0.000    comp_lower_i
    E2                   IBUF (Prop_ibuf_I_O)         0.246     0.246 r  comp_lower_i_IBUF_inst/O
                         net (fo=1, routed)           0.755     1.001    tbs_core_0/sync_chain_1/D[1]
    SLICE_X21Y33         FDCE                                         r  tbs_core_0/sync_chain_1/[1].buf_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.825    -0.665    tbs_core_0/sync_chain_1/CLK
    SLICE_X21Y33         FDCE                                         r  tbs_core_0/sync_chain_1/[1].buf_reg[0][1]/C

Slack:                    inf
  Source:                 trigger_start_sampling_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_2/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.233ns (22.884%)  route 0.785ns (77.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K4                                                0.000     0.000 r  trigger_start_sampling_i (IN)
                         net (fo=0)                   0.000     0.000    trigger_start_sampling_i
    K4                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  trigger_start_sampling_i_IBUF_inst/O
                         net (fo=1, routed)           0.785     1.018    tbs_core_0/sync_chain_2/trigger_start_sampling_i
    SLICE_X25Y30         FDCE                                         r  tbs_core_0/sync_chain_2/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.824    -0.666    tbs_core_0/sync_chain_2/CLK
    SLICE_X25Y30         FDCE                                         r  tbs_core_0/sync_chain_2/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 trigger_start_mode_i
                            (input port)
  Destination:            tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.056ns  (logic 0.294ns (27.827%)  route 0.762ns (72.173%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 f  trigger_start_mode_i (IN)
                         net (fo=0)                   0.000     0.000    trigger_start_mode_i
    B2                   IBUF (Prop_ibuf_I_O)         0.249     0.249 f  trigger_start_mode_i_IBUF_inst/O
                         net (fo=1, routed)           0.762     1.011    tbs_core_0/debouncer_0/sync_chain_0/trigger_start_mode_i_IBUF
    SLICE_X24Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf[0][0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.056    tbs_core_0/debouncer_0/sync_chain_0/trigger_start_mode
    SLICE_X24Y39         FDCE                                         r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.832    -0.658    tbs_core_0/debouncer_0/sync_chain_0/CLK
    SLICE_X24Y39         FDCE                                         r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 select_tbs_delta_steps_i
                            (input port)
  Destination:            tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.115ns  (logic 0.262ns (23.524%)  route 0.853ns (76.476%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 f  select_tbs_delta_steps_i (IN)
                         net (fo=0)                   0.000     0.000    select_tbs_delta_steps_i
    F1                   IBUF (Prop_ibuf_I_O)         0.217     0.217 f  select_tbs_delta_steps_i_IBUF_inst/O
                         net (fo=1, routed)           0.853     1.070    tbs_core_0/debouncer_5/sync_chain_0/select_tbs_delta_steps_i_IBUF
    SLICE_X20Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.115 r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf[0][0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.115    tbs_core_0/debouncer_5/sync_chain_0/select_tbs_delta_steps
    SLICE_X20Y37         FDCE                                         r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.828    -0.662    tbs_core_0/debouncer_5/sync_chain_0/CLK
    SLICE_X20Y37         FDCE                                         r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.161ns  (logic 0.224ns (19.283%)  route 0.937ns (80.717%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           0.937     1.161    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0[0]
    SLICE_X22Y25         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.816    -0.674    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X22Y25         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[0]/C

Slack:                    inf
  Source:                 comp_upper_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_1/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.177ns  (logic 0.236ns (20.081%)  route 0.940ns (79.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.665ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  comp_upper_i (IN)
                         net (fo=0)                   0.000     0.000    comp_upper_i
    G11                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  comp_upper_i_IBUF_inst/O
                         net (fo=1, routed)           0.940     1.177    tbs_core_0/sync_chain_1/D[0]
    SLICE_X17Y34         FDCE                                         r  tbs_core_0/sync_chain_1/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.825    -0.665    tbs_core_0/sync_chain_1/CLK
    SLICE_X17Y34         FDCE                                         r  tbs_core_0/sync_chain_1/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.214ns  (logic 0.224ns (18.444%)  route 0.990ns (81.556%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.673ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           0.990     1.214    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0[0]
    SLICE_X23Y26         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.817    -0.673    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X23Y26         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[2]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.275ns  (logic 0.224ns (17.572%)  route 1.051ns (82.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.673ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           1.051     1.275    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0[0]
    SLICE_X22Y26         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.817    -0.673    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X22Y26         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.314ns  (logic 0.224ns (17.039%)  route 1.090ns (82.961%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           1.090     1.314    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0[0]
    SLICE_X20Y25         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.816    -0.674    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X20Y25         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[4]/C

Slack:                    inf
  Source:                 control_mode_i
                            (input port)
  Destination:            tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.296ns (21.901%)  route 1.057ns (78.099%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  control_mode_i (IN)
                         net (fo=0)                   0.000     0.000    control_mode_i
    D2                   IBUF (Prop_ibuf_I_O)         0.251     0.251 f  control_mode_i_IBUF_inst/O
                         net (fo=1, routed)           1.057     1.308    tbs_core_0/debouncer_2/sync_chain_0/control_mode_i_IBUF
    SLICE_X16Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.353 r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf[0][0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.353    tbs_core_0/debouncer_2/sync_chain_0/control_mode
    SLICE_X16Y39         FDCE                                         r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3286, routed)        0.829    -0.661    tbs_core_0/debouncer_2/sync_chain_0/CLK
    SLICE_X16Y39         FDCE                                         r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/C





