{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 12 23:08:18 2023 " "Info: Processing started: Sun Nov 12 23:08:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off turn_on_led -c turn_on_led --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off turn_on_led -c turn_on_led --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "key\[3\] led\[3\] 10.585 ns Longest " "Info: Longest tpd from source pin \"key\[3\]\" to destination pin \"led\[3\]\" is 10.585 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns key\[3\] 1 PIN PIN_AC27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_AC27; Fanout = 1; PIN Node = 'key\[3\]'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[3] } "NODE_NAME" } } { "turn_on_led.vhd" "" { Text "E:/VHDL_Project/turn_on_led/turn_on_led.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.915 ns) + CELL(2.818 ns) 10.585 ns led\[3\] 2 PIN PIN_AJ4 0 " "Info: 2: + IC(6.915 ns) + CELL(2.818 ns) = 10.585 ns; Loc. = PIN_AJ4; Fanout = 0; PIN Node = 'led\[3\]'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.733 ns" { key[3] led[3] } "NODE_NAME" } } { "turn_on_led.vhd" "" { Text "E:/VHDL_Project/turn_on_led/turn_on_led.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.670 ns ( 34.67 % ) " "Info: Total cell delay = 3.670 ns ( 34.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.915 ns ( 65.33 % ) " "Info: Total interconnect delay = 6.915 ns ( 65.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.585 ns" { key[3] led[3] } "NODE_NAME" } } { "h:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin/Technology_Viewer.qrui" "10.585 ns" { key[3] {} key[3]~combout {} led[3] {} } { 0.000ns 0.000ns 6.915ns } { 0.000ns 0.852ns 2.818ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 12 23:08:18 2023 " "Info: Processing ended: Sun Nov 12 23:08:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
