Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov 25 21:36:14 2022
| Host         : LAPTOP-4VQAK692 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.322        0.000                      0                50780        0.016        0.000                      0                50780       11.250        0.000                       0                 21378  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.322        0.000                      0                45955        0.016        0.000                      0                45955       11.250        0.000                       0                 21378  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              11.484        0.000                      0                 4825        0.257        0.000                      0                 4825  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[253]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        24.332ns  (logic 10.003ns (41.111%)  route 14.329ns (58.889%))
  Logic Levels:           63  (CARRY4=50 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 27.875 - 25.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.711     3.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clk
    SLICE_X58Y57         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.478     3.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/counter_reg[4]/Q
                         net (fo=10, routed)          0.962     4.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_10__6_0[4]
    SLICE_X58Y62         LUT4 (Prop_lut4_I1_O)        0.295     4.740 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_15__14/O
                         net (fo=3, routed)           0.459     5.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_15__14_n_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124     5.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_248__6/O
                         net (fo=128, routed)         2.634     7.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_248__6_n_0
    SLICE_X29Y122        LUT6 (Prop_lut6_I4_O)        0.124     8.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_141__6/O
                         net (fo=1, routed)           0.000     8.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_141__6_n_0
    SLICE_X29Y122        MUXF7 (Prop_muxf7_I1_O)      0.245     8.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_66__6/O
                         net (fo=1, routed)           0.000     8.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_66__6_n_0
    SLICE_X29Y122        MUXF8 (Prop_muxf8_I0_O)      0.104     8.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_29__6/O
                         net (fo=1, routed)           1.725    10.155    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_29__6_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I1_O)        0.316    10.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_17__13/O
                         net (fo=1, routed)           0.000    10.471    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_17__13_n_0
    SLICE_X41Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    10.688 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_11__223/O
                         net (fo=1, routed)           1.655    12.343    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_11__223_n_0
    SLICE_X57Y80         LUT6 (Prop_lut6_I0_O)        0.299    12.642 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_7__223__0/O
                         net (fo=383, routed)         1.069    13.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_7__223__0_n_0
    SLICE_X58Y65         LUT5 (Prop_lut5_I4_O)        0.124    13.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_4__448/O
                         net (fo=1, routed)           0.000    13.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_11310
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.368 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__447/CO[3]
                         net (fo=1, routed)           0.000    14.368    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__447_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.485 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__448/CO[3]
                         net (fo=1, routed)           0.000    14.485    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__448_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.602 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__449/CO[3]
                         net (fo=1, routed)           0.000    14.602    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__449_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.719 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__450/CO[3]
                         net (fo=1, routed)           0.000    14.719    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__450_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.836 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__451/CO[3]
                         net (fo=1, routed)           0.000    14.836    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__451_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.953 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__452/CO[3]
                         net (fo=1, routed)           0.000    14.953    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__452_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.070 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__453/CO[3]
                         net (fo=1, routed)           0.000    15.070    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__453_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.187 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__454/CO[3]
                         net (fo=1, routed)           0.000    15.187    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__454_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.304 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__455/CO[3]
                         net (fo=1, routed)           0.000    15.304    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__455_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.421 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__456/CO[3]
                         net (fo=1, routed)           0.009    15.430    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__456_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.547 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__457/CO[3]
                         net (fo=1, routed)           0.000    15.547    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__457_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.664 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__458/CO[3]
                         net (fo=1, routed)           0.000    15.664    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__458_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.781 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__459/CO[3]
                         net (fo=1, routed)           0.000    15.781    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__459_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.898 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__460/CO[3]
                         net (fo=1, routed)           0.000    15.898    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__460_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.015 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__461/CO[3]
                         net (fo=1, routed)           0.000    16.015    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__461_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.132 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__462/CO[3]
                         net (fo=1, routed)           0.000    16.132    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__462_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.249 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__463/CO[3]
                         net (fo=1, routed)           0.000    16.249    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__463_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.366 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__464/CO[3]
                         net (fo=1, routed)           0.000    16.366    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__464_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.483 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__465/CO[3]
                         net (fo=1, routed)           0.000    16.483    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__465_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.600 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__466/CO[3]
                         net (fo=1, routed)           0.000    16.600    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__466_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.717 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__467/CO[3]
                         net (fo=1, routed)           0.000    16.717    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__467_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.834 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__468/CO[3]
                         net (fo=1, routed)           0.000    16.834    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__468_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.951 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__469/CO[3]
                         net (fo=1, routed)           0.000    16.951    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__469_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.068 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__470/CO[3]
                         net (fo=1, routed)           0.000    17.068    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__470_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.185 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__471/CO[3]
                         net (fo=1, routed)           0.000    17.185    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__471_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.302 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__472/CO[3]
                         net (fo=1, routed)           0.000    17.302    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__472_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.419 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__473/CO[3]
                         net (fo=1, routed)           0.000    17.419    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__473_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.536 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__474/CO[3]
                         net (fo=1, routed)           0.000    17.536    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__474_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.653 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__475/CO[3]
                         net (fo=1, routed)           0.000    17.653    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__475_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.770 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__476/CO[3]
                         net (fo=1, routed)           0.000    17.770    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__476_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.887 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__477/CO[3]
                         net (fo=1, routed)           0.000    17.887    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__477_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.004 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__478/CO[3]
                         net (fo=1, routed)           0.000    18.004    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/modular_multiplication_core/i_modulo/internal_result_reg[131]_i_13__6[0]
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_4__447/CO[1]
                         net (fo=1272, routed)        1.409    19.570    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/CO[0]
    SLICE_X51Y95         LUT3 (Prop_lut3_I1_O)        0.332    19.902 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result[133]_i_3__6/O
                         net (fo=7, routed)           1.333    21.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[135]_1
    SLICE_X55Y75         LUT6 (Prop_lut6_I5_O)        0.124    21.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_143__6/O
                         net (fo=1, routed)           0.674    22.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_143__6_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_132__6/CO[3]
                         net (fo=1, routed)           0.000    22.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_132__6_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.554 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_123__6/CO[3]
                         net (fo=1, routed)           0.009    22.563    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_123__6_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.680 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_114__6/CO[3]
                         net (fo=1, routed)           0.000    22.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_114__6_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.797 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_105__6/CO[3]
                         net (fo=1, routed)           0.000    22.797    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_105__6_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.914 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_96__6/CO[3]
                         net (fo=1, routed)           0.000    22.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_96__6_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.031 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_87__6/CO[3]
                         net (fo=1, routed)           0.000    23.031    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_87__6_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.148 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_78__6/CO[3]
                         net (fo=1, routed)           0.000    23.148    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_78__6_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_69__6/CO[3]
                         net (fo=1, routed)           0.000    23.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_69__6_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__6/CO[3]
                         net (fo=1, routed)           0.000    23.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__6_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__6/CO[3]
                         net (fo=1, routed)           0.000    23.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__6_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.616 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__6/CO[3]
                         net (fo=1, routed)           0.000    23.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__6_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__6/CO[3]
                         net (fo=1, routed)           0.000    23.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__6_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.850 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__6/CO[3]
                         net (fo=1, routed)           0.000    23.850    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__6/CO[3]
                         net (fo=1, routed)           0.000    23.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__6_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__6/CO[3]
                         net (fo=1, routed)           0.000    24.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__6_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__6/CO[3]
                         net (fo=1, routed)           0.000    24.201    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__6_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.455 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3__6/CO[0]
                         net (fo=256, routed)         1.809    26.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X55Y116        LUT5 (Prop_lut5_I3_O)        0.367    26.632 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[253]_i_2__6/O
                         net (fo=1, routed)           0.581    27.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[253]_i_2__6_n_0
    SLICE_X55Y122        LUT5 (Prop_lut5_I4_O)        0.124    27.337 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[253]_i_1__6/O
                         net (fo=1, routed)           0.000    27.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[253]
    SLICE_X55Y122        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.696    27.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X55Y122        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[253]/C
                         clock pessimism              0.129    28.004    
                         clock uncertainty           -0.377    27.627    
    SLICE_X55Y122        FDCE (Setup_fdce_C_D)        0.031    27.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[253]
  -------------------------------------------------------------------
                         required time                         27.658    
                         arrival time                         -27.337    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[223]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        24.287ns  (logic 10.003ns (41.187%)  route 14.284ns (58.813%))
  Logic Levels:           63  (CARRY4=50 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 27.817 - 25.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.711     3.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clk
    SLICE_X58Y57         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.478     3.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/counter_reg[4]/Q
                         net (fo=10, routed)          0.962     4.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_10__6_0[4]
    SLICE_X58Y62         LUT4 (Prop_lut4_I1_O)        0.295     4.740 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_15__14/O
                         net (fo=3, routed)           0.459     5.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_15__14_n_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124     5.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_248__6/O
                         net (fo=128, routed)         2.634     7.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_248__6_n_0
    SLICE_X29Y122        LUT6 (Prop_lut6_I4_O)        0.124     8.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_141__6/O
                         net (fo=1, routed)           0.000     8.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_141__6_n_0
    SLICE_X29Y122        MUXF7 (Prop_muxf7_I1_O)      0.245     8.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_66__6/O
                         net (fo=1, routed)           0.000     8.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_66__6_n_0
    SLICE_X29Y122        MUXF8 (Prop_muxf8_I0_O)      0.104     8.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_29__6/O
                         net (fo=1, routed)           1.725    10.155    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_29__6_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I1_O)        0.316    10.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_17__13/O
                         net (fo=1, routed)           0.000    10.471    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_17__13_n_0
    SLICE_X41Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    10.688 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_11__223/O
                         net (fo=1, routed)           1.655    12.343    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_11__223_n_0
    SLICE_X57Y80         LUT6 (Prop_lut6_I0_O)        0.299    12.642 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_7__223__0/O
                         net (fo=383, routed)         1.069    13.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_7__223__0_n_0
    SLICE_X58Y65         LUT5 (Prop_lut5_I4_O)        0.124    13.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_4__448/O
                         net (fo=1, routed)           0.000    13.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_11310
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.368 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__447/CO[3]
                         net (fo=1, routed)           0.000    14.368    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__447_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.485 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__448/CO[3]
                         net (fo=1, routed)           0.000    14.485    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__448_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.602 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__449/CO[3]
                         net (fo=1, routed)           0.000    14.602    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__449_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.719 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__450/CO[3]
                         net (fo=1, routed)           0.000    14.719    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__450_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.836 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__451/CO[3]
                         net (fo=1, routed)           0.000    14.836    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__451_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.953 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__452/CO[3]
                         net (fo=1, routed)           0.000    14.953    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__452_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.070 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__453/CO[3]
                         net (fo=1, routed)           0.000    15.070    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__453_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.187 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__454/CO[3]
                         net (fo=1, routed)           0.000    15.187    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__454_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.304 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__455/CO[3]
                         net (fo=1, routed)           0.000    15.304    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__455_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.421 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__456/CO[3]
                         net (fo=1, routed)           0.009    15.430    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__456_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.547 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__457/CO[3]
                         net (fo=1, routed)           0.000    15.547    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__457_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.664 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__458/CO[3]
                         net (fo=1, routed)           0.000    15.664    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__458_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.781 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__459/CO[3]
                         net (fo=1, routed)           0.000    15.781    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__459_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.898 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__460/CO[3]
                         net (fo=1, routed)           0.000    15.898    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__460_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.015 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__461/CO[3]
                         net (fo=1, routed)           0.000    16.015    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__461_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.132 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__462/CO[3]
                         net (fo=1, routed)           0.000    16.132    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__462_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.249 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__463/CO[3]
                         net (fo=1, routed)           0.000    16.249    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__463_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.366 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__464/CO[3]
                         net (fo=1, routed)           0.000    16.366    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__464_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.483 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__465/CO[3]
                         net (fo=1, routed)           0.000    16.483    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__465_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.600 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__466/CO[3]
                         net (fo=1, routed)           0.000    16.600    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__466_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.717 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__467/CO[3]
                         net (fo=1, routed)           0.000    16.717    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__467_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.834 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__468/CO[3]
                         net (fo=1, routed)           0.000    16.834    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__468_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.951 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__469/CO[3]
                         net (fo=1, routed)           0.000    16.951    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__469_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.068 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__470/CO[3]
                         net (fo=1, routed)           0.000    17.068    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__470_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.185 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__471/CO[3]
                         net (fo=1, routed)           0.000    17.185    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__471_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.302 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__472/CO[3]
                         net (fo=1, routed)           0.000    17.302    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__472_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.419 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__473/CO[3]
                         net (fo=1, routed)           0.000    17.419    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__473_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.536 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__474/CO[3]
                         net (fo=1, routed)           0.000    17.536    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__474_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.653 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__475/CO[3]
                         net (fo=1, routed)           0.000    17.653    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__475_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.770 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__476/CO[3]
                         net (fo=1, routed)           0.000    17.770    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__476_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.887 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__477/CO[3]
                         net (fo=1, routed)           0.000    17.887    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__477_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.004 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__478/CO[3]
                         net (fo=1, routed)           0.000    18.004    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/modular_multiplication_core/i_modulo/internal_result_reg[131]_i_13__6[0]
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_4__447/CO[1]
                         net (fo=1272, routed)        1.409    19.570    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/CO[0]
    SLICE_X51Y95         LUT3 (Prop_lut3_I1_O)        0.332    19.902 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result[133]_i_3__6/O
                         net (fo=7, routed)           1.333    21.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[135]_1
    SLICE_X55Y75         LUT6 (Prop_lut6_I5_O)        0.124    21.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_143__6/O
                         net (fo=1, routed)           0.674    22.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_143__6_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_132__6/CO[3]
                         net (fo=1, routed)           0.000    22.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_132__6_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.554 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_123__6/CO[3]
                         net (fo=1, routed)           0.009    22.563    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_123__6_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.680 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_114__6/CO[3]
                         net (fo=1, routed)           0.000    22.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_114__6_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.797 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_105__6/CO[3]
                         net (fo=1, routed)           0.000    22.797    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_105__6_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.914 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_96__6/CO[3]
                         net (fo=1, routed)           0.000    22.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_96__6_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.031 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_87__6/CO[3]
                         net (fo=1, routed)           0.000    23.031    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_87__6_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.148 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_78__6/CO[3]
                         net (fo=1, routed)           0.000    23.148    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_78__6_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_69__6/CO[3]
                         net (fo=1, routed)           0.000    23.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_69__6_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__6/CO[3]
                         net (fo=1, routed)           0.000    23.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__6_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__6/CO[3]
                         net (fo=1, routed)           0.000    23.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__6_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.616 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__6/CO[3]
                         net (fo=1, routed)           0.000    23.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__6_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__6/CO[3]
                         net (fo=1, routed)           0.000    23.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__6_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.850 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__6/CO[3]
                         net (fo=1, routed)           0.000    23.850    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__6/CO[3]
                         net (fo=1, routed)           0.000    23.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__6_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__6/CO[3]
                         net (fo=1, routed)           0.000    24.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__6_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__6/CO[3]
                         net (fo=1, routed)           0.000    24.201    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__6_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.455 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3__6/CO[0]
                         net (fo=256, routed)         1.624    26.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X58Y108        LUT5 (Prop_lut5_I3_O)        0.367    26.447 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[223]_i_4__6/O
                         net (fo=1, routed)           0.721    27.168    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[223]_i_4__6_n_0
    SLICE_X50Y110        LUT5 (Prop_lut5_I4_O)        0.124    27.292 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[223]_i_1__6/O
                         net (fo=1, routed)           0.000    27.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[223]
    SLICE_X50Y110        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[223]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.638    27.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X50Y110        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[223]/C
                         clock pessimism              0.129    27.946    
                         clock uncertainty           -0.377    27.569    
    SLICE_X50Y110        FDCE (Setup_fdce_C_D)        0.079    27.648    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[223]
  -------------------------------------------------------------------
                         required time                         27.648    
                         arrival time                         -27.292    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[244]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        24.269ns  (logic 10.003ns (41.217%)  route 14.266ns (58.783%))
  Logic Levels:           63  (CARRY4=50 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 27.879 - 25.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.711     3.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clk
    SLICE_X58Y57         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.478     3.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/counter_reg[4]/Q
                         net (fo=10, routed)          0.962     4.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_10__6_0[4]
    SLICE_X58Y62         LUT4 (Prop_lut4_I1_O)        0.295     4.740 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_15__14/O
                         net (fo=3, routed)           0.459     5.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_15__14_n_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124     5.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_248__6/O
                         net (fo=128, routed)         2.634     7.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_248__6_n_0
    SLICE_X29Y122        LUT6 (Prop_lut6_I4_O)        0.124     8.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_141__6/O
                         net (fo=1, routed)           0.000     8.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_141__6_n_0
    SLICE_X29Y122        MUXF7 (Prop_muxf7_I1_O)      0.245     8.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_66__6/O
                         net (fo=1, routed)           0.000     8.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_66__6_n_0
    SLICE_X29Y122        MUXF8 (Prop_muxf8_I0_O)      0.104     8.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_29__6/O
                         net (fo=1, routed)           1.725    10.155    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_29__6_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I1_O)        0.316    10.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_17__13/O
                         net (fo=1, routed)           0.000    10.471    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_17__13_n_0
    SLICE_X41Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    10.688 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_11__223/O
                         net (fo=1, routed)           1.655    12.343    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_11__223_n_0
    SLICE_X57Y80         LUT6 (Prop_lut6_I0_O)        0.299    12.642 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_7__223__0/O
                         net (fo=383, routed)         1.069    13.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_7__223__0_n_0
    SLICE_X58Y65         LUT5 (Prop_lut5_I4_O)        0.124    13.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_4__448/O
                         net (fo=1, routed)           0.000    13.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_11310
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.368 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__447/CO[3]
                         net (fo=1, routed)           0.000    14.368    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__447_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.485 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__448/CO[3]
                         net (fo=1, routed)           0.000    14.485    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__448_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.602 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__449/CO[3]
                         net (fo=1, routed)           0.000    14.602    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__449_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.719 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__450/CO[3]
                         net (fo=1, routed)           0.000    14.719    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__450_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.836 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__451/CO[3]
                         net (fo=1, routed)           0.000    14.836    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__451_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.953 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__452/CO[3]
                         net (fo=1, routed)           0.000    14.953    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__452_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.070 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__453/CO[3]
                         net (fo=1, routed)           0.000    15.070    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__453_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.187 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__454/CO[3]
                         net (fo=1, routed)           0.000    15.187    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__454_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.304 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__455/CO[3]
                         net (fo=1, routed)           0.000    15.304    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__455_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.421 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__456/CO[3]
                         net (fo=1, routed)           0.009    15.430    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__456_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.547 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__457/CO[3]
                         net (fo=1, routed)           0.000    15.547    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__457_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.664 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__458/CO[3]
                         net (fo=1, routed)           0.000    15.664    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__458_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.781 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__459/CO[3]
                         net (fo=1, routed)           0.000    15.781    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__459_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.898 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__460/CO[3]
                         net (fo=1, routed)           0.000    15.898    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__460_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.015 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__461/CO[3]
                         net (fo=1, routed)           0.000    16.015    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__461_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.132 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__462/CO[3]
                         net (fo=1, routed)           0.000    16.132    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__462_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.249 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__463/CO[3]
                         net (fo=1, routed)           0.000    16.249    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__463_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.366 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__464/CO[3]
                         net (fo=1, routed)           0.000    16.366    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__464_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.483 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__465/CO[3]
                         net (fo=1, routed)           0.000    16.483    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__465_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.600 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__466/CO[3]
                         net (fo=1, routed)           0.000    16.600    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__466_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.717 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__467/CO[3]
                         net (fo=1, routed)           0.000    16.717    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__467_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.834 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__468/CO[3]
                         net (fo=1, routed)           0.000    16.834    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__468_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.951 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__469/CO[3]
                         net (fo=1, routed)           0.000    16.951    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__469_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.068 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__470/CO[3]
                         net (fo=1, routed)           0.000    17.068    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__470_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.185 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__471/CO[3]
                         net (fo=1, routed)           0.000    17.185    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__471_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.302 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__472/CO[3]
                         net (fo=1, routed)           0.000    17.302    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__472_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.419 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__473/CO[3]
                         net (fo=1, routed)           0.000    17.419    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__473_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.536 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__474/CO[3]
                         net (fo=1, routed)           0.000    17.536    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__474_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.653 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__475/CO[3]
                         net (fo=1, routed)           0.000    17.653    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__475_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.770 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__476/CO[3]
                         net (fo=1, routed)           0.000    17.770    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__476_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.887 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__477/CO[3]
                         net (fo=1, routed)           0.000    17.887    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__477_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.004 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__478/CO[3]
                         net (fo=1, routed)           0.000    18.004    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/modular_multiplication_core/i_modulo/internal_result_reg[131]_i_13__6[0]
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_4__447/CO[1]
                         net (fo=1272, routed)        1.409    19.570    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/CO[0]
    SLICE_X51Y95         LUT3 (Prop_lut3_I1_O)        0.332    19.902 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result[133]_i_3__6/O
                         net (fo=7, routed)           1.333    21.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[135]_1
    SLICE_X55Y75         LUT6 (Prop_lut6_I5_O)        0.124    21.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_143__6/O
                         net (fo=1, routed)           0.674    22.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_143__6_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_132__6/CO[3]
                         net (fo=1, routed)           0.000    22.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_132__6_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.554 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_123__6/CO[3]
                         net (fo=1, routed)           0.009    22.563    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_123__6_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.680 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_114__6/CO[3]
                         net (fo=1, routed)           0.000    22.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_114__6_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.797 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_105__6/CO[3]
                         net (fo=1, routed)           0.000    22.797    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_105__6_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.914 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_96__6/CO[3]
                         net (fo=1, routed)           0.000    22.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_96__6_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.031 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_87__6/CO[3]
                         net (fo=1, routed)           0.000    23.031    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_87__6_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.148 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_78__6/CO[3]
                         net (fo=1, routed)           0.000    23.148    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_78__6_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_69__6/CO[3]
                         net (fo=1, routed)           0.000    23.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_69__6_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__6/CO[3]
                         net (fo=1, routed)           0.000    23.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__6_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__6/CO[3]
                         net (fo=1, routed)           0.000    23.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__6_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.616 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__6/CO[3]
                         net (fo=1, routed)           0.000    23.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__6_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__6/CO[3]
                         net (fo=1, routed)           0.000    23.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__6_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.850 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__6/CO[3]
                         net (fo=1, routed)           0.000    23.850    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__6/CO[3]
                         net (fo=1, routed)           0.000    23.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__6_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__6/CO[3]
                         net (fo=1, routed)           0.000    24.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__6_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__6/CO[3]
                         net (fo=1, routed)           0.000    24.201    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__6_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.455 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3__6/CO[0]
                         net (fo=256, routed)         1.883    26.338    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X56Y116        LUT5 (Prop_lut5_I3_O)        0.367    26.705 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[244]_i_2__6/O
                         net (fo=1, routed)           0.445    27.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[244]_i_2__6_n_0
    SLICE_X56Y120        LUT5 (Prop_lut5_I4_O)        0.124    27.274 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[244]_i_1__6/O
                         net (fo=1, routed)           0.000    27.274    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[244]
    SLICE_X56Y120        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[244]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.700    27.879    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X56Y120        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[244]/C
                         clock pessimism              0.129    28.008    
                         clock uncertainty           -0.377    27.631    
    SLICE_X56Y120        FDCE (Setup_fdce_C_D)        0.031    27.662    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[244]
  -------------------------------------------------------------------
                         required time                         27.662    
                         arrival time                         -27.274    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[250]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        24.261ns  (logic 10.003ns (41.231%)  route 14.258ns (58.769%))
  Logic Levels:           63  (CARRY4=50 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 27.877 - 25.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.711     3.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clk
    SLICE_X58Y57         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.478     3.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/counter_reg[4]/Q
                         net (fo=10, routed)          0.962     4.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_10__6_0[4]
    SLICE_X58Y62         LUT4 (Prop_lut4_I1_O)        0.295     4.740 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_15__14/O
                         net (fo=3, routed)           0.459     5.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_15__14_n_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124     5.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_248__6/O
                         net (fo=128, routed)         2.634     7.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_248__6_n_0
    SLICE_X29Y122        LUT6 (Prop_lut6_I4_O)        0.124     8.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_141__6/O
                         net (fo=1, routed)           0.000     8.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_141__6_n_0
    SLICE_X29Y122        MUXF7 (Prop_muxf7_I1_O)      0.245     8.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_66__6/O
                         net (fo=1, routed)           0.000     8.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_66__6_n_0
    SLICE_X29Y122        MUXF8 (Prop_muxf8_I0_O)      0.104     8.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_29__6/O
                         net (fo=1, routed)           1.725    10.155    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_29__6_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I1_O)        0.316    10.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_17__13/O
                         net (fo=1, routed)           0.000    10.471    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_17__13_n_0
    SLICE_X41Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    10.688 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_11__223/O
                         net (fo=1, routed)           1.655    12.343    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_11__223_n_0
    SLICE_X57Y80         LUT6 (Prop_lut6_I0_O)        0.299    12.642 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_7__223__0/O
                         net (fo=383, routed)         1.069    13.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_7__223__0_n_0
    SLICE_X58Y65         LUT5 (Prop_lut5_I4_O)        0.124    13.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_4__448/O
                         net (fo=1, routed)           0.000    13.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_11310
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.368 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__447/CO[3]
                         net (fo=1, routed)           0.000    14.368    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__447_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.485 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__448/CO[3]
                         net (fo=1, routed)           0.000    14.485    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__448_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.602 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__449/CO[3]
                         net (fo=1, routed)           0.000    14.602    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__449_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.719 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__450/CO[3]
                         net (fo=1, routed)           0.000    14.719    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__450_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.836 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__451/CO[3]
                         net (fo=1, routed)           0.000    14.836    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__451_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.953 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__452/CO[3]
                         net (fo=1, routed)           0.000    14.953    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__452_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.070 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__453/CO[3]
                         net (fo=1, routed)           0.000    15.070    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__453_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.187 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__454/CO[3]
                         net (fo=1, routed)           0.000    15.187    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__454_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.304 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__455/CO[3]
                         net (fo=1, routed)           0.000    15.304    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__455_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.421 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__456/CO[3]
                         net (fo=1, routed)           0.009    15.430    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__456_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.547 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__457/CO[3]
                         net (fo=1, routed)           0.000    15.547    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__457_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.664 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__458/CO[3]
                         net (fo=1, routed)           0.000    15.664    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__458_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.781 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__459/CO[3]
                         net (fo=1, routed)           0.000    15.781    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__459_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.898 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__460/CO[3]
                         net (fo=1, routed)           0.000    15.898    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__460_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.015 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__461/CO[3]
                         net (fo=1, routed)           0.000    16.015    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__461_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.132 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__462/CO[3]
                         net (fo=1, routed)           0.000    16.132    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__462_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.249 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__463/CO[3]
                         net (fo=1, routed)           0.000    16.249    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__463_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.366 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__464/CO[3]
                         net (fo=1, routed)           0.000    16.366    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__464_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.483 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__465/CO[3]
                         net (fo=1, routed)           0.000    16.483    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__465_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.600 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__466/CO[3]
                         net (fo=1, routed)           0.000    16.600    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__466_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.717 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__467/CO[3]
                         net (fo=1, routed)           0.000    16.717    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__467_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.834 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__468/CO[3]
                         net (fo=1, routed)           0.000    16.834    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__468_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.951 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__469/CO[3]
                         net (fo=1, routed)           0.000    16.951    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__469_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.068 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__470/CO[3]
                         net (fo=1, routed)           0.000    17.068    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__470_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.185 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__471/CO[3]
                         net (fo=1, routed)           0.000    17.185    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__471_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.302 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__472/CO[3]
                         net (fo=1, routed)           0.000    17.302    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__472_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.419 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__473/CO[3]
                         net (fo=1, routed)           0.000    17.419    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__473_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.536 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__474/CO[3]
                         net (fo=1, routed)           0.000    17.536    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__474_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.653 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__475/CO[3]
                         net (fo=1, routed)           0.000    17.653    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__475_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.770 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__476/CO[3]
                         net (fo=1, routed)           0.000    17.770    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__476_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.887 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__477/CO[3]
                         net (fo=1, routed)           0.000    17.887    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__477_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.004 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__478/CO[3]
                         net (fo=1, routed)           0.000    18.004    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/modular_multiplication_core/i_modulo/internal_result_reg[131]_i_13__6[0]
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_4__447/CO[1]
                         net (fo=1272, routed)        1.409    19.570    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/CO[0]
    SLICE_X51Y95         LUT3 (Prop_lut3_I1_O)        0.332    19.902 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result[133]_i_3__6/O
                         net (fo=7, routed)           1.333    21.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[135]_1
    SLICE_X55Y75         LUT6 (Prop_lut6_I5_O)        0.124    21.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_143__6/O
                         net (fo=1, routed)           0.674    22.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_143__6_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_132__6/CO[3]
                         net (fo=1, routed)           0.000    22.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_132__6_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.554 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_123__6/CO[3]
                         net (fo=1, routed)           0.009    22.563    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_123__6_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.680 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_114__6/CO[3]
                         net (fo=1, routed)           0.000    22.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_114__6_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.797 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_105__6/CO[3]
                         net (fo=1, routed)           0.000    22.797    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_105__6_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.914 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_96__6/CO[3]
                         net (fo=1, routed)           0.000    22.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_96__6_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.031 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_87__6/CO[3]
                         net (fo=1, routed)           0.000    23.031    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_87__6_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.148 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_78__6/CO[3]
                         net (fo=1, routed)           0.000    23.148    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_78__6_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_69__6/CO[3]
                         net (fo=1, routed)           0.000    23.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_69__6_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__6/CO[3]
                         net (fo=1, routed)           0.000    23.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__6_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__6/CO[3]
                         net (fo=1, routed)           0.000    23.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__6_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.616 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__6/CO[3]
                         net (fo=1, routed)           0.000    23.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__6_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__6/CO[3]
                         net (fo=1, routed)           0.000    23.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__6_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.850 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__6/CO[3]
                         net (fo=1, routed)           0.000    23.850    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__6/CO[3]
                         net (fo=1, routed)           0.000    23.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__6_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__6/CO[3]
                         net (fo=1, routed)           0.000    24.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__6_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__6/CO[3]
                         net (fo=1, routed)           0.000    24.201    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__6_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.455 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3__6/CO[0]
                         net (fo=256, routed)         1.884    26.340    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X55Y118        LUT5 (Prop_lut5_I3_O)        0.367    26.707 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[250]_i_2__6/O
                         net (fo=1, routed)           0.435    27.142    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[250]_i_2__6_n_0
    SLICE_X55Y121        LUT5 (Prop_lut5_I4_O)        0.124    27.266 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[250]_i_1__6/O
                         net (fo=1, routed)           0.000    27.266    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[250]
    SLICE_X55Y121        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[250]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.698    27.877    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X55Y121        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[250]/C
                         clock pessimism              0.129    28.006    
                         clock uncertainty           -0.377    27.629    
    SLICE_X55Y121        FDCE (Setup_fdce_C_D)        0.031    27.660    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[250]
  -------------------------------------------------------------------
                         required time                         27.660    
                         arrival time                         -27.266    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[225]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        24.230ns  (logic 10.003ns (41.283%)  route 14.227ns (58.717%))
  Logic Levels:           63  (CARRY4=50 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 27.887 - 25.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.711     3.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clk
    SLICE_X58Y57         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.478     3.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/counter_reg[4]/Q
                         net (fo=10, routed)          0.962     4.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_10__6_0[4]
    SLICE_X58Y62         LUT4 (Prop_lut4_I1_O)        0.295     4.740 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_15__14/O
                         net (fo=3, routed)           0.459     5.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_15__14_n_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124     5.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_248__6/O
                         net (fo=128, routed)         2.634     7.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_248__6_n_0
    SLICE_X29Y122        LUT6 (Prop_lut6_I4_O)        0.124     8.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_141__6/O
                         net (fo=1, routed)           0.000     8.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_141__6_n_0
    SLICE_X29Y122        MUXF7 (Prop_muxf7_I1_O)      0.245     8.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_66__6/O
                         net (fo=1, routed)           0.000     8.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_66__6_n_0
    SLICE_X29Y122        MUXF8 (Prop_muxf8_I0_O)      0.104     8.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_29__6/O
                         net (fo=1, routed)           1.725    10.155    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_29__6_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I1_O)        0.316    10.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_17__13/O
                         net (fo=1, routed)           0.000    10.471    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_17__13_n_0
    SLICE_X41Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    10.688 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_11__223/O
                         net (fo=1, routed)           1.655    12.343    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_11__223_n_0
    SLICE_X57Y80         LUT6 (Prop_lut6_I0_O)        0.299    12.642 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_7__223__0/O
                         net (fo=383, routed)         1.069    13.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_7__223__0_n_0
    SLICE_X58Y65         LUT5 (Prop_lut5_I4_O)        0.124    13.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_4__448/O
                         net (fo=1, routed)           0.000    13.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_11310
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.368 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__447/CO[3]
                         net (fo=1, routed)           0.000    14.368    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__447_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.485 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__448/CO[3]
                         net (fo=1, routed)           0.000    14.485    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__448_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.602 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__449/CO[3]
                         net (fo=1, routed)           0.000    14.602    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__449_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.719 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__450/CO[3]
                         net (fo=1, routed)           0.000    14.719    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__450_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.836 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__451/CO[3]
                         net (fo=1, routed)           0.000    14.836    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__451_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.953 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__452/CO[3]
                         net (fo=1, routed)           0.000    14.953    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__452_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.070 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__453/CO[3]
                         net (fo=1, routed)           0.000    15.070    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__453_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.187 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__454/CO[3]
                         net (fo=1, routed)           0.000    15.187    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__454_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.304 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__455/CO[3]
                         net (fo=1, routed)           0.000    15.304    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__455_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.421 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__456/CO[3]
                         net (fo=1, routed)           0.009    15.430    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__456_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.547 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__457/CO[3]
                         net (fo=1, routed)           0.000    15.547    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__457_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.664 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__458/CO[3]
                         net (fo=1, routed)           0.000    15.664    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__458_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.781 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__459/CO[3]
                         net (fo=1, routed)           0.000    15.781    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__459_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.898 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__460/CO[3]
                         net (fo=1, routed)           0.000    15.898    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__460_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.015 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__461/CO[3]
                         net (fo=1, routed)           0.000    16.015    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__461_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.132 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__462/CO[3]
                         net (fo=1, routed)           0.000    16.132    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__462_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.249 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__463/CO[3]
                         net (fo=1, routed)           0.000    16.249    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__463_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.366 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__464/CO[3]
                         net (fo=1, routed)           0.000    16.366    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__464_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.483 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__465/CO[3]
                         net (fo=1, routed)           0.000    16.483    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__465_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.600 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__466/CO[3]
                         net (fo=1, routed)           0.000    16.600    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__466_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.717 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__467/CO[3]
                         net (fo=1, routed)           0.000    16.717    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__467_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.834 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__468/CO[3]
                         net (fo=1, routed)           0.000    16.834    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__468_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.951 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__469/CO[3]
                         net (fo=1, routed)           0.000    16.951    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__469_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.068 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__470/CO[3]
                         net (fo=1, routed)           0.000    17.068    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__470_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.185 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__471/CO[3]
                         net (fo=1, routed)           0.000    17.185    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__471_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.302 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__472/CO[3]
                         net (fo=1, routed)           0.000    17.302    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__472_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.419 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__473/CO[3]
                         net (fo=1, routed)           0.000    17.419    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__473_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.536 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__474/CO[3]
                         net (fo=1, routed)           0.000    17.536    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__474_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.653 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__475/CO[3]
                         net (fo=1, routed)           0.000    17.653    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__475_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.770 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__476/CO[3]
                         net (fo=1, routed)           0.000    17.770    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__476_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.887 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__477/CO[3]
                         net (fo=1, routed)           0.000    17.887    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__477_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.004 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__478/CO[3]
                         net (fo=1, routed)           0.000    18.004    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/modular_multiplication_core/i_modulo/internal_result_reg[131]_i_13__6[0]
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_4__447/CO[1]
                         net (fo=1272, routed)        1.409    19.570    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/CO[0]
    SLICE_X51Y95         LUT3 (Prop_lut3_I1_O)        0.332    19.902 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result[133]_i_3__6/O
                         net (fo=7, routed)           1.333    21.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[135]_1
    SLICE_X55Y75         LUT6 (Prop_lut6_I5_O)        0.124    21.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_143__6/O
                         net (fo=1, routed)           0.674    22.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_143__6_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_132__6/CO[3]
                         net (fo=1, routed)           0.000    22.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_132__6_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.554 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_123__6/CO[3]
                         net (fo=1, routed)           0.009    22.563    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_123__6_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.680 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_114__6/CO[3]
                         net (fo=1, routed)           0.000    22.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_114__6_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.797 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_105__6/CO[3]
                         net (fo=1, routed)           0.000    22.797    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_105__6_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.914 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_96__6/CO[3]
                         net (fo=1, routed)           0.000    22.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_96__6_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.031 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_87__6/CO[3]
                         net (fo=1, routed)           0.000    23.031    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_87__6_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.148 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_78__6/CO[3]
                         net (fo=1, routed)           0.000    23.148    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_78__6_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_69__6/CO[3]
                         net (fo=1, routed)           0.000    23.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_69__6_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__6/CO[3]
                         net (fo=1, routed)           0.000    23.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__6_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__6/CO[3]
                         net (fo=1, routed)           0.000    23.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__6_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.616 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__6/CO[3]
                         net (fo=1, routed)           0.000    23.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__6_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__6/CO[3]
                         net (fo=1, routed)           0.000    23.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__6_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.850 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__6/CO[3]
                         net (fo=1, routed)           0.000    23.850    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__6/CO[3]
                         net (fo=1, routed)           0.000    23.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__6_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__6/CO[3]
                         net (fo=1, routed)           0.000    24.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__6_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__6/CO[3]
                         net (fo=1, routed)           0.000    24.201    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__6_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.455 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3__6/CO[0]
                         net (fo=256, routed)         1.473    25.928    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X60Y109        LUT5 (Prop_lut5_I3_O)        0.367    26.295 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[225]_i_2__6/O
                         net (fo=1, routed)           0.816    27.111    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[225]_i_2__6_n_0
    SLICE_X60Y115        LUT5 (Prop_lut5_I4_O)        0.124    27.235 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[225]_i_1__6/O
                         net (fo=1, routed)           0.000    27.235    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[225]
    SLICE_X60Y115        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[225]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.708    27.887    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X60Y115        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[225]/C
                         clock pessimism              0.129    28.016    
                         clock uncertainty           -0.377    27.639    
    SLICE_X60Y115        FDCE (Setup_fdce_C_D)        0.029    27.668    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[225]
  -------------------------------------------------------------------
                         required time                         27.668    
                         arrival time                         -27.235    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        24.220ns  (logic 10.003ns (41.301%)  route 14.217ns (58.699%))
  Logic Levels:           63  (CARRY4=50 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 27.880 - 25.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.711     3.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clk
    SLICE_X58Y57         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.478     3.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/counter_reg[4]/Q
                         net (fo=10, routed)          0.962     4.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_10__6_0[4]
    SLICE_X58Y62         LUT4 (Prop_lut4_I1_O)        0.295     4.740 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_15__14/O
                         net (fo=3, routed)           0.459     5.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_15__14_n_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124     5.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_248__6/O
                         net (fo=128, routed)         2.634     7.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_248__6_n_0
    SLICE_X29Y122        LUT6 (Prop_lut6_I4_O)        0.124     8.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_141__6/O
                         net (fo=1, routed)           0.000     8.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_141__6_n_0
    SLICE_X29Y122        MUXF7 (Prop_muxf7_I1_O)      0.245     8.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_66__6/O
                         net (fo=1, routed)           0.000     8.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_66__6_n_0
    SLICE_X29Y122        MUXF8 (Prop_muxf8_I0_O)      0.104     8.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_29__6/O
                         net (fo=1, routed)           1.725    10.155    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_29__6_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I1_O)        0.316    10.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_17__13/O
                         net (fo=1, routed)           0.000    10.471    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_17__13_n_0
    SLICE_X41Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    10.688 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_11__223/O
                         net (fo=1, routed)           1.655    12.343    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_11__223_n_0
    SLICE_X57Y80         LUT6 (Prop_lut6_I0_O)        0.299    12.642 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_7__223__0/O
                         net (fo=383, routed)         1.069    13.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_7__223__0_n_0
    SLICE_X58Y65         LUT5 (Prop_lut5_I4_O)        0.124    13.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_4__448/O
                         net (fo=1, routed)           0.000    13.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_11310
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.368 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__447/CO[3]
                         net (fo=1, routed)           0.000    14.368    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__447_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.485 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__448/CO[3]
                         net (fo=1, routed)           0.000    14.485    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__448_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.602 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__449/CO[3]
                         net (fo=1, routed)           0.000    14.602    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__449_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.719 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__450/CO[3]
                         net (fo=1, routed)           0.000    14.719    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__450_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.836 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__451/CO[3]
                         net (fo=1, routed)           0.000    14.836    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__451_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.953 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__452/CO[3]
                         net (fo=1, routed)           0.000    14.953    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__452_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.070 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__453/CO[3]
                         net (fo=1, routed)           0.000    15.070    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__453_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.187 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__454/CO[3]
                         net (fo=1, routed)           0.000    15.187    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__454_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.304 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__455/CO[3]
                         net (fo=1, routed)           0.000    15.304    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__455_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.421 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__456/CO[3]
                         net (fo=1, routed)           0.009    15.430    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__456_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.547 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__457/CO[3]
                         net (fo=1, routed)           0.000    15.547    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__457_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.664 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__458/CO[3]
                         net (fo=1, routed)           0.000    15.664    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__458_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.781 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__459/CO[3]
                         net (fo=1, routed)           0.000    15.781    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__459_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.898 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__460/CO[3]
                         net (fo=1, routed)           0.000    15.898    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__460_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.015 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__461/CO[3]
                         net (fo=1, routed)           0.000    16.015    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__461_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.132 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__462/CO[3]
                         net (fo=1, routed)           0.000    16.132    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__462_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.249 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__463/CO[3]
                         net (fo=1, routed)           0.000    16.249    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__463_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.366 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__464/CO[3]
                         net (fo=1, routed)           0.000    16.366    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__464_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.483 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__465/CO[3]
                         net (fo=1, routed)           0.000    16.483    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__465_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.600 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__466/CO[3]
                         net (fo=1, routed)           0.000    16.600    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__466_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.717 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__467/CO[3]
                         net (fo=1, routed)           0.000    16.717    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__467_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.834 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__468/CO[3]
                         net (fo=1, routed)           0.000    16.834    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__468_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.951 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__469/CO[3]
                         net (fo=1, routed)           0.000    16.951    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__469_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.068 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__470/CO[3]
                         net (fo=1, routed)           0.000    17.068    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__470_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.185 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__471/CO[3]
                         net (fo=1, routed)           0.000    17.185    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__471_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.302 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__472/CO[3]
                         net (fo=1, routed)           0.000    17.302    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__472_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.419 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__473/CO[3]
                         net (fo=1, routed)           0.000    17.419    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__473_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.536 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__474/CO[3]
                         net (fo=1, routed)           0.000    17.536    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__474_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.653 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__475/CO[3]
                         net (fo=1, routed)           0.000    17.653    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__475_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.770 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__476/CO[3]
                         net (fo=1, routed)           0.000    17.770    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__476_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.887 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__477/CO[3]
                         net (fo=1, routed)           0.000    17.887    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__477_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.004 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__478/CO[3]
                         net (fo=1, routed)           0.000    18.004    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/modular_multiplication_core/i_modulo/internal_result_reg[131]_i_13__6[0]
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_4__447/CO[1]
                         net (fo=1272, routed)        1.409    19.570    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/CO[0]
    SLICE_X51Y95         LUT3 (Prop_lut3_I1_O)        0.332    19.902 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result[133]_i_3__6/O
                         net (fo=7, routed)           1.333    21.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[135]_1
    SLICE_X55Y75         LUT6 (Prop_lut6_I5_O)        0.124    21.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_143__6/O
                         net (fo=1, routed)           0.674    22.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_143__6_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_132__6/CO[3]
                         net (fo=1, routed)           0.000    22.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_132__6_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.554 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_123__6/CO[3]
                         net (fo=1, routed)           0.009    22.563    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_123__6_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.680 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_114__6/CO[3]
                         net (fo=1, routed)           0.000    22.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_114__6_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.797 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_105__6/CO[3]
                         net (fo=1, routed)           0.000    22.797    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_105__6_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.914 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_96__6/CO[3]
                         net (fo=1, routed)           0.000    22.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_96__6_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.031 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_87__6/CO[3]
                         net (fo=1, routed)           0.000    23.031    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_87__6_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.148 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_78__6/CO[3]
                         net (fo=1, routed)           0.000    23.148    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_78__6_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_69__6/CO[3]
                         net (fo=1, routed)           0.000    23.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_69__6_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__6/CO[3]
                         net (fo=1, routed)           0.000    23.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__6_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__6/CO[3]
                         net (fo=1, routed)           0.000    23.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__6_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.616 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__6/CO[3]
                         net (fo=1, routed)           0.000    23.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__6_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__6/CO[3]
                         net (fo=1, routed)           0.000    23.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__6_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.850 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__6/CO[3]
                         net (fo=1, routed)           0.000    23.850    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__6/CO[3]
                         net (fo=1, routed)           0.000    23.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__6_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__6/CO[3]
                         net (fo=1, routed)           0.000    24.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__6_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__6/CO[3]
                         net (fo=1, routed)           0.000    24.201    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__6_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.455 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3__6/CO[0]
                         net (fo=256, routed)         1.836    26.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X56Y115        LUT5 (Prop_lut5_I3_O)        0.367    26.658 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[255]_i_6__6/O
                         net (fo=1, routed)           0.443    27.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[255]_i_6__6_n_0
    SLICE_X56Y118        LUT5 (Prop_lut5_I4_O)        0.124    27.225 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[255]_i_1__6/O
                         net (fo=1, routed)           0.000    27.225    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[255]
    SLICE_X56Y118        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.701    27.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X56Y118        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]/C
                         clock pessimism              0.129    28.009    
                         clock uncertainty           -0.377    27.632    
    SLICE_X56Y118        FDCE (Setup_fdce_C_D)        0.031    27.663    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]
  -------------------------------------------------------------------
                         required time                         27.663    
                         arrival time                         -27.225    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[226]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        24.164ns  (logic 10.003ns (41.396%)  route 14.161ns (58.604%))
  Logic Levels:           63  (CARRY4=50 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 27.826 - 25.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.711     3.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clk
    SLICE_X58Y57         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.478     3.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/counter_reg[4]/Q
                         net (fo=10, routed)          0.962     4.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_10__6_0[4]
    SLICE_X58Y62         LUT4 (Prop_lut4_I1_O)        0.295     4.740 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_15__14/O
                         net (fo=3, routed)           0.459     5.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_15__14_n_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124     5.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_248__6/O
                         net (fo=128, routed)         2.634     7.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_248__6_n_0
    SLICE_X29Y122        LUT6 (Prop_lut6_I4_O)        0.124     8.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_141__6/O
                         net (fo=1, routed)           0.000     8.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_141__6_n_0
    SLICE_X29Y122        MUXF7 (Prop_muxf7_I1_O)      0.245     8.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_66__6/O
                         net (fo=1, routed)           0.000     8.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_66__6_n_0
    SLICE_X29Y122        MUXF8 (Prop_muxf8_I0_O)      0.104     8.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_29__6/O
                         net (fo=1, routed)           1.725    10.155    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_29__6_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I1_O)        0.316    10.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_17__13/O
                         net (fo=1, routed)           0.000    10.471    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_17__13_n_0
    SLICE_X41Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    10.688 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_11__223/O
                         net (fo=1, routed)           1.655    12.343    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_11__223_n_0
    SLICE_X57Y80         LUT6 (Prop_lut6_I0_O)        0.299    12.642 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_7__223__0/O
                         net (fo=383, routed)         1.069    13.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_7__223__0_n_0
    SLICE_X58Y65         LUT5 (Prop_lut5_I4_O)        0.124    13.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_4__448/O
                         net (fo=1, routed)           0.000    13.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_11310
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.368 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__447/CO[3]
                         net (fo=1, routed)           0.000    14.368    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__447_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.485 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__448/CO[3]
                         net (fo=1, routed)           0.000    14.485    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__448_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.602 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__449/CO[3]
                         net (fo=1, routed)           0.000    14.602    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__449_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.719 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__450/CO[3]
                         net (fo=1, routed)           0.000    14.719    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__450_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.836 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__451/CO[3]
                         net (fo=1, routed)           0.000    14.836    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__451_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.953 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__452/CO[3]
                         net (fo=1, routed)           0.000    14.953    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__452_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.070 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__453/CO[3]
                         net (fo=1, routed)           0.000    15.070    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__453_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.187 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__454/CO[3]
                         net (fo=1, routed)           0.000    15.187    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__454_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.304 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__455/CO[3]
                         net (fo=1, routed)           0.000    15.304    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__455_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.421 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__456/CO[3]
                         net (fo=1, routed)           0.009    15.430    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__456_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.547 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__457/CO[3]
                         net (fo=1, routed)           0.000    15.547    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__457_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.664 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__458/CO[3]
                         net (fo=1, routed)           0.000    15.664    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__458_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.781 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__459/CO[3]
                         net (fo=1, routed)           0.000    15.781    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__459_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.898 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__460/CO[3]
                         net (fo=1, routed)           0.000    15.898    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__460_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.015 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__461/CO[3]
                         net (fo=1, routed)           0.000    16.015    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__461_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.132 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__462/CO[3]
                         net (fo=1, routed)           0.000    16.132    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__462_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.249 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__463/CO[3]
                         net (fo=1, routed)           0.000    16.249    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__463_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.366 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__464/CO[3]
                         net (fo=1, routed)           0.000    16.366    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__464_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.483 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__465/CO[3]
                         net (fo=1, routed)           0.000    16.483    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__465_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.600 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__466/CO[3]
                         net (fo=1, routed)           0.000    16.600    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__466_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.717 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__467/CO[3]
                         net (fo=1, routed)           0.000    16.717    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__467_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.834 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__468/CO[3]
                         net (fo=1, routed)           0.000    16.834    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__468_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.951 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__469/CO[3]
                         net (fo=1, routed)           0.000    16.951    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__469_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.068 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__470/CO[3]
                         net (fo=1, routed)           0.000    17.068    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__470_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.185 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__471/CO[3]
                         net (fo=1, routed)           0.000    17.185    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__471_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.302 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__472/CO[3]
                         net (fo=1, routed)           0.000    17.302    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__472_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.419 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__473/CO[3]
                         net (fo=1, routed)           0.000    17.419    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__473_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.536 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__474/CO[3]
                         net (fo=1, routed)           0.000    17.536    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__474_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.653 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__475/CO[3]
                         net (fo=1, routed)           0.000    17.653    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__475_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.770 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__476/CO[3]
                         net (fo=1, routed)           0.000    17.770    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__476_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.887 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__477/CO[3]
                         net (fo=1, routed)           0.000    17.887    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__477_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.004 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__478/CO[3]
                         net (fo=1, routed)           0.000    18.004    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/modular_multiplication_core/i_modulo/internal_result_reg[131]_i_13__6[0]
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_4__447/CO[1]
                         net (fo=1272, routed)        1.409    19.570    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/CO[0]
    SLICE_X51Y95         LUT3 (Prop_lut3_I1_O)        0.332    19.902 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result[133]_i_3__6/O
                         net (fo=7, routed)           1.333    21.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[135]_1
    SLICE_X55Y75         LUT6 (Prop_lut6_I5_O)        0.124    21.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_143__6/O
                         net (fo=1, routed)           0.674    22.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_143__6_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_132__6/CO[3]
                         net (fo=1, routed)           0.000    22.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_132__6_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.554 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_123__6/CO[3]
                         net (fo=1, routed)           0.009    22.563    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_123__6_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.680 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_114__6/CO[3]
                         net (fo=1, routed)           0.000    22.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_114__6_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.797 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_105__6/CO[3]
                         net (fo=1, routed)           0.000    22.797    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_105__6_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.914 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_96__6/CO[3]
                         net (fo=1, routed)           0.000    22.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_96__6_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.031 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_87__6/CO[3]
                         net (fo=1, routed)           0.000    23.031    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_87__6_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.148 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_78__6/CO[3]
                         net (fo=1, routed)           0.000    23.148    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_78__6_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_69__6/CO[3]
                         net (fo=1, routed)           0.000    23.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_69__6_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__6/CO[3]
                         net (fo=1, routed)           0.000    23.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__6_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__6/CO[3]
                         net (fo=1, routed)           0.000    23.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__6_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.616 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__6/CO[3]
                         net (fo=1, routed)           0.000    23.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__6_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__6/CO[3]
                         net (fo=1, routed)           0.000    23.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__6_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.850 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__6/CO[3]
                         net (fo=1, routed)           0.000    23.850    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__6/CO[3]
                         net (fo=1, routed)           0.000    23.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__6_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__6/CO[3]
                         net (fo=1, routed)           0.000    24.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__6_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__6/CO[3]
                         net (fo=1, routed)           0.000    24.201    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__6_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.455 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3__6/CO[0]
                         net (fo=256, routed)         1.544    26.000    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X55Y112        LUT5 (Prop_lut5_I3_O)        0.367    26.367 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[226]_i_2__6/O
                         net (fo=1, routed)           0.679    27.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[226]_i_2__6_n_0
    SLICE_X48Y112        LUT5 (Prop_lut5_I4_O)        0.124    27.169 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[226]_i_1__6/O
                         net (fo=1, routed)           0.000    27.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[226]
    SLICE_X48Y112        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[226]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.647    27.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X48Y112        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[226]/C
                         clock pessimism              0.129    27.955    
                         clock uncertainty           -0.377    27.578    
    SLICE_X48Y112        FDCE (Setup_fdce_C_D)        0.031    27.609    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[226]
  -------------------------------------------------------------------
                         required time                         27.609    
                         arrival time                         -27.169    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[170]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        24.168ns  (logic 10.003ns (41.389%)  route 14.165ns (58.611%))
  Logic Levels:           63  (CARRY4=50 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 27.831 - 25.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.711     3.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clk
    SLICE_X58Y57         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.478     3.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/counter_reg[4]/Q
                         net (fo=10, routed)          0.962     4.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_10__6_0[4]
    SLICE_X58Y62         LUT4 (Prop_lut4_I1_O)        0.295     4.740 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_15__14/O
                         net (fo=3, routed)           0.459     5.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_15__14_n_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124     5.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_248__6/O
                         net (fo=128, routed)         2.634     7.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_248__6_n_0
    SLICE_X29Y122        LUT6 (Prop_lut6_I4_O)        0.124     8.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_141__6/O
                         net (fo=1, routed)           0.000     8.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_141__6_n_0
    SLICE_X29Y122        MUXF7 (Prop_muxf7_I1_O)      0.245     8.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_66__6/O
                         net (fo=1, routed)           0.000     8.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_66__6_n_0
    SLICE_X29Y122        MUXF8 (Prop_muxf8_I0_O)      0.104     8.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_29__6/O
                         net (fo=1, routed)           1.725    10.155    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_29__6_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I1_O)        0.316    10.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_17__13/O
                         net (fo=1, routed)           0.000    10.471    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_17__13_n_0
    SLICE_X41Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    10.688 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_11__223/O
                         net (fo=1, routed)           1.655    12.343    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_11__223_n_0
    SLICE_X57Y80         LUT6 (Prop_lut6_I0_O)        0.299    12.642 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_7__223__0/O
                         net (fo=383, routed)         1.069    13.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_7__223__0_n_0
    SLICE_X58Y65         LUT5 (Prop_lut5_I4_O)        0.124    13.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_4__448/O
                         net (fo=1, routed)           0.000    13.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_11310
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.368 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__447/CO[3]
                         net (fo=1, routed)           0.000    14.368    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__447_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.485 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__448/CO[3]
                         net (fo=1, routed)           0.000    14.485    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__448_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.602 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__449/CO[3]
                         net (fo=1, routed)           0.000    14.602    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__449_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.719 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__450/CO[3]
                         net (fo=1, routed)           0.000    14.719    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__450_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.836 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__451/CO[3]
                         net (fo=1, routed)           0.000    14.836    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__451_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.953 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__452/CO[3]
                         net (fo=1, routed)           0.000    14.953    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__452_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.070 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__453/CO[3]
                         net (fo=1, routed)           0.000    15.070    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__453_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.187 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__454/CO[3]
                         net (fo=1, routed)           0.000    15.187    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__454_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.304 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__455/CO[3]
                         net (fo=1, routed)           0.000    15.304    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__455_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.421 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__456/CO[3]
                         net (fo=1, routed)           0.009    15.430    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__456_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.547 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__457/CO[3]
                         net (fo=1, routed)           0.000    15.547    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__457_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.664 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__458/CO[3]
                         net (fo=1, routed)           0.000    15.664    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__458_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.781 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__459/CO[3]
                         net (fo=1, routed)           0.000    15.781    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__459_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.898 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__460/CO[3]
                         net (fo=1, routed)           0.000    15.898    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__460_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.015 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__461/CO[3]
                         net (fo=1, routed)           0.000    16.015    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__461_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.132 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__462/CO[3]
                         net (fo=1, routed)           0.000    16.132    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__462_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.249 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__463/CO[3]
                         net (fo=1, routed)           0.000    16.249    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__463_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.366 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__464/CO[3]
                         net (fo=1, routed)           0.000    16.366    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__464_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.483 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__465/CO[3]
                         net (fo=1, routed)           0.000    16.483    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__465_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.600 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__466/CO[3]
                         net (fo=1, routed)           0.000    16.600    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__466_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.717 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__467/CO[3]
                         net (fo=1, routed)           0.000    16.717    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__467_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.834 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__468/CO[3]
                         net (fo=1, routed)           0.000    16.834    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__468_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.951 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__469/CO[3]
                         net (fo=1, routed)           0.000    16.951    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__469_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.068 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__470/CO[3]
                         net (fo=1, routed)           0.000    17.068    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__470_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.185 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__471/CO[3]
                         net (fo=1, routed)           0.000    17.185    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__471_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.302 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__472/CO[3]
                         net (fo=1, routed)           0.000    17.302    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__472_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.419 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__473/CO[3]
                         net (fo=1, routed)           0.000    17.419    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__473_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.536 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__474/CO[3]
                         net (fo=1, routed)           0.000    17.536    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__474_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.653 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__475/CO[3]
                         net (fo=1, routed)           0.000    17.653    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__475_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.770 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__476/CO[3]
                         net (fo=1, routed)           0.000    17.770    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__476_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.887 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__477/CO[3]
                         net (fo=1, routed)           0.000    17.887    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__477_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.004 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__478/CO[3]
                         net (fo=1, routed)           0.000    18.004    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/modular_multiplication_core/i_modulo/internal_result_reg[131]_i_13__6[0]
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_4__447/CO[1]
                         net (fo=1272, routed)        1.409    19.570    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/CO[0]
    SLICE_X51Y95         LUT3 (Prop_lut3_I1_O)        0.332    19.902 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result[133]_i_3__6/O
                         net (fo=7, routed)           1.333    21.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[135]_1
    SLICE_X55Y75         LUT6 (Prop_lut6_I5_O)        0.124    21.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_143__6/O
                         net (fo=1, routed)           0.674    22.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_143__6_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_132__6/CO[3]
                         net (fo=1, routed)           0.000    22.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_132__6_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.554 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_123__6/CO[3]
                         net (fo=1, routed)           0.009    22.563    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_123__6_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.680 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_114__6/CO[3]
                         net (fo=1, routed)           0.000    22.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_114__6_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.797 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_105__6/CO[3]
                         net (fo=1, routed)           0.000    22.797    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_105__6_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.914 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_96__6/CO[3]
                         net (fo=1, routed)           0.000    22.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_96__6_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.031 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_87__6/CO[3]
                         net (fo=1, routed)           0.000    23.031    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_87__6_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.148 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_78__6/CO[3]
                         net (fo=1, routed)           0.000    23.148    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_78__6_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_69__6/CO[3]
                         net (fo=1, routed)           0.000    23.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_69__6_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__6/CO[3]
                         net (fo=1, routed)           0.000    23.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__6_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__6/CO[3]
                         net (fo=1, routed)           0.000    23.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__6_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.616 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__6/CO[3]
                         net (fo=1, routed)           0.000    23.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__6_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__6/CO[3]
                         net (fo=1, routed)           0.000    23.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__6_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.850 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__6/CO[3]
                         net (fo=1, routed)           0.000    23.850    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__6/CO[3]
                         net (fo=1, routed)           0.000    23.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__6_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__6/CO[3]
                         net (fo=1, routed)           0.000    24.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__6_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__6/CO[3]
                         net (fo=1, routed)           0.000    24.201    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__6_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.455 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3__6/CO[0]
                         net (fo=256, routed)         1.577    26.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X48Y101        LUT5 (Prop_lut5_I3_O)        0.367    26.400 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[170]_i_2__6/O
                         net (fo=1, routed)           0.650    27.049    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[170]_i_2__6_n_0
    SLICE_X48Y101        LUT5 (Prop_lut5_I4_O)        0.124    27.173 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[170]_i_1__6/O
                         net (fo=1, routed)           0.000    27.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[170]
    SLICE_X48Y101        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[170]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.652    27.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X48Y101        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[170]/C
                         clock pessimism              0.129    27.960    
                         clock uncertainty           -0.377    27.583    
    SLICE_X48Y101        FDCE (Setup_fdce_C_D)        0.031    27.614    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[170]
  -------------------------------------------------------------------
                         required time                         27.614    
                         arrival time                         -27.173    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[228]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        24.141ns  (logic 10.003ns (41.436%)  route 14.138ns (58.564%))
  Logic Levels:           63  (CARRY4=50 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 27.825 - 25.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.711     3.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clk
    SLICE_X58Y57         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.478     3.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/counter_reg[4]/Q
                         net (fo=10, routed)          0.962     4.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_10__6_0[4]
    SLICE_X58Y62         LUT4 (Prop_lut4_I1_O)        0.295     4.740 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_15__14/O
                         net (fo=3, routed)           0.459     5.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_15__14_n_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124     5.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_248__6/O
                         net (fo=128, routed)         2.634     7.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_248__6_n_0
    SLICE_X29Y122        LUT6 (Prop_lut6_I4_O)        0.124     8.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_141__6/O
                         net (fo=1, routed)           0.000     8.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_141__6_n_0
    SLICE_X29Y122        MUXF7 (Prop_muxf7_I1_O)      0.245     8.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_66__6/O
                         net (fo=1, routed)           0.000     8.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_66__6_n_0
    SLICE_X29Y122        MUXF8 (Prop_muxf8_I0_O)      0.104     8.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_29__6/O
                         net (fo=1, routed)           1.725    10.155    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_29__6_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I1_O)        0.316    10.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_17__13/O
                         net (fo=1, routed)           0.000    10.471    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_17__13_n_0
    SLICE_X41Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    10.688 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_11__223/O
                         net (fo=1, routed)           1.655    12.343    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_11__223_n_0
    SLICE_X57Y80         LUT6 (Prop_lut6_I0_O)        0.299    12.642 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_7__223__0/O
                         net (fo=383, routed)         1.069    13.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_7__223__0_n_0
    SLICE_X58Y65         LUT5 (Prop_lut5_I4_O)        0.124    13.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_4__448/O
                         net (fo=1, routed)           0.000    13.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_11310
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.368 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__447/CO[3]
                         net (fo=1, routed)           0.000    14.368    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__447_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.485 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__448/CO[3]
                         net (fo=1, routed)           0.000    14.485    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__448_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.602 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__449/CO[3]
                         net (fo=1, routed)           0.000    14.602    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__449_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.719 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__450/CO[3]
                         net (fo=1, routed)           0.000    14.719    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__450_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.836 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__451/CO[3]
                         net (fo=1, routed)           0.000    14.836    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__451_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.953 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__452/CO[3]
                         net (fo=1, routed)           0.000    14.953    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__452_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.070 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__453/CO[3]
                         net (fo=1, routed)           0.000    15.070    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__453_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.187 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__454/CO[3]
                         net (fo=1, routed)           0.000    15.187    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__454_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.304 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__455/CO[3]
                         net (fo=1, routed)           0.000    15.304    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__455_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.421 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__456/CO[3]
                         net (fo=1, routed)           0.009    15.430    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__456_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.547 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__457/CO[3]
                         net (fo=1, routed)           0.000    15.547    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__457_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.664 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__458/CO[3]
                         net (fo=1, routed)           0.000    15.664    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__458_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.781 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__459/CO[3]
                         net (fo=1, routed)           0.000    15.781    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__459_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.898 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__460/CO[3]
                         net (fo=1, routed)           0.000    15.898    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__460_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.015 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__461/CO[3]
                         net (fo=1, routed)           0.000    16.015    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__461_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.132 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__462/CO[3]
                         net (fo=1, routed)           0.000    16.132    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__462_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.249 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__463/CO[3]
                         net (fo=1, routed)           0.000    16.249    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__463_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.366 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__464/CO[3]
                         net (fo=1, routed)           0.000    16.366    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__464_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.483 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__465/CO[3]
                         net (fo=1, routed)           0.000    16.483    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__465_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.600 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__466/CO[3]
                         net (fo=1, routed)           0.000    16.600    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__466_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.717 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__467/CO[3]
                         net (fo=1, routed)           0.000    16.717    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__467_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.834 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__468/CO[3]
                         net (fo=1, routed)           0.000    16.834    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__468_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.951 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__469/CO[3]
                         net (fo=1, routed)           0.000    16.951    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__469_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.068 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__470/CO[3]
                         net (fo=1, routed)           0.000    17.068    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__470_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.185 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__471/CO[3]
                         net (fo=1, routed)           0.000    17.185    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__471_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.302 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__472/CO[3]
                         net (fo=1, routed)           0.000    17.302    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__472_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.419 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__473/CO[3]
                         net (fo=1, routed)           0.000    17.419    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__473_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.536 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__474/CO[3]
                         net (fo=1, routed)           0.000    17.536    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__474_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.653 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__475/CO[3]
                         net (fo=1, routed)           0.000    17.653    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__475_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.770 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__476/CO[3]
                         net (fo=1, routed)           0.000    17.770    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__476_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.887 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__477/CO[3]
                         net (fo=1, routed)           0.000    17.887    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__477_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.004 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__478/CO[3]
                         net (fo=1, routed)           0.000    18.004    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/modular_multiplication_core/i_modulo/internal_result_reg[131]_i_13__6[0]
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_4__447/CO[1]
                         net (fo=1272, routed)        1.409    19.570    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/CO[0]
    SLICE_X51Y95         LUT3 (Prop_lut3_I1_O)        0.332    19.902 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result[133]_i_3__6/O
                         net (fo=7, routed)           1.333    21.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[135]_1
    SLICE_X55Y75         LUT6 (Prop_lut6_I5_O)        0.124    21.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_143__6/O
                         net (fo=1, routed)           0.674    22.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_143__6_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_132__6/CO[3]
                         net (fo=1, routed)           0.000    22.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_132__6_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.554 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_123__6/CO[3]
                         net (fo=1, routed)           0.009    22.563    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_123__6_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.680 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_114__6/CO[3]
                         net (fo=1, routed)           0.000    22.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_114__6_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.797 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_105__6/CO[3]
                         net (fo=1, routed)           0.000    22.797    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_105__6_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.914 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_96__6/CO[3]
                         net (fo=1, routed)           0.000    22.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_96__6_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.031 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_87__6/CO[3]
                         net (fo=1, routed)           0.000    23.031    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_87__6_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.148 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_78__6/CO[3]
                         net (fo=1, routed)           0.000    23.148    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_78__6_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_69__6/CO[3]
                         net (fo=1, routed)           0.000    23.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_69__6_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__6/CO[3]
                         net (fo=1, routed)           0.000    23.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__6_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__6/CO[3]
                         net (fo=1, routed)           0.000    23.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__6_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.616 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__6/CO[3]
                         net (fo=1, routed)           0.000    23.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__6_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__6/CO[3]
                         net (fo=1, routed)           0.000    23.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__6_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.850 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__6/CO[3]
                         net (fo=1, routed)           0.000    23.850    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__6/CO[3]
                         net (fo=1, routed)           0.000    23.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__6_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__6/CO[3]
                         net (fo=1, routed)           0.000    24.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__6_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__6/CO[3]
                         net (fo=1, routed)           0.000    24.201    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__6_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.455 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3__6/CO[0]
                         net (fo=256, routed)         1.759    26.214    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X48Y112        LUT5 (Prop_lut5_I3_O)        0.367    26.581 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[228]_i_2__6/O
                         net (fo=1, routed)           0.440    27.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[228]_i_2__6_n_0
    SLICE_X48Y114        LUT5 (Prop_lut5_I4_O)        0.124    27.146 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[228]_i_1__6/O
                         net (fo=1, routed)           0.000    27.146    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[228]
    SLICE_X48Y114        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[228]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.646    27.825    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X48Y114        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[228]/C
                         clock pessimism              0.129    27.954    
                         clock uncertainty           -0.377    27.577    
    SLICE_X48Y114        FDCE (Setup_fdce_C_D)        0.031    27.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[228]
  -------------------------------------------------------------------
                         required time                         27.608    
                         arrival time                         -27.146    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[215]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        24.135ns  (logic 10.003ns (41.446%)  route 14.132ns (58.554%))
  Logic Levels:           63  (CARRY4=50 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 27.827 - 25.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.711     3.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clk
    SLICE_X58Y57         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.478     3.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/counter_reg[4]/Q
                         net (fo=10, routed)          0.962     4.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_10__6_0[4]
    SLICE_X58Y62         LUT4 (Prop_lut4_I1_O)        0.295     4.740 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_15__14/O
                         net (fo=3, routed)           0.459     5.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_15__14_n_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124     5.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_248__6/O
                         net (fo=128, routed)         2.634     7.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_248__6_n_0
    SLICE_X29Y122        LUT6 (Prop_lut6_I4_O)        0.124     8.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_141__6/O
                         net (fo=1, routed)           0.000     8.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_141__6_n_0
    SLICE_X29Y122        MUXF7 (Prop_muxf7_I1_O)      0.245     8.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_66__6/O
                         net (fo=1, routed)           0.000     8.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_66__6_n_0
    SLICE_X29Y122        MUXF8 (Prop_muxf8_I0_O)      0.104     8.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_29__6/O
                         net (fo=1, routed)           1.725    10.155    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_29__6_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I1_O)        0.316    10.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_17__13/O
                         net (fo=1, routed)           0.000    10.471    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_17__13_n_0
    SLICE_X41Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    10.688 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_11__223/O
                         net (fo=1, routed)           1.655    12.343    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_11__223_n_0
    SLICE_X57Y80         LUT6 (Prop_lut6_I0_O)        0.299    12.642 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_7__223__0/O
                         net (fo=383, routed)         1.069    13.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_7__223__0_n_0
    SLICE_X58Y65         LUT5 (Prop_lut5_I4_O)        0.124    13.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_4__448/O
                         net (fo=1, routed)           0.000    13.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_11310
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.368 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__447/CO[3]
                         net (fo=1, routed)           0.000    14.368    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__447_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.485 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__448/CO[3]
                         net (fo=1, routed)           0.000    14.485    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__448_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.602 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__449/CO[3]
                         net (fo=1, routed)           0.000    14.602    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__449_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.719 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__450/CO[3]
                         net (fo=1, routed)           0.000    14.719    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__450_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.836 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__451/CO[3]
                         net (fo=1, routed)           0.000    14.836    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__451_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.953 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__452/CO[3]
                         net (fo=1, routed)           0.000    14.953    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__452_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.070 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__453/CO[3]
                         net (fo=1, routed)           0.000    15.070    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__453_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.187 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__454/CO[3]
                         net (fo=1, routed)           0.000    15.187    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__454_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.304 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__455/CO[3]
                         net (fo=1, routed)           0.000    15.304    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__455_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.421 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__456/CO[3]
                         net (fo=1, routed)           0.009    15.430    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__456_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.547 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__457/CO[3]
                         net (fo=1, routed)           0.000    15.547    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__457_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.664 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__458/CO[3]
                         net (fo=1, routed)           0.000    15.664    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__458_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.781 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__459/CO[3]
                         net (fo=1, routed)           0.000    15.781    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__459_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.898 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__460/CO[3]
                         net (fo=1, routed)           0.000    15.898    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__460_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.015 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__461/CO[3]
                         net (fo=1, routed)           0.000    16.015    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__461_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.132 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__462/CO[3]
                         net (fo=1, routed)           0.000    16.132    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__462_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.249 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__463/CO[3]
                         net (fo=1, routed)           0.000    16.249    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__463_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.366 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__464/CO[3]
                         net (fo=1, routed)           0.000    16.366    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__464_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.483 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__465/CO[3]
                         net (fo=1, routed)           0.000    16.483    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__465_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.600 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__466/CO[3]
                         net (fo=1, routed)           0.000    16.600    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__466_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.717 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__467/CO[3]
                         net (fo=1, routed)           0.000    16.717    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__467_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.834 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__468/CO[3]
                         net (fo=1, routed)           0.000    16.834    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__468_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.951 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__469/CO[3]
                         net (fo=1, routed)           0.000    16.951    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__469_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.068 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__470/CO[3]
                         net (fo=1, routed)           0.000    17.068    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__470_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.185 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__471/CO[3]
                         net (fo=1, routed)           0.000    17.185    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__471_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.302 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__472/CO[3]
                         net (fo=1, routed)           0.000    17.302    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__472_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.419 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__473/CO[3]
                         net (fo=1, routed)           0.000    17.419    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__473_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.536 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__474/CO[3]
                         net (fo=1, routed)           0.000    17.536    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__474_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.653 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__475/CO[3]
                         net (fo=1, routed)           0.000    17.653    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__475_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.770 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__476/CO[3]
                         net (fo=1, routed)           0.000    17.770    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__476_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.887 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__477/CO[3]
                         net (fo=1, routed)           0.000    17.887    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__477_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.004 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__478/CO[3]
                         net (fo=1, routed)           0.000    18.004    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/modular_multiplication_core/i_modulo/internal_result_reg[131]_i_13__6[0]
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i__i_4__447/CO[1]
                         net (fo=1272, routed)        1.409    19.570    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/CO[0]
    SLICE_X51Y95         LUT3 (Prop_lut3_I1_O)        0.332    19.902 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result[133]_i_3__6/O
                         net (fo=7, routed)           1.333    21.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[135]_1
    SLICE_X55Y75         LUT6 (Prop_lut6_I5_O)        0.124    21.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_143__6/O
                         net (fo=1, routed)           0.674    22.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_143__6_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_132__6/CO[3]
                         net (fo=1, routed)           0.000    22.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_132__6_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.554 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_123__6/CO[3]
                         net (fo=1, routed)           0.009    22.563    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_123__6_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.680 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_114__6/CO[3]
                         net (fo=1, routed)           0.000    22.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_114__6_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.797 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_105__6/CO[3]
                         net (fo=1, routed)           0.000    22.797    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_105__6_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.914 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_96__6/CO[3]
                         net (fo=1, routed)           0.000    22.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_96__6_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.031 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_87__6/CO[3]
                         net (fo=1, routed)           0.000    23.031    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_87__6_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.148 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_78__6/CO[3]
                         net (fo=1, routed)           0.000    23.148    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_78__6_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_69__6/CO[3]
                         net (fo=1, routed)           0.000    23.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_69__6_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__6/CO[3]
                         net (fo=1, routed)           0.000    23.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__6_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__6/CO[3]
                         net (fo=1, routed)           0.000    23.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__6_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.616 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__6/CO[3]
                         net (fo=1, routed)           0.000    23.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__6_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__6/CO[3]
                         net (fo=1, routed)           0.000    23.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__6_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.850 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__6/CO[3]
                         net (fo=1, routed)           0.000    23.850    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__6_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__6/CO[3]
                         net (fo=1, routed)           0.000    23.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__6_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__6/CO[3]
                         net (fo=1, routed)           0.000    24.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__6_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__6/CO[3]
                         net (fo=1, routed)           0.000    24.201    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__6_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.455 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3__6/CO[0]
                         net (fo=256, routed)         1.592    26.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X48Y108        LUT5 (Prop_lut5_I3_O)        0.367    26.415 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[215]_i_4__6/O
                         net (fo=1, routed)           0.602    27.016    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[215]_i_4__6_n_0
    SLICE_X48Y111        LUT5 (Prop_lut5_I4_O)        0.124    27.140 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[215]_i_1__6/O
                         net (fo=1, routed)           0.000    27.140    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[215]
    SLICE_X48Y111        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[215]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.648    27.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X48Y111        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[215]/C
                         clock pessimism              0.129    27.956    
                         clock uncertainty           -0.377    27.579    
    SLICE_X48Y111        FDCE (Setup_fdce_C_D)        0.029    27.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[215]
  -------------------------------------------------------------------
                         required time                         27.608    
                         arrival time                         -27.140    
  -------------------------------------------------------------------
                         slack                                  0.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.941%)  route 0.212ns (60.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.558     0.894    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y5          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDRE (Prop_fdre_C_Q)         0.141     1.035 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[16]/Q
                         net (fo=1, routed)           0.212     1.247    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[16]
    SLICE_X48Y2          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.830     1.196    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X48Y2          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[16]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X48Y2          FDRE (Hold_fdre_C_D)         0.070     1.231    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.148ns (47.717%)  route 0.162ns (52.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.558     0.894    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y4          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.148     1.042 r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]/Q
                         net (fo=1, routed)           0.162     1.204    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[59]
    SLICE_X48Y4          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.829     1.195    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X48Y4          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X48Y4          FDRE (Hold_fdre_C_D)         0.025     1.185    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[14].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[108]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[14].u_rsa_exponentiation/internal_result_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.730%)  route 0.111ns (40.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.719     1.055    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[14].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X112Y100       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[14].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.164     1.219 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[14].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[108]/Q
                         net (fo=3, routed)           0.111     1.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[14].u_rsa_exponentiation/internal_result_reg[255]_0[108]
    SLICE_X111Y99        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[14].u_rsa_exponentiation/internal_result_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.909     1.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[14].u_rsa_exponentiation/clk
    SLICE_X111Y99        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[14].u_rsa_exponentiation/internal_result_reg[108]/C
                         clock pessimism             -0.035     1.240    
    SLICE_X111Y99        FDRE (Hold_fdre_C_D)         0.070     1.310    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[14].u_rsa_exponentiation/internal_result_reg[108]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.432%)  route 0.158ns (51.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.558     0.894    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y4          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.148     1.042 r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[63]/Q
                         net (fo=1, routed)           0.158     1.199    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[56]
    SLICE_X48Y4          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.829     1.195    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X48Y4          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X48Y4          FDRE (Hold_fdre_C_D)         0.017     1.177    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.557     0.892    rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X33Y18         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]/Q
                         net (fo=1, routed)           0.056     1.089    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/DIA0
    SLICE_X32Y18         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.821     1.187    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X32Y18         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
                         clock pessimism             -0.281     0.906    
    SLICE_X32Y18         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.053    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.582     0.918    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X19Y25         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y25         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][36]/Q
                         net (fo=1, routed)           0.056     1.114    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/DIA0
    SLICE_X18Y25         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.849     1.215    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/WCLK
    SLICE_X18Y25         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
                         clock pessimism             -0.284     0.931    
    SLICE_X18Y25         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.078    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.549     0.885    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X43Y25         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][1]/Q
                         net (fo=1, routed)           0.056     1.081    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/DIA0
    SLICE_X42Y25         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.813     1.179    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X42Y25         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.281     0.898    
    SLICE_X42Y25         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.045    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.615     0.951    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X3Y27          FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     1.092 r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/Q
                         net (fo=1, routed)           0.056     1.147    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIA0
    SLICE_X2Y27          RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.882     1.248    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X2Y27          RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.284     0.964    
    SLICE_X2Y27          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.111    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.562     0.898    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X45Y3          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE (Prop_fdre_C_Q)         0.141     1.039 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[8]/Q
                         net (fo=1, routed)           0.116     1.155    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[8]
    SLICE_X42Y3          SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.829     1.195    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y3          SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4/CLK
                         clock pessimism             -0.263     0.932    
    SLICE_X42Y3          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.115    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1069]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.251%)  route 0.254ns (60.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.558     0.894    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X36Y13         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1069]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1069]/Q
                         net (fo=1, routed)           0.254     1.311    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[10]
    RAMB36_X2Y3          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.865     1.231    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y3          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.263     0.968    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[10])
                                                      0.296     1.264    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y3     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y3     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X3Y2     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X3Y2     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X16Y0     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X23Y2     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X23Y2     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X23Y2     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X23Y2     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y25    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y25    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y25    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y25    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y25    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y25    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y25    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y25    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y24    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y24    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y20    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y10    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y10    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y10    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y10    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y10    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y10    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y10    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y10    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y12    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.484ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.831ns  (logic 0.580ns (4.520%)  route 12.251ns (95.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 27.960 - 25.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.699     2.993    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X57Y70         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           5.915     9.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X43Y3          LUT1 (Prop_lut1_I0_O)        0.124     9.488 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1699, routed)        6.335    15.824    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/SR[0]
    SLICE_X103Y109       FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.781    27.960    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X103Y109       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][31]/C
                         clock pessimism              0.129    28.089    
                         clock uncertainty           -0.377    27.712    
    SLICE_X103Y109       FDCE (Recov_fdce_C_CLR)     -0.405    27.307    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][31]
  -------------------------------------------------------------------
                         required time                         27.307    
                         arrival time                         -15.824    
  -------------------------------------------------------------------
                         slack                                 11.484    

Slack (MET) :             12.389ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.788ns  (logic 0.580ns (4.920%)  route 11.208ns (95.080%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 27.822 - 25.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.699     2.993    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X57Y70         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           5.915     9.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X43Y3          LUT1 (Prop_lut1_I0_O)        0.124     9.488 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1699, routed)        5.293    14.781    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/SR[0]
    SLICE_X35Y120        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.643    27.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X35Y120        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][28]/C
                         clock pessimism              0.129    27.951    
                         clock uncertainty           -0.377    27.574    
    SLICE_X35Y120        FDCE (Recov_fdce_C_CLR)     -0.405    27.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][28]
  -------------------------------------------------------------------
                         required time                         27.169    
                         arrival time                         -14.781    
  -------------------------------------------------------------------
                         slack                                 12.389    

Slack (MET) :             12.475ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.779ns  (logic 0.580ns (4.924%)  route 11.199ns (95.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 27.900 - 25.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.699     2.993    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X57Y70         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           5.915     9.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X43Y3          LUT1 (Prop_lut1_I0_O)        0.124     9.488 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1699, routed)        5.284    14.772    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/SR[0]
    SLICE_X87Y100        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.721    27.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X87Y100        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][1]/C
                         clock pessimism              0.129    28.029    
                         clock uncertainty           -0.377    27.652    
    SLICE_X87Y100        FDCE (Recov_fdce_C_CLR)     -0.405    27.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][1]
  -------------------------------------------------------------------
                         required time                         27.247    
                         arrival time                         -14.772    
  -------------------------------------------------------------------
                         slack                                 12.475    

Slack (MET) :             12.618ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.623ns  (logic 0.580ns (4.990%)  route 11.043ns (95.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 27.787 - 25.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.699     2.993    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X57Y70         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           5.915     9.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X43Y3          LUT1 (Prop_lut1_I0_O)        0.124     9.488 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1699, routed)        5.128    14.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/SR[0]
    SLICE_X103Y91        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.608    27.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X103Y91        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][20]/C
                         clock pessimism              0.229    28.016    
                         clock uncertainty           -0.377    27.639    
    SLICE_X103Y91        FDCE (Recov_fdce_C_CLR)     -0.405    27.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][20]
  -------------------------------------------------------------------
                         required time                         27.234    
                         arrival time                         -14.616    
  -------------------------------------------------------------------
                         slack                                 12.618    

Slack (MET) :             12.618ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.623ns  (logic 0.580ns (4.990%)  route 11.043ns (95.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 27.787 - 25.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.699     2.993    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X57Y70         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           5.915     9.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X43Y3          LUT1 (Prop_lut1_I0_O)        0.124     9.488 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1699, routed)        5.128    14.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/SR[0]
    SLICE_X103Y91        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.608    27.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X103Y91        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][21]/C
                         clock pessimism              0.229    28.016    
                         clock uncertainty           -0.377    27.639    
    SLICE_X103Y91        FDCE (Recov_fdce_C_CLR)     -0.405    27.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][21]
  -------------------------------------------------------------------
                         required time                         27.234    
                         arrival time                         -14.616    
  -------------------------------------------------------------------
                         slack                                 12.618    

Slack (MET) :             12.815ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.361ns  (logic 0.580ns (5.105%)  route 10.781ns (94.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 27.822 - 25.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.699     2.993    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X57Y70         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           5.915     9.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X43Y3          LUT1 (Prop_lut1_I0_O)        0.124     9.488 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1699, routed)        4.866    14.354    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/SR[0]
    SLICE_X35Y119        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.643    27.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X35Y119        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][25]/C
                         clock pessimism              0.129    27.951    
                         clock uncertainty           -0.377    27.574    
    SLICE_X35Y119        FDCE (Recov_fdce_C_CLR)     -0.405    27.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][25]
  -------------------------------------------------------------------
                         required time                         27.169    
                         arrival time                         -14.354    
  -------------------------------------------------------------------
                         slack                                 12.815    

Slack (MET) :             12.862ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.438ns  (logic 0.580ns (5.071%)  route 10.858ns (94.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.946ns = ( 27.946 - 25.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.699     2.993    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X57Y70         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           5.915     9.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X43Y3          LUT1 (Prop_lut1_I0_O)        0.124     9.488 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1699, routed)        4.943    14.431    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/SR[0]
    SLICE_X95Y123        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.767    27.946    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X95Y123        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][26]/C
                         clock pessimism              0.129    28.075    
                         clock uncertainty           -0.377    27.698    
    SLICE_X95Y123        FDCE (Recov_fdce_C_CLR)     -0.405    27.293    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][26]
  -------------------------------------------------------------------
                         required time                         27.293    
                         arrival time                         -14.431    
  -------------------------------------------------------------------
                         slack                                 12.862    

Slack (MET) :             12.862ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.438ns  (logic 0.580ns (5.071%)  route 10.858ns (94.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.946ns = ( 27.946 - 25.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.699     2.993    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X57Y70         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           5.915     9.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X43Y3          LUT1 (Prop_lut1_I0_O)        0.124     9.488 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1699, routed)        4.943    14.431    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/SR[0]
    SLICE_X95Y123        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.767    27.946    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X95Y123        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][7]/C
                         clock pessimism              0.129    28.075    
                         clock uncertainty           -0.377    27.698    
    SLICE_X95Y123        FDCE (Recov_fdce_C_CLR)     -0.405    27.293    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][7]
  -------------------------------------------------------------------
                         required time                         27.293    
                         arrival time                         -14.431    
  -------------------------------------------------------------------
                         slack                                 12.862    

Slack (MET) :             12.892ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.294ns  (logic 0.580ns (5.135%)  route 10.714ns (94.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 27.760 - 25.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.699     2.993    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X57Y70         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           5.915     9.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X43Y3          LUT1 (Prop_lut1_I0_O)        0.124     9.488 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1699, routed)        4.799    14.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/SR[0]
    SLICE_X18Y45         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.580    27.760    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X18Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][14]/C
                         clock pessimism              0.115    27.874    
                         clock uncertainty           -0.377    27.498    
    SLICE_X18Y45         FDCE (Recov_fdce_C_CLR)     -0.319    27.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][14]
  -------------------------------------------------------------------
                         required time                         27.179    
                         arrival time                         -14.287    
  -------------------------------------------------------------------
                         slack                                 12.892    

Slack (MET) :             12.953ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.187ns  (logic 0.580ns (5.184%)  route 10.607ns (94.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 27.800 - 25.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.699     2.993    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X57Y70         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           5.915     9.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X43Y3          LUT1 (Prop_lut1_I0_O)        0.124     9.488 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1699, routed)        4.692    14.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/SR[0]
    SLICE_X103Y12        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       1.621    27.800    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X103Y12        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][16]/C
                         clock pessimism              0.115    27.915    
                         clock uncertainty           -0.377    27.539    
    SLICE_X103Y12        FDCE (Recov_fdce_C_CLR)     -0.405    27.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][16]
  -------------------------------------------------------------------
                         required time                         27.134    
                         arrival time                         -14.180    
  -------------------------------------------------------------------
                         slack                                 12.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/counter_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.366%)  route 0.282ns (66.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.545     0.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clk
    SLICE_X49Y71         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     1.022 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.282     1.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/clear
    SLICE_X53Y69         FDPE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.810     1.176    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X53Y69         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/counter_reg[1]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X53Y69         FDPE (Remov_fdpe_C_PRE)     -0.095     1.046    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/counter_reg[2]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.366%)  route 0.282ns (66.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.545     0.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clk
    SLICE_X49Y71         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     1.022 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.282     1.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/clear
    SLICE_X53Y69         FDPE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/counter_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.810     1.176    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X53Y69         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/counter_reg[2]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X53Y69         FDPE (Remov_fdpe_C_PRE)     -0.095     1.046    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.813%)  route 0.348ns (71.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.545     0.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clk
    SLICE_X49Y71         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     1.022 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.348     1.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/clear
    SLICE_X51Y75         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.804     1.170    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X51Y75         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[0]/C
                         clock pessimism             -0.035     1.135    
    SLICE_X51Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.164ns (32.239%)  route 0.345ns (67.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.551     0.887    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/clk
    SLICE_X46Y66         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.164     1.051 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.345     1.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/clear
    SLICE_X52Y67         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.812     1.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X52Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[12]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X52Y67         FDCE (Remov_fdce_C_CLR)     -0.092     1.051    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.164ns (32.239%)  route 0.345ns (67.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.551     0.887    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/clk
    SLICE_X46Y66         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.164     1.051 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.345     1.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/clear
    SLICE_X52Y67         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.812     1.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X52Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[23]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X52Y67         FDCE (Remov_fdce_C_CLR)     -0.092     1.051    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[33]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.164ns (32.239%)  route 0.345ns (67.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.551     0.887    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/clk
    SLICE_X46Y66         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.164     1.051 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.345     1.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/clear
    SLICE_X52Y67         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.812     1.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X52Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[33]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X52Y67         FDCE (Remov_fdce_C_CLR)     -0.092     1.051    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[36]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.164ns (32.239%)  route 0.345ns (67.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.551     0.887    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/clk
    SLICE_X46Y66         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.164     1.051 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.345     1.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/clear
    SLICE_X52Y67         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.812     1.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X52Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[36]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X52Y67         FDCE (Remov_fdce_C_CLR)     -0.092     1.051    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[12].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[12].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[244]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.194%)  route 0.185ns (56.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.657     0.993    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[12].u_rsa_exponentiation/clk
    SLICE_X31Y107        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[12].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        FDRE (Prop_fdre_C_Q)         0.141     1.134 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[12].u_rsa_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.185     1.319    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[12].u_rsa_exponentiation/modular_multiplication_core/clear
    SLICE_X29Y107        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[12].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[244]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.929     1.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[12].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X29Y107        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[12].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[244]/C
                         clock pessimism             -0.286     1.009    
    SLICE_X29Y107        FDCE (Remov_fdce_C_CLR)     -0.092     0.917    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[12].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[244]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[12].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[12].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[254]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.194%)  route 0.185ns (56.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.657     0.993    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[12].u_rsa_exponentiation/clk
    SLICE_X31Y107        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[12].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        FDRE (Prop_fdre_C_Q)         0.141     1.134 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[12].u_rsa_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.185     1.319    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[12].u_rsa_exponentiation/modular_multiplication_core/clear
    SLICE_X29Y107        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[12].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[254]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.929     1.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[12].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X29Y107        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[12].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[254]/C
                         clock pessimism             -0.286     1.009    
    SLICE_X29Y107        FDCE (Remov_fdce_C_CLR)     -0.092     0.917    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[12].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[254]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[12].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[12].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.194%)  route 0.185ns (56.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.657     0.993    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[12].u_rsa_exponentiation/clk
    SLICE_X31Y107        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[12].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        FDRE (Prop_fdre_C_Q)         0.141     1.134 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[12].u_rsa_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.185     1.319    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[12].u_rsa_exponentiation/modular_multiplication_core/clear
    SLICE_X29Y107        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[12].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21379, routed)       0.929     1.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[12].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X29Y107        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[12].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]/C
                         clock pessimism             -0.286     1.009    
    SLICE_X29Y107        FDCE (Remov_fdce_C_CLR)     -0.092     0.917    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[12].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.402    





