// Seed: 2820111588
module module_0;
  wire id_1 = 1 - 1;
endmodule
module module_1 (
    input  uwire id_0,
    input  wire  id_1,
    output tri   id_2,
    output wand  id_3
    , id_10,
    input  tri0  id_4,
    output tri0  id_5,
    output tri0  id_6,
    input  wor   id_7,
    output wor   id_8
);
  module_0();
  tri1 id_11 = {id_4{1}};
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(posedge id_2) begin
    #1 begin
      if (1'b0) begin
        id_2 = 1'b0;
      end
    end
  end
  wire id_4;
  initial begin
    id_2 <= (1);
    id_1 <= 1;
  end
  module_0(); id_5 :
  assert property (@(posedge 1 - 1) id_5)
  else begin
    begin
      id_3 <= 1;
    end
  end
  always @(1 or posedge 1'b0) id_2 = id_3;
  wire id_6;
  wire id_7;
endmodule
