<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - core/pipeline/scr1_pipe_ialu.sv</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="title">LCOV - code coverage report</td></tr>
            <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

            <tr>
              <td width="100%">
                <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="10%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">core/pipeline</a> - scr1_pipe_ialu.sv<span style="font-size: 80%;"> (source / <a href="scr1_pipe_ialu.sv.func-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="5%"></td>
            <td width="5%" class="headerCovTableHead">Coverage</td>
            <td width="5%" class="headerCovTableHead" title="Covered + Uncovered code">Total</td>
            <td width="5%" class="headerCovTableHead" title="Exercised code only">Hit</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntryHi">100.0&nbsp;%</td>
            <td class="headerCovTableEntry">137</td>
            <td class="headerCovTableEntry">137</td>
          </tr>
          <tr>
            <td class="headerItem">Test Date:</td>
            <td class="headerValue">2023-12-19 23:18:55</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntryHi">-</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
                  <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
                </table>
              </td>
            </tr>

            <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
          </table>

          <table cellpadding=0 cellspacing=0 border=0>
            <tr>
              <td><br></td>
            </tr>
            <tr>
              <td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : /// Copyright by Syntacore LLC Â© 2016-2021. See LICENSE for details</span>
<span id="L2"><span class="lineNum">       2</span>              : /// @file       &lt;scr1_pipe_ialu.sv&gt;</span>
<span id="L3"><span class="lineNum">       3</span>              : /// @brief      Integer Arithmetic Logic Unit (IALU)</span>
<span id="L4"><span class="lineNum">       4</span>              : ///</span>
<span id="L5"><span class="lineNum">       5</span>              : </span>
<span id="L6"><span class="lineNum">       6</span>              : //-------------------------------------------------------------------------------</span>
<span id="L7"><span class="lineNum">       7</span>              :  //</span>
<span id="L8"><span class="lineNum">       8</span>              :  // Functionality:</span>
<span id="L9"><span class="lineNum">       9</span>              :  // - Performs addition/subtraction and arithmetic and branch comparisons</span>
<span id="L10"><span class="lineNum">      10</span>              :  // - Performs logical operations (AND(I), OR(I), XOR(I))</span>
<span id="L11"><span class="lineNum">      11</span>              :  // - Performs address calculation for branch, jump, DMEM load and store and AUIPC</span>
<span id="L12"><span class="lineNum">      12</span>              :  //   instructions</span>
<span id="L13"><span class="lineNum">      13</span>              :  // - Performs shift operations</span>
<span id="L14"><span class="lineNum">      14</span>              :  // - Performs MUL/DIV operations</span>
<span id="L15"><span class="lineNum">      15</span>              :  //</span>
<span id="L16"><span class="lineNum">      16</span>              :  // Structure:</span>
<span id="L17"><span class="lineNum">      17</span>              :  // - Main adder</span>
<span id="L18"><span class="lineNum">      18</span>              :  // - Address adder</span>
<span id="L19"><span class="lineNum">      19</span>              :  // - Shift logic</span>
<span id="L20"><span class="lineNum">      20</span>              :  // - MUL/DIV logic</span>
<span id="L21"><span class="lineNum">      21</span>              :  // - Output result multiplexer</span>
<span id="L22"><span class="lineNum">      22</span>              :  //</span>
<span id="L23"><span class="lineNum">      23</span>              : //-------------------------------------------------------------------------------</span>
<span id="L24"><span class="lineNum">      24</span>              : </span>
<span id="L25"><span class="lineNum">      25</span>              : `include &quot;scr1_arch_description.svh&quot;</span>
<span id="L26"><span class="lineNum">      26</span>              : `include &quot;scr1_riscv_isa_decoding.svh&quot;</span>
<span id="L27"><span class="lineNum">      27</span>              : `include &quot;scr1_search_ms1.svh&quot;</span>
<span id="L28"><span class="lineNum">      28</span>              : </span>
<span id="L29"><span class="lineNum">      29</span>              : </span>
<span id="L30"><span class="lineNum">      30</span>              : module scr1_pipe_ialu (</span>
<span id="L31"><span class="lineNum">      31</span>              : `ifdef SCR1_RVM_EXT</span>
<span id="L32"><span class="lineNum">      32</span>              :     // Common</span>
<span id="L33"><span class="lineNum">      33</span>              :     input   logic                           clk,                        // IALU clock</span>
<span id="L34"><span class="lineNum">      34</span>              :     input   logic                           rst_n,                      // IALU reset</span>
<span id="L35"><span class="lineNum">      35</span>              :     input   logic                           exu2ialu_rvm_cmd_vd_i,      // MUL/DIV command valid</span>
<span id="L36"><span class="lineNum">      36</span>              :     output  logic                           ialu2exu_rvm_res_rdy_o,     // MUL/DIV result ready</span>
<span id="L37"><span class="lineNum">      37</span>              : `endif // SCR1_RVM_EXT</span>
<span id="L38"><span class="lineNum">      38</span>              : </span>
<span id="L39"><span class="lineNum">      39</span>              :     // Main adder</span>
<span id="L40"><span class="lineNum">      40</span>              :     input   logic [`SCR1_XLEN-1:0]          exu2ialu_main_op1_i,        // main ALU 1st operand</span>
<span id="L41"><span class="lineNum">      41</span>              :     input   logic [`SCR1_XLEN-1:0]          exu2ialu_main_op2_i,        // main ALU 2nd operand</span>
<span id="L42"><span class="lineNum">      42</span>              :     input   type_scr1_ialu_cmd_sel_e        exu2ialu_cmd_i,             // IALU command</span>
<span id="L43"><span class="lineNum">      43</span>              :     output  logic [`SCR1_XLEN-1:0]          ialu2exu_main_res_o,        // main ALU result</span>
<span id="L44"><span class="lineNum">      44</span>              :     output  logic                           ialu2exu_cmp_res_o,         // IALU comparison result</span>
<span id="L45"><span class="lineNum">      45</span>              : </span>
<span id="L46"><span class="lineNum">      46</span>              :     // Address adder</span>
<span id="L47"><span class="lineNum">      47</span>              :     input   logic [`SCR1_XLEN-1:0]          exu2ialu_addr_op1_i,        // Address adder 1st operand</span>
<span id="L48"><span class="lineNum">      48</span>              :     input   logic [`SCR1_XLEN-1:0]          exu2ialu_addr_op2_i,        // Address adder 2nd operand</span>
<span id="L49"><span class="lineNum">      49</span>              :     output  logic [`SCR1_XLEN-1:0]          ialu2exu_addr_res_o         // Address adder result</span>
<span id="L50"><span class="lineNum">      50</span>              : );</span>
<span id="L51"><span class="lineNum">      51</span>              : </span>
<span id="L52"><span class="lineNum">      52</span>              : //-------------------------------------------------------------------------------</span>
<span id="L53"><span class="lineNum">      53</span>              : // Local parameters declaration</span>
<span id="L54"><span class="lineNum">      54</span>              : //-------------------------------------------------------------------------------</span>
<span id="L55"><span class="lineNum">      55</span>              : </span>
<span id="L56"><span class="lineNum">      56</span>              : `ifdef SCR1_RVM_EXT</span>
<span id="L57"><span class="lineNum">      57</span>              :  `ifdef SCR1_FAST_MUL</span>
<span id="L58"><span class="lineNum">      58</span>              : localparam SCR1_MUL_WIDTH     = `SCR1_XLEN;</span>
<span id="L59"><span class="lineNum">      59</span>              : localparam SCR1_MUL_RES_WIDTH = 2 * `SCR1_XLEN;</span>
<span id="L60"><span class="lineNum">      60</span>              : localparam SCR1_MDU_SUM_WIDTH = `SCR1_XLEN + 1;</span>
<span id="L61"><span class="lineNum">      61</span>              :  `else</span>
<span id="L62"><span class="lineNum">      62</span>              : localparam SCR1_MUL_STG_NUM   = 32;</span>
<span id="L63"><span class="lineNum">      63</span>              : localparam SCR1_MUL_WIDTH     = 32 / SCR1_MUL_STG_NUM;</span>
<span id="L64"><span class="lineNum">      64</span>              : localparam SCR1_MUL_CNT_INIT  = 32'b1 &lt;&lt; (`SCR1_XLEN/SCR1_MUL_WIDTH - 2);</span>
<span id="L65"><span class="lineNum">      65</span>              : localparam SCR1_MDU_SUM_WIDTH = `SCR1_XLEN + SCR1_MUL_WIDTH;</span>
<span id="L66"><span class="lineNum">      66</span>              :  `endif // ~SCR1_FAST_MUL</span>
<span id="L67"><span class="lineNum">      67</span>              : localparam SCR1_DIV_WIDTH     = 1;</span>
<span id="L68"><span class="lineNum">      68</span>              : localparam SCR1_DIV_CNT_INIT  = 32'b1 &lt;&lt; (`SCR1_XLEN/SCR1_DIV_WIDTH - 2);</span>
<span id="L69"><span class="lineNum">      69</span>              : `endif // SCR1_RVM_EXT</span>
<span id="L70"><span class="lineNum">      70</span>              : </span>
<span id="L71"><span class="lineNum">      71</span>              : //-------------------------------------------------------------------------------</span>
<span id="L72"><span class="lineNum">      72</span>              : // Local types declaration</span>
<span id="L73"><span class="lineNum">      73</span>              : //-------------------------------------------------------------------------------</span>
<span id="L74"><span class="lineNum">      74</span>              : </span>
<span id="L75"><span class="lineNum">      75</span>              : typedef struct packed {</span>
<span id="L76"><span class="lineNum">      76</span>              :     logic       z;      // Zero</span>
<span id="L77"><span class="lineNum">      77</span>              :     logic       s;      // Sign</span>
<span id="L78"><span class="lineNum">      78</span>              :     logic       o;      // Overflow</span>
<span id="L79"><span class="lineNum">      79</span>              :     logic       c;      // Carry</span>
<span id="L80"><span class="lineNum">      80</span>              : } type_scr1_ialu_flags_s;</span>
<span id="L81"><span class="lineNum">      81</span>              : </span>
<span id="L82"><span class="lineNum">      82</span>              :  `ifdef SCR1_RVM_EXT</span>
<span id="L83"><span class="lineNum">      83</span>              : typedef enum logic [1:0] {</span>
<span id="L84"><span class="lineNum">      84</span>              :     SCR1_IALU_MDU_FSM_IDLE,</span>
<span id="L85"><span class="lineNum">      85</span>              :     SCR1_IALU_MDU_FSM_ITER,</span>
<span id="L86"><span class="lineNum">      86</span>              :     SCR1_IALU_MDU_FSM_CORR</span>
<span id="L87"><span class="lineNum">      87</span>              : } type_scr1_ialu_fsm_state;</span>
<span id="L88"><span class="lineNum">      88</span>              : </span>
<span id="L89"><span class="lineNum">      89</span>              : typedef enum logic [1:0] {</span>
<span id="L90"><span class="lineNum">      90</span>              :    SCR1_IALU_MDU_NONE,</span>
<span id="L91"><span class="lineNum">      91</span>              :    SCR1_IALU_MDU_MUL,</span>
<span id="L92"><span class="lineNum">      92</span>              :    SCR1_IALU_MDU_DIV</span>
<span id="L93"><span class="lineNum">      93</span>              : } type_scr1_ialu_mdu_cmd;</span>
<span id="L94"><span class="lineNum">      94</span>              :  `endif // SCR1_RVM_EXT</span>
<span id="L95"><span class="lineNum">      95</span>              : </span>
<span id="L96"><span class="lineNum">      96</span>              : //-------------------------------------------------------------------------------</span>
<span id="L97"><span class="lineNum">      97</span>              : // Local signals declaration</span>
<span id="L98"><span class="lineNum">      98</span>              : //-------------------------------------------------------------------------------</span>
<span id="L99"><span class="lineNum">      99</span>              : </span>
<span id="L100"><span class="lineNum">     100</span>              : // Main adder signals</span>
<span id="L101"><span class="lineNum">     101</span>              : logic        [`SCR1_XLEN:0]                 main_sum_res;       // Main adder result</span>
<span id="L102"><span class="lineNum">     102</span>              : type_scr1_ialu_flags_s                      main_sum_flags;     // Main adder flags</span>
<span id="L103"><span class="lineNum">     103</span>              : logic                                       main_sum_pos_ovflw; // Main adder positive overflow</span>
<span id="L104"><span class="lineNum">     104</span>              : logic                                       main_sum_neg_ovflw; // Main adder negative overflow</span>
<span id="L105"><span class="lineNum">     105</span>              : logic                                       main_ops_diff_sgn;  // Main adder operands have different signs</span>
<span id="L106"><span class="lineNum">     106</span>              : logic                                       main_ops_non_zero;  // Both main adder operands are NOT 0</span>
<span id="L107"><span class="lineNum">     107</span>              : </span>
<span id="L108"><span class="lineNum">     108</span>              : // Shifter signals</span>
<span id="L109"><span class="lineNum">     109</span>              : logic                                       ialu_cmd_shft;      // IALU command is shift</span>
<span id="L110"><span class="lineNum">     110</span>              : logic signed [`SCR1_XLEN-1:0]               shft_op1;           // SHIFT operand 1</span>
<span id="L111"><span class="lineNum">     111</span>              : logic        [4:0]                          shft_op2;           // SHIFT operand 2</span>
<span id="L112"><span class="lineNum">     112</span>              : logic        [1:0]                          shft_cmd;           // SHIFT command: 00 - logical left, 10 - logical right, 11 - arithmetical right</span>
<span id="L113"><span class="lineNum">     113</span>              : logic        [`SCR1_XLEN-1:0]               shft_res;           // SHIFT result</span>
<span id="L114"><span class="lineNum">     114</span>              : </span>
<span id="L115"><span class="lineNum">     115</span>              : // MUL/DIV signals</span>
<span id="L116"><span class="lineNum">     116</span>              : `ifdef SCR1_RVM_EXT</span>
<span id="L117"><span class="lineNum">     117</span>              : // MUL/DIV FSM control signals</span>
<span id="L118"><span class="lineNum">     118</span>              : logic                                       mdu_cmd_is_iter;    // MDU Command is iterative</span>
<span id="L119"><span class="lineNum">     119</span>              : logic                                       mdu_iter_req;       // Request iterative stage</span>
<span id="L120"><span class="lineNum">     120</span>              : logic                                       mdu_iter_rdy;       // Iteration is ready</span>
<span id="L121"><span class="lineNum">     121</span>              : logic                                       mdu_corr_req;       // DIV/REM(U) correction request</span>
<span id="L122"><span class="lineNum">     122</span>              : logic                                       div_corr_req;       // Correction request for DIV operation</span>
<span id="L123"><span class="lineNum">     123</span>              : logic                                       rem_corr_req;       // Correction request for REM(U) operations</span>
<span id="L124"><span class="lineNum">     124</span>              : </span>
<span id="L125"><span class="lineNum">     125</span>              : // MUL/DIV FSM signals</span>
<span id="L126"><span class="lineNum">     126</span>              : type_scr1_ialu_fsm_state                    mdu_fsm_ff;         // Current FSM state</span>
<span id="L127"><span class="lineNum">     127</span>              : type_scr1_ialu_fsm_state                    mdu_fsm_next;       // Next FSM state</span>
<span id="L128"><span class="lineNum">     128</span>              : logic                                       mdu_fsm_idle;       // MDU FSM is in IDLE state</span>
<span id="L129"><span class="lineNum">     129</span>              : `ifdef SCR1_TRGT_SIMULATION</span>
<span id="L130"><span class="lineNum">     130</span>              : logic                                       mdu_fsm_iter;       // MDU FSM is in ITER state</span>
<span id="L131"><span class="lineNum">     131</span>              : `endif // SCR1_TRGT_SIMULATION</span>
<span id="L132"><span class="lineNum">     132</span>              : logic                                       mdu_fsm_corr;       // MDU FSM is in CORR state</span>
<span id="L133"><span class="lineNum">     133</span>              : </span>
<span id="L134"><span class="lineNum">     134</span>              : // MDU command signals</span>
<span id="L135"><span class="lineNum">     135</span>              : type_scr1_ialu_mdu_cmd                      mdu_cmd;            // MDU command: 00 - NONE, 01 - MUL,  10 - DIV</span>
<span id="L136"><span class="lineNum">     136</span>              : logic                                       mdu_cmd_mul;        // MDU command is MUL(HSU)</span>
<span id="L137"><span class="lineNum">     137</span>              : logic                                       mdu_cmd_div;        // MDU command is DIV(U)/REM(U)</span>
<span id="L138"><span class="lineNum">     138</span>              : logic        [1:0]                          mul_cmd;            // MUL command: 00 - MUL,  01 - MULH, 10 - MULHSU, 11 - MULHU</span>
<span id="L139"><span class="lineNum">     139</span>              : logic                                       mul_cmd_hi;         // High part of MUL result is requested</span>
<span id="L140"><span class="lineNum">     140</span>              : logic        [1:0]                          div_cmd;            // DIV command: 00 - DIV,  01 - DIVU, 10 - REM,    11 - REMU</span>
<span id="L141"><span class="lineNum">     141</span>              : logic                                       div_cmd_div;        // DIV command is DIV</span>
<span id="L142"><span class="lineNum">     142</span>              : logic                                       div_cmd_rem;        // DIV command is REM(U)</span>
<span id="L143"><span class="lineNum">     143</span>              : </span>
<span id="L144"><span class="lineNum">     144</span>              : // Multiplier signals</span>
<span id="L145"><span class="lineNum">     145</span>              : logic                                       mul_op1_is_sgn;     // First MUL operand is signed</span>
<span id="L146"><span class="lineNum">     146</span>              : logic                                       mul_op2_is_sgn;     // Second MUL operand is signed</span>
<span id="L147"><span class="lineNum">     147</span>              : logic                                       mul_op1_sgn;        // First MUL operand is negative</span>
<span id="L148"><span class="lineNum">     148</span>              : logic                                       mul_op2_sgn;        // Second MUL operand is negative</span>
<span id="L149"><span class="lineNum">     149</span>              : logic signed [`SCR1_XLEN:0]                 mul_op1;            // MUL operand 1</span>
<span id="L150"><span class="lineNum">     150</span>              : logic signed [SCR1_MUL_WIDTH:0]             mul_op2;            // MUL operand 1</span>
<span id="L151"><span class="lineNum">     151</span>              :  `ifdef SCR1_FAST_MUL</span>
<span id="L152"><span class="lineNum">     152</span>              : logic signed [SCR1_MUL_RES_WIDTH-1:0]       mul_res;            // MUL result</span>
<span id="L153"><span class="lineNum">     153</span>              :  `else // ~SCR1_FAST_MUL</span>
<span id="L154"><span class="lineNum">     154</span>              : logic signed [SCR1_MDU_SUM_WIDTH:0]         mul_part_prod;</span>
<span id="L155"><span class="lineNum">     155</span>              : logic        [`SCR1_XLEN-1:0]               mul_res_hi;</span>
<span id="L156"><span class="lineNum">     156</span>              : logic        [`SCR1_XLEN-1:0]               mul_res_lo;</span>
<span id="L157"><span class="lineNum">     157</span>              :  `endif // ~SCR1_FAST_MUL</span>
<span id="L158"><span class="lineNum">     158</span>              : </span>
<span id="L159"><span class="lineNum">     159</span>              : // Divisor signals</span>
<span id="L160"><span class="lineNum">     160</span>              : logic                                       div_ops_are_sgn;</span>
<span id="L161"><span class="lineNum">     161</span>              : logic                                       div_op1_is_neg;</span>
<span id="L162"><span class="lineNum">     162</span>              : logic                                       div_op2_is_neg;</span>
<span id="L163"><span class="lineNum">     163</span>              : logic                                       div_res_rem_c;</span>
<span id="L164"><span class="lineNum">     164</span>              : logic        [`SCR1_XLEN-1:0]               div_res_rem;</span>
<span id="L165"><span class="lineNum">     165</span>              : logic        [`SCR1_XLEN-1:0]               div_res_quo;</span>
<span id="L166"><span class="lineNum">     166</span>              : logic                                       div_quo_bit;</span>
<span id="L167"><span class="lineNum">     167</span>              : logic                                       div_dvdnd_lo_upd;</span>
<span id="L168"><span class="lineNum">     168</span>              : logic        [`SCR1_XLEN-1:0]               div_dvdnd_lo_ff;</span>
<span id="L169"><span class="lineNum">     169</span>              : logic        [`SCR1_XLEN-1:0]               div_dvdnd_lo_next;</span>
<span id="L170"><span class="lineNum">     170</span>              : </span>
<span id="L171"><span class="lineNum">     171</span>              : // MDU adder signals</span>
<span id="L172"><span class="lineNum">     172</span>              : logic                                       mdu_sum_sub;        // MDU adder operation: 0 - add, 1 - sub</span>
<span id="L173"><span class="lineNum">     173</span>              : logic signed [SCR1_MDU_SUM_WIDTH-1:0]       mdu_sum_op1;        // MDU adder operand 1</span>
<span id="L174"><span class="lineNum">     174</span>              : logic signed [SCR1_MDU_SUM_WIDTH-1:0]       mdu_sum_op2;        // MDU adder operand 2</span>
<span id="L175"><span class="lineNum">     175</span>              : logic signed [SCR1_MDU_SUM_WIDTH-1:0]       mdu_sum_res;        // MDU adder result</span>
<span id="L176"><span class="lineNum">     176</span>              : </span>
<span id="L177"><span class="lineNum">     177</span>              : // MDU iteration counter signals</span>
<span id="L178"><span class="lineNum">     178</span>              : logic                                       mdu_iter_cnt_en;</span>
<span id="L179"><span class="lineNum">     179</span>              : logic        [`SCR1_XLEN-1:0]               mdu_iter_cnt;</span>
<span id="L180"><span class="lineNum">     180</span>              : logic        [`SCR1_XLEN-1:0]               mdu_iter_cnt_next;</span>
<span id="L181"><span class="lineNum">     181</span>              : </span>
<span id="L182"><span class="lineNum">     182</span>              : // Intermediate results registers</span>
<span id="L183"><span class="lineNum">     183</span>              : logic                                       mdu_res_upd;</span>
<span id="L184"><span class="lineNum">     184</span>              : logic                                       mdu_res_c_ff;</span>
<span id="L185"><span class="lineNum">     185</span>              : logic                                       mdu_res_c_next;</span>
<span id="L186"><span class="lineNum">     186</span>              : logic        [`SCR1_XLEN-1:0]               mdu_res_hi_ff;</span>
<span id="L187"><span class="lineNum">     187</span>              : logic        [`SCR1_XLEN-1:0]               mdu_res_hi_next;</span>
<span id="L188"><span class="lineNum">     188</span>              : logic        [`SCR1_XLEN-1:0]               mdu_res_lo_ff;</span>
<span id="L189"><span class="lineNum">     189</span>              : logic        [`SCR1_XLEN-1:0]               mdu_res_lo_next;</span>
<span id="L190"><span class="lineNum">     190</span>              : `endif // SCR1_RVM_EXT</span>
<span id="L191"><span class="lineNum">     191</span>              : </span>
<span id="L192"><span class="lineNum">     192</span>              : //-------------------------------------------------------------------------------</span>
<span id="L193"><span class="lineNum">     193</span>              : // Main adder</span>
<span id="L194"><span class="lineNum">     194</span>              : //-------------------------------------------------------------------------------</span>
<span id="L195"><span class="lineNum">     195</span>              : //</span>
<span id="L196"><span class="lineNum">     196</span>              :  // Main adder is used for the following types of operations:</span>
<span id="L197"><span class="lineNum">     197</span>              :  // - Addition/subtraction          (ADD/ADDI/SUB)</span>
<span id="L198"><span class="lineNum">     198</span>              :  // - Branch comparisons            (BEQ/BNE/BLT(U)/BGE(U))</span>
<span id="L199"><span class="lineNum">     199</span>              :  // - Arithmetic comparisons        (SLT(U)/SLTI(U))</span>
<span id="L200"><span class="lineNum">     200</span>              : //</span>
<span id="L201"><span class="lineNum">     201</span>              : </span>
<span id="L202"><span class="lineNum">     202</span>              : // Carry out (MSB of main_sum_res) is evaluated correctly because the result</span>
<span id="L203"><span class="lineNum">     203</span>              : // width equals to the maximum width of both the right-hand and left-hand side variables</span>
<span id="L204"><span class="lineNum">     204</span> <span class="tlaGNC tlaBgGNC">           2 : always_comb begin</span></span>
<span id="L205"><span class="lineNum">     205</span> <span class="tlaGNC">           1 :     main_sum_res = (exu2ialu_cmd_i != SCR1_IALU_CMD_ADD)</span></span>
<span id="L206"><span class="lineNum">     206</span> <span class="tlaGNC">           1 :                  ? ({1'b0, exu2ialu_main_op1_i} - {1'b0, exu2ialu_main_op2_i})   // Subtraction and comparison</span></span>
<span id="L207"><span class="lineNum">     207</span> <span class="tlaGNC">           1 :                  : ({1'b0, exu2ialu_main_op1_i} + {1'b0, exu2ialu_main_op2_i});  // Addition</span></span>
<span id="L208"><span class="lineNum">     208</span>              : </span>
<span id="L209"><span class="lineNum">     209</span> <span class="tlaGNC">           1 :     main_sum_pos_ovflw = ~exu2ialu_main_op1_i[`SCR1_XLEN-1]</span></span>
<span id="L210"><span class="lineNum">     210</span> <span class="tlaGNC">           1 :                        &amp;  exu2ialu_main_op2_i[`SCR1_XLEN-1]</span></span>
<span id="L211"><span class="lineNum">     211</span> <span class="tlaGNC">           1 :                        &amp;  main_sum_res[`SCR1_XLEN-1];</span></span>
<span id="L212"><span class="lineNum">     212</span> <span class="tlaGNC">           1 :     main_sum_neg_ovflw =  exu2ialu_main_op1_i[`SCR1_XLEN-1]</span></span>
<span id="L213"><span class="lineNum">     213</span> <span class="tlaGNC">           1 :                        &amp; ~exu2ialu_main_op2_i[`SCR1_XLEN-1]</span></span>
<span id="L214"><span class="lineNum">     214</span> <span class="tlaGNC">           1 :                        &amp; ~main_sum_res[`SCR1_XLEN-1];</span></span>
<span id="L215"><span class="lineNum">     215</span>              : </span>
<span id="L216"><span class="lineNum">     216</span>              :     // FLAGS1 - flags for comparison (result of subtraction)</span>
<span id="L217"><span class="lineNum">     217</span> <span class="tlaGNC">           1 :     main_sum_flags.c = main_sum_res[`SCR1_XLEN];</span></span>
<span id="L218"><span class="lineNum">     218</span> <span class="tlaGNC">           1 :     main_sum_flags.z = ~|main_sum_res[`SCR1_XLEN-1:0];</span></span>
<span id="L219"><span class="lineNum">     219</span> <span class="tlaGNC">           1 :     main_sum_flags.s = main_sum_res[`SCR1_XLEN-1];</span></span>
<span id="L220"><span class="lineNum">     220</span> <span class="tlaGNC">           1 :     main_sum_flags.o = main_sum_pos_ovflw | main_sum_neg_ovflw;</span></span>
<span id="L221"><span class="lineNum">     221</span>              : end</span>
<span id="L222"><span class="lineNum">     222</span>              : </span>
<span id="L223"><span class="lineNum">     223</span>              : //-------------------------------------------------------------------------------</span>
<span id="L224"><span class="lineNum">     224</span>              : // Address adder</span>
<span id="L225"><span class="lineNum">     225</span>              : //-------------------------------------------------------------------------------</span>
<span id="L226"><span class="lineNum">     226</span>              : //</span>
<span id="L227"><span class="lineNum">     227</span>              :  // Additional adder is used for the following types of operations:</span>
<span id="L228"><span class="lineNum">     228</span>              :  // - PC-based address calculation          (AUIPC)</span>
<span id="L229"><span class="lineNum">     229</span>              :  // - IMEM branch address calculation       (BEQ/BNE/BLT(U)/BGE(U))</span>
<span id="L230"><span class="lineNum">     230</span>              :  // - IMEM jump address calculation         (JAL/JALR)</span>
<span id="L231"><span class="lineNum">     231</span>              :  // - DMEM load address calculation         (LB(U)/LH(U)/LW)</span>
<span id="L232"><span class="lineNum">     232</span>              :  // - DMEM store address calculation        (SB/SH/SW)</span>
<span id="L233"><span class="lineNum">     233</span>              : //</span>
<span id="L234"><span class="lineNum">     234</span>              : </span>
<span id="L235"><span class="lineNum">     235</span>              : assign ialu2exu_addr_res_o = exu2ialu_addr_op1_i + exu2ialu_addr_op2_i;</span>
<span id="L236"><span class="lineNum">     236</span>              : </span>
<span id="L237"><span class="lineNum">     237</span>              : //-------------------------------------------------------------------------------</span>
<span id="L238"><span class="lineNum">     238</span>              : // Shift logic</span>
<span id="L239"><span class="lineNum">     239</span>              : //-------------------------------------------------------------------------------</span>
<span id="L240"><span class="lineNum">     240</span>              :  //</span>
<span id="L241"><span class="lineNum">     241</span>              :  // Shift logic supports the following types of shift operations:</span>
<span id="L242"><span class="lineNum">     242</span>              :  // - Logical left shift      (SLLI/SLL)</span>
<span id="L243"><span class="lineNum">     243</span>              :  // - Logical right shift     (SRLI/SRL)</span>
<span id="L244"><span class="lineNum">     244</span>              :  // - Arithmetic right shift  (SRAI/SRA)</span>
<span id="L245"><span class="lineNum">     245</span>              : //</span>
<span id="L246"><span class="lineNum">     246</span>              : </span>
<span id="L247"><span class="lineNum">     247</span>              : assign ialu_cmd_shft = (exu2ialu_cmd_i == SCR1_IALU_CMD_SLL)</span>
<span id="L248"><span class="lineNum">     248</span>              :                      | (exu2ialu_cmd_i == SCR1_IALU_CMD_SRL)</span>
<span id="L249"><span class="lineNum">     249</span>              :                      | (exu2ialu_cmd_i == SCR1_IALU_CMD_SRA);</span>
<span id="L250"><span class="lineNum">     250</span>              : assign shft_cmd      = ialu_cmd_shft</span>
<span id="L251"><span class="lineNum">     251</span>              :                      ? {(exu2ialu_cmd_i != SCR1_IALU_CMD_SLL),</span>
<span id="L252"><span class="lineNum">     252</span>              :                         (exu2ialu_cmd_i == SCR1_IALU_CMD_SRA)}</span>
<span id="L253"><span class="lineNum">     253</span>              :                      : 2'b00;</span>
<span id="L254"><span class="lineNum">     254</span>              : </span>
<span id="L255"><span class="lineNum">     255</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L256"><span class="lineNum">     256</span> <span class="tlaGNC">           1 :     shft_op1 = exu2ialu_main_op1_i;</span></span>
<span id="L257"><span class="lineNum">     257</span> <span class="tlaGNC">           1 :     shft_op2 = exu2ialu_main_op2_i[4:0];</span></span>
<span id="L258"><span class="lineNum">     258</span> <span class="tlaGNC">           1 :     case (shft_cmd)</span></span>
<span id="L259"><span class="lineNum">     259</span> <span class="tlaGNC">       53174 :         2'b10   : shft_res = shft_op1  &gt;&gt; shft_op2;</span></span>
<span id="L260"><span class="lineNum">     260</span> <span class="tlaGNC">       20716 :         2'b11   : shft_res = shft_op1 &gt;&gt;&gt; shft_op2;</span></span>
<span id="L261"><span class="lineNum">     261</span> <span class="tlaGNC">     2494658 :         default : shft_res = shft_op1  &lt;&lt; shft_op2;</span></span>
<span id="L262"><span class="lineNum">     262</span>              :     endcase</span>
<span id="L263"><span class="lineNum">     263</span>              : end</span>
<span id="L264"><span class="lineNum">     264</span>              : </span>
<span id="L265"><span class="lineNum">     265</span>              : `ifdef SCR1_RVM_EXT</span>
<span id="L266"><span class="lineNum">     266</span>              : //-------------------------------------------------------------------------------</span>
<span id="L267"><span class="lineNum">     267</span>              : // MUL/DIV logic</span>
<span id="L268"><span class="lineNum">     268</span>              : //-------------------------------------------------------------------------------</span>
<span id="L269"><span class="lineNum">     269</span>              : //</span>
<span id="L270"><span class="lineNum">     270</span>              :  // MUL/DIV instructions use the following functional units:</span>
<span id="L271"><span class="lineNum">     271</span>              :  // - MUL/DIV FSM control logic, including iteration number counter</span>
<span id="L272"><span class="lineNum">     272</span>              :  // - MUL/DIV FSM</span>
<span id="L273"><span class="lineNum">     273</span>              :  // - MUL logic</span>
<span id="L274"><span class="lineNum">     274</span>              :  // - DIV logic</span>
<span id="L275"><span class="lineNum">     275</span>              :  // - MDU adder to produce an intermediate result</span>
<span id="L276"><span class="lineNum">     276</span>              :  // - 2 registers to save the intermediate result (shared between MUL and DIV</span>
<span id="L277"><span class="lineNum">     277</span>              :  //   operations)</span>
<span id="L278"><span class="lineNum">     278</span>              : //</span>
<span id="L279"><span class="lineNum">     279</span>              : </span>
<span id="L280"><span class="lineNum">     280</span>              : //-------------------------------------------------------------------------------</span>
<span id="L281"><span class="lineNum">     281</span>              : // MUL/DIV FSM Control logic</span>
<span id="L282"><span class="lineNum">     282</span>              : //-------------------------------------------------------------------------------</span>
<span id="L283"><span class="lineNum">     283</span>              : </span>
<span id="L284"><span class="lineNum">     284</span>              : assign mdu_cmd_div = (exu2ialu_cmd_i == SCR1_IALU_CMD_DIV)</span>
<span id="L285"><span class="lineNum">     285</span>              :                    | (exu2ialu_cmd_i == SCR1_IALU_CMD_DIVU)</span>
<span id="L286"><span class="lineNum">     286</span>              :                    | (exu2ialu_cmd_i == SCR1_IALU_CMD_REM)</span>
<span id="L287"><span class="lineNum">     287</span>              :                    | (exu2ialu_cmd_i == SCR1_IALU_CMD_REMU);</span>
<span id="L288"><span class="lineNum">     288</span>              : assign mdu_cmd_mul = (exu2ialu_cmd_i == SCR1_IALU_CMD_MUL)</span>
<span id="L289"><span class="lineNum">     289</span>              :                    | (exu2ialu_cmd_i == SCR1_IALU_CMD_MULH)</span>
<span id="L290"><span class="lineNum">     290</span>              :                    | (exu2ialu_cmd_i == SCR1_IALU_CMD_MULHU)</span>
<span id="L291"><span class="lineNum">     291</span>              :                    | (exu2ialu_cmd_i == SCR1_IALU_CMD_MULHSU);</span>
<span id="L292"><span class="lineNum">     292</span>              : </span>
<span id="L293"><span class="lineNum">     293</span>              : assign mdu_cmd     = mdu_cmd_div ? SCR1_IALU_MDU_DIV</span>
<span id="L294"><span class="lineNum">     294</span>              :                    : mdu_cmd_mul ? SCR1_IALU_MDU_MUL</span>
<span id="L295"><span class="lineNum">     295</span>              :                                  : SCR1_IALU_MDU_NONE;</span>
<span id="L296"><span class="lineNum">     296</span>              : </span>
<span id="L297"><span class="lineNum">     297</span>              : assign main_ops_non_zero = |exu2ialu_main_op1_i &amp; |exu2ialu_main_op2_i;</span>
<span id="L298"><span class="lineNum">     298</span>              : assign main_ops_diff_sgn = exu2ialu_main_op1_i[`SCR1_XLEN-1]</span>
<span id="L299"><span class="lineNum">     299</span>              :                          ^ exu2ialu_main_op2_i[`SCR1_XLEN-1];</span>
<span id="L300"><span class="lineNum">     300</span>              : </span>
<span id="L301"><span class="lineNum">     301</span>              :  `ifdef SCR1_FAST_MUL</span>
<span id="L302"><span class="lineNum">     302</span>              :     assign mdu_cmd_is_iter = mdu_cmd_div;</span>
<span id="L303"><span class="lineNum">     303</span>              :  `else // ~SCR1_FAST_MUL</span>
<span id="L304"><span class="lineNum">     304</span>              :     assign mdu_cmd_is_iter = mdu_cmd_mul | mdu_cmd_div;</span>
<span id="L305"><span class="lineNum">     305</span>              :  `endif // ~SCR1_FAST_MUL</span>
<span id="L306"><span class="lineNum">     306</span>              : </span>
<span id="L307"><span class="lineNum">     307</span>              : assign mdu_iter_req = mdu_cmd_is_iter ? (main_ops_non_zero &amp; mdu_fsm_idle) : 1'b0;</span>
<span id="L308"><span class="lineNum">     308</span>              : assign mdu_iter_rdy = mdu_iter_cnt[0];</span>
<span id="L309"><span class="lineNum">     309</span>              : </span>
<span id="L310"><span class="lineNum">     310</span>              : assign div_cmd_div = (div_cmd == 2'b00);</span>
<span id="L311"><span class="lineNum">     311</span>              : assign div_cmd_rem = div_cmd[1];</span>
<span id="L312"><span class="lineNum">     312</span>              : </span>
<span id="L313"><span class="lineNum">     313</span>              : // Correction request signals</span>
<span id="L314"><span class="lineNum">     314</span>              : assign div_corr_req = div_cmd_div &amp; main_ops_diff_sgn;</span>
<span id="L315"><span class="lineNum">     315</span>              : assign rem_corr_req = div_cmd_rem &amp; |div_res_rem &amp; (div_op1_is_neg ^ div_res_rem_c);</span>
<span id="L316"><span class="lineNum">     316</span>              : assign mdu_corr_req = mdu_cmd_div &amp; (div_corr_req | rem_corr_req);</span>
<span id="L317"><span class="lineNum">     317</span>              : </span>
<span id="L318"><span class="lineNum">     318</span>              : // MDU iteration counter</span>
<span id="L319"><span class="lineNum">     319</span>              : //------------------------------------------------------------------------------</span>
<span id="L320"><span class="lineNum">     320</span>              : </span>
<span id="L321"><span class="lineNum">     321</span>              : assign mdu_iter_cnt_en = exu2ialu_rvm_cmd_vd_i &amp; ~ialu2exu_rvm_res_rdy_o;</span>
<span id="L322"><span class="lineNum">     322</span>              : </span>
<span id="L323"><span class="lineNum">     323</span> <span class="tlaGNC">     2568546 : always_ff @(posedge clk) begin</span></span>
<span id="L324"><span class="lineNum">     324</span> <span class="tlaGNC">      196340 :     if (mdu_iter_cnt_en) begin</span></span>
<span id="L325"><span class="lineNum">     325</span> <span class="tlaGNC">       98170 :         mdu_iter_cnt &lt;= mdu_iter_cnt_next;</span></span>
<span id="L326"><span class="lineNum">     326</span>              :     end</span>
<span id="L327"><span class="lineNum">     327</span>              : end</span>
<span id="L328"><span class="lineNum">     328</span>              : </span>
<span id="L329"><span class="lineNum">     329</span>              : assign mdu_iter_cnt_next = ~mdu_fsm_idle ? mdu_iter_cnt &gt;&gt; 1</span>
<span id="L330"><span class="lineNum">     330</span>              :                          : mdu_cmd_div   ? SCR1_DIV_CNT_INIT</span>
<span id="L331"><span class="lineNum">     331</span>              :  `ifndef SCR1_FAST_MUL</span>
<span id="L332"><span class="lineNum">     332</span>              :                          : mdu_cmd_mul   ? SCR1_MUL_CNT_INIT</span>
<span id="L333"><span class="lineNum">     333</span>              :  `endif // ~SCR1_FAST_MUL</span>
<span id="L334"><span class="lineNum">     334</span>              :                                          : mdu_iter_cnt;</span>
<span id="L335"><span class="lineNum">     335</span>              : </span>
<span id="L336"><span class="lineNum">     336</span>              : //-------------------------------------------------------------------------------</span>
<span id="L337"><span class="lineNum">     337</span>              : // MUL/DIV FSM</span>
<span id="L338"><span class="lineNum">     338</span>              : //-------------------------------------------------------------------------------</span>
<span id="L339"><span class="lineNum">     339</span>              : </span>
<span id="L340"><span class="lineNum">     340</span> <span class="tlaGNC">     2568992 : always_ff @(posedge clk, negedge rst_n) begin</span></span>
<span id="L341"><span class="lineNum">     341</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L342"><span class="lineNum">     342</span> <span class="tlaGNC">        1793 :         mdu_fsm_ff &lt;= SCR1_IALU_MDU_FSM_IDLE;</span></span>
<span id="L343"><span class="lineNum">     343</span> <span class="tlaGNC">     1282703 :     end else begin</span></span>
<span id="L344"><span class="lineNum">     344</span> <span class="tlaGNC">     1282703 :         mdu_fsm_ff &lt;= mdu_fsm_next;</span></span>
<span id="L345"><span class="lineNum">     345</span>              :     end</span>
<span id="L346"><span class="lineNum">     346</span>              : end</span>
<span id="L347"><span class="lineNum">     347</span>              : </span>
<span id="L348"><span class="lineNum">     348</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L349"><span class="lineNum">     349</span> <span class="tlaGNC">           1 :     mdu_fsm_next = SCR1_IALU_MDU_FSM_IDLE;</span></span>
<span id="L350"><span class="lineNum">     350</span>              : </span>
<span id="L351"><span class="lineNum">     351</span> <span class="tlaGNC">      772293 :     if (exu2ialu_rvm_cmd_vd_i) begin</span></span>
<span id="L352"><span class="lineNum">     352</span> <span class="tlaGNC">      512427 :         case (mdu_fsm_ff)</span></span>
<span id="L353"><span class="lineNum">     353</span> <span class="tlaGNC">      828514 :             SCR1_IALU_MDU_FSM_IDLE : begin</span></span>
<span id="L354"><span class="lineNum">     354</span> <span class="tlaGNC">      414257 :                 mdu_fsm_next = mdu_iter_req  ? SCR1_IALU_MDU_FSM_ITER</span></span>
<span id="L355"><span class="lineNum">     355</span> <span class="tlaGNC">      414257 :                                              : SCR1_IALU_MDU_FSM_IDLE;</span></span>
<span id="L356"><span class="lineNum">     356</span>              :             end</span>
<span id="L357"><span class="lineNum">     357</span> <span class="tlaGNC">      193874 :             SCR1_IALU_MDU_FSM_ITER : begin</span></span>
<span id="L358"><span class="lineNum">     358</span> <span class="tlaGNC">       96937 :                 mdu_fsm_next = ~mdu_iter_rdy ? SCR1_IALU_MDU_FSM_ITER</span></span>
<span id="L359"><span class="lineNum">     359</span> <span class="tlaGNC">       96937 :                              : mdu_corr_req  ? SCR1_IALU_MDU_FSM_CORR</span></span>
<span id="L360"><span class="lineNum">     360</span> <span class="tlaGNC">       96937 :                                              : SCR1_IALU_MDU_FSM_IDLE;</span></span>
<span id="L361"><span class="lineNum">     361</span>              :             end</span>
<span id="L362"><span class="lineNum">     362</span> <span class="tlaGNC">        2466 :             SCR1_IALU_MDU_FSM_CORR : begin</span></span>
<span id="L363"><span class="lineNum">     363</span> <span class="tlaGNC">        1233 :                 mdu_fsm_next = SCR1_IALU_MDU_FSM_IDLE;</span></span>
<span id="L364"><span class="lineNum">     364</span>              :             end</span>
<span id="L365"><span class="lineNum">     365</span>              :         endcase</span>
<span id="L366"><span class="lineNum">     366</span>              :     end</span>
<span id="L367"><span class="lineNum">     367</span>              : end</span>
<span id="L368"><span class="lineNum">     368</span>              : </span>
<span id="L369"><span class="lineNum">     369</span>              : assign mdu_fsm_idle = (mdu_fsm_ff == SCR1_IALU_MDU_FSM_IDLE);</span>
<span id="L370"><span class="lineNum">     370</span>              : `ifdef SCR1_TRGT_SIMULATION</span>
<span id="L371"><span class="lineNum">     371</span>              : assign mdu_fsm_iter = (mdu_fsm_ff == SCR1_IALU_MDU_FSM_ITER);</span>
<span id="L372"><span class="lineNum">     372</span>              : `endif // SCR1_TRGT_SIMULATION</span>
<span id="L373"><span class="lineNum">     373</span>              : assign mdu_fsm_corr = (mdu_fsm_ff == SCR1_IALU_MDU_FSM_CORR);</span>
<span id="L374"><span class="lineNum">     374</span>              : </span>
<span id="L375"><span class="lineNum">     375</span>              : //-------------------------------------------------------------------------------</span>
<span id="L376"><span class="lineNum">     376</span>              : // Multiplier logic</span>
<span id="L377"><span class="lineNum">     377</span>              : //-------------------------------------------------------------------------------</span>
<span id="L378"><span class="lineNum">     378</span>              : //</span>
<span id="L379"><span class="lineNum">     379</span>              :  // Multiplication has 2 options: fast (1 cycle) and Radix-2 (32 cycles) multiplication.</span>
<span id="L380"><span class="lineNum">     380</span>              :  //</span>
<span id="L381"><span class="lineNum">     381</span>              :  // 1. Fast multiplication uses the straightforward approach when 2 operands are</span>
<span id="L382"><span class="lineNum">     382</span>              :  // multiplied in one cycle</span>
<span id="L383"><span class="lineNum">     383</span>              :  //</span>
<span id="L384"><span class="lineNum">     384</span>              :  // 2. Radix-2 multiplication uses 2 registers (high and low part of multiplication)</span>
<span id="L385"><span class="lineNum">     385</span>              :  //</span>
<span id="L386"><span class="lineNum">     386</span>              :  // Radix-2 algorithm:</span>
<span id="L387"><span class="lineNum">     387</span>              :  // 1. Initialize registers</span>
<span id="L388"><span class="lineNum">     388</span>              :  // 2. Create a partial product by multiplying multiplicand by the LSB of multiplier</span>
<span id="L389"><span class="lineNum">     389</span>              :  // 3. Add the partial product to the previous (intermediate) value of multiplication</span>
<span id="L390"><span class="lineNum">     390</span>              :  //    result (stored into high and low parts of multiplication result register)</span>
<span id="L391"><span class="lineNum">     391</span>              :  // 4. Shift the low part of multiplication result register right</span>
<span id="L392"><span class="lineNum">     392</span>              :  // 4. Store the addition result into the high part of multiplication result register</span>
<span id="L393"><span class="lineNum">     393</span>              :  // 6. If iteration is not ready, go to step 2. Otherwise multiplication is done</span>
<span id="L394"><span class="lineNum">     394</span>              :  //</span>
<span id="L395"><span class="lineNum">     395</span>              : //</span>
<span id="L396"><span class="lineNum">     396</span>              : </span>
<span id="L397"><span class="lineNum">     397</span>              : assign mul_cmd  = {((exu2ialu_cmd_i == SCR1_IALU_CMD_MULHU) | (exu2ialu_cmd_i == SCR1_IALU_CMD_MULHSU)),</span>
<span id="L398"><span class="lineNum">     398</span>              :                    ((exu2ialu_cmd_i == SCR1_IALU_CMD_MULHU) | (exu2ialu_cmd_i == SCR1_IALU_CMD_MULH))};</span>
<span id="L399"><span class="lineNum">     399</span>              : </span>
<span id="L400"><span class="lineNum">     400</span>              : assign mul_cmd_hi     = |mul_cmd;</span>
<span id="L401"><span class="lineNum">     401</span>              : assign mul_op1_is_sgn = ~&amp;mul_cmd;</span>
<span id="L402"><span class="lineNum">     402</span>              : assign mul_op2_is_sgn = ~mul_cmd[1];</span>
<span id="L403"><span class="lineNum">     403</span>              : assign mul_op1_sgn    = mul_op1_is_sgn &amp; exu2ialu_main_op1_i[`SCR1_XLEN-1];</span>
<span id="L404"><span class="lineNum">     404</span>              : assign mul_op2_sgn    = mul_op2_is_sgn &amp; exu2ialu_main_op2_i[`SCR1_XLEN-1];</span>
<span id="L405"><span class="lineNum">     405</span>              : </span>
<span id="L406"><span class="lineNum">     406</span>              : `ifdef SCR1_FAST_MUL</span>
<span id="L407"><span class="lineNum">     407</span>              : assign mul_op1 = mdu_cmd_mul ? $signed({mul_op1_sgn, exu2ialu_main_op1_i}) : '0;</span>
<span id="L408"><span class="lineNum">     408</span>              : assign mul_op2 = mdu_cmd_mul ? $signed({mul_op2_sgn, exu2ialu_main_op2_i}) : '0;</span>
<span id="L409"><span class="lineNum">     409</span>              : assign mul_res = mdu_cmd_mul ? mul_op1 * mul_op2                           : $signed('0);</span>
<span id="L410"><span class="lineNum">     410</span>              : `else // ~SCR1_FAST_MUL</span>
<span id="L411"><span class="lineNum">     411</span>              : assign mul_op1 = mdu_cmd_mul  ? $signed({mul_op1_sgn, exu2ialu_main_op1_i}) : '0;</span>
<span id="L412"><span class="lineNum">     412</span>              : assign mul_op2 = ~mdu_cmd_mul ? '0</span>
<span id="L413"><span class="lineNum">     413</span>              :                : mdu_fsm_idle ? $signed({1'b0, exu2ialu_main_op2_i[SCR1_MUL_WIDTH-1:0]})</span>
<span id="L414"><span class="lineNum">     414</span>              :                               : $signed({(mdu_iter_cnt[0] &amp; mul_op2_is_sgn &amp; mdu_res_lo_ff[SCR1_MUL_WIDTH-1]),</span>
<span id="L415"><span class="lineNum">     415</span>              :                                           mdu_res_lo_ff[SCR1_MUL_WIDTH-1:0]});</span>
<span id="L416"><span class="lineNum">     416</span>              : </span>
<span id="L417"><span class="lineNum">     417</span>              : assign mul_part_prod            = mdu_cmd_mul  ? mul_op1 * mul_op2 : $signed('0);</span>
<span id="L418"><span class="lineNum">     418</span>              : assign {mul_res_hi, mul_res_lo} = ~mdu_cmd_mul ? '0</span>
<span id="L419"><span class="lineNum">     419</span>              :                                 : mdu_fsm_idle ? ({mdu_sum_res, exu2ialu_main_op2_i[`SCR1_XLEN-1:SCR1_MUL_WIDTH]})</span>
<span id="L420"><span class="lineNum">     420</span>              :                                                : ({mdu_sum_res, mdu_res_lo_ff[`SCR1_XLEN-1:SCR1_MUL_WIDTH]});</span>
<span id="L421"><span class="lineNum">     421</span>              : `endif // ~SCR1_FAST_MUL</span>
<span id="L422"><span class="lineNum">     422</span>              : </span>
<span id="L423"><span class="lineNum">     423</span>              : //-------------------------------------------------------------------------------</span>
<span id="L424"><span class="lineNum">     424</span>              : // Divider logic</span>
<span id="L425"><span class="lineNum">     425</span>              : //-------------------------------------------------------------------------------</span>
<span id="L426"><span class="lineNum">     426</span>              : //</span>
<span id="L427"><span class="lineNum">     427</span>              :  // Division uses a non-restoring algorithm. 3 registers are used:</span>
<span id="L428"><span class="lineNum">     428</span>              :  // - Remainder register</span>
<span id="L429"><span class="lineNum">     429</span>              :  // - Quotient register</span>
<span id="L430"><span class="lineNum">     430</span>              :  // - Dividend low part register (for corner case quotient bit calculation)</span>
<span id="L431"><span class="lineNum">     431</span>              :  //</span>
<span id="L432"><span class="lineNum">     432</span>              :  // Algorithm:</span>
<span id="L433"><span class="lineNum">     433</span>              :  // 1. Initialize registers</span>
<span id="L434"><span class="lineNum">     434</span>              :  // 2. Shift remainder and dividend low part registers left</span>
<span id="L435"><span class="lineNum">     435</span>              :  // 3. Compare remainder register with the divisor (taking previous quotient bit</span>
<span id="L436"><span class="lineNum">     436</span>              :  //    and operands signs into account) and calculate quotient bit based on the</span>
<span id="L437"><span class="lineNum">     437</span>              :  //    comparison results</span>
<span id="L438"><span class="lineNum">     438</span>              :  // 4. Shift quotient register left, append quotient bit to the quotient register</span>
<span id="L439"><span class="lineNum">     439</span>              :  // 5. If iteration is not ready, go to step 2. Otherwise go to step 6</span>
<span id="L440"><span class="lineNum">     440</span>              :  // 6. Do correction if necessary, otherwise division is done</span>
<span id="L441"><span class="lineNum">     441</span>              :  //</span>
<span id="L442"><span class="lineNum">     442</span>              :  // Quotient bit calculation has a corner case:</span>
<span id="L443"><span class="lineNum">     443</span>              :  // When dividend is negative result carry bit check takes into account only</span>
<span id="L444"><span class="lineNum">     444</span>              :  // the case of remainder register been greater than divisor. To handle</span>
<span id="L445"><span class="lineNum">     445</span>              :  // equality case we should check if both the comparison result and the</span>
<span id="L446"><span class="lineNum">     446</span>              :  // lower part of dividend are zero</span>
<span id="L447"><span class="lineNum">     447</span>              : //</span>
<span id="L448"><span class="lineNum">     448</span>              : </span>
<span id="L449"><span class="lineNum">     449</span>              : assign div_cmd  = {((exu2ialu_cmd_i == SCR1_IALU_CMD_REM)   | (exu2ialu_cmd_i == SCR1_IALU_CMD_REMU)),</span>
<span id="L450"><span class="lineNum">     450</span>              :                    ((exu2ialu_cmd_i == SCR1_IALU_CMD_REMU)  | (exu2ialu_cmd_i == SCR1_IALU_CMD_DIVU))};</span>
<span id="L451"><span class="lineNum">     451</span>              : </span>
<span id="L452"><span class="lineNum">     452</span>              : assign div_ops_are_sgn = ~div_cmd[0];</span>
<span id="L453"><span class="lineNum">     453</span>              : assign div_op1_is_neg  = div_ops_are_sgn &amp; exu2ialu_main_op1_i[`SCR1_XLEN-1];</span>
<span id="L454"><span class="lineNum">     454</span>              : assign div_op2_is_neg  = div_ops_are_sgn &amp; exu2ialu_main_op2_i[`SCR1_XLEN-1];</span>
<span id="L455"><span class="lineNum">     455</span>              : </span>
<span id="L456"><span class="lineNum">     456</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L457"><span class="lineNum">     457</span> <span class="tlaGNC">           1 :     div_res_rem_c = '0;</span></span>
<span id="L458"><span class="lineNum">     458</span> <span class="tlaGNC">           1 :     div_res_rem   = '0;</span></span>
<span id="L459"><span class="lineNum">     459</span> <span class="tlaGNC">           1 :     div_res_quo   = '0;</span></span>
<span id="L460"><span class="lineNum">     460</span> <span class="tlaGNC">           1 :     div_quo_bit   = 1'b0;</span></span>
<span id="L461"><span class="lineNum">     461</span> <span class="tlaGNC">      201032 :     if (mdu_cmd_div &amp; ~mdu_fsm_corr) begin</span></span>
<span id="L462"><span class="lineNum">     462</span> <span class="tlaGNC">      100516 :         div_res_rem_c = mdu_sum_res[SCR1_MDU_SUM_WIDTH-1];</span></span>
<span id="L463"><span class="lineNum">     463</span> <span class="tlaGNC">      100516 :         div_res_rem   = mdu_sum_res[SCR1_MDU_SUM_WIDTH-2:0];</span></span>
<span id="L464"><span class="lineNum">     464</span> <span class="tlaGNC">      100516 :         div_quo_bit   = ~(div_op1_is_neg ^ div_res_rem_c)</span></span>
<span id="L465"><span class="lineNum">     465</span> <span class="tlaGNC">      100516 :                       | (div_op1_is_neg &amp; ({mdu_sum_res, div_dvdnd_lo_next} == '0));</span></span>
<span id="L466"><span class="lineNum">     466</span> <span class="tlaGNC">      100516 :         div_res_quo   = mdu_fsm_idle</span></span>
<span id="L467"><span class="lineNum">     467</span> <span class="tlaGNC">      100516 :                       ? {'0, div_quo_bit}</span></span>
<span id="L468"><span class="lineNum">     468</span> <span class="tlaGNC">      100516 :                       : {mdu_res_lo_ff[`SCR1_XLEN-2:0], div_quo_bit};</span></span>
<span id="L469"><span class="lineNum">     469</span>              :     end</span>
<span id="L470"><span class="lineNum">     470</span>              : end</span>
<span id="L471"><span class="lineNum">     471</span>              : </span>
<span id="L472"><span class="lineNum">     472</span>              : // Dividend low part register</span>
<span id="L473"><span class="lineNum">     473</span>              : //------------------------------------------------------------------------------</span>
<span id="L474"><span class="lineNum">     474</span>              : </span>
<span id="L475"><span class="lineNum">     475</span>              : assign div_dvdnd_lo_upd = exu2ialu_rvm_cmd_vd_i &amp; ~ialu2exu_rvm_res_rdy_o;</span>
<span id="L476"><span class="lineNum">     476</span>              : </span>
<span id="L477"><span class="lineNum">     477</span> <span class="tlaGNC">     2568546 : always_ff @(posedge clk) begin</span></span>
<span id="L478"><span class="lineNum">     478</span> <span class="tlaGNC">      196340 :     if (div_dvdnd_lo_upd) begin</span></span>
<span id="L479"><span class="lineNum">     479</span> <span class="tlaGNC">       98170 :         div_dvdnd_lo_ff &lt;= div_dvdnd_lo_next;</span></span>
<span id="L480"><span class="lineNum">     480</span>              :     end</span>
<span id="L481"><span class="lineNum">     481</span>              : end</span>
<span id="L482"><span class="lineNum">     482</span>              : </span>
<span id="L483"><span class="lineNum">     483</span>              : assign div_dvdnd_lo_next = (~mdu_cmd_div | mdu_fsm_corr) ? '0</span>
<span id="L484"><span class="lineNum">     484</span>              :                          : mdu_fsm_idle                  ? exu2ialu_main_op1_i &lt;&lt; 1</span>
<span id="L485"><span class="lineNum">     485</span>              :                                                          : div_dvdnd_lo_ff     &lt;&lt; 1;</span>
<span id="L486"><span class="lineNum">     486</span>              : </span>
<span id="L487"><span class="lineNum">     487</span>              : //-------------------------------------------------------------------------------</span>
<span id="L488"><span class="lineNum">     488</span>              : // MDU adder</span>
<span id="L489"><span class="lineNum">     489</span>              : //-------------------------------------------------------------------------------</span>
<span id="L490"><span class="lineNum">     490</span>              : </span>
<span id="L491"><span class="lineNum">     491</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L492"><span class="lineNum">     492</span> <span class="tlaGNC">           1 :     mdu_sum_sub    = 1'b0;</span></span>
<span id="L493"><span class="lineNum">     493</span> <span class="tlaGNC">           1 :     mdu_sum_op1    = '0;</span></span>
<span id="L494"><span class="lineNum">     494</span> <span class="tlaGNC">           1 :     mdu_sum_op2    = '0;</span></span>
<span id="L495"><span class="lineNum">     495</span> <span class="tlaGNC">           1 :     case (mdu_cmd)</span></span>
<span id="L496"><span class="lineNum">     496</span> <span class="tlaGNC">      203498 :         SCR1_IALU_MDU_DIV : begin</span></span>
<span id="L497"><span class="lineNum">     497</span>              :             logic           sgn;</span>
<span id="L498"><span class="lineNum">     498</span>              :             logic           inv;</span>
<span id="L499"><span class="lineNum">     499</span>              : </span>
<span id="L500"><span class="lineNum">     500</span> <span class="tlaGNC">      101749 :             sgn         = mdu_fsm_corr ? div_op1_is_neg ^ mdu_res_c_ff</span></span>
<span id="L501"><span class="lineNum">     501</span> <span class="tlaGNC">      101749 :                         : mdu_fsm_idle ? 1'b0</span></span>
<span id="L502"><span class="lineNum">     502</span> <span class="tlaGNC">      101749 :                                        : ~mdu_res_lo_ff[0];</span></span>
<span id="L503"><span class="lineNum">     503</span> <span class="tlaGNC">      101749 :             inv         = div_ops_are_sgn &amp; main_ops_diff_sgn;</span></span>
<span id="L504"><span class="lineNum">     504</span> <span class="tlaGNC">      101749 :             mdu_sum_sub = ~inv ^ sgn;</span></span>
<span id="L505"><span class="lineNum">     505</span> <span class="tlaGNC">      101749 :             mdu_sum_op1 = mdu_fsm_corr ? $signed({1'b0, mdu_res_hi_ff})</span></span>
<span id="L506"><span class="lineNum">     506</span> <span class="tlaGNC">      101749 :                         : mdu_fsm_idle ? $signed({div_op1_is_neg, exu2ialu_main_op1_i[`SCR1_XLEN-1]})</span></span>
<span id="L507"><span class="lineNum">     507</span> <span class="tlaGNC">      101749 :                                        : $signed({mdu_res_hi_ff, div_dvdnd_lo_ff[`SCR1_XLEN-1]});</span></span>
<span id="L508"><span class="lineNum">     508</span> <span class="tlaGNC">      101749 :             mdu_sum_op2 = $signed({div_op2_is_neg, exu2ialu_main_op2_i});</span></span>
<span id="L509"><span class="lineNum">     509</span>              :         end</span>
<span id="L510"><span class="lineNum">     510</span>              : `ifndef SCR1_FAST_MUL</span>
<span id="L511"><span class="lineNum">     511</span>              :         SCR1_IALU_MDU_MUL : begin</span>
<span id="L512"><span class="lineNum">     512</span>              :             mdu_sum_op1 = mdu_fsm_idle</span>
<span id="L513"><span class="lineNum">     513</span>              :                         ? '0</span>
<span id="L514"><span class="lineNum">     514</span>              :                         : $signed({(mul_op1_is_sgn &amp; mdu_res_hi_ff[`SCR1_XLEN-1]), mdu_res_hi_ff});</span>
<span id="L515"><span class="lineNum">     515</span>              :             mdu_sum_op2 = mul_part_prod;</span>
<span id="L516"><span class="lineNum">     516</span>              :         end</span>
<span id="L517"><span class="lineNum">     517</span>              : `endif // SCR1_FAST_MUL</span>
<span id="L518"><span class="lineNum">     518</span> <span class="tlaGNC">     2365050 :         default : begin end</span></span>
<span id="L519"><span class="lineNum">     519</span>              :     endcase</span>
<span id="L520"><span class="lineNum">     520</span> <span class="tlaGNC">           1 :     mdu_sum_res = mdu_sum_sub</span></span>
<span id="L521"><span class="lineNum">     521</span> <span class="tlaGNC">           1 :                 ? (mdu_sum_op1 - mdu_sum_op2)</span></span>
<span id="L522"><span class="lineNum">     522</span> <span class="tlaGNC">           1 :                 : (mdu_sum_op1 + mdu_sum_op2);</span></span>
<span id="L523"><span class="lineNum">     523</span>              : end</span>
<span id="L524"><span class="lineNum">     524</span>              : </span>
<span id="L525"><span class="lineNum">     525</span>              : //-------------------------------------------------------------------------------</span>
<span id="L526"><span class="lineNum">     526</span>              : // MUL/DIV intermediate results registers</span>
<span id="L527"><span class="lineNum">     527</span>              : //-------------------------------------------------------------------------------</span>
<span id="L528"><span class="lineNum">     528</span>              : </span>
<span id="L529"><span class="lineNum">     529</span>              : assign mdu_res_upd = exu2ialu_rvm_cmd_vd_i &amp; ~ialu2exu_rvm_res_rdy_o;</span>
<span id="L530"><span class="lineNum">     530</span>              : </span>
<span id="L531"><span class="lineNum">     531</span> <span class="tlaGNC">     2568546 : always_ff @(posedge clk) begin</span></span>
<span id="L532"><span class="lineNum">     532</span> <span class="tlaGNC">      196340 :     if (mdu_res_upd) begin</span></span>
<span id="L533"><span class="lineNum">     533</span> <span class="tlaGNC">       98170 :         mdu_res_c_ff  &lt;= mdu_res_c_next;</span></span>
<span id="L534"><span class="lineNum">     534</span> <span class="tlaGNC">       98170 :         mdu_res_hi_ff &lt;= mdu_res_hi_next;</span></span>
<span id="L535"><span class="lineNum">     535</span> <span class="tlaGNC">       98170 :         mdu_res_lo_ff &lt;= mdu_res_lo_next;</span></span>
<span id="L536"><span class="lineNum">     536</span>              :     end</span>
<span id="L537"><span class="lineNum">     537</span>              : end</span>
<span id="L538"><span class="lineNum">     538</span>              : </span>
<span id="L539"><span class="lineNum">     539</span>              : assign mdu_res_c_next  = mdu_cmd_div ? div_res_rem_c : mdu_res_c_ff;</span>
<span id="L540"><span class="lineNum">     540</span>              : assign mdu_res_hi_next = mdu_cmd_div ? div_res_rem</span>
<span id="L541"><span class="lineNum">     541</span>              :  `ifndef SCR1_FAST_MUL</span>
<span id="L542"><span class="lineNum">     542</span>              :                        : mdu_cmd_mul ? mul_res_hi</span>
<span id="L543"><span class="lineNum">     543</span>              :  `endif // SCR1_FAST_MUL</span>
<span id="L544"><span class="lineNum">     544</span>              :                                      : mdu_res_hi_ff;</span>
<span id="L545"><span class="lineNum">     545</span>              : assign mdu_res_lo_next = mdu_cmd_div ? div_res_quo</span>
<span id="L546"><span class="lineNum">     546</span>              :  `ifndef SCR1_FAST_MUL</span>
<span id="L547"><span class="lineNum">     547</span>              :                        : mdu_cmd_mul ? mul_res_lo</span>
<span id="L548"><span class="lineNum">     548</span>              :  `endif // SCR1_FAST_MUL</span>
<span id="L549"><span class="lineNum">     549</span>              :                                      : mdu_res_lo_ff;</span>
<span id="L550"><span class="lineNum">     550</span>              : `endif // SCR1_RVM_EXT</span>
<span id="L551"><span class="lineNum">     551</span>              : </span>
<span id="L552"><span class="lineNum">     552</span>              : //-------------------------------------------------------------------------------</span>
<span id="L553"><span class="lineNum">     553</span>              : // Operation result forming</span>
<span id="L554"><span class="lineNum">     554</span>              : //-------------------------------------------------------------------------------</span>
<span id="L555"><span class="lineNum">     555</span>              : </span>
<span id="L556"><span class="lineNum">     556</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L557"><span class="lineNum">     557</span> <span class="tlaGNC">           1 :     ialu2exu_main_res_o    = '0;</span></span>
<span id="L558"><span class="lineNum">     558</span> <span class="tlaGNC">           1 :     ialu2exu_cmp_res_o     = 1'b0;</span></span>
<span id="L559"><span class="lineNum">     559</span>              : `ifdef SCR1_RVM_EXT</span>
<span id="L560"><span class="lineNum">     560</span> <span class="tlaGNC">           1 :     ialu2exu_rvm_res_rdy_o = 1'b1;</span></span>
<span id="L561"><span class="lineNum">     561</span>              : `endif // SCR1_RVM_EXT</span>
<span id="L562"><span class="lineNum">     562</span>              : </span>
<span id="L563"><span class="lineNum">     563</span> <span class="tlaGNC">           1 :     case (exu2ialu_cmd_i)</span></span>
<span id="L564"><span class="lineNum">     564</span> <span class="tlaGNC">       69256 :         SCR1_IALU_CMD_AND : begin</span></span>
<span id="L565"><span class="lineNum">     565</span> <span class="tlaGNC">       34628 :             ialu2exu_main_res_o = exu2ialu_main_op1_i &amp; exu2ialu_main_op2_i;</span></span>
<span id="L566"><span class="lineNum">     566</span>              :         end</span>
<span id="L567"><span class="lineNum">     567</span> <span class="tlaGNC">       19760 :         SCR1_IALU_CMD_OR : begin</span></span>
<span id="L568"><span class="lineNum">     568</span> <span class="tlaGNC">        9880 :             ialu2exu_main_res_o = exu2ialu_main_op1_i | exu2ialu_main_op2_i;</span></span>
<span id="L569"><span class="lineNum">     569</span>              :         end</span>
<span id="L570"><span class="lineNum">     570</span> <span class="tlaGNC">       25350 :         SCR1_IALU_CMD_XOR : begin</span></span>
<span id="L571"><span class="lineNum">     571</span> <span class="tlaGNC">       12675 :             ialu2exu_main_res_o = exu2ialu_main_op1_i ^ exu2ialu_main_op2_i;</span></span>
<span id="L572"><span class="lineNum">     572</span>              :         end</span>
<span id="L573"><span class="lineNum">     573</span> <span class="tlaGNC">      479644 :         SCR1_IALU_CMD_ADD : begin</span></span>
<span id="L574"><span class="lineNum">     574</span> <span class="tlaGNC">      239822 :             ialu2exu_main_res_o = main_sum_res[`SCR1_XLEN-1:0];</span></span>
<span id="L575"><span class="lineNum">     575</span>              :         end</span>
<span id="L576"><span class="lineNum">     576</span> <span class="tlaGNC">       12616 :         SCR1_IALU_CMD_SUB : begin</span></span>
<span id="L577"><span class="lineNum">     577</span> <span class="tlaGNC">        6308 :             ialu2exu_main_res_o = main_sum_res[`SCR1_XLEN-1:0];</span></span>
<span id="L578"><span class="lineNum">     578</span>              :         end</span>
<span id="L579"><span class="lineNum">     579</span> <span class="tlaGNC">       15018 :         SCR1_IALU_CMD_SUB_LT : begin</span></span>
<span id="L580"><span class="lineNum">     580</span> <span class="tlaGNC">        7509 :             ialu2exu_main_res_o = `SCR1_XLEN'(main_sum_flags.s ^ main_sum_flags.o);</span></span>
<span id="L581"><span class="lineNum">     581</span> <span class="tlaGNC">        7509 :             ialu2exu_cmp_res_o  = main_sum_flags.s ^ main_sum_flags.o;</span></span>
<span id="L582"><span class="lineNum">     582</span>              :         end</span>
<span id="L583"><span class="lineNum">     583</span> <span class="tlaGNC">        9798 :         SCR1_IALU_CMD_SUB_LTU : begin</span></span>
<span id="L584"><span class="lineNum">     584</span> <span class="tlaGNC">        4899 :             ialu2exu_main_res_o = `SCR1_XLEN'(main_sum_flags.c);</span></span>
<span id="L585"><span class="lineNum">     585</span> <span class="tlaGNC">        4899 :             ialu2exu_cmp_res_o  = main_sum_flags.c;</span></span>
<span id="L586"><span class="lineNum">     586</span>              :         end</span>
<span id="L587"><span class="lineNum">     587</span> <span class="tlaGNC">      185866 :         SCR1_IALU_CMD_SUB_EQ : begin</span></span>
<span id="L588"><span class="lineNum">     588</span> <span class="tlaGNC">       92933 :             ialu2exu_main_res_o = `SCR1_XLEN'(main_sum_flags.z);</span></span>
<span id="L589"><span class="lineNum">     589</span> <span class="tlaGNC">       92933 :             ialu2exu_cmp_res_o  = main_sum_flags.z;</span></span>
<span id="L590"><span class="lineNum">     590</span>              :         end</span>
<span id="L591"><span class="lineNum">     591</span> <span class="tlaGNC">      151426 :         SCR1_IALU_CMD_SUB_NE : begin</span></span>
<span id="L592"><span class="lineNum">     592</span> <span class="tlaGNC">       75713 :             ialu2exu_main_res_o = `SCR1_XLEN'(~main_sum_flags.z);</span></span>
<span id="L593"><span class="lineNum">     593</span> <span class="tlaGNC">       75713 :             ialu2exu_cmp_res_o  = ~main_sum_flags.z;</span></span>
<span id="L594"><span class="lineNum">     594</span>              :         end</span>
<span id="L595"><span class="lineNum">     595</span> <span class="tlaGNC">        8478 :         SCR1_IALU_CMD_SUB_GE : begin</span></span>
<span id="L596"><span class="lineNum">     596</span> <span class="tlaGNC">        4239 :             ialu2exu_main_res_o = `SCR1_XLEN'(~(main_sum_flags.s ^ main_sum_flags.o));</span></span>
<span id="L597"><span class="lineNum">     597</span> <span class="tlaGNC">        4239 :             ialu2exu_cmp_res_o  = ~(main_sum_flags.s ^ main_sum_flags.o);</span></span>
<span id="L598"><span class="lineNum">     598</span>              :         end</span>
<span id="L599"><span class="lineNum">     599</span> <span class="tlaGNC">       10762 :         SCR1_IALU_CMD_SUB_GEU : begin</span></span>
<span id="L600"><span class="lineNum">     600</span> <span class="tlaGNC">        5381 :             ialu2exu_main_res_o = `SCR1_XLEN'(~main_sum_flags.c);</span></span>
<span id="L601"><span class="lineNum">     601</span> <span class="tlaGNC">        5381 :             ialu2exu_cmp_res_o  = ~main_sum_flags.c;</span></span>
<span id="L602"><span class="lineNum">     602</span>              :         end</span>
<span id="L603"><span class="lineNum">     603</span>              :         SCR1_IALU_CMD_SLL,</span>
<span id="L604"><span class="lineNum">     604</span>              :         SCR1_IALU_CMD_SRL,</span>
<span id="L605"><span class="lineNum">     605</span> <span class="tlaGNC">      108244 :         SCR1_IALU_CMD_SRA: begin</span></span>
<span id="L606"><span class="lineNum">     606</span> <span class="tlaGNC">       54122 :             ialu2exu_main_res_o = shft_res;</span></span>
<span id="L607"><span class="lineNum">     607</span>              :         end</span>
<span id="L608"><span class="lineNum">     608</span>              : `ifdef SCR1_RVM_EXT</span>
<span id="L609"><span class="lineNum">     609</span>              :         SCR1_IALU_CMD_MUL,</span>
<span id="L610"><span class="lineNum">     610</span>              :         SCR1_IALU_CMD_MULHU,</span>
<span id="L611"><span class="lineNum">     611</span>              :         SCR1_IALU_CMD_MULHSU,</span>
<span id="L612"><span class="lineNum">     612</span> <span class="tlaGNC">       33200 :         SCR1_IALU_CMD_MULH : begin</span></span>
<span id="L613"><span class="lineNum">     613</span>              :  `ifdef SCR1_FAST_MUL</span>
<span id="L614"><span class="lineNum">     614</span> <span class="tlaGNC">       16600 :             ialu2exu_main_res_o = mul_cmd_hi</span></span>
<span id="L615"><span class="lineNum">     615</span> <span class="tlaGNC">       16600 :                                 ? mul_res[SCR1_MUL_RES_WIDTH-1:`SCR1_XLEN]</span></span>
<span id="L616"><span class="lineNum">     616</span> <span class="tlaGNC">       16600 :                                 : mul_res[`SCR1_XLEN-1:0];</span></span>
<span id="L617"><span class="lineNum">     617</span>              :  `else // ~SCR1_FAST_MUL</span>
<span id="L618"><span class="lineNum">     618</span>              :             case (mdu_fsm_ff)</span>
<span id="L619"><span class="lineNum">     619</span>              :                 SCR1_IALU_MDU_FSM_IDLE : begin</span>
<span id="L620"><span class="lineNum">     620</span>              :                     ialu2exu_main_res_o    = '0;</span>
<span id="L621"><span class="lineNum">     621</span>              :                     ialu2exu_rvm_res_rdy_o = ~mdu_iter_req;</span>
<span id="L622"><span class="lineNum">     622</span>              :                 end</span>
<span id="L623"><span class="lineNum">     623</span>              :                 SCR1_IALU_MDU_FSM_ITER : begin</span>
<span id="L624"><span class="lineNum">     624</span>              :                     ialu2exu_main_res_o    = mul_cmd_hi ? mul_res_hi : mul_res_lo;</span>
<span id="L625"><span class="lineNum">     625</span>              :                     ialu2exu_rvm_res_rdy_o = mdu_iter_rdy;</span>
<span id="L626"><span class="lineNum">     626</span>              :                 end</span>
<span id="L627"><span class="lineNum">     627</span>              :             endcase</span>
<span id="L628"><span class="lineNum">     628</span>              :  `endif // ~SCR1_FAST_MUL</span>
<span id="L629"><span class="lineNum">     629</span>              :         end</span>
<span id="L630"><span class="lineNum">     630</span>              :         SCR1_IALU_CMD_DIV,</span>
<span id="L631"><span class="lineNum">     631</span>              :         SCR1_IALU_CMD_DIVU,</span>
<span id="L632"><span class="lineNum">     632</span>              :         SCR1_IALU_CMD_REM,</span>
<span id="L633"><span class="lineNum">     633</span> <span class="tlaGNC">      203498 :         SCR1_IALU_CMD_REMU : begin</span></span>
<span id="L634"><span class="lineNum">     634</span> <span class="tlaGNC">      101749 :             case (mdu_fsm_ff)</span></span>
<span id="L635"><span class="lineNum">     635</span> <span class="tlaGNC">        7158 :                 SCR1_IALU_MDU_FSM_IDLE : begin</span></span>
<span id="L636"><span class="lineNum">     636</span> <span class="tlaGNC">        3579 :                     ialu2exu_main_res_o    = (|exu2ialu_main_op2_i | div_cmd_rem)</span></span>
<span id="L637"><span class="lineNum">     637</span> <span class="tlaGNC">        3579 :                                            ? exu2ialu_main_op1_i</span></span>
<span id="L638"><span class="lineNum">     638</span> <span class="tlaGNC">        3579 :                                            : '1;</span></span>
<span id="L639"><span class="lineNum">     639</span> <span class="tlaGNC">        3579 :                     ialu2exu_rvm_res_rdy_o = ~mdu_iter_req;</span></span>
<span id="L640"><span class="lineNum">     640</span>              :                 end</span>
<span id="L641"><span class="lineNum">     641</span> <span class="tlaGNC">      193874 :                 SCR1_IALU_MDU_FSM_ITER : begin</span></span>
<span id="L642"><span class="lineNum">     642</span> <span class="tlaGNC">       96937 :                     ialu2exu_main_res_o    = div_cmd_rem ? div_res_rem : div_res_quo;</span></span>
<span id="L643"><span class="lineNum">     643</span> <span class="tlaGNC">       96937 :                     ialu2exu_rvm_res_rdy_o = mdu_iter_rdy &amp; ~mdu_corr_req;</span></span>
<span id="L644"><span class="lineNum">     644</span>              :                 end</span>
<span id="L645"><span class="lineNum">     645</span> <span class="tlaGNC">        2466 :                 SCR1_IALU_MDU_FSM_CORR : begin</span></span>
<span id="L646"><span class="lineNum">     646</span> <span class="tlaGNC">        1233 :                     ialu2exu_main_res_o    = div_cmd_rem</span></span>
<span id="L647"><span class="lineNum">     647</span> <span class="tlaGNC">        1233 :                                            ? mdu_sum_res[`SCR1_XLEN-1:0]</span></span>
<span id="L648"><span class="lineNum">     648</span> <span class="tlaGNC">        1233 :                                            : -mdu_res_lo_ff[`SCR1_XLEN-1:0];</span></span>
<span id="L649"><span class="lineNum">     649</span> <span class="tlaGNC">        1233 :                     ialu2exu_rvm_res_rdy_o = 1'b1;</span></span>
<span id="L650"><span class="lineNum">     650</span>              :                 end</span>
<span id="L651"><span class="lineNum">     651</span>              :             endcase</span>
<span id="L652"><span class="lineNum">     652</span>              :         end</span>
<span id="L653"><span class="lineNum">     653</span>              : `endif // SCR1_RVM_EXT</span>
<span id="L654"><span class="lineNum">     654</span> <span class="tlaGNC">     1235632 :         default : begin end</span></span>
<span id="L655"><span class="lineNum">     655</span>              :     endcase</span>
<span id="L656"><span class="lineNum">     656</span>              : end</span>
<span id="L657"><span class="lineNum">     657</span>              : </span>
<span id="L658"><span class="lineNum">     658</span>              : </span>
<span id="L659"><span class="lineNum">     659</span>              : `ifdef SCR1_TRGT_SIMULATION</span>
<span id="L660"><span class="lineNum">     660</span>              : //-------------------------------------------------------------------------------</span>
<span id="L661"><span class="lineNum">     661</span>              : // Assertion</span>
<span id="L662"><span class="lineNum">     662</span>              : //-------------------------------------------------------------------------------</span>
<span id="L663"><span class="lineNum">     663</span>              : </span>
<span id="L664"><span class="lineNum">     664</span>              : `ifdef SCR1_RVM_EXT</span>
<span id="L665"><span class="lineNum">     665</span>              : </span>
<span id="L666"><span class="lineNum">     666</span>              : // X checks</span>
<span id="L667"><span class="lineNum">     667</span>              : </span>
<span id="L668"><span class="lineNum">     668</span>              : SCR1_SVA_IALU_XCHECK : assert property (</span>
<span id="L669"><span class="lineNum">     669</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L670"><span class="lineNum">     670</span>              :     !$isunknown({exu2ialu_rvm_cmd_vd_i, mdu_fsm_ff})</span>
<span id="L671"><span class="lineNum">     671</span>              :     ) else $error(&quot;IALU Error: unknown values&quot;);</span>
<span id="L672"><span class="lineNum">     672</span>              : </span>
<span id="L673"><span class="lineNum">     673</span>              : SCR1_SVA_IALU_XCHECK_QUEUE : assert property (</span>
<span id="L674"><span class="lineNum">     674</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L675"><span class="lineNum">     675</span>              :     exu2ialu_rvm_cmd_vd_i |-&gt;</span>
<span id="L676"><span class="lineNum">     676</span>              :     !$isunknown({exu2ialu_main_op1_i, exu2ialu_main_op2_i, exu2ialu_cmd_i})</span>
<span id="L677"><span class="lineNum">     677</span>              :     ) else $error(&quot;IALU Error: unknown values in queue&quot;);</span>
<span id="L678"><span class="lineNum">     678</span>              : </span>
<span id="L679"><span class="lineNum">     679</span>              : // Behavior checks</span>
<span id="L680"><span class="lineNum">     680</span>              : </span>
<span id="L681"><span class="lineNum">     681</span>              : SCR1_SVA_IALU_ILL_STATE : assert property (</span>
<span id="L682"><span class="lineNum">     682</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L683"><span class="lineNum">     683</span>              :     $onehot0({~exu2ialu_rvm_cmd_vd_i, mdu_fsm_iter, mdu_fsm_corr})</span>
<span id="L684"><span class="lineNum">     684</span>              :     ) else $error(&quot;IALU Error: illegal state&quot;);</span>
<span id="L685"><span class="lineNum">     685</span>              : </span>
<span id="L686"><span class="lineNum">     686</span>              : SCR1_SVA_IALU_JUMP_FROM_IDLE : assert property (</span>
<span id="L687"><span class="lineNum">     687</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L688"><span class="lineNum">     688</span>              :     (mdu_fsm_idle &amp; (~exu2ialu_rvm_cmd_vd_i | ~mdu_iter_req)) |=&gt; mdu_fsm_idle</span>
<span id="L689"><span class="lineNum">     689</span>              :     ) else $error(&quot;EXU Error: illegal jump from IDLE state&quot;);</span>
<span id="L690"><span class="lineNum">     690</span>              : </span>
<span id="L691"><span class="lineNum">     691</span>              : SCR1_SVA_IALU_IDLE_TO_ITER : assert property (</span>
<span id="L692"><span class="lineNum">     692</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L693"><span class="lineNum">     693</span>              :     (mdu_fsm_idle &amp; exu2ialu_rvm_cmd_vd_i &amp; mdu_iter_req) |=&gt; mdu_fsm_iter</span>
<span id="L694"><span class="lineNum">     694</span>              :     ) else $error(&quot;EXU Error: illegal change state form IDLE to ITER&quot;);</span>
<span id="L695"><span class="lineNum">     695</span>              : </span>
<span id="L696"><span class="lineNum">     696</span>              : SCR1_SVA_IALU_JUMP_FROM_ITER : assert property (</span>
<span id="L697"><span class="lineNum">     697</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L698"><span class="lineNum">     698</span>              :     (mdu_fsm_iter &amp; ~mdu_iter_rdy) |=&gt; mdu_fsm_iter</span>
<span id="L699"><span class="lineNum">     699</span>              :     ) else $error(&quot;EXU Error: illegal jump from ITER state&quot;);</span>
<span id="L700"><span class="lineNum">     700</span>              : </span>
<span id="L701"><span class="lineNum">     701</span>              : SCR1_SVA_IALU_ITER_TO_IDLE : assert property (</span>
<span id="L702"><span class="lineNum">     702</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L703"><span class="lineNum">     703</span>              :     (mdu_fsm_iter &amp; mdu_iter_rdy &amp; ~mdu_corr_req) |=&gt; mdu_fsm_idle</span>
<span id="L704"><span class="lineNum">     704</span>              :     ) else $error(&quot;EXU Error: illegal state change ITER to IDLE&quot;);</span>
<span id="L705"><span class="lineNum">     705</span>              : </span>
<span id="L706"><span class="lineNum">     706</span>              : SCR1_SVA_IALU_ITER_TO_CORR : assert property (</span>
<span id="L707"><span class="lineNum">     707</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L708"><span class="lineNum">     708</span>              :     (mdu_fsm_iter &amp; mdu_iter_rdy &amp; mdu_corr_req) |=&gt; mdu_fsm_corr</span>
<span id="L709"><span class="lineNum">     709</span>              :     ) else $error(&quot;EXU Error: illegal state change ITER to CORR&quot;);</span>
<span id="L710"><span class="lineNum">     710</span>              : </span>
<span id="L711"><span class="lineNum">     711</span>              : SCR1_SVA_IALU_CORR_TO_IDLE : assert property (</span>
<span id="L712"><span class="lineNum">     712</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L713"><span class="lineNum">     713</span>              :     mdu_fsm_corr |=&gt; mdu_fsm_idle</span>
<span id="L714"><span class="lineNum">     714</span>              :     ) else $error(&quot;EXU Error: illegal state stay in CORR&quot;);</span>
<span id="L715"><span class="lineNum">     715</span>              : </span>
<span id="L716"><span class="lineNum">     716</span>              : `endif // SCR1_RVM_EXT</span>
<span id="L717"><span class="lineNum">     717</span>              : </span>
<span id="L718"><span class="lineNum">     718</span>              : `endif // SCR1_TRGT_SIMULATION</span>
<span id="L719"><span class="lineNum">     719</span>              : </span>
<span id="L720"><span class="lineNum">     720</span>              : endmodule : scr1_pipe_ialu</span>
        </pre>
              </td>
            </tr>
          </table>
          <br>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
            <tr><td class="versionInfo">Generated by: <a href="https://github.com//linux-test-project/lcov" target="_parent">LCOV version 2.0-1</a></td></tr>
          </table>
          <br>

</body>
</html>
