# Hi ðŸ‘‹, I'm Srilekha  

ðŸ”¹ Passionate about **Digital Design & Verification (Verilog | SystemVerilog | UVM)**   
ðŸ”¹ Completed **Verilog Project Portfolio** âœ… and now learning **SystemVerilog & UVM**  

## ðŸ”§ Skills
- Verilog HDL (RTL Design & Testbenches)  
- SystemVerilog   
- UVM   
- Python   

## ðŸ“‚ Project Portfolio
Check out my Verilog implementations ðŸ‘‰ [verilog-projects](https://github.com/srilekha-dev/verilog-projects)

## ðŸŒ± Current Learning Path
- SystemVerilog for RTL design and verification  
- Writing constrained random testbenches  
- Exploring OOP concepts in SystemVerilog (classes, inheritance, polymorphism)  
- Functional coverage and assertions  
- Moving towards **UVM (Universal Verification Methodology)**  

## ðŸ“« Connect with Me
- ðŸ“§ lekha.dachineni@gmail.com  
- ðŸ’¼ [LinkedIn](your-linkedin-link-here)  

