<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>hifn7751reg.h source code [netbsd/sys/dev/pci/hifn7751reg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="hifn_base_command,hifn_base_result,hifn_comp_command,hifn_comp_result,hifn_crypt_command,hifn_crypt_result,hifn_desc,hifn_mac_command,hifn_mac_result "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/hifn7751reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='hifn7751reg.h.html'>hifn7751reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: hifn7751reg.h,v 1.8 2005/12/11 12:22:49 christos Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td><i>/*	$OpenBSD: hifn7751reg.h,v 1.43 2003/06/02 15:58:41 deraadt Exp $	*/</i></td></tr>
<tr><th id="3">3</th><td></td></tr>
<tr><th id="4">4</th><td><i>/*</i></td></tr>
<tr><th id="5">5</th><td><i> * Invertex AEON / Hifn 7751 driver</i></td></tr>
<tr><th id="6">6</th><td><i> * Copyright (c) 1999 Invertex Inc. All rights reserved.</i></td></tr>
<tr><th id="7">7</th><td><i> * Copyright (c) 1999 Theo de Raadt</i></td></tr>
<tr><th id="8">8</th><td><i> * Copyright (c) 2000-2001 Network Security Technologies, Inc.</i></td></tr>
<tr><th id="9">9</th><td><i> *			<a href="http://www.netsec.net">http://www.netsec.net</a></i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * Please send any comments, feedback, bug-fixes, or feature requests to</i></td></tr>
<tr><th id="12">12</th><td><i> * software@invertex.com.</i></td></tr>
<tr><th id="13">13</th><td><i> *</i></td></tr>
<tr><th id="14">14</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="15">15</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="16">16</th><td><i> * are met:</i></td></tr>
<tr><th id="17">17</th><td><i> *</i></td></tr>
<tr><th id="18">18</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="19">19</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="20">20</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="21">21</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="22">22</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="23">23</th><td><i> * 3. The name of the author may not be used to endorse or promote products</i></td></tr>
<tr><th id="24">24</th><td><i> *    derived from this software without specific prior written permission.</i></td></tr>
<tr><th id="25">25</th><td><i> *</i></td></tr>
<tr><th id="26">26</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="27">27</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</i></td></tr>
<tr><th id="28">28</th><td><i> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</i></td></tr>
<tr><th id="29">29</th><td><i> * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,</i></td></tr>
<tr><th id="30">30</th><td><i> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</i></td></tr>
<tr><th id="31">31</th><td><i> * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="32">32</th><td><i> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="33">33</th><td><i> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="34">34</th><td><i> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</i></td></tr>
<tr><th id="35">35</th><td><i> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="36">36</th><td><i> *</i></td></tr>
<tr><th id="37">37</th><td><i> * Effort sponsored in part by the Defense Advanced Research Projects</i></td></tr>
<tr><th id="38">38</th><td><i> * Agency (DARPA) and Air Force Research Laboratory, Air Force</i></td></tr>
<tr><th id="39">39</th><td><i> * Materiel Command, USAF, under agreement number F30602-01-2-0537.</i></td></tr>
<tr><th id="40">40</th><td><i> *</i></td></tr>
<tr><th id="41">41</th><td><i> */</i></td></tr>
<tr><th id="42">42</th><td><u>#<span data-ppcond="42">ifndef</span> <span class="macro" data-ref="_M/__DEV_PCI_HIFN7751REG_H__">__DEV_PCI_HIFN7751REG_H__</span></u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/__DEV_PCI_HIFN7751REG_H__" data-ref="_M/__DEV_PCI_HIFN7751REG_H__">__DEV_PCI_HIFN7751REG_H__</dfn></u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../arch/amd64/include/endian.h.html">&lt;machine/endian.h&gt;</a></u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><i>/*</i></td></tr>
<tr><th id="48">48</th><td><i> * Some PCI configuration space offset defines.  The names were made</i></td></tr>
<tr><th id="49">49</th><td><i> * identical to the names used by the Linux kernel.</i></td></tr>
<tr><th id="50">50</th><td><i> */</i></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/HIFN_BAR0" data-ref="_M/HIFN_BAR0">HIFN_BAR0</dfn>		(PCI_MAPREG_START + 0)	/* PUC register map */</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/HIFN_BAR1" data-ref="_M/HIFN_BAR1">HIFN_BAR1</dfn>		(PCI_MAPREG_START + 4)	/* DMA register map */</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/HIFN_RETRY_TIMEOUT" data-ref="_M/HIFN_RETRY_TIMEOUT">HIFN_RETRY_TIMEOUT</dfn>	0x41</u></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/HIFN_TRDY_TIMEOUT" data-ref="_M/HIFN_TRDY_TIMEOUT">HIFN_TRDY_TIMEOUT</dfn>	0x40</u></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><i>/*</i></td></tr>
<tr><th id="57">57</th><td><i> * The values below should multiple of 4 -- and be large enough to handle</i></td></tr>
<tr><th id="58">58</th><td><i> * any command the driver implements.</i></td></tr>
<tr><th id="59">59</th><td><i> *</i></td></tr>
<tr><th id="60">60</th><td><i> * MAX_COMMAND = base command + mac command + encrypt command +</i></td></tr>
<tr><th id="61">61</th><td><i> *			mac-key + rc4-key</i></td></tr>
<tr><th id="62">62</th><td><i> * MAX_RESULT  = base result + comp result + mac result + mac + encrypt result</i></td></tr>
<tr><th id="63">63</th><td><i> *</i></td></tr>
<tr><th id="64">64</th><td><i> *</i></td></tr>
<tr><th id="65">65</th><td><i> */</i></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/HIFN_MAX_COMMAND" data-ref="_M/HIFN_MAX_COMMAND">HIFN_MAX_COMMAND</dfn>	(8 + 8 + 8 + 64 + 260)</u></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/HIFN_MAX_RESULT" data-ref="_M/HIFN_MAX_RESULT">HIFN_MAX_RESULT</dfn>		(8 + 4 + 4 + 20 + 4)</u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><i>/*</i></td></tr>
<tr><th id="70">70</th><td><i> * hifn_desc_t</i></td></tr>
<tr><th id="71">71</th><td><i> *</i></td></tr>
<tr><th id="72">72</th><td><i> * Holds an individual descriptor for any of the rings.</i></td></tr>
<tr><th id="73">73</th><td><i> */</i></td></tr>
<tr><th id="74">74</th><td><b>struct</b> <dfn class="type def" id="hifn_desc" title='hifn_desc' data-ref="hifn_desc" data-ref-filename="hifn_desc">hifn_desc</dfn> {</td></tr>
<tr><th id="75">75</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="hifn_desc::l" title='hifn_desc::l' data-ref="hifn_desc::l" data-ref-filename="hifn_desc..l">l</dfn>;		<i>/* length and status bits */</i></td></tr>
<tr><th id="76">76</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="hifn_desc::p" title='hifn_desc::p' data-ref="hifn_desc::p" data-ref-filename="hifn_desc..p">p</dfn>;</td></tr>
<tr><th id="77">77</th><td>};</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><i>/*</i></td></tr>
<tr><th id="80">80</th><td><i> * Masks for the "length" field of struct hifn_desc.</i></td></tr>
<tr><th id="81">81</th><td><i> */</i></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/HIFN_D_LENGTH" data-ref="_M/HIFN_D_LENGTH">HIFN_D_LENGTH</dfn>		0x0000ffff	/* length bit mask */</u></td></tr>
<tr><th id="83">83</th><td><u>#define	<dfn class="macro" id="_M/HIFN_D_MASKDONEIRQ" data-ref="_M/HIFN_D_MASKDONEIRQ">HIFN_D_MASKDONEIRQ</dfn>	0x02000000	/* mask the done interrupt */</u></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/HIFN_D_DESTOVER" data-ref="_M/HIFN_D_DESTOVER">HIFN_D_DESTOVER</dfn>		0x04000000	/* destination overflow */</u></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/HIFN_D_OVER" data-ref="_M/HIFN_D_OVER">HIFN_D_OVER</dfn>		0x08000000	/* overflow */</u></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/HIFN_D_LAST" data-ref="_M/HIFN_D_LAST">HIFN_D_LAST</dfn>		0x20000000	/* last descriptor in chain */</u></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/HIFN_D_JUMP" data-ref="_M/HIFN_D_JUMP">HIFN_D_JUMP</dfn>		0x40000000	/* jump descriptor */</u></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/HIFN_D_VALID" data-ref="_M/HIFN_D_VALID">HIFN_D_VALID</dfn>		0x80000000	/* valid bit */</u></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><i>/*</i></td></tr>
<tr><th id="91">91</th><td><i> * Processing Unit Registers (offset from BASEREG0)</i></td></tr>
<tr><th id="92">92</th><td><i> */</i></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/HIFN_0_PUDATA" data-ref="_M/HIFN_0_PUDATA">HIFN_0_PUDATA</dfn>		0x00	/* Processing Unit Data */</u></td></tr>
<tr><th id="94">94</th><td><u>#define	<dfn class="macro" id="_M/HIFN_0_PUCTRL" data-ref="_M/HIFN_0_PUCTRL">HIFN_0_PUCTRL</dfn>		0x04	/* Processing Unit Control */</u></td></tr>
<tr><th id="95">95</th><td><u>#define	<dfn class="macro" id="_M/HIFN_0_PUISR" data-ref="_M/HIFN_0_PUISR">HIFN_0_PUISR</dfn>		0x08	/* Processing Unit Interrupt Status */</u></td></tr>
<tr><th id="96">96</th><td><u>#define	<dfn class="macro" id="_M/HIFN_0_PUCNFG" data-ref="_M/HIFN_0_PUCNFG">HIFN_0_PUCNFG</dfn>		0x0c	/* Processing Unit Configuration */</u></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/HIFN_0_PUIER" data-ref="_M/HIFN_0_PUIER">HIFN_0_PUIER</dfn>		0x10	/* Processing Unit Interrupt Enable */</u></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/HIFN_0_PUSTAT" data-ref="_M/HIFN_0_PUSTAT">HIFN_0_PUSTAT</dfn>		0x14	/* Processing Unit Status/Chip ID */</u></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/HIFN_0_FIFOSTAT" data-ref="_M/HIFN_0_FIFOSTAT">HIFN_0_FIFOSTAT</dfn>		0x18	/* FIFO Status */</u></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/HIFN_0_FIFOCNFG" data-ref="_M/HIFN_0_FIFOCNFG">HIFN_0_FIFOCNFG</dfn>		0x1c	/* FIFO Configuration */</u></td></tr>
<tr><th id="101">101</th><td><u>#define	<dfn class="macro" id="_M/HIFN_0_SPACESIZE" data-ref="_M/HIFN_0_SPACESIZE">HIFN_0_SPACESIZE</dfn>	0x20	/* Register space size */</u></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><i>/* Processing Unit Control Register (HIFN_0_PUCTRL) */</i></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUCTRL_CLRSRCFIFO" data-ref="_M/HIFN_PUCTRL_CLRSRCFIFO">HIFN_PUCTRL_CLRSRCFIFO</dfn>	0x0010	/* clear source fifo */</u></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUCTRL_STOP" data-ref="_M/HIFN_PUCTRL_STOP">HIFN_PUCTRL_STOP</dfn>	0x0008	/* stop pu */</u></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUCTRL_LOCKRAM" data-ref="_M/HIFN_PUCTRL_LOCKRAM">HIFN_PUCTRL_LOCKRAM</dfn>	0x0004	/* lock ram */</u></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUCTRL_DMAENA" data-ref="_M/HIFN_PUCTRL_DMAENA">HIFN_PUCTRL_DMAENA</dfn>	0x0002	/* enable dma */</u></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUCTRL_RESET" data-ref="_M/HIFN_PUCTRL_RESET">HIFN_PUCTRL_RESET</dfn>	0x0001	/* Reset processing unit */</u></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><i>/* Processing Unit Interrupt Status Register (HIFN_0_PUISR) */</i></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUISR_CMDINVAL" data-ref="_M/HIFN_PUISR_CMDINVAL">HIFN_PUISR_CMDINVAL</dfn>	0x8000	/* Invalid command interrupt */</u></td></tr>
<tr><th id="112">112</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUISR_DATAERR" data-ref="_M/HIFN_PUISR_DATAERR">HIFN_PUISR_DATAERR</dfn>	0x4000	/* Data error interrupt */</u></td></tr>
<tr><th id="113">113</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUISR_SRCFIFO" data-ref="_M/HIFN_PUISR_SRCFIFO">HIFN_PUISR_SRCFIFO</dfn>	0x2000	/* Source FIFO ready interrupt */</u></td></tr>
<tr><th id="114">114</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUISR_DSTFIFO" data-ref="_M/HIFN_PUISR_DSTFIFO">HIFN_PUISR_DSTFIFO</dfn>	0x1000	/* Destination FIFO ready interrupt */</u></td></tr>
<tr><th id="115">115</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUISR_DSTOVER" data-ref="_M/HIFN_PUISR_DSTOVER">HIFN_PUISR_DSTOVER</dfn>	0x0200	/* Destination overrun interrupt */</u></td></tr>
<tr><th id="116">116</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUISR_SRCCMD" data-ref="_M/HIFN_PUISR_SRCCMD">HIFN_PUISR_SRCCMD</dfn>	0x0080	/* Source command interrupt */</u></td></tr>
<tr><th id="117">117</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUISR_SRCCTX" data-ref="_M/HIFN_PUISR_SRCCTX">HIFN_PUISR_SRCCTX</dfn>	0x0040	/* Source context interrupt */</u></td></tr>
<tr><th id="118">118</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUISR_SRCDATA" data-ref="_M/HIFN_PUISR_SRCDATA">HIFN_PUISR_SRCDATA</dfn>	0x0020	/* Source data interrupt */</u></td></tr>
<tr><th id="119">119</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUISR_DSTDATA" data-ref="_M/HIFN_PUISR_DSTDATA">HIFN_PUISR_DSTDATA</dfn>	0x0010	/* Destination data interrupt */</u></td></tr>
<tr><th id="120">120</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUISR_DSTRESULT" data-ref="_M/HIFN_PUISR_DSTRESULT">HIFN_PUISR_DSTRESULT</dfn>	0x0004	/* Destination result interrupt */</u></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><i>/* Processing Unit Configuration Register (HIFN_0_PUCNFG) */</i></td></tr>
<tr><th id="123">123</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUCNFG_DRAMMASK" data-ref="_M/HIFN_PUCNFG_DRAMMASK">HIFN_PUCNFG_DRAMMASK</dfn>	0xe000	/* DRAM size mask */</u></td></tr>
<tr><th id="124">124</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUCNFG_DSZ_256K" data-ref="_M/HIFN_PUCNFG_DSZ_256K">HIFN_PUCNFG_DSZ_256K</dfn>	0x0000	/* 256k dram */</u></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUCNFG_DSZ_512K" data-ref="_M/HIFN_PUCNFG_DSZ_512K">HIFN_PUCNFG_DSZ_512K</dfn>	0x2000	/* 512k dram */</u></td></tr>
<tr><th id="126">126</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUCNFG_DSZ_1M" data-ref="_M/HIFN_PUCNFG_DSZ_1M">HIFN_PUCNFG_DSZ_1M</dfn>	0x4000	/* 1m dram */</u></td></tr>
<tr><th id="127">127</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUCNFG_DSZ_2M" data-ref="_M/HIFN_PUCNFG_DSZ_2M">HIFN_PUCNFG_DSZ_2M</dfn>	0x6000	/* 2m dram */</u></td></tr>
<tr><th id="128">128</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUCNFG_DSZ_4M" data-ref="_M/HIFN_PUCNFG_DSZ_4M">HIFN_PUCNFG_DSZ_4M</dfn>	0x8000	/* 4m dram */</u></td></tr>
<tr><th id="129">129</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUCNFG_DSZ_8M" data-ref="_M/HIFN_PUCNFG_DSZ_8M">HIFN_PUCNFG_DSZ_8M</dfn>	0xa000	/* 8m dram */</u></td></tr>
<tr><th id="130">130</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUNCFG_DSZ_16M" data-ref="_M/HIFN_PUNCFG_DSZ_16M">HIFN_PUNCFG_DSZ_16M</dfn>	0xc000	/* 16m dram */</u></td></tr>
<tr><th id="131">131</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUCNFG_DSZ_32M" data-ref="_M/HIFN_PUCNFG_DSZ_32M">HIFN_PUCNFG_DSZ_32M</dfn>	0xe000	/* 32m dram */</u></td></tr>
<tr><th id="132">132</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUCNFG_DRAMREFRESH" data-ref="_M/HIFN_PUCNFG_DRAMREFRESH">HIFN_PUCNFG_DRAMREFRESH</dfn>	0x1800	/* DRAM refresh rate mask */</u></td></tr>
<tr><th id="133">133</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUCNFG_DRFR_512" data-ref="_M/HIFN_PUCNFG_DRFR_512">HIFN_PUCNFG_DRFR_512</dfn>	0x0000	/* 512 divisor of ECLK */</u></td></tr>
<tr><th id="134">134</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUCNFG_DRFR_256" data-ref="_M/HIFN_PUCNFG_DRFR_256">HIFN_PUCNFG_DRFR_256</dfn>	0x0800	/* 256 divisor of ECLK */</u></td></tr>
<tr><th id="135">135</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUCNFG_DRFR_128" data-ref="_M/HIFN_PUCNFG_DRFR_128">HIFN_PUCNFG_DRFR_128</dfn>	0x1000	/* 128 divisor of ECLK */</u></td></tr>
<tr><th id="136">136</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUCNFG_TCALLPHASES" data-ref="_M/HIFN_PUCNFG_TCALLPHASES">HIFN_PUCNFG_TCALLPHASES</dfn>	0x0200	/* your guess is as good as mine... */</u></td></tr>
<tr><th id="137">137</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUCNFG_TCDRVTOTEM" data-ref="_M/HIFN_PUCNFG_TCDRVTOTEM">HIFN_PUCNFG_TCDRVTOTEM</dfn>	0x0100	/* your guess is as good as mine... */</u></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUCNFG_BIGENDIAN" data-ref="_M/HIFN_PUCNFG_BIGENDIAN">HIFN_PUCNFG_BIGENDIAN</dfn>	0x0080	/* DMA big endian mode */</u></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUCNFG_BUS32" data-ref="_M/HIFN_PUCNFG_BUS32">HIFN_PUCNFG_BUS32</dfn>	0x0040	/* Bus width 32bits */</u></td></tr>
<tr><th id="140">140</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUCNFG_BUS16" data-ref="_M/HIFN_PUCNFG_BUS16">HIFN_PUCNFG_BUS16</dfn>	0x0000	/* Bus width 16 bits */</u></td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUCNFG_CHIPID" data-ref="_M/HIFN_PUCNFG_CHIPID">HIFN_PUCNFG_CHIPID</dfn>	0x0020	/* Allow chipid from PUSTAT */</u></td></tr>
<tr><th id="142">142</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUCNFG_DRAM" data-ref="_M/HIFN_PUCNFG_DRAM">HIFN_PUCNFG_DRAM</dfn>	0x0010	/* Context RAM is DRAM */</u></td></tr>
<tr><th id="143">143</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUCNFG_SRAM" data-ref="_M/HIFN_PUCNFG_SRAM">HIFN_PUCNFG_SRAM</dfn>	0x0000	/* Context RAM is SRAM */</u></td></tr>
<tr><th id="144">144</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUCNFG_COMPSING" data-ref="_M/HIFN_PUCNFG_COMPSING">HIFN_PUCNFG_COMPSING</dfn>	0x0004	/* Enable single compression context */</u></td></tr>
<tr><th id="145">145</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUCNFG_ENCCNFG" data-ref="_M/HIFN_PUCNFG_ENCCNFG">HIFN_PUCNFG_ENCCNFG</dfn>	0x0002	/* Encryption configuration */</u></td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><i>/* Processing Unit Interrupt Enable Register (HIFN_0_PUIER) */</i></td></tr>
<tr><th id="148">148</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUIER_CMDINVAL" data-ref="_M/HIFN_PUIER_CMDINVAL">HIFN_PUIER_CMDINVAL</dfn>	0x8000	/* Invalid command interrupt */</u></td></tr>
<tr><th id="149">149</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUIER_DATAERR" data-ref="_M/HIFN_PUIER_DATAERR">HIFN_PUIER_DATAERR</dfn>	0x4000	/* Data error interrupt */</u></td></tr>
<tr><th id="150">150</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUIER_SRCFIFO" data-ref="_M/HIFN_PUIER_SRCFIFO">HIFN_PUIER_SRCFIFO</dfn>	0x2000	/* Source FIFO ready interrupt */</u></td></tr>
<tr><th id="151">151</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUIER_DSTFIFO" data-ref="_M/HIFN_PUIER_DSTFIFO">HIFN_PUIER_DSTFIFO</dfn>	0x1000	/* Destination FIFO ready interrupt */</u></td></tr>
<tr><th id="152">152</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUIER_DSTOVER" data-ref="_M/HIFN_PUIER_DSTOVER">HIFN_PUIER_DSTOVER</dfn>	0x0200	/* Destination overrun interrupt */</u></td></tr>
<tr><th id="153">153</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUIER_SRCCMD" data-ref="_M/HIFN_PUIER_SRCCMD">HIFN_PUIER_SRCCMD</dfn>	0x0080	/* Source command interrupt */</u></td></tr>
<tr><th id="154">154</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUIER_SRCCTX" data-ref="_M/HIFN_PUIER_SRCCTX">HIFN_PUIER_SRCCTX</dfn>	0x0040	/* Source context interrupt */</u></td></tr>
<tr><th id="155">155</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUIER_SRCDATA" data-ref="_M/HIFN_PUIER_SRCDATA">HIFN_PUIER_SRCDATA</dfn>	0x0020	/* Source data interrupt */</u></td></tr>
<tr><th id="156">156</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUIER_DSTDATA" data-ref="_M/HIFN_PUIER_DSTDATA">HIFN_PUIER_DSTDATA</dfn>	0x0010	/* Destination data interrupt */</u></td></tr>
<tr><th id="157">157</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUIER_DSTRESULT" data-ref="_M/HIFN_PUIER_DSTRESULT">HIFN_PUIER_DSTRESULT</dfn>	0x0004	/* Destination result interrupt */</u></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><i>/* Processing Unit Status Register/Chip ID (HIFN_0_PUSTAT) */</i></td></tr>
<tr><th id="160">160</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUSTAT_CMDINVAL" data-ref="_M/HIFN_PUSTAT_CMDINVAL">HIFN_PUSTAT_CMDINVAL</dfn>	0x8000	/* Invalid command interrupt */</u></td></tr>
<tr><th id="161">161</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUSTAT_DATAERR" data-ref="_M/HIFN_PUSTAT_DATAERR">HIFN_PUSTAT_DATAERR</dfn>	0x4000	/* Data error interrupt */</u></td></tr>
<tr><th id="162">162</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUSTAT_SRCFIFO" data-ref="_M/HIFN_PUSTAT_SRCFIFO">HIFN_PUSTAT_SRCFIFO</dfn>	0x2000	/* Source FIFO ready interrupt */</u></td></tr>
<tr><th id="163">163</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUSTAT_DSTFIFO" data-ref="_M/HIFN_PUSTAT_DSTFIFO">HIFN_PUSTAT_DSTFIFO</dfn>	0x1000	/* Destination FIFO ready interrupt */</u></td></tr>
<tr><th id="164">164</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUSTAT_DSTOVER" data-ref="_M/HIFN_PUSTAT_DSTOVER">HIFN_PUSTAT_DSTOVER</dfn>	0x0200	/* Destination overrun interrupt */</u></td></tr>
<tr><th id="165">165</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUSTAT_SRCCMD" data-ref="_M/HIFN_PUSTAT_SRCCMD">HIFN_PUSTAT_SRCCMD</dfn>	0x0080	/* Source command interrupt */</u></td></tr>
<tr><th id="166">166</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUSTAT_SRCCTX" data-ref="_M/HIFN_PUSTAT_SRCCTX">HIFN_PUSTAT_SRCCTX</dfn>	0x0040	/* Source context interrupt */</u></td></tr>
<tr><th id="167">167</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUSTAT_SRCDATA" data-ref="_M/HIFN_PUSTAT_SRCDATA">HIFN_PUSTAT_SRCDATA</dfn>	0x0020	/* Source data interrupt */</u></td></tr>
<tr><th id="168">168</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUSTAT_DSTDATA" data-ref="_M/HIFN_PUSTAT_DSTDATA">HIFN_PUSTAT_DSTDATA</dfn>	0x0010	/* Destination data interrupt */</u></td></tr>
<tr><th id="169">169</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUSTAT_DSTRESULT" data-ref="_M/HIFN_PUSTAT_DSTRESULT">HIFN_PUSTAT_DSTRESULT</dfn>	0x0004	/* Destination result interrupt */</u></td></tr>
<tr><th id="170">170</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUSTAT_CHIPREV" data-ref="_M/HIFN_PUSTAT_CHIPREV">HIFN_PUSTAT_CHIPREV</dfn>	0x00ff	/* Chip revision mask */</u></td></tr>
<tr><th id="171">171</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUSTAT_CHIPENA" data-ref="_M/HIFN_PUSTAT_CHIPENA">HIFN_PUSTAT_CHIPENA</dfn>	0xff00	/* Chip enabled mask */</u></td></tr>
<tr><th id="172">172</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUSTAT_ENA_2" data-ref="_M/HIFN_PUSTAT_ENA_2">HIFN_PUSTAT_ENA_2</dfn>	0x1100	/* Level 2 enabled */</u></td></tr>
<tr><th id="173">173</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUSTAT_ENA_1" data-ref="_M/HIFN_PUSTAT_ENA_1">HIFN_PUSTAT_ENA_1</dfn>	0x1000	/* Level 1 enabled */</u></td></tr>
<tr><th id="174">174</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUSTAT_ENA_0" data-ref="_M/HIFN_PUSTAT_ENA_0">HIFN_PUSTAT_ENA_0</dfn>	0x3000	/* Level 0 enabled */</u></td></tr>
<tr><th id="175">175</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUSTAT_REV_2" data-ref="_M/HIFN_PUSTAT_REV_2">HIFN_PUSTAT_REV_2</dfn>	0x0020	/* 7751 PT6/2 */</u></td></tr>
<tr><th id="176">176</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUSTAT_REV_3" data-ref="_M/HIFN_PUSTAT_REV_3">HIFN_PUSTAT_REV_3</dfn>	0x0030	/* 7751 PT6/3 */</u></td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td><i>/* FIFO Status Register (HIFN_0_FIFOSTAT) */</i></td></tr>
<tr><th id="179">179</th><td><u>#define	<dfn class="macro" id="_M/HIFN_FIFOSTAT_SRC" data-ref="_M/HIFN_FIFOSTAT_SRC">HIFN_FIFOSTAT_SRC</dfn>	0x7f00	/* Source FIFO available */</u></td></tr>
<tr><th id="180">180</th><td><u>#define	<dfn class="macro" id="_M/HIFN_FIFOSTAT_DST" data-ref="_M/HIFN_FIFOSTAT_DST">HIFN_FIFOSTAT_DST</dfn>	0x007f	/* Destination FIFO available */</u></td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><i>/* FIFO Configuration Register (HIFN_0_FIFOCNFG) */</i></td></tr>
<tr><th id="183">183</th><td><u>#define	<dfn class="macro" id="_M/HIFN_FIFOCNFG_THRESHOLD" data-ref="_M/HIFN_FIFOCNFG_THRESHOLD">HIFN_FIFOCNFG_THRESHOLD</dfn>	0x0400	/* must be written as 1 */</u></td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><i>/*</i></td></tr>
<tr><th id="186">186</th><td><i> * DMA Interface Registers (offset from BASEREG1)</i></td></tr>
<tr><th id="187">187</th><td><i> */</i></td></tr>
<tr><th id="188">188</th><td><u>#define	<dfn class="macro" id="_M/HIFN_1_DMA_CRAR" data-ref="_M/HIFN_1_DMA_CRAR">HIFN_1_DMA_CRAR</dfn>		0x0c	/* DMA Command Ring Address */</u></td></tr>
<tr><th id="189">189</th><td><u>#define	<dfn class="macro" id="_M/HIFN_1_DMA_SRAR" data-ref="_M/HIFN_1_DMA_SRAR">HIFN_1_DMA_SRAR</dfn>		0x1c	/* DMA Source Ring Address */</u></td></tr>
<tr><th id="190">190</th><td><u>#define	<dfn class="macro" id="_M/HIFN_1_DMA_RRAR" data-ref="_M/HIFN_1_DMA_RRAR">HIFN_1_DMA_RRAR</dfn>		0x2c	/* DMA Result Ring Address */</u></td></tr>
<tr><th id="191">191</th><td><u>#define	<dfn class="macro" id="_M/HIFN_1_DMA_DRAR" data-ref="_M/HIFN_1_DMA_DRAR">HIFN_1_DMA_DRAR</dfn>		0x3c	/* DMA Destination Ring Address */</u></td></tr>
<tr><th id="192">192</th><td><u>#define	<dfn class="macro" id="_M/HIFN_1_DMA_CSR" data-ref="_M/HIFN_1_DMA_CSR">HIFN_1_DMA_CSR</dfn>		0x40	/* DMA Status and Control */</u></td></tr>
<tr><th id="193">193</th><td><u>#define	<dfn class="macro" id="_M/HIFN_1_DMA_IER" data-ref="_M/HIFN_1_DMA_IER">HIFN_1_DMA_IER</dfn>		0x44	/* DMA Interrupt Enable */</u></td></tr>
<tr><th id="194">194</th><td><u>#define	<dfn class="macro" id="_M/HIFN_1_DMA_CNFG" data-ref="_M/HIFN_1_DMA_CNFG">HIFN_1_DMA_CNFG</dfn>		0x48	/* DMA Configuration */</u></td></tr>
<tr><th id="195">195</th><td><u>#define	<dfn class="macro" id="_M/HIFN_1_PLL" data-ref="_M/HIFN_1_PLL">HIFN_1_PLL</dfn>		0x4c	/* 795x: PLL config */</u></td></tr>
<tr><th id="196">196</th><td><u>#define	<dfn class="macro" id="_M/HIFN_1_7811_RNGENA" data-ref="_M/HIFN_1_7811_RNGENA">HIFN_1_7811_RNGENA</dfn>	0x60	/* 7811: rng enable */</u></td></tr>
<tr><th id="197">197</th><td><u>#define	<dfn class="macro" id="_M/HIFN_1_7811_RNGCFG" data-ref="_M/HIFN_1_7811_RNGCFG">HIFN_1_7811_RNGCFG</dfn>	0x64	/* 7811: rng config */</u></td></tr>
<tr><th id="198">198</th><td><u>#define	<dfn class="macro" id="_M/HIFN_1_7811_RNGDAT" data-ref="_M/HIFN_1_7811_RNGDAT">HIFN_1_7811_RNGDAT</dfn>	0x68	/* 7811: rng data */</u></td></tr>
<tr><th id="199">199</th><td><u>#define	<dfn class="macro" id="_M/HIFN_1_7811_RNGSTS" data-ref="_M/HIFN_1_7811_RNGSTS">HIFN_1_7811_RNGSTS</dfn>	0x6c	/* 7811: rng status */</u></td></tr>
<tr><th id="200">200</th><td><u>#define	<dfn class="macro" id="_M/HIFN_1_7811_MIPSRST" data-ref="_M/HIFN_1_7811_MIPSRST">HIFN_1_7811_MIPSRST</dfn>	0x94	/* 7811: MIPS reset */</u></td></tr>
<tr><th id="201">201</th><td><u>#define	<dfn class="macro" id="_M/HIFN_1_REVID" data-ref="_M/HIFN_1_REVID">HIFN_1_REVID</dfn>		0x98	/* Revision ID */</u></td></tr>
<tr><th id="202">202</th><td><u>#define	<dfn class="macro" id="_M/HIFN_1_UNLOCK_SECRET1" data-ref="_M/HIFN_1_UNLOCK_SECRET1">HIFN_1_UNLOCK_SECRET1</dfn>	0xf4</u></td></tr>
<tr><th id="203">203</th><td><u>#define	<dfn class="macro" id="_M/HIFN_1_UNLOCK_SECRET2" data-ref="_M/HIFN_1_UNLOCK_SECRET2">HIFN_1_UNLOCK_SECRET2</dfn>	0xfc</u></td></tr>
<tr><th id="204">204</th><td><u>#define	<dfn class="macro" id="_M/HIFN_1_PUB_RESET" data-ref="_M/HIFN_1_PUB_RESET">HIFN_1_PUB_RESET</dfn>	0x204	/* Public/RNG Reset */</u></td></tr>
<tr><th id="205">205</th><td><u>#define	<dfn class="macro" id="_M/HIFN_1_PUB_BASE" data-ref="_M/HIFN_1_PUB_BASE">HIFN_1_PUB_BASE</dfn>		0x300	/* Public Base Address */</u></td></tr>
<tr><th id="206">206</th><td><u>#define	<dfn class="macro" id="_M/HIFN_1_PUB_OPLEN" data-ref="_M/HIFN_1_PUB_OPLEN">HIFN_1_PUB_OPLEN</dfn>	0x304	/* Public Operand Length */</u></td></tr>
<tr><th id="207">207</th><td><u>#define	<dfn class="macro" id="_M/HIFN_1_PUB_OP" data-ref="_M/HIFN_1_PUB_OP">HIFN_1_PUB_OP</dfn>		0x308	/* Public Operand */</u></td></tr>
<tr><th id="208">208</th><td><u>#define	<dfn class="macro" id="_M/HIFN_1_PUB_STATUS" data-ref="_M/HIFN_1_PUB_STATUS">HIFN_1_PUB_STATUS</dfn>	0x30c	/* Public Status */</u></td></tr>
<tr><th id="209">209</th><td><u>#define	<dfn class="macro" id="_M/HIFN_1_PUB_IEN" data-ref="_M/HIFN_1_PUB_IEN">HIFN_1_PUB_IEN</dfn>		0x310	/* Public Interrupt enable */</u></td></tr>
<tr><th id="210">210</th><td><u>#define	<dfn class="macro" id="_M/HIFN_1_RNG_CONFIG" data-ref="_M/HIFN_1_RNG_CONFIG">HIFN_1_RNG_CONFIG</dfn>	0x314	/* RNG config */</u></td></tr>
<tr><th id="211">211</th><td><u>#define	<dfn class="macro" id="_M/HIFN_1_RNG_DATA" data-ref="_M/HIFN_1_RNG_DATA">HIFN_1_RNG_DATA</dfn>		0x318	/* RNG data */</u></td></tr>
<tr><th id="212">212</th><td><u>#define	<dfn class="macro" id="_M/HIFN_1_PUB_MEM" data-ref="_M/HIFN_1_PUB_MEM">HIFN_1_PUB_MEM</dfn>		0x400	/* start of Public key memory */</u></td></tr>
<tr><th id="213">213</th><td><u>#define	<dfn class="macro" id="_M/HIFN_1_PUB_MEMEND" data-ref="_M/HIFN_1_PUB_MEMEND">HIFN_1_PUB_MEMEND</dfn>	0xbff	/* end of Public key memory */</u></td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td><i>/* DMA Status and Control Register (HIFN_1_DMA_CSR) */</i></td></tr>
<tr><th id="216">216</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACSR_D_CTRLMASK" data-ref="_M/HIFN_DMACSR_D_CTRLMASK">HIFN_DMACSR_D_CTRLMASK</dfn>	0xc0000000	/* Destinition Ring Control */</u></td></tr>
<tr><th id="217">217</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACSR_D_CTRL_NOP" data-ref="_M/HIFN_DMACSR_D_CTRL_NOP">HIFN_DMACSR_D_CTRL_NOP</dfn>	0x00000000	/* Dest. Control: no-op */</u></td></tr>
<tr><th id="218">218</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACSR_D_CTRL_DIS" data-ref="_M/HIFN_DMACSR_D_CTRL_DIS">HIFN_DMACSR_D_CTRL_DIS</dfn>	0x40000000	/* Dest. Control: disable */</u></td></tr>
<tr><th id="219">219</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACSR_D_CTRL_ENA" data-ref="_M/HIFN_DMACSR_D_CTRL_ENA">HIFN_DMACSR_D_CTRL_ENA</dfn>	0x80000000	/* Dest. Control: enable */</u></td></tr>
<tr><th id="220">220</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACSR_D_ABORT" data-ref="_M/HIFN_DMACSR_D_ABORT">HIFN_DMACSR_D_ABORT</dfn>	0x20000000	/* Destinition Ring PCIAbort */</u></td></tr>
<tr><th id="221">221</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACSR_D_DONE" data-ref="_M/HIFN_DMACSR_D_DONE">HIFN_DMACSR_D_DONE</dfn>	0x10000000	/* Destinition Ring Done */</u></td></tr>
<tr><th id="222">222</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACSR_D_LAST" data-ref="_M/HIFN_DMACSR_D_LAST">HIFN_DMACSR_D_LAST</dfn>	0x08000000	/* Destinition Ring Last */</u></td></tr>
<tr><th id="223">223</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACSR_D_WAIT" data-ref="_M/HIFN_DMACSR_D_WAIT">HIFN_DMACSR_D_WAIT</dfn>	0x04000000	/* Destinition Ring Waiting */</u></td></tr>
<tr><th id="224">224</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACSR_D_OVER" data-ref="_M/HIFN_DMACSR_D_OVER">HIFN_DMACSR_D_OVER</dfn>	0x02000000	/* Destinition Ring Overflow */</u></td></tr>
<tr><th id="225">225</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACSR_R_CTRL" data-ref="_M/HIFN_DMACSR_R_CTRL">HIFN_DMACSR_R_CTRL</dfn>	0x00c00000	/* Result Ring Control */</u></td></tr>
<tr><th id="226">226</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACSR_R_CTRL_NOP" data-ref="_M/HIFN_DMACSR_R_CTRL_NOP">HIFN_DMACSR_R_CTRL_NOP</dfn>	0x00000000	/* Result Control: no-op */</u></td></tr>
<tr><th id="227">227</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACSR_R_CTRL_DIS" data-ref="_M/HIFN_DMACSR_R_CTRL_DIS">HIFN_DMACSR_R_CTRL_DIS</dfn>	0x00400000	/* Result Control: disable */</u></td></tr>
<tr><th id="228">228</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACSR_R_CTRL_ENA" data-ref="_M/HIFN_DMACSR_R_CTRL_ENA">HIFN_DMACSR_R_CTRL_ENA</dfn>	0x00800000	/* Result Control: enable */</u></td></tr>
<tr><th id="229">229</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACSR_R_ABORT" data-ref="_M/HIFN_DMACSR_R_ABORT">HIFN_DMACSR_R_ABORT</dfn>	0x00200000	/* Result Ring PCI Abort */</u></td></tr>
<tr><th id="230">230</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACSR_R_DONE" data-ref="_M/HIFN_DMACSR_R_DONE">HIFN_DMACSR_R_DONE</dfn>	0x00100000	/* Result Ring Done */</u></td></tr>
<tr><th id="231">231</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACSR_R_LAST" data-ref="_M/HIFN_DMACSR_R_LAST">HIFN_DMACSR_R_LAST</dfn>	0x00080000	/* Result Ring Last */</u></td></tr>
<tr><th id="232">232</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACSR_R_WAIT" data-ref="_M/HIFN_DMACSR_R_WAIT">HIFN_DMACSR_R_WAIT</dfn>	0x00040000	/* Result Ring Waiting */</u></td></tr>
<tr><th id="233">233</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACSR_R_OVER" data-ref="_M/HIFN_DMACSR_R_OVER">HIFN_DMACSR_R_OVER</dfn>	0x00020000	/* Result Ring Overflow */</u></td></tr>
<tr><th id="234">234</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACSR_S_CTRL" data-ref="_M/HIFN_DMACSR_S_CTRL">HIFN_DMACSR_S_CTRL</dfn>	0x0000c000	/* Source Ring Control */</u></td></tr>
<tr><th id="235">235</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACSR_S_CTRL_NOP" data-ref="_M/HIFN_DMACSR_S_CTRL_NOP">HIFN_DMACSR_S_CTRL_NOP</dfn>	0x00000000	/* Source Control: no-op */</u></td></tr>
<tr><th id="236">236</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACSR_S_CTRL_DIS" data-ref="_M/HIFN_DMACSR_S_CTRL_DIS">HIFN_DMACSR_S_CTRL_DIS</dfn>	0x00004000	/* Source Control: disable */</u></td></tr>
<tr><th id="237">237</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACSR_S_CTRL_ENA" data-ref="_M/HIFN_DMACSR_S_CTRL_ENA">HIFN_DMACSR_S_CTRL_ENA</dfn>	0x00008000	/* Source Control: enable */</u></td></tr>
<tr><th id="238">238</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACSR_S_ABORT" data-ref="_M/HIFN_DMACSR_S_ABORT">HIFN_DMACSR_S_ABORT</dfn>	0x00002000	/* Source Ring PCI Abort */</u></td></tr>
<tr><th id="239">239</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACSR_S_DONE" data-ref="_M/HIFN_DMACSR_S_DONE">HIFN_DMACSR_S_DONE</dfn>	0x00001000	/* Source Ring Done */</u></td></tr>
<tr><th id="240">240</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACSR_S_LAST" data-ref="_M/HIFN_DMACSR_S_LAST">HIFN_DMACSR_S_LAST</dfn>	0x00000800	/* Source Ring Last */</u></td></tr>
<tr><th id="241">241</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACSR_S_WAIT" data-ref="_M/HIFN_DMACSR_S_WAIT">HIFN_DMACSR_S_WAIT</dfn>	0x00000400	/* Source Ring Waiting */</u></td></tr>
<tr><th id="242">242</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACSR_ILLW" data-ref="_M/HIFN_DMACSR_ILLW">HIFN_DMACSR_ILLW</dfn>	0x00000200	/* Illegal write (7811 only) */</u></td></tr>
<tr><th id="243">243</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACSR_ILLR" data-ref="_M/HIFN_DMACSR_ILLR">HIFN_DMACSR_ILLR</dfn>	0x00000100	/* Illegal read (7811 only) */</u></td></tr>
<tr><th id="244">244</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACSR_C_CTRL" data-ref="_M/HIFN_DMACSR_C_CTRL">HIFN_DMACSR_C_CTRL</dfn>	0x000000c0	/* Command Ring Control */</u></td></tr>
<tr><th id="245">245</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACSR_C_CTRL_NOP" data-ref="_M/HIFN_DMACSR_C_CTRL_NOP">HIFN_DMACSR_C_CTRL_NOP</dfn>	0x00000000	/* Command Control: no-op */</u></td></tr>
<tr><th id="246">246</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACSR_C_CTRL_DIS" data-ref="_M/HIFN_DMACSR_C_CTRL_DIS">HIFN_DMACSR_C_CTRL_DIS</dfn>	0x00000040	/* Command Control: disable */</u></td></tr>
<tr><th id="247">247</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACSR_C_CTRL_ENA" data-ref="_M/HIFN_DMACSR_C_CTRL_ENA">HIFN_DMACSR_C_CTRL_ENA</dfn>	0x00000080	/* Command Control: enable */</u></td></tr>
<tr><th id="248">248</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACSR_C_ABORT" data-ref="_M/HIFN_DMACSR_C_ABORT">HIFN_DMACSR_C_ABORT</dfn>	0x00000020	/* Command Ring PCI Abort */</u></td></tr>
<tr><th id="249">249</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACSR_C_DONE" data-ref="_M/HIFN_DMACSR_C_DONE">HIFN_DMACSR_C_DONE</dfn>	0x00000010	/* Command Ring Done */</u></td></tr>
<tr><th id="250">250</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACSR_C_LAST" data-ref="_M/HIFN_DMACSR_C_LAST">HIFN_DMACSR_C_LAST</dfn>	0x00000008	/* Command Ring Last */</u></td></tr>
<tr><th id="251">251</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACSR_C_WAIT" data-ref="_M/HIFN_DMACSR_C_WAIT">HIFN_DMACSR_C_WAIT</dfn>	0x00000004	/* Command Ring Waiting */</u></td></tr>
<tr><th id="252">252</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACSR_PUBDONE" data-ref="_M/HIFN_DMACSR_PUBDONE">HIFN_DMACSR_PUBDONE</dfn>	0x00000002	/* Public op done (7951 only) */</u></td></tr>
<tr><th id="253">253</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACSR_ENGINE" data-ref="_M/HIFN_DMACSR_ENGINE">HIFN_DMACSR_ENGINE</dfn>	0x00000001	/* Command Ring Engine IRQ */</u></td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td><i>/* DMA Interrupt Enable Register (HIFN_1_DMA_IER) */</i></td></tr>
<tr><th id="256">256</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMAIER_D_ABORT" data-ref="_M/HIFN_DMAIER_D_ABORT">HIFN_DMAIER_D_ABORT</dfn>	0x20000000	/* Destination Ring PCIAbort */</u></td></tr>
<tr><th id="257">257</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMAIER_D_DONE" data-ref="_M/HIFN_DMAIER_D_DONE">HIFN_DMAIER_D_DONE</dfn>	0x10000000	/* Destination Ring Done */</u></td></tr>
<tr><th id="258">258</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMAIER_D_LAST" data-ref="_M/HIFN_DMAIER_D_LAST">HIFN_DMAIER_D_LAST</dfn>	0x08000000	/* Destination Ring Last */</u></td></tr>
<tr><th id="259">259</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMAIER_D_WAIT" data-ref="_M/HIFN_DMAIER_D_WAIT">HIFN_DMAIER_D_WAIT</dfn>	0x04000000	/* Destination Ring Waiting */</u></td></tr>
<tr><th id="260">260</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMAIER_D_OVER" data-ref="_M/HIFN_DMAIER_D_OVER">HIFN_DMAIER_D_OVER</dfn>	0x02000000	/* Destination Ring Overflow */</u></td></tr>
<tr><th id="261">261</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMAIER_R_ABORT" data-ref="_M/HIFN_DMAIER_R_ABORT">HIFN_DMAIER_R_ABORT</dfn>	0x00200000	/* Result Ring PCI Abort */</u></td></tr>
<tr><th id="262">262</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMAIER_R_DONE" data-ref="_M/HIFN_DMAIER_R_DONE">HIFN_DMAIER_R_DONE</dfn>	0x00100000	/* Result Ring Done */</u></td></tr>
<tr><th id="263">263</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMAIER_R_LAST" data-ref="_M/HIFN_DMAIER_R_LAST">HIFN_DMAIER_R_LAST</dfn>	0x00080000	/* Result Ring Last */</u></td></tr>
<tr><th id="264">264</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMAIER_R_WAIT" data-ref="_M/HIFN_DMAIER_R_WAIT">HIFN_DMAIER_R_WAIT</dfn>	0x00040000	/* Result Ring Waiting */</u></td></tr>
<tr><th id="265">265</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMAIER_R_OVER" data-ref="_M/HIFN_DMAIER_R_OVER">HIFN_DMAIER_R_OVER</dfn>	0x00020000	/* Result Ring Overflow */</u></td></tr>
<tr><th id="266">266</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMAIER_S_ABORT" data-ref="_M/HIFN_DMAIER_S_ABORT">HIFN_DMAIER_S_ABORT</dfn>	0x00002000	/* Source Ring PCI Abort */</u></td></tr>
<tr><th id="267">267</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMAIER_S_DONE" data-ref="_M/HIFN_DMAIER_S_DONE">HIFN_DMAIER_S_DONE</dfn>	0x00001000	/* Source Ring Done */</u></td></tr>
<tr><th id="268">268</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMAIER_S_LAST" data-ref="_M/HIFN_DMAIER_S_LAST">HIFN_DMAIER_S_LAST</dfn>	0x00000800	/* Source Ring Last */</u></td></tr>
<tr><th id="269">269</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMAIER_S_WAIT" data-ref="_M/HIFN_DMAIER_S_WAIT">HIFN_DMAIER_S_WAIT</dfn>	0x00000400	/* Source Ring Waiting */</u></td></tr>
<tr><th id="270">270</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMAIER_ILLW" data-ref="_M/HIFN_DMAIER_ILLW">HIFN_DMAIER_ILLW</dfn>	0x00000200	/* Illegal write (7811 only) */</u></td></tr>
<tr><th id="271">271</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMAIER_ILLR" data-ref="_M/HIFN_DMAIER_ILLR">HIFN_DMAIER_ILLR</dfn>	0x00000100	/* Illegal read (7811 only) */</u></td></tr>
<tr><th id="272">272</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMAIER_C_ABORT" data-ref="_M/HIFN_DMAIER_C_ABORT">HIFN_DMAIER_C_ABORT</dfn>	0x00000020	/* Command Ring PCI Abort */</u></td></tr>
<tr><th id="273">273</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMAIER_C_DONE" data-ref="_M/HIFN_DMAIER_C_DONE">HIFN_DMAIER_C_DONE</dfn>	0x00000010	/* Command Ring Done */</u></td></tr>
<tr><th id="274">274</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMAIER_C_LAST" data-ref="_M/HIFN_DMAIER_C_LAST">HIFN_DMAIER_C_LAST</dfn>	0x00000008	/* Command Ring Last */</u></td></tr>
<tr><th id="275">275</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMAIER_C_WAIT" data-ref="_M/HIFN_DMAIER_C_WAIT">HIFN_DMAIER_C_WAIT</dfn>	0x00000004	/* Command Ring Waiting */</u></td></tr>
<tr><th id="276">276</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMAIER_PUBDONE" data-ref="_M/HIFN_DMAIER_PUBDONE">HIFN_DMAIER_PUBDONE</dfn>	0x00000002	/* public op done (7951 only) */</u></td></tr>
<tr><th id="277">277</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMAIER_ENGINE" data-ref="_M/HIFN_DMAIER_ENGINE">HIFN_DMAIER_ENGINE</dfn>	0x00000001	/* Engine IRQ */</u></td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td><i>/* DMA Configuration Register (HIFN_1_DMA_CNFG) */</i></td></tr>
<tr><th id="280">280</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACNFG_BIGENDIAN" data-ref="_M/HIFN_DMACNFG_BIGENDIAN">HIFN_DMACNFG_BIGENDIAN</dfn>	0x10000000	/* big endian mode */</u></td></tr>
<tr><th id="281">281</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACNFG_POLLFREQ" data-ref="_M/HIFN_DMACNFG_POLLFREQ">HIFN_DMACNFG_POLLFREQ</dfn>	0x00ff0000	/* Poll frequency mask */</u></td></tr>
<tr><th id="282">282</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACNFG_UNLOCK" data-ref="_M/HIFN_DMACNFG_UNLOCK">HIFN_DMACNFG_UNLOCK</dfn>	0x00000800</u></td></tr>
<tr><th id="283">283</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACNFG_POLLINVAL" data-ref="_M/HIFN_DMACNFG_POLLINVAL">HIFN_DMACNFG_POLLINVAL</dfn>	0x00000700	/* Invalid Poll Scalar */</u></td></tr>
<tr><th id="284">284</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACNFG_LAST" data-ref="_M/HIFN_DMACNFG_LAST">HIFN_DMACNFG_LAST</dfn>	0x00000010	/* Host control LAST bit */</u></td></tr>
<tr><th id="285">285</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACNFG_MODE" data-ref="_M/HIFN_DMACNFG_MODE">HIFN_DMACNFG_MODE</dfn>	0x00000004	/* DMA mode */</u></td></tr>
<tr><th id="286">286</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACNFG_DMARESET" data-ref="_M/HIFN_DMACNFG_DMARESET">HIFN_DMACNFG_DMARESET</dfn>	0x00000002	/* DMA Reset # */</u></td></tr>
<tr><th id="287">287</th><td><u>#define	<dfn class="macro" id="_M/HIFN_DMACNFG_MSTRESET" data-ref="_M/HIFN_DMACNFG_MSTRESET">HIFN_DMACNFG_MSTRESET</dfn>	0x00000001	/* Master Reset # */</u></td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td><i>/* 7811 RNG Enable Register (HIFN_1_7811_RNGENA) */</i></td></tr>
<tr><th id="290">290</th><td><u>#define	<dfn class="macro" id="_M/HIFN_7811_RNGENA_ENA" data-ref="_M/HIFN_7811_RNGENA_ENA">HIFN_7811_RNGENA_ENA</dfn>	0x00000001	/* enable RNG */</u></td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td><i>/* 7811 RNG Config Register (HIFN_1_7811_RNGCFG) */</i></td></tr>
<tr><th id="293">293</th><td><u>#define	<dfn class="macro" id="_M/HIFN_7811_RNGCFG_PRE1" data-ref="_M/HIFN_7811_RNGCFG_PRE1">HIFN_7811_RNGCFG_PRE1</dfn>	0x00000f00	/* first prescalar */</u></td></tr>
<tr><th id="294">294</th><td><u>#define	<dfn class="macro" id="_M/HIFN_7811_RNGCFG_OPRE" data-ref="_M/HIFN_7811_RNGCFG_OPRE">HIFN_7811_RNGCFG_OPRE</dfn>	0x00000080	/* output prescalar */</u></td></tr>
<tr><th id="295">295</th><td><u>#define	<dfn class="macro" id="_M/HIFN_7811_RNGCFG_DEFL" data-ref="_M/HIFN_7811_RNGCFG_DEFL">HIFN_7811_RNGCFG_DEFL</dfn>	0x00000f80	/* 2 words/ 1/100 sec */</u></td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><i>/* 7811 RNG Status Register (HIFN_1_7811_RNGSTS) */</i></td></tr>
<tr><th id="298">298</th><td><u>#define	<dfn class="macro" id="_M/HIFN_7811_RNGSTS_RDY" data-ref="_M/HIFN_7811_RNGSTS_RDY">HIFN_7811_RNGSTS_RDY</dfn>	0x00004000	/* two numbers in FIFO */</u></td></tr>
<tr><th id="299">299</th><td><u>#define	<dfn class="macro" id="_M/HIFN_7811_RNGSTS_UFL" data-ref="_M/HIFN_7811_RNGSTS_UFL">HIFN_7811_RNGSTS_UFL</dfn>	0x00001000	/* rng underflow */</u></td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td><i>/* 7811 MIPS Reset Register (HIFN_1_7811_MIPSRST) */</i></td></tr>
<tr><th id="302">302</th><td><u>#define	<dfn class="macro" id="_M/HIFN_MIPSRST_BAR2SIZE" data-ref="_M/HIFN_MIPSRST_BAR2SIZE">HIFN_MIPSRST_BAR2SIZE</dfn>	0xffff0000	/* sdram size */</u></td></tr>
<tr><th id="303">303</th><td><u>#define	<dfn class="macro" id="_M/HIFN_MIPSRST_GPRAMINIT" data-ref="_M/HIFN_MIPSRST_GPRAMINIT">HIFN_MIPSRST_GPRAMINIT</dfn>	0x00008000	/* gpram can be accessed */</u></td></tr>
<tr><th id="304">304</th><td><u>#define	<dfn class="macro" id="_M/HIFN_MIPSRST_CRAMINIT" data-ref="_M/HIFN_MIPSRST_CRAMINIT">HIFN_MIPSRST_CRAMINIT</dfn>	0x00004000	/* ctxram can be accessed */</u></td></tr>
<tr><th id="305">305</th><td><u>#define	<dfn class="macro" id="_M/HIFN_MIPSRST_LED2" data-ref="_M/HIFN_MIPSRST_LED2">HIFN_MIPSRST_LED2</dfn>	0x00000400	/* external LED2 */</u></td></tr>
<tr><th id="306">306</th><td><u>#define	<dfn class="macro" id="_M/HIFN_MIPSRST_LED1" data-ref="_M/HIFN_MIPSRST_LED1">HIFN_MIPSRST_LED1</dfn>	0x00000200	/* external LED1 */</u></td></tr>
<tr><th id="307">307</th><td><u>#define	<dfn class="macro" id="_M/HIFN_MIPSRST_LED0" data-ref="_M/HIFN_MIPSRST_LED0">HIFN_MIPSRST_LED0</dfn>	0x00000100	/* external LED0 */</u></td></tr>
<tr><th id="308">308</th><td><u>#define	<dfn class="macro" id="_M/HIFN_MIPSRST_MIPSDIS" data-ref="_M/HIFN_MIPSRST_MIPSDIS">HIFN_MIPSRST_MIPSDIS</dfn>	0x00000004	/* disable MIPS */</u></td></tr>
<tr><th id="309">309</th><td><u>#define	<dfn class="macro" id="_M/HIFN_MIPSRST_MIPSRST" data-ref="_M/HIFN_MIPSRST_MIPSRST">HIFN_MIPSRST_MIPSRST</dfn>	0x00000002	/* warm reset MIPS */</u></td></tr>
<tr><th id="310">310</th><td><u>#define	<dfn class="macro" id="_M/HIFN_MIPSRST_MIPSCOLD" data-ref="_M/HIFN_MIPSRST_MIPSCOLD">HIFN_MIPSRST_MIPSCOLD</dfn>	0x00000001	/* cold reset MIPS */</u></td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td><i>/* Revision ID */</i></td></tr>
<tr><th id="313">313</th><td><u>#define	<dfn class="macro" id="_M/HIFN_REVID_7811_PB3_2" data-ref="_M/HIFN_REVID_7811_PB3_2">HIFN_REVID_7811_PB3_2</dfn>	0x00000002	/* 7811PB3/2 */</u></td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td><i>/* Public key reset register (HIFN_1_PUB_RESET) */</i></td></tr>
<tr><th id="316">316</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUBRST_RESET" data-ref="_M/HIFN_PUBRST_RESET">HIFN_PUBRST_RESET</dfn>	0x00000001	/* reset public/rng unit */</u></td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td><i>/* Public base address register (HIFN_1_PUB_BASE) */</i></td></tr>
<tr><th id="319">319</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUBBASE_ADDR" data-ref="_M/HIFN_PUBBASE_ADDR">HIFN_PUBBASE_ADDR</dfn>	0x00003fff	/* base address */</u></td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td><i>/* Public operand length register (HIFN_1_PUB_OPLEN) */</i></td></tr>
<tr><th id="322">322</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUBOPLEN_MOD_M" data-ref="_M/HIFN_PUBOPLEN_MOD_M">HIFN_PUBOPLEN_MOD_M</dfn>	0x0000007f	/* modulus length mask */</u></td></tr>
<tr><th id="323">323</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUBOPLEN_MOD_S" data-ref="_M/HIFN_PUBOPLEN_MOD_S">HIFN_PUBOPLEN_MOD_S</dfn>	0		/* modulus length shift */</u></td></tr>
<tr><th id="324">324</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUBOPLEN_EXP_M" data-ref="_M/HIFN_PUBOPLEN_EXP_M">HIFN_PUBOPLEN_EXP_M</dfn>	0x0003ff80	/* exponent length mask */</u></td></tr>
<tr><th id="325">325</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUBOPLEN_EXP_S" data-ref="_M/HIFN_PUBOPLEN_EXP_S">HIFN_PUBOPLEN_EXP_S</dfn>	7		/* exponent length shift */</u></td></tr>
<tr><th id="326">326</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUBOPLEN_RED_M" data-ref="_M/HIFN_PUBOPLEN_RED_M">HIFN_PUBOPLEN_RED_M</dfn>	0x003c0000	/* reducend length mask */</u></td></tr>
<tr><th id="327">327</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUBOPLEN_RED_S" data-ref="_M/HIFN_PUBOPLEN_RED_S">HIFN_PUBOPLEN_RED_S</dfn>	18		/* reducend length shift */</u></td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td><i>/* Public operation register (HIFN_1_PUB_OP) */</i></td></tr>
<tr><th id="330">330</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUBOP_AOFFSET_M" data-ref="_M/HIFN_PUBOP_AOFFSET_M">HIFN_PUBOP_AOFFSET_M</dfn>	0x0000007f	/* A offset mask */</u></td></tr>
<tr><th id="331">331</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUBOP_AOFFSET_S" data-ref="_M/HIFN_PUBOP_AOFFSET_S">HIFN_PUBOP_AOFFSET_S</dfn>	0		/* A offset shift */</u></td></tr>
<tr><th id="332">332</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUBOP_BOFFSET_M" data-ref="_M/HIFN_PUBOP_BOFFSET_M">HIFN_PUBOP_BOFFSET_M</dfn>	0x00000f80	/* B offset mask */</u></td></tr>
<tr><th id="333">333</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUBOP_BOFFSET_S" data-ref="_M/HIFN_PUBOP_BOFFSET_S">HIFN_PUBOP_BOFFSET_S</dfn>	7		/* B offset shift */</u></td></tr>
<tr><th id="334">334</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUBOP_MOFFSET_M" data-ref="_M/HIFN_PUBOP_MOFFSET_M">HIFN_PUBOP_MOFFSET_M</dfn>	0x0003f000	/* M offset mask */</u></td></tr>
<tr><th id="335">335</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUBOP_MOFFSET_S" data-ref="_M/HIFN_PUBOP_MOFFSET_S">HIFN_PUBOP_MOFFSET_S</dfn>	12		/* M offset shift */</u></td></tr>
<tr><th id="336">336</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUBOP_OP_MASK" data-ref="_M/HIFN_PUBOP_OP_MASK">HIFN_PUBOP_OP_MASK</dfn>	0x003c0000	/* Opcode: */</u></td></tr>
<tr><th id="337">337</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUBOP_OP_NOP" data-ref="_M/HIFN_PUBOP_OP_NOP">HIFN_PUBOP_OP_NOP</dfn>	0x00000000	/*  NOP */</u></td></tr>
<tr><th id="338">338</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUBOP_OP_ADD" data-ref="_M/HIFN_PUBOP_OP_ADD">HIFN_PUBOP_OP_ADD</dfn>	0x00040000	/*  ADD */</u></td></tr>
<tr><th id="339">339</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUBOP_OP_ADDC" data-ref="_M/HIFN_PUBOP_OP_ADDC">HIFN_PUBOP_OP_ADDC</dfn>	0x00080000	/*  ADD w/carry */</u></td></tr>
<tr><th id="340">340</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUBOP_OP_SUB" data-ref="_M/HIFN_PUBOP_OP_SUB">HIFN_PUBOP_OP_SUB</dfn>	0x000c0000	/*  SUB */</u></td></tr>
<tr><th id="341">341</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUBOP_OP_SUBC" data-ref="_M/HIFN_PUBOP_OP_SUBC">HIFN_PUBOP_OP_SUBC</dfn>	0x00100000	/*  SUB w/carry */</u></td></tr>
<tr><th id="342">342</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUBOP_OP_MODADD" data-ref="_M/HIFN_PUBOP_OP_MODADD">HIFN_PUBOP_OP_MODADD</dfn>	0x00140000	/*  Modular ADD */</u></td></tr>
<tr><th id="343">343</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUBOP_OP_MODSUB" data-ref="_M/HIFN_PUBOP_OP_MODSUB">HIFN_PUBOP_OP_MODSUB</dfn>	0x00180000	/*  Modular SUB */</u></td></tr>
<tr><th id="344">344</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUBOP_OP_INCA" data-ref="_M/HIFN_PUBOP_OP_INCA">HIFN_PUBOP_OP_INCA</dfn>	0x001c0000	/*  INC A */</u></td></tr>
<tr><th id="345">345</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUBOP_OP_DECA" data-ref="_M/HIFN_PUBOP_OP_DECA">HIFN_PUBOP_OP_DECA</dfn>	0x00200000	/*  DEC A */</u></td></tr>
<tr><th id="346">346</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUBOP_OP_MULT" data-ref="_M/HIFN_PUBOP_OP_MULT">HIFN_PUBOP_OP_MULT</dfn>	0x00240000	/*  MULT */</u></td></tr>
<tr><th id="347">347</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUBOP_OP_MODMULT" data-ref="_M/HIFN_PUBOP_OP_MODMULT">HIFN_PUBOP_OP_MODMULT</dfn>	0x00280000	/*  Modular MULT */</u></td></tr>
<tr><th id="348">348</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUBOP_OP_MODRED" data-ref="_M/HIFN_PUBOP_OP_MODRED">HIFN_PUBOP_OP_MODRED</dfn>	0x002c0000	/*  Modular RED */</u></td></tr>
<tr><th id="349">349</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUBOP_OP_MODEXP" data-ref="_M/HIFN_PUBOP_OP_MODEXP">HIFN_PUBOP_OP_MODEXP</dfn>	0x00300000	/*  Modular EXP */</u></td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td><i>/* Public status register (HIFN_1_PUB_STATUS) */</i></td></tr>
<tr><th id="352">352</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUBSTS_DONE" data-ref="_M/HIFN_PUBSTS_DONE">HIFN_PUBSTS_DONE</dfn>	0x00000001	/* operation done */</u></td></tr>
<tr><th id="353">353</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUBSTS_CARRY" data-ref="_M/HIFN_PUBSTS_CARRY">HIFN_PUBSTS_CARRY</dfn>	0x00000002	/* carry */</u></td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td><i>/* Public interrupt enable register (HIFN_1_PUB_IEN) */</i></td></tr>
<tr><th id="356">356</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PUBIEN_DONE" data-ref="_M/HIFN_PUBIEN_DONE">HIFN_PUBIEN_DONE</dfn>	0x00000001	/* operation done interrupt */</u></td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td><i>/* Random number generator config register (HIFN_1_RNG_CONFIG) */</i></td></tr>
<tr><th id="359">359</th><td><u>#define	<dfn class="macro" id="_M/HIFN_RNGCFG_ENA" data-ref="_M/HIFN_RNGCFG_ENA">HIFN_RNGCFG_ENA</dfn>		0x00000001	/* enable rng */</u></td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td><i>/*</i></td></tr>
<tr><th id="362">362</th><td><i> * PLL config register</i></td></tr>
<tr><th id="363">363</th><td><i> */</i></td></tr>
<tr><th id="364">364</th><td><u>#define	<dfn class="macro" id="_M/HIFN_PLL_7956" data-ref="_M/HIFN_PLL_7956">HIFN_PLL_7956</dfn>		0x00001d18	/* 7956 PLL config value */</u></td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td><i>/*********************************************************************</i></td></tr>
<tr><th id="367">367</th><td><i> * Structs for board commands</i></td></tr>
<tr><th id="368">368</th><td><i> *</i></td></tr>
<tr><th id="369">369</th><td><i> *********************************************************************/</i></td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td><i>/*</i></td></tr>
<tr><th id="372">372</th><td><i> * Structure to help build up the command data structure.</i></td></tr>
<tr><th id="373">373</th><td><i> */</i></td></tr>
<tr><th id="374">374</th><td><b>struct</b> <dfn class="type def" id="hifn_base_command" title='hifn_base_command' data-ref="hifn_base_command" data-ref-filename="hifn_base_command">hifn_base_command</dfn> {</td></tr>
<tr><th id="375">375</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a> <dfn class="decl field" id="hifn_base_command::masks" title='hifn_base_command::masks' data-ref="hifn_base_command::masks" data-ref-filename="hifn_base_command..masks">masks</dfn>;</td></tr>
<tr><th id="376">376</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a> <dfn class="decl field" id="hifn_base_command::session_num" title='hifn_base_command::session_num' data-ref="hifn_base_command::session_num" data-ref-filename="hifn_base_command..session_num">session_num</dfn>;</td></tr>
<tr><th id="377">377</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a> <dfn class="decl field" id="hifn_base_command::total_source_count" title='hifn_base_command::total_source_count' data-ref="hifn_base_command::total_source_count" data-ref-filename="hifn_base_command..total_source_count">total_source_count</dfn>;</td></tr>
<tr><th id="378">378</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a> <dfn class="decl field" id="hifn_base_command::total_dest_count" title='hifn_base_command::total_dest_count' data-ref="hifn_base_command::total_dest_count" data-ref-filename="hifn_base_command..total_dest_count">total_dest_count</dfn>;</td></tr>
<tr><th id="379">379</th><td>};</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td><u>#define	<dfn class="macro" id="_M/HIFN_BASE_CMD_COMP" data-ref="_M/HIFN_BASE_CMD_COMP">HIFN_BASE_CMD_COMP</dfn>		0x0100	/* enable compression engine */</u></td></tr>
<tr><th id="382">382</th><td><u>#define	<dfn class="macro" id="_M/HIFN_BASE_CMD_PAD" data-ref="_M/HIFN_BASE_CMD_PAD">HIFN_BASE_CMD_PAD</dfn>		0x0200	/* enable padding engine */</u></td></tr>
<tr><th id="383">383</th><td><u>#define	<dfn class="macro" id="_M/HIFN_BASE_CMD_MAC" data-ref="_M/HIFN_BASE_CMD_MAC">HIFN_BASE_CMD_MAC</dfn>		0x0400	/* enable MAC engine */</u></td></tr>
<tr><th id="384">384</th><td><u>#define	<dfn class="macro" id="_M/HIFN_BASE_CMD_CRYPT" data-ref="_M/HIFN_BASE_CMD_CRYPT">HIFN_BASE_CMD_CRYPT</dfn>		0x0800	/* enable crypt engine */</u></td></tr>
<tr><th id="385">385</th><td><u>#define	<dfn class="macro" id="_M/HIFN_BASE_CMD_DECODE" data-ref="_M/HIFN_BASE_CMD_DECODE">HIFN_BASE_CMD_DECODE</dfn>		0x2000</u></td></tr>
<tr><th id="386">386</th><td><u>#define	<dfn class="macro" id="_M/HIFN_BASE_CMD_SRCLEN_M" data-ref="_M/HIFN_BASE_CMD_SRCLEN_M">HIFN_BASE_CMD_SRCLEN_M</dfn>		0xc000</u></td></tr>
<tr><th id="387">387</th><td><u>#define	<dfn class="macro" id="_M/HIFN_BASE_CMD_SRCLEN_S" data-ref="_M/HIFN_BASE_CMD_SRCLEN_S">HIFN_BASE_CMD_SRCLEN_S</dfn>		14</u></td></tr>
<tr><th id="388">388</th><td><u>#define	<dfn class="macro" id="_M/HIFN_BASE_CMD_DSTLEN_M" data-ref="_M/HIFN_BASE_CMD_DSTLEN_M">HIFN_BASE_CMD_DSTLEN_M</dfn>		0x3000</u></td></tr>
<tr><th id="389">389</th><td><u>#define	<dfn class="macro" id="_M/HIFN_BASE_CMD_DSTLEN_S" data-ref="_M/HIFN_BASE_CMD_DSTLEN_S">HIFN_BASE_CMD_DSTLEN_S</dfn>		12</u></td></tr>
<tr><th id="390">390</th><td><u>#define	<dfn class="macro" id="_M/HIFN_BASE_CMD_LENMASK_HI" data-ref="_M/HIFN_BASE_CMD_LENMASK_HI">HIFN_BASE_CMD_LENMASK_HI</dfn>	0x30000</u></td></tr>
<tr><th id="391">391</th><td><u>#define	<dfn class="macro" id="_M/HIFN_BASE_CMD_LENMASK_LO" data-ref="_M/HIFN_BASE_CMD_LENMASK_LO">HIFN_BASE_CMD_LENMASK_LO</dfn>	0x0ffff</u></td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td><i>/*</i></td></tr>
<tr><th id="394">394</th><td><i> * Structure to help build up the command data structure.</i></td></tr>
<tr><th id="395">395</th><td><i> */</i></td></tr>
<tr><th id="396">396</th><td><b>struct</b> <dfn class="type def" id="hifn_crypt_command" title='hifn_crypt_command' data-ref="hifn_crypt_command" data-ref-filename="hifn_crypt_command">hifn_crypt_command</dfn> {</td></tr>
<tr><th id="397">397</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a> <dfn class="decl field" id="hifn_crypt_command::masks" title='hifn_crypt_command::masks' data-ref="hifn_crypt_command::masks" data-ref-filename="hifn_crypt_command..masks">masks</dfn>;</td></tr>
<tr><th id="398">398</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a> <dfn class="decl field" id="hifn_crypt_command::header_skip" title='hifn_crypt_command::header_skip' data-ref="hifn_crypt_command::header_skip" data-ref-filename="hifn_crypt_command..header_skip">header_skip</dfn>;</td></tr>
<tr><th id="399">399</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a> <dfn class="decl field" id="hifn_crypt_command::source_count" title='hifn_crypt_command::source_count' data-ref="hifn_crypt_command::source_count" data-ref-filename="hifn_crypt_command..source_count">source_count</dfn>;</td></tr>
<tr><th id="400">400</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a> <dfn class="decl field" id="hifn_crypt_command::reserved" title='hifn_crypt_command::reserved' data-ref="hifn_crypt_command::reserved" data-ref-filename="hifn_crypt_command..reserved">reserved</dfn>;</td></tr>
<tr><th id="401">401</th><td>};</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td><u>#define	<dfn class="macro" id="_M/HIFN_CRYPT_CMD_ALG_MASK" data-ref="_M/HIFN_CRYPT_CMD_ALG_MASK">HIFN_CRYPT_CMD_ALG_MASK</dfn>		0x0003		/* algorithm: */</u></td></tr>
<tr><th id="404">404</th><td><u>#define	<dfn class="macro" id="_M/HIFN_CRYPT_CMD_ALG_DES" data-ref="_M/HIFN_CRYPT_CMD_ALG_DES">HIFN_CRYPT_CMD_ALG_DES</dfn>		0x0000		/*   DES */</u></td></tr>
<tr><th id="405">405</th><td><u>#define	<dfn class="macro" id="_M/HIFN_CRYPT_CMD_ALG_3DES" data-ref="_M/HIFN_CRYPT_CMD_ALG_3DES">HIFN_CRYPT_CMD_ALG_3DES</dfn>		0x0001		/*   3DES */</u></td></tr>
<tr><th id="406">406</th><td><u>#define	<dfn class="macro" id="_M/HIFN_CRYPT_CMD_ALG_RC4" data-ref="_M/HIFN_CRYPT_CMD_ALG_RC4">HIFN_CRYPT_CMD_ALG_RC4</dfn>		0x0002		/*   RC4 */</u></td></tr>
<tr><th id="407">407</th><td><u>#define	<dfn class="macro" id="_M/HIFN_CRYPT_CMD_ALG_AES" data-ref="_M/HIFN_CRYPT_CMD_ALG_AES">HIFN_CRYPT_CMD_ALG_AES</dfn>		0x0003		/*   AES */</u></td></tr>
<tr><th id="408">408</th><td><u>#define	<dfn class="macro" id="_M/HIFN_CRYPT_CMD_MODE_MASK" data-ref="_M/HIFN_CRYPT_CMD_MODE_MASK">HIFN_CRYPT_CMD_MODE_MASK</dfn>	0x0018		/* Encrypt mode: */</u></td></tr>
<tr><th id="409">409</th><td><u>#define	<dfn class="macro" id="_M/HIFN_CRYPT_CMD_MODE_ECB" data-ref="_M/HIFN_CRYPT_CMD_MODE_ECB">HIFN_CRYPT_CMD_MODE_ECB</dfn>		0x0000		/*   ECB */</u></td></tr>
<tr><th id="410">410</th><td><u>#define	<dfn class="macro" id="_M/HIFN_CRYPT_CMD_MODE_CBC" data-ref="_M/HIFN_CRYPT_CMD_MODE_CBC">HIFN_CRYPT_CMD_MODE_CBC</dfn>		0x0008		/*   CBC */</u></td></tr>
<tr><th id="411">411</th><td><u>#define	<dfn class="macro" id="_M/HIFN_CRYPT_CMD_MODE_CFB" data-ref="_M/HIFN_CRYPT_CMD_MODE_CFB">HIFN_CRYPT_CMD_MODE_CFB</dfn>		0x0010		/*   CFB */</u></td></tr>
<tr><th id="412">412</th><td><u>#define	<dfn class="macro" id="_M/HIFN_CRYPT_CMD_MODE_OFB" data-ref="_M/HIFN_CRYPT_CMD_MODE_OFB">HIFN_CRYPT_CMD_MODE_OFB</dfn>		0x0018		/*   OFB */</u></td></tr>
<tr><th id="413">413</th><td><u>#define	<dfn class="macro" id="_M/HIFN_CRYPT_CMD_CLR_CTX" data-ref="_M/HIFN_CRYPT_CMD_CLR_CTX">HIFN_CRYPT_CMD_CLR_CTX</dfn>		0x0040		/* clear context */</u></td></tr>
<tr><th id="414">414</th><td><u>#define	<dfn class="macro" id="_M/HIFN_CRYPT_CMD_NEW_KEY" data-ref="_M/HIFN_CRYPT_CMD_NEW_KEY">HIFN_CRYPT_CMD_NEW_KEY</dfn>		0x0800		/* expect new key */</u></td></tr>
<tr><th id="415">415</th><td><u>#define	<dfn class="macro" id="_M/HIFN_CRYPT_CMD_NEW_IV" data-ref="_M/HIFN_CRYPT_CMD_NEW_IV">HIFN_CRYPT_CMD_NEW_IV</dfn>		0x1000		/* expect new iv */</u></td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td><u>#define	<dfn class="macro" id="_M/HIFN_CRYPT_CMD_SRCLEN_M" data-ref="_M/HIFN_CRYPT_CMD_SRCLEN_M">HIFN_CRYPT_CMD_SRCLEN_M</dfn>		0xc000</u></td></tr>
<tr><th id="418">418</th><td><u>#define	<dfn class="macro" id="_M/HIFN_CRYPT_CMD_SRCLEN_S" data-ref="_M/HIFN_CRYPT_CMD_SRCLEN_S">HIFN_CRYPT_CMD_SRCLEN_S</dfn>		14</u></td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td><u>#define	<dfn class="macro" id="_M/HIFN_CRYPT_CMD_KSZ_MASK" data-ref="_M/HIFN_CRYPT_CMD_KSZ_MASK">HIFN_CRYPT_CMD_KSZ_MASK</dfn>		0x0600		/* AES key size: */</u></td></tr>
<tr><th id="422">422</th><td><u>#define	<dfn class="macro" id="_M/HIFN_CRYPT_CMD_KSZ_128" data-ref="_M/HIFN_CRYPT_CMD_KSZ_128">HIFN_CRYPT_CMD_KSZ_128</dfn>		0x0000		/*   128 bit */</u></td></tr>
<tr><th id="423">423</th><td><u>#define	<dfn class="macro" id="_M/HIFN_CRYPT_CMD_KSZ_192" data-ref="_M/HIFN_CRYPT_CMD_KSZ_192">HIFN_CRYPT_CMD_KSZ_192</dfn>		0x0200		/*   192 bit */</u></td></tr>
<tr><th id="424">424</th><td><u>#define	<dfn class="macro" id="_M/HIFN_CRYPT_CMD_KSZ_256" data-ref="_M/HIFN_CRYPT_CMD_KSZ_256">HIFN_CRYPT_CMD_KSZ_256</dfn>		0x0400		/*   256 bit */</u></td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td><i>/*</i></td></tr>
<tr><th id="427">427</th><td><i> * Structure to help build up the command data structure.</i></td></tr>
<tr><th id="428">428</th><td><i> */</i></td></tr>
<tr><th id="429">429</th><td><b>struct</b> <dfn class="type def" id="hifn_mac_command" title='hifn_mac_command' data-ref="hifn_mac_command" data-ref-filename="hifn_mac_command">hifn_mac_command</dfn> {</td></tr>
<tr><th id="430">430</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a> <dfn class="decl field" id="hifn_mac_command::masks" title='hifn_mac_command::masks' data-ref="hifn_mac_command::masks" data-ref-filename="hifn_mac_command..masks">masks</dfn>;</td></tr>
<tr><th id="431">431</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a> <dfn class="decl field" id="hifn_mac_command::header_skip" title='hifn_mac_command::header_skip' data-ref="hifn_mac_command::header_skip" data-ref-filename="hifn_mac_command..header_skip">header_skip</dfn>;</td></tr>
<tr><th id="432">432</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a> <dfn class="decl field" id="hifn_mac_command::source_count" title='hifn_mac_command::source_count' data-ref="hifn_mac_command::source_count" data-ref-filename="hifn_mac_command..source_count">source_count</dfn>;</td></tr>
<tr><th id="433">433</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a> <dfn class="decl field" id="hifn_mac_command::reserved" title='hifn_mac_command::reserved' data-ref="hifn_mac_command::reserved" data-ref-filename="hifn_mac_command..reserved">reserved</dfn>;</td></tr>
<tr><th id="434">434</th><td>};</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td><u>#define	<dfn class="macro" id="_M/HIFN_MAC_CMD_ALG_MASK" data-ref="_M/HIFN_MAC_CMD_ALG_MASK">HIFN_MAC_CMD_ALG_MASK</dfn>		0x0001</u></td></tr>
<tr><th id="437">437</th><td><u>#define	<dfn class="macro" id="_M/HIFN_MAC_CMD_ALG_SHA1" data-ref="_M/HIFN_MAC_CMD_ALG_SHA1">HIFN_MAC_CMD_ALG_SHA1</dfn>		0x0000</u></td></tr>
<tr><th id="438">438</th><td><u>#define	<dfn class="macro" id="_M/HIFN_MAC_CMD_ALG_MD5" data-ref="_M/HIFN_MAC_CMD_ALG_MD5">HIFN_MAC_CMD_ALG_MD5</dfn>		0x0001</u></td></tr>
<tr><th id="439">439</th><td><u>#define	<dfn class="macro" id="_M/HIFN_MAC_CMD_MODE_MASK" data-ref="_M/HIFN_MAC_CMD_MODE_MASK">HIFN_MAC_CMD_MODE_MASK</dfn>		0x000c</u></td></tr>
<tr><th id="440">440</th><td><u>#define	<dfn class="macro" id="_M/HIFN_MAC_CMD_MODE_HMAC" data-ref="_M/HIFN_MAC_CMD_MODE_HMAC">HIFN_MAC_CMD_MODE_HMAC</dfn>		0x0000</u></td></tr>
<tr><th id="441">441</th><td><u>#define	<dfn class="macro" id="_M/HIFN_MAC_CMD_MODE_SSL_MAC" data-ref="_M/HIFN_MAC_CMD_MODE_SSL_MAC">HIFN_MAC_CMD_MODE_SSL_MAC</dfn>	0x0004</u></td></tr>
<tr><th id="442">442</th><td><u>#define	<dfn class="macro" id="_M/HIFN_MAC_CMD_MODE_HASH" data-ref="_M/HIFN_MAC_CMD_MODE_HASH">HIFN_MAC_CMD_MODE_HASH</dfn>		0x0008</u></td></tr>
<tr><th id="443">443</th><td><u>#define	<dfn class="macro" id="_M/HIFN_MAC_CMD_MODE_FULL" data-ref="_M/HIFN_MAC_CMD_MODE_FULL">HIFN_MAC_CMD_MODE_FULL</dfn>		0x0004</u></td></tr>
<tr><th id="444">444</th><td><u>#define	<dfn class="macro" id="_M/HIFN_MAC_CMD_TRUNC" data-ref="_M/HIFN_MAC_CMD_TRUNC">HIFN_MAC_CMD_TRUNC</dfn>		0x0010</u></td></tr>
<tr><th id="445">445</th><td><u>#define	<dfn class="macro" id="_M/HIFN_MAC_CMD_RESULT" data-ref="_M/HIFN_MAC_CMD_RESULT">HIFN_MAC_CMD_RESULT</dfn>		0x0020</u></td></tr>
<tr><th id="446">446</th><td><u>#define	<dfn class="macro" id="_M/HIFN_MAC_CMD_APPEND" data-ref="_M/HIFN_MAC_CMD_APPEND">HIFN_MAC_CMD_APPEND</dfn>		0x0040</u></td></tr>
<tr><th id="447">447</th><td><u>#define	<dfn class="macro" id="_M/HIFN_MAC_CMD_SRCLEN_M" data-ref="_M/HIFN_MAC_CMD_SRCLEN_M">HIFN_MAC_CMD_SRCLEN_M</dfn>		0xc000</u></td></tr>
<tr><th id="448">448</th><td><u>#define	<dfn class="macro" id="_M/HIFN_MAC_CMD_SRCLEN_S" data-ref="_M/HIFN_MAC_CMD_SRCLEN_S">HIFN_MAC_CMD_SRCLEN_S</dfn>		14</u></td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td><i>/*</i></td></tr>
<tr><th id="451">451</th><td><i> * MAC POS IPsec initiates authentication after encryption on encodes</i></td></tr>
<tr><th id="452">452</th><td><i> * and before decryption on decodes.</i></td></tr>
<tr><th id="453">453</th><td><i> */</i></td></tr>
<tr><th id="454">454</th><td><u>#define	<dfn class="macro" id="_M/HIFN_MAC_CMD_POS_IPSEC" data-ref="_M/HIFN_MAC_CMD_POS_IPSEC">HIFN_MAC_CMD_POS_IPSEC</dfn>		0x0200</u></td></tr>
<tr><th id="455">455</th><td><u>#define	<dfn class="macro" id="_M/HIFN_MAC_CMD_NEW_KEY" data-ref="_M/HIFN_MAC_CMD_NEW_KEY">HIFN_MAC_CMD_NEW_KEY</dfn>		0x0800</u></td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td><b>struct</b> <dfn class="type def" id="hifn_comp_command" title='hifn_comp_command' data-ref="hifn_comp_command" data-ref-filename="hifn_comp_command">hifn_comp_command</dfn> {</td></tr>
<tr><th id="458">458</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a> <dfn class="decl field" id="hifn_comp_command::masks" title='hifn_comp_command::masks' data-ref="hifn_comp_command::masks" data-ref-filename="hifn_comp_command..masks">masks</dfn>;</td></tr>
<tr><th id="459">459</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a> <dfn class="decl field" id="hifn_comp_command::header_skip" title='hifn_comp_command::header_skip' data-ref="hifn_comp_command::header_skip" data-ref-filename="hifn_comp_command..header_skip">header_skip</dfn>;</td></tr>
<tr><th id="460">460</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a> <dfn class="decl field" id="hifn_comp_command::source_count" title='hifn_comp_command::source_count' data-ref="hifn_comp_command::source_count" data-ref-filename="hifn_comp_command..source_count">source_count</dfn>;</td></tr>
<tr><th id="461">461</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a> <dfn class="decl field" id="hifn_comp_command::reserved" title='hifn_comp_command::reserved' data-ref="hifn_comp_command::reserved" data-ref-filename="hifn_comp_command..reserved">reserved</dfn>;</td></tr>
<tr><th id="462">462</th><td>};</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td><u>#define	<dfn class="macro" id="_M/HIFN_COMP_CMD_SRCLEN_M" data-ref="_M/HIFN_COMP_CMD_SRCLEN_M">HIFN_COMP_CMD_SRCLEN_M</dfn>		0xc000</u></td></tr>
<tr><th id="465">465</th><td><u>#define	<dfn class="macro" id="_M/HIFN_COMP_CMD_SRCLEN_S" data-ref="_M/HIFN_COMP_CMD_SRCLEN_S">HIFN_COMP_CMD_SRCLEN_S</dfn>		14</u></td></tr>
<tr><th id="466">466</th><td><u>#define	<dfn class="macro" id="_M/HIFN_COMP_CMD_ONE" data-ref="_M/HIFN_COMP_CMD_ONE">HIFN_COMP_CMD_ONE</dfn>		0x0100	/* must be one */</u></td></tr>
<tr><th id="467">467</th><td><u>#define	<dfn class="macro" id="_M/HIFN_COMP_CMD_CLEARHIST" data-ref="_M/HIFN_COMP_CMD_CLEARHIST">HIFN_COMP_CMD_CLEARHIST</dfn>		0x0010	/* clear history */</u></td></tr>
<tr><th id="468">468</th><td><u>#define	<dfn class="macro" id="_M/HIFN_COMP_CMD_UPDATEHIST" data-ref="_M/HIFN_COMP_CMD_UPDATEHIST">HIFN_COMP_CMD_UPDATEHIST</dfn>	0x0008	/* update history */</u></td></tr>
<tr><th id="469">469</th><td><u>#define	<dfn class="macro" id="_M/HIFN_COMP_CMD_LZS_STRIP0" data-ref="_M/HIFN_COMP_CMD_LZS_STRIP0">HIFN_COMP_CMD_LZS_STRIP0</dfn>	0x0004	/* LZS: strip zero */</u></td></tr>
<tr><th id="470">470</th><td><u>#define	<dfn class="macro" id="_M/HIFN_COMP_CMD_MPPC_RESTART" data-ref="_M/HIFN_COMP_CMD_MPPC_RESTART">HIFN_COMP_CMD_MPPC_RESTART</dfn>	0x0004	/* MPPC: restart */</u></td></tr>
<tr><th id="471">471</th><td><u>#define	<dfn class="macro" id="_M/HIFN_COMP_CMD_ALG_MASK" data-ref="_M/HIFN_COMP_CMD_ALG_MASK">HIFN_COMP_CMD_ALG_MASK</dfn>		0x0001	/* compression mode: */</u></td></tr>
<tr><th id="472">472</th><td><u>#define	<dfn class="macro" id="_M/HIFN_COMP_CMD_ALG_MPPC" data-ref="_M/HIFN_COMP_CMD_ALG_MPPC">HIFN_COMP_CMD_ALG_MPPC</dfn>		0x0001	/*   MPPC */</u></td></tr>
<tr><th id="473">473</th><td><u>#define	<dfn class="macro" id="_M/HIFN_COMP_CMD_ALG_LZS" data-ref="_M/HIFN_COMP_CMD_ALG_LZS">HIFN_COMP_CMD_ALG_LZS</dfn>		0x0000	/*   LZS */</u></td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td><b>struct</b> <dfn class="type def" id="hifn_base_result" title='hifn_base_result' data-ref="hifn_base_result" data-ref-filename="hifn_base_result">hifn_base_result</dfn> {</td></tr>
<tr><th id="476">476</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a> <dfn class="decl field" id="hifn_base_result::flags" title='hifn_base_result::flags' data-ref="hifn_base_result::flags" data-ref-filename="hifn_base_result..flags">flags</dfn>;</td></tr>
<tr><th id="477">477</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a> <dfn class="decl field" id="hifn_base_result::session" title='hifn_base_result::session' data-ref="hifn_base_result::session" data-ref-filename="hifn_base_result..session">session</dfn>;</td></tr>
<tr><th id="478">478</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a> <dfn class="decl field" id="hifn_base_result::src_cnt" title='hifn_base_result::src_cnt' data-ref="hifn_base_result::src_cnt" data-ref-filename="hifn_base_result..src_cnt">src_cnt</dfn>;		<i>/* 15:0 of source count */</i></td></tr>
<tr><th id="479">479</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a> <dfn class="decl field" id="hifn_base_result::dst_cnt" title='hifn_base_result::dst_cnt' data-ref="hifn_base_result::dst_cnt" data-ref-filename="hifn_base_result..dst_cnt">dst_cnt</dfn>;		<i>/* 15:0 of dest count */</i></td></tr>
<tr><th id="480">480</th><td>};</td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td><u>#define	<dfn class="macro" id="_M/HIFN_BASE_RES_DSTOVERRUN" data-ref="_M/HIFN_BASE_RES_DSTOVERRUN">HIFN_BASE_RES_DSTOVERRUN</dfn>	0x0200	/* destination overrun */</u></td></tr>
<tr><th id="483">483</th><td><u>#define	<dfn class="macro" id="_M/HIFN_BASE_RES_SRCLEN_M" data-ref="_M/HIFN_BASE_RES_SRCLEN_M">HIFN_BASE_RES_SRCLEN_M</dfn>		0xc000	/* 17:16 of source count */</u></td></tr>
<tr><th id="484">484</th><td><u>#define	<dfn class="macro" id="_M/HIFN_BASE_RES_SRCLEN_S" data-ref="_M/HIFN_BASE_RES_SRCLEN_S">HIFN_BASE_RES_SRCLEN_S</dfn>		14</u></td></tr>
<tr><th id="485">485</th><td><u>#define	<dfn class="macro" id="_M/HIFN_BASE_RES_DSTLEN_M" data-ref="_M/HIFN_BASE_RES_DSTLEN_M">HIFN_BASE_RES_DSTLEN_M</dfn>		0x3000	/* 17:16 of dest count */</u></td></tr>
<tr><th id="486">486</th><td><u>#define	<dfn class="macro" id="_M/HIFN_BASE_RES_DSTLEN_S" data-ref="_M/HIFN_BASE_RES_DSTLEN_S">HIFN_BASE_RES_DSTLEN_S</dfn>		12</u></td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td><b>struct</b> <dfn class="type def" id="hifn_comp_result" title='hifn_comp_result' data-ref="hifn_comp_result" data-ref-filename="hifn_comp_result">hifn_comp_result</dfn> {</td></tr>
<tr><th id="489">489</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a> <dfn class="decl field" id="hifn_comp_result::flags" title='hifn_comp_result::flags' data-ref="hifn_comp_result::flags" data-ref-filename="hifn_comp_result..flags">flags</dfn>;</td></tr>
<tr><th id="490">490</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a> <dfn class="decl field" id="hifn_comp_result::crc" title='hifn_comp_result::crc' data-ref="hifn_comp_result::crc" data-ref-filename="hifn_comp_result..crc">crc</dfn>;</td></tr>
<tr><th id="491">491</th><td>};</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td><u>#define	<dfn class="macro" id="_M/HIFN_COMP_RES_LCB_M" data-ref="_M/HIFN_COMP_RES_LCB_M">HIFN_COMP_RES_LCB_M</dfn>		0xff00	/* longitudinal check byte */</u></td></tr>
<tr><th id="494">494</th><td><u>#define	<dfn class="macro" id="_M/HIFN_COMP_RES_LCB_S" data-ref="_M/HIFN_COMP_RES_LCB_S">HIFN_COMP_RES_LCB_S</dfn>		8</u></td></tr>
<tr><th id="495">495</th><td><u>#define	<dfn class="macro" id="_M/HIFN_COMP_RES_RESTART" data-ref="_M/HIFN_COMP_RES_RESTART">HIFN_COMP_RES_RESTART</dfn>		0x0004	/* MPPC: restart */</u></td></tr>
<tr><th id="496">496</th><td><u>#define	<dfn class="macro" id="_M/HIFN_COMP_RES_ENDMARKER" data-ref="_M/HIFN_COMP_RES_ENDMARKER">HIFN_COMP_RES_ENDMARKER</dfn>		0x0002	/* LZS: end marker seen */</u></td></tr>
<tr><th id="497">497</th><td><u>#define	<dfn class="macro" id="_M/HIFN_COMP_RES_SRC_NOTZERO" data-ref="_M/HIFN_COMP_RES_SRC_NOTZERO">HIFN_COMP_RES_SRC_NOTZERO</dfn>	0x0001	/* source expired */</u></td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td><b>struct</b> <dfn class="type def" id="hifn_mac_result" title='hifn_mac_result' data-ref="hifn_mac_result" data-ref-filename="hifn_mac_result">hifn_mac_result</dfn> {</td></tr>
<tr><th id="500">500</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a> <dfn class="decl field" id="hifn_mac_result::flags" title='hifn_mac_result::flags' data-ref="hifn_mac_result::flags" data-ref-filename="hifn_mac_result..flags">flags</dfn>;</td></tr>
<tr><th id="501">501</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a> <dfn class="decl field" id="hifn_mac_result::reserved" title='hifn_mac_result::reserved' data-ref="hifn_mac_result::reserved" data-ref-filename="hifn_mac_result..reserved">reserved</dfn>;</td></tr>
<tr><th id="502">502</th><td>	<i>/* followed by 0, 6, 8, or 10 u_int16_t's of the MAC, then crypt */</i></td></tr>
<tr><th id="503">503</th><td>};</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td><u>#define	<dfn class="macro" id="_M/HIFN_MAC_RES_MISCOMPARE" data-ref="_M/HIFN_MAC_RES_MISCOMPARE">HIFN_MAC_RES_MISCOMPARE</dfn>		0x0002	/* compare failed */</u></td></tr>
<tr><th id="506">506</th><td><u>#define	<dfn class="macro" id="_M/HIFN_MAC_RES_SRC_NOTZERO" data-ref="_M/HIFN_MAC_RES_SRC_NOTZERO">HIFN_MAC_RES_SRC_NOTZERO</dfn>	0x0001	/* source expired */</u></td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td><b>struct</b> <dfn class="type def" id="hifn_crypt_result" title='hifn_crypt_result' data-ref="hifn_crypt_result" data-ref-filename="hifn_crypt_result">hifn_crypt_result</dfn> {</td></tr>
<tr><th id="509">509</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a> <dfn class="decl field" id="hifn_crypt_result::flags" title='hifn_crypt_result::flags' data-ref="hifn_crypt_result::flags" data-ref-filename="hifn_crypt_result..flags">flags</dfn>;</td></tr>
<tr><th id="510">510</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a> <dfn class="decl field" id="hifn_crypt_result::reserved" title='hifn_crypt_result::reserved' data-ref="hifn_crypt_result::reserved" data-ref-filename="hifn_crypt_result..reserved">reserved</dfn>;</td></tr>
<tr><th id="511">511</th><td>};</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td><u>#define	<dfn class="macro" id="_M/HIFN_CRYPT_RES_SRC_NOTZERO" data-ref="_M/HIFN_CRYPT_RES_SRC_NOTZERO">HIFN_CRYPT_RES_SRC_NOTZERO</dfn>	0x0001	/* source expired */</u></td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td><i>/*</i></td></tr>
<tr><th id="516">516</th><td><i> * The poll frequency and poll scalar defines are unshifted values used</i></td></tr>
<tr><th id="517">517</th><td><i> * to set fields in the DMA Configuration Register.</i></td></tr>
<tr><th id="518">518</th><td><i> */</i></td></tr>
<tr><th id="519">519</th><td><u>#<span data-ppcond="519">ifndef</span> <span class="macro" data-ref="_M/HIFN_POLL_FREQUENCY">HIFN_POLL_FREQUENCY</span></u></td></tr>
<tr><th id="520">520</th><td><u>#define <dfn class="macro" id="_M/HIFN_POLL_FREQUENCY" data-ref="_M/HIFN_POLL_FREQUENCY">HIFN_POLL_FREQUENCY</dfn>	0x1</u></td></tr>
<tr><th id="521">521</th><td><u>#<span data-ppcond="519">endif</span></u></td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td><u>#<span data-ppcond="523">ifndef</span> <span class="macro" data-ref="_M/HIFN_POLL_SCALAR">HIFN_POLL_SCALAR</span></u></td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/HIFN_POLL_SCALAR" data-ref="_M/HIFN_POLL_SCALAR">HIFN_POLL_SCALAR</dfn>	0x0</u></td></tr>
<tr><th id="525">525</th><td><u>#<span data-ppcond="523">endif</span></u></td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td><u>#define	<dfn class="macro" id="_M/HIFN_MAX_SEGLEN" data-ref="_M/HIFN_MAX_SEGLEN">HIFN_MAX_SEGLEN</dfn> 	0xffff		/* maximum dma segment len */</u></td></tr>
<tr><th id="528">528</th><td><u>#define	<dfn class="macro" id="_M/HIFN_MAX_DMALEN" data-ref="_M/HIFN_MAX_DMALEN">HIFN_MAX_DMALEN</dfn>		0x3ffff		/* maximum dma length */</u></td></tr>
<tr><th id="529">529</th><td><u>#<span data-ppcond="42">endif</span> /* __DEV_PCI_HIFN7751REG_H__ */</u></td></tr>
<tr><th id="530">530</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='hifn7751.c.html'>netbsd/sys/dev/pci/hifn7751.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
