# vsim -c top 
# Start time: 15:35:32 on May 16,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: verification/denorm_zero_tb.sv(1): (vopt-2605) empty port name in port list.
# //  Questa Sim-64
# //  Version 2019.2_1 linux_x86_64 May 13 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.top(fast)
# exp1: 00100100 sig1: 00001001101011000001001 exp1_d: 00100100, exp2: 10000001 sig2: 11100000101011001100011 exp2_d: 10000001, n_concat: 00
# exp1: 00001101 sig1: 10000101000010001100101 exp1_d: 00001101, exp2: 10001101 sig2: 01101110101001000010010 exp2_d: 10001101, n_concat: 00
# exp1: 00000001 sig1: 01000111111000101110110 exp1_d: 00000001, exp2: 00001101 sig2: 00011011100110100111101 exp2_d: 00001101, n_concat: 00
# exp1: 11101101 sig1: 11111011110100111111001 exp1_d: 11101101, exp2: 10001100 sig2: 01101110010010011000110 exp2_d: 10001100, n_concat: 00
# exp1: 11000101 sig1: 01011111111011111100101 exp1_d: 11000101, exp2: 10101010 sig2: 10100100111001001110111 exp2_d: 10101010, n_concat: 00
# exp1: 00010010 sig1: 01100000110100111110010 exp1_d: 00010010, exp2: 10001111 sig2: 11101101001011011001110 exp2_d: 10001111, n_concat: 00
# exp1: 11101000 sig1: 10110000100100101011100 exp1_d: 11101000, exp2: 11000101 sig2: 00011100010100010111101 exp2_d: 11000101, n_concat: 00
# exp1: 00101101 sig1: 11011110110001001100011 exp1_d: 00101101, exp2: 01100101 sig2: 11100111000011100001010 exp2_d: 01100101, n_concat: 00
# exp1: 10000000 sig1: 11110000100010110101010 exp1_d: 10000000, exp2: 00100000 sig2: 10011001100110010011101 exp2_d: 00100000, n_concat: 00
# exp1: 10010110 sig1: 01111000011100000001101 exp1_d: 10010110, exp2: 00010011 sig2: 01001111101011001010011 exp2_d: 00010011, n_concat: 00
# exp1: 00000000 sig1: 00111111101110101101011 exp1_d: 00000001, exp2: 00000000 sig2: 01001100010101011010101 exp2_d: 00000001, n_concat: 11
# exp1: 00000010 sig1: 00000000000000000000000 exp1_d: 00000010, exp2: 10101110 sig2: 00000000000000000000000 exp2_d: 10101110, n_concat: 00
# exp1: 00011101 sig1: 00001000100100100100011 exp1_d: 00011101, exp2: 11001111 sig2: 00000000000000000000000 exp2_d: 11001111, n_concat: 00
# exp1: 00000000 sig1: 00000000000000000000000 exp1_d: 00000000, exp2: 00001010 sig2: 00000000000000000000000 exp2_d: 00001010, n_concat: 10
# exp1: 11001010 sig1: 11010001011110111110010 exp1_d: 11001010, exp2: 00111100 sig2: 01011100110000110001010 exp2_d: 00111100, n_concat: 00
# exp1: 01000001 sig1: 00000000000000000000000 exp1_d: 01000001, exp2: 00000000 sig2: 00000000000000000000000 exp2_d: 00000000, n_concat: 01
# exp1: 00000000 sig1: 01000001111001101111000 exp1_d: 00000001, exp2: 11011000 sig2: 00000000000000000000000 exp2_d: 11011000, n_concat: 10
# exp1: 10001001 sig1: 00000000000000000000000 exp1_d: 10001001, exp2: 11101011 sig2: 00000000000000000000000 exp2_d: 11101011, n_concat: 00
# exp1: 10110110 sig1: 00101010001001110101110 exp1_d: 10110110, exp2: 11000110 sig2: 11101010000001010111100 exp2_d: 11000110, n_concat: 00
# exp1: 00000000 sig1: 00000000000000000000000 exp1_d: 00000000, exp2: 00101010 sig2: 00000000000000000000000 exp2_d: 00101010, n_concat: 10
# exp1: 00001011 sig1: 00101111011111001110001 exp1_d: 00001011, exp2: 00000000 sig2: 00000000000000000000000 exp2_d: 00000000, n_concat: 01
# exp1: 10000101 sig1: 00000000000000000000000 exp1_d: 10000101, exp2: 01001111 sig2: 00000000000000000000000 exp2_d: 01001111, n_concat: 00
# exp1: 00000000 sig1: 00001100011001100111010 exp1_d: 00000001, exp2: 00111011 sig2: 01000110011001001111110 exp2_d: 00111011, n_concat: 10
# exp1: 00010101 sig1: 00000000000000000000000 exp1_d: 00010101, exp2: 11110001 sig2: 00000000000000000000000 exp2_d: 11110001, n_concat: 00
# exp1: 11011001 sig1: 01101011111101101001100 exp1_d: 11011001, exp2: 01100010 sig2: 00000000000000000000000 exp2_d: 01100010, n_concat: 00
# exp1: 00000000 sig1: 00000000000000000000000 exp1_d: 00000000, exp2: 00000000 sig2: 00000000000000000000000 exp2_d: 00000000, n_concat: 11
# exp1: 10011111 sig1: 11011011010100111111000 exp1_d: 10011111, exp2: 10001111 sig2: 10011010110000010110111 exp2_d: 10001111, n_concat: 00
# exp1: 10011111 sig1: 00000000000000000000000 exp1_d: 10011111, exp2: 01011100 sig2: 00000000000000000000000 exp2_d: 01011100, n_concat: 00
# exp1: 00000000 sig1: 10111100011011110001001 exp1_d: 00000001, exp2: 01011011 sig2: 00000000000000000000000 exp2_d: 01011011, n_concat: 10
# exp1: 01001001 sig1: 00000000000000000000000 exp1_d: 01001001, exp2: 11010000 sig2: 00000000000000000000000 exp2_d: 11010000, n_concat: 00
# End time: 15:36:49 on May 16,2021, Elapsed time: 0:01:17
# Errors: 0, Warnings: 1
