Timing Analyzer report for pbl2_sd
Fri May 27 16:51:57 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock_divider1mhz:comb_3|clk_1mhz'
 13. Slow 1200mV 85C Model Setup: 'clock_divider:divider_0|clk_9600hz'
 14. Slow 1200mV 85C Model Setup: 'clk_50mhz'
 15. Slow 1200mV 85C Model Hold: 'clock_divider1mhz:comb_3|clk_1mhz'
 16. Slow 1200mV 85C Model Hold: 'clock_divider:divider_0|clk_9600hz'
 17. Slow 1200mV 85C Model Hold: 'clk_50mhz'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'clock_divider1mhz:comb_3|clk_1mhz'
 26. Slow 1200mV 0C Model Setup: 'clock_divider:divider_0|clk_9600hz'
 27. Slow 1200mV 0C Model Setup: 'clk_50mhz'
 28. Slow 1200mV 0C Model Hold: 'clock_divider1mhz:comb_3|clk_1mhz'
 29. Slow 1200mV 0C Model Hold: 'clock_divider:divider_0|clk_9600hz'
 30. Slow 1200mV 0C Model Hold: 'clk_50mhz'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'clock_divider1mhz:comb_3|clk_1mhz'
 38. Fast 1200mV 0C Model Setup: 'clock_divider:divider_0|clk_9600hz'
 39. Fast 1200mV 0C Model Setup: 'clk_50mhz'
 40. Fast 1200mV 0C Model Hold: 'clock_divider1mhz:comb_3|clk_1mhz'
 41. Fast 1200mV 0C Model Hold: 'clock_divider:divider_0|clk_9600hz'
 42. Fast 1200mV 0C Model Hold: 'clk_50mhz'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths Summary
 55. Clock Status Summary
 56. Unconstrained Input Ports
 57. Unconstrained Output Ports
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; pbl2_sd                                             ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE30F23C7                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.10        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.1%      ;
;     Processors 3-6         ;   1.5%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                 ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+
; Clock Name                         ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+
; clk_50mhz                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_50mhz }                          ;
; clock_divider1mhz:comb_3|clk_1mhz  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider1mhz:comb_3|clk_1mhz }  ;
; clock_divider:divider_0|clk_9600hz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:divider_0|clk_9600hz } ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                       ;
+------------+-----------------+------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                         ; Note ;
+------------+-----------------+------------------------------------+------+
; 136.04 MHz ; 136.04 MHz      ; clock_divider1mhz:comb_3|clk_1mhz  ;      ;
; 184.16 MHz ; 184.16 MHz      ; clock_divider:divider_0|clk_9600hz ;      ;
; 237.08 MHz ; 237.08 MHz      ; clk_50mhz                          ;      ;
+------------+-----------------+------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                         ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clock_divider1mhz:comb_3|clk_1mhz  ; -6.351 ; -543.504      ;
; clock_divider:divider_0|clk_9600hz ; -4.430 ; -512.788      ;
; clk_50mhz                          ; -3.218 ; -160.954      ;
+------------------------------------+--------+---------------+


+------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                         ;
+------------------------------------+-------+---------------+
; Clock                              ; Slack ; End Point TNS ;
+------------------------------------+-------+---------------+
; clock_divider1mhz:comb_3|clk_1mhz  ; 0.393 ; 0.000         ;
; clock_divider:divider_0|clk_9600hz ; 0.393 ; 0.000         ;
; clk_50mhz                          ; 0.539 ; 0.000         ;
+------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary           ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clk_50mhz                          ; -3.000 ; -77.530       ;
; clock_divider:divider_0|clk_9600hz ; -1.285 ; -219.735      ;
; clock_divider1mhz:comb_3|clk_1mhz  ; -1.285 ; -138.780      ;
+------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider1mhz:comb_3|clk_1mhz'                                                                                                                ;
+--------+---------------------------+---------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -6.351 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[11] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.063     ; 7.286      ;
; -6.338 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[10] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.063     ; 7.273      ;
; -6.274 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[11] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.061     ; 7.211      ;
; -6.261 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[10] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.061     ; 7.198      ;
; -6.214 ; dht11:dht11_0|counter[3]  ; dht11:dht11_0|counter[11] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.063     ; 7.149      ;
; -6.201 ; dht11:dht11_0|counter[3]  ; dht11:dht11_0|counter[10] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.063     ; 7.136      ;
; -6.172 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[1]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.073     ; 7.097      ;
; -6.172 ; dht11:dht11_0|counter[2]  ; dht11:dht11_0|counter[11] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.061     ; 7.109      ;
; -6.170 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[3]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.073     ; 7.095      ;
; -6.167 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[4]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.073     ; 7.092      ;
; -6.159 ; dht11:dht11_0|counter[2]  ; dht11:dht11_0|counter[10] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.061     ; 7.096      ;
; -6.115 ; dht11:dht11_0|counter[12] ; dht11:dht11_0|counter[11] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.498     ; 6.615      ;
; -6.102 ; dht11:dht11_0|counter[5]  ; dht11:dht11_0|counter[11] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.061     ; 7.039      ;
; -6.102 ; dht11:dht11_0|counter[12] ; dht11:dht11_0|counter[10] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.498     ; 6.602      ;
; -6.095 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[1]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.071     ; 7.022      ;
; -6.093 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[3]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.071     ; 7.020      ;
; -6.090 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[4]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.071     ; 7.017      ;
; -6.089 ; dht11:dht11_0|counter[5]  ; dht11:dht11_0|counter[10] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.061     ; 7.026      ;
; -6.041 ; dht11:dht11_0|counter[4]  ; dht11:dht11_0|counter[11] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.063     ; 6.976      ;
; -6.035 ; dht11:dht11_0|counter[3]  ; dht11:dht11_0|counter[1]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.073     ; 6.960      ;
; -6.033 ; dht11:dht11_0|counter[3]  ; dht11:dht11_0|counter[3]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.073     ; 6.958      ;
; -6.032 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[0]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.075     ; 6.955      ;
; -6.031 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[2]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.075     ; 6.954      ;
; -6.030 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[7]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.075     ; 6.953      ;
; -6.030 ; dht11:dht11_0|counter[3]  ; dht11:dht11_0|counter[4]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.073     ; 6.955      ;
; -6.028 ; dht11:dht11_0|counter[4]  ; dht11:dht11_0|counter[10] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.063     ; 6.963      ;
; -6.027 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[8]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.075     ; 6.950      ;
; -6.022 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[9]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.075     ; 6.945      ;
; -6.021 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[5]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.075     ; 6.944      ;
; -6.015 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[6]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.075     ; 6.938      ;
; -5.993 ; dht11:dht11_0|counter[2]  ; dht11:dht11_0|counter[1]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.071     ; 6.920      ;
; -5.991 ; dht11:dht11_0|counter[11] ; dht11:dht11_0|counter[11] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.073     ; 6.916      ;
; -5.991 ; dht11:dht11_0|counter[2]  ; dht11:dht11_0|counter[3]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.071     ; 6.918      ;
; -5.988 ; dht11:dht11_0|counter[2]  ; dht11:dht11_0|counter[4]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.071     ; 6.915      ;
; -5.978 ; dht11:dht11_0|counter[11] ; dht11:dht11_0|counter[10] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.073     ; 6.903      ;
; -5.970 ; dht11:dht11_0|counter[7]  ; dht11:dht11_0|counter[11] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.061     ; 6.907      ;
; -5.957 ; dht11:dht11_0|counter[7]  ; dht11:dht11_0|counter[10] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.061     ; 6.894      ;
; -5.955 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[0]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.073     ; 6.880      ;
; -5.954 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[2]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.073     ; 6.879      ;
; -5.953 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[7]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.073     ; 6.878      ;
; -5.950 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[8]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.073     ; 6.875      ;
; -5.945 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[9]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.073     ; 6.870      ;
; -5.944 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[5]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.073     ; 6.869      ;
; -5.943 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[18] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.344      ; 7.285      ;
; -5.942 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[22] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.344      ; 7.284      ;
; -5.940 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[16] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.344      ; 7.282      ;
; -5.940 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[17] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.344      ; 7.282      ;
; -5.938 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[21] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.344      ; 7.280      ;
; -5.938 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[6]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.073     ; 6.863      ;
; -5.936 ; dht11:dht11_0|counter[12] ; dht11:dht11_0|counter[1]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.508     ; 6.426      ;
; -5.934 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[20] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.344      ; 7.276      ;
; -5.934 ; dht11:dht11_0|counter[12] ; dht11:dht11_0|counter[3]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.508     ; 6.424      ;
; -5.933 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[19] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.344      ; 7.275      ;
; -5.932 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[31] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.344      ; 7.274      ;
; -5.931 ; dht11:dht11_0|counter[12] ; dht11:dht11_0|counter[4]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.508     ; 6.421      ;
; -5.930 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[12] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.344      ; 7.272      ;
; -5.924 ; dht11:dht11_0|counter[10] ; dht11:dht11_0|counter[11] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.073     ; 6.849      ;
; -5.923 ; dht11:dht11_0|counter[5]  ; dht11:dht11_0|counter[1]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.071     ; 6.850      ;
; -5.921 ; dht11:dht11_0|counter[5]  ; dht11:dht11_0|counter[3]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.071     ; 6.848      ;
; -5.918 ; dht11:dht11_0|counter[5]  ; dht11:dht11_0|counter[4]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.071     ; 6.845      ;
; -5.911 ; dht11:dht11_0|counter[10] ; dht11:dht11_0|counter[10] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.073     ; 6.836      ;
; -5.910 ; dht11:dht11_0|counter[6]  ; dht11:dht11_0|counter[11] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.061     ; 6.847      ;
; -5.902 ; dht11:dht11_0|counter[13] ; dht11:dht11_0|counter[11] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.072     ; 6.828      ;
; -5.897 ; dht11:dht11_0|counter[6]  ; dht11:dht11_0|counter[10] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.061     ; 6.834      ;
; -5.895 ; dht11:dht11_0|counter[3]  ; dht11:dht11_0|counter[0]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.075     ; 6.818      ;
; -5.894 ; dht11:dht11_0|counter[3]  ; dht11:dht11_0|counter[2]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.075     ; 6.817      ;
; -5.893 ; dht11:dht11_0|counter[3]  ; dht11:dht11_0|counter[7]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.075     ; 6.816      ;
; -5.890 ; dht11:dht11_0|counter[3]  ; dht11:dht11_0|counter[8]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.075     ; 6.813      ;
; -5.889 ; dht11:dht11_0|counter[13] ; dht11:dht11_0|counter[10] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.072     ; 6.815      ;
; -5.885 ; dht11:dht11_0|counter[3]  ; dht11:dht11_0|counter[9]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.075     ; 6.808      ;
; -5.884 ; dht11:dht11_0|counter[3]  ; dht11:dht11_0|counter[5]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.075     ; 6.807      ;
; -5.878 ; dht11:dht11_0|counter[3]  ; dht11:dht11_0|counter[6]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.075     ; 6.801      ;
; -5.866 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[18] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.346      ; 7.210      ;
; -5.865 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[22] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.346      ; 7.209      ;
; -5.863 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[16] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.346      ; 7.207      ;
; -5.863 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[17] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.346      ; 7.207      ;
; -5.862 ; dht11:dht11_0|counter[4]  ; dht11:dht11_0|counter[1]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.073     ; 6.787      ;
; -5.861 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[21] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.346      ; 7.205      ;
; -5.860 ; dht11:dht11_0|counter[4]  ; dht11:dht11_0|counter[3]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.073     ; 6.785      ;
; -5.858 ; dht11:dht11_0|counter[9]  ; dht11:dht11_0|counter[11] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.061     ; 6.795      ;
; -5.857 ; dht11:dht11_0|counter[4]  ; dht11:dht11_0|counter[4]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.073     ; 6.782      ;
; -5.857 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[20] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.346      ; 7.201      ;
; -5.856 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[19] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.346      ; 7.200      ;
; -5.855 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[31] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.346      ; 7.199      ;
; -5.853 ; dht11:dht11_0|counter[2]  ; dht11:dht11_0|counter[0]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.073     ; 6.778      ;
; -5.853 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[12] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.346      ; 7.197      ;
; -5.852 ; dht11:dht11_0|counter[2]  ; dht11:dht11_0|counter[2]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.073     ; 6.777      ;
; -5.851 ; dht11:dht11_0|counter[2]  ; dht11:dht11_0|counter[7]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.073     ; 6.776      ;
; -5.848 ; dht11:dht11_0|counter[2]  ; dht11:dht11_0|counter[8]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.073     ; 6.773      ;
; -5.845 ; dht11:dht11_0|counter[9]  ; dht11:dht11_0|counter[10] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.061     ; 6.782      ;
; -5.843 ; dht11:dht11_0|counter[2]  ; dht11:dht11_0|counter[9]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.073     ; 6.768      ;
; -5.842 ; dht11:dht11_0|counter[2]  ; dht11:dht11_0|counter[5]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.073     ; 6.767      ;
; -5.840 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[24] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.315      ; 7.153      ;
; -5.838 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[25] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.315      ; 7.151      ;
; -5.837 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[23] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.315      ; 7.150      ;
; -5.837 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[26] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.315      ; 7.150      ;
; -5.836 ; dht11:dht11_0|counter[2]  ; dht11:dht11_0|counter[6]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.073     ; 6.761      ;
; -5.812 ; dht11:dht11_0|counter[11] ; dht11:dht11_0|counter[1]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.083     ; 6.727      ;
; -5.810 ; dht11:dht11_0|counter[11] ; dht11:dht11_0|counter[3]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.083     ; 6.725      ;
; -5.807 ; dht11:dht11_0|counter[11] ; dht11:dht11_0|counter[4]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.083     ; 6.722      ;
+--------+---------------------------+---------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider:divider_0|clk_9600hz'                                                                                                                                                                 ;
+--------+---------------------------------------------------+---------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -4.430 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|data_out[5] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.070     ; 5.358      ;
; -4.430 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|data_out[4] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.070     ; 5.358      ;
; -4.430 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|data_out[2] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.070     ; 5.358      ;
; -4.430 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|data_out[3] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.070     ; 5.358      ;
; -4.430 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|data_out[1] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.070     ; 5.358      ;
; -4.430 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|data_out[0] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.070     ; 5.358      ;
; -4.414 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|data_out[5] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.070     ; 5.342      ;
; -4.414 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|data_out[4] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.070     ; 5.342      ;
; -4.414 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|data_out[2] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.070     ; 5.342      ;
; -4.414 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|data_out[3] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.070     ; 5.342      ;
; -4.414 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|data_out[1] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.070     ; 5.342      ;
; -4.414 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|data_out[0] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.070     ; 5.342      ;
; -4.258 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|counter[15] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.184      ;
; -4.258 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|counter[14] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.184      ;
; -4.258 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|counter[13] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.184      ;
; -4.258 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|counter[12] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.184      ;
; -4.258 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|counter[11] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.184      ;
; -4.258 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|counter[10] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.184      ;
; -4.258 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|counter[9]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.184      ;
; -4.258 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|counter[1]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.184      ;
; -4.258 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|counter[0]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.184      ;
; -4.258 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|counter[2]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.184      ;
; -4.258 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|counter[3]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.184      ;
; -4.258 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|counter[6]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.184      ;
; -4.252 ; sensor_controller:sensor_controller_0|counter[4]  ; sensor_controller:sensor_controller_0|data_out[5] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.491     ; 4.759      ;
; -4.252 ; sensor_controller:sensor_controller_0|counter[4]  ; sensor_controller:sensor_controller_0|data_out[4] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.491     ; 4.759      ;
; -4.252 ; sensor_controller:sensor_controller_0|counter[4]  ; sensor_controller:sensor_controller_0|data_out[2] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.491     ; 4.759      ;
; -4.252 ; sensor_controller:sensor_controller_0|counter[4]  ; sensor_controller:sensor_controller_0|data_out[3] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.491     ; 4.759      ;
; -4.252 ; sensor_controller:sensor_controller_0|counter[4]  ; sensor_controller:sensor_controller_0|data_out[1] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.491     ; 4.759      ;
; -4.252 ; sensor_controller:sensor_controller_0|counter[4]  ; sensor_controller:sensor_controller_0|data_out[0] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.491     ; 4.759      ;
; -4.242 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|counter[15] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.168      ;
; -4.242 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|counter[14] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.168      ;
; -4.242 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|counter[13] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.168      ;
; -4.242 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|counter[12] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.168      ;
; -4.242 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|counter[11] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.168      ;
; -4.242 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|counter[10] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.168      ;
; -4.242 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|counter[9]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.168      ;
; -4.242 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|counter[1]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.168      ;
; -4.242 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|counter[0]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.168      ;
; -4.242 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|counter[2]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.168      ;
; -4.242 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|counter[3]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.168      ;
; -4.242 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|counter[6]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.168      ;
; -4.205 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[15] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.131      ;
; -4.205 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[14] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.131      ;
; -4.205 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[13] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.131      ;
; -4.205 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[12] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.131      ;
; -4.205 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[11] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.131      ;
; -4.205 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[10] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.131      ;
; -4.205 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[9]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.131      ;
; -4.205 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[1]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.131      ;
; -4.205 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[0]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.131      ;
; -4.205 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[2]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.131      ;
; -4.205 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[3]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.131      ;
; -4.205 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[6]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.131      ;
; -4.198 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|counter[15] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.493     ; 4.703      ;
; -4.198 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|counter[14] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.493     ; 4.703      ;
; -4.198 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|counter[13] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.493     ; 4.703      ;
; -4.198 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|counter[12] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.493     ; 4.703      ;
; -4.198 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|counter[11] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.493     ; 4.703      ;
; -4.198 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|counter[10] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.493     ; 4.703      ;
; -4.198 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|counter[9]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.493     ; 4.703      ;
; -4.198 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|counter[1]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.493     ; 4.703      ;
; -4.198 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|counter[0]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.493     ; 4.703      ;
; -4.198 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|counter[2]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.493     ; 4.703      ;
; -4.198 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|counter[3]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.493     ; 4.703      ;
; -4.198 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|counter[6]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.493     ; 4.703      ;
; -4.181 ; sensor_controller:sensor_controller_0|counter[9]  ; sensor_controller:sensor_controller_0|data_out[5] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.070     ; 5.109      ;
; -4.181 ; sensor_controller:sensor_controller_0|counter[9]  ; sensor_controller:sensor_controller_0|data_out[4] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.070     ; 5.109      ;
; -4.181 ; sensor_controller:sensor_controller_0|counter[9]  ; sensor_controller:sensor_controller_0|data_out[2] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.070     ; 5.109      ;
; -4.181 ; sensor_controller:sensor_controller_0|counter[9]  ; sensor_controller:sensor_controller_0|data_out[3] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.070     ; 5.109      ;
; -4.181 ; sensor_controller:sensor_controller_0|counter[9]  ; sensor_controller:sensor_controller_0|data_out[1] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.070     ; 5.109      ;
; -4.181 ; sensor_controller:sensor_controller_0|counter[9]  ; sensor_controller:sensor_controller_0|data_out[0] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.070     ; 5.109      ;
; -4.150 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|data_out[5] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.491     ; 4.657      ;
; -4.150 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|data_out[4] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.491     ; 4.657      ;
; -4.150 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|data_out[2] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.491     ; 4.657      ;
; -4.150 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|data_out[3] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.491     ; 4.657      ;
; -4.150 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|data_out[1] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.491     ; 4.657      ;
; -4.150 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|data_out[0] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.491     ; 4.657      ;
; -4.147 ; sensor_controller:sensor_controller_0|counter[11] ; sensor_controller:sensor_controller_0|data_out[5] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.070     ; 5.075      ;
; -4.147 ; sensor_controller:sensor_controller_0|counter[11] ; sensor_controller:sensor_controller_0|data_out[4] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.070     ; 5.075      ;
; -4.147 ; sensor_controller:sensor_controller_0|counter[11] ; sensor_controller:sensor_controller_0|data_out[2] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.070     ; 5.075      ;
; -4.147 ; sensor_controller:sensor_controller_0|counter[11] ; sensor_controller:sensor_controller_0|data_out[3] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.070     ; 5.075      ;
; -4.147 ; sensor_controller:sensor_controller_0|counter[11] ; sensor_controller:sensor_controller_0|data_out[1] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.070     ; 5.075      ;
; -4.147 ; sensor_controller:sensor_controller_0|counter[11] ; sensor_controller:sensor_controller_0|data_out[0] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.070     ; 5.075      ;
; -4.131 ; sensor_controller:sensor_controller_0|counter[0]  ; sensor_controller:sensor_controller_0|counter[15] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.057      ;
; -4.131 ; sensor_controller:sensor_controller_0|counter[0]  ; sensor_controller:sensor_controller_0|counter[14] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.057      ;
; -4.131 ; sensor_controller:sensor_controller_0|counter[0]  ; sensor_controller:sensor_controller_0|counter[13] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.057      ;
; -4.131 ; sensor_controller:sensor_controller_0|counter[0]  ; sensor_controller:sensor_controller_0|counter[12] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.057      ;
; -4.131 ; sensor_controller:sensor_controller_0|counter[0]  ; sensor_controller:sensor_controller_0|counter[11] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.057      ;
; -4.131 ; sensor_controller:sensor_controller_0|counter[0]  ; sensor_controller:sensor_controller_0|counter[10] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.057      ;
; -4.131 ; sensor_controller:sensor_controller_0|counter[0]  ; sensor_controller:sensor_controller_0|counter[9]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.057      ;
; -4.131 ; sensor_controller:sensor_controller_0|counter[0]  ; sensor_controller:sensor_controller_0|counter[1]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.057      ;
; -4.131 ; sensor_controller:sensor_controller_0|counter[0]  ; sensor_controller:sensor_controller_0|counter[0]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.057      ;
; -4.131 ; sensor_controller:sensor_controller_0|counter[0]  ; sensor_controller:sensor_controller_0|counter[2]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.057      ;
; -4.131 ; sensor_controller:sensor_controller_0|counter[0]  ; sensor_controller:sensor_controller_0|counter[3]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.057      ;
; -4.131 ; sensor_controller:sensor_controller_0|counter[0]  ; sensor_controller:sensor_controller_0|counter[6]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.072     ; 5.057      ;
; -4.127 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|data_out[6] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.067     ; 5.058      ;
; -4.127 ; sensor_controller:sensor_controller_0|counter[21] ; sensor_controller:sensor_controller_0|data_out[5] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.068     ; 5.057      ;
; -4.127 ; sensor_controller:sensor_controller_0|counter[21] ; sensor_controller:sensor_controller_0|data_out[4] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.068     ; 5.057      ;
; -4.127 ; sensor_controller:sensor_controller_0|counter[21] ; sensor_controller:sensor_controller_0|data_out[2] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.068     ; 5.057      ;
+--------+---------------------------------------------------+---------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50mhz'                                                                                                                   ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.218 ; clock_divider1mhz:comb_3|counter[22] ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.500     ; 3.716      ;
; -3.218 ; clock_divider1mhz:comb_3|counter[22] ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.500     ; 3.716      ;
; -3.218 ; clock_divider1mhz:comb_3|counter[22] ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.500     ; 3.716      ;
; -3.218 ; clock_divider1mhz:comb_3|counter[22] ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.500     ; 3.716      ;
; -3.218 ; clock_divider1mhz:comb_3|counter[22] ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.500     ; 3.716      ;
; -3.218 ; clock_divider1mhz:comb_3|counter[22] ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.500     ; 3.716      ;
; -3.218 ; clock_divider1mhz:comb_3|counter[22] ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.500     ; 3.716      ;
; -3.186 ; clock_divider1mhz:comb_3|counter[18] ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.500     ; 3.684      ;
; -3.186 ; clock_divider1mhz:comb_3|counter[18] ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.500     ; 3.684      ;
; -3.186 ; clock_divider1mhz:comb_3|counter[18] ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.500     ; 3.684      ;
; -3.186 ; clock_divider1mhz:comb_3|counter[18] ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.500     ; 3.684      ;
; -3.186 ; clock_divider1mhz:comb_3|counter[18] ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.500     ; 3.684      ;
; -3.186 ; clock_divider1mhz:comb_3|counter[18] ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.500     ; 3.684      ;
; -3.186 ; clock_divider1mhz:comb_3|counter[18] ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.500     ; 3.684      ;
; -3.158 ; clock_divider1mhz:comb_3|counter[14] ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.073     ; 4.083      ;
; -3.158 ; clock_divider1mhz:comb_3|counter[14] ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.073     ; 4.083      ;
; -3.158 ; clock_divider1mhz:comb_3|counter[14] ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.073     ; 4.083      ;
; -3.158 ; clock_divider1mhz:comb_3|counter[14] ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.073     ; 4.083      ;
; -3.158 ; clock_divider1mhz:comb_3|counter[14] ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.073     ; 4.083      ;
; -3.158 ; clock_divider1mhz:comb_3|counter[14] ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.073     ; 4.083      ;
; -3.158 ; clock_divider1mhz:comb_3|counter[14] ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.073     ; 4.083      ;
; -3.144 ; clock_divider1mhz:comb_3|counter[17] ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.073     ; 4.069      ;
; -3.144 ; clock_divider1mhz:comb_3|counter[17] ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.073     ; 4.069      ;
; -3.144 ; clock_divider1mhz:comb_3|counter[17] ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.073     ; 4.069      ;
; -3.144 ; clock_divider1mhz:comb_3|counter[17] ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.073     ; 4.069      ;
; -3.144 ; clock_divider1mhz:comb_3|counter[17] ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.073     ; 4.069      ;
; -3.144 ; clock_divider1mhz:comb_3|counter[17] ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.073     ; 4.069      ;
; -3.144 ; clock_divider1mhz:comb_3|counter[17] ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.073     ; 4.069      ;
; -3.129 ; clock_divider1mhz:comb_3|counter[24] ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.500     ; 3.627      ;
; -3.129 ; clock_divider1mhz:comb_3|counter[24] ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.500     ; 3.627      ;
; -3.129 ; clock_divider1mhz:comb_3|counter[24] ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.500     ; 3.627      ;
; -3.129 ; clock_divider1mhz:comb_3|counter[24] ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.500     ; 3.627      ;
; -3.129 ; clock_divider1mhz:comb_3|counter[24] ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.500     ; 3.627      ;
; -3.129 ; clock_divider1mhz:comb_3|counter[24] ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.500     ; 3.627      ;
; -3.129 ; clock_divider1mhz:comb_3|counter[24] ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.500     ; 3.627      ;
; -3.127 ; clock_divider1mhz:comb_3|counter[9]  ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.074     ; 4.051      ;
; -3.127 ; clock_divider1mhz:comb_3|counter[9]  ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.074     ; 4.051      ;
; -3.127 ; clock_divider1mhz:comb_3|counter[9]  ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.074     ; 4.051      ;
; -3.127 ; clock_divider1mhz:comb_3|counter[9]  ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.074     ; 4.051      ;
; -3.127 ; clock_divider1mhz:comb_3|counter[9]  ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.074     ; 4.051      ;
; -3.127 ; clock_divider1mhz:comb_3|counter[9]  ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.074     ; 4.051      ;
; -3.127 ; clock_divider1mhz:comb_3|counter[9]  ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.074     ; 4.051      ;
; -3.118 ; clock_divider1mhz:comb_3|counter[6]  ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.074     ; 4.042      ;
; -3.118 ; clock_divider1mhz:comb_3|counter[6]  ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.074     ; 4.042      ;
; -3.118 ; clock_divider1mhz:comb_3|counter[6]  ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.074     ; 4.042      ;
; -3.118 ; clock_divider1mhz:comb_3|counter[6]  ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.074     ; 4.042      ;
; -3.118 ; clock_divider1mhz:comb_3|counter[6]  ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.074     ; 4.042      ;
; -3.118 ; clock_divider1mhz:comb_3|counter[6]  ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.074     ; 4.042      ;
; -3.118 ; clock_divider1mhz:comb_3|counter[6]  ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.074     ; 4.042      ;
; -3.100 ; clock_divider1mhz:comb_3|counter[8]  ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.074     ; 4.024      ;
; -3.100 ; clock_divider1mhz:comb_3|counter[8]  ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.074     ; 4.024      ;
; -3.100 ; clock_divider1mhz:comb_3|counter[8]  ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.074     ; 4.024      ;
; -3.100 ; clock_divider1mhz:comb_3|counter[8]  ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.074     ; 4.024      ;
; -3.100 ; clock_divider1mhz:comb_3|counter[8]  ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.074     ; 4.024      ;
; -3.100 ; clock_divider1mhz:comb_3|counter[8]  ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.074     ; 4.024      ;
; -3.100 ; clock_divider1mhz:comb_3|counter[8]  ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.074     ; 4.024      ;
; -3.058 ; clock_divider1mhz:comb_3|counter[19] ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.500     ; 3.556      ;
; -3.058 ; clock_divider1mhz:comb_3|counter[19] ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.500     ; 3.556      ;
; -3.058 ; clock_divider1mhz:comb_3|counter[19] ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.500     ; 3.556      ;
; -3.058 ; clock_divider1mhz:comb_3|counter[19] ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.500     ; 3.556      ;
; -3.058 ; clock_divider1mhz:comb_3|counter[19] ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.500     ; 3.556      ;
; -3.058 ; clock_divider1mhz:comb_3|counter[19] ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.500     ; 3.556      ;
; -3.058 ; clock_divider1mhz:comb_3|counter[19] ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.500     ; 3.556      ;
; -3.018 ; clock_divider1mhz:comb_3|counter[25] ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.500     ; 3.516      ;
; -3.018 ; clock_divider1mhz:comb_3|counter[25] ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.500     ; 3.516      ;
; -3.018 ; clock_divider1mhz:comb_3|counter[25] ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.500     ; 3.516      ;
; -3.018 ; clock_divider1mhz:comb_3|counter[25] ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.500     ; 3.516      ;
; -3.018 ; clock_divider1mhz:comb_3|counter[25] ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.500     ; 3.516      ;
; -3.018 ; clock_divider1mhz:comb_3|counter[25] ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.500     ; 3.516      ;
; -3.018 ; clock_divider1mhz:comb_3|counter[25] ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.500     ; 3.516      ;
; -2.966 ; clock_divider1mhz:comb_3|counter[16] ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.073     ; 3.891      ;
; -2.966 ; clock_divider1mhz:comb_3|counter[16] ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.073     ; 3.891      ;
; -2.966 ; clock_divider1mhz:comb_3|counter[16] ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.073     ; 3.891      ;
; -2.966 ; clock_divider1mhz:comb_3|counter[16] ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.073     ; 3.891      ;
; -2.966 ; clock_divider1mhz:comb_3|counter[16] ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.073     ; 3.891      ;
; -2.966 ; clock_divider1mhz:comb_3|counter[16] ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.073     ; 3.891      ;
; -2.966 ; clock_divider1mhz:comb_3|counter[16] ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.073     ; 3.891      ;
; -2.947 ; clock_divider1mhz:comb_3|counter[20] ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.073     ; 3.872      ;
; -2.947 ; clock_divider1mhz:comb_3|counter[20] ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.073     ; 3.872      ;
; -2.947 ; clock_divider1mhz:comb_3|counter[20] ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.073     ; 3.872      ;
; -2.947 ; clock_divider1mhz:comb_3|counter[20] ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.073     ; 3.872      ;
; -2.947 ; clock_divider1mhz:comb_3|counter[20] ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.073     ; 3.872      ;
; -2.947 ; clock_divider1mhz:comb_3|counter[20] ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.073     ; 3.872      ;
; -2.947 ; clock_divider1mhz:comb_3|counter[20] ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.073     ; 3.872      ;
; -2.939 ; clock_divider1mhz:comb_3|counter[21] ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.073     ; 3.864      ;
; -2.939 ; clock_divider1mhz:comb_3|counter[21] ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.073     ; 3.864      ;
; -2.939 ; clock_divider1mhz:comb_3|counter[21] ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.073     ; 3.864      ;
; -2.939 ; clock_divider1mhz:comb_3|counter[21] ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.073     ; 3.864      ;
; -2.939 ; clock_divider1mhz:comb_3|counter[21] ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.073     ; 3.864      ;
; -2.939 ; clock_divider1mhz:comb_3|counter[21] ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.073     ; 3.864      ;
; -2.939 ; clock_divider1mhz:comb_3|counter[21] ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.073     ; 3.864      ;
; -2.912 ; clock_divider:divider_0|counter[0]   ; clock_divider:divider_0|counter[4]   ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.072     ; 3.838      ;
; -2.912 ; clock_divider:divider_0|counter[0]   ; clock_divider:divider_0|counter[3]   ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.072     ; 3.838      ;
; -2.912 ; clock_divider:divider_0|counter[0]   ; clock_divider:divider_0|counter[0]   ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.072     ; 3.838      ;
; -2.912 ; clock_divider:divider_0|counter[0]   ; clock_divider:divider_0|counter[1]   ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.072     ; 3.838      ;
; -2.912 ; clock_divider:divider_0|counter[0]   ; clock_divider:divider_0|counter[2]   ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.072     ; 3.838      ;
; -2.912 ; clock_divider:divider_0|counter[0]   ; clock_divider:divider_0|counter[6]   ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.072     ; 3.838      ;
; -2.912 ; clock_divider:divider_0|counter[0]   ; clock_divider:divider_0|counter[8]   ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.072     ; 3.838      ;
; -2.912 ; clock_divider:divider_0|counter[0]   ; clock_divider:divider_0|counter[7]   ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.072     ; 3.838      ;
; -2.912 ; clock_divider:divider_0|counter[0]   ; clock_divider:divider_0|counter[10]  ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.072     ; 3.838      ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider1mhz:comb_3|clk_1mhz'                                                                                                                                               ;
+-------+----------------------------------------------------+--------------------------------+------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                        ; Launch Clock                       ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+--------------------------------+------------------------------------+-----------------------------------+--------------+------------+------------+
; 0.393 ; dht11:dht11_0|dir                                  ; dht11:dht11_0|dir              ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; dht11:dht11_0|state.RESPONCE                       ; dht11:dht11_0|state.RESPONCE   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; dht11:dht11_0|state.START_1                        ; dht11:dht11_0|state.START_1    ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; dht11:dht11_0|state.SYNC_0                         ; dht11:dht11_0|state.SYNC_0     ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.090      ; 0.669      ;
; 0.410 ; dht11:dht11_0|state.SYNC_1                         ; dht11:dht11_0|state.SYNC_1     ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.073      ; 0.669      ;
; 0.411 ; dht11:dht11_0|dht_out                              ; dht11:dht11_0|dht_out          ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; dht11:dht11_0|error                                ; dht11:dht11_0|error            ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; dht11:dht11_0|state.START_0                        ; dht11:dht11_0|state.START_0    ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; dht11:dht11_0|state.IDLE                           ; dht11:dht11_0|state.IDLE       ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.072      ; 0.669      ;
; 0.624 ; dht11:dht11_0|state.IDLE                           ; dht11:dht11_0|error            ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.072      ; 0.882      ;
; 0.661 ; dht11:dht11_0|counter_data[31]                     ; dht11:dht11_0|counter_data[31] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.073      ; 0.920      ;
; 0.715 ; sensor_controller:sensor_controller_0|start_sensor ; dht11:dht11_0|state.START_0    ; clock_divider:divider_0|clk_9600hz ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.048      ; 0.969      ;
; 0.716 ; dht11:dht11_0|state.RESPONCE                       ; dht11:dht11_0|state.SYNC_0     ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.090      ; 0.992      ;
; 0.757 ; sensor_controller:sensor_controller_0|start_sensor ; dht11:dht11_0|error            ; clock_divider:divider_0|clk_9600hz ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.048      ; 1.011      ;
; 0.772 ; sensor_controller:sensor_controller_0|start_sensor ; dht11:dht11_0|state.IDLE       ; clock_divider:divider_0|clk_9600hz ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.048      ; 1.026      ;
; 0.817 ; sensor_controller:sensor_controller_0|start_sensor ; dht11:dht11_0|dht_out          ; clock_divider:divider_0|clk_9600hz ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.048      ; 1.071      ;
; 0.874 ; dht11:dht11_0|state.IDLE                           ; dht11:dht11_0|state.START_0    ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.072      ; 1.132      ;
; 0.912 ; dht11:dht11_0|sensor_data[22]                      ; dht11:dht11_0|sensor_data[22]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.088      ; 1.186      ;
; 0.913 ; dht11:dht11_0|sensor_data[23]                      ; dht11:dht11_0|sensor_data[23]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.087      ; 1.186      ;
; 0.984 ; dht11:dht11_0|dir                                  ; dht11:dht11_0|state.SYNC_0     ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.090      ; 1.260      ;
; 0.996 ; dht11:dht11_0|sensor_data[1]                       ; dht11:dht11_0|sensor_data[1]   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.087      ; 1.269      ;
; 1.000 ; dht11:dht11_0|sensor_data[25]                      ; dht11:dht11_0|sensor_data[25]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.087      ; 1.273      ;
; 1.014 ; dht11:dht11_0|sensor_data[14]                      ; dht11:dht11_0|sensor_data[14]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.087      ; 1.287      ;
; 1.015 ; dht11:dht11_0|sensor_data[2]                       ; dht11:dht11_0|sensor_data[2]   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.087      ; 1.288      ;
; 1.016 ; dht11:dht11_0|sensor_data[7]                       ; dht11:dht11_0|sensor_data[7]   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.087      ; 1.289      ;
; 1.016 ; dht11:dht11_0|sensor_data[26]                      ; dht11:dht11_0|sensor_data[26]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.087      ; 1.289      ;
; 1.016 ; dht11:dht11_0|sensor_data[27]                      ; dht11:dht11_0|sensor_data[27]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.088      ; 1.290      ;
; 1.016 ; dht11:dht11_0|sensor_data[24]                      ; dht11:dht11_0|sensor_data[24]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.087      ; 1.289      ;
; 1.016 ; dht11:dht11_0|sensor_data[8]                       ; dht11:dht11_0|sensor_data[8]   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.087      ; 1.289      ;
; 1.017 ; dht11:dht11_0|sensor_data[13]                      ; dht11:dht11_0|sensor_data[13]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.087      ; 1.290      ;
; 1.019 ; dht11:dht11_0|sensor_data[18]                      ; dht11:dht11_0|sensor_data[18]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.087      ; 1.292      ;
; 1.034 ; dht11:dht11_0|state.DATA                           ; dht11:dht11_0|state.DATA       ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.090      ; 1.310      ;
; 1.044 ; dht11:dht11_0|state.START_1                        ; dht11:dht11_0|state.RESPONCE   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.098      ; 1.328      ;
; 1.052 ; dht11:dht11_0|sensor_data[11]                      ; dht11:dht11_0|sensor_data[11]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.088      ; 1.326      ;
; 1.064 ; dht11:dht11_0|sensor_data[31]                      ; dht11:dht11_0|sensor_data[31]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.088      ; 1.338      ;
; 1.068 ; dht11:dht11_0|state.START_1                        ; dht11:dht11_0|dir              ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.098      ; 1.352      ;
; 1.083 ; dht11:dht11_0|state.START_0                        ; dht11:dht11_0|dht_out          ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.072      ; 1.341      ;
; 1.130 ; dht11:dht11_0|state.DATA                           ; dht11:dht11_0|state.ERROR      ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.090      ; 1.406      ;
; 1.133 ; dht11:dht11_0|sensor_data[17]                      ; dht11:dht11_0|sensor_data[17]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.087      ; 1.406      ;
; 1.145 ; dht11:dht11_0|sensor_data[12]                      ; dht11:dht11_0|sensor_data[12]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.087      ; 1.418      ;
; 1.146 ; dht11:dht11_0|sensor_data[6]                       ; dht11:dht11_0|sensor_data[6]   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.088      ; 1.420      ;
; 1.146 ; dht11:dht11_0|sensor_data[0]                       ; dht11:dht11_0|sensor_data[0]   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.087      ; 1.419      ;
; 1.161 ; dht11:dht11_0|sensor_data[3]                       ; dht11:dht11_0|sensor_data[3]   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.088      ; 1.435      ;
; 1.161 ; dht11:dht11_0|sensor_data[16]                      ; dht11:dht11_0|sensor_data[16]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.087      ; 1.434      ;
; 1.164 ; dht11:dht11_0|sensor_data[15]                      ; dht11:dht11_0|sensor_data[15]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.088      ; 1.438      ;
; 1.166 ; dht11:dht11_0|sensor_data[10]                      ; dht11:dht11_0|sensor_data[10]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.087      ; 1.439      ;
; 1.176 ; dht11:dht11_0|dir                                  ; dht11:dht11_0|state.DATA       ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.085      ; 1.447      ;
; 1.180 ; dht11:dht11_0|state.IDLE                           ; dht11:dht11_0|dht_out          ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.072      ; 1.438      ;
; 1.181 ; dht11:dht11_0|sensor_data[9]                       ; dht11:dht11_0|sensor_data[9]   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.087      ; 1.454      ;
; 1.187 ; dht11:dht11_0|sensor_data[5]                       ; dht11:dht11_0|sensor_data[5]   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.088      ; 1.461      ;
; 1.208 ; dht11:dht11_0|sensor_data[28]                      ; dht11:dht11_0|sensor_data[28]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.087      ; 1.481      ;
; 1.217 ; dht11:dht11_0|sensor_data[4]                       ; dht11:dht11_0|sensor_data[4]   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.087      ; 1.490      ;
; 1.221 ; dht11:dht11_0|sensor_data[30]                      ; dht11:dht11_0|sensor_data[30]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.088      ; 1.495      ;
; 1.227 ; dht11:dht11_0|sensor_data[21]                      ; dht11:dht11_0|sensor_data[21]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.088      ; 1.501      ;
; 1.267 ; dht11:dht11_0|sensor_data[20]                      ; dht11:dht11_0|sensor_data[20]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.087      ; 1.540      ;
; 1.291 ; dht11:dht11_0|counter_data[28]                     ; dht11:dht11_0|counter_data[31] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.071      ; 1.548      ;
; 1.303 ; dht11:dht11_0|counter_data[29]                     ; dht11:dht11_0|counter_data[31] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.071      ; 1.560      ;
; 1.328 ; dht11:dht11_0|state.START_0                        ; dht11:dht11_0|state.START_1    ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.529      ; 2.043      ;
; 1.339 ; dht11:dht11_0|sensor_data[19]                      ; dht11:dht11_0|sensor_data[19]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.088      ; 1.613      ;
; 1.375 ; dht11:dht11_0|state.SYNC_1                         ; dht11:dht11_0|state.DATA       ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.499      ; 2.060      ;
; 1.379 ; dht11:dht11_0|counter_data[31]                     ; dht11:dht11_0|counter_data[30] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.086      ; 1.651      ;
; 1.379 ; dht11:dht11_0|counter_data[31]                     ; dht11:dht11_0|counter_data[23] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.086      ; 1.651      ;
; 1.401 ; dht11:dht11_0|counter_data[21]                     ; dht11:dht11_0|counter_data[21] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.072      ; 1.659      ;
; 1.409 ; dht11:dht11_0|counter[31]                          ; dht11:dht11_0|state.RESPONCE   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.093      ; 1.688      ;
; 1.412 ; dht11:dht11_0|counter_data[26]                     ; dht11:dht11_0|counter_data[31] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.071      ; 1.669      ;
; 1.417 ; dht11:dht11_0|counter_data[27]                     ; dht11:dht11_0|counter_data[31] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.071      ; 1.674      ;
; 1.426 ; dht11:dht11_0|counter_data[22]                     ; dht11:dht11_0|counter_data[22] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.072      ; 1.684      ;
; 1.443 ; dht11:dht11_0|state.STOP                           ; dht11:dht11_0|dir              ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.100      ; 1.729      ;
; 1.462 ; dht11:dht11_0|counter_data[30]                     ; dht11:dht11_0|counter_data[31] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.060      ; 1.708      ;
; 1.508 ; dht11:dht11_0|counter[2]                           ; dht11:dht11_0|counter[2]       ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.073      ; 1.767      ;
; 1.510 ; dht11:dht11_0|counter[0]                           ; dht11:dht11_0|counter[0]       ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.073      ; 1.769      ;
; 1.515 ; dht11:dht11_0|counter[10]                          ; dht11:dht11_0|state.START_1    ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.492      ; 2.193      ;
; 1.520 ; dht11:dht11_0|counter[4]                           ; dht11:dht11_0|state.RESPONCE   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.510      ; 2.216      ;
; 1.527 ; dht11:dht11_0|counter[4]                           ; dht11:dht11_0|dir              ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.510      ; 2.223      ;
; 1.541 ; dht11:dht11_0|counter_data[24]                     ; dht11:dht11_0|counter_data[31] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.071      ; 1.798      ;
; 1.542 ; dht11:dht11_0|state.IDLE                           ; dht11:dht11_0|dir              ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.537      ; 2.265      ;
; 1.544 ; dht11:dht11_0|counter[8]                           ; dht11:dht11_0|counter[8]       ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.073      ; 1.803      ;
; 1.545 ; dht11:dht11_0|state.SYNC_0                         ; dht11:dht11_0|state.SYNC_1     ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; -0.341     ; 1.390      ;
; 1.549 ; dht11:dht11_0|counter_data[25]                     ; dht11:dht11_0|counter_data[31] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.071      ; 1.806      ;
; 1.558 ; dht11:dht11_0|sensor_data[29]                      ; dht11:dht11_0|sensor_data[29]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.088      ; 1.832      ;
; 1.561 ; dht11:dht11_0|counter[4]                           ; dht11:dht11_0|counter[4]       ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.073      ; 1.820      ;
; 1.568 ; dht11:dht11_0|counter_data[4]                      ; dht11:dht11_0|sensor_data[12]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.451      ; 2.205      ;
; 1.570 ; dht11:dht11_0|counter_data[4]                      ; dht11:dht11_0|sensor_data[4]   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.451      ; 2.207      ;
; 1.574 ; dht11:dht11_0|counter_data[7]                      ; dht11:dht11_0|counter_data[7]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.073      ; 1.833      ;
; 1.577 ; dht11:dht11_0|counter_data[24]                     ; dht11:dht11_0|counter_data[24] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.072      ; 1.835      ;
; 1.578 ; dht11:dht11_0|state.DATA                           ; dht11:dht11_0|counter[28]      ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.079      ; 1.843      ;
; 1.581 ; dht11:dht11_0|state.DATA                           ; dht11:dht11_0|counter[27]      ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.079      ; 1.846      ;
; 1.587 ; dht11:dht11_0|state.DATA                           ; dht11:dht11_0|counter[30]      ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.079      ; 1.852      ;
; 1.588 ; dht11:dht11_0|state.DATA                           ; dht11:dht11_0|counter[29]      ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.079      ; 1.853      ;
; 1.592 ; dht11:dht11_0|state.DATA                           ; dht11:dht11_0|counter[14]      ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.079      ; 1.857      ;
; 1.594 ; dht11:dht11_0|counter[21]                          ; dht11:dht11_0|counter[21]      ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.091      ; 1.871      ;
; 1.594 ; dht11:dht11_0|counter[6]                           ; dht11:dht11_0|state.RESPONCE   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.512      ; 2.292      ;
; 1.597 ; dht11:dht11_0|state.STOP                           ; dht11:dht11_0|state.IDLE       ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; -0.327     ; 1.456      ;
; 1.600 ; dht11:dht11_0|counter[7]                           ; dht11:dht11_0|counter[7]       ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.073      ; 1.859      ;
; 1.603 ; dht11:dht11_0|counter_data[25]                     ; dht11:dht11_0|counter_data[25] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.072      ; 1.861      ;
; 1.603 ; dht11:dht11_0|counter[6]                           ; dht11:dht11_0|dir              ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.512      ; 2.301      ;
; 1.605 ; dht11:dht11_0|counter_data[27]                     ; dht11:dht11_0|counter_data[27] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.072      ; 1.863      ;
; 1.605 ; dht11:dht11_0|counter_data[26]                     ; dht11:dht11_0|counter_data[26] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.072      ; 1.863      ;
; 1.611 ; dht11:dht11_0|counter[1]                           ; dht11:dht11_0|counter[1]       ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.073      ; 1.870      ;
; 1.613 ; dht11:dht11_0|counter[3]                           ; dht11:dht11_0|counter[3]       ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.073      ; 1.872      ;
+-------+----------------------------------------------------+--------------------------------+------------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider:divider_0|clk_9600hz'                                                                                                                                                                               ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.393 ; receiver:receiver_0|data[0]                              ; receiver:receiver_0|data[0]                              ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; receiver:receiver_0|counter[11]                          ; receiver:receiver_0|counter[11]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; receiver:receiver_0|counter[12]                          ; receiver:receiver_0|counter[12]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; receiver:receiver_0|counter[13]                          ; receiver:receiver_0|counter[13]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; receiver:receiver_0|counter[14]                          ; receiver:receiver_0|counter[14]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.090      ; 0.669      ;
; 0.394 ; receiver:receiver_0|counter[30]                          ; receiver:receiver_0|counter[30]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; receiver:receiver_0|counter[28]                          ; receiver:receiver_0|counter[28]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; receiver:receiver_0|counter[26]                          ; receiver:receiver_0|counter[26]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; receiver:receiver_0|counter[18]                          ; receiver:receiver_0|counter[18]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.089      ; 0.669      ;
; 0.410 ; transmitter:transmitter_0|counter[9]                     ; transmitter:transmitter_0|counter[9]                     ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; transmitter:transmitter_0|counter[11]                    ; transmitter:transmitter_0|counter[11]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; transmitter:transmitter_0|counter[12]                    ; transmitter:transmitter_0|counter[12]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; transmitter:transmitter_0|counter[13]                    ; transmitter:transmitter_0|counter[13]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; transmitter:transmitter_0|counter[14]                    ; transmitter:transmitter_0|counter[14]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; transmitter:transmitter_0|counter[15]                    ; transmitter:transmitter_0|counter[15]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.073      ; 0.669      ;
; 0.411 ; transmitter:transmitter_0|out                            ; transmitter:transmitter_0|out                            ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; sensor_controller:sensor_controller_0|data_out[6]        ; sensor_controller:sensor_controller_0|data_out[6]        ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; sensor_controller:sensor_controller_0|start_sensor       ; sensor_controller:sensor_controller_0|start_sensor       ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; transmitter:transmitter_0|state.START                    ; transmitter:transmitter_0|state.START                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; transmitter:transmitter_0|counter[16]                    ; transmitter:transmitter_0|counter[16]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; transmitter:transmitter_0|counter[17]                    ; transmitter:transmitter_0|counter[17]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; transmitter:transmitter_0|counter[18]                    ; transmitter:transmitter_0|counter[18]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; transmitter:transmitter_0|counter[19]                    ; transmitter:transmitter_0|counter[19]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; transmitter:transmitter_0|counter[20]                    ; transmitter:transmitter_0|counter[20]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; transmitter:transmitter_0|counter[21]                    ; transmitter:transmitter_0|counter[21]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; transmitter:transmitter_0|counter[22]                    ; transmitter:transmitter_0|counter[22]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; transmitter:transmitter_0|counter[23]                    ; transmitter:transmitter_0|counter[23]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; transmitter:transmitter_0|counter[24]                    ; transmitter:transmitter_0|counter[24]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; transmitter:transmitter_0|counter[25]                    ; transmitter:transmitter_0|counter[25]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; transmitter:transmitter_0|counter[26]                    ; transmitter:transmitter_0|counter[26]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; transmitter:transmitter_0|counter[27]                    ; transmitter:transmitter_0|counter[27]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; transmitter:transmitter_0|counter[28]                    ; transmitter:transmitter_0|counter[28]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; transmitter:transmitter_0|counter[29]                    ; transmitter:transmitter_0|counter[29]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; transmitter:transmitter_0|counter[30]                    ; transmitter:transmitter_0|counter[30]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; transmitter:transmitter_0|state.DATA                     ; transmitter:transmitter_0|state.DATA                     ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; transmitter:transmitter_0|counter[31]                    ; transmitter:transmitter_0|counter[31]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; sensor_controller:sensor_controller_0|start              ; sensor_controller:sensor_controller_0|start              ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; sensor_controller:sensor_controller_0|state.BYTE_1       ; sensor_controller:sensor_controller_0|state.BYTE_1       ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; sensor_controller:sensor_controller_0|state.WAIT_SENSOR  ; sensor_controller:sensor_controller_0|state.WAIT_SENSOR  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; sensor_controller:sensor_controller_0|state.WAIT_COMMAND ; sensor_controller:sensor_controller_0|state.WAIT_COMMAND ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; sensor_controller:sensor_controller_0|state.WAIT_ADDRESS ; sensor_controller:sensor_controller_0|state.WAIT_ADDRESS ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; receiver:receiver_0|counter[22]                          ; receiver:receiver_0|counter[22]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; receiver:receiver_0|counter[31]                          ; receiver:receiver_0|counter[31]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; receiver:receiver_0|counter[29]                          ; receiver:receiver_0|counter[29]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; receiver:receiver_0|counter[27]                          ; receiver:receiver_0|counter[27]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; receiver:receiver_0|counter[25]                          ; receiver:receiver_0|counter[25]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; receiver:receiver_0|counter[24]                          ; receiver:receiver_0|counter[24]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; receiver:receiver_0|counter[23]                          ; receiver:receiver_0|counter[23]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; receiver:receiver_0|counter[3]                           ; receiver:receiver_0|counter[3]                           ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; receiver:receiver_0|counter[4]                           ; receiver:receiver_0|counter[4]                           ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; receiver:receiver_0|counter[5]                           ; receiver:receiver_0|counter[5]                           ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; receiver:receiver_0|counter[6]                           ; receiver:receiver_0|counter[6]                           ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; receiver:receiver_0|counter[7]                           ; receiver:receiver_0|counter[7]                           ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; receiver:receiver_0|counter[8]                           ; receiver:receiver_0|counter[8]                           ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; receiver:receiver_0|counter[9]                           ; receiver:receiver_0|counter[9]                           ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; receiver:receiver_0|counter[10]                          ; receiver:receiver_0|counter[10]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; receiver:receiver_0|counter[15]                          ; receiver:receiver_0|counter[15]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; receiver:receiver_0|counter[16]                          ; receiver:receiver_0|counter[16]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; receiver:receiver_0|counter[17]                          ; receiver:receiver_0|counter[17]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; receiver:receiver_0|counter[19]                          ; receiver:receiver_0|counter[19]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; receiver:receiver_0|counter[20]                          ; receiver:receiver_0|counter[20]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; receiver:receiver_0|counter[21]                          ; receiver:receiver_0|counter[21]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; receiver:receiver_0|state.START                          ; receiver:receiver_0|state.START                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.669      ;
; 0.412 ; receiver:receiver_0|data[3]                              ; receiver:receiver_0|data[3]                              ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; receiver:receiver_0|data[1]                              ; receiver:receiver_0|data[1]                              ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; receiver:receiver_0|data[2]                              ; receiver:receiver_0|data[2]                              ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; receiver:receiver_0|data[6]                              ; receiver:receiver_0|data[6]                              ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; receiver:receiver_0|data[5]                              ; receiver:receiver_0|data[5]                              ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; receiver:receiver_0|data[4]                              ; receiver:receiver_0|data[4]                              ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; receiver:receiver_0|data[7]                              ; receiver:receiver_0|data[7]                              ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; receiver:receiver_0|counter[0]                           ; receiver:receiver_0|counter[0]                           ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; receiver:receiver_0|counter[1]                           ; receiver:receiver_0|counter[1]                           ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; receiver:receiver_0|counter[2]                           ; receiver:receiver_0|counter[2]                           ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.071      ; 0.669      ;
; 0.444 ; sensor_controller:sensor_controller_0|state.AWAKE        ; sensor_controller:sensor_controller_0|state.WAIT_ADDRESS ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.702      ;
; 0.452 ; transmitter:transmitter_0|state.STOP                     ; transmitter:transmitter_0|state.START                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.710      ;
; 0.467 ; transmitter:transmitter_0|state.START                    ; transmitter:transmitter_0|counter[31]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.725      ;
; 0.503 ; transmitter:transmitter_0|counter[31]                    ; transmitter:transmitter_0|state.DATA                     ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.761      ;
; 0.505 ; sensor_controller:sensor_controller_0|state.BYTE_2       ; sensor_controller:sensor_controller_0|data_out[2]        ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.763      ;
; 0.506 ; sensor_controller:sensor_controller_0|state.BYTE_2       ; sensor_controller:sensor_controller_0|data_out[0]        ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.764      ;
; 0.512 ; transmitter:transmitter_0|counter[31]                    ; transmitter:transmitter_0|state.STOP                     ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.770      ;
; 0.560 ; sensor_controller:sensor_controller_0|counter[3]         ; sensor_controller:sensor_controller_0|counter[4]         ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.493      ; 1.239      ;
; 0.572 ; sensor_controller:sensor_controller_0|counter[6]         ; sensor_controller:sensor_controller_0|counter[7]         ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.493      ; 1.251      ;
; 0.576 ; sensor_controller:sensor_controller_0|counter[18]        ; sensor_controller:sensor_controller_0|counter[19]        ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.492      ; 1.254      ;
; 0.577 ; sensor_controller:sensor_controller_0|counter[30]        ; sensor_controller:sensor_controller_0|counter[31]        ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.492      ; 1.255      ;
; 0.577 ; sensor_controller:sensor_controller_0|counter[6]         ; sensor_controller:sensor_controller_0|counter[8]         ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.493      ; 1.256      ;
; 0.579 ; sensor_controller:sensor_controller_0|counter[2]         ; sensor_controller:sensor_controller_0|counter[4]         ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.493      ; 1.258      ;
; 0.584 ; receiver:receiver_0|state.DATA                           ; receiver:receiver_0|state.STOP                           ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.842      ;
; 0.594 ; receiver:receiver_0|state.STOP                           ; receiver:receiver_0|state.START                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.852      ;
; 0.599 ; transmitter:transmitter_0|state.DATA                     ; transmitter:transmitter_0|state.STOP                     ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.857      ;
; 0.619 ; sensor_controller:sensor_controller_0|state.WAIT_ADDRESS ; sensor_controller:sensor_controller_0|state.WAIT_COMMAND ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.877      ;
; 0.647 ; sensor_controller:sensor_controller_0|counter[5]         ; sensor_controller:sensor_controller_0|counter[5]         ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.088      ; 0.921      ;
; 0.647 ; sensor_controller:sensor_controller_0|counter[19]        ; sensor_controller:sensor_controller_0|counter[19]        ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.089      ; 0.922      ;
; 0.649 ; sensor_controller:sensor_controller_0|counter[31]        ; sensor_controller:sensor_controller_0|counter[31]        ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.089      ; 0.924      ;
; 0.653 ; sensor_controller:sensor_controller_0|counter[4]         ; sensor_controller:sensor_controller_0|counter[4]         ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.088      ; 0.927      ;
; 0.653 ; sensor_controller:sensor_controller_0|counter[8]         ; sensor_controller:sensor_controller_0|counter[8]         ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.088      ; 0.927      ;
; 0.663 ; sensor_controller:sensor_controller_0|counter[15]        ; sensor_controller:sensor_controller_0|counter[15]        ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.921      ;
; 0.663 ; sensor_controller:sensor_controller_0|counter[13]        ; sensor_controller:sensor_controller_0|counter[13]        ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.921      ;
; 0.663 ; sensor_controller:sensor_controller_0|counter[3]         ; sensor_controller:sensor_controller_0|counter[3]         ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.921      ;
; 0.664 ; sensor_controller:sensor_controller_0|counter[29]        ; sensor_controller:sensor_controller_0|counter[29]        ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.922      ;
; 0.664 ; sensor_controller:sensor_controller_0|counter[21]        ; sensor_controller:sensor_controller_0|counter[21]        ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.072      ; 0.922      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50mhz'                                                                                                                   ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.539 ; clock_divider1mhz:comb_3|counter[17] ; clock_divider1mhz:comb_3|counter[18] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.225      ;
; 0.556 ; clock_divider1mhz:comb_3|counter[23] ; clock_divider1mhz:comb_3|counter[24] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.242      ;
; 0.556 ; clock_divider:divider_0|counter[23]  ; clock_divider:divider_0|counter[24]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.242      ;
; 0.561 ; clock_divider:divider_0|counter[22]  ; clock_divider:divider_0|counter[24]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.247      ;
; 0.568 ; clock_divider:divider_0|counter[8]   ; clock_divider:divider_0|counter[9]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.254      ;
; 0.568 ; clock_divider:divider_0|counter[10]  ; clock_divider:divider_0|counter[11]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.254      ;
; 0.573 ; clock_divider:divider_0|counter[4]   ; clock_divider:divider_0|counter[5]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.259      ;
; 0.573 ; clock_divider:divider_0|counter[10]  ; clock_divider:divider_0|counter[12]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.259      ;
; 0.632 ; clock_divider1mhz:comb_3|counter[19] ; clock_divider1mhz:comb_3|counter[19] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.090      ; 0.908      ;
; 0.645 ; clock_divider1mhz:comb_3|counter[1]  ; clock_divider1mhz:comb_3|counter[1]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.090      ; 0.921      ;
; 0.645 ; clock_divider1mhz:comb_3|counter[3]  ; clock_divider1mhz:comb_3|counter[3]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.090      ; 0.921      ;
; 0.646 ; clock_divider:divider_0|counter[11]  ; clock_divider:divider_0|counter[11]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.089      ; 0.921      ;
; 0.647 ; clock_divider1mhz:comb_3|counter[25] ; clock_divider1mhz:comb_3|counter[25] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.090      ; 0.923      ;
; 0.647 ; clock_divider:divider_0|counter[9]   ; clock_divider:divider_0|counter[9]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.089      ; 0.922      ;
; 0.648 ; clock_divider1mhz:comb_3|counter[27] ; clock_divider1mhz:comb_3|counter[27] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.090      ; 0.924      ;
; 0.648 ; clock_divider1mhz:comb_3|counter[5]  ; clock_divider1mhz:comb_3|counter[5]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.090      ; 0.924      ;
; 0.648 ; clock_divider1mhz:comb_3|counter[4]  ; clock_divider1mhz:comb_3|counter[4]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.090      ; 0.924      ;
; 0.648 ; clock_divider1mhz:comb_3|counter[11] ; clock_divider1mhz:comb_3|counter[11] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.072      ; 0.906      ;
; 0.648 ; clock_divider1mhz:comb_3|counter[13] ; clock_divider1mhz:comb_3|counter[13] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.072      ; 0.906      ;
; 0.648 ; clock_divider1mhz:comb_3|counter[17] ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.073      ; 0.907      ;
; 0.648 ; clock_divider:divider_0|counter[17]  ; clock_divider:divider_0|counter[17]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.073      ; 0.907      ;
; 0.649 ; clock_divider1mhz:comb_3|counter[9]  ; clock_divider1mhz:comb_3|counter[9]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.072      ; 0.907      ;
; 0.649 ; clock_divider:divider_0|counter[19]  ; clock_divider:divider_0|counter[19]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.073      ; 0.908      ;
; 0.650 ; clock_divider:divider_0|counter[1]   ; clock_divider:divider_0|counter[1]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.072      ; 0.908      ;
; 0.651 ; clock_divider1mhz:comb_3|counter[2]  ; clock_divider1mhz:comb_3|counter[2]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.090      ; 0.927      ;
; 0.651 ; clock_divider:divider_0|counter[12]  ; clock_divider:divider_0|counter[12]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.089      ; 0.926      ;
; 0.652 ; clock_divider1mhz:comb_3|counter[7]  ; clock_divider1mhz:comb_3|counter[7]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.072      ; 0.910      ;
; 0.652 ; clock_divider1mhz:comb_3|counter[22] ; clock_divider1mhz:comb_3|counter[22] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.090      ; 0.928      ;
; 0.652 ; clock_divider1mhz:comb_3|counter[26] ; clock_divider1mhz:comb_3|counter[26] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.090      ; 0.928      ;
; 0.652 ; clock_divider1mhz:comb_3|counter[24] ; clock_divider1mhz:comb_3|counter[24] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.090      ; 0.928      ;
; 0.653 ; clock_divider1mhz:comb_3|counter[12] ; clock_divider1mhz:comb_3|counter[12] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.072      ; 0.911      ;
; 0.653 ; clock_divider:divider_0|counter[21]  ; clock_divider:divider_0|counter[21]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.073      ; 0.912      ;
; 0.654 ; clock_divider1mhz:comb_3|counter[10] ; clock_divider1mhz:comb_3|counter[10] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.072      ; 0.912      ;
; 0.654 ; clock_divider:divider_0|counter[18]  ; clock_divider:divider_0|counter[18]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.073      ; 0.913      ;
; 0.655 ; clock_divider1mhz:comb_3|counter[6]  ; clock_divider1mhz:comb_3|counter[6]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.072      ; 0.913      ;
; 0.656 ; clock_divider:divider_0|counter[22]  ; clock_divider:divider_0|counter[22]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.073      ; 0.915      ;
; 0.658 ; clock_divider:divider_0|counter[5]   ; clock_divider:divider_0|counter[5]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.089      ; 0.933      ;
; 0.660 ; clock_divider1mhz:comb_3|counter[17] ; clock_divider1mhz:comb_3|counter[19] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.346      ;
; 0.664 ; clock_divider:divider_0|counter[15]  ; clock_divider:divider_0|counter[15]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.073      ; 0.923      ;
; 0.664 ; clock_divider:divider_0|counter[25]  ; clock_divider:divider_0|counter[25]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.073      ; 0.923      ;
; 0.665 ; clock_divider:divider_0|counter[27]  ; clock_divider:divider_0|counter[27]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.073      ; 0.924      ;
; 0.666 ; clock_divider1mhz:comb_3|counter[23] ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.073      ; 0.925      ;
; 0.666 ; clock_divider:divider_0|counter[7]   ; clock_divider:divider_0|counter[7]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.072      ; 0.924      ;
; 0.666 ; clock_divider:divider_0|counter[23]  ; clock_divider:divider_0|counter[23]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.073      ; 0.925      ;
; 0.667 ; clock_divider:divider_0|counter[14]  ; clock_divider:divider_0|counter[14]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.073      ; 0.926      ;
; 0.668 ; clock_divider:divider_0|counter[16]  ; clock_divider:divider_0|counter[16]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.073      ; 0.927      ;
; 0.669 ; clock_divider1mhz:comb_3|counter[8]  ; clock_divider1mhz:comb_3|counter[8]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.072      ; 0.927      ;
; 0.669 ; clock_divider:divider_0|counter[8]   ; clock_divider:divider_0|counter[8]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.072      ; 0.927      ;
; 0.669 ; clock_divider:divider_0|counter[10]  ; clock_divider:divider_0|counter[10]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.072      ; 0.927      ;
; 0.669 ; clock_divider:divider_0|counter[26]  ; clock_divider:divider_0|counter[26]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.073      ; 0.928      ;
; 0.669 ; clock_divider:divider_0|counter[21]  ; clock_divider:divider_0|counter[24]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.355      ;
; 0.672 ; clock_divider:divider_0|counter[3]   ; clock_divider:divider_0|counter[3]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.072      ; 0.930      ;
; 0.673 ; clock_divider1mhz:comb_3|counter[0]  ; clock_divider1mhz:comb_3|counter[0]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.090      ; 0.949      ;
; 0.674 ; clock_divider:divider_0|counter[4]   ; clock_divider:divider_0|counter[4]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.072      ; 0.932      ;
; 0.676 ; clock_divider:divider_0|counter[7]   ; clock_divider:divider_0|counter[9]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.362      ;
; 0.677 ; clock_divider:divider_0|counter[0]   ; clock_divider:divider_0|counter[0]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.072      ; 0.935      ;
; 0.677 ; clock_divider:divider_0|counter[2]   ; clock_divider:divider_0|counter[2]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.072      ; 0.935      ;
; 0.677 ; clock_divider:divider_0|counter[6]   ; clock_divider:divider_0|counter[6]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.072      ; 0.935      ;
; 0.677 ; clock_divider1mhz:comb_3|counter[23] ; clock_divider1mhz:comb_3|counter[25] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.363      ;
; 0.682 ; clock_divider1mhz:comb_3|counter[23] ; clock_divider1mhz:comb_3|counter[26] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.368      ;
; 0.683 ; clock_divider:divider_0|counter[3]   ; clock_divider:divider_0|counter[5]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.369      ;
; 0.694 ; clock_divider:divider_0|counter[8]   ; clock_divider:divider_0|counter[11]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.380      ;
; 0.699 ; clock_divider:divider_0|counter[8]   ; clock_divider:divider_0|counter[12]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.385      ;
; 0.702 ; clock_divider:divider_0|counter[6]   ; clock_divider:divider_0|counter[9]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.388      ;
; 0.702 ; clock_divider:divider_0|counter[2]   ; clock_divider:divider_0|counter[5]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.388      ;
; 0.722 ; clock_divider1mhz:comb_3|counter[21] ; clock_divider1mhz:comb_3|counter[22] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.408      ;
; 0.729 ; clock_divider1mhz:comb_3|counter[16] ; clock_divider1mhz:comb_3|counter[18] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.415      ;
; 0.734 ; clock_divider1mhz:comb_3|counter[20] ; clock_divider1mhz:comb_3|counter[22] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.420      ;
; 0.787 ; clock_divider:divider_0|counter[1]   ; clock_divider:divider_0|counter[5]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.473      ;
; 0.791 ; clock_divider1mhz:comb_3|counter[17] ; clock_divider1mhz:comb_3|counter[22] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.477      ;
; 0.792 ; clock_divider:divider_0|counter[19]  ; clock_divider:divider_0|counter[24]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.478      ;
; 0.792 ; clock_divider1mhz:comb_3|counter[13] ; clock_divider1mhz:comb_3|counter[18] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.498      ; 1.476      ;
; 0.802 ; clock_divider:divider_0|counter[7]   ; clock_divider:divider_0|counter[11]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.488      ;
; 0.803 ; clock_divider1mhz:comb_3|counter[23] ; clock_divider1mhz:comb_3|counter[27] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.489      ;
; 0.805 ; clock_divider:divider_0|counter[0]   ; clock_divider:divider_0|counter[5]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.491      ;
; 0.807 ; clock_divider1mhz:comb_3|counter[18] ; clock_divider1mhz:comb_3|counter[18] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.090      ; 1.083      ;
; 0.807 ; clock_divider:divider_0|counter[7]   ; clock_divider:divider_0|counter[12]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.493      ;
; 0.811 ; clock_divider:divider_0|counter[18]  ; clock_divider:divider_0|counter[24]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.497      ;
; 0.811 ; clock_divider1mhz:comb_3|counter[12] ; clock_divider1mhz:comb_3|counter[18] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.498      ; 1.495      ;
; 0.817 ; clock_divider:divider_0|counter[20]  ; clock_divider:divider_0|counter[20]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.073      ; 1.076      ;
; 0.824 ; clock_divider1mhz:comb_3|counter[16] ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.073      ; 1.083      ;
; 0.825 ; clock_divider:divider_0|counter[4]   ; clock_divider:divider_0|counter[9]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.511      ;
; 0.828 ; clock_divider:divider_0|counter[6]   ; clock_divider:divider_0|counter[11]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.514      ;
; 0.829 ; clock_divider1mhz:comb_3|counter[20] ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.073      ; 1.088      ;
; 0.831 ; clock_divider1mhz:comb_3|counter[21] ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.073      ; 1.090      ;
; 0.833 ; clock_divider:divider_0|counter[6]   ; clock_divider:divider_0|counter[12]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.519      ;
; 0.834 ; clock_divider1mhz:comb_3|counter[15] ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.073      ; 1.093      ;
; 0.848 ; clock_divider1mhz:comb_3|counter[21] ; clock_divider1mhz:comb_3|counter[24] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.534      ;
; 0.848 ; clock_divider:divider_0|counter[20]  ; clock_divider:divider_0|counter[24]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.534      ;
; 0.850 ; clock_divider1mhz:comb_3|counter[16] ; clock_divider1mhz:comb_3|counter[19] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.536      ;
; 0.850 ; clock_divider1mhz:comb_3|counter[15] ; clock_divider1mhz:comb_3|counter[18] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.536      ;
; 0.853 ; clock_divider:divider_0|counter[24]  ; clock_divider:divider_0|counter[24]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.090      ; 1.129      ;
; 0.860 ; clock_divider1mhz:comb_3|counter[20] ; clock_divider1mhz:comb_3|counter[24] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.546      ;
; 0.873 ; clock_divider1mhz:comb_3|counter[14] ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.073      ; 1.132      ;
; 0.904 ; clock_divider1mhz:comb_3|counter[14] ; clock_divider1mhz:comb_3|counter[18] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.590      ;
; 0.913 ; clock_divider1mhz:comb_3|counter[13] ; clock_divider1mhz:comb_3|counter[19] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.498      ; 1.597      ;
; 0.917 ; clock_divider:divider_0|counter[17]  ; clock_divider:divider_0|counter[24]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.603      ;
; 0.917 ; clock_divider1mhz:comb_3|counter[17] ; clock_divider1mhz:comb_3|counter[24] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.500      ; 1.603      ;
; 0.918 ; clock_divider1mhz:comb_3|counter[11] ; clock_divider1mhz:comb_3|counter[18] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.498      ; 1.602      ;
; 0.932 ; clock_divider1mhz:comb_3|counter[12] ; clock_divider1mhz:comb_3|counter[19] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.498      ; 1.616      ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                 ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                         ; Note                                                          ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
; 149.52 MHz ; 149.52 MHz      ; clock_divider1mhz:comb_3|clk_1mhz  ;                                                               ;
; 200.44 MHz ; 200.44 MHz      ; clock_divider:divider_0|clk_9600hz ;                                                               ;
; 257.2 MHz  ; 250.0 MHz       ; clk_50mhz                          ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                          ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clock_divider1mhz:comb_3|clk_1mhz  ; -5.688 ; -484.470      ;
; clock_divider:divider_0|clk_9600hz ; -3.989 ; -456.114      ;
; clk_50mhz                          ; -2.888 ; -143.056      ;
+------------------------------------+--------+---------------+


+------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                          ;
+------------------------------------+-------+---------------+
; Clock                              ; Slack ; End Point TNS ;
+------------------------------------+-------+---------------+
; clock_divider1mhz:comb_3|clk_1mhz  ; 0.344 ; 0.000         ;
; clock_divider:divider_0|clk_9600hz ; 0.344 ; 0.000         ;
; clk_50mhz                          ; 0.488 ; 0.000         ;
+------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary            ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clk_50mhz                          ; -3.000 ; -77.530       ;
; clock_divider:divider_0|clk_9600hz ; -1.285 ; -219.735      ;
; clock_divider1mhz:comb_3|clk_1mhz  ; -1.285 ; -138.780      ;
+------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider1mhz:comb_3|clk_1mhz'                                                                                                                 ;
+--------+---------------------------+---------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -5.688 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[11] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.056     ; 6.631      ;
; -5.676 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[10] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.056     ; 6.619      ;
; -5.619 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[11] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.054     ; 6.564      ;
; -5.607 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[10] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.054     ; 6.552      ;
; -5.567 ; dht11:dht11_0|counter[3]  ; dht11:dht11_0|counter[11] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.056     ; 6.510      ;
; -5.555 ; dht11:dht11_0|counter[3]  ; dht11:dht11_0|counter[10] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.056     ; 6.498      ;
; -5.529 ; dht11:dht11_0|counter[2]  ; dht11:dht11_0|counter[11] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.054     ; 6.474      ;
; -5.528 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[1]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.066     ; 6.461      ;
; -5.526 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[3]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.066     ; 6.459      ;
; -5.524 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[4]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.066     ; 6.457      ;
; -5.517 ; dht11:dht11_0|counter[2]  ; dht11:dht11_0|counter[10] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.054     ; 6.462      ;
; -5.501 ; dht11:dht11_0|counter[12] ; dht11:dht11_0|counter[11] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.457     ; 6.043      ;
; -5.489 ; dht11:dht11_0|counter[12] ; dht11:dht11_0|counter[10] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.457     ; 6.031      ;
; -5.465 ; dht11:dht11_0|counter[5]  ; dht11:dht11_0|counter[11] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.054     ; 6.410      ;
; -5.459 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[1]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.064     ; 6.394      ;
; -5.457 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[3]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.064     ; 6.392      ;
; -5.455 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[4]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.064     ; 6.390      ;
; -5.453 ; dht11:dht11_0|counter[5]  ; dht11:dht11_0|counter[10] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.054     ; 6.398      ;
; -5.415 ; dht11:dht11_0|counter[4]  ; dht11:dht11_0|counter[11] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.056     ; 6.358      ;
; -5.407 ; dht11:dht11_0|counter[3]  ; dht11:dht11_0|counter[1]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.066     ; 6.340      ;
; -5.405 ; dht11:dht11_0|counter[3]  ; dht11:dht11_0|counter[3]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.066     ; 6.338      ;
; -5.403 ; dht11:dht11_0|counter[4]  ; dht11:dht11_0|counter[10] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.056     ; 6.346      ;
; -5.403 ; dht11:dht11_0|counter[3]  ; dht11:dht11_0|counter[4]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.066     ; 6.336      ;
; -5.383 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[0]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.068     ; 6.314      ;
; -5.382 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[2]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.068     ; 6.313      ;
; -5.381 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[7]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.068     ; 6.312      ;
; -5.380 ; dht11:dht11_0|counter[11] ; dht11:dht11_0|counter[11] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.066     ; 6.313      ;
; -5.378 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[8]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.068     ; 6.309      ;
; -5.373 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[9]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.068     ; 6.304      ;
; -5.372 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[5]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.068     ; 6.303      ;
; -5.369 ; dht11:dht11_0|counter[2]  ; dht11:dht11_0|counter[1]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.064     ; 6.304      ;
; -5.368 ; dht11:dht11_0|counter[11] ; dht11:dht11_0|counter[10] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.066     ; 6.301      ;
; -5.367 ; dht11:dht11_0|counter[2]  ; dht11:dht11_0|counter[3]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.064     ; 6.302      ;
; -5.366 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[6]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.068     ; 6.297      ;
; -5.365 ; dht11:dht11_0|counter[2]  ; dht11:dht11_0|counter[4]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.064     ; 6.300      ;
; -5.349 ; dht11:dht11_0|counter[7]  ; dht11:dht11_0|counter[11] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.054     ; 6.294      ;
; -5.341 ; dht11:dht11_0|counter[12] ; dht11:dht11_0|counter[1]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.467     ; 5.873      ;
; -5.339 ; dht11:dht11_0|counter[12] ; dht11:dht11_0|counter[3]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.467     ; 5.871      ;
; -5.337 ; dht11:dht11_0|counter[7]  ; dht11:dht11_0|counter[10] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.054     ; 6.282      ;
; -5.337 ; dht11:dht11_0|counter[12] ; dht11:dht11_0|counter[4]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.467     ; 5.869      ;
; -5.319 ; dht11:dht11_0|counter[10] ; dht11:dht11_0|counter[11] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.066     ; 6.252      ;
; -5.314 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[0]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.066     ; 6.247      ;
; -5.313 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[2]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.066     ; 6.246      ;
; -5.312 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[18] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.319      ; 6.630      ;
; -5.312 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[7]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.066     ; 6.245      ;
; -5.311 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[22] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.319      ; 6.629      ;
; -5.309 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[16] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.319      ; 6.627      ;
; -5.309 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[17] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.319      ; 6.627      ;
; -5.309 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[8]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.066     ; 6.242      ;
; -5.307 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[21] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.319      ; 6.625      ;
; -5.307 ; dht11:dht11_0|counter[10] ; dht11:dht11_0|counter[10] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.066     ; 6.240      ;
; -5.305 ; dht11:dht11_0|counter[5]  ; dht11:dht11_0|counter[1]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.064     ; 6.240      ;
; -5.304 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[9]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.066     ; 6.237      ;
; -5.303 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[20] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.319      ; 6.621      ;
; -5.303 ; dht11:dht11_0|counter[5]  ; dht11:dht11_0|counter[3]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.064     ; 6.238      ;
; -5.303 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[5]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.066     ; 6.236      ;
; -5.302 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[19] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.319      ; 6.620      ;
; -5.301 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[31] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.319      ; 6.619      ;
; -5.301 ; dht11:dht11_0|counter[5]  ; dht11:dht11_0|counter[4]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.064     ; 6.236      ;
; -5.299 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[12] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.319      ; 6.617      ;
; -5.297 ; dht11:dht11_0|counter[13] ; dht11:dht11_0|counter[11] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.065     ; 6.231      ;
; -5.297 ; dht11:dht11_0|counter[6]  ; dht11:dht11_0|counter[11] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.054     ; 6.242      ;
; -5.297 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[6]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.066     ; 6.230      ;
; -5.285 ; dht11:dht11_0|counter[13] ; dht11:dht11_0|counter[10] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.065     ; 6.219      ;
; -5.285 ; dht11:dht11_0|counter[6]  ; dht11:dht11_0|counter[10] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.054     ; 6.230      ;
; -5.262 ; dht11:dht11_0|counter[3]  ; dht11:dht11_0|counter[0]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.068     ; 6.193      ;
; -5.261 ; dht11:dht11_0|counter[3]  ; dht11:dht11_0|counter[2]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.068     ; 6.192      ;
; -5.260 ; dht11:dht11_0|counter[3]  ; dht11:dht11_0|counter[7]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.068     ; 6.191      ;
; -5.257 ; dht11:dht11_0|counter[3]  ; dht11:dht11_0|counter[8]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.068     ; 6.188      ;
; -5.255 ; dht11:dht11_0|counter[4]  ; dht11:dht11_0|counter[1]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.066     ; 6.188      ;
; -5.253 ; dht11:dht11_0|counter[4]  ; dht11:dht11_0|counter[3]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.066     ; 6.186      ;
; -5.252 ; dht11:dht11_0|counter[3]  ; dht11:dht11_0|counter[9]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.068     ; 6.183      ;
; -5.251 ; dht11:dht11_0|counter[4]  ; dht11:dht11_0|counter[4]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.066     ; 6.184      ;
; -5.251 ; dht11:dht11_0|counter[3]  ; dht11:dht11_0|counter[5]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.068     ; 6.182      ;
; -5.249 ; dht11:dht11_0|counter[9]  ; dht11:dht11_0|counter[11] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.054     ; 6.194      ;
; -5.245 ; dht11:dht11_0|counter[3]  ; dht11:dht11_0|counter[6]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.068     ; 6.176      ;
; -5.243 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[18] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.321      ; 6.563      ;
; -5.242 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[22] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.321      ; 6.562      ;
; -5.240 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[16] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.321      ; 6.560      ;
; -5.240 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[17] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.321      ; 6.560      ;
; -5.238 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[21] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.321      ; 6.558      ;
; -5.237 ; dht11:dht11_0|counter[9]  ; dht11:dht11_0|counter[10] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.054     ; 6.182      ;
; -5.234 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[20] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.321      ; 6.554      ;
; -5.233 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[19] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.321      ; 6.553      ;
; -5.232 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[31] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.321      ; 6.552      ;
; -5.230 ; dht11:dht11_0|counter[0]  ; dht11:dht11_0|counter[12] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.321      ; 6.550      ;
; -5.224 ; dht11:dht11_0|counter[2]  ; dht11:dht11_0|counter[0]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.066     ; 6.157      ;
; -5.223 ; dht11:dht11_0|counter[2]  ; dht11:dht11_0|counter[2]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.066     ; 6.156      ;
; -5.222 ; dht11:dht11_0|counter[2]  ; dht11:dht11_0|counter[7]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.066     ; 6.155      ;
; -5.220 ; dht11:dht11_0|counter[11] ; dht11:dht11_0|counter[1]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.076     ; 6.143      ;
; -5.219 ; dht11:dht11_0|counter[2]  ; dht11:dht11_0|counter[8]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.066     ; 6.152      ;
; -5.218 ; dht11:dht11_0|counter[11] ; dht11:dht11_0|counter[3]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.076     ; 6.141      ;
; -5.216 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[24] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.286      ; 6.501      ;
; -5.216 ; dht11:dht11_0|counter[11] ; dht11:dht11_0|counter[4]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.076     ; 6.139      ;
; -5.215 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[25] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.286      ; 6.500      ;
; -5.214 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[26] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.286      ; 6.499      ;
; -5.214 ; dht11:dht11_0|counter[2]  ; dht11:dht11_0|counter[9]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.066     ; 6.147      ;
; -5.213 ; dht11:dht11_0|counter[1]  ; dht11:dht11_0|counter[23] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.286      ; 6.498      ;
; -5.213 ; dht11:dht11_0|counter[2]  ; dht11:dht11_0|counter[5]  ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.066     ; 6.146      ;
; -5.208 ; dht11:dht11_0|counter[15] ; dht11:dht11_0|counter[11] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.065     ; 6.142      ;
+--------+---------------------------+---------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider:divider_0|clk_9600hz'                                                                                                                                                                  ;
+--------+---------------------------------------------------+---------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -3.989 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|data_out[5] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.062     ; 4.926      ;
; -3.989 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|data_out[4] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.062     ; 4.926      ;
; -3.989 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|data_out[2] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.062     ; 4.926      ;
; -3.989 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|data_out[3] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.062     ; 4.926      ;
; -3.989 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|data_out[1] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.062     ; 4.926      ;
; -3.989 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|data_out[0] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.062     ; 4.926      ;
; -3.984 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|data_out[5] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.062     ; 4.921      ;
; -3.984 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|data_out[4] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.062     ; 4.921      ;
; -3.984 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|data_out[2] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.062     ; 4.921      ;
; -3.984 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|data_out[3] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.062     ; 4.921      ;
; -3.984 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|data_out[1] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.062     ; 4.921      ;
; -3.984 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|data_out[0] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.062     ; 4.921      ;
; -3.876 ; sensor_controller:sensor_controller_0|counter[4]  ; sensor_controller:sensor_controller_0|data_out[5] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.453     ; 4.422      ;
; -3.876 ; sensor_controller:sensor_controller_0|counter[4]  ; sensor_controller:sensor_controller_0|data_out[4] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.453     ; 4.422      ;
; -3.876 ; sensor_controller:sensor_controller_0|counter[4]  ; sensor_controller:sensor_controller_0|data_out[2] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.453     ; 4.422      ;
; -3.876 ; sensor_controller:sensor_controller_0|counter[4]  ; sensor_controller:sensor_controller_0|data_out[3] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.453     ; 4.422      ;
; -3.876 ; sensor_controller:sensor_controller_0|counter[4]  ; sensor_controller:sensor_controller_0|data_out[1] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.453     ; 4.422      ;
; -3.876 ; sensor_controller:sensor_controller_0|counter[4]  ; sensor_controller:sensor_controller_0|data_out[0] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.453     ; 4.422      ;
; -3.837 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|counter[15] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.456     ; 4.380      ;
; -3.837 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|counter[14] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.456     ; 4.380      ;
; -3.837 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|counter[13] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.456     ; 4.380      ;
; -3.837 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|counter[12] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.456     ; 4.380      ;
; -3.837 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|counter[11] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.456     ; 4.380      ;
; -3.837 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|counter[10] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.456     ; 4.380      ;
; -3.837 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|counter[9]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.456     ; 4.380      ;
; -3.837 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|counter[1]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.456     ; 4.380      ;
; -3.837 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|counter[0]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.456     ; 4.380      ;
; -3.837 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|counter[2]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.456     ; 4.380      ;
; -3.837 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|counter[3]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.456     ; 4.380      ;
; -3.837 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|counter[6]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.456     ; 4.380      ;
; -3.826 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[15] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.760      ;
; -3.826 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[14] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.760      ;
; -3.826 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[13] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.760      ;
; -3.826 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[12] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.760      ;
; -3.826 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[11] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.760      ;
; -3.826 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[10] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.760      ;
; -3.826 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[9]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.760      ;
; -3.826 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[1]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.760      ;
; -3.826 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[0]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.760      ;
; -3.826 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[2]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.760      ;
; -3.826 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[3]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.760      ;
; -3.826 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[6]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.760      ;
; -3.823 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|counter[15] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.757      ;
; -3.823 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|counter[14] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.757      ;
; -3.823 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|counter[13] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.757      ;
; -3.823 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|counter[12] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.757      ;
; -3.823 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|counter[11] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.757      ;
; -3.823 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|counter[10] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.757      ;
; -3.823 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|counter[9]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.757      ;
; -3.823 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|counter[1]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.757      ;
; -3.823 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|counter[0]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.757      ;
; -3.823 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|counter[2]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.757      ;
; -3.823 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|counter[3]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.757      ;
; -3.823 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|counter[6]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.757      ;
; -3.818 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|counter[15] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.752      ;
; -3.818 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|counter[14] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.752      ;
; -3.818 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|counter[13] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.752      ;
; -3.818 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|counter[12] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.752      ;
; -3.818 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|counter[11] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.752      ;
; -3.818 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|counter[10] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.752      ;
; -3.818 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|counter[9]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.752      ;
; -3.818 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|counter[1]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.752      ;
; -3.818 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|counter[0]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.752      ;
; -3.818 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|counter[2]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.752      ;
; -3.818 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|counter[3]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.752      ;
; -3.818 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|counter[6]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.752      ;
; -3.789 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|data_out[5] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.453     ; 4.335      ;
; -3.789 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|data_out[4] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.453     ; 4.335      ;
; -3.789 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|data_out[2] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.453     ; 4.335      ;
; -3.789 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|data_out[3] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.453     ; 4.335      ;
; -3.789 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|data_out[1] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.453     ; 4.335      ;
; -3.789 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|data_out[0] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.453     ; 4.335      ;
; -3.776 ; sensor_controller:sensor_controller_0|counter[9]  ; sensor_controller:sensor_controller_0|data_out[5] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.062     ; 4.713      ;
; -3.776 ; sensor_controller:sensor_controller_0|counter[9]  ; sensor_controller:sensor_controller_0|data_out[4] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.062     ; 4.713      ;
; -3.776 ; sensor_controller:sensor_controller_0|counter[9]  ; sensor_controller:sensor_controller_0|data_out[2] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.062     ; 4.713      ;
; -3.776 ; sensor_controller:sensor_controller_0|counter[9]  ; sensor_controller:sensor_controller_0|data_out[3] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.062     ; 4.713      ;
; -3.776 ; sensor_controller:sensor_controller_0|counter[9]  ; sensor_controller:sensor_controller_0|data_out[1] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.062     ; 4.713      ;
; -3.776 ; sensor_controller:sensor_controller_0|counter[9]  ; sensor_controller:sensor_controller_0|data_out[0] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.062     ; 4.713      ;
; -3.767 ; sensor_controller:sensor_controller_0|counter[0]  ; sensor_controller:sensor_controller_0|counter[15] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.701      ;
; -3.767 ; sensor_controller:sensor_controller_0|counter[0]  ; sensor_controller:sensor_controller_0|counter[14] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.701      ;
; -3.767 ; sensor_controller:sensor_controller_0|counter[0]  ; sensor_controller:sensor_controller_0|counter[13] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.701      ;
; -3.767 ; sensor_controller:sensor_controller_0|counter[0]  ; sensor_controller:sensor_controller_0|counter[12] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.701      ;
; -3.767 ; sensor_controller:sensor_controller_0|counter[0]  ; sensor_controller:sensor_controller_0|counter[11] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.701      ;
; -3.767 ; sensor_controller:sensor_controller_0|counter[0]  ; sensor_controller:sensor_controller_0|counter[10] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.701      ;
; -3.767 ; sensor_controller:sensor_controller_0|counter[0]  ; sensor_controller:sensor_controller_0|counter[9]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.701      ;
; -3.767 ; sensor_controller:sensor_controller_0|counter[0]  ; sensor_controller:sensor_controller_0|counter[1]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.701      ;
; -3.767 ; sensor_controller:sensor_controller_0|counter[0]  ; sensor_controller:sensor_controller_0|counter[0]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.701      ;
; -3.767 ; sensor_controller:sensor_controller_0|counter[0]  ; sensor_controller:sensor_controller_0|counter[2]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.701      ;
; -3.767 ; sensor_controller:sensor_controller_0|counter[0]  ; sensor_controller:sensor_controller_0|counter[3]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.701      ;
; -3.767 ; sensor_controller:sensor_controller_0|counter[0]  ; sensor_controller:sensor_controller_0|counter[6]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.701      ;
; -3.744 ; sensor_controller:sensor_controller_0|counter[11] ; sensor_controller:sensor_controller_0|data_out[5] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.062     ; 4.681      ;
; -3.744 ; sensor_controller:sensor_controller_0|counter[11] ; sensor_controller:sensor_controller_0|data_out[4] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.062     ; 4.681      ;
; -3.744 ; sensor_controller:sensor_controller_0|counter[11] ; sensor_controller:sensor_controller_0|data_out[2] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.062     ; 4.681      ;
; -3.744 ; sensor_controller:sensor_controller_0|counter[11] ; sensor_controller:sensor_controller_0|data_out[3] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.062     ; 4.681      ;
; -3.744 ; sensor_controller:sensor_controller_0|counter[11] ; sensor_controller:sensor_controller_0|data_out[1] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.062     ; 4.681      ;
; -3.744 ; sensor_controller:sensor_controller_0|counter[11] ; sensor_controller:sensor_controller_0|data_out[0] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.062     ; 4.681      ;
; -3.733 ; sensor_controller:sensor_controller_0|counter[1]  ; sensor_controller:sensor_controller_0|counter[15] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.667      ;
; -3.733 ; sensor_controller:sensor_controller_0|counter[1]  ; sensor_controller:sensor_controller_0|counter[14] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.667      ;
; -3.733 ; sensor_controller:sensor_controller_0|counter[1]  ; sensor_controller:sensor_controller_0|counter[13] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.667      ;
; -3.733 ; sensor_controller:sensor_controller_0|counter[1]  ; sensor_controller:sensor_controller_0|counter[12] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.065     ; 4.667      ;
+--------+---------------------------------------------------+---------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50mhz'                                                                                                                    ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.888 ; clock_divider1mhz:comb_3|counter[22] ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.456     ; 3.431      ;
; -2.888 ; clock_divider1mhz:comb_3|counter[22] ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.456     ; 3.431      ;
; -2.888 ; clock_divider1mhz:comb_3|counter[22] ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.456     ; 3.431      ;
; -2.888 ; clock_divider1mhz:comb_3|counter[22] ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.456     ; 3.431      ;
; -2.888 ; clock_divider1mhz:comb_3|counter[22] ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.456     ; 3.431      ;
; -2.888 ; clock_divider1mhz:comb_3|counter[22] ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.456     ; 3.431      ;
; -2.888 ; clock_divider1mhz:comb_3|counter[22] ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.456     ; 3.431      ;
; -2.840 ; clock_divider1mhz:comb_3|counter[18] ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.456     ; 3.383      ;
; -2.840 ; clock_divider1mhz:comb_3|counter[18] ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.456     ; 3.383      ;
; -2.840 ; clock_divider1mhz:comb_3|counter[18] ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.456     ; 3.383      ;
; -2.840 ; clock_divider1mhz:comb_3|counter[18] ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.456     ; 3.383      ;
; -2.840 ; clock_divider1mhz:comb_3|counter[18] ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.456     ; 3.383      ;
; -2.840 ; clock_divider1mhz:comb_3|counter[18] ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.456     ; 3.383      ;
; -2.840 ; clock_divider1mhz:comb_3|counter[18] ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.456     ; 3.383      ;
; -2.811 ; clock_divider1mhz:comb_3|counter[24] ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.456     ; 3.354      ;
; -2.811 ; clock_divider1mhz:comb_3|counter[24] ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.456     ; 3.354      ;
; -2.811 ; clock_divider1mhz:comb_3|counter[24] ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.456     ; 3.354      ;
; -2.811 ; clock_divider1mhz:comb_3|counter[24] ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.456     ; 3.354      ;
; -2.811 ; clock_divider1mhz:comb_3|counter[24] ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.456     ; 3.354      ;
; -2.811 ; clock_divider1mhz:comb_3|counter[24] ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.456     ; 3.354      ;
; -2.811 ; clock_divider1mhz:comb_3|counter[24] ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.456     ; 3.354      ;
; -2.794 ; clock_divider1mhz:comb_3|counter[14] ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.066     ; 3.727      ;
; -2.794 ; clock_divider1mhz:comb_3|counter[14] ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.066     ; 3.727      ;
; -2.794 ; clock_divider1mhz:comb_3|counter[14] ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.066     ; 3.727      ;
; -2.794 ; clock_divider1mhz:comb_3|counter[14] ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.066     ; 3.727      ;
; -2.794 ; clock_divider1mhz:comb_3|counter[14] ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.066     ; 3.727      ;
; -2.794 ; clock_divider1mhz:comb_3|counter[14] ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.066     ; 3.727      ;
; -2.794 ; clock_divider1mhz:comb_3|counter[14] ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.066     ; 3.727      ;
; -2.789 ; clock_divider1mhz:comb_3|counter[17] ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.066     ; 3.722      ;
; -2.789 ; clock_divider1mhz:comb_3|counter[17] ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.066     ; 3.722      ;
; -2.789 ; clock_divider1mhz:comb_3|counter[17] ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.066     ; 3.722      ;
; -2.789 ; clock_divider1mhz:comb_3|counter[17] ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.066     ; 3.722      ;
; -2.789 ; clock_divider1mhz:comb_3|counter[17] ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.066     ; 3.722      ;
; -2.789 ; clock_divider1mhz:comb_3|counter[17] ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.066     ; 3.722      ;
; -2.789 ; clock_divider1mhz:comb_3|counter[17] ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.066     ; 3.722      ;
; -2.776 ; clock_divider1mhz:comb_3|counter[9]  ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.068     ; 3.707      ;
; -2.776 ; clock_divider1mhz:comb_3|counter[9]  ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.068     ; 3.707      ;
; -2.776 ; clock_divider1mhz:comb_3|counter[9]  ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.068     ; 3.707      ;
; -2.776 ; clock_divider1mhz:comb_3|counter[9]  ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.068     ; 3.707      ;
; -2.776 ; clock_divider1mhz:comb_3|counter[9]  ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.068     ; 3.707      ;
; -2.776 ; clock_divider1mhz:comb_3|counter[9]  ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.068     ; 3.707      ;
; -2.776 ; clock_divider1mhz:comb_3|counter[9]  ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.068     ; 3.707      ;
; -2.768 ; clock_divider1mhz:comb_3|counter[6]  ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.068     ; 3.699      ;
; -2.768 ; clock_divider1mhz:comb_3|counter[6]  ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.068     ; 3.699      ;
; -2.768 ; clock_divider1mhz:comb_3|counter[6]  ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.068     ; 3.699      ;
; -2.768 ; clock_divider1mhz:comb_3|counter[6]  ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.068     ; 3.699      ;
; -2.768 ; clock_divider1mhz:comb_3|counter[6]  ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.068     ; 3.699      ;
; -2.768 ; clock_divider1mhz:comb_3|counter[6]  ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.068     ; 3.699      ;
; -2.768 ; clock_divider1mhz:comb_3|counter[6]  ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.068     ; 3.699      ;
; -2.746 ; clock_divider1mhz:comb_3|counter[8]  ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.068     ; 3.677      ;
; -2.746 ; clock_divider1mhz:comb_3|counter[8]  ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.068     ; 3.677      ;
; -2.746 ; clock_divider1mhz:comb_3|counter[8]  ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.068     ; 3.677      ;
; -2.746 ; clock_divider1mhz:comb_3|counter[8]  ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.068     ; 3.677      ;
; -2.746 ; clock_divider1mhz:comb_3|counter[8]  ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.068     ; 3.677      ;
; -2.746 ; clock_divider1mhz:comb_3|counter[8]  ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.068     ; 3.677      ;
; -2.746 ; clock_divider1mhz:comb_3|counter[8]  ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.068     ; 3.677      ;
; -2.720 ; clock_divider1mhz:comb_3|counter[19] ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.456     ; 3.263      ;
; -2.720 ; clock_divider1mhz:comb_3|counter[19] ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.456     ; 3.263      ;
; -2.720 ; clock_divider1mhz:comb_3|counter[19] ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.456     ; 3.263      ;
; -2.720 ; clock_divider1mhz:comb_3|counter[19] ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.456     ; 3.263      ;
; -2.720 ; clock_divider1mhz:comb_3|counter[19] ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.456     ; 3.263      ;
; -2.720 ; clock_divider1mhz:comb_3|counter[19] ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.456     ; 3.263      ;
; -2.720 ; clock_divider1mhz:comb_3|counter[19] ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.456     ; 3.263      ;
; -2.703 ; clock_divider1mhz:comb_3|counter[25] ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.456     ; 3.246      ;
; -2.703 ; clock_divider1mhz:comb_3|counter[25] ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.456     ; 3.246      ;
; -2.703 ; clock_divider1mhz:comb_3|counter[25] ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.456     ; 3.246      ;
; -2.703 ; clock_divider1mhz:comb_3|counter[25] ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.456     ; 3.246      ;
; -2.703 ; clock_divider1mhz:comb_3|counter[25] ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.456     ; 3.246      ;
; -2.703 ; clock_divider1mhz:comb_3|counter[25] ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.456     ; 3.246      ;
; -2.703 ; clock_divider1mhz:comb_3|counter[25] ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.456     ; 3.246      ;
; -2.639 ; clock_divider1mhz:comb_3|counter[16] ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.066     ; 3.572      ;
; -2.639 ; clock_divider1mhz:comb_3|counter[16] ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.066     ; 3.572      ;
; -2.639 ; clock_divider1mhz:comb_3|counter[16] ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.066     ; 3.572      ;
; -2.639 ; clock_divider1mhz:comb_3|counter[16] ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.066     ; 3.572      ;
; -2.639 ; clock_divider1mhz:comb_3|counter[16] ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.066     ; 3.572      ;
; -2.639 ; clock_divider1mhz:comb_3|counter[16] ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.066     ; 3.572      ;
; -2.639 ; clock_divider1mhz:comb_3|counter[16] ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.066     ; 3.572      ;
; -2.609 ; clock_divider1mhz:comb_3|counter[20] ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.066     ; 3.542      ;
; -2.609 ; clock_divider1mhz:comb_3|counter[20] ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.066     ; 3.542      ;
; -2.609 ; clock_divider1mhz:comb_3|counter[20] ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.066     ; 3.542      ;
; -2.609 ; clock_divider1mhz:comb_3|counter[20] ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.066     ; 3.542      ;
; -2.609 ; clock_divider1mhz:comb_3|counter[20] ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.066     ; 3.542      ;
; -2.609 ; clock_divider1mhz:comb_3|counter[20] ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.066     ; 3.542      ;
; -2.609 ; clock_divider1mhz:comb_3|counter[20] ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.066     ; 3.542      ;
; -2.603 ; clock_divider1mhz:comb_3|counter[21] ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.066     ; 3.536      ;
; -2.603 ; clock_divider1mhz:comb_3|counter[21] ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.066     ; 3.536      ;
; -2.603 ; clock_divider1mhz:comb_3|counter[21] ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.066     ; 3.536      ;
; -2.603 ; clock_divider1mhz:comb_3|counter[21] ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.066     ; 3.536      ;
; -2.603 ; clock_divider1mhz:comb_3|counter[21] ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.066     ; 3.536      ;
; -2.603 ; clock_divider1mhz:comb_3|counter[21] ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.066     ; 3.536      ;
; -2.603 ; clock_divider1mhz:comb_3|counter[21] ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.066     ; 3.536      ;
; -2.578 ; clock_divider:divider_0|counter[1]   ; clock_divider:divider_0|counter[4]   ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.065     ; 3.512      ;
; -2.578 ; clock_divider:divider_0|counter[1]   ; clock_divider:divider_0|counter[3]   ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.065     ; 3.512      ;
; -2.578 ; clock_divider:divider_0|counter[1]   ; clock_divider:divider_0|counter[0]   ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.065     ; 3.512      ;
; -2.578 ; clock_divider:divider_0|counter[1]   ; clock_divider:divider_0|counter[1]   ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.065     ; 3.512      ;
; -2.578 ; clock_divider:divider_0|counter[1]   ; clock_divider:divider_0|counter[2]   ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.065     ; 3.512      ;
; -2.578 ; clock_divider:divider_0|counter[1]   ; clock_divider:divider_0|counter[6]   ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.065     ; 3.512      ;
; -2.578 ; clock_divider:divider_0|counter[1]   ; clock_divider:divider_0|counter[8]   ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.065     ; 3.512      ;
; -2.578 ; clock_divider:divider_0|counter[1]   ; clock_divider:divider_0|counter[7]   ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.065     ; 3.512      ;
; -2.578 ; clock_divider:divider_0|counter[1]   ; clock_divider:divider_0|counter[10]  ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.065     ; 3.512      ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider1mhz:comb_3|clk_1mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+--------------------------------+------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                        ; Launch Clock                       ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+--------------------------------+------------------------------------+-----------------------------------+--------------+------------+------------+
; 0.344 ; dht11:dht11_0|dir                                  ; dht11:dht11_0|dir              ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; dht11:dht11_0|state.RESPONCE                       ; dht11:dht11_0|state.RESPONCE   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; dht11:dht11_0|state.START_1                        ; dht11:dht11_0|state.START_1    ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; dht11:dht11_0|state.SYNC_0                         ; dht11:dht11_0|state.SYNC_0     ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.082      ; 0.597      ;
; 0.360 ; dht11:dht11_0|dht_out                              ; dht11:dht11_0|dht_out          ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; dht11:dht11_0|error                                ; dht11:dht11_0|error            ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; dht11:dht11_0|state.START_0                        ; dht11:dht11_0|state.START_0    ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; dht11:dht11_0|state.IDLE                           ; dht11:dht11_0|state.IDLE       ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; dht11:dht11_0|state.SYNC_1                         ; dht11:dht11_0|state.SYNC_1     ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.066      ; 0.597      ;
; 0.580 ; dht11:dht11_0|state.IDLE                           ; dht11:dht11_0|error            ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.066      ; 0.817      ;
; 0.603 ; dht11:dht11_0|counter_data[31]                     ; dht11:dht11_0|counter_data[31] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.066      ; 0.840      ;
; 0.651 ; dht11:dht11_0|state.RESPONCE                       ; dht11:dht11_0|state.SYNC_0     ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.082      ; 0.904      ;
; 0.655 ; sensor_controller:sensor_controller_0|start_sensor ; dht11:dht11_0|state.START_0    ; clock_divider:divider_0|clk_9600hz ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.044      ; 0.890      ;
; 0.691 ; sensor_controller:sensor_controller_0|start_sensor ; dht11:dht11_0|error            ; clock_divider:divider_0|clk_9600hz ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.044      ; 0.926      ;
; 0.705 ; sensor_controller:sensor_controller_0|start_sensor ; dht11:dht11_0|state.IDLE       ; clock_divider:divider_0|clk_9600hz ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.044      ; 0.940      ;
; 0.737 ; sensor_controller:sensor_controller_0|start_sensor ; dht11:dht11_0|dht_out          ; clock_divider:divider_0|clk_9600hz ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.044      ; 0.972      ;
; 0.798 ; dht11:dht11_0|state.IDLE                           ; dht11:dht11_0|state.START_0    ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.066      ; 1.035      ;
; 0.837 ; dht11:dht11_0|sensor_data[22]                      ; dht11:dht11_0|sensor_data[22]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.080      ; 1.088      ;
; 0.840 ; dht11:dht11_0|sensor_data[23]                      ; dht11:dht11_0|sensor_data[23]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.079      ; 1.090      ;
; 0.893 ; dht11:dht11_0|dir                                  ; dht11:dht11_0|state.SYNC_0     ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.082      ; 1.146      ;
; 0.914 ; dht11:dht11_0|sensor_data[1]                       ; dht11:dht11_0|sensor_data[1]   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.079      ; 1.164      ;
; 0.918 ; dht11:dht11_0|sensor_data[25]                      ; dht11:dht11_0|sensor_data[25]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.079      ; 1.168      ;
; 0.933 ; dht11:dht11_0|sensor_data[2]                       ; dht11:dht11_0|sensor_data[2]   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.079      ; 1.183      ;
; 0.933 ; dht11:dht11_0|sensor_data[24]                      ; dht11:dht11_0|sensor_data[24]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.079      ; 1.183      ;
; 0.934 ; dht11:dht11_0|sensor_data[14]                      ; dht11:dht11_0|sensor_data[14]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.079      ; 1.184      ;
; 0.934 ; dht11:dht11_0|sensor_data[8]                       ; dht11:dht11_0|sensor_data[8]   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.079      ; 1.184      ;
; 0.935 ; dht11:dht11_0|sensor_data[7]                       ; dht11:dht11_0|sensor_data[7]   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.079      ; 1.185      ;
; 0.935 ; dht11:dht11_0|sensor_data[26]                      ; dht11:dht11_0|sensor_data[26]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.079      ; 1.185      ;
; 0.935 ; dht11:dht11_0|sensor_data[27]                      ; dht11:dht11_0|sensor_data[27]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.079      ; 1.185      ;
; 0.936 ; dht11:dht11_0|sensor_data[13]                      ; dht11:dht11_0|sensor_data[13]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.079      ; 1.186      ;
; 0.938 ; dht11:dht11_0|sensor_data[18]                      ; dht11:dht11_0|sensor_data[18]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.079      ; 1.188      ;
; 0.951 ; dht11:dht11_0|state.DATA                           ; dht11:dht11_0|state.DATA       ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.082      ; 1.204      ;
; 0.953 ; dht11:dht11_0|state.START_1                        ; dht11:dht11_0|state.RESPONCE   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.089      ; 1.213      ;
; 0.975 ; dht11:dht11_0|state.START_1                        ; dht11:dht11_0|dir              ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.089      ; 1.235      ;
; 0.979 ; dht11:dht11_0|state.START_0                        ; dht11:dht11_0|dht_out          ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.066      ; 1.216      ;
; 0.981 ; dht11:dht11_0|sensor_data[11]                      ; dht11:dht11_0|sensor_data[11]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.079      ; 1.231      ;
; 0.989 ; dht11:dht11_0|sensor_data[31]                      ; dht11:dht11_0|sensor_data[31]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.080      ; 1.240      ;
; 1.032 ; dht11:dht11_0|state.DATA                           ; dht11:dht11_0|state.ERROR      ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.082      ; 1.285      ;
; 1.052 ; dht11:dht11_0|sensor_data[17]                      ; dht11:dht11_0|sensor_data[17]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.079      ; 1.302      ;
; 1.054 ; dht11:dht11_0|sensor_data[16]                      ; dht11:dht11_0|sensor_data[16]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.079      ; 1.304      ;
; 1.059 ; dht11:dht11_0|sensor_data[6]                       ; dht11:dht11_0|sensor_data[6]   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.080      ; 1.310      ;
; 1.059 ; dht11:dht11_0|sensor_data[10]                      ; dht11:dht11_0|sensor_data[10]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.079      ; 1.309      ;
; 1.062 ; dht11:dht11_0|sensor_data[12]                      ; dht11:dht11_0|sensor_data[12]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.079      ; 1.312      ;
; 1.064 ; dht11:dht11_0|sensor_data[0]                       ; dht11:dht11_0|sensor_data[0]   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.079      ; 1.314      ;
; 1.066 ; dht11:dht11_0|sensor_data[3]                       ; dht11:dht11_0|sensor_data[3]   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.079      ; 1.316      ;
; 1.067 ; dht11:dht11_0|sensor_data[15]                      ; dht11:dht11_0|sensor_data[15]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.080      ; 1.318      ;
; 1.078 ; dht11:dht11_0|dir                                  ; dht11:dht11_0|state.DATA       ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.080      ; 1.329      ;
; 1.087 ; dht11:dht11_0|sensor_data[28]                      ; dht11:dht11_0|sensor_data[28]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.079      ; 1.337      ;
; 1.090 ; dht11:dht11_0|state.IDLE                           ; dht11:dht11_0|dht_out          ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.066      ; 1.327      ;
; 1.091 ; dht11:dht11_0|sensor_data[9]                       ; dht11:dht11_0|sensor_data[9]   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.079      ; 1.341      ;
; 1.098 ; dht11:dht11_0|sensor_data[5]                       ; dht11:dht11_0|sensor_data[5]   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.080      ; 1.349      ;
; 1.115 ; dht11:dht11_0|sensor_data[4]                       ; dht11:dht11_0|sensor_data[4]   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.079      ; 1.365      ;
; 1.132 ; dht11:dht11_0|sensor_data[21]                      ; dht11:dht11_0|sensor_data[21]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.080      ; 1.383      ;
; 1.132 ; dht11:dht11_0|sensor_data[30]                      ; dht11:dht11_0|sensor_data[30]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.080      ; 1.383      ;
; 1.158 ; dht11:dht11_0|counter_data[28]                     ; dht11:dht11_0|counter_data[31] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.065      ; 1.394      ;
; 1.159 ; dht11:dht11_0|counter_data[29]                     ; dht11:dht11_0|counter_data[31] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.065      ; 1.395      ;
; 1.167 ; dht11:dht11_0|sensor_data[20]                      ; dht11:dht11_0|sensor_data[20]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.079      ; 1.417      ;
; 1.221 ; dht11:dht11_0|state.START_0                        ; dht11:dht11_0|state.START_1    ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.484      ; 1.876      ;
; 1.240 ; dht11:dht11_0|sensor_data[19]                      ; dht11:dht11_0|sensor_data[19]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.079      ; 1.490      ;
; 1.250 ; dht11:dht11_0|state.SYNC_1                         ; dht11:dht11_0|state.DATA       ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.460      ; 1.881      ;
; 1.255 ; dht11:dht11_0|counter_data[21]                     ; dht11:dht11_0|counter_data[21] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.066      ; 1.492      ;
; 1.260 ; dht11:dht11_0|counter_data[27]                     ; dht11:dht11_0|counter_data[31] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.065      ; 1.496      ;
; 1.263 ; dht11:dht11_0|counter_data[26]                     ; dht11:dht11_0|counter_data[31] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.065      ; 1.499      ;
; 1.270 ; dht11:dht11_0|counter_data[31]                     ; dht11:dht11_0|counter_data[30] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.079      ; 1.520      ;
; 1.270 ; dht11:dht11_0|counter_data[31]                     ; dht11:dht11_0|counter_data[23] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.079      ; 1.520      ;
; 1.270 ; dht11:dht11_0|counter[31]                          ; dht11:dht11_0|state.RESPONCE   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.082      ; 1.523      ;
; 1.273 ; dht11:dht11_0|counter_data[22]                     ; dht11:dht11_0|counter_data[22] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.066      ; 1.510      ;
; 1.300 ; dht11:dht11_0|state.STOP                           ; dht11:dht11_0|dir              ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.087      ; 1.558      ;
; 1.305 ; dht11:dht11_0|counter_data[30]                     ; dht11:dht11_0|counter_data[31] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.053      ; 1.529      ;
; 1.340 ; dht11:dht11_0|counter[4]                           ; dht11:dht11_0|state.RESPONCE   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.467      ; 1.978      ;
; 1.360 ; dht11:dht11_0|counter[4]                           ; dht11:dht11_0|dir              ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.467      ; 1.998      ;
; 1.362 ; dht11:dht11_0|state.IDLE                           ; dht11:dht11_0|dir              ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.491      ; 2.024      ;
; 1.373 ; dht11:dht11_0|counter_data[25]                     ; dht11:dht11_0|counter_data[31] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.065      ; 1.609      ;
; 1.374 ; dht11:dht11_0|counter_data[24]                     ; dht11:dht11_0|counter_data[31] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.065      ; 1.610      ;
; 1.377 ; dht11:dht11_0|counter[0]                           ; dht11:dht11_0|counter[0]       ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.066      ; 1.614      ;
; 1.378 ; dht11:dht11_0|counter[2]                           ; dht11:dht11_0|counter[2]       ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.066      ; 1.615      ;
; 1.383 ; dht11:dht11_0|sensor_data[29]                      ; dht11:dht11_0|sensor_data[29]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.079      ; 1.633      ;
; 1.402 ; dht11:dht11_0|counter[8]                           ; dht11:dht11_0|counter[8]       ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.066      ; 1.639      ;
; 1.406 ; dht11:dht11_0|counter[10]                          ; dht11:dht11_0|state.START_1    ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.450      ; 2.027      ;
; 1.413 ; dht11:dht11_0|counter[6]                           ; dht11:dht11_0|state.RESPONCE   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.469      ; 2.053      ;
; 1.416 ; dht11:dht11_0|counter[4]                           ; dht11:dht11_0|counter[4]       ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.066      ; 1.653      ;
; 1.422 ; dht11:dht11_0|state.DATA                           ; dht11:dht11_0|counter[28]      ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.070      ; 1.663      ;
; 1.425 ; dht11:dht11_0|state.DATA                           ; dht11:dht11_0|counter[27]      ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.070      ; 1.666      ;
; 1.428 ; dht11:dht11_0|state.SYNC_0                         ; dht11:dht11_0|state.SYNC_1     ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; -0.314     ; 1.285      ;
; 1.430 ; dht11:dht11_0|state.DATA                           ; dht11:dht11_0|counter[30]      ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.070      ; 1.671      ;
; 1.431 ; dht11:dht11_0|state.DATA                           ; dht11:dht11_0|counter[29]      ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.070      ; 1.672      ;
; 1.433 ; dht11:dht11_0|counter[6]                           ; dht11:dht11_0|dir              ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.469      ; 2.073      ;
; 1.435 ; dht11:dht11_0|counter_data[4]                      ; dht11:dht11_0|sensor_data[12]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.410      ; 2.016      ;
; 1.436 ; dht11:dht11_0|state.DATA                           ; dht11:dht11_0|counter[14]      ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.070      ; 1.677      ;
; 1.436 ; dht11:dht11_0|counter_data[4]                      ; dht11:dht11_0|sensor_data[4]   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.410      ; 2.017      ;
; 1.438 ; dht11:dht11_0|counter_data[24]                     ; dht11:dht11_0|counter_data[24] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.066      ; 1.675      ;
; 1.450 ; dht11:dht11_0|counter_data[26]                     ; dht11:dht11_0|counter_data[26] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.066      ; 1.687      ;
; 1.455 ; dht11:dht11_0|counter_data[25]                     ; dht11:dht11_0|counter_data[25] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.066      ; 1.692      ;
; 1.457 ; dht11:dht11_0|counter_data[28]                     ; dht11:dht11_0|counter_data[28] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.066      ; 1.694      ;
; 1.462 ; dht11:dht11_0|counter[21]                          ; dht11:dht11_0|counter[21]      ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.082      ; 1.715      ;
; 1.462 ; dht11:dht11_0|counter_data[7]                      ; dht11:dht11_0|counter_data[7]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.066      ; 1.699      ;
; 1.463 ; dht11:dht11_0|counter_data[27]                     ; dht11:dht11_0|counter_data[27] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.066      ; 1.700      ;
; 1.470 ; dht11:dht11_0|counter[20]                          ; dht11:dht11_0|counter[20]      ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.082      ; 1.723      ;
; 1.473 ; dht11:dht11_0|counter[7]                           ; dht11:dht11_0|counter[7]       ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.066      ; 1.710      ;
; 1.474 ; dht11:dht11_0|counter_data[31]                     ; dht11:dht11_0|state.STOP       ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.472      ; 2.117      ;
+-------+----------------------------------------------------+--------------------------------+------------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider:divider_0|clk_9600hz'                                                                                                                                                                                ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.344 ; receiver:receiver_0|counter[11]                          ; receiver:receiver_0|counter[11]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; receiver:receiver_0|counter[12]                          ; receiver:receiver_0|counter[12]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; receiver:receiver_0|counter[13]                          ; receiver:receiver_0|counter[13]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; receiver:receiver_0|counter[14]                          ; receiver:receiver_0|counter[14]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.082      ; 0.597      ;
; 0.345 ; receiver:receiver_0|data[0]                              ; receiver:receiver_0|data[0]                              ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; receiver:receiver_0|counter[30]                          ; receiver:receiver_0|counter[30]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; receiver:receiver_0|counter[28]                          ; receiver:receiver_0|counter[28]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; receiver:receiver_0|counter[26]                          ; receiver:receiver_0|counter[26]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; receiver:receiver_0|counter[18]                          ; receiver:receiver_0|counter[18]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.081      ; 0.597      ;
; 0.360 ; sensor_controller:sensor_controller_0|data_out[6]        ; sensor_controller:sensor_controller_0|data_out[6]        ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; transmitter:transmitter_0|counter[9]                     ; transmitter:transmitter_0|counter[9]                     ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; transmitter:transmitter_0|counter[11]                    ; transmitter:transmitter_0|counter[11]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; transmitter:transmitter_0|counter[12]                    ; transmitter:transmitter_0|counter[12]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; transmitter:transmitter_0|counter[13]                    ; transmitter:transmitter_0|counter[13]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; transmitter:transmitter_0|counter[14]                    ; transmitter:transmitter_0|counter[14]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; transmitter:transmitter_0|counter[15]                    ; transmitter:transmitter_0|counter[15]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.066      ; 0.597      ;
; 0.361 ; transmitter:transmitter_0|out                            ; transmitter:transmitter_0|out                            ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; sensor_controller:sensor_controller_0|start_sensor       ; sensor_controller:sensor_controller_0|start_sensor       ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; transmitter:transmitter_0|state.START                    ; transmitter:transmitter_0|state.START                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; transmitter:transmitter_0|counter[16]                    ; transmitter:transmitter_0|counter[16]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; transmitter:transmitter_0|counter[17]                    ; transmitter:transmitter_0|counter[17]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; transmitter:transmitter_0|counter[18]                    ; transmitter:transmitter_0|counter[18]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; transmitter:transmitter_0|counter[19]                    ; transmitter:transmitter_0|counter[19]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; transmitter:transmitter_0|counter[20]                    ; transmitter:transmitter_0|counter[20]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; transmitter:transmitter_0|counter[21]                    ; transmitter:transmitter_0|counter[21]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; transmitter:transmitter_0|counter[22]                    ; transmitter:transmitter_0|counter[22]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; transmitter:transmitter_0|counter[23]                    ; transmitter:transmitter_0|counter[23]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; transmitter:transmitter_0|counter[24]                    ; transmitter:transmitter_0|counter[24]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; transmitter:transmitter_0|counter[25]                    ; transmitter:transmitter_0|counter[25]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; transmitter:transmitter_0|counter[26]                    ; transmitter:transmitter_0|counter[26]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; transmitter:transmitter_0|counter[27]                    ; transmitter:transmitter_0|counter[27]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; transmitter:transmitter_0|counter[28]                    ; transmitter:transmitter_0|counter[28]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; transmitter:transmitter_0|counter[29]                    ; transmitter:transmitter_0|counter[29]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; transmitter:transmitter_0|counter[30]                    ; transmitter:transmitter_0|counter[30]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; transmitter:transmitter_0|state.DATA                     ; transmitter:transmitter_0|state.DATA                     ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; transmitter:transmitter_0|counter[31]                    ; transmitter:transmitter_0|counter[31]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; sensor_controller:sensor_controller_0|start              ; sensor_controller:sensor_controller_0|start              ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; sensor_controller:sensor_controller_0|state.BYTE_1       ; sensor_controller:sensor_controller_0|state.BYTE_1       ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; sensor_controller:sensor_controller_0|state.WAIT_SENSOR  ; sensor_controller:sensor_controller_0|state.WAIT_SENSOR  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; sensor_controller:sensor_controller_0|state.WAIT_COMMAND ; sensor_controller:sensor_controller_0|state.WAIT_COMMAND ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; sensor_controller:sensor_controller_0|state.WAIT_ADDRESS ; sensor_controller:sensor_controller_0|state.WAIT_ADDRESS ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; receiver:receiver_0|data[3]                              ; receiver:receiver_0|data[3]                              ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; receiver:receiver_0|data[1]                              ; receiver:receiver_0|data[1]                              ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; receiver:receiver_0|data[2]                              ; receiver:receiver_0|data[2]                              ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; receiver:receiver_0|data[6]                              ; receiver:receiver_0|data[6]                              ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; receiver:receiver_0|data[5]                              ; receiver:receiver_0|data[5]                              ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; receiver:receiver_0|data[4]                              ; receiver:receiver_0|data[4]                              ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; receiver:receiver_0|data[7]                              ; receiver:receiver_0|data[7]                              ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; receiver:receiver_0|counter[22]                          ; receiver:receiver_0|counter[22]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; receiver:receiver_0|counter[31]                          ; receiver:receiver_0|counter[31]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; receiver:receiver_0|counter[0]                           ; receiver:receiver_0|counter[0]                           ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; receiver:receiver_0|counter[1]                           ; receiver:receiver_0|counter[1]                           ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; receiver:receiver_0|counter[2]                           ; receiver:receiver_0|counter[2]                           ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; receiver:receiver_0|counter[3]                           ; receiver:receiver_0|counter[3]                           ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; receiver:receiver_0|counter[4]                           ; receiver:receiver_0|counter[4]                           ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; receiver:receiver_0|counter[5]                           ; receiver:receiver_0|counter[5]                           ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; receiver:receiver_0|counter[6]                           ; receiver:receiver_0|counter[6]                           ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; receiver:receiver_0|counter[7]                           ; receiver:receiver_0|counter[7]                           ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; receiver:receiver_0|counter[8]                           ; receiver:receiver_0|counter[8]                           ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; receiver:receiver_0|counter[9]                           ; receiver:receiver_0|counter[9]                           ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; receiver:receiver_0|counter[10]                          ; receiver:receiver_0|counter[10]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; receiver:receiver_0|counter[19]                          ; receiver:receiver_0|counter[19]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; receiver:receiver_0|counter[20]                          ; receiver:receiver_0|counter[20]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; receiver:receiver_0|counter[21]                          ; receiver:receiver_0|counter[21]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; receiver:receiver_0|state.START                          ; receiver:receiver_0|state.START                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.597      ;
; 0.362 ; receiver:receiver_0|counter[29]                          ; receiver:receiver_0|counter[29]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; receiver:receiver_0|counter[27]                          ; receiver:receiver_0|counter[27]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; receiver:receiver_0|counter[25]                          ; receiver:receiver_0|counter[25]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; receiver:receiver_0|counter[24]                          ; receiver:receiver_0|counter[24]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; receiver:receiver_0|counter[23]                          ; receiver:receiver_0|counter[23]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; receiver:receiver_0|counter[15]                          ; receiver:receiver_0|counter[15]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; receiver:receiver_0|counter[16]                          ; receiver:receiver_0|counter[16]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; receiver:receiver_0|counter[17]                          ; receiver:receiver_0|counter[17]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.064      ; 0.597      ;
; 0.408 ; transmitter:transmitter_0|state.STOP                     ; transmitter:transmitter_0|state.START                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.644      ;
; 0.409 ; sensor_controller:sensor_controller_0|state.AWAKE        ; sensor_controller:sensor_controller_0|state.WAIT_ADDRESS ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.645      ;
; 0.421 ; transmitter:transmitter_0|state.START                    ; transmitter:transmitter_0|counter[31]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.657      ;
; 0.453 ; transmitter:transmitter_0|counter[31]                    ; transmitter:transmitter_0|state.DATA                     ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.689      ;
; 0.458 ; sensor_controller:sensor_controller_0|state.BYTE_2       ; sensor_controller:sensor_controller_0|data_out[2]        ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.694      ;
; 0.459 ; sensor_controller:sensor_controller_0|state.BYTE_2       ; sensor_controller:sensor_controller_0|data_out[0]        ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.695      ;
; 0.468 ; transmitter:transmitter_0|counter[31]                    ; transmitter:transmitter_0|state.STOP                     ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.704      ;
; 0.500 ; sensor_controller:sensor_controller_0|counter[3]         ; sensor_controller:sensor_controller_0|counter[4]         ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.456      ; 1.127      ;
; 0.504 ; sensor_controller:sensor_controller_0|counter[6]         ; sensor_controller:sensor_controller_0|counter[7]         ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.456      ; 1.131      ;
; 0.510 ; sensor_controller:sensor_controller_0|counter[30]        ; sensor_controller:sensor_controller_0|counter[31]        ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.454      ; 1.135      ;
; 0.510 ; sensor_controller:sensor_controller_0|counter[18]        ; sensor_controller:sensor_controller_0|counter[19]        ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.454      ; 1.135      ;
; 0.515 ; sensor_controller:sensor_controller_0|counter[6]         ; sensor_controller:sensor_controller_0|counter[8]         ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.456      ; 1.142      ;
; 0.518 ; sensor_controller:sensor_controller_0|counter[2]         ; sensor_controller:sensor_controller_0|counter[4]         ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.456      ; 1.145      ;
; 0.536 ; receiver:receiver_0|state.DATA                           ; receiver:receiver_0|state.STOP                           ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.772      ;
; 0.547 ; transmitter:transmitter_0|state.DATA                     ; transmitter:transmitter_0|state.STOP                     ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.783      ;
; 0.548 ; receiver:receiver_0|state.STOP                           ; receiver:receiver_0|state.START                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.784      ;
; 0.570 ; sensor_controller:sensor_controller_0|state.WAIT_ADDRESS ; sensor_controller:sensor_controller_0|state.WAIT_COMMAND ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.806      ;
; 0.591 ; sensor_controller:sensor_controller_0|counter[5]         ; sensor_controller:sensor_controller_0|counter[5]         ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.080      ; 0.842      ;
; 0.591 ; sensor_controller:sensor_controller_0|counter[19]        ; sensor_controller:sensor_controller_0|counter[19]        ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.080      ; 0.842      ;
; 0.592 ; sensor_controller:sensor_controller_0|counter[31]        ; sensor_controller:sensor_controller_0|counter[31]        ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.080      ; 0.843      ;
; 0.596 ; receiver:receiver_0|counter[1]                           ; receiver:receiver_0|data[0]                              ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.484      ; 1.251      ;
; 0.596 ; sensor_controller:sensor_controller_0|counter[4]         ; sensor_controller:sensor_controller_0|counter[4]         ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.080      ; 0.847      ;
; 0.596 ; sensor_controller:sensor_controller_0|counter[8]         ; sensor_controller:sensor_controller_0|counter[8]         ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.080      ; 0.847      ;
; 0.599 ; sensor_controller:sensor_controller_0|counter[3]         ; sensor_controller:sensor_controller_0|counter[5]         ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.456      ; 1.226      ;
; 0.602 ; sensor_controller:sensor_controller_0|counter[29]        ; sensor_controller:sensor_controller_0|counter[31]        ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.454      ; 1.227      ;
; 0.605 ; sensor_controller:sensor_controller_0|counter[15]        ; sensor_controller:sensor_controller_0|counter[15]        ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.841      ;
; 0.605 ; sensor_controller:sensor_controller_0|counter[13]        ; sensor_controller:sensor_controller_0|counter[13]        ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.065      ; 0.841      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50mhz'                                                                                                                    ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.488 ; clock_divider1mhz:comb_3|counter[17] ; clock_divider1mhz:comb_3|counter[18] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.456      ; 1.115      ;
; 0.506 ; clock_divider1mhz:comb_3|counter[23] ; clock_divider1mhz:comb_3|counter[24] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.456      ; 1.133      ;
; 0.506 ; clock_divider:divider_0|counter[23]  ; clock_divider:divider_0|counter[24]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.456      ; 1.133      ;
; 0.507 ; clock_divider:divider_0|counter[22]  ; clock_divider:divider_0|counter[24]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.456      ; 1.134      ;
; 0.509 ; clock_divider:divider_0|counter[8]   ; clock_divider:divider_0|counter[9]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.455      ; 1.135      ;
; 0.509 ; clock_divider:divider_0|counter[10]  ; clock_divider:divider_0|counter[11]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.455      ; 1.135      ;
; 0.513 ; clock_divider:divider_0|counter[4]   ; clock_divider:divider_0|counter[5]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.455      ; 1.139      ;
; 0.520 ; clock_divider:divider_0|counter[10]  ; clock_divider:divider_0|counter[12]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.455      ; 1.146      ;
; 0.577 ; clock_divider1mhz:comb_3|counter[19] ; clock_divider1mhz:comb_3|counter[19] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.081      ; 0.829      ;
; 0.587 ; clock_divider1mhz:comb_3|counter[17] ; clock_divider1mhz:comb_3|counter[19] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.456      ; 1.214      ;
; 0.589 ; clock_divider1mhz:comb_3|counter[1]  ; clock_divider1mhz:comb_3|counter[1]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.081      ; 0.841      ;
; 0.590 ; clock_divider1mhz:comb_3|counter[3]  ; clock_divider1mhz:comb_3|counter[3]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.081      ; 0.842      ;
; 0.590 ; clock_divider1mhz:comb_3|counter[13] ; clock_divider1mhz:comb_3|counter[13] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.066      ; 0.827      ;
; 0.590 ; clock_divider:divider_0|counter[11]  ; clock_divider:divider_0|counter[11]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.080      ; 0.841      ;
; 0.591 ; clock_divider1mhz:comb_3|counter[4]  ; clock_divider1mhz:comb_3|counter[4]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.081      ; 0.843      ;
; 0.591 ; clock_divider1mhz:comb_3|counter[11] ; clock_divider1mhz:comb_3|counter[11] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.066      ; 0.828      ;
; 0.591 ; clock_divider1mhz:comb_3|counter[25] ; clock_divider1mhz:comb_3|counter[25] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.081      ; 0.843      ;
; 0.591 ; clock_divider:divider_0|counter[9]   ; clock_divider:divider_0|counter[9]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.080      ; 0.842      ;
; 0.592 ; clock_divider1mhz:comb_3|counter[27] ; clock_divider1mhz:comb_3|counter[27] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.081      ; 0.844      ;
; 0.592 ; clock_divider1mhz:comb_3|counter[9]  ; clock_divider1mhz:comb_3|counter[9]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.066      ; 0.829      ;
; 0.592 ; clock_divider1mhz:comb_3|counter[17] ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.066      ; 0.829      ;
; 0.592 ; clock_divider:divider_0|counter[17]  ; clock_divider:divider_0|counter[17]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.065      ; 0.828      ;
; 0.593 ; clock_divider1mhz:comb_3|counter[5]  ; clock_divider1mhz:comb_3|counter[5]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.081      ; 0.845      ;
; 0.594 ; clock_divider:divider_0|counter[1]   ; clock_divider:divider_0|counter[1]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.065      ; 0.830      ;
; 0.594 ; clock_divider:divider_0|counter[19]  ; clock_divider:divider_0|counter[19]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.065      ; 0.830      ;
; 0.595 ; clock_divider1mhz:comb_3|counter[2]  ; clock_divider1mhz:comb_3|counter[2]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.081      ; 0.847      ;
; 0.595 ; clock_divider1mhz:comb_3|counter[7]  ; clock_divider1mhz:comb_3|counter[7]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.066      ; 0.832      ;
; 0.595 ; clock_divider1mhz:comb_3|counter[12] ; clock_divider1mhz:comb_3|counter[12] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.066      ; 0.832      ;
; 0.595 ; clock_divider:divider_0|counter[12]  ; clock_divider:divider_0|counter[12]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.080      ; 0.846      ;
; 0.596 ; clock_divider1mhz:comb_3|counter[10] ; clock_divider1mhz:comb_3|counter[10] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.066      ; 0.833      ;
; 0.596 ; clock_divider1mhz:comb_3|counter[26] ; clock_divider1mhz:comb_3|counter[26] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.081      ; 0.848      ;
; 0.596 ; clock_divider1mhz:comb_3|counter[24] ; clock_divider1mhz:comb_3|counter[24] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.081      ; 0.848      ;
; 0.597 ; clock_divider1mhz:comb_3|counter[6]  ; clock_divider1mhz:comb_3|counter[6]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.066      ; 0.834      ;
; 0.597 ; clock_divider1mhz:comb_3|counter[22] ; clock_divider1mhz:comb_3|counter[22] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.081      ; 0.849      ;
; 0.597 ; clock_divider:divider_0|counter[21]  ; clock_divider:divider_0|counter[21]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.065      ; 0.833      ;
; 0.598 ; clock_divider:divider_0|counter[18]  ; clock_divider:divider_0|counter[18]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.065      ; 0.834      ;
; 0.599 ; clock_divider:divider_0|counter[22]  ; clock_divider:divider_0|counter[22]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.065      ; 0.835      ;
; 0.602 ; clock_divider:divider_0|counter[5]   ; clock_divider:divider_0|counter[5]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.080      ; 0.853      ;
; 0.603 ; clock_divider:divider_0|counter[21]  ; clock_divider:divider_0|counter[24]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.456      ; 1.230      ;
; 0.605 ; clock_divider1mhz:comb_3|counter[23] ; clock_divider1mhz:comb_3|counter[25] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.456      ; 1.232      ;
; 0.605 ; clock_divider:divider_0|counter[7]   ; clock_divider:divider_0|counter[9]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.455      ; 1.231      ;
; 0.607 ; clock_divider:divider_0|counter[25]  ; clock_divider:divider_0|counter[25]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.065      ; 0.843      ;
; 0.608 ; clock_divider:divider_0|counter[15]  ; clock_divider:divider_0|counter[15]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.065      ; 0.844      ;
; 0.608 ; clock_divider:divider_0|counter[27]  ; clock_divider:divider_0|counter[27]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.065      ; 0.844      ;
; 0.608 ; clock_divider:divider_0|counter[3]   ; clock_divider:divider_0|counter[5]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.455      ; 1.234      ;
; 0.609 ; clock_divider1mhz:comb_3|counter[23] ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.066      ; 0.846      ;
; 0.609 ; clock_divider:divider_0|counter[7]   ; clock_divider:divider_0|counter[7]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.065      ; 0.845      ;
; 0.610 ; clock_divider1mhz:comb_3|counter[8]  ; clock_divider1mhz:comb_3|counter[8]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.066      ; 0.847      ;
; 0.610 ; clock_divider:divider_0|counter[14]  ; clock_divider:divider_0|counter[14]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.065      ; 0.846      ;
; 0.610 ; clock_divider:divider_0|counter[23]  ; clock_divider:divider_0|counter[23]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.065      ; 0.846      ;
; 0.611 ; clock_divider:divider_0|counter[8]   ; clock_divider:divider_0|counter[8]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.065      ; 0.847      ;
; 0.611 ; clock_divider:divider_0|counter[10]  ; clock_divider:divider_0|counter[10]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.065      ; 0.847      ;
; 0.611 ; clock_divider:divider_0|counter[16]  ; clock_divider:divider_0|counter[16]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.065      ; 0.847      ;
; 0.612 ; clock_divider:divider_0|counter[26]  ; clock_divider:divider_0|counter[26]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.065      ; 0.848      ;
; 0.613 ; clock_divider:divider_0|counter[3]   ; clock_divider:divider_0|counter[3]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.065      ; 0.849      ;
; 0.615 ; clock_divider1mhz:comb_3|counter[0]  ; clock_divider1mhz:comb_3|counter[0]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.081      ; 0.867      ;
; 0.615 ; clock_divider:divider_0|counter[4]   ; clock_divider:divider_0|counter[4]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.065      ; 0.851      ;
; 0.616 ; clock_divider1mhz:comb_3|counter[23] ; clock_divider1mhz:comb_3|counter[26] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.456      ; 1.243      ;
; 0.618 ; clock_divider:divider_0|counter[0]   ; clock_divider:divider_0|counter[0]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.065      ; 0.854      ;
; 0.618 ; clock_divider:divider_0|counter[2]   ; clock_divider:divider_0|counter[2]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.065      ; 0.854      ;
; 0.618 ; clock_divider:divider_0|counter[6]   ; clock_divider:divider_0|counter[6]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.065      ; 0.854      ;
; 0.619 ; clock_divider:divider_0|counter[8]   ; clock_divider:divider_0|counter[11]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.455      ; 1.245      ;
; 0.626 ; clock_divider:divider_0|counter[6]   ; clock_divider:divider_0|counter[9]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.455      ; 1.252      ;
; 0.626 ; clock_divider:divider_0|counter[2]   ; clock_divider:divider_0|counter[5]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.455      ; 1.252      ;
; 0.630 ; clock_divider:divider_0|counter[8]   ; clock_divider:divider_0|counter[12]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.455      ; 1.256      ;
; 0.665 ; clock_divider1mhz:comb_3|counter[21] ; clock_divider1mhz:comb_3|counter[22] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.456      ; 1.292      ;
; 0.673 ; clock_divider1mhz:comb_3|counter[16] ; clock_divider1mhz:comb_3|counter[18] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.456      ; 1.300      ;
; 0.679 ; clock_divider1mhz:comb_3|counter[20] ; clock_divider1mhz:comb_3|counter[22] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.456      ; 1.306      ;
; 0.699 ; clock_divider:divider_0|counter[1]   ; clock_divider:divider_0|counter[5]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.455      ; 1.325      ;
; 0.708 ; clock_divider1mhz:comb_3|counter[13] ; clock_divider1mhz:comb_3|counter[18] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.454      ; 1.333      ;
; 0.708 ; clock_divider1mhz:comb_3|counter[17] ; clock_divider1mhz:comb_3|counter[22] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.456      ; 1.335      ;
; 0.709 ; clock_divider:divider_0|counter[19]  ; clock_divider:divider_0|counter[24]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.456      ; 1.336      ;
; 0.715 ; clock_divider1mhz:comb_3|counter[23] ; clock_divider1mhz:comb_3|counter[27] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.456      ; 1.342      ;
; 0.715 ; clock_divider:divider_0|counter[7]   ; clock_divider:divider_0|counter[11]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.455      ; 1.341      ;
; 0.715 ; clock_divider:divider_0|counter[0]   ; clock_divider:divider_0|counter[5]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.455      ; 1.341      ;
; 0.726 ; clock_divider:divider_0|counter[7]   ; clock_divider:divider_0|counter[12]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.455      ; 1.352      ;
; 0.726 ; clock_divider1mhz:comb_3|counter[12] ; clock_divider1mhz:comb_3|counter[18] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.454      ; 1.351      ;
; 0.726 ; clock_divider:divider_0|counter[18]  ; clock_divider:divider_0|counter[24]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.456      ; 1.353      ;
; 0.733 ; clock_divider:divider_0|counter[4]   ; clock_divider:divider_0|counter[9]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.455      ; 1.359      ;
; 0.736 ; clock_divider:divider_0|counter[6]   ; clock_divider:divider_0|counter[11]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.455      ; 1.362      ;
; 0.747 ; clock_divider:divider_0|counter[6]   ; clock_divider:divider_0|counter[12]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.455      ; 1.373      ;
; 0.750 ; clock_divider1mhz:comb_3|counter[18] ; clock_divider1mhz:comb_3|counter[18] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.081      ; 1.002      ;
; 0.759 ; clock_divider:divider_0|counter[20]  ; clock_divider:divider_0|counter[20]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.065      ; 0.995      ;
; 0.764 ; clock_divider1mhz:comb_3|counter[16] ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.066      ; 1.001      ;
; 0.769 ; clock_divider1mhz:comb_3|counter[21] ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.066      ; 1.006      ;
; 0.770 ; clock_divider1mhz:comb_3|counter[20] ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.066      ; 1.007      ;
; 0.772 ; clock_divider1mhz:comb_3|counter[16] ; clock_divider1mhz:comb_3|counter[19] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.456      ; 1.399      ;
; 0.773 ; clock_divider1mhz:comb_3|counter[15] ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.066      ; 1.010      ;
; 0.775 ; clock_divider1mhz:comb_3|counter[21] ; clock_divider1mhz:comb_3|counter[24] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.456      ; 1.402      ;
; 0.777 ; clock_divider:divider_0|counter[20]  ; clock_divider:divider_0|counter[24]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.456      ; 1.404      ;
; 0.780 ; clock_divider1mhz:comb_3|counter[15] ; clock_divider1mhz:comb_3|counter[18] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.456      ; 1.407      ;
; 0.788 ; clock_divider:divider_0|counter[24]  ; clock_divider:divider_0|counter[24]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.081      ; 1.040      ;
; 0.789 ; clock_divider1mhz:comb_3|counter[20] ; clock_divider1mhz:comb_3|counter[24] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.456      ; 1.416      ;
; 0.804 ; clock_divider1mhz:comb_3|counter[14] ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.066      ; 1.041      ;
; 0.807 ; clock_divider1mhz:comb_3|counter[13] ; clock_divider1mhz:comb_3|counter[19] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.454      ; 1.432      ;
; 0.817 ; clock_divider:divider_0|counter[17]  ; clock_divider:divider_0|counter[24]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.456      ; 1.444      ;
; 0.818 ; clock_divider1mhz:comb_3|counter[17] ; clock_divider1mhz:comb_3|counter[24] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.456      ; 1.445      ;
; 0.819 ; clock_divider1mhz:comb_3|counter[11] ; clock_divider1mhz:comb_3|counter[18] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.454      ; 1.444      ;
; 0.825 ; clock_divider1mhz:comb_3|counter[12] ; clock_divider1mhz:comb_3|counter[19] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.454      ; 1.450      ;
; 0.827 ; clock_divider1mhz:comb_3|counter[14] ; clock_divider1mhz:comb_3|counter[18] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.456      ; 1.454      ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                          ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clock_divider1mhz:comb_3|clk_1mhz  ; -2.602 ; -214.686      ;
; clock_divider:divider_0|clk_9600hz ; -1.618 ; -169.220      ;
; clk_50mhz                          ; -0.993 ; -45.308       ;
+------------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                          ;
+------------------------------------+-------+---------------+
; Clock                              ; Slack ; End Point TNS ;
+------------------------------------+-------+---------------+
; clock_divider1mhz:comb_3|clk_1mhz  ; 0.177 ; 0.000         ;
; clock_divider:divider_0|clk_9600hz ; 0.177 ; 0.000         ;
; clk_50mhz                          ; 0.246 ; 0.000         ;
+------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary            ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clk_50mhz                          ; -3.000 ; -64.604       ;
; clock_divider:divider_0|clk_9600hz ; -1.000 ; -171.000      ;
; clock_divider1mhz:comb_3|clk_1mhz  ; -1.000 ; -108.000      ;
+------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider1mhz:comb_3|clk_1mhz'                                                                                                                         ;
+--------+-------------------------------+-------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -2.602 ; dht11:dht11_0|counter[1]      ; dht11:dht11_0|counter[11]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.033     ; 3.556      ;
; -2.588 ; dht11:dht11_0|counter[1]      ; dht11:dht11_0|counter[10]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.033     ; 3.542      ;
; -2.557 ; dht11:dht11_0|counter[0]      ; dht11:dht11_0|counter[11]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.031     ; 3.513      ;
; -2.543 ; dht11:dht11_0|counter[0]      ; dht11:dht11_0|counter[10]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.031     ; 3.499      ;
; -2.531 ; dht11:dht11_0|counter[3]      ; dht11:dht11_0|counter[11]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.033     ; 3.485      ;
; -2.517 ; dht11:dht11_0|counter[3]      ; dht11:dht11_0|counter[10]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.033     ; 3.471      ;
; -2.509 ; dht11:dht11_0|counter[1]      ; dht11:dht11_0|counter[1]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.038     ; 3.458      ;
; -2.506 ; dht11:dht11_0|counter[1]      ; dht11:dht11_0|counter[3]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.038     ; 3.455      ;
; -2.503 ; dht11:dht11_0|counter[1]      ; dht11:dht11_0|counter[4]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.038     ; 3.452      ;
; -2.503 ; dht11:dht11_0|counter[2]      ; dht11:dht11_0|counter[11]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.031     ; 3.459      ;
; -2.489 ; dht11:dht11_0|counter[2]      ; dht11:dht11_0|counter[10]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.031     ; 3.445      ;
; -2.481 ; dht11:dht11_0|counter_data[2] ; dht11:dht11_0|counter_data[0] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.044     ; 3.424      ;
; -2.480 ; dht11:dht11_0|counter_data[2] ; dht11:dht11_0|counter_data[1] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.044     ; 3.423      ;
; -2.472 ; dht11:dht11_0|counter[5]      ; dht11:dht11_0|counter[11]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.031     ; 3.428      ;
; -2.464 ; dht11:dht11_0|counter[0]      ; dht11:dht11_0|counter[1]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.036     ; 3.415      ;
; -2.461 ; dht11:dht11_0|counter[0]      ; dht11:dht11_0|counter[3]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.036     ; 3.412      ;
; -2.459 ; dht11:dht11_0|counter[12]     ; dht11:dht11_0|counter[11]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.238     ; 3.208      ;
; -2.458 ; dht11:dht11_0|counter[5]      ; dht11:dht11_0|counter[10]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.031     ; 3.414      ;
; -2.458 ; dht11:dht11_0|counter[0]      ; dht11:dht11_0|counter[4]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.036     ; 3.409      ;
; -2.455 ; dht11:dht11_0|counter_data[5] ; dht11:dht11_0|counter_data[0] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.044     ; 3.398      ;
; -2.454 ; dht11:dht11_0|counter_data[5] ; dht11:dht11_0|counter_data[1] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.044     ; 3.397      ;
; -2.447 ; dht11:dht11_0|counter[1]      ; dht11:dht11_0|counter[0]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.040     ; 3.394      ;
; -2.445 ; dht11:dht11_0|counter[1]      ; dht11:dht11_0|counter[2]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.040     ; 3.392      ;
; -2.445 ; dht11:dht11_0|counter[12]     ; dht11:dht11_0|counter[10]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.238     ; 3.194      ;
; -2.444 ; dht11:dht11_0|counter[1]      ; dht11:dht11_0|counter[7]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.040     ; 3.391      ;
; -2.442 ; dht11:dht11_0|counter[4]      ; dht11:dht11_0|counter[11]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.033     ; 3.396      ;
; -2.441 ; dht11:dht11_0|counter[1]      ; dht11:dht11_0|counter[8]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.040     ; 3.388      ;
; -2.438 ; dht11:dht11_0|counter[3]      ; dht11:dht11_0|counter[1]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.038     ; 3.387      ;
; -2.436 ; dht11:dht11_0|counter[1]      ; dht11:dht11_0|counter[9]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.040     ; 3.383      ;
; -2.435 ; dht11:dht11_0|counter[1]      ; dht11:dht11_0|counter[5]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.040     ; 3.382      ;
; -2.435 ; dht11:dht11_0|counter[3]      ; dht11:dht11_0|counter[3]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.038     ; 3.384      ;
; -2.432 ; dht11:dht11_0|counter[3]      ; dht11:dht11_0|counter[4]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.038     ; 3.381      ;
; -2.431 ; dht11:dht11_0|counter[11]     ; dht11:dht11_0|counter[11]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.038     ; 3.380      ;
; -2.429 ; dht11:dht11_0|counter[1]      ; dht11:dht11_0|counter[6]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.040     ; 3.376      ;
; -2.428 ; dht11:dht11_0|counter[4]      ; dht11:dht11_0|counter[10]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.033     ; 3.382      ;
; -2.417 ; dht11:dht11_0|counter[11]     ; dht11:dht11_0|counter[10]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.038     ; 3.366      ;
; -2.410 ; dht11:dht11_0|counter[2]      ; dht11:dht11_0|counter[1]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.036     ; 3.361      ;
; -2.409 ; dht11:dht11_0|counter[1]      ; dht11:dht11_0|counter[18]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.159      ; 3.555      ;
; -2.408 ; dht11:dht11_0|counter[1]      ; dht11:dht11_0|counter[22]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.159      ; 3.554      ;
; -2.407 ; dht11:dht11_0|counter[2]      ; dht11:dht11_0|counter[3]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.036     ; 3.358      ;
; -2.406 ; dht11:dht11_0|counter[1]      ; dht11:dht11_0|counter[17]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.159      ; 3.552      ;
; -2.405 ; dht11:dht11_0|counter[1]      ; dht11:dht11_0|counter[16]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.159      ; 3.551      ;
; -2.404 ; dht11:dht11_0|counter[7]      ; dht11:dht11_0|counter[11]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.031     ; 3.360      ;
; -2.404 ; dht11:dht11_0|counter[2]      ; dht11:dht11_0|counter[4]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.036     ; 3.355      ;
; -2.403 ; dht11:dht11_0|counter[1]      ; dht11:dht11_0|counter[21]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.159      ; 3.549      ;
; -2.402 ; dht11:dht11_0|counter[0]      ; dht11:dht11_0|counter[0]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.038     ; 3.351      ;
; -2.400 ; dht11:dht11_0|counter[0]      ; dht11:dht11_0|counter[2]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.038     ; 3.349      ;
; -2.399 ; dht11:dht11_0|counter[0]      ; dht11:dht11_0|counter[7]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.038     ; 3.348      ;
; -2.398 ; dht11:dht11_0|counter[1]      ; dht11:dht11_0|counter[19]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.159      ; 3.544      ;
; -2.398 ; dht11:dht11_0|counter[1]      ; dht11:dht11_0|counter[20]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.159      ; 3.544      ;
; -2.397 ; dht11:dht11_0|counter[1]      ; dht11:dht11_0|counter[31]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.159      ; 3.543      ;
; -2.396 ; dht11:dht11_0|counter[0]      ; dht11:dht11_0|counter[8]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.038     ; 3.345      ;
; -2.394 ; dht11:dht11_0|counter[1]      ; dht11:dht11_0|counter[12]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.159      ; 3.540      ;
; -2.392 ; dht11:dht11_0|counter[10]     ; dht11:dht11_0|counter[11]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.038     ; 3.341      ;
; -2.391 ; dht11:dht11_0|counter[0]      ; dht11:dht11_0|counter[9]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.038     ; 3.340      ;
; -2.390 ; dht11:dht11_0|counter[7]      ; dht11:dht11_0|counter[10]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.031     ; 3.346      ;
; -2.390 ; dht11:dht11_0|counter[0]      ; dht11:dht11_0|counter[5]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.038     ; 3.339      ;
; -2.384 ; dht11:dht11_0|counter[0]      ; dht11:dht11_0|counter[6]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.038     ; 3.333      ;
; -2.383 ; dht11:dht11_0|counter[13]     ; dht11:dht11_0|counter[11]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.037     ; 3.333      ;
; -2.381 ; dht11:dht11_0|counter_data[4] ; dht11:dht11_0|counter_data[0] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.044     ; 3.324      ;
; -2.380 ; dht11:dht11_0|counter_data[4] ; dht11:dht11_0|counter_data[1] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.044     ; 3.323      ;
; -2.379 ; dht11:dht11_0|counter[5]      ; dht11:dht11_0|counter[1]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.036     ; 3.330      ;
; -2.378 ; dht11:dht11_0|counter[10]     ; dht11:dht11_0|counter[10]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.038     ; 3.327      ;
; -2.376 ; dht11:dht11_0|counter[5]      ; dht11:dht11_0|counter[3]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.036     ; 3.327      ;
; -2.376 ; dht11:dht11_0|counter[3]      ; dht11:dht11_0|counter[0]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.040     ; 3.323      ;
; -2.374 ; dht11:dht11_0|counter[3]      ; dht11:dht11_0|counter[2]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.040     ; 3.321      ;
; -2.373 ; dht11:dht11_0|counter[5]      ; dht11:dht11_0|counter[4]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.036     ; 3.324      ;
; -2.373 ; dht11:dht11_0|counter[3]      ; dht11:dht11_0|counter[7]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.040     ; 3.320      ;
; -2.372 ; dht11:dht11_0|counter[6]      ; dht11:dht11_0|counter[11]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.031     ; 3.328      ;
; -2.370 ; dht11:dht11_0|counter[3]      ; dht11:dht11_0|counter[8]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.040     ; 3.317      ;
; -2.369 ; dht11:dht11_0|counter[13]     ; dht11:dht11_0|counter[10]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.037     ; 3.319      ;
; -2.366 ; dht11:dht11_0|counter[12]     ; dht11:dht11_0|counter[1]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.243     ; 3.110      ;
; -2.365 ; dht11:dht11_0|counter[3]      ; dht11:dht11_0|counter[9]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.040     ; 3.312      ;
; -2.364 ; dht11:dht11_0|counter[3]      ; dht11:dht11_0|counter[5]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.040     ; 3.311      ;
; -2.364 ; dht11:dht11_0|counter[0]      ; dht11:dht11_0|counter[18]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.161      ; 3.512      ;
; -2.363 ; dht11:dht11_0|counter[12]     ; dht11:dht11_0|counter[3]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.243     ; 3.107      ;
; -2.363 ; dht11:dht11_0|counter[0]      ; dht11:dht11_0|counter[22]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.161      ; 3.511      ;
; -2.361 ; dht11:dht11_0|counter[0]      ; dht11:dht11_0|counter[17]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.161      ; 3.509      ;
; -2.360 ; dht11:dht11_0|counter[12]     ; dht11:dht11_0|counter[4]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.243     ; 3.104      ;
; -2.360 ; dht11:dht11_0|counter[0]      ; dht11:dht11_0|counter[16]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.161      ; 3.508      ;
; -2.358 ; dht11:dht11_0|counter[6]      ; dht11:dht11_0|counter[10]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.031     ; 3.314      ;
; -2.358 ; dht11:dht11_0|counter[3]      ; dht11:dht11_0|counter[6]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.040     ; 3.305      ;
; -2.358 ; dht11:dht11_0|counter[0]      ; dht11:dht11_0|counter[21]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.161      ; 3.506      ;
; -2.353 ; dht11:dht11_0|counter[1]      ; dht11:dht11_0|counter[24]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.144      ; 3.484      ;
; -2.353 ; dht11:dht11_0|counter[0]      ; dht11:dht11_0|counter[19]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.161      ; 3.501      ;
; -2.353 ; dht11:dht11_0|counter[0]      ; dht11:dht11_0|counter[20]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.161      ; 3.501      ;
; -2.352 ; dht11:dht11_0|counter[0]      ; dht11:dht11_0|counter[31]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.161      ; 3.500      ;
; -2.351 ; dht11:dht11_0|counter[1]      ; dht11:dht11_0|counter[25]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.144      ; 3.482      ;
; -2.350 ; dht11:dht11_0|counter[1]      ; dht11:dht11_0|counter[23]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.144      ; 3.481      ;
; -2.350 ; dht11:dht11_0|counter[1]      ; dht11:dht11_0|counter[26]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.144      ; 3.481      ;
; -2.349 ; dht11:dht11_0|counter[9]      ; dht11:dht11_0|counter[11]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.031     ; 3.305      ;
; -2.349 ; dht11:dht11_0|counter[4]      ; dht11:dht11_0|counter[1]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.038     ; 3.298      ;
; -2.349 ; dht11:dht11_0|counter[0]      ; dht11:dht11_0|counter[12]     ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; 0.161      ; 3.497      ;
; -2.348 ; dht11:dht11_0|counter[2]      ; dht11:dht11_0|counter[0]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.038     ; 3.297      ;
; -2.346 ; dht11:dht11_0|counter[4]      ; dht11:dht11_0|counter[3]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.038     ; 3.295      ;
; -2.346 ; dht11:dht11_0|counter[2]      ; dht11:dht11_0|counter[2]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.038     ; 3.295      ;
; -2.345 ; dht11:dht11_0|counter[2]      ; dht11:dht11_0|counter[7]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.038     ; 3.294      ;
; -2.343 ; dht11:dht11_0|counter[4]      ; dht11:dht11_0|counter[4]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.038     ; 3.292      ;
; -2.342 ; dht11:dht11_0|counter[2]      ; dht11:dht11_0|counter[8]      ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.038     ; 3.291      ;
; -2.340 ; dht11:dht11_0|counter_data[3] ; dht11:dht11_0|counter_data[0] ; clock_divider1mhz:comb_3|clk_1mhz ; clock_divider1mhz:comb_3|clk_1mhz ; 1.000        ; -0.044     ; 3.283      ;
+--------+-------------------------------+-------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider:divider_0|clk_9600hz'                                                                                                                                                                  ;
+--------+---------------------------------------------------+---------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -1.618 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|data_out[5] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.034     ; 2.571      ;
; -1.618 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|data_out[4] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.034     ; 2.571      ;
; -1.618 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|data_out[2] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.034     ; 2.571      ;
; -1.618 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|data_out[3] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.034     ; 2.571      ;
; -1.618 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|data_out[1] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.034     ; 2.571      ;
; -1.618 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|data_out[0] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.034     ; 2.571      ;
; -1.617 ; sensor_controller:sensor_controller_0|counter[4]  ; sensor_controller:sensor_controller_0|data_out[5] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.233     ; 2.371      ;
; -1.617 ; sensor_controller:sensor_controller_0|counter[4]  ; sensor_controller:sensor_controller_0|data_out[4] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.233     ; 2.371      ;
; -1.617 ; sensor_controller:sensor_controller_0|counter[4]  ; sensor_controller:sensor_controller_0|data_out[2] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.233     ; 2.371      ;
; -1.617 ; sensor_controller:sensor_controller_0|counter[4]  ; sensor_controller:sensor_controller_0|data_out[3] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.233     ; 2.371      ;
; -1.617 ; sensor_controller:sensor_controller_0|counter[4]  ; sensor_controller:sensor_controller_0|data_out[1] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.233     ; 2.371      ;
; -1.617 ; sensor_controller:sensor_controller_0|counter[4]  ; sensor_controller:sensor_controller_0|data_out[0] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.233     ; 2.371      ;
; -1.613 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|data_out[5] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.034     ; 2.566      ;
; -1.613 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|data_out[4] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.034     ; 2.566      ;
; -1.613 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|data_out[2] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.034     ; 2.566      ;
; -1.613 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|data_out[3] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.034     ; 2.566      ;
; -1.613 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|data_out[1] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.034     ; 2.566      ;
; -1.613 ; sensor_controller:sensor_controller_0|counter[13] ; sensor_controller:sensor_controller_0|data_out[0] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.034     ; 2.566      ;
; -1.597 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[15] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.037     ; 2.547      ;
; -1.597 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[14] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.037     ; 2.547      ;
; -1.597 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[13] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.037     ; 2.547      ;
; -1.597 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[12] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.037     ; 2.547      ;
; -1.597 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[11] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.037     ; 2.547      ;
; -1.597 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[10] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.037     ; 2.547      ;
; -1.597 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[9]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.037     ; 2.547      ;
; -1.597 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[1]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.037     ; 2.547      ;
; -1.597 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[0]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.037     ; 2.547      ;
; -1.597 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[2]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.037     ; 2.547      ;
; -1.597 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[3]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.037     ; 2.547      ;
; -1.597 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[6]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.037     ; 2.547      ;
; -1.562 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|data_out[5] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.233     ; 2.316      ;
; -1.562 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|data_out[4] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.233     ; 2.316      ;
; -1.562 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|data_out[2] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.233     ; 2.316      ;
; -1.562 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|data_out[3] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.233     ; 2.316      ;
; -1.562 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|data_out[1] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.233     ; 2.316      ;
; -1.562 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|data_out[0] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.233     ; 2.316      ;
; -1.562 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|counter[15] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.236     ; 2.313      ;
; -1.562 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|counter[14] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.236     ; 2.313      ;
; -1.562 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|counter[13] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.236     ; 2.313      ;
; -1.562 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|counter[12] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.236     ; 2.313      ;
; -1.562 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|counter[11] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.236     ; 2.313      ;
; -1.562 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|counter[10] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.236     ; 2.313      ;
; -1.562 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|counter[9]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.236     ; 2.313      ;
; -1.562 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|counter[1]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.236     ; 2.313      ;
; -1.562 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|counter[0]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.236     ; 2.313      ;
; -1.562 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|counter[2]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.236     ; 2.313      ;
; -1.562 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|counter[3]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.236     ; 2.313      ;
; -1.562 ; sensor_controller:sensor_controller_0|counter[7]  ; sensor_controller:sensor_controller_0|counter[6]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.236     ; 2.313      ;
; -1.555 ; sensor_controller:sensor_controller_0|counter[0]  ; sensor_controller:sensor_controller_0|counter[15] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.037     ; 2.505      ;
; -1.555 ; sensor_controller:sensor_controller_0|counter[0]  ; sensor_controller:sensor_controller_0|counter[14] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.037     ; 2.505      ;
; -1.555 ; sensor_controller:sensor_controller_0|counter[0]  ; sensor_controller:sensor_controller_0|counter[13] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.037     ; 2.505      ;
; -1.555 ; sensor_controller:sensor_controller_0|counter[0]  ; sensor_controller:sensor_controller_0|counter[12] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.037     ; 2.505      ;
; -1.555 ; sensor_controller:sensor_controller_0|counter[0]  ; sensor_controller:sensor_controller_0|counter[11] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.037     ; 2.505      ;
; -1.555 ; sensor_controller:sensor_controller_0|counter[0]  ; sensor_controller:sensor_controller_0|counter[10] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.037     ; 2.505      ;
; -1.555 ; sensor_controller:sensor_controller_0|counter[0]  ; sensor_controller:sensor_controller_0|counter[9]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.037     ; 2.505      ;
; -1.555 ; sensor_controller:sensor_controller_0|counter[0]  ; sensor_controller:sensor_controller_0|counter[1]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.037     ; 2.505      ;
; -1.555 ; sensor_controller:sensor_controller_0|counter[0]  ; sensor_controller:sensor_controller_0|counter[0]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.037     ; 2.505      ;
; -1.555 ; sensor_controller:sensor_controller_0|counter[0]  ; sensor_controller:sensor_controller_0|counter[2]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.037     ; 2.505      ;
; -1.555 ; sensor_controller:sensor_controller_0|counter[0]  ; sensor_controller:sensor_controller_0|counter[3]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.037     ; 2.505      ;
; -1.555 ; sensor_controller:sensor_controller_0|counter[0]  ; sensor_controller:sensor_controller_0|counter[6]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.037     ; 2.505      ;
; -1.553 ; sensor_controller:sensor_controller_0|counter[1]  ; sensor_controller:sensor_controller_0|counter[15] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.037     ; 2.503      ;
; -1.553 ; sensor_controller:sensor_controller_0|counter[1]  ; sensor_controller:sensor_controller_0|counter[14] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.037     ; 2.503      ;
; -1.553 ; sensor_controller:sensor_controller_0|counter[1]  ; sensor_controller:sensor_controller_0|counter[13] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.037     ; 2.503      ;
; -1.553 ; sensor_controller:sensor_controller_0|counter[1]  ; sensor_controller:sensor_controller_0|counter[12] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.037     ; 2.503      ;
; -1.553 ; sensor_controller:sensor_controller_0|counter[1]  ; sensor_controller:sensor_controller_0|counter[11] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.037     ; 2.503      ;
; -1.553 ; sensor_controller:sensor_controller_0|counter[1]  ; sensor_controller:sensor_controller_0|counter[10] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.037     ; 2.503      ;
; -1.553 ; sensor_controller:sensor_controller_0|counter[1]  ; sensor_controller:sensor_controller_0|counter[9]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.037     ; 2.503      ;
; -1.553 ; sensor_controller:sensor_controller_0|counter[1]  ; sensor_controller:sensor_controller_0|counter[1]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.037     ; 2.503      ;
; -1.553 ; sensor_controller:sensor_controller_0|counter[1]  ; sensor_controller:sensor_controller_0|counter[0]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.037     ; 2.503      ;
; -1.553 ; sensor_controller:sensor_controller_0|counter[1]  ; sensor_controller:sensor_controller_0|counter[2]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.037     ; 2.503      ;
; -1.553 ; sensor_controller:sensor_controller_0|counter[1]  ; sensor_controller:sensor_controller_0|counter[3]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.037     ; 2.503      ;
; -1.553 ; sensor_controller:sensor_controller_0|counter[1]  ; sensor_controller:sensor_controller_0|counter[6]  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.037     ; 2.503      ;
; -1.519 ; sensor_controller:sensor_controller_0|counter[9]  ; sensor_controller:sensor_controller_0|data_out[5] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.034     ; 2.472      ;
; -1.519 ; sensor_controller:sensor_controller_0|counter[9]  ; sensor_controller:sensor_controller_0|data_out[4] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.034     ; 2.472      ;
; -1.519 ; sensor_controller:sensor_controller_0|counter[9]  ; sensor_controller:sensor_controller_0|data_out[2] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.034     ; 2.472      ;
; -1.519 ; sensor_controller:sensor_controller_0|counter[9]  ; sensor_controller:sensor_controller_0|data_out[3] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.034     ; 2.472      ;
; -1.519 ; sensor_controller:sensor_controller_0|counter[9]  ; sensor_controller:sensor_controller_0|data_out[1] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.034     ; 2.472      ;
; -1.519 ; sensor_controller:sensor_controller_0|counter[9]  ; sensor_controller:sensor_controller_0|data_out[0] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.034     ; 2.472      ;
; -1.501 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[30] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.039     ; 2.449      ;
; -1.501 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[29] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.039     ; 2.449      ;
; -1.501 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[28] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.039     ; 2.449      ;
; -1.501 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[27] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.039     ; 2.449      ;
; -1.501 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[26] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.039     ; 2.449      ;
; -1.501 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[25] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.039     ; 2.449      ;
; -1.501 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[24] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.039     ; 2.449      ;
; -1.501 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[23] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.039     ; 2.449      ;
; -1.501 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[22] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.039     ; 2.449      ;
; -1.501 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[21] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.039     ; 2.449      ;
; -1.501 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[20] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.039     ; 2.449      ;
; -1.501 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[18] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.039     ; 2.449      ;
; -1.501 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[17] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.039     ; 2.449      ;
; -1.501 ; sensor_controller:sensor_controller_0|counter[2]  ; sensor_controller:sensor_controller_0|counter[16] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.039     ; 2.449      ;
; -1.501 ; sensor_controller:sensor_controller_0|counter[11] ; sensor_controller:sensor_controller_0|data_out[5] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.034     ; 2.454      ;
; -1.501 ; sensor_controller:sensor_controller_0|counter[11] ; sensor_controller:sensor_controller_0|data_out[4] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.034     ; 2.454      ;
; -1.501 ; sensor_controller:sensor_controller_0|counter[11] ; sensor_controller:sensor_controller_0|data_out[2] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.034     ; 2.454      ;
; -1.501 ; sensor_controller:sensor_controller_0|counter[11] ; sensor_controller:sensor_controller_0|data_out[3] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.034     ; 2.454      ;
; -1.501 ; sensor_controller:sensor_controller_0|counter[11] ; sensor_controller:sensor_controller_0|data_out[1] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.034     ; 2.454      ;
; -1.501 ; sensor_controller:sensor_controller_0|counter[11] ; sensor_controller:sensor_controller_0|data_out[0] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.034     ; 2.454      ;
; -1.491 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|counter[15] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.037     ; 2.441      ;
; -1.491 ; sensor_controller:sensor_controller_0|counter[15] ; sensor_controller:sensor_controller_0|counter[14] ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 1.000        ; -0.037     ; 2.441      ;
+--------+---------------------------------------------------+---------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50mhz'                                                                                                                    ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.993 ; clock_divider1mhz:comb_3|counter[22] ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.743      ;
; -0.993 ; clock_divider1mhz:comb_3|counter[22] ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.743      ;
; -0.993 ; clock_divider1mhz:comb_3|counter[22] ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.743      ;
; -0.993 ; clock_divider1mhz:comb_3|counter[22] ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.743      ;
; -0.993 ; clock_divider1mhz:comb_3|counter[22] ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.743      ;
; -0.993 ; clock_divider1mhz:comb_3|counter[22] ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.743      ;
; -0.993 ; clock_divider1mhz:comb_3|counter[22] ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.743      ;
; -0.976 ; clock_divider1mhz:comb_3|counter[14] ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.038     ; 1.925      ;
; -0.976 ; clock_divider1mhz:comb_3|counter[14] ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.038     ; 1.925      ;
; -0.976 ; clock_divider1mhz:comb_3|counter[14] ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.038     ; 1.925      ;
; -0.976 ; clock_divider1mhz:comb_3|counter[14] ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.038     ; 1.925      ;
; -0.976 ; clock_divider1mhz:comb_3|counter[14] ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.038     ; 1.925      ;
; -0.976 ; clock_divider1mhz:comb_3|counter[14] ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.038     ; 1.925      ;
; -0.976 ; clock_divider1mhz:comb_3|counter[14] ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.038     ; 1.925      ;
; -0.975 ; clock_divider1mhz:comb_3|counter[18] ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.725      ;
; -0.975 ; clock_divider1mhz:comb_3|counter[18] ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.725      ;
; -0.975 ; clock_divider1mhz:comb_3|counter[18] ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.725      ;
; -0.975 ; clock_divider1mhz:comb_3|counter[18] ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.725      ;
; -0.975 ; clock_divider1mhz:comb_3|counter[18] ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.725      ;
; -0.975 ; clock_divider1mhz:comb_3|counter[18] ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.725      ;
; -0.975 ; clock_divider1mhz:comb_3|counter[18] ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.725      ;
; -0.970 ; clock_divider1mhz:comb_3|counter[24] ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.720      ;
; -0.970 ; clock_divider1mhz:comb_3|counter[24] ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.720      ;
; -0.970 ; clock_divider1mhz:comb_3|counter[24] ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.720      ;
; -0.970 ; clock_divider1mhz:comb_3|counter[24] ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.720      ;
; -0.970 ; clock_divider1mhz:comb_3|counter[24] ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.720      ;
; -0.970 ; clock_divider1mhz:comb_3|counter[24] ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.720      ;
; -0.970 ; clock_divider1mhz:comb_3|counter[24] ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.720      ;
; -0.968 ; clock_divider1mhz:comb_3|counter[17] ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.038     ; 1.917      ;
; -0.968 ; clock_divider1mhz:comb_3|counter[17] ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.038     ; 1.917      ;
; -0.968 ; clock_divider1mhz:comb_3|counter[17] ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.038     ; 1.917      ;
; -0.968 ; clock_divider1mhz:comb_3|counter[17] ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.038     ; 1.917      ;
; -0.968 ; clock_divider1mhz:comb_3|counter[17] ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.038     ; 1.917      ;
; -0.968 ; clock_divider1mhz:comb_3|counter[17] ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.038     ; 1.917      ;
; -0.968 ; clock_divider1mhz:comb_3|counter[17] ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.038     ; 1.917      ;
; -0.952 ; clock_divider1mhz:comb_3|counter[9]  ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.040     ; 1.899      ;
; -0.952 ; clock_divider1mhz:comb_3|counter[9]  ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.040     ; 1.899      ;
; -0.952 ; clock_divider1mhz:comb_3|counter[9]  ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.040     ; 1.899      ;
; -0.952 ; clock_divider1mhz:comb_3|counter[9]  ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.040     ; 1.899      ;
; -0.952 ; clock_divider1mhz:comb_3|counter[9]  ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.040     ; 1.899      ;
; -0.952 ; clock_divider1mhz:comb_3|counter[9]  ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.040     ; 1.899      ;
; -0.952 ; clock_divider1mhz:comb_3|counter[9]  ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.040     ; 1.899      ;
; -0.950 ; clock_divider1mhz:comb_3|counter[6]  ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.040     ; 1.897      ;
; -0.950 ; clock_divider1mhz:comb_3|counter[6]  ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.040     ; 1.897      ;
; -0.950 ; clock_divider1mhz:comb_3|counter[6]  ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.040     ; 1.897      ;
; -0.950 ; clock_divider1mhz:comb_3|counter[6]  ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.040     ; 1.897      ;
; -0.950 ; clock_divider1mhz:comb_3|counter[6]  ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.040     ; 1.897      ;
; -0.950 ; clock_divider1mhz:comb_3|counter[6]  ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.040     ; 1.897      ;
; -0.950 ; clock_divider1mhz:comb_3|counter[6]  ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.040     ; 1.897      ;
; -0.941 ; clock_divider1mhz:comb_3|counter[8]  ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.040     ; 1.888      ;
; -0.941 ; clock_divider1mhz:comb_3|counter[8]  ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.040     ; 1.888      ;
; -0.941 ; clock_divider1mhz:comb_3|counter[8]  ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.040     ; 1.888      ;
; -0.941 ; clock_divider1mhz:comb_3|counter[8]  ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.040     ; 1.888      ;
; -0.941 ; clock_divider1mhz:comb_3|counter[8]  ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.040     ; 1.888      ;
; -0.941 ; clock_divider1mhz:comb_3|counter[8]  ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.040     ; 1.888      ;
; -0.941 ; clock_divider1mhz:comb_3|counter[8]  ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.040     ; 1.888      ;
; -0.910 ; clock_divider1mhz:comb_3|counter[19] ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.660      ;
; -0.910 ; clock_divider1mhz:comb_3|counter[19] ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.660      ;
; -0.910 ; clock_divider1mhz:comb_3|counter[19] ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.660      ;
; -0.910 ; clock_divider1mhz:comb_3|counter[19] ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.660      ;
; -0.910 ; clock_divider1mhz:comb_3|counter[19] ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.660      ;
; -0.910 ; clock_divider1mhz:comb_3|counter[19] ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.660      ;
; -0.910 ; clock_divider1mhz:comb_3|counter[19] ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.660      ;
; -0.903 ; clock_divider1mhz:comb_3|counter[25] ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.653      ;
; -0.903 ; clock_divider1mhz:comb_3|counter[25] ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.653      ;
; -0.903 ; clock_divider1mhz:comb_3|counter[25] ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.653      ;
; -0.903 ; clock_divider1mhz:comb_3|counter[25] ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.653      ;
; -0.903 ; clock_divider1mhz:comb_3|counter[25] ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.653      ;
; -0.903 ; clock_divider1mhz:comb_3|counter[25] ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.653      ;
; -0.903 ; clock_divider1mhz:comb_3|counter[25] ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.653      ;
; -0.889 ; clock_divider1mhz:comb_3|counter[16] ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.038     ; 1.838      ;
; -0.889 ; clock_divider1mhz:comb_3|counter[16] ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.038     ; 1.838      ;
; -0.889 ; clock_divider1mhz:comb_3|counter[16] ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.038     ; 1.838      ;
; -0.889 ; clock_divider1mhz:comb_3|counter[16] ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.038     ; 1.838      ;
; -0.889 ; clock_divider1mhz:comb_3|counter[16] ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.038     ; 1.838      ;
; -0.889 ; clock_divider1mhz:comb_3|counter[16] ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.038     ; 1.838      ;
; -0.889 ; clock_divider1mhz:comb_3|counter[16] ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.038     ; 1.838      ;
; -0.862 ; clock_divider1mhz:comb_3|counter[20] ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.038     ; 1.811      ;
; -0.862 ; clock_divider1mhz:comb_3|counter[20] ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.038     ; 1.811      ;
; -0.862 ; clock_divider1mhz:comb_3|counter[20] ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.038     ; 1.811      ;
; -0.862 ; clock_divider1mhz:comb_3|counter[20] ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.038     ; 1.811      ;
; -0.862 ; clock_divider1mhz:comb_3|counter[20] ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.038     ; 1.811      ;
; -0.862 ; clock_divider1mhz:comb_3|counter[20] ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.038     ; 1.811      ;
; -0.862 ; clock_divider1mhz:comb_3|counter[20] ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.038     ; 1.811      ;
; -0.861 ; clock_divider1mhz:comb_3|counter[21] ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.038     ; 1.810      ;
; -0.861 ; clock_divider1mhz:comb_3|counter[21] ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.038     ; 1.810      ;
; -0.861 ; clock_divider1mhz:comb_3|counter[21] ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.038     ; 1.810      ;
; -0.861 ; clock_divider1mhz:comb_3|counter[21] ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.038     ; 1.810      ;
; -0.861 ; clock_divider1mhz:comb_3|counter[21] ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.038     ; 1.810      ;
; -0.861 ; clock_divider1mhz:comb_3|counter[21] ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.038     ; 1.810      ;
; -0.861 ; clock_divider1mhz:comb_3|counter[21] ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.038     ; 1.810      ;
; -0.857 ; clock_divider1mhz:comb_3|counter[27] ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.607      ;
; -0.857 ; clock_divider1mhz:comb_3|counter[27] ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.607      ;
; -0.857 ; clock_divider1mhz:comb_3|counter[27] ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.607      ;
; -0.857 ; clock_divider1mhz:comb_3|counter[27] ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.607      ;
; -0.857 ; clock_divider1mhz:comb_3|counter[27] ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.607      ;
; -0.857 ; clock_divider1mhz:comb_3|counter[27] ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.607      ;
; -0.857 ; clock_divider1mhz:comb_3|counter[27] ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.237     ; 1.607      ;
; -0.849 ; clock_divider:divider_0|counter[1]   ; clock_divider:divider_0|counter[4]   ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.037     ; 1.799      ;
; -0.849 ; clock_divider:divider_0|counter[1]   ; clock_divider:divider_0|counter[3]   ; clk_50mhz    ; clk_50mhz   ; 1.000        ; -0.037     ; 1.799      ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider1mhz:comb_3|clk_1mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+--------------------------------+------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                        ; Launch Clock                       ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+--------------------------------+------------------------------------+-----------------------------------+--------------+------------+------------+
; 0.177 ; dht11:dht11_0|dir                                  ; dht11:dht11_0|dir              ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; dht11:dht11_0|state.RESPONCE                       ; dht11:dht11_0|state.RESPONCE   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; dht11:dht11_0|state.START_1                        ; dht11:dht11_0|state.START_1    ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; dht11:dht11_0|state.SYNC_0                         ; dht11:dht11_0|state.SYNC_0     ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.046      ; 0.307      ;
; 0.185 ; dht11:dht11_0|dht_out                              ; dht11:dht11_0|dht_out          ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; dht11:dht11_0|error                                ; dht11:dht11_0|error            ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; dht11:dht11_0|state.START_0                        ; dht11:dht11_0|state.START_0    ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; dht11:dht11_0|state.IDLE                           ; dht11:dht11_0|state.IDLE       ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; dht11:dht11_0|state.SYNC_1                         ; dht11:dht11_0|state.SYNC_1     ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.038      ; 0.307      ;
; 0.275 ; dht11:dht11_0|state.IDLE                           ; dht11:dht11_0|error            ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.038      ; 0.397      ;
; 0.301 ; dht11:dht11_0|counter_data[31]                     ; dht11:dht11_0|counter_data[31] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.038      ; 0.423      ;
; 0.319 ; sensor_controller:sensor_controller_0|start_sensor ; dht11:dht11_0|state.START_0    ; clock_divider:divider_0|clk_9600hz ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.026      ; 0.449      ;
; 0.332 ; dht11:dht11_0|state.RESPONCE                       ; dht11:dht11_0|state.SYNC_0     ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.046      ; 0.462      ;
; 0.339 ; sensor_controller:sensor_controller_0|start_sensor ; dht11:dht11_0|error            ; clock_divider:divider_0|clk_9600hz ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.026      ; 0.469      ;
; 0.347 ; sensor_controller:sensor_controller_0|start_sensor ; dht11:dht11_0|state.IDLE       ; clock_divider:divider_0|clk_9600hz ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.026      ; 0.477      ;
; 0.378 ; sensor_controller:sensor_controller_0|start_sensor ; dht11:dht11_0|dht_out          ; clock_divider:divider_0|clk_9600hz ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.026      ; 0.508      ;
; 0.396 ; dht11:dht11_0|state.IDLE                           ; dht11:dht11_0|state.START_0    ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.038      ; 0.518      ;
; 0.406 ; dht11:dht11_0|sensor_data[23]                      ; dht11:dht11_0|sensor_data[23]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.045      ; 0.535      ;
; 0.406 ; dht11:dht11_0|sensor_data[22]                      ; dht11:dht11_0|sensor_data[22]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.045      ; 0.535      ;
; 0.449 ; dht11:dht11_0|sensor_data[1]                       ; dht11:dht11_0|sensor_data[1]   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.045      ; 0.578      ;
; 0.450 ; dht11:dht11_0|sensor_data[25]                      ; dht11:dht11_0|sensor_data[25]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.045      ; 0.579      ;
; 0.455 ; dht11:dht11_0|sensor_data[2]                       ; dht11:dht11_0|sensor_data[2]   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.045      ; 0.584      ;
; 0.456 ; dht11:dht11_0|sensor_data[7]                       ; dht11:dht11_0|sensor_data[7]   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.045      ; 0.585      ;
; 0.456 ; dht11:dht11_0|sensor_data[14]                      ; dht11:dht11_0|sensor_data[14]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.045      ; 0.585      ;
; 0.456 ; dht11:dht11_0|sensor_data[26]                      ; dht11:dht11_0|sensor_data[26]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.045      ; 0.585      ;
; 0.456 ; dht11:dht11_0|sensor_data[24]                      ; dht11:dht11_0|sensor_data[24]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.045      ; 0.585      ;
; 0.456 ; dht11:dht11_0|sensor_data[8]                       ; dht11:dht11_0|sensor_data[8]   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.045      ; 0.585      ;
; 0.457 ; dht11:dht11_0|sensor_data[13]                      ; dht11:dht11_0|sensor_data[13]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.045      ; 0.586      ;
; 0.457 ; dht11:dht11_0|sensor_data[27]                      ; dht11:dht11_0|sensor_data[27]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.044      ; 0.585      ;
; 0.457 ; dht11:dht11_0|dir                                  ; dht11:dht11_0|state.SYNC_0     ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.046      ; 0.587      ;
; 0.460 ; dht11:dht11_0|sensor_data[18]                      ; dht11:dht11_0|sensor_data[18]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.045      ; 0.589      ;
; 0.464 ; dht11:dht11_0|sensor_data[11]                      ; dht11:dht11_0|sensor_data[11]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.044      ; 0.592      ;
; 0.466 ; dht11:dht11_0|state.START_1                        ; dht11:dht11_0|state.RESPONCE   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.051      ; 0.601      ;
; 0.470 ; dht11:dht11_0|state.DATA                           ; dht11:dht11_0|state.DATA       ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.046      ; 0.600      ;
; 0.473 ; dht11:dht11_0|sensor_data[31]                      ; dht11:dht11_0|sensor_data[31]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.045      ; 0.602      ;
; 0.479 ; dht11:dht11_0|state.START_1                        ; dht11:dht11_0|dir              ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.051      ; 0.614      ;
; 0.480 ; dht11:dht11_0|state.START_0                        ; dht11:dht11_0|dht_out          ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.038      ; 0.602      ;
; 0.510 ; dht11:dht11_0|sensor_data[12]                      ; dht11:dht11_0|sensor_data[12]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.045      ; 0.639      ;
; 0.510 ; dht11:dht11_0|sensor_data[6]                       ; dht11:dht11_0|sensor_data[6]   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.045      ; 0.639      ;
; 0.510 ; dht11:dht11_0|sensor_data[17]                      ; dht11:dht11_0|sensor_data[17]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.045      ; 0.639      ;
; 0.512 ; dht11:dht11_0|sensor_data[0]                       ; dht11:dht11_0|sensor_data[0]   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.045      ; 0.641      ;
; 0.514 ; dht11:dht11_0|state.DATA                           ; dht11:dht11_0|state.ERROR      ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.046      ; 0.644      ;
; 0.515 ; dht11:dht11_0|sensor_data[16]                      ; dht11:dht11_0|sensor_data[16]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.045      ; 0.644      ;
; 0.517 ; dht11:dht11_0|sensor_data[10]                      ; dht11:dht11_0|sensor_data[10]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.045      ; 0.646      ;
; 0.517 ; dht11:dht11_0|sensor_data[3]                       ; dht11:dht11_0|sensor_data[3]   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.044      ; 0.645      ;
; 0.518 ; dht11:dht11_0|sensor_data[15]                      ; dht11:dht11_0|sensor_data[15]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.045      ; 0.647      ;
; 0.529 ; dht11:dht11_0|state.IDLE                           ; dht11:dht11_0|dht_out          ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.038      ; 0.651      ;
; 0.534 ; dht11:dht11_0|sensor_data[28]                      ; dht11:dht11_0|sensor_data[28]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.045      ; 0.663      ;
; 0.534 ; dht11:dht11_0|sensor_data[9]                       ; dht11:dht11_0|sensor_data[9]   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.045      ; 0.663      ;
; 0.536 ; dht11:dht11_0|sensor_data[5]                       ; dht11:dht11_0|sensor_data[5]   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.045      ; 0.665      ;
; 0.540 ; dht11:dht11_0|dir                                  ; dht11:dht11_0|state.DATA       ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.044      ; 0.668      ;
; 0.547 ; dht11:dht11_0|sensor_data[30]                      ; dht11:dht11_0|sensor_data[30]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.045      ; 0.676      ;
; 0.552 ; dht11:dht11_0|sensor_data[4]                       ; dht11:dht11_0|sensor_data[4]   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.045      ; 0.681      ;
; 0.554 ; dht11:dht11_0|sensor_data[21]                      ; dht11:dht11_0|sensor_data[21]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.045      ; 0.683      ;
; 0.570 ; dht11:dht11_0|sensor_data[20]                      ; dht11:dht11_0|sensor_data[20]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.045      ; 0.699      ;
; 0.600 ; dht11:dht11_0|counter_data[28]                     ; dht11:dht11_0|counter_data[31] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.037      ; 0.721      ;
; 0.602 ; dht11:dht11_0|sensor_data[19]                      ; dht11:dht11_0|sensor_data[19]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.044      ; 0.730      ;
; 0.603 ; dht11:dht11_0|counter_data[29]                     ; dht11:dht11_0|counter_data[31] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.037      ; 0.724      ;
; 0.617 ; dht11:dht11_0|counter_data[21]                     ; dht11:dht11_0|counter_data[21] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.038      ; 0.739      ;
; 0.627 ; dht11:dht11_0|counter_data[31]                     ; dht11:dht11_0|counter_data[30] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.045      ; 0.756      ;
; 0.628 ; dht11:dht11_0|counter_data[31]                     ; dht11:dht11_0|counter_data[23] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.045      ; 0.757      ;
; 0.629 ; dht11:dht11_0|counter_data[22]                     ; dht11:dht11_0|counter_data[22] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.038      ; 0.751      ;
; 0.635 ; dht11:dht11_0|state.START_0                        ; dht11:dht11_0|state.START_1    ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.256      ; 0.975      ;
; 0.638 ; dht11:dht11_0|counter[31]                          ; dht11:dht11_0|state.RESPONCE   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.046      ; 0.768      ;
; 0.641 ; dht11:dht11_0|state.SYNC_1                         ; dht11:dht11_0|state.DATA       ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.240      ; 0.965      ;
; 0.663 ; dht11:dht11_0|counter_data[26]                     ; dht11:dht11_0|counter_data[31] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.037      ; 0.784      ;
; 0.666 ; dht11:dht11_0|counter_data[27]                     ; dht11:dht11_0|counter_data[31] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.037      ; 0.787      ;
; 0.668 ; dht11:dht11_0|counter[2]                           ; dht11:dht11_0|counter[2]       ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.038      ; 0.790      ;
; 0.676 ; dht11:dht11_0|counter[10]                          ; dht11:dht11_0|state.START_1    ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.233      ; 0.993      ;
; 0.681 ; dht11:dht11_0|counter[0]                           ; dht11:dht11_0|counter[0]       ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.038      ; 0.803      ;
; 0.681 ; dht11:dht11_0|counter[8]                           ; dht11:dht11_0|counter[8]       ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.038      ; 0.803      ;
; 0.681 ; dht11:dht11_0|counter_data[30]                     ; dht11:dht11_0|counter_data[31] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.030      ; 0.795      ;
; 0.685 ; dht11:dht11_0|state.STOP                           ; dht11:dht11_0|dir              ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.053      ; 0.822      ;
; 0.690 ; dht11:dht11_0|sensor_data[29]                      ; dht11:dht11_0|sensor_data[29]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.044      ; 0.818      ;
; 0.690 ; dht11:dht11_0|counter[4]                           ; dht11:dht11_0|state.RESPONCE   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.243      ; 1.017      ;
; 0.693 ; dht11:dht11_0|counter[4]                           ; dht11:dht11_0|counter[4]       ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.038      ; 0.815      ;
; 0.693 ; dht11:dht11_0|counter[4]                           ; dht11:dht11_0|dir              ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.243      ; 1.020      ;
; 0.694 ; dht11:dht11_0|state.IDLE                           ; dht11:dht11_0|dir              ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.261      ; 1.039      ;
; 0.701 ; dht11:dht11_0|state.SYNC_0                         ; dht11:dht11_0|state.SYNC_1     ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; -0.158     ; 0.627      ;
; 0.707 ; dht11:dht11_0|counter_data[24]                     ; dht11:dht11_0|counter_data[24] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.038      ; 0.829      ;
; 0.715 ; dht11:dht11_0|counter[21]                          ; dht11:dht11_0|counter[21]      ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.046      ; 0.845      ;
; 0.717 ; dht11:dht11_0|counter_data[27]                     ; dht11:dht11_0|counter_data[27] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.038      ; 0.839      ;
; 0.717 ; dht11:dht11_0|counter_data[7]                      ; dht11:dht11_0|counter_data[7]  ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.038      ; 0.839      ;
; 0.717 ; dht11:dht11_0|counter_data[25]                     ; dht11:dht11_0|counter_data[25] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.038      ; 0.839      ;
; 0.717 ; dht11:dht11_0|counter_data[26]                     ; dht11:dht11_0|counter_data[26] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.038      ; 0.839      ;
; 0.719 ; dht11:dht11_0|counter[7]                           ; dht11:dht11_0|counter[7]       ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.038      ; 0.841      ;
; 0.721 ; dht11:dht11_0|state.DATA                           ; dht11:dht11_0|counter[28]      ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.040      ; 0.845      ;
; 0.721 ; dht11:dht11_0|counter_data[28]                     ; dht11:dht11_0|counter_data[28] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.038      ; 0.843      ;
; 0.722 ; dht11:dht11_0|counter[6]                           ; dht11:dht11_0|state.RESPONCE   ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.245      ; 1.051      ;
; 0.724 ; dht11:dht11_0|counter[20]                          ; dht11:dht11_0|counter[20]      ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.046      ; 0.854      ;
; 0.724 ; dht11:dht11_0|state.DATA                           ; dht11:dht11_0|counter[27]      ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.040      ; 0.848      ;
; 0.725 ; dht11:dht11_0|counter[6]                           ; dht11:dht11_0|dir              ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.245      ; 1.054      ;
; 0.726 ; dht11:dht11_0|counter[1]                           ; dht11:dht11_0|counter[1]       ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.038      ; 0.848      ;
; 0.727 ; dht11:dht11_0|counter[9]                           ; dht11:dht11_0|counter[9]       ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.038      ; 0.849      ;
; 0.728 ; dht11:dht11_0|counter[3]                           ; dht11:dht11_0|counter[3]       ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.038      ; 0.850      ;
; 0.728 ; dht11:dht11_0|state.DATA                           ; dht11:dht11_0|counter[30]      ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.040      ; 0.852      ;
; 0.729 ; dht11:dht11_0|state.DATA                           ; dht11:dht11_0|counter[29]      ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.040      ; 0.853      ;
; 0.730 ; dht11:dht11_0|counter[22]                          ; dht11:dht11_0|counter[22]      ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.046      ; 0.860      ;
; 0.730 ; dht11:dht11_0|counter_data[29]                     ; dht11:dht11_0|counter_data[29] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.038      ; 0.852      ;
; 0.730 ; dht11:dht11_0|counter_data[24]                     ; dht11:dht11_0|counter_data[31] ; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz ; 0.000        ; 0.037      ; 0.851      ;
+-------+----------------------------------------------------+--------------------------------+------------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider:divider_0|clk_9600hz'                                                                                                                                                                                ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.177 ; receiver:receiver_0|data[0]                              ; receiver:receiver_0|data[0]                              ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; receiver:receiver_0|counter[11]                          ; receiver:receiver_0|counter[11]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; receiver:receiver_0|counter[12]                          ; receiver:receiver_0|counter[12]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; receiver:receiver_0|counter[13]                          ; receiver:receiver_0|counter[13]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; receiver:receiver_0|counter[14]                          ; receiver:receiver_0|counter[14]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.046      ; 0.307      ;
; 0.178 ; receiver:receiver_0|counter[30]                          ; receiver:receiver_0|counter[30]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; receiver:receiver_0|counter[28]                          ; receiver:receiver_0|counter[28]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; receiver:receiver_0|counter[26]                          ; receiver:receiver_0|counter[26]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; receiver:receiver_0|counter[18]                          ; receiver:receiver_0|counter[18]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.045      ; 0.307      ;
; 0.185 ; sensor_controller:sensor_controller_0|start_sensor       ; sensor_controller:sensor_controller_0|start_sensor       ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; transmitter:transmitter_0|counter[9]                     ; transmitter:transmitter_0|counter[9]                     ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; transmitter:transmitter_0|counter[11]                    ; transmitter:transmitter_0|counter[11]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; transmitter:transmitter_0|counter[12]                    ; transmitter:transmitter_0|counter[12]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; transmitter:transmitter_0|counter[13]                    ; transmitter:transmitter_0|counter[13]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; transmitter:transmitter_0|counter[14]                    ; transmitter:transmitter_0|counter[14]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; transmitter:transmitter_0|counter[15]                    ; transmitter:transmitter_0|counter[15]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; transmitter:transmitter_0|out                            ; transmitter:transmitter_0|out                            ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sensor_controller:sensor_controller_0|data_out[6]        ; sensor_controller:sensor_controller_0|data_out[6]        ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; transmitter:transmitter_0|state.START                    ; transmitter:transmitter_0|state.START                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; transmitter:transmitter_0|counter[16]                    ; transmitter:transmitter_0|counter[16]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; transmitter:transmitter_0|counter[17]                    ; transmitter:transmitter_0|counter[17]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; transmitter:transmitter_0|counter[18]                    ; transmitter:transmitter_0|counter[18]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; transmitter:transmitter_0|counter[19]                    ; transmitter:transmitter_0|counter[19]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; transmitter:transmitter_0|counter[20]                    ; transmitter:transmitter_0|counter[20]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; transmitter:transmitter_0|counter[21]                    ; transmitter:transmitter_0|counter[21]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; transmitter:transmitter_0|counter[22]                    ; transmitter:transmitter_0|counter[22]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; transmitter:transmitter_0|counter[23]                    ; transmitter:transmitter_0|counter[23]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; transmitter:transmitter_0|counter[24]                    ; transmitter:transmitter_0|counter[24]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; transmitter:transmitter_0|counter[25]                    ; transmitter:transmitter_0|counter[25]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; transmitter:transmitter_0|counter[26]                    ; transmitter:transmitter_0|counter[26]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; transmitter:transmitter_0|counter[27]                    ; transmitter:transmitter_0|counter[27]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; transmitter:transmitter_0|counter[28]                    ; transmitter:transmitter_0|counter[28]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; transmitter:transmitter_0|counter[29]                    ; transmitter:transmitter_0|counter[29]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; transmitter:transmitter_0|counter[30]                    ; transmitter:transmitter_0|counter[30]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; transmitter:transmitter_0|state.DATA                     ; transmitter:transmitter_0|state.DATA                     ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; transmitter:transmitter_0|counter[31]                    ; transmitter:transmitter_0|counter[31]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sensor_controller:sensor_controller_0|start              ; sensor_controller:sensor_controller_0|start              ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sensor_controller:sensor_controller_0|state.BYTE_1       ; sensor_controller:sensor_controller_0|state.BYTE_1       ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sensor_controller:sensor_controller_0|state.WAIT_SENSOR  ; sensor_controller:sensor_controller_0|state.WAIT_SENSOR  ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sensor_controller:sensor_controller_0|state.WAIT_COMMAND ; sensor_controller:sensor_controller_0|state.WAIT_COMMAND ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sensor_controller:sensor_controller_0|state.WAIT_ADDRESS ; sensor_controller:sensor_controller_0|state.WAIT_ADDRESS ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:receiver_0|data[3]                              ; receiver:receiver_0|data[3]                              ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:receiver_0|data[1]                              ; receiver:receiver_0|data[1]                              ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:receiver_0|data[2]                              ; receiver:receiver_0|data[2]                              ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:receiver_0|data[6]                              ; receiver:receiver_0|data[6]                              ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:receiver_0|data[5]                              ; receiver:receiver_0|data[5]                              ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:receiver_0|data[4]                              ; receiver:receiver_0|data[4]                              ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:receiver_0|data[7]                              ; receiver:receiver_0|data[7]                              ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:receiver_0|counter[22]                          ; receiver:receiver_0|counter[22]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:receiver_0|counter[31]                          ; receiver:receiver_0|counter[31]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:receiver_0|counter[29]                          ; receiver:receiver_0|counter[29]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:receiver_0|counter[27]                          ; receiver:receiver_0|counter[27]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:receiver_0|counter[25]                          ; receiver:receiver_0|counter[25]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:receiver_0|counter[24]                          ; receiver:receiver_0|counter[24]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:receiver_0|counter[23]                          ; receiver:receiver_0|counter[23]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:receiver_0|counter[0]                           ; receiver:receiver_0|counter[0]                           ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:receiver_0|counter[1]                           ; receiver:receiver_0|counter[1]                           ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:receiver_0|counter[2]                           ; receiver:receiver_0|counter[2]                           ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:receiver_0|counter[3]                           ; receiver:receiver_0|counter[3]                           ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:receiver_0|counter[4]                           ; receiver:receiver_0|counter[4]                           ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:receiver_0|counter[5]                           ; receiver:receiver_0|counter[5]                           ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:receiver_0|counter[6]                           ; receiver:receiver_0|counter[6]                           ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:receiver_0|counter[7]                           ; receiver:receiver_0|counter[7]                           ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:receiver_0|counter[8]                           ; receiver:receiver_0|counter[8]                           ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:receiver_0|counter[9]                           ; receiver:receiver_0|counter[9]                           ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:receiver_0|counter[10]                          ; receiver:receiver_0|counter[10]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:receiver_0|counter[15]                          ; receiver:receiver_0|counter[15]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:receiver_0|counter[16]                          ; receiver:receiver_0|counter[16]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:receiver_0|counter[17]                          ; receiver:receiver_0|counter[17]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:receiver_0|counter[19]                          ; receiver:receiver_0|counter[19]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:receiver_0|counter[20]                          ; receiver:receiver_0|counter[20]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:receiver_0|counter[21]                          ; receiver:receiver_0|counter[21]                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:receiver_0|state.START                          ; receiver:receiver_0|state.START                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.307      ;
; 0.197 ; sensor_controller:sensor_controller_0|state.AWAKE        ; sensor_controller:sensor_controller_0|state.WAIT_ADDRESS ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.318      ;
; 0.210 ; transmitter:transmitter_0|state.STOP                     ; transmitter:transmitter_0|state.START                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.331      ;
; 0.218 ; transmitter:transmitter_0|state.START                    ; transmitter:transmitter_0|counter[31]                    ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.339      ;
; 0.231 ; transmitter:transmitter_0|counter[31]                    ; transmitter:transmitter_0|state.STOP                     ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.352      ;
; 0.235 ; sensor_controller:sensor_controller_0|state.BYTE_2       ; sensor_controller:sensor_controller_0|data_out[2]        ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.356      ;
; 0.235 ; transmitter:transmitter_0|counter[31]                    ; transmitter:transmitter_0|state.DATA                     ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.356      ;
; 0.237 ; sensor_controller:sensor_controller_0|state.BYTE_2       ; sensor_controller:sensor_controller_0|data_out[0]        ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.358      ;
; 0.253 ; sensor_controller:sensor_controller_0|counter[3]         ; sensor_controller:sensor_controller_0|counter[4]         ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.236      ; 0.573      ;
; 0.263 ; sensor_controller:sensor_controller_0|counter[6]         ; sensor_controller:sensor_controller_0|counter[7]         ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.236      ; 0.583      ;
; 0.265 ; sensor_controller:sensor_controller_0|counter[30]        ; sensor_controller:sensor_controller_0|counter[31]        ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.236      ; 0.585      ;
; 0.265 ; sensor_controller:sensor_controller_0|counter[18]        ; sensor_controller:sensor_controller_0|counter[19]        ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.236      ; 0.585      ;
; 0.265 ; receiver:receiver_0|state.DATA                           ; receiver:receiver_0|state.STOP                           ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.386      ;
; 0.266 ; sensor_controller:sensor_controller_0|counter[6]         ; sensor_controller:sensor_controller_0|counter[8]         ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.236      ; 0.586      ;
; 0.267 ; receiver:receiver_0|state.STOP                           ; receiver:receiver_0|state.START                          ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; sensor_controller:sensor_controller_0|counter[2]         ; sensor_controller:sensor_controller_0|counter[4]         ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.236      ; 0.587      ;
; 0.271 ; sensor_controller:sensor_controller_0|state.WAIT_ADDRESS ; sensor_controller:sensor_controller_0|state.WAIT_COMMAND ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.392      ;
; 0.273 ; transmitter:transmitter_0|state.DATA                     ; transmitter:transmitter_0|state.STOP                     ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.394      ;
; 0.295 ; sensor_controller:sensor_controller_0|counter[5]         ; sensor_controller:sensor_controller_0|counter[5]         ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.045      ; 0.424      ;
; 0.295 ; sensor_controller:sensor_controller_0|counter[31]        ; sensor_controller:sensor_controller_0|counter[31]        ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.045      ; 0.424      ;
; 0.296 ; sensor_controller:sensor_controller_0|counter[19]        ; sensor_controller:sensor_controller_0|counter[19]        ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.045      ; 0.425      ;
; 0.297 ; sensor_controller:sensor_controller_0|counter[8]         ; sensor_controller:sensor_controller_0|counter[8]         ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.045      ; 0.426      ;
; 0.298 ; sensor_controller:sensor_controller_0|counter[4]         ; sensor_controller:sensor_controller_0|counter[4]         ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.045      ; 0.427      ;
; 0.302 ; sensor_controller:sensor_controller_0|counter[15]        ; sensor_controller:sensor_controller_0|counter[15]        ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; sensor_controller:sensor_controller_0|state.END          ; sensor_controller:sensor_controller_0|data_out[7]        ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.235      ; 0.622      ;
; 0.303 ; sensor_controller:sensor_controller_0|counter[13]        ; sensor_controller:sensor_controller_0|counter[13]        ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; sensor_controller:sensor_controller_0|counter[3]         ; sensor_controller:sensor_controller_0|counter[3]         ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; sensor_controller:sensor_controller_0|counter[29]        ; sensor_controller:sensor_controller_0|counter[29]        ; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 0.000        ; 0.037      ; 0.425      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50mhz'                                                                                                                    ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.246 ; clock_divider1mhz:comb_3|counter[17] ; clock_divider1mhz:comb_3|counter[18] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.237      ; 0.567      ;
; 0.255 ; clock_divider1mhz:comb_3|counter[23] ; clock_divider1mhz:comb_3|counter[24] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.237      ; 0.576      ;
; 0.256 ; clock_divider:divider_0|counter[23]  ; clock_divider:divider_0|counter[24]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.236      ; 0.576      ;
; 0.262 ; clock_divider:divider_0|counter[22]  ; clock_divider:divider_0|counter[24]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.236      ; 0.582      ;
; 0.265 ; clock_divider:divider_0|counter[8]   ; clock_divider:divider_0|counter[9]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.236      ; 0.585      ;
; 0.265 ; clock_divider:divider_0|counter[10]  ; clock_divider:divider_0|counter[11]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.236      ; 0.585      ;
; 0.268 ; clock_divider:divider_0|counter[10]  ; clock_divider:divider_0|counter[12]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.236      ; 0.588      ;
; 0.269 ; clock_divider:divider_0|counter[4]   ; clock_divider:divider_0|counter[5]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.236      ; 0.589      ;
; 0.288 ; clock_divider1mhz:comb_3|counter[19] ; clock_divider1mhz:comb_3|counter[19] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.045      ; 0.417      ;
; 0.294 ; clock_divider1mhz:comb_3|counter[1]  ; clock_divider1mhz:comb_3|counter[1]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.046      ; 0.424      ;
; 0.294 ; clock_divider1mhz:comb_3|counter[3]  ; clock_divider1mhz:comb_3|counter[3]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.046      ; 0.424      ;
; 0.294 ; clock_divider1mhz:comb_3|counter[13] ; clock_divider1mhz:comb_3|counter[13] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.038      ; 0.416      ;
; 0.295 ; clock_divider1mhz:comb_3|counter[5]  ; clock_divider1mhz:comb_3|counter[5]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.046      ; 0.425      ;
; 0.295 ; clock_divider1mhz:comb_3|counter[4]  ; clock_divider1mhz:comb_3|counter[4]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.046      ; 0.425      ;
; 0.295 ; clock_divider1mhz:comb_3|counter[11] ; clock_divider1mhz:comb_3|counter[11] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.038      ; 0.417      ;
; 0.295 ; clock_divider:divider_0|counter[11]  ; clock_divider:divider_0|counter[11]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.045      ; 0.424      ;
; 0.296 ; clock_divider1mhz:comb_3|counter[27] ; clock_divider1mhz:comb_3|counter[27] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; clock_divider1mhz:comb_3|counter[7]  ; clock_divider1mhz:comb_3|counter[7]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; clock_divider1mhz:comb_3|counter[9]  ; clock_divider1mhz:comb_3|counter[9]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; clock_divider1mhz:comb_3|counter[12] ; clock_divider1mhz:comb_3|counter[12] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; clock_divider1mhz:comb_3|counter[17] ; clock_divider1mhz:comb_3|counter[17] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; clock_divider1mhz:comb_3|counter[25] ; clock_divider1mhz:comb_3|counter[25] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; clock_divider:divider_0|counter[17]  ; clock_divider:divider_0|counter[17]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; clock_divider:divider_0|counter[9]   ; clock_divider:divider_0|counter[9]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.045      ; 0.425      ;
; 0.297 ; clock_divider1mhz:comb_3|counter[2]  ; clock_divider1mhz:comb_3|counter[2]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.046      ; 0.427      ;
; 0.297 ; clock_divider:divider_0|counter[1]   ; clock_divider:divider_0|counter[1]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; clock_divider:divider_0|counter[19]  ; clock_divider:divider_0|counter[19]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; clock_divider:divider_0|counter[12]  ; clock_divider:divider_0|counter[12]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.045      ; 0.426      ;
; 0.298 ; clock_divider1mhz:comb_3|counter[6]  ; clock_divider1mhz:comb_3|counter[6]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; clock_divider1mhz:comb_3|counter[10] ; clock_divider1mhz:comb_3|counter[10] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; clock_divider1mhz:comb_3|counter[22] ; clock_divider1mhz:comb_3|counter[22] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.045      ; 0.427      ;
; 0.298 ; clock_divider:divider_0|counter[21]  ; clock_divider:divider_0|counter[21]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; clock_divider1mhz:comb_3|counter[26] ; clock_divider1mhz:comb_3|counter[26] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.045      ; 0.428      ;
; 0.299 ; clock_divider:divider_0|counter[18]  ; clock_divider:divider_0|counter[18]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; clock_divider1mhz:comb_3|counter[24] ; clock_divider1mhz:comb_3|counter[24] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.045      ; 0.428      ;
; 0.300 ; clock_divider:divider_0|counter[22]  ; clock_divider:divider_0|counter[22]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.037      ; 0.421      ;
; 0.301 ; clock_divider:divider_0|counter[5]   ; clock_divider:divider_0|counter[5]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.045      ; 0.430      ;
; 0.304 ; clock_divider:divider_0|counter[15]  ; clock_divider:divider_0|counter[15]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; clock_divider:divider_0|counter[25]  ; clock_divider:divider_0|counter[25]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; clock_divider:divider_0|counter[27]  ; clock_divider:divider_0|counter[27]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; clock_divider1mhz:comb_3|counter[8]  ; clock_divider1mhz:comb_3|counter[8]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; clock_divider1mhz:comb_3|counter[23] ; clock_divider1mhz:comb_3|counter[23] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; clock_divider:divider_0|counter[7]   ; clock_divider:divider_0|counter[7]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; clock_divider:divider_0|counter[14]  ; clock_divider:divider_0|counter[14]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; clock_divider:divider_0|counter[8]   ; clock_divider:divider_0|counter[8]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; clock_divider:divider_0|counter[10]  ; clock_divider:divider_0|counter[10]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; clock_divider:divider_0|counter[16]  ; clock_divider:divider_0|counter[16]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; clock_divider:divider_0|counter[23]  ; clock_divider:divider_0|counter[23]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; clock_divider1mhz:comb_3|counter[0]  ; clock_divider1mhz:comb_3|counter[0]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.046      ; 0.437      ;
; 0.307 ; clock_divider:divider_0|counter[26]  ; clock_divider:divider_0|counter[26]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; clock_divider:divider_0|counter[3]   ; clock_divider:divider_0|counter[3]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; clock_divider1mhz:comb_3|counter[17] ; clock_divider1mhz:comb_3|counter[19] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.237      ; 0.630      ;
; 0.310 ; clock_divider:divider_0|counter[4]   ; clock_divider:divider_0|counter[4]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; clock_divider:divider_0|counter[0]   ; clock_divider:divider_0|counter[0]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; clock_divider:divider_0|counter[6]   ; clock_divider:divider_0|counter[6]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; clock_divider:divider_0|counter[2]   ; clock_divider:divider_0|counter[2]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.037      ; 0.432      ;
; 0.314 ; clock_divider:divider_0|counter[21]  ; clock_divider:divider_0|counter[24]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.236      ; 0.634      ;
; 0.318 ; clock_divider:divider_0|counter[7]   ; clock_divider:divider_0|counter[9]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.236      ; 0.638      ;
; 0.318 ; clock_divider1mhz:comb_3|counter[23] ; clock_divider1mhz:comb_3|counter[25] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.237      ; 0.639      ;
; 0.321 ; clock_divider:divider_0|counter[3]   ; clock_divider:divider_0|counter[5]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.236      ; 0.641      ;
; 0.321 ; clock_divider1mhz:comb_3|counter[21] ; clock_divider1mhz:comb_3|counter[22] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.237      ; 0.642      ;
; 0.321 ; clock_divider1mhz:comb_3|counter[23] ; clock_divider1mhz:comb_3|counter[26] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.237      ; 0.642      ;
; 0.331 ; clock_divider1mhz:comb_3|counter[16] ; clock_divider1mhz:comb_3|counter[18] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.237      ; 0.652      ;
; 0.331 ; clock_divider:divider_0|counter[8]   ; clock_divider:divider_0|counter[11]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.236      ; 0.651      ;
; 0.334 ; clock_divider:divider_0|counter[8]   ; clock_divider:divider_0|counter[12]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.236      ; 0.654      ;
; 0.334 ; clock_divider1mhz:comb_3|counter[20] ; clock_divider1mhz:comb_3|counter[22] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.237      ; 0.655      ;
; 0.335 ; clock_divider:divider_0|counter[6]   ; clock_divider:divider_0|counter[9]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.236      ; 0.655      ;
; 0.336 ; clock_divider:divider_0|counter[2]   ; clock_divider:divider_0|counter[5]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.236      ; 0.656      ;
; 0.363 ; clock_divider1mhz:comb_3|counter[18] ; clock_divider1mhz:comb_3|counter[18] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.045      ; 0.492      ;
; 0.367 ; clock_divider:divider_0|counter[20]  ; clock_divider:divider_0|counter[20]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.037      ; 0.488      ;
; 0.369 ; clock_divider1mhz:comb_3|counter[16] ; clock_divider1mhz:comb_3|counter[16] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.038      ; 0.491      ;
; 0.371 ; clock_divider1mhz:comb_3|counter[21] ; clock_divider1mhz:comb_3|counter[21] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.038      ; 0.493      ;
; 0.372 ; clock_divider1mhz:comb_3|counter[15] ; clock_divider1mhz:comb_3|counter[15] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.038      ; 0.494      ;
; 0.372 ; clock_divider1mhz:comb_3|counter[20] ; clock_divider1mhz:comb_3|counter[20] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.038      ; 0.494      ;
; 0.376 ; clock_divider:divider_0|counter[1]   ; clock_divider:divider_0|counter[5]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.236      ; 0.696      ;
; 0.378 ; clock_divider1mhz:comb_3|counter[13] ; clock_divider1mhz:comb_3|counter[18] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.235      ; 0.697      ;
; 0.378 ; clock_divider1mhz:comb_3|counter[17] ; clock_divider1mhz:comb_3|counter[22] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.237      ; 0.699      ;
; 0.379 ; clock_divider:divider_0|counter[19]  ; clock_divider:divider_0|counter[24]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.236      ; 0.699      ;
; 0.384 ; clock_divider1mhz:comb_3|counter[23] ; clock_divider1mhz:comb_3|counter[27] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.237      ; 0.705      ;
; 0.384 ; clock_divider:divider_0|counter[7]   ; clock_divider:divider_0|counter[11]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.236      ; 0.704      ;
; 0.387 ; clock_divider1mhz:comb_3|counter[14] ; clock_divider1mhz:comb_3|counter[14] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.038      ; 0.509      ;
; 0.387 ; clock_divider1mhz:comb_3|counter[21] ; clock_divider1mhz:comb_3|counter[24] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.237      ; 0.708      ;
; 0.387 ; clock_divider:divider_0|counter[7]   ; clock_divider:divider_0|counter[12]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.236      ; 0.707      ;
; 0.388 ; clock_divider1mhz:comb_3|counter[15] ; clock_divider1mhz:comb_3|counter[18] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.237      ; 0.709      ;
; 0.390 ; clock_divider:divider_0|counter[0]   ; clock_divider:divider_0|counter[5]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.236      ; 0.710      ;
; 0.392 ; clock_divider:divider_0|counter[24]  ; clock_divider:divider_0|counter[24]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.045      ; 0.521      ;
; 0.392 ; clock_divider1mhz:comb_3|counter[12] ; clock_divider1mhz:comb_3|counter[18] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.235      ; 0.711      ;
; 0.393 ; clock_divider:divider_0|counter[18]  ; clock_divider:divider_0|counter[24]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.236      ; 0.713      ;
; 0.394 ; clock_divider1mhz:comb_3|counter[16] ; clock_divider1mhz:comb_3|counter[19] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.237      ; 0.715      ;
; 0.395 ; clock_divider:divider_0|counter[20]  ; clock_divider:divider_0|counter[24]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.236      ; 0.715      ;
; 0.400 ; clock_divider1mhz:comb_3|counter[20] ; clock_divider1mhz:comb_3|counter[24] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.237      ; 0.721      ;
; 0.401 ; clock_divider:divider_0|counter[4]   ; clock_divider:divider_0|counter[9]   ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.236      ; 0.721      ;
; 0.401 ; clock_divider:divider_0|counter[6]   ; clock_divider:divider_0|counter[11]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.236      ; 0.721      ;
; 0.404 ; clock_divider:divider_0|counter[6]   ; clock_divider:divider_0|counter[12]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.236      ; 0.724      ;
; 0.415 ; clock_divider1mhz:comb_3|counter[14] ; clock_divider1mhz:comb_3|counter[18] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.237      ; 0.736      ;
; 0.441 ; clock_divider1mhz:comb_3|counter[13] ; clock_divider1mhz:comb_3|counter[19] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.235      ; 0.760      ;
; 0.443 ; clock_divider1mhz:comb_3|counter[3]  ; clock_divider1mhz:comb_3|counter[4]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.046      ; 0.573      ;
; 0.443 ; clock_divider1mhz:comb_3|counter[1]  ; clock_divider1mhz:comb_3|counter[2]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.046      ; 0.573      ;
; 0.444 ; clock_divider:divider_0|counter[11]  ; clock_divider:divider_0|counter[12]  ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.045      ; 0.573      ;
; 0.444 ; clock_divider1mhz:comb_3|counter[11] ; clock_divider1mhz:comb_3|counter[12] ; clk_50mhz    ; clk_50mhz   ; 0.000        ; 0.038      ; 0.566      ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                ;
+-------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                               ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                    ; -6.351    ; 0.177 ; N/A      ; N/A     ; -3.000              ;
;  clk_50mhz                          ; -3.218    ; 0.246 ; N/A      ; N/A     ; -3.000              ;
;  clock_divider1mhz:comb_3|clk_1mhz  ; -6.351    ; 0.177 ; N/A      ; N/A     ; -1.285              ;
;  clock_divider:divider_0|clk_9600hz ; -4.430    ; 0.177 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                     ; -1217.246 ; 0.0   ; 0.0      ; 0.0     ; -436.045            ;
;  clk_50mhz                          ; -160.954  ; 0.000 ; N/A      ; N/A     ; -77.530             ;
;  clock_divider1mhz:comb_3|clk_1mhz  ; -543.504  ; 0.000 ; N/A      ; N/A     ; -138.780            ;
;  clock_divider:divider_0|clk_9600hz ; -512.788  ; 0.000 ; N/A      ; N/A     ; -219.735            ;
+-------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; out           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sensor_pin    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sensor_pin              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50mhz               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; in                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; out           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.72e-09 V                   ; 2.33 V              ; -0.00502 V          ; 0.178 V                              ; 0.07 V                               ; 2.92e-09 s                  ; 2.79e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.72e-09 V                  ; 2.33 V             ; -0.00502 V         ; 0.178 V                             ; 0.07 V                              ; 2.92e-09 s                 ; 2.79e-09 s                 ; Yes                       ; Yes                       ;
; sensor_pin    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.16e-09 V                   ; 2.36 V              ; -0.0176 V           ; 0.164 V                              ; 0.043 V                              ; 6.98e-10 s                  ; 6.79e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.16e-09 V                  ; 2.36 V             ; -0.0176 V          ; 0.164 V                             ; 0.043 V                             ; 6.98e-10 s                 ; 6.79e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.79e-09 V                   ; 2.37 V              ; -0.0226 V           ; 0.146 V                              ; 0.053 V                              ; 4.8e-10 s                   ; 4.31e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.79e-09 V                  ; 2.37 V             ; -0.0226 V          ; 0.146 V                             ; 0.053 V                             ; 4.8e-10 s                  ; 4.31e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.29e-09 V                   ; 2.36 V              ; -0.00431 V          ; 0.132 V                              ; 0.013 V                              ; 6.77e-10 s                  ; 8.36e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.29e-09 V                  ; 2.36 V             ; -0.00431 V         ; 0.132 V                             ; 0.013 V                             ; 6.77e-10 s                 ; 8.36e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; out           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.01e-07 V                   ; 2.33 V              ; -0.00266 V          ; 0.11 V                               ; 0.064 V                              ; 3.55e-09 s                  ; 3.42e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.01e-07 V                  ; 2.33 V             ; -0.00266 V         ; 0.11 V                              ; 0.064 V                             ; 3.55e-09 s                 ; 3.42e-09 s                 ; Yes                       ; Yes                       ;
; sensor_pin    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.72e-07 V                   ; 2.34 V              ; -0.00805 V          ; 0.127 V                              ; 0.042 V                              ; 8.78e-10 s                  ; 8.46e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.72e-07 V                  ; 2.34 V             ; -0.00805 V         ; 0.127 V                             ; 0.042 V                             ; 8.78e-10 s                 ; 8.46e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.7e-07 V                    ; 2.35 V              ; -0.00826 V          ; 0.089 V                              ; 0.034 V                              ; 6.08e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.7e-07 V                   ; 2.35 V             ; -0.00826 V         ; 0.089 V                             ; 0.034 V                             ; 6.08e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.08e-07 V                   ; 2.34 V              ; -0.00367 V          ; 0.099 V                              ; 0.024 V                              ; 7.72e-10 s                  ; 1.04e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.08e-07 V                  ; 2.34 V             ; -0.00367 V         ; 0.099 V                             ; 0.024 V                             ; 7.72e-10 s                 ; 1.04e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; out           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; sensor_pin    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-08 V                   ; 2.71 V              ; -0.0718 V           ; 0.277 V                              ; 0.167 V                              ; 3.12e-10 s                  ; 3.02e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-08 V                  ; 2.71 V             ; -0.0718 V          ; 0.277 V                             ; 0.167 V                             ; 3.12e-10 s                 ; 3.02e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0198 V           ; 0.2 V                                ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0198 V          ; 0.2 V                               ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                     ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; clk_50mhz                          ; clk_50mhz                          ; 2434     ; 0        ; 0        ; 0        ;
; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz  ; 36338    ; 0        ; 0        ; 0        ;
; clock_divider:divider_0|clk_9600hz ; clock_divider1mhz:comb_3|clk_1mhz  ; 4        ; 0        ; 0        ; 0        ;
; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider:divider_0|clk_9600hz ; 37       ; 0        ; 0        ; 0        ;
; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 6492     ; 0        ; 0        ; 0        ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                      ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; clk_50mhz                          ; clk_50mhz                          ; 2434     ; 0        ; 0        ; 0        ;
; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz  ; 36338    ; 0        ; 0        ; 0        ;
; clock_divider:divider_0|clk_9600hz ; clock_divider1mhz:comb_3|clk_1mhz  ; 4        ; 0        ; 0        ; 0        ;
; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider:divider_0|clk_9600hz ; 37       ; 0        ; 0        ; 0        ;
; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; 6492     ; 0        ; 0        ; 0        ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 283   ; 283  ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                         ;
+------------------------------------+------------------------------------+------+-------------+
; Target                             ; Clock                              ; Type ; Status      ;
+------------------------------------+------------------------------------+------+-------------+
; clk_50mhz                          ; clk_50mhz                          ; Base ; Constrained ;
; clock_divider1mhz:comb_3|clk_1mhz  ; clock_divider1mhz:comb_3|clk_1mhz  ; Base ; Constrained ;
; clock_divider:divider_0|clk_9600hz ; clock_divider:divider_0|clk_9600hz ; Base ; Constrained ;
+------------------------------------+------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; in         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sensor_pin ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; out         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sensor_pin  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; in         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sensor_pin ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; out         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sensor_pin  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri May 27 16:51:56 2022
Info: Command: quartus_sta pbl2_sd -c pbl2_sd
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pbl2_sd.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_divider:divider_0|clk_9600hz clock_divider:divider_0|clk_9600hz
    Info (332105): create_clock -period 1.000 -name clk_50mhz clk_50mhz
    Info (332105): create_clock -period 1.000 -name clock_divider1mhz:comb_3|clk_1mhz clock_divider1mhz:comb_3|clk_1mhz
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.351
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.351            -543.504 clock_divider1mhz:comb_3|clk_1mhz 
    Info (332119):    -4.430            -512.788 clock_divider:divider_0|clk_9600hz 
    Info (332119):    -3.218            -160.954 clk_50mhz 
Info (332146): Worst-case hold slack is 0.393
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.393               0.000 clock_divider1mhz:comb_3|clk_1mhz 
    Info (332119):     0.393               0.000 clock_divider:divider_0|clk_9600hz 
    Info (332119):     0.539               0.000 clk_50mhz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -77.530 clk_50mhz 
    Info (332119):    -1.285            -219.735 clock_divider:divider_0|clk_9600hz 
    Info (332119):    -1.285            -138.780 clock_divider1mhz:comb_3|clk_1mhz 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.688
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.688            -484.470 clock_divider1mhz:comb_3|clk_1mhz 
    Info (332119):    -3.989            -456.114 clock_divider:divider_0|clk_9600hz 
    Info (332119):    -2.888            -143.056 clk_50mhz 
Info (332146): Worst-case hold slack is 0.344
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.344               0.000 clock_divider1mhz:comb_3|clk_1mhz 
    Info (332119):     0.344               0.000 clock_divider:divider_0|clk_9600hz 
    Info (332119):     0.488               0.000 clk_50mhz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -77.530 clk_50mhz 
    Info (332119):    -1.285            -219.735 clock_divider:divider_0|clk_9600hz 
    Info (332119):    -1.285            -138.780 clock_divider1mhz:comb_3|clk_1mhz 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.602
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.602            -214.686 clock_divider1mhz:comb_3|clk_1mhz 
    Info (332119):    -1.618            -169.220 clock_divider:divider_0|clk_9600hz 
    Info (332119):    -0.993             -45.308 clk_50mhz 
Info (332146): Worst-case hold slack is 0.177
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.177               0.000 clock_divider1mhz:comb_3|clk_1mhz 
    Info (332119):     0.177               0.000 clock_divider:divider_0|clk_9600hz 
    Info (332119):     0.246               0.000 clk_50mhz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -64.604 clk_50mhz 
    Info (332119):    -1.000            -171.000 clock_divider:divider_0|clk_9600hz 
    Info (332119):    -1.000            -108.000 clock_divider1mhz:comb_3|clk_1mhz 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 503 megabytes
    Info: Processing ended: Fri May 27 16:51:57 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


