<html><body><samp><pre>
<!@TC:1507147253>
#Build: Synplify Pro L-2016.09L-1, Build 147R, Mar  7 2017
#install: D:\Cad\lscc39\diamond\3.9_x64\synpbase
#OS: Windows 7 6.1
#Hostname: BALIN

# Wed Oct 04 16:00:53 2017

#Implementation: TrigTDC

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 284R, built Mar 10 2017</a>
@N: : <!@TM:1507147256> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2016q3p1, Build 284R, built Mar 10 2017</a>
@N: : <!@TM:1507147256> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v" (library work)
@I::"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\Ch48.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\ClockGen.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\comnet.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\ComTrans.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\DeBounce_v.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\hit_cntr.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\Input_Reg.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\InputBit.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\Lanalyzer.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\leds.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\Ltch8.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\Ltch32.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\Ltch33.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\Ltch40.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\Ltch42.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\Mux3x32.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\Mux16x32.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\SFineTimeBit.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\Shift33.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\Shift40.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\Shift42.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\Shiftout32.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\StrSt.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\sync_cntr.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\Teststate.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\timestatics.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDC.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDCTop.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\wcomp.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Cpll0.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Cpll1.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Cpll2.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Cpll3.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Cpll.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Cpll4.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\readoutfifo.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\LA_FIFO.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\Lanalyzer0.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\SFineTimeBit0.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\SFineTimeBit1.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\SFineTimeBit2.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\SFineTimeBit3.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\SFineTimeBit4.v" (library work)
@I::"D:\bartz\Documents\Lattice\TrigTDC\Source\SFineTimeBit5.v" (library work)
Verilog syntax check successful!
File D:\Cad\lscc39\diamond\3.9_x64\synpbase\bin64\c_ver.exe changed - recompiling
File D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v changed - recompiling
File D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\pmi_def.v changed - recompiling
File D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\vlog\hypermods.v changed - recompiling
File D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\vlog\umr_capim.v changed - recompiling
File D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\vlog\scemi_objects.v changed - recompiling
File D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\vlog\scemi_pipes.svh changed - recompiling
File D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDCTop.v changed - recompiling
Selecting top level module TriggerTDCTop
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\leds.v:23:7:23:11:@N:CG364:@XP_MSG">leds.v(23)</a><!@TM:1507147256> | Synthesizing module leds in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v:176:7:176:14:@N:CG364:@XP_MSG">ecp3.v(176)</a><!@TM:1507147256> | Synthesizing module FD1P3AY in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\DeBounce_v.v:10:7:10:15:@N:CG364:@XP_MSG">DeBounce_v.v(10)</a><!@TM:1507147256> | Synthesizing module DeBounce in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v:197:7:197:14:@N:CG364:@XP_MSG">ecp3.v(197)</a><!@TM:1507147256> | Synthesizing module FD1P3DX in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\StrSt.v:10:7:10:12:@N:CG364:@XP_MSG">StrSt.v(10)</a><!@TM:1507147256> | Synthesizing module StrSt in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Ltch42.v:10:7:10:13:@N:CG364:@XP_MSG">Ltch42.v(10)</a><!@TM:1507147256> | Synthesizing module Ltch42 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Shift42.v:10:7:10:14:@N:CG364:@XP_MSG">Shift42.v(10)</a><!@TM:1507147256> | Synthesizing module Shift42 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Ltch32.v:10:7:10:13:@N:CG364:@XP_MSG">Ltch32.v(10)</a><!@TM:1507147256> | Synthesizing module Ltch32 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Shiftout32.v:10:7:10:17:@N:CG364:@XP_MSG">Shiftout32.v(10)</a><!@TM:1507147256> | Synthesizing module Shiftout32 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\comnet.v:10:7:10:13:@N:CG364:@XP_MSG">comnet.v(10)</a><!@TM:1507147256> | Synthesizing module comnet in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b11000001
	DEFAULTVALUE=32'b00000000000000000000000001000000
   Generated name = Register_193_64

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b11000010
	DEFAULTVALUE=32'b10000000000000000000000000000000
   Generated name = Register_194_2147483648

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\ComTrans.v:10:7:10:15:@N:CG364:@XP_MSG">ComTrans.v(10)</a><!@TM:1507147256> | Synthesizing module ComTrans in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b11000000
	DEFAULTVALUE=32'b10000100000010000000000000000000
   Generated name = Register_192_2215116800

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v:457:7:457:10:@N:CG364:@XP_MSG">ecp3.v(457)</a><!@TM:1507147256> | Synthesizing module INV in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v:1029:7:1029:10:@N:CG364:@XP_MSG">ecp3.v(1029)</a><!@TM:1507147256> | Synthesizing module VLO in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v:1552:7:1552:14:@N:CG364:@XP_MSG">ecp3.v(1552)</a><!@TM:1507147256> | Synthesizing module EHXPLLF in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Cpll.v:8:7:8:11:@N:CG364:@XP_MSG">Cpll.v(8)</a><!@TM:1507147256> | Synthesizing module Cpll in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v:148:7:148:13:@N:CG364:@XP_MSG">ecp3.v(148)</a><!@TM:1507147256> | Synthesizing module FADD2B in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Cpll1.v:8:7:8:12:@N:CG364:@XP_MSG">Cpll1.v(8)</a><!@TM:1507147256> | Synthesizing module Cpll1 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b11000011
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_195_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Cpll2.v:8:7:8:12:@N:CG364:@XP_MSG">Cpll2.v(8)</a><!@TM:1507147256> | Synthesizing module Cpll2 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\ClockGen.v:10:7:10:15:@N:CG364:@XP_MSG">ClockGen.v(10)</a><!@TM:1507147256> | Synthesizing module ClockGen in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Input_Reg.v:3:7:3:16:@N:CG364:@XP_MSG">Input_Reg.v(3)</a><!@TM:1507147256> | Synthesizing module Input_Reg in library work.

	WIDTH=32'b00000000000000000000000000110000
   Generated name = Input_Reg_48s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00000000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_0_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00000001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_1_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00000010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_2_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00000011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_3_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Ltch8.v:10:7:10:12:@N:CG364:@XP_MSG">Ltch8.v(10)</a><!@TM:1507147256> | Synthesizing module Ltch8 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\wcomp.v:10:7:10:12:@N:CG364:@XP_MSG">wcomp.v(10)</a><!@TM:1507147256> | Synthesizing module wcomp in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b000000
   Generated name = FineTimeBit_0

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CG360:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | Removing wire DataOutLA, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_4[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00000100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_4_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00000101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_5_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00000110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_6_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00000111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_7_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b000001
   Generated name = FineTimeBit_1

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_9[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00001000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_8_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00001001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_9_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00001010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_10_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00001011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_11_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b000010
   Generated name = FineTimeBit_2

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_14[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00001100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_12_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00001101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_13_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00001110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_14_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00001111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_15_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b000011
   Generated name = FineTimeBit_3

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_19[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00010000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_16_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00010001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_17_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00010010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_18_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00010011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_19_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b000100
   Generated name = FineTimeBit_4

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_24[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00010100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_20_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00010101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_21_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00010110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_22_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00010111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_23_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b000101
   Generated name = FineTimeBit_5

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_29[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00011000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_24_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00011001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_25_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00011010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_26_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00011011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_27_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b000110
   Generated name = FineTimeBit_6

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_34[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00011100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_28_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00011101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_29_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00011110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_30_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00011111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_31_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b000111
   Generated name = FineTimeBit_7

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_39[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00100000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_32_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00100001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_33_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00100010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_34_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00100011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_35_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b001000
   Generated name = FineTimeBit_8

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_44[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00100100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_36_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00100101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_37_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00100110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_38_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00100111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_39_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b001001
   Generated name = FineTimeBit_9

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_49[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00101000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_40_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00101001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_41_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00101010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_42_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00101011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_43_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b001010
   Generated name = FineTimeBit_10

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_54[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00101100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_44_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00101101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_45_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00101110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_46_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00101111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_47_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b001011
   Generated name = FineTimeBit_11

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_59[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00110000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_48_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00110001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_49_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00110010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_50_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00110011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_51_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b001100
   Generated name = FineTimeBit_12

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_64[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00110100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_52_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00110101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_53_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00110110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_54_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00110111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_55_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b001101
   Generated name = FineTimeBit_13

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_69[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00111000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_56_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00111001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_57_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00111010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_58_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00111011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_59_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b001110
   Generated name = FineTimeBit_14

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_74[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00111100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_60_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00111101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_61_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00111110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_62_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b00111111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_63_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b001111
   Generated name = FineTimeBit_15

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_79[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01000000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_64_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01000001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_65_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01000010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_66_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01000011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_67_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b010000
   Generated name = FineTimeBit_16

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_84[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01000100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_68_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01000101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_69_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01000110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_70_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01000111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_71_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b010001
   Generated name = FineTimeBit_17

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_89[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01001000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_72_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01001001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_73_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01001010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_74_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01001011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_75_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b010010
   Generated name = FineTimeBit_18

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_94[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01001100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_76_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01001101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_77_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01001110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_78_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01001111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_79_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b010011
   Generated name = FineTimeBit_19

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_99[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01010000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_80_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01010001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_81_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01010010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_82_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01010011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_83_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b010100
   Generated name = FineTimeBit_20

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_104[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01010100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_84_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01010101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_85_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01010110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_86_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01010111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_87_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b010101
   Generated name = FineTimeBit_21

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_109[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01011000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_88_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01011001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_89_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01011010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_90_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01011011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_91_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b010110
   Generated name = FineTimeBit_22

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_114[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01011100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_92_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01011101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_93_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01011110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_94_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01011111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_95_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b010111
   Generated name = FineTimeBit_23

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_119[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01100000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_96_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01100001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_97_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01100010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_98_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01100011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_99_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b011000
   Generated name = FineTimeBit_24

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_124[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01100100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_100_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01100101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_101_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01100110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_102_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01100111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_103_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b011001
   Generated name = FineTimeBit_25

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_129[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01101000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_104_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01101001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_105_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01101010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_106_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01101011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_107_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b011010
   Generated name = FineTimeBit_26

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_134[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01101100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_108_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01101101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_109_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01101110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_110_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01101111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_111_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b011011
   Generated name = FineTimeBit_27

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_139[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01110000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_112_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01110001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_113_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01110010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_114_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01110011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_115_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b011100
   Generated name = FineTimeBit_28

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_144[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01110100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_116_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01110101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_117_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01110110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_118_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01110111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_119_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b011101
   Generated name = FineTimeBit_29

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_149[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01111000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_120_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01111001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_121_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01111010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_122_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01111011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_123_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b011110
   Generated name = FineTimeBit_30

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_154[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01111100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_124_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01111101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_125_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01111110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_126_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b01111111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_127_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b011111
   Generated name = FineTimeBit_31

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_159[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10000000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_128_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10000001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_129_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10000010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_130_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10000011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_131_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b100000
   Generated name = FineTimeBit_32

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_164[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10000100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_132_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10000101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_133_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10000110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_134_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10000111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_135_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b100001
   Generated name = FineTimeBit_33

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_169[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10001000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_136_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10001001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_137_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10001010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_138_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10001011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_139_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b100010
   Generated name = FineTimeBit_34

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_174[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10001100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_140_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10001101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_141_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10001110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_142_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10001111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_143_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b100011
   Generated name = FineTimeBit_35

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_179[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10010000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_144_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10010001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_145_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10010010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_146_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10010011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_147_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b100100
   Generated name = FineTimeBit_36

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_184[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10010100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_148_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10010101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_149_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10010110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_150_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10010111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_151_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b100101
   Generated name = FineTimeBit_37

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_189[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10011000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_152_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10011001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_153_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10011010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_154_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10011011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_155_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b100110
   Generated name = FineTimeBit_38

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_194[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10011100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_156_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10011101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_157_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10011110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_158_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10011111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_159_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b100111
   Generated name = FineTimeBit_39

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_199[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10100000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_160_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10100001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_161_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10100010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_162_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10100011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_163_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b101000
   Generated name = FineTimeBit_40

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_204[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10100100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_164_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10100101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_165_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10100110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_166_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10100111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_167_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b101001
   Generated name = FineTimeBit_41

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_209[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10101000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_168_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10101001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_169_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10101010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_170_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10101011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_171_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b101010
   Generated name = FineTimeBit_42

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_214[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10101100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_172_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10101101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_173_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10101110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_174_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10101111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_175_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b101011
   Generated name = FineTimeBit_43

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_219[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10110000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_176_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10110001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_177_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10110010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_178_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10110011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_179_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b101100
   Generated name = FineTimeBit_44

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_224[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10110100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_180_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10110101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_181_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10110110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_182_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10110111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_183_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b101101
   Generated name = FineTimeBit_45

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_229[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10111000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_184_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10111001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_185_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10111010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_186_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10111011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_187_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b101110
   Generated name = FineTimeBit_46

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_234[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10111100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_188_0

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10111101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_189_4294967295

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10111110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_190_61440

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1507147256> | Synthesizing module Register in library work.

	MYAD=8'b10111111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_191_251658240

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1507147256> | Synthesizing module FineTimeBit in library work.

	Ch=6'b101111
   Generated name = FineTimeBit_47

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:90:0:90:6:@W:CL169:@XP_MSG">FineTimeBit.v(90)</a><!@TM:1507147256> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL265:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Removing unused bit 0 of TimeLtch50_239[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Mux16x32.v:10:7:10:15:@N:CG364:@XP_MSG">Mux16x32.v(10)</a><!@TM:1507147256> | Synthesizing module Mux16x32 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Mux3x32.v:10:7:10:14:@N:CG364:@XP_MSG">Mux3x32.v(10)</a><!@TM:1507147256> | Synthesizing module Mux3x32 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Ch48.v:10:7:10:11:@N:CG364:@XP_MSG">Ch48.v(10)</a><!@TM:1507147256> | Synthesizing module Ch48 in library work.

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Ch48.v:25:18:25:22:@W:CG360:@XP_MSG">Ch48.v(25)</a><!@TM:1507147256> | Removing wire test, as there is no assignment to it.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\sync_cntr.v:10:7:10:19:@N:CG364:@XP_MSG">sync_cntr.v(10)</a><!@TM:1507147256> | Synthesizing module sync_counter in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\hit_cntr.v:11:7:11:18:@N:CG364:@XP_MSG">hit_cntr.v(11)</a><!@TM:1507147256> | Synthesizing module hit_counter in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Teststate.v:10:7:10:16:@N:CG364:@XP_MSG">Teststate.v(10)</a><!@TM:1507147256> | Synthesizing module teststate in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v:43:7:43:11:@N:CG364:@XP_MSG">ecp3.v(43)</a><!@TM:1507147256> | Synthesizing module AND2 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v:834:7:834:10:@N:CG364:@XP_MSG">ecp3.v(834)</a><!@TM:1507147256> | Synthesizing module OR2 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v:1078:7:1078:11:@N:CG364:@XP_MSG">ecp3.v(1078)</a><!@TM:1507147256> | Synthesizing module XOR2 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v:956:7:956:15:@N:CG364:@XP_MSG">ecp3.v(956)</a><!@TM:1507147256> | Synthesizing module ROM16X1A in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v:1253:7:1253:13:@N:CG364:@XP_MSG">ecp3.v(1253)</a><!@TM:1507147256> | Synthesizing module DP16KC in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v:186:7:186:14:@N:CG364:@XP_MSG">ecp3.v(186)</a><!@TM:1507147256> | Synthesizing module FD1P3BX in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v:258:7:258:14:@N:CG364:@XP_MSG">ecp3.v(258)</a><!@TM:1507147256> | Synthesizing module FD1S3DX in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v:248:7:248:14:@N:CG364:@XP_MSG">ecp3.v(248)</a><!@TM:1507147256> | Synthesizing module FD1S3BX in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v:129:7:129:10:@N:CG364:@XP_MSG">ecp3.v(129)</a><!@TM:1507147256> | Synthesizing module CU2 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v:382:7:382:13:@N:CG364:@XP_MSG">ecp3.v(382)</a><!@TM:1507147256> | Synthesizing module FSUB2B in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v:1025:7:1025:10:@N:CG364:@XP_MSG">ecp3.v(1025)</a><!@TM:1507147256> | Synthesizing module VHI in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v:25:7:25:12:@N:CG364:@XP_MSG">ecp3.v(25)</a><!@TM:1507147256> | Synthesizing module AGEB2 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\readoutfifo.v:8:7:8:18:@N:CG364:@XP_MSG">readoutfifo.v(8)</a><!@TM:1507147256> | Synthesizing module readoutfifo in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\timestatics.v:10:7:10:18:@N:CG364:@XP_MSG">timestatics.v(10)</a><!@TM:1507147256> | Synthesizing module timestatics in library work.

<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\timestatics.v:102:4:102:5:@W:CS263:@XP_MSG">timestatics.v(102)</a><!@TM:1507147256> | Port-width mismatch for port Q. The port definition is 16 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\timestatics.v:21:12:21:15:@W:CG133:@XP_MSG">timestatics.v(21)</a><!@TM:1507147256> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\timestatics.v:25:38:25:44:@W:CG360:@XP_MSG">timestatics.v(25)</a><!@TM:1507147256> | Removing wire tofifo, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\timestatics.v:51:5:51:9:@W:CG360:@XP_MSG">timestatics.v(51)</a><!@TM:1507147256> | Removing wire full, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\timestatics.v:51:11:51:13:@W:CG360:@XP_MSG">timestatics.v(51)</a><!@TM:1507147256> | Removing wire en, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\timestatics.v:54:5:54:9:@W:CG360:@XP_MSG">timestatics.v(54)</a><!@TM:1507147256> | Removing wire test, as there is no assignment to it.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDC.v:6:7:6:17:@N:CG364:@XP_MSG">TriggerTDC.v(6)</a><!@TM:1507147256> | Synthesizing module TriggerTDC in library work.

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDC.v:14:13:14:19:@W:CG360:@XP_MSG">TriggerTDC.v(14)</a><!@TM:1507147256> | Removing wire OUT_pD, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDC.v:16:19:16:26:@W:CG360:@XP_MSG">TriggerTDC.v(16)</a><!@TM:1507147256> | Removing wire TestOut, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDC.v:49:5:49:14:@W:CG360:@XP_MSG">TriggerTDC.v(49)</a><!@TM:1507147256> | Removing wire StartTest, as there is no assignment to it.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDCTop.v:6:7:6:20:@N:CG364:@XP_MSG">TriggerTDCTop.v(6)</a><!@TM:1507147256> | Synthesizing module TriggerTDCTop in library work.

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDCTop.v:15:13:15:19:@W:CG360:@XP_MSG">TriggerTDCTop.v(15)</a><!@TM:1507147256> | Removing wire OUT_pB, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDCTop.v:16:13:16:19:@W:CG360:@XP_MSG">TriggerTDCTop.v(16)</a><!@TM:1507147256> | Removing wire OUT_pC, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDCTop.v:15:13:15:19:@W:CL157:@XP_MSG">TriggerTDCTop.v(15)</a><!@TM:1507147256> | *Output OUT_pB has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDCTop.v:16:13:16:19:@W:CL157:@XP_MSG">TriggerTDCTop.v(16)</a><!@TM:1507147256> | *Output OUT_pC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDCTop.v:9:11:9:16:@N:CL159:@XP_MSG">TriggerTDCTop.v(9)</a><!@TM:1507147256> | Input IN_pA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDCTop.v:10:11:10:16:@N:CL159:@XP_MSG">TriggerTDCTop.v(10)</a><!@TM:1507147256> | Input IN_pB is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDCTop.v:11:11:11:16:@N:CL159:@XP_MSG">TriggerTDCTop.v(11)</a><!@TM:1507147256> | Input IN_pC is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDCTop.v:13:11:13:18:@N:CL159:@XP_MSG">TriggerTDCTop.v(13)</a><!@TM:1507147256> | Input reset_i is unused.
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDC.v:14:13:14:19:@W:CL157:@XP_MSG">TriggerTDC.v(14)</a><!@TM:1507147256> | *Output OUT_pD has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDC.v:16:19:16:26:@W:CL157:@XP_MSG">TriggerTDC.v(16)</a><!@TM:1507147256> | *Output TestOut has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDC.v:9:11:9:16:@N:CL159:@XP_MSG">TriggerTDC.v(9)</a><!@TM:1507147256> | Input IN_pD is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDC.v:17:18:17:24:@N:CL159:@XP_MSG">TriggerTDC.v(17)</a><!@TM:1507147256> | Input TestIn is unused.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\timestatics.v:15:17:15:20:@W:CL246:@XP_MSG">timestatics.v(15)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\timestatics.v:15:17:15:20:@W:CL246:@XP_MSG">timestatics.v(15)</a><!@TM:1507147256> | Input port bits 1 to 0 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\timestatics.v:21:12:21:15:@A:CL153:@XP_MSG">timestatics.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Teststate.v:27:1:27:7:@N:CL201:@XP_MSG">Teststate.v(27)</a><!@TM:1507147256> | Trying to extract state machine for register State.
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Ch48.v:25:18:25:22:@W:CL157:@XP_MSG">Ch48.v(25)</a><!@TM:1507147256> | *Output test has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:185:0:185:6:@W:CL279:@XP_MSG">FineTimeBit.v(185)</a><!@TM:1507147256> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1507147256> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1507147256> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\ClockGen.v:12:18:12:21:@W:CL157:@XP_MSG">ClockGen.v(12)</a><!@TM:1507147256> | *Output clk has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\ClockGen.v:21:17:21:20:@W:CL157:@XP_MSG">ClockGen.v(21)</a><!@TM:1507147256> | *Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\ComTrans.v:35:0:35:6:@W:CL138:@XP_MSG">ComTrans.v(35)</a><!@TM:1507147256> | Removing register 'nack' because it is only assigned 0 or its original value.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1507147256> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\comnet.v:46:1:46:7:@N:CL201:@XP_MSG">comnet.v(46)</a><!@TM:1507147256> | Trying to extract state machine for register State.
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\comnet.v:24:18:24:22:@W:CL157:@XP_MSG">comnet.v(24)</a><!@TM:1507147256> | *Output test has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\comnet.v:15:12:15:15:@N:CL159:@XP_MSG">comnet.v(15)</a><!@TM:1507147256> | Input ack is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\comnet.v:16:12:16:19:@N:CL159:@XP_MSG">comnet.v(16)</a><!@TM:1507147256> | Input unknown is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\bartz\Documents\Lattice\TrigTDC\Source\comnet.v:17:12:17:16:@N:CL159:@XP_MSG">comnet.v(17)</a><!@TM:1507147256> | Input nack is unused.

At c_ver Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 106MB peak: 108MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 04 16:00:55 2017

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q3p1, Build 279R, built Mar  8 2017</a>
@N: : <!@TM:1507147256> | Running in 64-bit mode 
File D:\Cad\lscc39\diamond\3.9_x64\synpbase\bin64\syn_nfilter.exe changed - recompiling
File D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 04 16:00:56 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Wed Oct 04 16:00:56 2017

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 279R, built Mar  8 2017</a>
@N: : <!@TM:1507147258> | Running in 64-bit mode 
File D:\Cad\lscc39\diamond\3.9_x64\synpbase\bin64\syn_nfilter.exe changed - recompiling
File D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synwork\TrigTDC_TrigTDC_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 131MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 04 16:00:58 2017

###########################################################]
Pre-mapping Report

# Wed Oct 04 16:00:58 2017

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1682R, Built Mar 10 2017 10:47:08</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1507147263> | No constraint file specified. 
Linked File: <a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC_scck.rpt:@XP_FILE">TrigTDC_TrigTDC_scck.rpt</a>
Printing clock  summary report in "D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1507147263> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1507147263> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 212MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 212MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 177MB peak: 212MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 177MB peak: 212MB)

<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1507147263> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\comnet.v:43:7:43:15:@N:MO111:@XP_MSG">comnet.v(43)</a><!@TM:1507147263> | Tristate driver test_1 (in view: work.comnet(verilog)) on net test_1 (in view: work.comnet(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\comnet.v:43:7:43:15:@N:MO111:@XP_MSG">comnet.v(43)</a><!@TM:1507147263> | Tristate driver test_2 (in view: work.comnet(verilog)) on net test_2 (in view: work.comnet(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\comnet.v:43:7:43:15:@N:MO111:@XP_MSG">comnet.v(43)</a><!@TM:1507147263> | Tristate driver test_3 (in view: work.comnet(verilog)) on net test_3 (in view: work.comnet(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\comnet.v:43:7:43:15:@N:MO111:@XP_MSG">comnet.v(43)</a><!@TM:1507147263> | Tristate driver test_4 (in view: work.comnet(verilog)) on net test_4 (in view: work.comnet(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\clockgen.v:21:17:21:20:@N:MO111:@XP_MSG">clockgen.v(21)</a><!@TM:1507147263> | Tristate driver LED_1 (in view: work.ClockGen(verilog)) on net LED_1 (in view: work.ClockGen(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\clockgen.v:12:18:12:21:@N:MO111:@XP_MSG">clockgen.v(12)</a><!@TM:1507147263> | Tristate driver clk_1 (in view: work.ClockGen(verilog)) on net clk_1 (in view: work.ClockGen(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\clockgen.v:12:18:12:21:@N:MO111:@XP_MSG">clockgen.v(12)</a><!@TM:1507147263> | Tristate driver clk_2 (in view: work.ClockGen(verilog)) on net clk_2 (in view: work.ClockGen(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\ch48.v:25:18:25:22:@N:MO111:@XP_MSG">ch48.v(25)</a><!@TM:1507147263> | Tristate driver test_1 (in view: work.Ch48(verilog)) on net test_1 (in view: work.Ch48(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\ch48.v:25:18:25:22:@N:MO111:@XP_MSG">ch48.v(25)</a><!@TM:1507147263> | Tristate driver test_2 (in view: work.Ch48(verilog)) on net test_2 (in view: work.Ch48(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\ch48.v:25:18:25:22:@N:MO111:@XP_MSG">ch48.v(25)</a><!@TM:1507147263> | Tristate driver test_3 (in view: work.Ch48(verilog)) on net test_3 (in view: work.Ch48(verilog)) has its enable tied to GND.
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\comtrans.v:35:0:35:6:@W:MO129:@XP_MSG">comtrans.v(35)</a><!@TM:1507147263> | Sequential instance TDC.CT.ack is reduced to a combinational gate by constant propagation.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\ltch42.v:345:8:345:11:@N:BN362:@XP_MSG">ltch42.v(345)</a><!@TM:1507147263> | Removing sequential instance d41 (in view: work.Ltch42_0(verilog)) of type view:LUCENT.FD1P3AY(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\trigtdc\readoutfifo.v:507:12:507:17:@N:BN362:@XP_MSG">readoutfifo.v(507)</a><!@TM:1507147263> | Removing sequential instance FF_13 (in view: work.readoutfifo(verilog)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\trigtdc\readoutfifo.v:510:12:510:17:@N:BN362:@XP_MSG">readoutfifo.v(510)</a><!@TM:1507147263> | Removing sequential instance FF_12 (in view: work.readoutfifo(verilog)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\trigtdc\readoutfifo.v:513:12:513:17:@N:BN362:@XP_MSG">readoutfifo.v(513)</a><!@TM:1507147263> | Removing sequential instance FF_11 (in view: work.readoutfifo(verilog)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\trigtdc\readoutfifo.v:516:12:516:17:@N:BN362:@XP_MSG">readoutfifo.v(516)</a><!@TM:1507147263> | Removing sequential instance FF_10 (in view: work.readoutfifo(verilog)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\trigtdc\readoutfifo.v:519:12:519:16:@N:BN362:@XP_MSG">readoutfifo.v(519)</a><!@TM:1507147263> | Removing sequential instance FF_9 (in view: work.readoutfifo(verilog)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\trigtdc\readoutfifo.v:522:12:522:16:@N:BN362:@XP_MSG">readoutfifo.v(522)</a><!@TM:1507147263> | Removing sequential instance FF_8 (in view: work.readoutfifo(verilog)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\teststate.v:27:1:27:7:@N:BN362:@XP_MSG">teststate.v(27)</a><!@TM:1507147263> | Removing sequential instance rden (in view: work.teststate(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=372  set on top level netlist TriggerTDCTop

Finished netlist restructuring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 234MB peak: 243MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start                                  Requested     Requested     Clock                                        Clock                      Clock
Clock                                  Frequency     Period        Type                                         Group                      Load 
------------------------------------------------------------------------------------------------------------------------------------------------
ComTrans|Write_inferred_clock          1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_5      6272 
Cpll1|CLKOP_inferred_clock             4.2 MHz       240.613       inferred                                     Autoconstr_clkgroup_2      816  
Cpll1|CLKOS_inferred_clock             4.2 MHz       240.590       inferred                                     Autoconstr_clkgroup_1      768  
Cpll2|CLKOS_inferred_clock             624.8 MHz     1.601         inferred                                     Autoconstr_clkgroup_3      83   
Cpll|CLKOP_inferred_clock              1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_0      10281
DeBounce_0|Q_derived_clock             1.0 MHz       1000.000      derived (from Cpll|CLKOP_inferred_clock)     Autoconstr_clkgroup_0      121  
DeBounce_1|Q_derived_clock             1.0 MHz       1000.000      derived (from Cpll|CLKOP_inferred_clock)     Autoconstr_clkgroup_0      3    
Input_Reg_48s|Q_inferred_clock[0]      1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_52     34   
Input_Reg_48s|Q_inferred_clock[1]      1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_51     34   
Input_Reg_48s|Q_inferred_clock[2]      1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_50     34   
Input_Reg_48s|Q_inferred_clock[3]      1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_49     34   
Input_Reg_48s|Q_inferred_clock[4]      1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_48     34   
Input_Reg_48s|Q_inferred_clock[5]      1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_47     34   
Input_Reg_48s|Q_inferred_clock[6]      1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_46     34   
Input_Reg_48s|Q_inferred_clock[7]      1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_45     34   
Input_Reg_48s|Q_inferred_clock[8]      1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_44     34   
Input_Reg_48s|Q_inferred_clock[9]      1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_43     34   
Input_Reg_48s|Q_inferred_clock[10]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_42     34   
Input_Reg_48s|Q_inferred_clock[11]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_41     34   
Input_Reg_48s|Q_inferred_clock[12]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_40     34   
Input_Reg_48s|Q_inferred_clock[13]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_39     34   
Input_Reg_48s|Q_inferred_clock[14]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_38     34   
Input_Reg_48s|Q_inferred_clock[15]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_37     34   
Input_Reg_48s|Q_inferred_clock[16]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_36     34   
Input_Reg_48s|Q_inferred_clock[17]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_35     34   
Input_Reg_48s|Q_inferred_clock[18]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_34     34   
Input_Reg_48s|Q_inferred_clock[19]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_33     34   
Input_Reg_48s|Q_inferred_clock[20]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_32     34   
Input_Reg_48s|Q_inferred_clock[21]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_31     34   
Input_Reg_48s|Q_inferred_clock[22]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_30     34   
Input_Reg_48s|Q_inferred_clock[23]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_29     34   
Input_Reg_48s|Q_inferred_clock[24]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_28     34   
Input_Reg_48s|Q_inferred_clock[25]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_27     34   
Input_Reg_48s|Q_inferred_clock[26]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_26     34   
Input_Reg_48s|Q_inferred_clock[27]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_25     34   
Input_Reg_48s|Q_inferred_clock[28]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_24     34   
Input_Reg_48s|Q_inferred_clock[29]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_23     34   
Input_Reg_48s|Q_inferred_clock[30]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_22     34   
Input_Reg_48s|Q_inferred_clock[31]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_21     34   
Input_Reg_48s|Q_inferred_clock[32]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_20     34   
Input_Reg_48s|Q_inferred_clock[33]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_19     34   
Input_Reg_48s|Q_inferred_clock[34]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_18     34   
Input_Reg_48s|Q_inferred_clock[35]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_17     34   
Input_Reg_48s|Q_inferred_clock[36]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_16     34   
Input_Reg_48s|Q_inferred_clock[37]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_15     34   
Input_Reg_48s|Q_inferred_clock[38]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_14     34   
Input_Reg_48s|Q_inferred_clock[39]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_13     34   
Input_Reg_48s|Q_inferred_clock[40]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_12     34   
Input_Reg_48s|Q_inferred_clock[41]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_11     34   
Input_Reg_48s|Q_inferred_clock[42]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_10     34   
Input_Reg_48s|Q_inferred_clock[43]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_9      34   
Input_Reg_48s|Q_inferred_clock[44]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_8      34   
Input_Reg_48s|Q_inferred_clock[45]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_7      34   
Input_Reg_48s|Q_inferred_clock[46]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_6      34   
Input_Reg_48s|Q_inferred_clock[47]     1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_4      34   
System                                 405.7 MHz     2.465         system                                       system_clkgroup            48   
================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT531:@XP_HELP">MT531</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:24:1:24:7:@W:MT531:@XP_MSG">input_reg.v(24)</a><!@TM:1507147263> | Found signal identified as System clock which controls 48 sequential elements including TDC.DataInReg.genblk1\[0\]\.c[0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\debounce_v.v:18:8:18:12:@W:MT529:@XP_MSG">debounce_v.v(18)</a><!@TM:1507147263> | Found inferred clock Cpll|CLKOP_inferred_clock which controls 10281 sequential elements including SDaA.ClkA. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\ltch8.v:17:8:17:10:@W:MT529:@XP_MSG">ltch8.v(17)</a><!@TM:1507147263> | Found inferred clock Cpll1|CLKOS_inferred_clock which controls 768 sequential elements including TDC.Tdc.fb0.Deg90.d0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:48:0:48:6:@W:MT529:@XP_MSG">input_reg.v(48)</a><!@TM:1507147263> | Found inferred clock Cpll1|CLKOP_inferred_clock which controls 816 sequential elements including TDC.DataInReg.rst[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\leds.v:35:0:35:6:@W:MT529:@XP_MSG">leds.v(35)</a><!@TM:1507147263> | Found inferred clock Cpll2|CLKOS_inferred_clock which controls 83 sequential elements including Blink.count[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[47] which controls 34 sequential elements including TDC.Tdc.fb47.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\register.v:24:0:24:6:@W:MT529:@XP_MSG">register.v(24)</a><!@TM:1507147263> | Found inferred clock ComTrans|Write_inferred_clock which controls 6272 sequential elements including TDC.Cf.Q[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[46] which controls 34 sequential elements including TDC.Tdc.fb46.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[45] which controls 34 sequential elements including TDC.Tdc.fb45.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[44] which controls 34 sequential elements including TDC.Tdc.fb44.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[43] which controls 34 sequential elements including TDC.Tdc.fb43.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[42] which controls 34 sequential elements including TDC.Tdc.fb42.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[41] which controls 34 sequential elements including TDC.Tdc.fb41.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[40] which controls 34 sequential elements including TDC.Tdc.fb40.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[39] which controls 34 sequential elements including TDC.Tdc.fb39.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[38] which controls 34 sequential elements including TDC.Tdc.fb38.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[37] which controls 34 sequential elements including TDC.Tdc.fb37.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[36] which controls 34 sequential elements including TDC.Tdc.fb36.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[35] which controls 34 sequential elements including TDC.Tdc.fb35.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[34] which controls 34 sequential elements including TDC.Tdc.fb34.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[33] which controls 34 sequential elements including TDC.Tdc.fb33.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[32] which controls 34 sequential elements including TDC.Tdc.fb32.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[31] which controls 34 sequential elements including TDC.Tdc.fb31.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[30] which controls 34 sequential elements including TDC.Tdc.fb30.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[29] which controls 34 sequential elements including TDC.Tdc.fb29.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[28] which controls 34 sequential elements including TDC.Tdc.fb28.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[27] which controls 34 sequential elements including TDC.Tdc.fb27.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[26] which controls 34 sequential elements including TDC.Tdc.fb26.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[25] which controls 34 sequential elements including TDC.Tdc.fb25.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[24] which controls 34 sequential elements including TDC.Tdc.fb24.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[23] which controls 34 sequential elements including TDC.Tdc.fb23.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[22] which controls 34 sequential elements including TDC.Tdc.fb22.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[21] which controls 34 sequential elements including TDC.Tdc.fb21.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[20] which controls 34 sequential elements including TDC.Tdc.fb20.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[19] which controls 34 sequential elements including TDC.Tdc.fb19.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[18] which controls 34 sequential elements including TDC.Tdc.fb18.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[17] which controls 34 sequential elements including TDC.Tdc.fb17.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[16] which controls 34 sequential elements including TDC.Tdc.fb16.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[15] which controls 34 sequential elements including TDC.Tdc.fb15.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[14] which controls 34 sequential elements including TDC.Tdc.fb14.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[13] which controls 34 sequential elements including TDC.Tdc.fb13.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[12] which controls 34 sequential elements including TDC.Tdc.fb12.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[11] which controls 34 sequential elements including TDC.Tdc.fb11.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[10] which controls 34 sequential elements including TDC.Tdc.fb10.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[9] which controls 34 sequential elements including TDC.Tdc.fb9.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[8] which controls 34 sequential elements including TDC.Tdc.fb8.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[7] which controls 34 sequential elements including TDC.Tdc.fb7.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[6] which controls 34 sequential elements including TDC.Tdc.fb6.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[5] which controls 34 sequential elements including TDC.Tdc.fb5.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[4] which controls 34 sequential elements including TDC.Tdc.fb4.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[3] which controls 34 sequential elements including TDC.Tdc.fb3.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[2] which controls 34 sequential elements including TDC.Tdc.fb2.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[1] which controls 34 sequential elements including TDC.Tdc.fb1.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:201:0:201:6:@W:MT529:@XP_MSG">finetimebit.v(201)</a><!@TM:1507147263> | Found inferred clock Input_Reg_48s|Q_inferred_clock[0] which controls 34 sequential elements including TDC.Tdc.fb0.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 217MB peak: 243MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 227MB peak: 243MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 132MB peak: 243MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Wed Oct 04 16:01:03 2017

###########################################################]
Map & Optimize Report

# Wed Oct 04 16:01:03 2017

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1682R, Built Mar 10 2017 10:47:08</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1507147352> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1507147352> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 181MB peak: 183MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\comnet.v:43:7:43:15:@N:MO111:@XP_MSG">comnet.v(43)</a><!@TM:1507147352> | Tristate driver test_1 (in view: work.comnet(verilog)) on net test_1 (in view: work.comnet(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\comnet.v:43:7:43:15:@N:MO111:@XP_MSG">comnet.v(43)</a><!@TM:1507147352> | Tristate driver test_2 (in view: work.comnet(verilog)) on net test_2 (in view: work.comnet(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\comnet.v:43:7:43:15:@N:MO111:@XP_MSG">comnet.v(43)</a><!@TM:1507147352> | Tristate driver test_3 (in view: work.comnet(verilog)) on net test_3 (in view: work.comnet(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\comnet.v:43:7:43:15:@N:MO111:@XP_MSG">comnet.v(43)</a><!@TM:1507147352> | Tristate driver test_4 (in view: work.comnet(verilog)) on net test_4 (in view: work.comnet(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\clockgen.v:21:17:21:20:@N:MO111:@XP_MSG">clockgen.v(21)</a><!@TM:1507147352> | Tristate driver LED_1 (in view: work.ClockGen(verilog)) on net LED_1 (in view: work.ClockGen(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\clockgen.v:12:18:12:21:@N:MO111:@XP_MSG">clockgen.v(12)</a><!@TM:1507147352> | Tristate driver clk_1 (in view: work.ClockGen(verilog)) on net clk_1 (in view: work.ClockGen(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\clockgen.v:12:18:12:21:@N:MO111:@XP_MSG">clockgen.v(12)</a><!@TM:1507147352> | Tristate driver clk_2 (in view: work.ClockGen(verilog)) on net clk_2 (in view: work.ClockGen(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\ch48.v:25:18:25:22:@N:MO111:@XP_MSG">ch48.v(25)</a><!@TM:1507147352> | Tristate driver test_1 (in view: work.Ch48(verilog)) on net test_1 (in view: work.Ch48(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\ch48.v:25:18:25:22:@N:MO111:@XP_MSG">ch48.v(25)</a><!@TM:1507147352> | Tristate driver test_2 (in view: work.Ch48(verilog)) on net test_2 (in view: work.Ch48(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\ch48.v:25:18:25:22:@N:MO111:@XP_MSG">ch48.v(25)</a><!@TM:1507147352> | Tristate driver test_3 (in view: work.Ch48(verilog)) on net test_3 (in view: work.Ch48(verilog)) has its enable tied to GND.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:250:1:250:7:@W:BN132:@XP_MSG">finetimebit.v(250)</a><!@TM:1507147352> | Removing sequential instance TDC.Tdc.fb0.genblk2[0].Result[0] because it is equivalent to instance TDC.Tdc.fb0.El.genblk1[0].c[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:250:1:250:7:@W:BN132:@XP_MSG">finetimebit.v(250)</a><!@TM:1507147352> | Removing sequential instance TDC.Tdc.fb0.genblk2[1].Result[1] because it is equivalent to instance TDC.Tdc.fb0.El.genblk1[1].c[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:250:1:250:7:@W:BN132:@XP_MSG">finetimebit.v(250)</a><!@TM:1507147352> | Removing sequential instance TDC.Tdc.fb0.genblk2[3].Result[3] because it is equivalent to instance TDC.Tdc.fb0.El.genblk1[3].c[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:250:1:250:7:@W:BN132:@XP_MSG">finetimebit.v(250)</a><!@TM:1507147352> | Removing sequential instance TDC.Tdc.fb0.genblk2[5].Result[5] because it is equivalent to instance TDC.Tdc.fb0.El.genblk1[5].c[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:250:1:250:7:@W:BN132:@XP_MSG">finetimebit.v(250)</a><!@TM:1507147352> | Removing sequential instance TDC.Tdc.fb0.genblk2[7].Result[7] because it is equivalent to instance TDC.Tdc.fb0.El.genblk1[7].c[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:250:1:250:7:@W:BN132:@XP_MSG">finetimebit.v(250)</a><!@TM:1507147352> | Removing sequential instance TDC.Tdc.fb0.genblk2[8].Result[8] because it is equivalent to instance TDC.Tdc.fb0.El.genblk1[8].c[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:250:1:250:7:@W:BN132:@XP_MSG">finetimebit.v(250)</a><!@TM:1507147352> | Removing sequential instance TDC.Tdc.fb0.genblk2[10].Result[10] because it is equivalent to instance TDC.Tdc.fb0.El.genblk1[10].c[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:250:1:250:7:@W:BN132:@XP_MSG">finetimebit.v(250)</a><!@TM:1507147352> | Removing sequential instance TDC.Tdc.fb0.genblk2[12].Result[12] because it is equivalent to instance TDC.Tdc.fb0.El.genblk1[12].c[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:250:1:250:7:@W:BN132:@XP_MSG">finetimebit.v(250)</a><!@TM:1507147352> | Removing sequential instance TDC.Tdc.fb0.genblk2[14].Result[14] because it is equivalent to instance TDC.Tdc.fb0.El.genblk1[14].c[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\finetimebit.v:250:1:250:7:@W:BN132:@XP_MSG">finetimebit.v(250)</a><!@TM:1507147352> | Removing sequential instance TDC.Tdc.fb0.genblk2[15].Result[15] because it is equivalent to instance TDC.Tdc.fb0.El.genblk1[15].c[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1507147352> | Auto Constrain mode is enabled 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1507147352> | Applying initial value "000000000000000000000000000000000000000000000000" on instance TDC.DataInReg.rst[47:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1507147352> | Applying initial value "000" on instance TDC.ts.sm.State[2:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1507147352> | Applying initial value "000" on instance FEC.State[2:0]. 

Finished RTL optimizations (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 201MB peak: 211MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\leds.v:35:0:35:6:@N:MO231:@XP_MSG">leds.v(35)</a><!@TM:1507147352> | Found counter in view:work.TriggerTDCTop(verilog) instance Blink.count[31:0] 

Starting factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 222MB peak: 223MB)


Finished factoring (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:16s; Memory used current: 321MB peak: 323MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 283MB peak: 375MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:26s; Memory used current: 298MB peak: 375MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:33s; Memory used current: 310MB peak: 375MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:39s; CPU Time elapsed 0h:00m:39s; Memory used current: 309MB peak: 375MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:40s; CPU Time elapsed 0h:00m:40s; Memory used current: 301MB peak: 375MB)


Finished preparing to map (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:00m:46s; Memory used current: 303MB peak: 375MB)


Finished technology mapping (Real Time elapsed 0h:00m:54s; CPU Time elapsed 0h:00m:54s; Memory used current: 338MB peak: 386MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:55s		    -0.94ns		12703 /     16704
   2		0h:00m:56s		    -0.94ns		12061 /     16704
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[36] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[37] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[44] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[45] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[46] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[47] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[29] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[30] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[31] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[32] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[33] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[34] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[35] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[19] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[20] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[38] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[39] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[40] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[41] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[42] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[43] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[14] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[15] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[16] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[17] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[18] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[3] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[4] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[21] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[22] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[23] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[24] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[25] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[26] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[27] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[28] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[0] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[1] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[2] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[7] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[8] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[5] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[6] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[11] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[12] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[9] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[10] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\bartz\documents\lattice\trigtdc\source\input_reg.v:51:11:51:23:@N:FX271:@XP_MSG">input_reg.v(51)</a><!@TM:1507147352> | Replicating instance TDC.DataInReg.Q_1[13] (in view: work.TriggerTDCTop(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 48 LUTs via timing driven replication

   3		0h:00m:58s		    -0.94ns		12109 /     16704


   4		0h:00m:59s		    -0.94ns		12109 /     16704

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:00s; CPU Time elapsed 0h:01m:00s; Memory used current: 338MB peak: 386MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1507147352> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[46], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[45], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[44], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[43], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[42], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[41], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[40], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[39], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[38], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[37], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[36], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[35], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[34], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[33], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[32], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[31], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[30], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[29], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[28], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[27], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[26], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[25], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[24], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[23], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[22], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[21], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[20], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[19], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[18], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[17], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[16], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[15], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[14], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[13], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[12], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[11], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[10], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[9], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[8], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[7], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[6], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[5], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[4], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[3], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[2], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[1], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 
<font color=#A52A2A>@W:<a href="@W:MT453:@XP_HELP">MT453</a> : <!@TM:1507147352> | clock period is too long for clock Input_Reg_48s|Q_inferred_clock[0], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. </font> 

Finished restoring hierarchy (Real Time elapsed 0h:01m:12s; CPU Time elapsed 0h:01m:12s; Memory used current: 358MB peak: 386MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

50 non-gated/non-generated clock tree(s) driving 165 clock pin(s) of sequential element(s)
53 gated/generated clock tree(s) driving 18268 clock pin(s) of sequential element(s)
0 instances converted, 18268 sequential instances remain driven by gated/generated clocks

=================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                
-------------------------------------------------------------------------------------------------------
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[0].c[0]@|F:@syn_sample_clock_path==CKID0054@|M:ClockId0054  @XP_NAMES_BY_PROP">ClockId0054 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[0].c[0]  
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[10].c[10]@|F:@syn_sample_clock_path1==CKID0055@|M:ClockId0055  @XP_NAMES_BY_PROP">ClockId0055 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[10].c[10]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[11].c[11]@|F:@syn_sample_clock_path2==CKID0056@|M:ClockId0056  @XP_NAMES_BY_PROP">ClockId0056 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[11].c[11]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[12].c[12]@|F:@syn_sample_clock_path3==CKID0057@|M:ClockId0057  @XP_NAMES_BY_PROP">ClockId0057 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[12].c[12]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[13].c[13]@|F:@syn_sample_clock_path4==CKID0058@|M:ClockId0058  @XP_NAMES_BY_PROP">ClockId0058 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[13].c[13]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[14].c[14]@|F:@syn_sample_clock_path5==CKID0059@|M:ClockId0059  @XP_NAMES_BY_PROP">ClockId0059 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[14].c[14]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[15].c[15]@|F:@syn_sample_clock_path6==CKID0060@|M:ClockId0060  @XP_NAMES_BY_PROP">ClockId0060 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[15].c[15]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[16].c[16]@|F:@syn_sample_clock_path7==CKID0061@|M:ClockId0061  @XP_NAMES_BY_PROP">ClockId0061 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[16].c[16]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[17].c[17]@|F:@syn_sample_clock_path8==CKID0062@|M:ClockId0062  @XP_NAMES_BY_PROP">ClockId0062 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[17].c[17]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[18].c[18]@|F:@syn_sample_clock_path9==CKID0063@|M:ClockId0063  @XP_NAMES_BY_PROP">ClockId0063 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[18].c[18]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[19].c[19]@|F:@syn_sample_clock_path10==CKID0064@|M:ClockId0064  @XP_NAMES_BY_PROP">ClockId0064 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[19].c[19]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[1].c[1]@|F:@syn_sample_clock_path11==CKID0065@|M:ClockId0065  @XP_NAMES_BY_PROP">ClockId0065 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[1].c[1]  
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[20].c[20]@|F:@syn_sample_clock_path12==CKID0066@|M:ClockId0066  @XP_NAMES_BY_PROP">ClockId0066 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[20].c[20]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[21].c[21]@|F:@syn_sample_clock_path13==CKID0067@|M:ClockId0067  @XP_NAMES_BY_PROP">ClockId0067 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[21].c[21]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[22].c[22]@|F:@syn_sample_clock_path14==CKID0068@|M:ClockId0068  @XP_NAMES_BY_PROP">ClockId0068 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[22].c[22]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[23].c[23]@|F:@syn_sample_clock_path15==CKID0069@|M:ClockId0069  @XP_NAMES_BY_PROP">ClockId0069 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[23].c[23]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[24].c[24]@|F:@syn_sample_clock_path16==CKID0070@|M:ClockId0070  @XP_NAMES_BY_PROP">ClockId0070 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[24].c[24]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[25].c[25]@|F:@syn_sample_clock_path17==CKID0071@|M:ClockId0071  @XP_NAMES_BY_PROP">ClockId0071 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[25].c[25]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[26].c[26]@|F:@syn_sample_clock_path18==CKID0072@|M:ClockId0072  @XP_NAMES_BY_PROP">ClockId0072 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[26].c[26]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[27].c[27]@|F:@syn_sample_clock_path19==CKID0073@|M:ClockId0073  @XP_NAMES_BY_PROP">ClockId0073 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[27].c[27]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[28].c[28]@|F:@syn_sample_clock_path20==CKID0074@|M:ClockId0074  @XP_NAMES_BY_PROP">ClockId0074 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[28].c[28]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[29].c[29]@|F:@syn_sample_clock_path21==CKID0075@|M:ClockId0075  @XP_NAMES_BY_PROP">ClockId0075 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[29].c[29]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[2].c[2]@|F:@syn_sample_clock_path22==CKID0076@|M:ClockId0076  @XP_NAMES_BY_PROP">ClockId0076 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[2].c[2]  
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[30].c[30]@|F:@syn_sample_clock_path23==CKID0077@|M:ClockId0077  @XP_NAMES_BY_PROP">ClockId0077 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[30].c[30]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[31].c[31]@|F:@syn_sample_clock_path24==CKID0078@|M:ClockId0078  @XP_NAMES_BY_PROP">ClockId0078 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[31].c[31]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[32].c[32]@|F:@syn_sample_clock_path25==CKID0079@|M:ClockId0079  @XP_NAMES_BY_PROP">ClockId0079 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[32].c[32]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[33].c[33]@|F:@syn_sample_clock_path26==CKID0080@|M:ClockId0080  @XP_NAMES_BY_PROP">ClockId0080 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[33].c[33]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[34].c[34]@|F:@syn_sample_clock_path27==CKID0081@|M:ClockId0081  @XP_NAMES_BY_PROP">ClockId0081 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[34].c[34]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[35].c[35]@|F:@syn_sample_clock_path28==CKID0082@|M:ClockId0082  @XP_NAMES_BY_PROP">ClockId0082 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[35].c[35]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[36].c[36]@|F:@syn_sample_clock_path29==CKID0083@|M:ClockId0083  @XP_NAMES_BY_PROP">ClockId0083 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[36].c[36]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[37].c[37]@|F:@syn_sample_clock_path30==CKID0084@|M:ClockId0084  @XP_NAMES_BY_PROP">ClockId0084 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[37].c[37]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[38].c[38]@|F:@syn_sample_clock_path31==CKID0085@|M:ClockId0085  @XP_NAMES_BY_PROP">ClockId0085 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[38].c[38]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[39].c[39]@|F:@syn_sample_clock_path32==CKID0086@|M:ClockId0086  @XP_NAMES_BY_PROP">ClockId0086 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[39].c[39]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[3].c[3]@|F:@syn_sample_clock_path33==CKID0087@|M:ClockId0087  @XP_NAMES_BY_PROP">ClockId0087 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[3].c[3]  
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[40].c[40]@|F:@syn_sample_clock_path34==CKID0088@|M:ClockId0088  @XP_NAMES_BY_PROP">ClockId0088 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[40].c[40]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[41].c[41]@|F:@syn_sample_clock_path35==CKID0089@|M:ClockId0089  @XP_NAMES_BY_PROP">ClockId0089 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[41].c[41]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[42].c[42]@|F:@syn_sample_clock_path36==CKID0090@|M:ClockId0090  @XP_NAMES_BY_PROP">ClockId0090 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[42].c[42]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[43].c[43]@|F:@syn_sample_clock_path37==CKID0091@|M:ClockId0091  @XP_NAMES_BY_PROP">ClockId0091 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[43].c[43]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[44].c[44]@|F:@syn_sample_clock_path38==CKID0092@|M:ClockId0092  @XP_NAMES_BY_PROP">ClockId0092 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[44].c[44]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[45].c[45]@|F:@syn_sample_clock_path39==CKID0093@|M:ClockId0093  @XP_NAMES_BY_PROP">ClockId0093 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[45].c[45]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[46].c[46]@|F:@syn_sample_clock_path40==CKID0094@|M:ClockId0094  @XP_NAMES_BY_PROP">ClockId0094 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[46].c[46]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[47].c[47]@|F:@syn_sample_clock_path41==CKID0095@|M:ClockId0095  @XP_NAMES_BY_PROP">ClockId0095 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[47].c[47]
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[4].c[4]@|F:@syn_sample_clock_path42==CKID0096@|M:ClockId0096  @XP_NAMES_BY_PROP">ClockId0096 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[4].c[4]  
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[5].c[5]@|F:@syn_sample_clock_path43==CKID0097@|M:ClockId0097  @XP_NAMES_BY_PROP">ClockId0097 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[5].c[5]  
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[6].c[6]@|F:@syn_sample_clock_path44==CKID0098@|M:ClockId0098  @XP_NAMES_BY_PROP">ClockId0098 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[6].c[6]  
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[7].c[7]@|F:@syn_sample_clock_path45==CKID0099@|M:ClockId0099  @XP_NAMES_BY_PROP">ClockId0099 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[7].c[7]  
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[8].c[8]@|F:@syn_sample_clock_path46==CKID0100@|M:ClockId0100  @XP_NAMES_BY_PROP">ClockId0100 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[8].c[8]  
<a href="@|S:INP[47:0]@|E:TDC.DataInReg.genblk1[9].c[9]@|F:@syn_sample_clock_path47==CKID0101@|M:ClockId0101  @XP_NAMES_BY_PROP">ClockId0101 </a>       INP[47:0]           port                   1          TDC.DataInReg.genblk1[9].c[9]  
<a href="@|S:SClA.ClkC@|E:FEC.shft42.Pos.d41@|F:@syn_sample_clock_path==CKID0102@|M:ClockId0102  @XP_NAMES_BY_PROP">ClockId0102 </a>       SClA.ClkC           FD1P3AY                115        FEC.shft42.Pos.d41             
<a href="@|S:SDaA.ClkC@|E:FEC.findstart.StopFF@|F:@syn_sample_clock_path==CKID0103@|M:ClockId0103  @XP_NAMES_BY_PROP">ClockId0103 </a>       SDaA.ClkC           FD1P3AY                2          FEC.findstart.StopFF           
=======================================================================================================
========================================================================================================= Gated/Generated Clocks ==========================================================================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:TDC.CG.PClk.PLLInst_0@|E:TDC.ts.RenBlk@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       TDC.CG.PClk.PLLInst_0      EHXPLLF                8697       TDC.ts.RenBlk                 Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
<a href="@|S:TDC.CG.P1Clk.PLLInst_0@|E:TDC.DataInReg.rst[47]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       TDC.CG.P1Clk.PLLInst_0     EHXPLLF                816        TDC.DataInReg.rst[47]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
<a href="@|S:TDC.CG.P1Clk.PLLInst_0@|E:TDC.Tdc.fb47.Deg90.d7@|F:@syn_sample_clock_path1==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       TDC.CG.P1Clk.PLLInst_0     EHXPLLF                768        TDC.Tdc.fb47.Deg90.d7         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
<a href="@|S:TDC.CG.P2Clk.PLLInst_0@|E:Blink.count[31]@|F:@syn_sample_clock_path==CKID0004@|M:ClockId0004  @XP_NAMES_BY_PROP">ClockId0004 </a>       TDC.CG.P2Clk.PLLInst_0     EHXPLLF                83         Blink.count[31]               Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
<a href="@|S:TDC.CT.Write@|E:TDC.CG.Cf1.Q[31]@|F:@syn_sample_clock_path==CKID0005@|M:ClockId0005  @XP_NAMES_BY_PROP">ClockId0005 </a>       TDC.CT.Write               ORCALUT4               6272       TDC.CG.Cf1.Q[31]              No gated clock conversion method for cell cell:LUCENT.FD1P3DX                                                                 
<a href="@|S:TDC.DataInReg.Q[0]@|E:TDC.Tdc.fb0.TimeLtch[31]@|F:@syn_sample_clock_path==CKID0006@|M:ClockId0006  @XP_NAMES_BY_PROP">ClockId0006 </a>       TDC.DataInReg.Q[0]         ORCALUT4               34         TDC.Tdc.fb0.TimeLtch[31]      No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[1]@|E:TDC.Tdc.fb1.TimeLtch[31]@|F:@syn_sample_clock_path1==CKID0007@|M:ClockId0007  @XP_NAMES_BY_PROP">ClockId0007 </a>       TDC.DataInReg.Q[1]         ORCALUT4               34         TDC.Tdc.fb1.TimeLtch[31]      No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[2]@|E:TDC.Tdc.fb2.TimeLtch[31]@|F:@syn_sample_clock_path2==CKID0008@|M:ClockId0008  @XP_NAMES_BY_PROP">ClockId0008 </a>       TDC.DataInReg.Q[2]         ORCALUT4               34         TDC.Tdc.fb2.TimeLtch[31]      No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[3]@|E:TDC.Tdc.fb3.TimeLtch[31]@|F:@syn_sample_clock_path3==CKID0009@|M:ClockId0009  @XP_NAMES_BY_PROP">ClockId0009 </a>       TDC.DataInReg.Q[3]         ORCALUT4               34         TDC.Tdc.fb3.TimeLtch[31]      No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[4]@|E:TDC.Tdc.fb4.TimeLtch[31]@|F:@syn_sample_clock_path4==CKID0010@|M:ClockId0010  @XP_NAMES_BY_PROP">ClockId0010 </a>       TDC.DataInReg.Q[4]         ORCALUT4               34         TDC.Tdc.fb4.TimeLtch[31]      No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[5]@|E:TDC.Tdc.fb5.TimeLtch[31]@|F:@syn_sample_clock_path5==CKID0011@|M:ClockId0011  @XP_NAMES_BY_PROP">ClockId0011 </a>       TDC.DataInReg.Q[5]         ORCALUT4               34         TDC.Tdc.fb5.TimeLtch[31]      No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[6]@|E:TDC.Tdc.fb6.TimeLtch[31]@|F:@syn_sample_clock_path6==CKID0012@|M:ClockId0012  @XP_NAMES_BY_PROP">ClockId0012 </a>       TDC.DataInReg.Q[6]         ORCALUT4               34         TDC.Tdc.fb6.TimeLtch[31]      No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[7]@|E:TDC.Tdc.fb7.TimeLtch[31]@|F:@syn_sample_clock_path7==CKID0013@|M:ClockId0013  @XP_NAMES_BY_PROP">ClockId0013 </a>       TDC.DataInReg.Q[7]         ORCALUT4               34         TDC.Tdc.fb7.TimeLtch[31]      No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[8]@|E:TDC.Tdc.fb8.TimeLtch[31]@|F:@syn_sample_clock_path8==CKID0014@|M:ClockId0014  @XP_NAMES_BY_PROP">ClockId0014 </a>       TDC.DataInReg.Q[8]         ORCALUT4               34         TDC.Tdc.fb8.TimeLtch[31]      No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[9]@|E:TDC.Tdc.fb9.TimeLtch[31]@|F:@syn_sample_clock_path9==CKID0015@|M:ClockId0015  @XP_NAMES_BY_PROP">ClockId0015 </a>       TDC.DataInReg.Q[9]         ORCALUT4               34         TDC.Tdc.fb9.TimeLtch[31]      No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[10]@|E:TDC.Tdc.fb10.TimeLtch[31]@|F:@syn_sample_clock_path10==CKID0016@|M:ClockId0016  @XP_NAMES_BY_PROP">ClockId0016 </a>       TDC.DataInReg.Q[10]        ORCALUT4               34         TDC.Tdc.fb10.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[11]@|E:TDC.Tdc.fb11.TimeLtch[31]@|F:@syn_sample_clock_path11==CKID0017@|M:ClockId0017  @XP_NAMES_BY_PROP">ClockId0017 </a>       TDC.DataInReg.Q[11]        ORCALUT4               34         TDC.Tdc.fb11.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[12]@|E:TDC.Tdc.fb12.TimeLtch[31]@|F:@syn_sample_clock_path12==CKID0018@|M:ClockId0018  @XP_NAMES_BY_PROP">ClockId0018 </a>       TDC.DataInReg.Q[12]        ORCALUT4               34         TDC.Tdc.fb12.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[13]@|E:TDC.Tdc.fb13.TimeLtch[31]@|F:@syn_sample_clock_path13==CKID0019@|M:ClockId0019  @XP_NAMES_BY_PROP">ClockId0019 </a>       TDC.DataInReg.Q[13]        ORCALUT4               34         TDC.Tdc.fb13.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[14]@|E:TDC.Tdc.fb14.TimeLtch[31]@|F:@syn_sample_clock_path14==CKID0020@|M:ClockId0020  @XP_NAMES_BY_PROP">ClockId0020 </a>       TDC.DataInReg.Q[14]        ORCALUT4               34         TDC.Tdc.fb14.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[15]@|E:TDC.Tdc.fb15.TimeLtch[31]@|F:@syn_sample_clock_path15==CKID0021@|M:ClockId0021  @XP_NAMES_BY_PROP">ClockId0021 </a>       TDC.DataInReg.Q[15]        ORCALUT4               34         TDC.Tdc.fb15.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[16]@|E:TDC.Tdc.fb16.TimeLtch[31]@|F:@syn_sample_clock_path16==CKID0022@|M:ClockId0022  @XP_NAMES_BY_PROP">ClockId0022 </a>       TDC.DataInReg.Q[16]        ORCALUT4               34         TDC.Tdc.fb16.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[17]@|E:TDC.Tdc.fb17.TimeLtch[31]@|F:@syn_sample_clock_path17==CKID0023@|M:ClockId0023  @XP_NAMES_BY_PROP">ClockId0023 </a>       TDC.DataInReg.Q[17]        ORCALUT4               34         TDC.Tdc.fb17.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[18]@|E:TDC.Tdc.fb18.TimeLtch[31]@|F:@syn_sample_clock_path18==CKID0024@|M:ClockId0024  @XP_NAMES_BY_PROP">ClockId0024 </a>       TDC.DataInReg.Q[18]        ORCALUT4               34         TDC.Tdc.fb18.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[19]@|E:TDC.Tdc.fb19.TimeLtch[31]@|F:@syn_sample_clock_path19==CKID0025@|M:ClockId0025  @XP_NAMES_BY_PROP">ClockId0025 </a>       TDC.DataInReg.Q[19]        ORCALUT4               34         TDC.Tdc.fb19.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[20]@|E:TDC.Tdc.fb20.TimeLtch[31]@|F:@syn_sample_clock_path20==CKID0026@|M:ClockId0026  @XP_NAMES_BY_PROP">ClockId0026 </a>       TDC.DataInReg.Q[20]        ORCALUT4               34         TDC.Tdc.fb20.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[21]@|E:TDC.Tdc.fb21.TimeLtch[31]@|F:@syn_sample_clock_path21==CKID0027@|M:ClockId0027  @XP_NAMES_BY_PROP">ClockId0027 </a>       TDC.DataInReg.Q[21]        ORCALUT4               34         TDC.Tdc.fb21.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[22]@|E:TDC.Tdc.fb22.TimeLtch[31]@|F:@syn_sample_clock_path22==CKID0028@|M:ClockId0028  @XP_NAMES_BY_PROP">ClockId0028 </a>       TDC.DataInReg.Q[22]        ORCALUT4               34         TDC.Tdc.fb22.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[23]@|E:TDC.Tdc.fb23.TimeLtch[31]@|F:@syn_sample_clock_path23==CKID0029@|M:ClockId0029  @XP_NAMES_BY_PROP">ClockId0029 </a>       TDC.DataInReg.Q[23]        ORCALUT4               34         TDC.Tdc.fb23.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[24]@|E:TDC.Tdc.fb24.TimeLtch[31]@|F:@syn_sample_clock_path24==CKID0030@|M:ClockId0030  @XP_NAMES_BY_PROP">ClockId0030 </a>       TDC.DataInReg.Q[24]        ORCALUT4               34         TDC.Tdc.fb24.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[25]@|E:TDC.Tdc.fb25.TimeLtch[31]@|F:@syn_sample_clock_path25==CKID0031@|M:ClockId0031  @XP_NAMES_BY_PROP">ClockId0031 </a>       TDC.DataInReg.Q[25]        ORCALUT4               34         TDC.Tdc.fb25.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[26]@|E:TDC.Tdc.fb26.TimeLtch[31]@|F:@syn_sample_clock_path26==CKID0032@|M:ClockId0032  @XP_NAMES_BY_PROP">ClockId0032 </a>       TDC.DataInReg.Q[26]        ORCALUT4               34         TDC.Tdc.fb26.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[27]@|E:TDC.Tdc.fb27.TimeLtch[31]@|F:@syn_sample_clock_path27==CKID0033@|M:ClockId0033  @XP_NAMES_BY_PROP">ClockId0033 </a>       TDC.DataInReg.Q[27]        ORCALUT4               34         TDC.Tdc.fb27.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[28]@|E:TDC.Tdc.fb28.TimeLtch[31]@|F:@syn_sample_clock_path28==CKID0034@|M:ClockId0034  @XP_NAMES_BY_PROP">ClockId0034 </a>       TDC.DataInReg.Q[28]        ORCALUT4               34         TDC.Tdc.fb28.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[29]@|E:TDC.Tdc.fb29.TimeLtch[31]@|F:@syn_sample_clock_path29==CKID0035@|M:ClockId0035  @XP_NAMES_BY_PROP">ClockId0035 </a>       TDC.DataInReg.Q[29]        ORCALUT4               34         TDC.Tdc.fb29.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[30]@|E:TDC.Tdc.fb30.TimeLtch[31]@|F:@syn_sample_clock_path30==CKID0036@|M:ClockId0036  @XP_NAMES_BY_PROP">ClockId0036 </a>       TDC.DataInReg.Q[30]        ORCALUT4               34         TDC.Tdc.fb30.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[31]@|E:TDC.Tdc.fb31.TimeLtch[31]@|F:@syn_sample_clock_path31==CKID0037@|M:ClockId0037  @XP_NAMES_BY_PROP">ClockId0037 </a>       TDC.DataInReg.Q[31]        ORCALUT4               34         TDC.Tdc.fb31.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[32]@|E:TDC.Tdc.fb32.TimeLtch[31]@|F:@syn_sample_clock_path32==CKID0038@|M:ClockId0038  @XP_NAMES_BY_PROP">ClockId0038 </a>       TDC.DataInReg.Q[32]        ORCALUT4               34         TDC.Tdc.fb32.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[33]@|E:TDC.Tdc.fb33.TimeLtch[31]@|F:@syn_sample_clock_path33==CKID0039@|M:ClockId0039  @XP_NAMES_BY_PROP">ClockId0039 </a>       TDC.DataInReg.Q[33]        ORCALUT4               34         TDC.Tdc.fb33.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[34]@|E:TDC.Tdc.fb34.TimeLtch[31]@|F:@syn_sample_clock_path34==CKID0040@|M:ClockId0040  @XP_NAMES_BY_PROP">ClockId0040 </a>       TDC.DataInReg.Q[34]        ORCALUT4               34         TDC.Tdc.fb34.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[35]@|E:TDC.Tdc.fb35.TimeLtch[31]@|F:@syn_sample_clock_path35==CKID0041@|M:ClockId0041  @XP_NAMES_BY_PROP">ClockId0041 </a>       TDC.DataInReg.Q[35]        ORCALUT4               34         TDC.Tdc.fb35.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[36]@|E:TDC.Tdc.fb36.TimeLtch[31]@|F:@syn_sample_clock_path36==CKID0042@|M:ClockId0042  @XP_NAMES_BY_PROP">ClockId0042 </a>       TDC.DataInReg.Q[36]        ORCALUT4               34         TDC.Tdc.fb36.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[37]@|E:TDC.Tdc.fb37.TimeLtch[31]@|F:@syn_sample_clock_path37==CKID0043@|M:ClockId0043  @XP_NAMES_BY_PROP">ClockId0043 </a>       TDC.DataInReg.Q[37]        ORCALUT4               34         TDC.Tdc.fb37.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[38]@|E:TDC.Tdc.fb38.TimeLtch[31]@|F:@syn_sample_clock_path38==CKID0044@|M:ClockId0044  @XP_NAMES_BY_PROP">ClockId0044 </a>       TDC.DataInReg.Q[38]        ORCALUT4               34         TDC.Tdc.fb38.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[39]@|E:TDC.Tdc.fb39.TimeLtch[31]@|F:@syn_sample_clock_path39==CKID0045@|M:ClockId0045  @XP_NAMES_BY_PROP">ClockId0045 </a>       TDC.DataInReg.Q[39]        ORCALUT4               34         TDC.Tdc.fb39.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[40]@|E:TDC.Tdc.fb40.TimeLtch[31]@|F:@syn_sample_clock_path40==CKID0046@|M:ClockId0046  @XP_NAMES_BY_PROP">ClockId0046 </a>       TDC.DataInReg.Q[40]        ORCALUT4               34         TDC.Tdc.fb40.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[41]@|E:TDC.Tdc.fb41.TimeLtch[31]@|F:@syn_sample_clock_path41==CKID0047@|M:ClockId0047  @XP_NAMES_BY_PROP">ClockId0047 </a>       TDC.DataInReg.Q[41]        ORCALUT4               34         TDC.Tdc.fb41.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[42]@|E:TDC.Tdc.fb42.TimeLtch[31]@|F:@syn_sample_clock_path42==CKID0048@|M:ClockId0048  @XP_NAMES_BY_PROP">ClockId0048 </a>       TDC.DataInReg.Q[42]        ORCALUT4               34         TDC.Tdc.fb42.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[43]@|E:TDC.Tdc.fb43.TimeLtch[31]@|F:@syn_sample_clock_path43==CKID0049@|M:ClockId0049  @XP_NAMES_BY_PROP">ClockId0049 </a>       TDC.DataInReg.Q[43]        ORCALUT4               34         TDC.Tdc.fb43.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[44]@|E:TDC.Tdc.fb44.TimeLtch[31]@|F:@syn_sample_clock_path44==CKID0050@|M:ClockId0050  @XP_NAMES_BY_PROP">ClockId0050 </a>       TDC.DataInReg.Q[44]        ORCALUT4               34         TDC.Tdc.fb44.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[45]@|E:TDC.Tdc.fb45.TimeLtch[31]@|F:@syn_sample_clock_path45==CKID0051@|M:ClockId0051  @XP_NAMES_BY_PROP">ClockId0051 </a>       TDC.DataInReg.Q[45]        ORCALUT4               34         TDC.Tdc.fb45.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[46]@|E:TDC.Tdc.fb46.TimeLtch[31]@|F:@syn_sample_clock_path46==CKID0052@|M:ClockId0052  @XP_NAMES_BY_PROP">ClockId0052 </a>       TDC.DataInReg.Q[46]        ORCALUT4               34         TDC.Tdc.fb46.TimeLtch[31]     No clocks found on inputs                                                                                                     
<a href="@|S:TDC.DataInReg.Q[47]@|E:TDC.Tdc.fb47.TimeLtch[31]@|F:@syn_sample_clock_path47==CKID0053@|M:ClockId0053  @XP_NAMES_BY_PROP">ClockId0053 </a>       TDC.DataInReg.Q[47]        ORCALUT4               34         TDC.Tdc.fb47.TimeLtch[31]     No clocks found on inputs                                                                                                     
===========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:01m:14s; CPU Time elapsed 0h:01m:14s; Memory used current: 234MB peak: 386MB)

Writing Analyst data base D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synwork\TrigTDC_TrigTDC_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:18s; CPU Time elapsed 0h:01m:18s; Memory used current: 330MB peak: 386MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1507147352> | Writing EDF file: D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.edi 
L-2016.09L-1
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1507147352> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:01m:21s; CPU Time elapsed 0h:01m:21s; Memory used current: 346MB peak: 386MB)


Start final timing analysis (Real Time elapsed 0h:01m:23s; CPU Time elapsed 0h:01m:23s; Memory used current: 346MB peak: 386MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="d:\bartz\documents\lattice\trigtdc\readoutfifo.v:629:10:629:20:@W:MT246:@XP_MSG">readoutfifo.v(629)</a><!@TM:1507147352> | Blackbox AGEB2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="d:\bartz\documents\lattice\trigtdc\cpll2.v:51:12:51:21:@W:MT246:@XP_MSG">cpll2.v(51)</a><!@TM:1507147352> | Blackbox EHXPLLF is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[0] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[0]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[1] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[1]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[2] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[2]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[3] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[3]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[4] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[4]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[5] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[5]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[6] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[6]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[7] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[7]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[8] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[8]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[9] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[9]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[10] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[10]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[11] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[11]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[12] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[12]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[13] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[13]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[14] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[14]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[15] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[15]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[16] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[16]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[17] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[17]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[18] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[18]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[19] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[19]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[20] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[20]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[21] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[21]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[22] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[22]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[23] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[23]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[24] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[24]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[25] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[25]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[26] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[26]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[27] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[27]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[28] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[28]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[29] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[29]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[30] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[30]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[31] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[31]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[32] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[32]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[33] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[33]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[34] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[34]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[35] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[35]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[36] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[36]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[37] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[37]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[38] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[38]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[39] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[39]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[40] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[40]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[41] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[41]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[42] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[42]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[43] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[43]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[44] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[44]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[45] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[45]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[46] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[46]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Input_Reg_48s|Q_inferred_clock[47] with period 1.29ns. Please declare a user-defined clock on object "n:TDC.DataInReg.Q[47]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Cpll2|CLKOS_inferred_clock with period 3.49ns. Please declare a user-defined clock on object "n:TDC.CG.P2Clk.CLKOS"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Cpll1|CLKOP_inferred_clock with period 1.09ns. Please declare a user-defined clock on object "n:TDC.CG.P1Clk.CLKOP"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Cpll1|CLKOS_inferred_clock with period 1.05ns. Please declare a user-defined clock on object "n:TDC.CG.P1Clk.CLKOS"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock Cpll|CLKOP_inferred_clock with period 27.84ns. Please declare a user-defined clock on object "n:TDC.CG.PClk.CLKOP"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1507147352> | Found inferred clock ComTrans|Write_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:TDC.CT.Write"</font> 
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1507147352> | Found clock DeBounce_0|Q_derived_clock with period 27.84ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1507147352> | Found clock DeBounce_1|Q_derived_clock with period 27.84ns  


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Wed Oct 04 16:02:27 2017
#


Top view:               TriggerTDCTop
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1507147352> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1507147352> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -0.735

                                       Requested     Estimated     Requested     Estimated                 Clock                                        Clock                 
Starting Clock                         Frequency     Frequency     Period        Period        Slack       Type                                         Group                 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ComTrans|Write_inferred_clock          1.0 MHz       291.4 MHz     1000.000      3.432         996.568     inferred                                     Autoconstr_clkgroup_5 
Cpll1|CLKOP_inferred_clock             920.7 MHz     391.3 MHz     1.086         2.556         -0.735      inferred                                     Autoconstr_clkgroup_2 
Cpll1|CLKOS_inferred_clock             956.8 MHz     406.6 MHz     1.045         2.460         -0.707      inferred                                     Autoconstr_clkgroup_1 
Cpll2|CLKOS_inferred_clock             286.7 MHz     243.7 MHz     3.487         4.103         -0.615      inferred                                     Autoconstr_clkgroup_3 
Cpll|CLKOP_inferred_clock              35.9 MHz      63.5 MHz      27.840        15.757        6.367       inferred                                     Autoconstr_clkgroup_0 
DeBounce_0|Q_derived_clock             35.9 MHz      193.6 MHz     27.840        5.167         25.914      derived (from Cpll|CLKOP_inferred_clock)     Autoconstr_clkgroup_0 
DeBounce_1|Q_derived_clock             35.9 MHz      89.5 MHz      27.840        11.178        8.331       derived (from Cpll|CLKOP_inferred_clock)     Autoconstr_clkgroup_0 
Input_Reg_48s|Q_inferred_clock[0]      775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_52
Input_Reg_48s|Q_inferred_clock[1]      775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_51
Input_Reg_48s|Q_inferred_clock[2]      775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_50
Input_Reg_48s|Q_inferred_clock[3]      775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_49
Input_Reg_48s|Q_inferred_clock[4]      775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_48
Input_Reg_48s|Q_inferred_clock[5]      775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_47
Input_Reg_48s|Q_inferred_clock[6]      775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_46
Input_Reg_48s|Q_inferred_clock[7]      775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_45
Input_Reg_48s|Q_inferred_clock[8]      775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_44
Input_Reg_48s|Q_inferred_clock[9]      775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_43
Input_Reg_48s|Q_inferred_clock[10]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_42
Input_Reg_48s|Q_inferred_clock[11]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_41
Input_Reg_48s|Q_inferred_clock[12]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_40
Input_Reg_48s|Q_inferred_clock[13]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_39
Input_Reg_48s|Q_inferred_clock[14]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_38
Input_Reg_48s|Q_inferred_clock[15]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_37
Input_Reg_48s|Q_inferred_clock[16]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_36
Input_Reg_48s|Q_inferred_clock[17]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_35
Input_Reg_48s|Q_inferred_clock[18]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_34
Input_Reg_48s|Q_inferred_clock[19]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_33
Input_Reg_48s|Q_inferred_clock[20]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_32
Input_Reg_48s|Q_inferred_clock[21]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_31
Input_Reg_48s|Q_inferred_clock[22]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_30
Input_Reg_48s|Q_inferred_clock[23]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_29
Input_Reg_48s|Q_inferred_clock[24]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_28
Input_Reg_48s|Q_inferred_clock[25]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_27
Input_Reg_48s|Q_inferred_clock[26]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_26
Input_Reg_48s|Q_inferred_clock[27]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_25
Input_Reg_48s|Q_inferred_clock[28]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_24
Input_Reg_48s|Q_inferred_clock[29]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_23
Input_Reg_48s|Q_inferred_clock[30]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_22
Input_Reg_48s|Q_inferred_clock[31]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_21
Input_Reg_48s|Q_inferred_clock[32]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_20
Input_Reg_48s|Q_inferred_clock[33]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_19
Input_Reg_48s|Q_inferred_clock[34]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_18
Input_Reg_48s|Q_inferred_clock[35]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_17
Input_Reg_48s|Q_inferred_clock[36]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_16
Input_Reg_48s|Q_inferred_clock[37]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_15
Input_Reg_48s|Q_inferred_clock[38]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_14
Input_Reg_48s|Q_inferred_clock[39]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_13
Input_Reg_48s|Q_inferred_clock[40]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_12
Input_Reg_48s|Q_inferred_clock[41]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_11
Input_Reg_48s|Q_inferred_clock[42]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_10
Input_Reg_48s|Q_inferred_clock[43]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_9 
Input_Reg_48s|Q_inferred_clock[44]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_8 
Input_Reg_48s|Q_inferred_clock[45]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_7 
Input_Reg_48s|Q_inferred_clock[46]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_6 
Input_Reg_48s|Q_inferred_clock[47]     775.1 MHz     658.8 MHz     1.290         1.518         -0.228      inferred                                     Autoconstr_clkgroup_4 
System                                 737.8 MHz     627.1 MHz     1.355         1.595         -0.239      system                                       system_clkgroup       
==============================================================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                                  |    rise  to  rise    |    fall  to  fall    |    rise  to  fall    |    fall  to  rise   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack   |  constraint  slack   |  constraint  slack   |  constraint  slack  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                              System                              |  1.355       -0.239  |  No paths    -       |  No paths    -       |  No paths    -      
System                              Cpll|CLKOP_inferred_clock           |  27.840      25.919  |  No paths    -       |  27.840      26.138  |  No paths    -      
System                              Cpll1|CLKOP_inferred_clock          |  1.086       1.002   |  No paths    -       |  1.086       -0.509  |  No paths    -      
Cpll|CLKOP_inferred_clock           System                              |  27.840      17.186  |  No paths    -       |  No paths    -       |  27.840      24.675 
Cpll|CLKOP_inferred_clock           Cpll|CLKOP_inferred_clock           |  27.840      12.083  |  27.840      25.212  |  13.920      6.367   |  13.920      9.294  
Cpll|CLKOP_inferred_clock           DeBounce_0|Q_derived_clock          |  27.840      26.562  |  No paths    -       |  13.920      12.195  |  No paths    -      
Cpll|CLKOP_inferred_clock           DeBounce_1|Q_derived_clock          |  27.840      25.934  |  No paths    -       |  13.920      12.013  |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[47]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           ComTrans|Write_inferred_clock       |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[46]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[45]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[44]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[43]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[42]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[41]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[40]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[39]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[38]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[37]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[36]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[35]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[34]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[33]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[32]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[31]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[30]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[29]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[28]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[27]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[26]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[25]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[24]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[23]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[22]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[21]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[20]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[19]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[18]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[17]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[16]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[15]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[14]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[13]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[12]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[11]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[10]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[9]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[8]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[7]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[6]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[5]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[4]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[3]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[2]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[1]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll|CLKOP_inferred_clock           Input_Reg_48s|Q_inferred_clock[0]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll1|CLKOS_inferred_clock          Cpll1|CLKOS_inferred_clock          |  1.045       -0.185  |  1.045       -0.108  |  0.523       -0.707  |  No paths    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[47]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[46]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[45]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[44]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[43]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[42]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[41]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[40]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[39]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[38]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[37]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[36]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[35]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[34]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[33]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[32]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[31]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[30]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[29]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[28]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[27]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[26]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[25]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[24]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[23]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[22]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[21]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[20]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[19]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[18]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[17]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[16]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[15]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[14]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[13]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[12]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[11]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[10]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[9]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[8]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[7]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[6]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[5]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[4]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[3]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[2]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[1]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOS_inferred_clock          Input_Reg_48s|Q_inferred_clock[0]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Cpll1|CLKOS_inferred_clock          |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -      
Cpll1|CLKOP_inferred_clock          Cpll1|CLKOP_inferred_clock          |  1.086       -0.192  |  1.086       -0.067  |  0.543       -0.735  |  No paths    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[47]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[46]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[45]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[44]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[43]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[42]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[41]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[40]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[39]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[38]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[37]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[36]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[35]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[34]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[33]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[32]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[31]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[30]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[29]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[28]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[27]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[26]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[25]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[24]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[23]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[22]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[21]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[20]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[19]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[18]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[17]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[16]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[15]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[14]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[13]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[12]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[11]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[10]  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[9]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[8]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[7]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[6]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[5]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[4]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[3]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[2]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[1]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll1|CLKOP_inferred_clock          Input_Reg_48s|Q_inferred_clock[0]   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Cpll2|CLKOS_inferred_clock          Cpll1|CLKOP_inferred_clock          |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Cpll2|CLKOS_inferred_clock          Cpll2|CLKOS_inferred_clock          |  3.487       -0.615  |  No paths    -       |  No paths    -       |  No paths    -      
DeBounce_0|Q_derived_clock          Cpll|CLKOP_inferred_clock           |  27.840      25.914  |  No paths    -       |  No paths    -       |  No paths    -      
DeBounce_0|Q_derived_clock          DeBounce_0|Q_derived_clock          |  No paths    -       |  27.840      54.372  |  13.920      40.530  |  13.920      40.694 
DeBounce_1|Q_derived_clock          Cpll|CLKOP_inferred_clock           |  No paths    -       |  No paths    -       |  No paths    -       |  13.920      8.331  
DeBounce_1|Q_derived_clock          DeBounce_0|Q_derived_clock          |  No paths    -       |  27.840      25.257  |  No paths    -       |  13.920      11.337 
DeBounce_1|Q_derived_clock          DeBounce_1|Q_derived_clock          |  No paths    -       |  27.840      53.025  |  No paths    -       |  13.920      39.105 
Input_Reg_48s|Q_inferred_clock[47]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[47]  Input_Reg_48s|Q_inferred_clock[47]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
ComTrans|Write_inferred_clock       System                              |  No paths    -       |  No paths    -       |  No paths    -       |  1000.000    996.569
ComTrans|Write_inferred_clock       Cpll|CLKOP_inferred_clock           |  No paths    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
ComTrans|Write_inferred_clock       Cpll2|CLKOS_inferred_clock          |  No paths    -       |  No paths    -       |  No paths    -       |  Diff grp    -      
Input_Reg_48s|Q_inferred_clock[46]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[46]  Input_Reg_48s|Q_inferred_clock[46]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[45]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[45]  Input_Reg_48s|Q_inferred_clock[45]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[44]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[44]  Input_Reg_48s|Q_inferred_clock[44]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[43]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[43]  Input_Reg_48s|Q_inferred_clock[43]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[42]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[42]  Input_Reg_48s|Q_inferred_clock[42]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[41]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[41]  Input_Reg_48s|Q_inferred_clock[41]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[40]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[40]  Input_Reg_48s|Q_inferred_clock[40]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[39]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[39]  Input_Reg_48s|Q_inferred_clock[39]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[38]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[38]  Input_Reg_48s|Q_inferred_clock[38]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[37]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[37]  Input_Reg_48s|Q_inferred_clock[37]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[36]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[36]  Input_Reg_48s|Q_inferred_clock[36]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[35]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[35]  Input_Reg_48s|Q_inferred_clock[35]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[34]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[34]  Input_Reg_48s|Q_inferred_clock[34]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[33]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[33]  Input_Reg_48s|Q_inferred_clock[33]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[32]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[32]  Input_Reg_48s|Q_inferred_clock[32]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[31]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[31]  Input_Reg_48s|Q_inferred_clock[31]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[30]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[30]  Input_Reg_48s|Q_inferred_clock[30]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[29]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[29]  Input_Reg_48s|Q_inferred_clock[29]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[28]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[28]  Input_Reg_48s|Q_inferred_clock[28]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[27]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[27]  Input_Reg_48s|Q_inferred_clock[27]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[26]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[26]  Input_Reg_48s|Q_inferred_clock[26]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[25]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[25]  Input_Reg_48s|Q_inferred_clock[25]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[24]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[24]  Input_Reg_48s|Q_inferred_clock[24]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[23]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[23]  Input_Reg_48s|Q_inferred_clock[23]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[22]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[22]  Input_Reg_48s|Q_inferred_clock[22]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[21]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[21]  Input_Reg_48s|Q_inferred_clock[21]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[20]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[20]  Input_Reg_48s|Q_inferred_clock[20]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[19]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[19]  Input_Reg_48s|Q_inferred_clock[19]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[18]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[18]  Input_Reg_48s|Q_inferred_clock[18]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[17]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[17]  Input_Reg_48s|Q_inferred_clock[17]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[16]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[16]  Input_Reg_48s|Q_inferred_clock[16]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[15]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[15]  Input_Reg_48s|Q_inferred_clock[15]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[14]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[14]  Input_Reg_48s|Q_inferred_clock[14]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[13]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[13]  Input_Reg_48s|Q_inferred_clock[13]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[12]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[12]  Input_Reg_48s|Q_inferred_clock[12]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[11]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[11]  Input_Reg_48s|Q_inferred_clock[11]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[10]  Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[10]  Input_Reg_48s|Q_inferred_clock[10]  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[9]   Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[9]   Input_Reg_48s|Q_inferred_clock[9]   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[8]   Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[8]   Input_Reg_48s|Q_inferred_clock[8]   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[7]   Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[7]   Input_Reg_48s|Q_inferred_clock[7]   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[6]   Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[6]   Input_Reg_48s|Q_inferred_clock[6]   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[5]   Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[5]   Input_Reg_48s|Q_inferred_clock[5]   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[4]   Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[4]   Input_Reg_48s|Q_inferred_clock[4]   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[3]   Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[3]   Input_Reg_48s|Q_inferred_clock[3]   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[2]   Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[2]   Input_Reg_48s|Q_inferred_clock[2]   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[1]   Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[1]   Input_Reg_48s|Q_inferred_clock[1]   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[0]   Cpll|CLKOP_inferred_clock           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -      
Input_Reg_48s|Q_inferred_clock[0]   Input_Reg_48s|Q_inferred_clock[0]   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -      
===================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: ComTrans|Write_inferred_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                    Starting                                                            Arrival            
Instance            Reference                         Type        Pin     Net           Time        Slack  
                    Clock                                                                                  
-----------------------------------------------------------------------------------------------------------
TDC.CG.Cf.Q[24]     ComTrans|Write_inferred_clock     FD1P3DX     Q       CFig[24]      1.145       996.568
TDC.CG.Cf.Q[25]     ComTrans|Write_inferred_clock     FD1P3DX     Q       CFig[25]      1.145       996.568
TDC.CG.Cf.Q[28]     ComTrans|Write_inferred_clock     FD1P3DX     Q       CFig[28]      1.069       996.645
TDC.CG.Cf.Q[29]     ComTrans|Write_inferred_clock     FD1P3DX     Q       CFig[29]      1.069       996.645
TDC.Cf4.Q[31]       ComTrans|Write_inferred_clock     FD1P3BX     Q       CFig2[31]     2.360       997.191
TDC.CG.Cf.Q[26]     ComTrans|Write_inferred_clock     FD1P3BX     Q       CFig[26]      1.145       997.659
TDC.CG.Cf.Q[27]     ComTrans|Write_inferred_clock     FD1P3DX     Q       CFig[27]      1.145       997.659
TDC.CG.Cf.Q[30]     ComTrans|Write_inferred_clock     FD1P3DX     Q       CFig[30]      1.069       997.736
TDC.CG.Cf.Q[31]     ComTrans|Write_inferred_clock     FD1P3BX     Q       CFig[31]      1.069       997.736
TDC.CG.Cf1.Q[7]     ComTrans|Write_inferred_clock     FD1P3DX     Q       CFig1[7]      1.145       998.173
===========================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                     Starting                                                               Required            
Instance                             Reference                         Type        Pin        Net           Time         Slack  
                                     Clock                                                                                      
--------------------------------------------------------------------------------------------------------------------------------
TDC.CG.P1Clk.PLLInst_0               ComTrans|Write_inferred_clock     EHXPLLF     DFPAI2     DFPAI2        1000.000     996.568
TDC.CG.P1Clk.PLLInst_0               ComTrans|Write_inferred_clock     EHXPLLF     DFPAI3     DFPAI3        1000.000     996.568
TDC.DataInReg.genblk1\[0\]\.c[0]     ComTrans|Write_inferred_clock     FD1S3DX     D          N_60818_0     999.954      997.191
TDC.DataInReg.genblk1\[1\]\.c[1]     ComTrans|Write_inferred_clock     FD1S3DX     D          N_60819_0     999.954      997.191
TDC.DataInReg.genblk1\[2\]\.c[2]     ComTrans|Write_inferred_clock     FD1S3DX     D          N_60820_0     999.954      997.191
TDC.DataInReg.genblk1\[3\]\.c[3]     ComTrans|Write_inferred_clock     FD1S3DX     D          N_60821_0     999.954      997.191
TDC.DataInReg.genblk1\[4\]\.c[4]     ComTrans|Write_inferred_clock     FD1S3DX     D          N_60822_0     999.954      997.191
TDC.DataInReg.genblk1\[5\]\.c[5]     ComTrans|Write_inferred_clock     FD1S3DX     D          N_60823_0     999.954      997.191
TDC.DataInReg.genblk1\[6\]\.c[6]     ComTrans|Write_inferred_clock     FD1S3DX     D          N_60824_0     999.954      997.191
TDC.DataInReg.genblk1\[7\]\.c[7]     ComTrans|Write_inferred_clock     FD1S3DX     D          N_60825_0     999.954      997.191
================================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:341873:342701:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      3.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 996.568

    Number of logic level(s):                2
    Starting point:                          TDC.CG.Cf.Q[24] / Q
    Ending point:                            TDC.CG.P1Clk.PLLInst_0 / DFPAI3
    The start point is clocked by            ComTrans|Write_inferred_clock [falling] on pin CK
    The end   point is clocked by            System [falling]

Instance / Net                         Pin        Pin               Arrival     No. of    
Name                       Type        Name       Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
TDC.CG.Cf.Q[24]            FD1P3DX     Q          Out     1.145     1.145       -         
CFig[24]                   Net         -          -       -         -           3         
TDC.CG.P1Clk.dd_add_0      FADD2B      A0         In      0.000     1.145       -         
TDC.CG.P1Clk.dd_add_0      FADD2B      COUT       Out     1.224     2.369       -         
dfpai_add_carry            Net         -          -       -         -           1         
TDC.CG.P1Clk.dd_add_1      FADD2B      CI         In      0.000     2.369       -         
TDC.CG.P1Clk.dd_add_1      FADD2B      S1         Out     1.063     3.432       -         
DFPAI3                     Net         -          -       -         -           1         
TDC.CG.P1Clk.PLLInst_0     EHXPLLF     DFPAI3     In      0.000     3.432       -         
==========================================================================================




====================================
<a name=clockReport17></a>Detailed Report for Clock: Cpll1|CLKOP_inferred_clock</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                         Starting                                                     Arrival           
Instance                 Reference                      Type        Pin     Net       Time        Slack 
                         Clock                                                                          
--------------------------------------------------------------------------------------------------------
TDC.Tdc.fb36.Deg0.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     Q       c1[0]     1.193       -0.735
TDC.Tdc.fb10.Deg0.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     Q       c1[0]     1.193       -0.735
TDC.Tdc.fb33.Deg0.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     Q       c1[0]     1.193       -0.735
TDC.Tdc.fb30.Deg0.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     Q       c1[0]     1.193       -0.735
TDC.Tdc.fb4.Deg0.d0      Cpll1|CLKOP_inferred_clock     FD1P3AY     Q       c1[0]     1.193       -0.735
TDC.Tdc.fb27.Deg0.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     Q       c1[0]     1.193       -0.735
TDC.Tdc.fb1.Deg0.d0      Cpll1|CLKOP_inferred_clock     FD1P3AY     Q       c1[0]     1.193       -0.735
TDC.Tdc.fb47.Deg0.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     Q       c1[0]     1.193       -0.735
TDC.Tdc.fb21.Deg0.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     Q       c1[0]     1.193       -0.735
TDC.Tdc.fb44.Deg0.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     Q       c1[0]     1.193       -0.735
========================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                           Starting                                                     Required           
Instance                   Reference                      Type        Pin     Net       Time         Slack 
                           Clock                                                                           
-----------------------------------------------------------------------------------------------------------
TDC.Tdc.fb47.Deg180.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     D       c1[0]     0.459        -0.735
TDC.Tdc.fb12.Deg180.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     D       c1[0]     0.459        -0.735
TDC.Tdc.fb20.Deg180.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     D       c1[0]     0.459        -0.735
TDC.Tdc.fb28.Deg180.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     D       c1[0]     0.459        -0.735
TDC.Tdc.fb36.Deg180.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     D       c1[0]     0.459        -0.735
TDC.Tdc.fb44.Deg180.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     D       c1[0]     0.459        -0.735
TDC.Tdc.fb9.Deg180.d0      Cpll1|CLKOP_inferred_clock     FD1P3AY     D       c1[0]     0.459        -0.735
TDC.Tdc.fb17.Deg180.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     D       c1[0]     0.459        -0.735
TDC.Tdc.fb25.Deg180.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     D       c1[0]     0.459        -0.735
TDC.Tdc.fb33.Deg180.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     D       c1[0]     0.459        -0.735
===========================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:347434:347704:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      0.543
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.459

    - Propagation time:                      1.193
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.735

    Number of logic level(s):                0
    Starting point:                          TDC.Tdc.fb36.Deg0.d0 / Q
    Ending point:                            TDC.Tdc.fb36.Deg180.d0 / D
    The start point is clocked by            Cpll1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
TDC.Tdc.fb36.Deg0.d0       FD1P3AY     Q        Out     1.193     1.193       -         
c1[0]                      Net         -        -       -         -           4         
TDC.Tdc.fb36.Deg180.d0     FD1P3AY     D        In      0.000     1.193       -         
========================================================================================


Path information for path number 2: 
      Requested Period:                      0.543
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.459

    - Propagation time:                      1.193
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.735

    Number of logic level(s):                0
    Starting point:                          TDC.Tdc.fb10.Deg0.d0 / Q
    Ending point:                            TDC.Tdc.fb10.Deg180.d0 / D
    The start point is clocked by            Cpll1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
TDC.Tdc.fb10.Deg0.d0       FD1P3AY     Q        Out     1.193     1.193       -         
c1[0]                      Net         -        -       -         -           4         
TDC.Tdc.fb10.Deg180.d0     FD1P3AY     D        In      0.000     1.193       -         
========================================================================================


Path information for path number 3: 
      Requested Period:                      0.543
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.459

    - Propagation time:                      1.193
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.735

    Number of logic level(s):                0
    Starting point:                          TDC.Tdc.fb33.Deg0.d0 / Q
    Ending point:                            TDC.Tdc.fb33.Deg180.d0 / D
    The start point is clocked by            Cpll1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
TDC.Tdc.fb33.Deg0.d0       FD1P3AY     Q        Out     1.193     1.193       -         
c1[0]                      Net         -        -       -         -           4         
TDC.Tdc.fb33.Deg180.d0     FD1P3AY     D        In      0.000     1.193       -         
========================================================================================


Path information for path number 4: 
      Requested Period:                      0.543
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.459

    - Propagation time:                      1.193
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.735

    Number of logic level(s):                0
    Starting point:                          TDC.Tdc.fb30.Deg0.d0 / Q
    Ending point:                            TDC.Tdc.fb30.Deg180.d0 / D
    The start point is clocked by            Cpll1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
TDC.Tdc.fb30.Deg0.d0       FD1P3AY     Q        Out     1.193     1.193       -         
c1[0]                      Net         -        -       -         -           4         
TDC.Tdc.fb30.Deg180.d0     FD1P3AY     D        In      0.000     1.193       -         
========================================================================================


Path information for path number 5: 
      Requested Period:                      0.543
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.459

    - Propagation time:                      1.193
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.735

    Number of logic level(s):                0
    Starting point:                          TDC.Tdc.fb4.Deg0.d0 / Q
    Ending point:                            TDC.Tdc.fb4.Deg180.d0 / D
    The start point is clocked by            Cpll1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
TDC.Tdc.fb4.Deg0.d0       FD1P3AY     Q        Out     1.193     1.193       -         
c1[0]                     Net         -        -       -         -           4         
TDC.Tdc.fb4.Deg180.d0     FD1P3AY     D        In      0.000     1.193       -         
=======================================================================================




====================================
<a name=clockReport21></a>Detailed Report for Clock: Cpll1|CLKOS_inferred_clock</a>
====================================



<a name=startingSlack22></a>Starting Points with Worst Slack</a>
********************************

                          Starting                                                     Arrival           
Instance                  Reference                      Type        Pin     Net       Time        Slack 
                          Clock                                                                          
---------------------------------------------------------------------------------------------------------
TDC.Tdc.fb36.Deg90.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c2[0]     1.145       -0.707
TDC.Tdc.fb10.Deg90.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c2[0]     1.145       -0.707
TDC.Tdc.fb33.Deg90.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c2[0]     1.145       -0.707
TDC.Tdc.fb30.Deg90.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c2[0]     1.145       -0.707
TDC.Tdc.fb4.Deg90.d0      Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c2[0]     1.145       -0.707
TDC.Tdc.fb27.Deg90.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c2[0]     1.145       -0.707
TDC.Tdc.fb1.Deg90.d0      Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c2[0]     1.145       -0.707
TDC.Tdc.fb47.Deg90.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c2[0]     1.145       -0.707
TDC.Tdc.fb21.Deg90.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c2[0]     1.145       -0.707
TDC.Tdc.fb44.Deg90.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c2[0]     1.145       -0.707
=========================================================================================================


<a name=endingSlack23></a>Ending Points with Worst Slack</a>
******************************

                           Starting                                                     Required           
Instance                   Reference                      Type        Pin     Net       Time         Slack 
                           Clock                                                                           
-----------------------------------------------------------------------------------------------------------
TDC.Tdc.fb47.Deg270.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     D       c2[0]     0.438        -0.707
TDC.Tdc.fb12.Deg270.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     D       c2[0]     0.438        -0.707
TDC.Tdc.fb20.Deg270.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     D       c2[0]     0.438        -0.707
TDC.Tdc.fb28.Deg270.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     D       c2[0]     0.438        -0.707
TDC.Tdc.fb36.Deg270.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     D       c2[0]     0.438        -0.707
TDC.Tdc.fb44.Deg270.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     D       c2[0]     0.438        -0.707
TDC.Tdc.fb9.Deg270.d0      Cpll1|CLKOS_inferred_clock     FD1P3AY     D       c2[0]     0.438        -0.707
TDC.Tdc.fb17.Deg270.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     D       c2[0]     0.438        -0.707
TDC.Tdc.fb25.Deg270.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     D       c2[0]     0.438        -0.707
TDC.Tdc.fb33.Deg270.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     D       c2[0]     0.438        -0.707
===========================================================================================================



<a name=worstPaths24></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:358186:358456:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      0.523
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.438

    - Propagation time:                      1.145
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.707

    Number of logic level(s):                0
    Starting point:                          TDC.Tdc.fb36.Deg90.d0 / Q
    Ending point:                            TDC.Tdc.fb36.Deg270.d0 / D
    The start point is clocked by            Cpll1|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOS_inferred_clock [falling] on pin CK

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
TDC.Tdc.fb36.Deg90.d0      FD1P3AY     Q        Out     1.145     1.145       -         
c2[0]                      Net         -        -       -         -           3         
TDC.Tdc.fb36.Deg270.d0     FD1P3AY     D        In      0.000     1.145       -         
========================================================================================


Path information for path number 2: 
      Requested Period:                      0.523
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.438

    - Propagation time:                      1.145
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.707

    Number of logic level(s):                0
    Starting point:                          TDC.Tdc.fb10.Deg90.d0 / Q
    Ending point:                            TDC.Tdc.fb10.Deg270.d0 / D
    The start point is clocked by            Cpll1|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOS_inferred_clock [falling] on pin CK

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
TDC.Tdc.fb10.Deg90.d0      FD1P3AY     Q        Out     1.145     1.145       -         
c2[0]                      Net         -        -       -         -           3         
TDC.Tdc.fb10.Deg270.d0     FD1P3AY     D        In      0.000     1.145       -         
========================================================================================


Path information for path number 3: 
      Requested Period:                      0.523
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.438

    - Propagation time:                      1.145
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.707

    Number of logic level(s):                0
    Starting point:                          TDC.Tdc.fb33.Deg90.d0 / Q
    Ending point:                            TDC.Tdc.fb33.Deg270.d0 / D
    The start point is clocked by            Cpll1|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOS_inferred_clock [falling] on pin CK

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
TDC.Tdc.fb33.Deg90.d0      FD1P3AY     Q        Out     1.145     1.145       -         
c2[0]                      Net         -        -       -         -           3         
TDC.Tdc.fb33.Deg270.d0     FD1P3AY     D        In      0.000     1.145       -         
========================================================================================


Path information for path number 4: 
      Requested Period:                      0.523
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.438

    - Propagation time:                      1.145
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.707

    Number of logic level(s):                0
    Starting point:                          TDC.Tdc.fb30.Deg90.d0 / Q
    Ending point:                            TDC.Tdc.fb30.Deg270.d0 / D
    The start point is clocked by            Cpll1|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOS_inferred_clock [falling] on pin CK

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
TDC.Tdc.fb30.Deg90.d0      FD1P3AY     Q        Out     1.145     1.145       -         
c2[0]                      Net         -        -       -         -           3         
TDC.Tdc.fb30.Deg270.d0     FD1P3AY     D        In      0.000     1.145       -         
========================================================================================


Path information for path number 5: 
      Requested Period:                      0.523
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.438

    - Propagation time:                      1.145
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.707

    Number of logic level(s):                0
    Starting point:                          TDC.Tdc.fb4.Deg90.d0 / Q
    Ending point:                            TDC.Tdc.fb4.Deg270.d0 / D
    The start point is clocked by            Cpll1|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOS_inferred_clock [falling] on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
TDC.Tdc.fb4.Deg90.d0      FD1P3AY     Q        Out     1.145     1.145       -         
c2[0]                     Net         -        -       -         -           3         
TDC.Tdc.fb4.Deg270.d0     FD1P3AY     D        In      0.000     1.145       -         
=======================================================================================




====================================
<a name=clockReport25></a>Detailed Report for Clock: Cpll2|CLKOS_inferred_clock</a>
====================================



<a name=startingSlack26></a>Starting Points with Worst Slack</a>
********************************

                   Starting                                                        Arrival           
Instance           Reference                      Type        Pin     Net          Time        Slack 
                   Clock                                                                             
-----------------------------------------------------------------------------------------------------
Blink.count[0]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[0]     0.982       -0.615
Blink.count[1]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[1]     0.982       -0.565
Blink.count[2]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[2]     0.982       -0.565
Blink.count[3]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[3]     0.982       -0.515
Blink.count[4]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[4]     0.982       -0.515
Blink.count[5]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[5]     0.982       -0.465
Blink.count[6]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[6]     0.982       -0.465
Blink.count[7]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[7]     0.982       -0.415
Blink.count[8]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[8]     0.982       -0.415
Blink.count[9]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[9]     0.982       -0.365
=====================================================================================================


<a name=endingSlack27></a>Ending Points with Worst Slack</a>
******************************

                    Starting                                                           Required           
Instance            Reference                      Type        Pin     Net             Time         Slack 
                    Clock                                                                                 
----------------------------------------------------------------------------------------------------------
Blink.count[31]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[31]     3.403        -0.615
Blink.count[29]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[29]     3.403        -0.565
Blink.count[30]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[30]     3.403        -0.565
Blink.count[27]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[27]     3.403        -0.515
Blink.count[28]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[28]     3.403        -0.515
Blink.count[25]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[25]     3.403        -0.465
Blink.count[26]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[26]     3.403        -0.465
Blink.count[23]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[23]     3.403        -0.415
Blink.count[24]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[24]     3.403        -0.415
Blink.count[21]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[21]     3.403        -0.365
==========================================================================================================



<a name=worstPaths28></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:368850:373656:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      3.487
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.403

    - Propagation time:                      4.018
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.615

    Number of logic level(s):                17
    Starting point:                          Blink.count[0] / Q
    Ending point:                            Blink.count[31] / D
    The start point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
Blink.count[0]            FD1S3AX     Q        Out     0.982     0.982       -         
count[0]                  Net         -        -       -         -           1         
Blink.count_cry_0[0]      CCU2C       A1       In      0.000     0.982       -         
Blink.count_cry_0[0]      CCU2C       COUT     Out     1.224     2.206       -         
count_cry[0]              Net         -        -       -         -           1         
Blink.count_cry_0[1]      CCU2C       CIN      In      0.000     2.206       -         
Blink.count_cry_0[1]      CCU2C       COUT     Out     0.050     2.256       -         
count_cry[2]              Net         -        -       -         -           1         
Blink.count_cry_0[3]      CCU2C       CIN      In      0.000     2.256       -         
Blink.count_cry_0[3]      CCU2C       COUT     Out     0.050     2.306       -         
count_cry[4]              Net         -        -       -         -           1         
Blink.count_cry_0[5]      CCU2C       CIN      In      0.000     2.306       -         
Blink.count_cry_0[5]      CCU2C       COUT     Out     0.050     2.356       -         
count_cry[6]              Net         -        -       -         -           1         
Blink.count_cry_0[7]      CCU2C       CIN      In      0.000     2.356       -         
Blink.count_cry_0[7]      CCU2C       COUT     Out     0.050     2.406       -         
count_cry[8]              Net         -        -       -         -           1         
Blink.count_cry_0[9]      CCU2C       CIN      In      0.000     2.406       -         
Blink.count_cry_0[9]      CCU2C       COUT     Out     0.050     2.456       -         
count_cry[10]             Net         -        -       -         -           1         
Blink.count_cry_0[11]     CCU2C       CIN      In      0.000     2.456       -         
Blink.count_cry_0[11]     CCU2C       COUT     Out     0.050     2.506       -         
count_cry[12]             Net         -        -       -         -           1         
Blink.count_cry_0[13]     CCU2C       CIN      In      0.000     2.506       -         
Blink.count_cry_0[13]     CCU2C       COUT     Out     0.050     2.556       -         
count_cry[14]             Net         -        -       -         -           1         
Blink.count_cry_0[15]     CCU2C       CIN      In      0.000     2.556       -         
Blink.count_cry_0[15]     CCU2C       COUT     Out     0.050     2.606       -         
count_cry[16]             Net         -        -       -         -           1         
Blink.count_cry_0[17]     CCU2C       CIN      In      0.000     2.606       -         
Blink.count_cry_0[17]     CCU2C       COUT     Out     0.050     2.656       -         
count_cry[18]             Net         -        -       -         -           1         
Blink.count_cry_0[19]     CCU2C       CIN      In      0.000     2.656       -         
Blink.count_cry_0[19]     CCU2C       COUT     Out     0.050     2.706       -         
count_cry[20]             Net         -        -       -         -           1         
Blink.count_cry_0[21]     CCU2C       CIN      In      0.000     2.706       -         
Blink.count_cry_0[21]     CCU2C       COUT     Out     0.050     2.756       -         
count_cry[22]             Net         -        -       -         -           1         
Blink.count_cry_0[23]     CCU2C       CIN      In      0.000     2.756       -         
Blink.count_cry_0[23]     CCU2C       COUT     Out     0.050     2.806       -         
count_cry[24]             Net         -        -       -         -           1         
Blink.count_cry_0[25]     CCU2C       CIN      In      0.000     2.806       -         
Blink.count_cry_0[25]     CCU2C       COUT     Out     0.050     2.856       -         
count_cry[26]             Net         -        -       -         -           1         
Blink.count_cry_0[27]     CCU2C       CIN      In      0.000     2.856       -         
Blink.count_cry_0[27]     CCU2C       COUT     Out     0.050     2.906       -         
count_cry[28]             Net         -        -       -         -           1         
Blink.count_cry_0[29]     CCU2C       CIN      In      0.000     2.906       -         
Blink.count_cry_0[29]     CCU2C       COUT     Out     0.050     2.956       -         
count_cry[30]             Net         -        -       -         -           1         
Blink.count_s_0[31]       CCU2C       CIN      In      0.000     2.956       -         
Blink.count_s_0[31]       CCU2C       S0       Out     1.063     4.018       -         
count_s[31]               Net         -        -       -         -           1         
Blink.count[31]           FD1S3AX     D        In      0.000     4.018       -         
=======================================================================================


Path information for path number 2: 
      Requested Period:                      3.487
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.403

    - Propagation time:                      3.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.565

    Number of logic level(s):                16
    Starting point:                          Blink.count[1] / Q
    Ending point:                            Blink.count[31] / D
    The start point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
Blink.count[1]            FD1S3AX     Q        Out     0.982     0.982       -         
count[1]                  Net         -        -       -         -           1         
Blink.count_cry_0[1]      CCU2C       A0       In      0.000     0.982       -         
Blink.count_cry_0[1]      CCU2C       COUT     Out     1.224     2.206       -         
count_cry[2]              Net         -        -       -         -           1         
Blink.count_cry_0[3]      CCU2C       CIN      In      0.000     2.206       -         
Blink.count_cry_0[3]      CCU2C       COUT     Out     0.050     2.256       -         
count_cry[4]              Net         -        -       -         -           1         
Blink.count_cry_0[5]      CCU2C       CIN      In      0.000     2.256       -         
Blink.count_cry_0[5]      CCU2C       COUT     Out     0.050     2.306       -         
count_cry[6]              Net         -        -       -         -           1         
Blink.count_cry_0[7]      CCU2C       CIN      In      0.000     2.306       -         
Blink.count_cry_0[7]      CCU2C       COUT     Out     0.050     2.356       -         
count_cry[8]              Net         -        -       -         -           1         
Blink.count_cry_0[9]      CCU2C       CIN      In      0.000     2.356       -         
Blink.count_cry_0[9]      CCU2C       COUT     Out     0.050     2.406       -         
count_cry[10]             Net         -        -       -         -           1         
Blink.count_cry_0[11]     CCU2C       CIN      In      0.000     2.406       -         
Blink.count_cry_0[11]     CCU2C       COUT     Out     0.050     2.456       -         
count_cry[12]             Net         -        -       -         -           1         
Blink.count_cry_0[13]     CCU2C       CIN      In      0.000     2.456       -         
Blink.count_cry_0[13]     CCU2C       COUT     Out     0.050     2.506       -         
count_cry[14]             Net         -        -       -         -           1         
Blink.count_cry_0[15]     CCU2C       CIN      In      0.000     2.506       -         
Blink.count_cry_0[15]     CCU2C       COUT     Out     0.050     2.556       -         
count_cry[16]             Net         -        -       -         -           1         
Blink.count_cry_0[17]     CCU2C       CIN      In      0.000     2.556       -         
Blink.count_cry_0[17]     CCU2C       COUT     Out     0.050     2.606       -         
count_cry[18]             Net         -        -       -         -           1         
Blink.count_cry_0[19]     CCU2C       CIN      In      0.000     2.606       -         
Blink.count_cry_0[19]     CCU2C       COUT     Out     0.050     2.656       -         
count_cry[20]             Net         -        -       -         -           1         
Blink.count_cry_0[21]     CCU2C       CIN      In      0.000     2.656       -         
Blink.count_cry_0[21]     CCU2C       COUT     Out     0.050     2.706       -         
count_cry[22]             Net         -        -       -         -           1         
Blink.count_cry_0[23]     CCU2C       CIN      In      0.000     2.706       -         
Blink.count_cry_0[23]     CCU2C       COUT     Out     0.050     2.756       -         
count_cry[24]             Net         -        -       -         -           1         
Blink.count_cry_0[25]     CCU2C       CIN      In      0.000     2.756       -         
Blink.count_cry_0[25]     CCU2C       COUT     Out     0.050     2.806       -         
count_cry[26]             Net         -        -       -         -           1         
Blink.count_cry_0[27]     CCU2C       CIN      In      0.000     2.806       -         
Blink.count_cry_0[27]     CCU2C       COUT     Out     0.050     2.856       -         
count_cry[28]             Net         -        -       -         -           1         
Blink.count_cry_0[29]     CCU2C       CIN      In      0.000     2.856       -         
Blink.count_cry_0[29]     CCU2C       COUT     Out     0.050     2.906       -         
count_cry[30]             Net         -        -       -         -           1         
Blink.count_s_0[31]       CCU2C       CIN      In      0.000     2.906       -         
Blink.count_s_0[31]       CCU2C       S0       Out     1.063     3.968       -         
count_s[31]               Net         -        -       -         -           1         
Blink.count[31]           FD1S3AX     D        In      0.000     3.968       -         
=======================================================================================


Path information for path number 3: 
      Requested Period:                      3.487
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.403

    - Propagation time:                      3.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.565

    Number of logic level(s):                16
    Starting point:                          Blink.count[2] / Q
    Ending point:                            Blink.count[31] / D
    The start point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
Blink.count[2]            FD1S3AX     Q        Out     0.982     0.982       -         
count[2]                  Net         -        -       -         -           1         
Blink.count_cry_0[1]      CCU2C       A1       In      0.000     0.982       -         
Blink.count_cry_0[1]      CCU2C       COUT     Out     1.224     2.206       -         
count_cry[2]              Net         -        -       -         -           1         
Blink.count_cry_0[3]      CCU2C       CIN      In      0.000     2.206       -         
Blink.count_cry_0[3]      CCU2C       COUT     Out     0.050     2.256       -         
count_cry[4]              Net         -        -       -         -           1         
Blink.count_cry_0[5]      CCU2C       CIN      In      0.000     2.256       -         
Blink.count_cry_0[5]      CCU2C       COUT     Out     0.050     2.306       -         
count_cry[6]              Net         -        -       -         -           1         
Blink.count_cry_0[7]      CCU2C       CIN      In      0.000     2.306       -         
Blink.count_cry_0[7]      CCU2C       COUT     Out     0.050     2.356       -         
count_cry[8]              Net         -        -       -         -           1         
Blink.count_cry_0[9]      CCU2C       CIN      In      0.000     2.356       -         
Blink.count_cry_0[9]      CCU2C       COUT     Out     0.050     2.406       -         
count_cry[10]             Net         -        -       -         -           1         
Blink.count_cry_0[11]     CCU2C       CIN      In      0.000     2.406       -         
Blink.count_cry_0[11]     CCU2C       COUT     Out     0.050     2.456       -         
count_cry[12]             Net         -        -       -         -           1         
Blink.count_cry_0[13]     CCU2C       CIN      In      0.000     2.456       -         
Blink.count_cry_0[13]     CCU2C       COUT     Out     0.050     2.506       -         
count_cry[14]             Net         -        -       -         -           1         
Blink.count_cry_0[15]     CCU2C       CIN      In      0.000     2.506       -         
Blink.count_cry_0[15]     CCU2C       COUT     Out     0.050     2.556       -         
count_cry[16]             Net         -        -       -         -           1         
Blink.count_cry_0[17]     CCU2C       CIN      In      0.000     2.556       -         
Blink.count_cry_0[17]     CCU2C       COUT     Out     0.050     2.606       -         
count_cry[18]             Net         -        -       -         -           1         
Blink.count_cry_0[19]     CCU2C       CIN      In      0.000     2.606       -         
Blink.count_cry_0[19]     CCU2C       COUT     Out     0.050     2.656       -         
count_cry[20]             Net         -        -       -         -           1         
Blink.count_cry_0[21]     CCU2C       CIN      In      0.000     2.656       -         
Blink.count_cry_0[21]     CCU2C       COUT     Out     0.050     2.706       -         
count_cry[22]             Net         -        -       -         -           1         
Blink.count_cry_0[23]     CCU2C       CIN      In      0.000     2.706       -         
Blink.count_cry_0[23]     CCU2C       COUT     Out     0.050     2.756       -         
count_cry[24]             Net         -        -       -         -           1         
Blink.count_cry_0[25]     CCU2C       CIN      In      0.000     2.756       -         
Blink.count_cry_0[25]     CCU2C       COUT     Out     0.050     2.806       -         
count_cry[26]             Net         -        -       -         -           1         
Blink.count_cry_0[27]     CCU2C       CIN      In      0.000     2.806       -         
Blink.count_cry_0[27]     CCU2C       COUT     Out     0.050     2.856       -         
count_cry[28]             Net         -        -       -         -           1         
Blink.count_cry_0[29]     CCU2C       CIN      In      0.000     2.856       -         
Blink.count_cry_0[29]     CCU2C       COUT     Out     0.050     2.906       -         
count_cry[30]             Net         -        -       -         -           1         
Blink.count_s_0[31]       CCU2C       CIN      In      0.000     2.906       -         
Blink.count_s_0[31]       CCU2C       S0       Out     1.063     3.968       -         
count_s[31]               Net         -        -       -         -           1         
Blink.count[31]           FD1S3AX     D        In      0.000     3.968       -         
=======================================================================================


Path information for path number 4: 
      Requested Period:                      3.487
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.403

    - Propagation time:                      3.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.565

    Number of logic level(s):                16
    Starting point:                          Blink.count[0] / Q
    Ending point:                            Blink.count[29] / D
    The start point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
Blink.count[0]            FD1S3AX     Q        Out     0.982     0.982       -         
count[0]                  Net         -        -       -         -           1         
Blink.count_cry_0[0]      CCU2C       A1       In      0.000     0.982       -         
Blink.count_cry_0[0]      CCU2C       COUT     Out     1.224     2.206       -         
count_cry[0]              Net         -        -       -         -           1         
Blink.count_cry_0[1]      CCU2C       CIN      In      0.000     2.206       -         
Blink.count_cry_0[1]      CCU2C       COUT     Out     0.050     2.256       -         
count_cry[2]              Net         -        -       -         -           1         
Blink.count_cry_0[3]      CCU2C       CIN      In      0.000     2.256       -         
Blink.count_cry_0[3]      CCU2C       COUT     Out     0.050     2.306       -         
count_cry[4]              Net         -        -       -         -           1         
Blink.count_cry_0[5]      CCU2C       CIN      In      0.000     2.306       -         
Blink.count_cry_0[5]      CCU2C       COUT     Out     0.050     2.356       -         
count_cry[6]              Net         -        -       -         -           1         
Blink.count_cry_0[7]      CCU2C       CIN      In      0.000     2.356       -         
Blink.count_cry_0[7]      CCU2C       COUT     Out     0.050     2.406       -         
count_cry[8]              Net         -        -       -         -           1         
Blink.count_cry_0[9]      CCU2C       CIN      In      0.000     2.406       -         
Blink.count_cry_0[9]      CCU2C       COUT     Out     0.050     2.456       -         
count_cry[10]             Net         -        -       -         -           1         
Blink.count_cry_0[11]     CCU2C       CIN      In      0.000     2.456       -         
Blink.count_cry_0[11]     CCU2C       COUT     Out     0.050     2.506       -         
count_cry[12]             Net         -        -       -         -           1         
Blink.count_cry_0[13]     CCU2C       CIN      In      0.000     2.506       -         
Blink.count_cry_0[13]     CCU2C       COUT     Out     0.050     2.556       -         
count_cry[14]             Net         -        -       -         -           1         
Blink.count_cry_0[15]     CCU2C       CIN      In      0.000     2.556       -         
Blink.count_cry_0[15]     CCU2C       COUT     Out     0.050     2.606       -         
count_cry[16]             Net         -        -       -         -           1         
Blink.count_cry_0[17]     CCU2C       CIN      In      0.000     2.606       -         
Blink.count_cry_0[17]     CCU2C       COUT     Out     0.050     2.656       -         
count_cry[18]             Net         -        -       -         -           1         
Blink.count_cry_0[19]     CCU2C       CIN      In      0.000     2.656       -         
Blink.count_cry_0[19]     CCU2C       COUT     Out     0.050     2.706       -         
count_cry[20]             Net         -        -       -         -           1         
Blink.count_cry_0[21]     CCU2C       CIN      In      0.000     2.706       -         
Blink.count_cry_0[21]     CCU2C       COUT     Out     0.050     2.756       -         
count_cry[22]             Net         -        -       -         -           1         
Blink.count_cry_0[23]     CCU2C       CIN      In      0.000     2.756       -         
Blink.count_cry_0[23]     CCU2C       COUT     Out     0.050     2.806       -         
count_cry[24]             Net         -        -       -         -           1         
Blink.count_cry_0[25]     CCU2C       CIN      In      0.000     2.806       -         
Blink.count_cry_0[25]     CCU2C       COUT     Out     0.050     2.856       -         
count_cry[26]             Net         -        -       -         -           1         
Blink.count_cry_0[27]     CCU2C       CIN      In      0.000     2.856       -         
Blink.count_cry_0[27]     CCU2C       COUT     Out     0.050     2.906       -         
count_cry[28]             Net         -        -       -         -           1         
Blink.count_cry_0[29]     CCU2C       CIN      In      0.000     2.906       -         
Blink.count_cry_0[29]     CCU2C       S0       Out     1.063     3.968       -         
count_s[29]               Net         -        -       -         -           1         
Blink.count[29]           FD1S3AX     D        In      0.000     3.968       -         
=======================================================================================


Path information for path number 5: 
      Requested Period:                      3.487
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.403

    - Propagation time:                      3.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.565

    Number of logic level(s):                16
    Starting point:                          Blink.count[0] / Q
    Ending point:                            Blink.count[30] / D
    The start point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
Blink.count[0]            FD1S3AX     Q        Out     0.982     0.982       -         
count[0]                  Net         -        -       -         -           1         
Blink.count_cry_0[0]      CCU2C       A1       In      0.000     0.982       -         
Blink.count_cry_0[0]      CCU2C       COUT     Out     1.224     2.206       -         
count_cry[0]              Net         -        -       -         -           1         
Blink.count_cry_0[1]      CCU2C       CIN      In      0.000     2.206       -         
Blink.count_cry_0[1]      CCU2C       COUT     Out     0.050     2.256       -         
count_cry[2]              Net         -        -       -         -           1         
Blink.count_cry_0[3]      CCU2C       CIN      In      0.000     2.256       -         
Blink.count_cry_0[3]      CCU2C       COUT     Out     0.050     2.306       -         
count_cry[4]              Net         -        -       -         -           1         
Blink.count_cry_0[5]      CCU2C       CIN      In      0.000     2.306       -         
Blink.count_cry_0[5]      CCU2C       COUT     Out     0.050     2.356       -         
count_cry[6]              Net         -        -       -         -           1         
Blink.count_cry_0[7]      CCU2C       CIN      In      0.000     2.356       -         
Blink.count_cry_0[7]      CCU2C       COUT     Out     0.050     2.406       -         
count_cry[8]              Net         -        -       -         -           1         
Blink.count_cry_0[9]      CCU2C       CIN      In      0.000     2.406       -         
Blink.count_cry_0[9]      CCU2C       COUT     Out     0.050     2.456       -         
count_cry[10]             Net         -        -       -         -           1         
Blink.count_cry_0[11]     CCU2C       CIN      In      0.000     2.456       -         
Blink.count_cry_0[11]     CCU2C       COUT     Out     0.050     2.506       -         
count_cry[12]             Net         -        -       -         -           1         
Blink.count_cry_0[13]     CCU2C       CIN      In      0.000     2.506       -         
Blink.count_cry_0[13]     CCU2C       COUT     Out     0.050     2.556       -         
count_cry[14]             Net         -        -       -         -           1         
Blink.count_cry_0[15]     CCU2C       CIN      In      0.000     2.556       -         
Blink.count_cry_0[15]     CCU2C       COUT     Out     0.050     2.606       -         
count_cry[16]             Net         -        -       -         -           1         
Blink.count_cry_0[17]     CCU2C       CIN      In      0.000     2.606       -         
Blink.count_cry_0[17]     CCU2C       COUT     Out     0.050     2.656       -         
count_cry[18]             Net         -        -       -         -           1         
Blink.count_cry_0[19]     CCU2C       CIN      In      0.000     2.656       -         
Blink.count_cry_0[19]     CCU2C       COUT     Out     0.050     2.706       -         
count_cry[20]             Net         -        -       -         -           1         
Blink.count_cry_0[21]     CCU2C       CIN      In      0.000     2.706       -         
Blink.count_cry_0[21]     CCU2C       COUT     Out     0.050     2.756       -         
count_cry[22]             Net         -        -       -         -           1         
Blink.count_cry_0[23]     CCU2C       CIN      In      0.000     2.756       -         
Blink.count_cry_0[23]     CCU2C       COUT     Out     0.050     2.806       -         
count_cry[24]             Net         -        -       -         -           1         
Blink.count_cry_0[25]     CCU2C       CIN      In      0.000     2.806       -         
Blink.count_cry_0[25]     CCU2C       COUT     Out     0.050     2.856       -         
count_cry[26]             Net         -        -       -         -           1         
Blink.count_cry_0[27]     CCU2C       CIN      In      0.000     2.856       -         
Blink.count_cry_0[27]     CCU2C       COUT     Out     0.050     2.906       -         
count_cry[28]             Net         -        -       -         -           1         
Blink.count_cry_0[29]     CCU2C       CIN      In      0.000     2.906       -         
Blink.count_cry_0[29]     CCU2C       S1       Out     1.063     3.968       -         
count_s[30]               Net         -        -       -         -           1         
Blink.count[30]           FD1S3AX     D        In      0.000     3.968       -         
=======================================================================================




====================================
<a name=clockReport29></a>Detailed Report for Clock: Cpll|CLKOP_inferred_clock</a>
====================================



<a name=startingSlack30></a>Starting Points with Worst Slack</a>
********************************

                       Starting                                                     Arrival          
Instance               Reference                     Type        Pin     Net        Time        Slack
                       Clock                                                                         
-----------------------------------------------------------------------------------------------------
TDC.CT.rw              Cpll|CLKOP_inferred_clock     FD1S3AX     Q       rw         6.181       6.367
FEC.read               Cpll|CLKOP_inferred_clock     FD1P3AX     Q       rd         6.161       6.386
TDC.ts.hc.cnt3.cy      Cpll|CLKOP_inferred_clock     FD1S3AX     Q       cy[3]      0.982       8.099
TDC.ts.hc.cnt29.cy     Cpll|CLKOP_inferred_clock     FD1S3AX     Q       cy[29]     0.982       8.099
TDC.ts.hc.cnt2.cy      Cpll|CLKOP_inferred_clock     FD1S3AX     Q       cy[2]      0.982       8.099
TDC.ts.hc.cnt26.cy     Cpll|CLKOP_inferred_clock     FD1S3AX     Q       cy[26]     0.982       8.099
TDC.ts.hc.cnt10.cy     Cpll|CLKOP_inferred_clock     FD1S3AX     Q       cy[10]     0.982       8.099
TDC.ts.hc.cnt5.cy      Cpll|CLKOP_inferred_clock     FD1S3AX     Q       cy[5]      0.982       8.099
TDC.ts.hc.cnt1.cy      Cpll|CLKOP_inferred_clock     FD1S3AX     Q       cy[1]      0.982       8.099
TDC.ts.hc.cnt7.cy      Cpll|CLKOP_inferred_clock     FD1S3AX     Q       cy[7]      0.982       8.099
=====================================================================================================


<a name=endingSlack31></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                      Required          
Instance              Reference                     Type        Pin     Net         Time         Slack
                      Clock                                                                           
------------------------------------------------------------------------------------------------------
TDC.ts.Ren            Cpll|CLKOP_inferred_clock     FD1S3IX     D       Renc        13.874       6.367
TDC.ts.hc.ehit[0]     Cpll|CLKOP_inferred_clock     FD1S3IX     CD      ehit5_i     13.278       8.099
TDC.ts.hc.ehit[1]     Cpll|CLKOP_inferred_clock     FD1S3IX     CD      ehit5_i     13.278       8.099
TDC.ts.hc.ehit[2]     Cpll|CLKOP_inferred_clock     FD1S3IX     CD      ehit5_i     13.278       8.099
TDC.ts.hc.ehit[3]     Cpll|CLKOP_inferred_clock     FD1S3IX     CD      ehit5_i     13.278       8.099
TDC.ts.hc.ehit[4]     Cpll|CLKOP_inferred_clock     FD1S3IX     CD      ehit5_i     13.278       8.099
TDC.ts.hc.ehit[5]     Cpll|CLKOP_inferred_clock     FD1S3IX     CD      ehit5_i     13.278       8.099
TDC.ts.hc.ehit[6]     Cpll|CLKOP_inferred_clock     FD1S3IX     CD      ehit5_i     13.278       8.099
TDC.ts.hc.ehit[7]     Cpll|CLKOP_inferred_clock     FD1S3IX     CD      ehit5_i     13.278       8.099
TDC.ts.hc.ehit[8]     Cpll|CLKOP_inferred_clock     FD1S3IX     CD      ehit5_i     13.278       8.099
======================================================================================================



<a name=worstPaths32></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:400975:401731:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      13.920
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.874

    - Propagation time:                      7.507
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.367

    Number of logic level(s):                2
    Starting point:                          TDC.CT.rw / Q
    Ending point:                            TDC.ts.Ren / D
    The start point is clocked by            Cpll|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
TDC.CT.rw           FD1S3AX      Q        Out     6.181     6.181       -         
rw                  Net          -        -       -         -           296       
TDC.ts.Renc_2_0     ORCALUT4     C        In      0.000     6.181       -         
TDC.ts.Renc_2_0     ORCALUT4     Z        Out     0.923     7.104       -         
Renc_2_0            Net          -        -       -         -           1         
TDC.ts.Renc         ORCALUT4     B        In      0.000     7.104       -         
TDC.ts.Renc         ORCALUT4     Z        Out     0.403     7.507       -         
Renc                Net          -        -       -         -           1         
TDC.ts.Ren          FD1S3IX      D        In      0.000     7.507       -         
==================================================================================




====================================
<a name=clockReport33></a>Detailed Report for Clock: DeBounce_0|Q_derived_clock</a>
====================================



<a name=startingSlack34></a>Starting Points with Worst Slack</a>
********************************

                       Starting                                                       Arrival           
Instance               Reference                      Type        Pin     Net         Time        Slack 
                       Clock                                                                            
--------------------------------------------------------------------------------------------------------
FEC.shft42.Pos.d33     DeBounce_0|Q_derived_clock     FD1P3AY     Q       rw          1.145       25.914
FEC.shft42.Pos.d1      DeBounce_0|Q_derived_clock     FD1P3AY     Q       data[0]     1.069       26.687
FEC.shft42.Pos.d2      DeBounce_0|Q_derived_clock     FD1P3AY     Q       data[1]     1.069       26.687
FEC.shft42.Pos.d3      DeBounce_0|Q_derived_clock     FD1P3AY     Q       data[2]     1.069       26.687
FEC.shft42.Pos.d4      DeBounce_0|Q_derived_clock     FD1P3AY     Q       data[3]     1.069       26.687
FEC.shft42.Pos.d5      DeBounce_0|Q_derived_clock     FD1P3AY     Q       data[4]     1.069       26.687
FEC.shft42.Pos.d6      DeBounce_0|Q_derived_clock     FD1P3AY     Q       data[5]     1.069       26.687
FEC.shft42.Pos.d7      DeBounce_0|Q_derived_clock     FD1P3AY     Q       data[6]     1.069       26.687
FEC.shft42.Pos.d8      DeBounce_0|Q_derived_clock     FD1P3AY     Q       data[7]     1.069       26.687
FEC.shft42.Pos.d9      DeBounce_0|Q_derived_clock     FD1P3AY     Q       data[8]     1.069       26.687
========================================================================================================


<a name=endingSlack35></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                              Required           
Instance              Reference                      Type        Pin     Net                Time         Slack 
                      Clock                                                                                    
---------------------------------------------------------------------------------------------------------------
FEC.read              DeBounce_0|Q_derived_clock     FD1P3AX     SP      un1_State_13_i     27.463       25.914
FEC.write             DeBounce_0|Q_derived_clock     FD1P3AX     SP      un1_State_12_i     27.463       25.914
TDC.CT.Address[0]     DeBounce_0|Q_derived_clock     FD1S3AX     D       addr[0]            27.756       26.687
TDC.CT.Address[1]     DeBounce_0|Q_derived_clock     FD1S3AX     D       addr[1]            27.756       26.687
TDC.CT.Address[2]     DeBounce_0|Q_derived_clock     FD1S3AX     D       addr[2]            27.756       26.687
TDC.CT.Address[3]     DeBounce_0|Q_derived_clock     FD1S3AX     D       addr[3]            27.756       26.687
TDC.CT.Address[4]     DeBounce_0|Q_derived_clock     FD1S3AX     D       addr[4]            27.756       26.687
TDC.CT.Address[5]     DeBounce_0|Q_derived_clock     FD1S3AX     D       addr[5]            27.756       26.687
TDC.CT.Address[6]     DeBounce_0|Q_derived_clock     FD1S3AX     D       addr[6]            27.756       26.687
TDC.CT.DataOut[0]     DeBounce_0|Q_derived_clock     FD1S3AX     D       data[0]            27.756       26.687
===============================================================================================================



<a name=worstPaths36></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:406492:407014:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      27.840
    - Setup time:                            0.377
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         27.463

    - Propagation time:                      1.549
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 25.914

    Number of logic level(s):                1
    Starting point:                          FEC.shft42.Pos.d33 / Q
    Ending point:                            FEC.read / SP
    The start point is clocked by            DeBounce_0|Q_derived_clock [rising] on pin CK
    The end   point is clocked by            Cpll|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
FEC.shft42.Pos.d33     FD1P3AY      Q        Out     1.145     1.145       -         
rw                     Net          -        -       -         -           3         
FEC.read_RNO           ORCALUT4     D        In      0.000     1.145       -         
FEC.read_RNO           ORCALUT4     Z        Out     0.403     1.549       -         
un1_State_13_i         Net          -        -       -         -           1         
FEC.read               FD1P3AX      SP       In      0.000     1.549       -         
=====================================================================================




====================================
<a name=clockReport37></a>Detailed Report for Clock: DeBounce_1|Q_derived_clock</a>
====================================



<a name=startingSlack38></a>Starting Points with Worst Slack</a>
********************************

                          Starting                                                     Arrival          
Instance                  Reference                      Type        Pin     Net       Time        Slack
                          Clock                                                                         
--------------------------------------------------------------------------------------------------------
FEC.findstart.StartFF     DeBounce_1|Q_derived_clock     FD1P3DX     Q       start     2.206       8.331
========================================================================================================


<a name=endingSlack39></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                          Required           
Instance              Reference                      Type        Pin     Net            Time         Slack 
                      Clock                                                                                
-----------------------------------------------------------------------------------------------------------
FEC.State[0]          DeBounce_1|Q_derived_clock     FD1S3AX     D       State_0[0]     13.874       8.331 
FEC.shft42.Pos.d0     DeBounce_1|Q_derived_clock     FD1P3AY     SP      start          13.543       11.337
FEC.shft42.Pos.d1     DeBounce_1|Q_derived_clock     FD1P3AY     SP      start          13.543       11.337
FEC.shft42.Pos.d2     DeBounce_1|Q_derived_clock     FD1P3AY     SP      start          13.543       11.337
FEC.shft42.Pos.d3     DeBounce_1|Q_derived_clock     FD1P3AY     SP      start          13.543       11.337
FEC.shft42.Pos.d4     DeBounce_1|Q_derived_clock     FD1P3AY     SP      start          13.543       11.337
FEC.shft42.Pos.d5     DeBounce_1|Q_derived_clock     FD1P3AY     SP      start          13.543       11.337
FEC.shft42.Pos.d6     DeBounce_1|Q_derived_clock     FD1P3AY     SP      start          13.543       11.337
FEC.shft42.Pos.d7     DeBounce_1|Q_derived_clock     FD1P3AY     SP      start          13.543       11.337
FEC.shft42.Pos.d8     DeBounce_1|Q_derived_clock     FD1P3AY     SP      start          13.543       11.337
===========================================================================================================



<a name=worstPaths40></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:410800:412255:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      13.920
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.874

    - Propagation time:                      5.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.331

    Number of logic level(s):                4
    Starting point:                          FEC.findstart.StartFF / Q
    Ending point:                            FEC.State[0] / D
    The start point is clocked by            DeBounce_1|Q_derived_clock [falling] on pin CK
    The end   point is clocked by            Cpll|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
FEC.findstart.StartFF            FD1P3DX      Q        Out     2.206     2.206       -         
start                            Net          -        -       -         -           89        
FEC.un1_State_1_sqmuxa_i_0_2     ORCALUT4     C        In      0.000     2.206       -         
FEC.un1_State_1_sqmuxa_i_0_2     ORCALUT4     Z        Out     0.923     3.130       -         
un1_State_1_sqmuxa_i_0_2         Net          -        -       -         -           1         
FEC.un1_State_1_sqmuxa_i_0_3     ORCALUT4     C        In      0.000     3.130       -         
FEC.un1_State_1_sqmuxa_i_0_3     ORCALUT4     Z        Out     0.923     4.053       -         
un1_State_1_sqmuxa_i_0_3         Net          -        -       -         -           1         
FEC.un1_State_1_sqmuxa_i_0       ORCALUT4     C        In      0.000     4.053       -         
FEC.un1_State_1_sqmuxa_i_0       ORCALUT4     Z        Out     1.087     5.140       -         
N_12                             Net          -        -       -         -           3         
FEC.State_0[0]                   ORCALUT4     B        In      0.000     5.140       -         
FEC.State_0[0]                   ORCALUT4     Z        Out     0.403     5.543       -         
State_0[0]                       Net          -        -       -         -           1         
FEC.State[0]                     FD1S3AX      D        In      0.000     5.543       -         
===============================================================================================




====================================
<a name=clockReport41></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[0]</a>
====================================



<a name=startingSlack42></a>Starting Points with Worst Slack</a>
********************************

                     Starting                                                           Arrival           
Instance             Reference                             Type        Pin     Net      Time        Slack 
                     Clock                                                                                
----------------------------------------------------------------------------------------------------------
TDC.Tdc.fb0.vd1a     Input_Reg_48s|Q_inferred_clock[0]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb0.vd2a     Input_Reg_48s|Q_inferred_clock[0]     FD1S3DX     Q       vd2a     1.069       -0.228
==========================================================================================================


<a name=endingSlack43></a>Ending Points with Worst Slack</a>
******************************

                     Starting                                                                Required           
Instance             Reference                             Type        Pin     Net           Time         Slack 
                     Clock                                                                                      
----------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb0.vd1a     Input_Reg_48s|Q_inferred_clock[0]     FD1S3DX     D       N_60915_0     1.244        -0.228
TDC.Tdc.fb0.vd2a     Input_Reg_48s|Q_inferred_clock[0]     FD1S3DX     D       N_60914_0     1.244        -0.228
================================================================================================================



<a name=worstPaths44></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:415323:415845:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb0.vd1a / Q
    Ending point:                            TDC.Tdc.fb0.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[0] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[0] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb0.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                   Net          -        -       -         -           2         
TDC.Tdc.fb0.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb0.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_60915_0              Net          -        -       -         -           1         
TDC.Tdc.fb0.vd1a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb0.vd2a / Q
    Ending point:                            TDC.Tdc.fb0.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[0] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[0] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb0.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                   Net          -        -       -         -           2         
TDC.Tdc.fb0.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb0.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_60914_0              Net          -        -       -         -           1         
TDC.Tdc.fb0.vd2a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================




====================================
<a name=clockReport45></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[1]</a>
====================================



<a name=startingSlack46></a>Starting Points with Worst Slack</a>
********************************

                     Starting                                                           Arrival           
Instance             Reference                             Type        Pin     Net      Time        Slack 
                     Clock                                                                                
----------------------------------------------------------------------------------------------------------
TDC.Tdc.fb1.vd1a     Input_Reg_48s|Q_inferred_clock[1]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb1.vd2a     Input_Reg_48s|Q_inferred_clock[1]     FD1S3DX     Q       vd2a     1.069       -0.228
==========================================================================================================


<a name=endingSlack47></a>Ending Points with Worst Slack</a>
******************************

                     Starting                                                                Required           
Instance             Reference                             Type        Pin     Net           Time         Slack 
                     Clock                                                                                      
----------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb1.vd1a     Input_Reg_48s|Q_inferred_clock[1]     FD1S3DX     D       N_61045_0     1.244        -0.228
TDC.Tdc.fb1.vd2a     Input_Reg_48s|Q_inferred_clock[1]     FD1S3DX     D       N_61044_0     1.244        -0.228
================================================================================================================



<a name=worstPaths48></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:420582:421104:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb1.vd1a / Q
    Ending point:                            TDC.Tdc.fb1.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[1] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[1] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb1.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                   Net          -        -       -         -           2         
TDC.Tdc.fb1.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb1.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_61045_0              Net          -        -       -         -           1         
TDC.Tdc.fb1.vd1a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb1.vd2a / Q
    Ending point:                            TDC.Tdc.fb1.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[1] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[1] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb1.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                   Net          -        -       -         -           2         
TDC.Tdc.fb1.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb1.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_61044_0              Net          -        -       -         -           1         
TDC.Tdc.fb1.vd2a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================




====================================
<a name=clockReport49></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[2]</a>
====================================



<a name=startingSlack50></a>Starting Points with Worst Slack</a>
********************************

                     Starting                                                           Arrival           
Instance             Reference                             Type        Pin     Net      Time        Slack 
                     Clock                                                                                
----------------------------------------------------------------------------------------------------------
TDC.Tdc.fb2.vd1a     Input_Reg_48s|Q_inferred_clock[2]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb2.vd2a     Input_Reg_48s|Q_inferred_clock[2]     FD1S3DX     Q       vd2a     1.069       -0.228
==========================================================================================================


<a name=endingSlack51></a>Ending Points with Worst Slack</a>
******************************

                     Starting                                                                Required           
Instance             Reference                             Type        Pin     Net           Time         Slack 
                     Clock                                                                                      
----------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb2.vd1a     Input_Reg_48s|Q_inferred_clock[2]     FD1S3DX     D       N_61175_0     1.244        -0.228
TDC.Tdc.fb2.vd2a     Input_Reg_48s|Q_inferred_clock[2]     FD1S3DX     D       N_61174_0     1.244        -0.228
================================================================================================================



<a name=worstPaths52></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:425841:426363:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb2.vd1a / Q
    Ending point:                            TDC.Tdc.fb2.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[2] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[2] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb2.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                   Net          -        -       -         -           2         
TDC.Tdc.fb2.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb2.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_61175_0              Net          -        -       -         -           1         
TDC.Tdc.fb2.vd1a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb2.vd2a / Q
    Ending point:                            TDC.Tdc.fb2.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[2] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[2] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb2.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                   Net          -        -       -         -           2         
TDC.Tdc.fb2.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb2.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_61174_0              Net          -        -       -         -           1         
TDC.Tdc.fb2.vd2a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================




====================================
<a name=clockReport53></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[3]</a>
====================================



<a name=startingSlack54></a>Starting Points with Worst Slack</a>
********************************

                     Starting                                                           Arrival           
Instance             Reference                             Type        Pin     Net      Time        Slack 
                     Clock                                                                                
----------------------------------------------------------------------------------------------------------
TDC.Tdc.fb3.vd1a     Input_Reg_48s|Q_inferred_clock[3]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb3.vd2a     Input_Reg_48s|Q_inferred_clock[3]     FD1S3DX     Q       vd2a     1.069       -0.228
==========================================================================================================


<a name=endingSlack55></a>Ending Points with Worst Slack</a>
******************************

                     Starting                                                                Required           
Instance             Reference                             Type        Pin     Net           Time         Slack 
                     Clock                                                                                      
----------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb3.vd1a     Input_Reg_48s|Q_inferred_clock[3]     FD1S3DX     D       N_61305_0     1.244        -0.228
TDC.Tdc.fb3.vd2a     Input_Reg_48s|Q_inferred_clock[3]     FD1S3DX     D       N_61304_0     1.244        -0.228
================================================================================================================



<a name=worstPaths56></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:431100:431622:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb3.vd1a / Q
    Ending point:                            TDC.Tdc.fb3.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[3] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[3] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb3.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                   Net          -        -       -         -           2         
TDC.Tdc.fb3.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb3.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_61305_0              Net          -        -       -         -           1         
TDC.Tdc.fb3.vd1a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb3.vd2a / Q
    Ending point:                            TDC.Tdc.fb3.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[3] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[3] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb3.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                   Net          -        -       -         -           2         
TDC.Tdc.fb3.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb3.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_61304_0              Net          -        -       -         -           1         
TDC.Tdc.fb3.vd2a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================




====================================
<a name=clockReport57></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[4]</a>
====================================



<a name=startingSlack58></a>Starting Points with Worst Slack</a>
********************************

                     Starting                                                           Arrival           
Instance             Reference                             Type        Pin     Net      Time        Slack 
                     Clock                                                                                
----------------------------------------------------------------------------------------------------------
TDC.Tdc.fb4.vd1a     Input_Reg_48s|Q_inferred_clock[4]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb4.vd2a     Input_Reg_48s|Q_inferred_clock[4]     FD1S3DX     Q       vd2a     1.069       -0.228
==========================================================================================================


<a name=endingSlack59></a>Ending Points with Worst Slack</a>
******************************

                     Starting                                                                Required           
Instance             Reference                             Type        Pin     Net           Time         Slack 
                     Clock                                                                                      
----------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb4.vd1a     Input_Reg_48s|Q_inferred_clock[4]     FD1S3DX     D       N_61435_0     1.244        -0.228
TDC.Tdc.fb4.vd2a     Input_Reg_48s|Q_inferred_clock[4]     FD1S3DX     D       N_61434_0     1.244        -0.228
================================================================================================================



<a name=worstPaths60></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:436359:436881:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb4.vd1a / Q
    Ending point:                            TDC.Tdc.fb4.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[4] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[4] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb4.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                   Net          -        -       -         -           2         
TDC.Tdc.fb4.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb4.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_61435_0              Net          -        -       -         -           1         
TDC.Tdc.fb4.vd1a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb4.vd2a / Q
    Ending point:                            TDC.Tdc.fb4.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[4] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[4] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb4.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                   Net          -        -       -         -           2         
TDC.Tdc.fb4.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb4.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_61434_0              Net          -        -       -         -           1         
TDC.Tdc.fb4.vd2a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================




====================================
<a name=clockReport61></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[5]</a>
====================================



<a name=startingSlack62></a>Starting Points with Worst Slack</a>
********************************

                     Starting                                                           Arrival           
Instance             Reference                             Type        Pin     Net      Time        Slack 
                     Clock                                                                                
----------------------------------------------------------------------------------------------------------
TDC.Tdc.fb5.vd1a     Input_Reg_48s|Q_inferred_clock[5]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb5.vd2a     Input_Reg_48s|Q_inferred_clock[5]     FD1S3DX     Q       vd2a     1.069       -0.228
==========================================================================================================


<a name=endingSlack63></a>Ending Points with Worst Slack</a>
******************************

                     Starting                                                                Required           
Instance             Reference                             Type        Pin     Net           Time         Slack 
                     Clock                                                                                      
----------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb5.vd1a     Input_Reg_48s|Q_inferred_clock[5]     FD1S3DX     D       N_61565_0     1.244        -0.228
TDC.Tdc.fb5.vd2a     Input_Reg_48s|Q_inferred_clock[5]     FD1S3DX     D       N_61564_0     1.244        -0.228
================================================================================================================



<a name=worstPaths64></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:441618:442140:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb5.vd1a / Q
    Ending point:                            TDC.Tdc.fb5.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[5] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[5] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb5.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                   Net          -        -       -         -           2         
TDC.Tdc.fb5.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb5.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_61565_0              Net          -        -       -         -           1         
TDC.Tdc.fb5.vd1a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb5.vd2a / Q
    Ending point:                            TDC.Tdc.fb5.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[5] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[5] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb5.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                   Net          -        -       -         -           2         
TDC.Tdc.fb5.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb5.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_61564_0              Net          -        -       -         -           1         
TDC.Tdc.fb5.vd2a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================




====================================
<a name=clockReport65></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[6]</a>
====================================



<a name=startingSlack66></a>Starting Points with Worst Slack</a>
********************************

                     Starting                                                           Arrival           
Instance             Reference                             Type        Pin     Net      Time        Slack 
                     Clock                                                                                
----------------------------------------------------------------------------------------------------------
TDC.Tdc.fb6.vd1a     Input_Reg_48s|Q_inferred_clock[6]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb6.vd2a     Input_Reg_48s|Q_inferred_clock[6]     FD1S3DX     Q       vd2a     1.069       -0.228
==========================================================================================================


<a name=endingSlack67></a>Ending Points with Worst Slack</a>
******************************

                     Starting                                                                Required           
Instance             Reference                             Type        Pin     Net           Time         Slack 
                     Clock                                                                                      
----------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb6.vd1a     Input_Reg_48s|Q_inferred_clock[6]     FD1S3DX     D       N_61695_0     1.244        -0.228
TDC.Tdc.fb6.vd2a     Input_Reg_48s|Q_inferred_clock[6]     FD1S3DX     D       N_61694_0     1.244        -0.228
================================================================================================================



<a name=worstPaths68></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:446877:447399:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb6.vd1a / Q
    Ending point:                            TDC.Tdc.fb6.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[6] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[6] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb6.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                   Net          -        -       -         -           2         
TDC.Tdc.fb6.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb6.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_61695_0              Net          -        -       -         -           1         
TDC.Tdc.fb6.vd1a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb6.vd2a / Q
    Ending point:                            TDC.Tdc.fb6.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[6] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[6] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb6.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                   Net          -        -       -         -           2         
TDC.Tdc.fb6.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb6.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_61694_0              Net          -        -       -         -           1         
TDC.Tdc.fb6.vd2a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================




====================================
<a name=clockReport69></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[7]</a>
====================================



<a name=startingSlack70></a>Starting Points with Worst Slack</a>
********************************

                     Starting                                                           Arrival           
Instance             Reference                             Type        Pin     Net      Time        Slack 
                     Clock                                                                                
----------------------------------------------------------------------------------------------------------
TDC.Tdc.fb7.vd1a     Input_Reg_48s|Q_inferred_clock[7]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb7.vd2a     Input_Reg_48s|Q_inferred_clock[7]     FD1S3DX     Q       vd2a     1.069       -0.228
==========================================================================================================


<a name=endingSlack71></a>Ending Points with Worst Slack</a>
******************************

                     Starting                                                                Required           
Instance             Reference                             Type        Pin     Net           Time         Slack 
                     Clock                                                                                      
----------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb7.vd1a     Input_Reg_48s|Q_inferred_clock[7]     FD1S3DX     D       N_61825_0     1.244        -0.228
TDC.Tdc.fb7.vd2a     Input_Reg_48s|Q_inferred_clock[7]     FD1S3DX     D       N_61824_0     1.244        -0.228
================================================================================================================



<a name=worstPaths72></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:452136:452658:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb7.vd1a / Q
    Ending point:                            TDC.Tdc.fb7.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[7] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[7] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb7.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                   Net          -        -       -         -           2         
TDC.Tdc.fb7.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb7.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_61825_0              Net          -        -       -         -           1         
TDC.Tdc.fb7.vd1a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb7.vd2a / Q
    Ending point:                            TDC.Tdc.fb7.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[7] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[7] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb7.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                   Net          -        -       -         -           2         
TDC.Tdc.fb7.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb7.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_61824_0              Net          -        -       -         -           1         
TDC.Tdc.fb7.vd2a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================




====================================
<a name=clockReport73></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[8]</a>
====================================



<a name=startingSlack74></a>Starting Points with Worst Slack</a>
********************************

                     Starting                                                           Arrival           
Instance             Reference                             Type        Pin     Net      Time        Slack 
                     Clock                                                                                
----------------------------------------------------------------------------------------------------------
TDC.Tdc.fb8.vd1a     Input_Reg_48s|Q_inferred_clock[8]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb8.vd2a     Input_Reg_48s|Q_inferred_clock[8]     FD1S3DX     Q       vd2a     1.069       -0.228
==========================================================================================================


<a name=endingSlack75></a>Ending Points with Worst Slack</a>
******************************

                     Starting                                                                Required           
Instance             Reference                             Type        Pin     Net           Time         Slack 
                     Clock                                                                                      
----------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb8.vd1a     Input_Reg_48s|Q_inferred_clock[8]     FD1S3DX     D       N_61955_0     1.244        -0.228
TDC.Tdc.fb8.vd2a     Input_Reg_48s|Q_inferred_clock[8]     FD1S3DX     D       N_61954_0     1.244        -0.228
================================================================================================================



<a name=worstPaths76></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:457395:457917:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb8.vd1a / Q
    Ending point:                            TDC.Tdc.fb8.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[8] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[8] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb8.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                   Net          -        -       -         -           2         
TDC.Tdc.fb8.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb8.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_61955_0              Net          -        -       -         -           1         
TDC.Tdc.fb8.vd1a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb8.vd2a / Q
    Ending point:                            TDC.Tdc.fb8.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[8] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[8] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb8.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                   Net          -        -       -         -           2         
TDC.Tdc.fb8.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb8.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_61954_0              Net          -        -       -         -           1         
TDC.Tdc.fb8.vd2a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================




====================================
<a name=clockReport77></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[9]</a>
====================================



<a name=startingSlack78></a>Starting Points with Worst Slack</a>
********************************

                     Starting                                                           Arrival           
Instance             Reference                             Type        Pin     Net      Time        Slack 
                     Clock                                                                                
----------------------------------------------------------------------------------------------------------
TDC.Tdc.fb9.vd1a     Input_Reg_48s|Q_inferred_clock[9]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb9.vd2a     Input_Reg_48s|Q_inferred_clock[9]     FD1S3DX     Q       vd2a     1.069       -0.228
==========================================================================================================


<a name=endingSlack79></a>Ending Points with Worst Slack</a>
******************************

                     Starting                                                                Required           
Instance             Reference                             Type        Pin     Net           Time         Slack 
                     Clock                                                                                      
----------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb9.vd1a     Input_Reg_48s|Q_inferred_clock[9]     FD1S3DX     D       N_62085_0     1.244        -0.228
TDC.Tdc.fb9.vd2a     Input_Reg_48s|Q_inferred_clock[9]     FD1S3DX     D       N_62084_0     1.244        -0.228
================================================================================================================



<a name=worstPaths80></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:462654:463176:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb9.vd1a / Q
    Ending point:                            TDC.Tdc.fb9.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[9] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[9] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb9.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                   Net          -        -       -         -           2         
TDC.Tdc.fb9.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb9.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_62085_0              Net          -        -       -         -           1         
TDC.Tdc.fb9.vd1a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb9.vd2a / Q
    Ending point:                            TDC.Tdc.fb9.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[9] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[9] [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
TDC.Tdc.fb9.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                   Net          -        -       -         -           2         
TDC.Tdc.fb9.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb9.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_62084_0              Net          -        -       -         -           1         
TDC.Tdc.fb9.vd2a       FD1S3DX      D        In      0.000     1.472       -         
=====================================================================================




====================================
<a name=clockReport81></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[10]</a>
====================================



<a name=startingSlack82></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb10.vd1a     Input_Reg_48s|Q_inferred_clock[10]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb10.vd2a     Input_Reg_48s|Q_inferred_clock[10]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack83></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb10.vd1a     Input_Reg_48s|Q_inferred_clock[10]     FD1S3DX     D       N_62215_0     1.244        -0.228
TDC.Tdc.fb10.vd2a     Input_Reg_48s|Q_inferred_clock[10]     FD1S3DX     D       N_62214_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths84></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:467949:468477:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb10.vd1a / Q
    Ending point:                            TDC.Tdc.fb10.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[10] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[10] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb10.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb10.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb10.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_62215_0               Net          -        -       -         -           1         
TDC.Tdc.fb10.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb10.vd2a / Q
    Ending point:                            TDC.Tdc.fb10.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[10] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[10] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb10.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb10.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb10.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_62214_0               Net          -        -       -         -           1         
TDC.Tdc.fb10.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport85></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[11]</a>
====================================



<a name=startingSlack86></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb11.vd1a     Input_Reg_48s|Q_inferred_clock[11]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb11.vd2a     Input_Reg_48s|Q_inferred_clock[11]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack87></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb11.vd1a     Input_Reg_48s|Q_inferred_clock[11]     FD1S3DX     D       N_62345_0     1.244        -0.228
TDC.Tdc.fb11.vd2a     Input_Reg_48s|Q_inferred_clock[11]     FD1S3DX     D       N_62344_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths88></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:473265:473793:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb11.vd1a / Q
    Ending point:                            TDC.Tdc.fb11.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[11] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[11] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb11.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb11.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb11.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_62345_0               Net          -        -       -         -           1         
TDC.Tdc.fb11.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb11.vd2a / Q
    Ending point:                            TDC.Tdc.fb11.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[11] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[11] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb11.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb11.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb11.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_62344_0               Net          -        -       -         -           1         
TDC.Tdc.fb11.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport89></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[12]</a>
====================================



<a name=startingSlack90></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb12.vd1a     Input_Reg_48s|Q_inferred_clock[12]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb12.vd2a     Input_Reg_48s|Q_inferred_clock[12]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack91></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb12.vd1a     Input_Reg_48s|Q_inferred_clock[12]     FD1S3DX     D       N_62475_0     1.244        -0.228
TDC.Tdc.fb12.vd2a     Input_Reg_48s|Q_inferred_clock[12]     FD1S3DX     D       N_62474_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths92></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:478581:479109:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb12.vd1a / Q
    Ending point:                            TDC.Tdc.fb12.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[12] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[12] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb12.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb12.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb12.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_62475_0               Net          -        -       -         -           1         
TDC.Tdc.fb12.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb12.vd2a / Q
    Ending point:                            TDC.Tdc.fb12.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[12] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[12] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb12.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb12.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb12.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_62474_0               Net          -        -       -         -           1         
TDC.Tdc.fb12.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport93></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[13]</a>
====================================



<a name=startingSlack94></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb13.vd1a     Input_Reg_48s|Q_inferred_clock[13]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb13.vd2a     Input_Reg_48s|Q_inferred_clock[13]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack95></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb13.vd1a     Input_Reg_48s|Q_inferred_clock[13]     FD1S3DX     D       N_62605_0     1.244        -0.228
TDC.Tdc.fb13.vd2a     Input_Reg_48s|Q_inferred_clock[13]     FD1S3DX     D       N_62604_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths96></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:483897:484425:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb13.vd1a / Q
    Ending point:                            TDC.Tdc.fb13.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[13] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[13] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb13.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb13.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb13.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_62605_0               Net          -        -       -         -           1         
TDC.Tdc.fb13.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb13.vd2a / Q
    Ending point:                            TDC.Tdc.fb13.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[13] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[13] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb13.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb13.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb13.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_62604_0               Net          -        -       -         -           1         
TDC.Tdc.fb13.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport97></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[14]</a>
====================================



<a name=startingSlack98></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb14.vd1a     Input_Reg_48s|Q_inferred_clock[14]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb14.vd2a     Input_Reg_48s|Q_inferred_clock[14]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack99></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb14.vd1a     Input_Reg_48s|Q_inferred_clock[14]     FD1S3DX     D       N_62735_0     1.244        -0.228
TDC.Tdc.fb14.vd2a     Input_Reg_48s|Q_inferred_clock[14]     FD1S3DX     D       N_62734_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths100></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:489213:489741:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb14.vd1a / Q
    Ending point:                            TDC.Tdc.fb14.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[14] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[14] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb14.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb14.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb14.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_62735_0               Net          -        -       -         -           1         
TDC.Tdc.fb14.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb14.vd2a / Q
    Ending point:                            TDC.Tdc.fb14.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[14] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[14] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb14.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb14.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb14.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_62734_0               Net          -        -       -         -           1         
TDC.Tdc.fb14.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport101></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[15]</a>
====================================



<a name=startingSlack102></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb15.vd1a     Input_Reg_48s|Q_inferred_clock[15]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb15.vd2a     Input_Reg_48s|Q_inferred_clock[15]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack103></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb15.vd1a     Input_Reg_48s|Q_inferred_clock[15]     FD1S3DX     D       N_62865_0     1.244        -0.228
TDC.Tdc.fb15.vd2a     Input_Reg_48s|Q_inferred_clock[15]     FD1S3DX     D       N_62864_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths104></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:494529:495057:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb15.vd1a / Q
    Ending point:                            TDC.Tdc.fb15.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[15] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[15] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb15.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb15.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb15.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_62865_0               Net          -        -       -         -           1         
TDC.Tdc.fb15.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb15.vd2a / Q
    Ending point:                            TDC.Tdc.fb15.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[15] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[15] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb15.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb15.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb15.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_62864_0               Net          -        -       -         -           1         
TDC.Tdc.fb15.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport105></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[16]</a>
====================================



<a name=startingSlack106></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb16.vd1a     Input_Reg_48s|Q_inferred_clock[16]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb16.vd2a     Input_Reg_48s|Q_inferred_clock[16]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack107></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb16.vd1a     Input_Reg_48s|Q_inferred_clock[16]     FD1S3DX     D       N_62995_0     1.244        -0.228
TDC.Tdc.fb16.vd2a     Input_Reg_48s|Q_inferred_clock[16]     FD1S3DX     D       N_62994_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths108></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:499845:500373:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb16.vd1a / Q
    Ending point:                            TDC.Tdc.fb16.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[16] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[16] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb16.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb16.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb16.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_62995_0               Net          -        -       -         -           1         
TDC.Tdc.fb16.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb16.vd2a / Q
    Ending point:                            TDC.Tdc.fb16.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[16] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[16] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb16.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb16.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb16.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_62994_0               Net          -        -       -         -           1         
TDC.Tdc.fb16.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport109></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[17]</a>
====================================



<a name=startingSlack110></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb17.vd1a     Input_Reg_48s|Q_inferred_clock[17]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb17.vd2a     Input_Reg_48s|Q_inferred_clock[17]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack111></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb17.vd1a     Input_Reg_48s|Q_inferred_clock[17]     FD1S3DX     D       N_63125_0     1.244        -0.228
TDC.Tdc.fb17.vd2a     Input_Reg_48s|Q_inferred_clock[17]     FD1S3DX     D       N_63124_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths112></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:505161:505689:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb17.vd1a / Q
    Ending point:                            TDC.Tdc.fb17.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[17] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[17] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb17.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb17.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb17.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_63125_0               Net          -        -       -         -           1         
TDC.Tdc.fb17.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb17.vd2a / Q
    Ending point:                            TDC.Tdc.fb17.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[17] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[17] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb17.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb17.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb17.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_63124_0               Net          -        -       -         -           1         
TDC.Tdc.fb17.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport113></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[18]</a>
====================================



<a name=startingSlack114></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb18.vd1a     Input_Reg_48s|Q_inferred_clock[18]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb18.vd2a     Input_Reg_48s|Q_inferred_clock[18]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack115></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb18.vd1a     Input_Reg_48s|Q_inferred_clock[18]     FD1S3DX     D       N_63255_0     1.244        -0.228
TDC.Tdc.fb18.vd2a     Input_Reg_48s|Q_inferred_clock[18]     FD1S3DX     D       N_63254_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths116></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:510477:511005:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb18.vd1a / Q
    Ending point:                            TDC.Tdc.fb18.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[18] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[18] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb18.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb18.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb18.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_63255_0               Net          -        -       -         -           1         
TDC.Tdc.fb18.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb18.vd2a / Q
    Ending point:                            TDC.Tdc.fb18.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[18] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[18] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb18.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb18.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb18.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_63254_0               Net          -        -       -         -           1         
TDC.Tdc.fb18.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport117></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[19]</a>
====================================



<a name=startingSlack118></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb19.vd1a     Input_Reg_48s|Q_inferred_clock[19]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb19.vd2a     Input_Reg_48s|Q_inferred_clock[19]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack119></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb19.vd1a     Input_Reg_48s|Q_inferred_clock[19]     FD1S3DX     D       N_63385_0     1.244        -0.228
TDC.Tdc.fb19.vd2a     Input_Reg_48s|Q_inferred_clock[19]     FD1S3DX     D       N_63384_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths120></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:515793:516321:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb19.vd1a / Q
    Ending point:                            TDC.Tdc.fb19.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[19] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[19] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb19.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb19.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb19.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_63385_0               Net          -        -       -         -           1         
TDC.Tdc.fb19.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb19.vd2a / Q
    Ending point:                            TDC.Tdc.fb19.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[19] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[19] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb19.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb19.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb19.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_63384_0               Net          -        -       -         -           1         
TDC.Tdc.fb19.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport121></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[20]</a>
====================================



<a name=startingSlack122></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb20.vd1a     Input_Reg_48s|Q_inferred_clock[20]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb20.vd2a     Input_Reg_48s|Q_inferred_clock[20]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack123></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb20.vd1a     Input_Reg_48s|Q_inferred_clock[20]     FD1S3DX     D       N_63515_0     1.244        -0.228
TDC.Tdc.fb20.vd2a     Input_Reg_48s|Q_inferred_clock[20]     FD1S3DX     D       N_63514_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths124></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:521109:521637:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb20.vd1a / Q
    Ending point:                            TDC.Tdc.fb20.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[20] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[20] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb20.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb20.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb20.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_63515_0               Net          -        -       -         -           1         
TDC.Tdc.fb20.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb20.vd2a / Q
    Ending point:                            TDC.Tdc.fb20.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[20] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[20] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb20.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb20.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb20.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_63514_0               Net          -        -       -         -           1         
TDC.Tdc.fb20.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport125></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[21]</a>
====================================



<a name=startingSlack126></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb21.vd1a     Input_Reg_48s|Q_inferred_clock[21]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb21.vd2a     Input_Reg_48s|Q_inferred_clock[21]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack127></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb21.vd1a     Input_Reg_48s|Q_inferred_clock[21]     FD1S3DX     D       N_63645_0     1.244        -0.228
TDC.Tdc.fb21.vd2a     Input_Reg_48s|Q_inferred_clock[21]     FD1S3DX     D       N_63644_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths128></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:526425:526953:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb21.vd1a / Q
    Ending point:                            TDC.Tdc.fb21.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[21] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[21] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb21.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb21.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb21.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_63645_0               Net          -        -       -         -           1         
TDC.Tdc.fb21.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb21.vd2a / Q
    Ending point:                            TDC.Tdc.fb21.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[21] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[21] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb21.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb21.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb21.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_63644_0               Net          -        -       -         -           1         
TDC.Tdc.fb21.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport129></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[22]</a>
====================================



<a name=startingSlack130></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb22.vd1a     Input_Reg_48s|Q_inferred_clock[22]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb22.vd2a     Input_Reg_48s|Q_inferred_clock[22]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack131></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb22.vd1a     Input_Reg_48s|Q_inferred_clock[22]     FD1S3DX     D       N_63775_0     1.244        -0.228
TDC.Tdc.fb22.vd2a     Input_Reg_48s|Q_inferred_clock[22]     FD1S3DX     D       N_63774_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths132></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:531741:532269:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb22.vd1a / Q
    Ending point:                            TDC.Tdc.fb22.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[22] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[22] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb22.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb22.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb22.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_63775_0               Net          -        -       -         -           1         
TDC.Tdc.fb22.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb22.vd2a / Q
    Ending point:                            TDC.Tdc.fb22.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[22] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[22] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb22.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb22.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb22.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_63774_0               Net          -        -       -         -           1         
TDC.Tdc.fb22.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport133></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[23]</a>
====================================



<a name=startingSlack134></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb23.vd1a     Input_Reg_48s|Q_inferred_clock[23]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb23.vd2a     Input_Reg_48s|Q_inferred_clock[23]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack135></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb23.vd1a     Input_Reg_48s|Q_inferred_clock[23]     FD1S3DX     D       N_63905_0     1.244        -0.228
TDC.Tdc.fb23.vd2a     Input_Reg_48s|Q_inferred_clock[23]     FD1S3DX     D       N_63904_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths136></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:537057:537585:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb23.vd1a / Q
    Ending point:                            TDC.Tdc.fb23.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[23] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[23] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb23.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb23.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb23.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_63905_0               Net          -        -       -         -           1         
TDC.Tdc.fb23.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb23.vd2a / Q
    Ending point:                            TDC.Tdc.fb23.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[23] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[23] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb23.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb23.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb23.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_63904_0               Net          -        -       -         -           1         
TDC.Tdc.fb23.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport137></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[24]</a>
====================================



<a name=startingSlack138></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb24.vd1a     Input_Reg_48s|Q_inferred_clock[24]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb24.vd2a     Input_Reg_48s|Q_inferred_clock[24]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack139></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb24.vd1a     Input_Reg_48s|Q_inferred_clock[24]     FD1S3DX     D       N_64035_0     1.244        -0.228
TDC.Tdc.fb24.vd2a     Input_Reg_48s|Q_inferred_clock[24]     FD1S3DX     D       N_64034_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths140></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:542373:542901:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb24.vd1a / Q
    Ending point:                            TDC.Tdc.fb24.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[24] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[24] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb24.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb24.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb24.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_64035_0               Net          -        -       -         -           1         
TDC.Tdc.fb24.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb24.vd2a / Q
    Ending point:                            TDC.Tdc.fb24.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[24] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[24] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb24.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb24.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb24.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_64034_0               Net          -        -       -         -           1         
TDC.Tdc.fb24.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport141></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[25]</a>
====================================



<a name=startingSlack142></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb25.vd1a     Input_Reg_48s|Q_inferred_clock[25]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb25.vd2a     Input_Reg_48s|Q_inferred_clock[25]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack143></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb25.vd1a     Input_Reg_48s|Q_inferred_clock[25]     FD1S3DX     D       N_64165_0     1.244        -0.228
TDC.Tdc.fb25.vd2a     Input_Reg_48s|Q_inferred_clock[25]     FD1S3DX     D       N_64164_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths144></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:547689:548217:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb25.vd1a / Q
    Ending point:                            TDC.Tdc.fb25.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[25] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[25] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb25.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb25.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb25.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_64165_0               Net          -        -       -         -           1         
TDC.Tdc.fb25.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb25.vd2a / Q
    Ending point:                            TDC.Tdc.fb25.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[25] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[25] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb25.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb25.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb25.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_64164_0               Net          -        -       -         -           1         
TDC.Tdc.fb25.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport145></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[26]</a>
====================================



<a name=startingSlack146></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb26.vd1a     Input_Reg_48s|Q_inferred_clock[26]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb26.vd2a     Input_Reg_48s|Q_inferred_clock[26]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack147></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb26.vd1a     Input_Reg_48s|Q_inferred_clock[26]     FD1S3DX     D       N_64295_0     1.244        -0.228
TDC.Tdc.fb26.vd2a     Input_Reg_48s|Q_inferred_clock[26]     FD1S3DX     D       N_64294_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths148></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:553005:553533:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb26.vd1a / Q
    Ending point:                            TDC.Tdc.fb26.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[26] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[26] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb26.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb26.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb26.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_64295_0               Net          -        -       -         -           1         
TDC.Tdc.fb26.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb26.vd2a / Q
    Ending point:                            TDC.Tdc.fb26.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[26] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[26] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb26.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb26.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb26.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_64294_0               Net          -        -       -         -           1         
TDC.Tdc.fb26.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport149></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[27]</a>
====================================



<a name=startingSlack150></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb27.vd1a     Input_Reg_48s|Q_inferred_clock[27]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb27.vd2a     Input_Reg_48s|Q_inferred_clock[27]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack151></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb27.vd1a     Input_Reg_48s|Q_inferred_clock[27]     FD1S3DX     D       N_64425_0     1.244        -0.228
TDC.Tdc.fb27.vd2a     Input_Reg_48s|Q_inferred_clock[27]     FD1S3DX     D       N_64424_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths152></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:558321:558849:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb27.vd1a / Q
    Ending point:                            TDC.Tdc.fb27.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[27] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[27] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb27.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb27.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb27.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_64425_0               Net          -        -       -         -           1         
TDC.Tdc.fb27.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb27.vd2a / Q
    Ending point:                            TDC.Tdc.fb27.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[27] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[27] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb27.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb27.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb27.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_64424_0               Net          -        -       -         -           1         
TDC.Tdc.fb27.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport153></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[28]</a>
====================================



<a name=startingSlack154></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb28.vd1a     Input_Reg_48s|Q_inferred_clock[28]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb28.vd2a     Input_Reg_48s|Q_inferred_clock[28]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack155></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb28.vd1a     Input_Reg_48s|Q_inferred_clock[28]     FD1S3DX     D       N_64555_0     1.244        -0.228
TDC.Tdc.fb28.vd2a     Input_Reg_48s|Q_inferred_clock[28]     FD1S3DX     D       N_64554_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths156></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:563637:564165:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb28.vd1a / Q
    Ending point:                            TDC.Tdc.fb28.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[28] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[28] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb28.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb28.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb28.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_64555_0               Net          -        -       -         -           1         
TDC.Tdc.fb28.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb28.vd2a / Q
    Ending point:                            TDC.Tdc.fb28.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[28] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[28] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb28.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb28.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb28.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_64554_0               Net          -        -       -         -           1         
TDC.Tdc.fb28.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport157></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[29]</a>
====================================



<a name=startingSlack158></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb29.vd1a     Input_Reg_48s|Q_inferred_clock[29]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb29.vd2a     Input_Reg_48s|Q_inferred_clock[29]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack159></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb29.vd1a     Input_Reg_48s|Q_inferred_clock[29]     FD1S3DX     D       N_64685_0     1.244        -0.228
TDC.Tdc.fb29.vd2a     Input_Reg_48s|Q_inferred_clock[29]     FD1S3DX     D       N_64684_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths160></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:568953:569481:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb29.vd1a / Q
    Ending point:                            TDC.Tdc.fb29.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[29] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[29] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb29.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb29.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb29.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_64685_0               Net          -        -       -         -           1         
TDC.Tdc.fb29.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb29.vd2a / Q
    Ending point:                            TDC.Tdc.fb29.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[29] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[29] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb29.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb29.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb29.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_64684_0               Net          -        -       -         -           1         
TDC.Tdc.fb29.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport161></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[30]</a>
====================================



<a name=startingSlack162></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb30.vd1a     Input_Reg_48s|Q_inferred_clock[30]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb30.vd2a     Input_Reg_48s|Q_inferred_clock[30]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack163></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb30.vd1a     Input_Reg_48s|Q_inferred_clock[30]     FD1S3DX     D       N_64815_0     1.244        -0.228
TDC.Tdc.fb30.vd2a     Input_Reg_48s|Q_inferred_clock[30]     FD1S3DX     D       N_64814_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths164></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:574269:574797:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb30.vd1a / Q
    Ending point:                            TDC.Tdc.fb30.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[30] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[30] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb30.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb30.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb30.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_64815_0               Net          -        -       -         -           1         
TDC.Tdc.fb30.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb30.vd2a / Q
    Ending point:                            TDC.Tdc.fb30.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[30] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[30] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb30.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb30.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb30.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_64814_0               Net          -        -       -         -           1         
TDC.Tdc.fb30.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport165></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[31]</a>
====================================



<a name=startingSlack166></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb31.vd1a     Input_Reg_48s|Q_inferred_clock[31]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb31.vd2a     Input_Reg_48s|Q_inferred_clock[31]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack167></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb31.vd1a     Input_Reg_48s|Q_inferred_clock[31]     FD1S3DX     D       N_64945_0     1.244        -0.228
TDC.Tdc.fb31.vd2a     Input_Reg_48s|Q_inferred_clock[31]     FD1S3DX     D       N_64944_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths168></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:579585:580113:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb31.vd1a / Q
    Ending point:                            TDC.Tdc.fb31.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[31] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[31] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb31.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb31.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb31.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_64945_0               Net          -        -       -         -           1         
TDC.Tdc.fb31.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb31.vd2a / Q
    Ending point:                            TDC.Tdc.fb31.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[31] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[31] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb31.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb31.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb31.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_64944_0               Net          -        -       -         -           1         
TDC.Tdc.fb31.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport169></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[32]</a>
====================================



<a name=startingSlack170></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb32.vd1a     Input_Reg_48s|Q_inferred_clock[32]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb32.vd2a     Input_Reg_48s|Q_inferred_clock[32]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack171></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb32.vd1a     Input_Reg_48s|Q_inferred_clock[32]     FD1S3DX     D       N_65075_0     1.244        -0.228
TDC.Tdc.fb32.vd2a     Input_Reg_48s|Q_inferred_clock[32]     FD1S3DX     D       N_65074_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths172></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:584901:585429:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb32.vd1a / Q
    Ending point:                            TDC.Tdc.fb32.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[32] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[32] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb32.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb32.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb32.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_65075_0               Net          -        -       -         -           1         
TDC.Tdc.fb32.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb32.vd2a / Q
    Ending point:                            TDC.Tdc.fb32.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[32] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[32] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb32.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb32.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb32.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_65074_0               Net          -        -       -         -           1         
TDC.Tdc.fb32.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport173></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[33]</a>
====================================



<a name=startingSlack174></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb33.vd1a     Input_Reg_48s|Q_inferred_clock[33]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb33.vd2a     Input_Reg_48s|Q_inferred_clock[33]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack175></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb33.vd1a     Input_Reg_48s|Q_inferred_clock[33]     FD1S3DX     D       N_65205_0     1.244        -0.228
TDC.Tdc.fb33.vd2a     Input_Reg_48s|Q_inferred_clock[33]     FD1S3DX     D       N_65204_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths176></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:590217:590745:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb33.vd1a / Q
    Ending point:                            TDC.Tdc.fb33.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[33] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[33] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb33.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb33.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb33.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_65205_0               Net          -        -       -         -           1         
TDC.Tdc.fb33.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb33.vd2a / Q
    Ending point:                            TDC.Tdc.fb33.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[33] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[33] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb33.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb33.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb33.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_65204_0               Net          -        -       -         -           1         
TDC.Tdc.fb33.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport177></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[34]</a>
====================================



<a name=startingSlack178></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb34.vd1a     Input_Reg_48s|Q_inferred_clock[34]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb34.vd2a     Input_Reg_48s|Q_inferred_clock[34]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack179></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb34.vd1a     Input_Reg_48s|Q_inferred_clock[34]     FD1S3DX     D       N_65335_0     1.244        -0.228
TDC.Tdc.fb34.vd2a     Input_Reg_48s|Q_inferred_clock[34]     FD1S3DX     D       N_65334_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths180></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:595533:596061:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb34.vd1a / Q
    Ending point:                            TDC.Tdc.fb34.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[34] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[34] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb34.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb34.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb34.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_65335_0               Net          -        -       -         -           1         
TDC.Tdc.fb34.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb34.vd2a / Q
    Ending point:                            TDC.Tdc.fb34.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[34] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[34] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb34.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb34.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb34.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_65334_0               Net          -        -       -         -           1         
TDC.Tdc.fb34.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport181></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[35]</a>
====================================



<a name=startingSlack182></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb35.vd1a     Input_Reg_48s|Q_inferred_clock[35]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb35.vd2a     Input_Reg_48s|Q_inferred_clock[35]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack183></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb35.vd1a     Input_Reg_48s|Q_inferred_clock[35]     FD1S3DX     D       N_65465_0     1.244        -0.228
TDC.Tdc.fb35.vd2a     Input_Reg_48s|Q_inferred_clock[35]     FD1S3DX     D       N_65464_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths184></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:600849:601377:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb35.vd1a / Q
    Ending point:                            TDC.Tdc.fb35.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[35] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[35] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb35.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb35.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb35.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_65465_0               Net          -        -       -         -           1         
TDC.Tdc.fb35.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb35.vd2a / Q
    Ending point:                            TDC.Tdc.fb35.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[35] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[35] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb35.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb35.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb35.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_65464_0               Net          -        -       -         -           1         
TDC.Tdc.fb35.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport185></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[36]</a>
====================================



<a name=startingSlack186></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb36.vd1a     Input_Reg_48s|Q_inferred_clock[36]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb36.vd2a     Input_Reg_48s|Q_inferred_clock[36]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack187></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb36.vd1a     Input_Reg_48s|Q_inferred_clock[36]     FD1S3DX     D       N_65595_0     1.244        -0.228
TDC.Tdc.fb36.vd2a     Input_Reg_48s|Q_inferred_clock[36]     FD1S3DX     D       N_65594_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths188></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:606165:606693:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb36.vd1a / Q
    Ending point:                            TDC.Tdc.fb36.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[36] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[36] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb36.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb36.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb36.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_65595_0               Net          -        -       -         -           1         
TDC.Tdc.fb36.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb36.vd2a / Q
    Ending point:                            TDC.Tdc.fb36.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[36] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[36] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb36.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb36.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb36.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_65594_0               Net          -        -       -         -           1         
TDC.Tdc.fb36.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport189></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[37]</a>
====================================



<a name=startingSlack190></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb37.vd1a     Input_Reg_48s|Q_inferred_clock[37]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb37.vd2a     Input_Reg_48s|Q_inferred_clock[37]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack191></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb37.vd1a     Input_Reg_48s|Q_inferred_clock[37]     FD1S3DX     D       N_65725_0     1.244        -0.228
TDC.Tdc.fb37.vd2a     Input_Reg_48s|Q_inferred_clock[37]     FD1S3DX     D       N_65724_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths192></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:611481:612009:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb37.vd1a / Q
    Ending point:                            TDC.Tdc.fb37.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[37] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[37] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb37.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb37.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb37.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_65725_0               Net          -        -       -         -           1         
TDC.Tdc.fb37.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb37.vd2a / Q
    Ending point:                            TDC.Tdc.fb37.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[37] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[37] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb37.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb37.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb37.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_65724_0               Net          -        -       -         -           1         
TDC.Tdc.fb37.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport193></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[38]</a>
====================================



<a name=startingSlack194></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb38.vd1a     Input_Reg_48s|Q_inferred_clock[38]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb38.vd2a     Input_Reg_48s|Q_inferred_clock[38]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack195></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb38.vd1a     Input_Reg_48s|Q_inferred_clock[38]     FD1S3DX     D       N_65855_0     1.244        -0.228
TDC.Tdc.fb38.vd2a     Input_Reg_48s|Q_inferred_clock[38]     FD1S3DX     D       N_65854_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths196></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:616797:617325:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb38.vd1a / Q
    Ending point:                            TDC.Tdc.fb38.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[38] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[38] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb38.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb38.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb38.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_65855_0               Net          -        -       -         -           1         
TDC.Tdc.fb38.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb38.vd2a / Q
    Ending point:                            TDC.Tdc.fb38.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[38] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[38] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb38.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb38.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb38.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_65854_0               Net          -        -       -         -           1         
TDC.Tdc.fb38.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport197></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[39]</a>
====================================



<a name=startingSlack198></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb39.vd1a     Input_Reg_48s|Q_inferred_clock[39]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb39.vd2a     Input_Reg_48s|Q_inferred_clock[39]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack199></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb39.vd1a     Input_Reg_48s|Q_inferred_clock[39]     FD1S3DX     D       N_65985_0     1.244        -0.228
TDC.Tdc.fb39.vd2a     Input_Reg_48s|Q_inferred_clock[39]     FD1S3DX     D       N_65984_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths200></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:622113:622641:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb39.vd1a / Q
    Ending point:                            TDC.Tdc.fb39.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[39] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[39] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb39.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb39.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb39.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_65985_0               Net          -        -       -         -           1         
TDC.Tdc.fb39.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb39.vd2a / Q
    Ending point:                            TDC.Tdc.fb39.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[39] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[39] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb39.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb39.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb39.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_65984_0               Net          -        -       -         -           1         
TDC.Tdc.fb39.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport201></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[40]</a>
====================================



<a name=startingSlack202></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb40.vd1a     Input_Reg_48s|Q_inferred_clock[40]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb40.vd2a     Input_Reg_48s|Q_inferred_clock[40]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack203></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb40.vd1a     Input_Reg_48s|Q_inferred_clock[40]     FD1S3DX     D       N_66115_0     1.244        -0.228
TDC.Tdc.fb40.vd2a     Input_Reg_48s|Q_inferred_clock[40]     FD1S3DX     D       N_66114_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths204></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:627429:627957:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb40.vd1a / Q
    Ending point:                            TDC.Tdc.fb40.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[40] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[40] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb40.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb40.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb40.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_66115_0               Net          -        -       -         -           1         
TDC.Tdc.fb40.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb40.vd2a / Q
    Ending point:                            TDC.Tdc.fb40.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[40] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[40] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb40.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb40.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb40.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_66114_0               Net          -        -       -         -           1         
TDC.Tdc.fb40.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport205></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[41]</a>
====================================



<a name=startingSlack206></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb41.vd1a     Input_Reg_48s|Q_inferred_clock[41]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb41.vd2a     Input_Reg_48s|Q_inferred_clock[41]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack207></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb41.vd1a     Input_Reg_48s|Q_inferred_clock[41]     FD1S3DX     D       N_66245_0     1.244        -0.228
TDC.Tdc.fb41.vd2a     Input_Reg_48s|Q_inferred_clock[41]     FD1S3DX     D       N_66244_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths208></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:632745:633273:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb41.vd1a / Q
    Ending point:                            TDC.Tdc.fb41.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[41] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[41] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb41.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb41.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb41.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_66245_0               Net          -        -       -         -           1         
TDC.Tdc.fb41.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb41.vd2a / Q
    Ending point:                            TDC.Tdc.fb41.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[41] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[41] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb41.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb41.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb41.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_66244_0               Net          -        -       -         -           1         
TDC.Tdc.fb41.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport209></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[42]</a>
====================================



<a name=startingSlack210></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb42.vd1a     Input_Reg_48s|Q_inferred_clock[42]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb42.vd2a     Input_Reg_48s|Q_inferred_clock[42]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack211></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb42.vd1a     Input_Reg_48s|Q_inferred_clock[42]     FD1S3DX     D       N_66375_0     1.244        -0.228
TDC.Tdc.fb42.vd2a     Input_Reg_48s|Q_inferred_clock[42]     FD1S3DX     D       N_66374_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths212></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:638061:638589:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb42.vd1a / Q
    Ending point:                            TDC.Tdc.fb42.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[42] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[42] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb42.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb42.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb42.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_66375_0               Net          -        -       -         -           1         
TDC.Tdc.fb42.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb42.vd2a / Q
    Ending point:                            TDC.Tdc.fb42.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[42] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[42] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb42.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb42.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb42.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_66374_0               Net          -        -       -         -           1         
TDC.Tdc.fb42.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport213></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[43]</a>
====================================



<a name=startingSlack214></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb43.vd1a     Input_Reg_48s|Q_inferred_clock[43]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb43.vd2a     Input_Reg_48s|Q_inferred_clock[43]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack215></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb43.vd1a     Input_Reg_48s|Q_inferred_clock[43]     FD1S3DX     D       N_66505_0     1.244        -0.228
TDC.Tdc.fb43.vd2a     Input_Reg_48s|Q_inferred_clock[43]     FD1S3DX     D       N_66504_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths216></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:643377:643905:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb43.vd1a / Q
    Ending point:                            TDC.Tdc.fb43.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[43] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[43] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb43.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb43.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb43.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_66505_0               Net          -        -       -         -           1         
TDC.Tdc.fb43.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb43.vd2a / Q
    Ending point:                            TDC.Tdc.fb43.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[43] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[43] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb43.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb43.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb43.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_66504_0               Net          -        -       -         -           1         
TDC.Tdc.fb43.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport217></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[44]</a>
====================================



<a name=startingSlack218></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb44.vd1a     Input_Reg_48s|Q_inferred_clock[44]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb44.vd2a     Input_Reg_48s|Q_inferred_clock[44]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack219></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb44.vd1a     Input_Reg_48s|Q_inferred_clock[44]     FD1S3DX     D       N_66635_0     1.244        -0.228
TDC.Tdc.fb44.vd2a     Input_Reg_48s|Q_inferred_clock[44]     FD1S3DX     D       N_66634_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths220></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:648693:649221:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb44.vd1a / Q
    Ending point:                            TDC.Tdc.fb44.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[44] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[44] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb44.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb44.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb44.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_66635_0               Net          -        -       -         -           1         
TDC.Tdc.fb44.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb44.vd2a / Q
    Ending point:                            TDC.Tdc.fb44.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[44] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[44] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb44.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb44.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb44.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_66634_0               Net          -        -       -         -           1         
TDC.Tdc.fb44.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport221></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[45]</a>
====================================



<a name=startingSlack222></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb45.vd1a     Input_Reg_48s|Q_inferred_clock[45]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb45.vd2a     Input_Reg_48s|Q_inferred_clock[45]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack223></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb45.vd1a     Input_Reg_48s|Q_inferred_clock[45]     FD1S3DX     D       N_66765_0     1.244        -0.228
TDC.Tdc.fb45.vd2a     Input_Reg_48s|Q_inferred_clock[45]     FD1S3DX     D       N_66764_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths224></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:654009:654537:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb45.vd1a / Q
    Ending point:                            TDC.Tdc.fb45.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[45] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[45] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb45.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb45.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb45.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_66765_0               Net          -        -       -         -           1         
TDC.Tdc.fb45.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb45.vd2a / Q
    Ending point:                            TDC.Tdc.fb45.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[45] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[45] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb45.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb45.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb45.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_66764_0               Net          -        -       -         -           1         
TDC.Tdc.fb45.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport225></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[46]</a>
====================================



<a name=startingSlack226></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb46.vd1a     Input_Reg_48s|Q_inferred_clock[46]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb46.vd2a     Input_Reg_48s|Q_inferred_clock[46]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack227></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb46.vd1a     Input_Reg_48s|Q_inferred_clock[46]     FD1S3DX     D       N_66895_0     1.244        -0.228
TDC.Tdc.fb46.vd2a     Input_Reg_48s|Q_inferred_clock[46]     FD1S3DX     D       N_66894_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths228></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:659325:659853:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb46.vd1a / Q
    Ending point:                            TDC.Tdc.fb46.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[46] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[46] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb46.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb46.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb46.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_66895_0               Net          -        -       -         -           1         
TDC.Tdc.fb46.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb46.vd2a / Q
    Ending point:                            TDC.Tdc.fb46.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[46] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[46] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb46.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb46.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb46.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_66894_0               Net          -        -       -         -           1         
TDC.Tdc.fb46.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport229></a>Detailed Report for Clock: Input_Reg_48s|Q_inferred_clock[47]</a>
====================================



<a name=startingSlack230></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                            Arrival           
Instance              Reference                              Type        Pin     Net      Time        Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb47.vd1a     Input_Reg_48s|Q_inferred_clock[47]     FD1S3DX     Q       vd1a     1.069       -0.228
TDC.Tdc.fb47.vd2a     Input_Reg_48s|Q_inferred_clock[47]     FD1S3DX     Q       vd2a     1.069       -0.228
============================================================================================================


<a name=endingSlack231></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                 Required           
Instance              Reference                              Type        Pin     Net           Time         Slack 
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
TDC.Tdc.fb47.vd1a     Input_Reg_48s|Q_inferred_clock[47]     FD1S3DX     D       N_67025_0     1.244        -0.228
TDC.Tdc.fb47.vd2a     Input_Reg_48s|Q_inferred_clock[47]     FD1S3DX     D       N_67024_0     1.244        -0.228
==================================================================================================================



<a name=worstPaths232></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:664641:665169:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb47.vd1a / Q
    Ending point:                            TDC.Tdc.fb47.vd1a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[47] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[47] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb47.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                    Net          -        -       -         -           2         
TDC.Tdc.fb47.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb47.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_67025_0               Net          -        -       -         -           1         
TDC.Tdc.fb47.vd1a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          TDC.Tdc.fb47.vd2a / Q
    Ending point:                            TDC.Tdc.fb47.vd2a / D
    The start point is clocked by            Input_Reg_48s|Q_inferred_clock[47] [rising] on pin CK
    The end   point is clocked by            Input_Reg_48s|Q_inferred_clock[47] [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
TDC.Tdc.fb47.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                    Net          -        -       -         -           2         
TDC.Tdc.fb47.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
TDC.Tdc.fb47.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_67024_0               Net          -        -       -         -           1         
TDC.Tdc.fb47.vd2a       FD1S3DX      D        In      0.000     1.472       -         
======================================================================================




====================================
<a name=clockReport233></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack234></a>Starting Points with Worst Slack</a>
********************************

                                     Starting                                   Arrival           
Instance                             Reference     Type        Pin     Net      Time        Slack 
                                     Clock                                                        
--------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[0\]\.c[0]     System        FD1S3DX     Q       c[0]     1.145       -0.508
TDC.DataInReg.genblk1\[1\]\.c[1]     System        FD1S3DX     Q       c[1]     1.145       -0.508
TDC.DataInReg.genblk1\[2\]\.c[2]     System        FD1S3DX     Q       c[2]     1.145       -0.508
TDC.DataInReg.genblk1\[3\]\.c[3]     System        FD1S3DX     Q       c[3]     1.145       -0.508
TDC.DataInReg.genblk1\[4\]\.c[4]     System        FD1S3DX     Q       c[4]     1.145       -0.508
TDC.DataInReg.genblk1\[5\]\.c[5]     System        FD1S3DX     Q       c[5]     1.145       -0.508
TDC.DataInReg.genblk1\[6\]\.c[6]     System        FD1S3DX     Q       c[6]     1.145       -0.508
TDC.DataInReg.genblk1\[7\]\.c[7]     System        FD1S3DX     Q       c[7]     1.145       -0.508
TDC.DataInReg.genblk1\[8\]\.c[8]     System        FD1S3DX     Q       c[8]     1.145       -0.508
TDC.DataInReg.genblk1\[9\]\.c[9]     System        FD1S3DX     Q       c[9]     1.145       -0.508
==================================================================================================


<a name=endingSlack235></a>Ending Points with Worst Slack</a>
******************************

                         Starting                                           Required           
Instance                 Reference     Type        Pin     Net              Time         Slack 
                         Clock                                                                 
-----------------------------------------------------------------------------------------------
TDC.DataInReg.rst[0]     System        FD1S3AX     D       Q_i_1_0_rep1     1.040        -0.508
TDC.DataInReg.rst[1]     System        FD1S3AX     D       Q_i_1_1_rep1     1.040        -0.508
TDC.DataInReg.rst[2]     System        FD1S3AX     D       Q_i_1_2_rep1     1.040        -0.508
TDC.DataInReg.rst[3]     System        FD1S3AX     D       Q_i_1_3_rep1     1.040        -0.508
TDC.DataInReg.rst[4]     System        FD1S3AX     D       Q_i_1_4_rep1     1.040        -0.508
TDC.DataInReg.rst[5]     System        FD1S3AX     D       Q_i_1_5_rep1     1.040        -0.508
TDC.DataInReg.rst[6]     System        FD1S3AX     D       Q_i_1_6_rep1     1.040        -0.508
TDC.DataInReg.rst[7]     System        FD1S3AX     D       Q_i_1_7_rep1     1.040        -0.508
TDC.DataInReg.rst[8]     System        FD1S3AX     D       Q_i_1_8_rep1     1.040        -0.508
TDC.DataInReg.rst[9]     System        FD1S3AX     D       Q_i_1_9_rep1     1.040        -0.508
===============================================================================================



<a name=worstPaths236></a>Worst Path Information</a>
<a href="D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr:srsfD:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs:fp:671377:671983:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.086
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.040

    - Propagation time:                      1.549
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.508

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[0\]\.c[0] / Q
    Ending point:                            TDC.DataInReg.rst[0] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[0\]\.c[0]     FD1S3DX      Q        Out     1.145     1.145       -         
c[0]                                 Net          -        -       -         -           3         
TDC.DataInReg.Q_1_0_rep1             ORCALUT4     A        In      0.000     1.145       -         
TDC.DataInReg.Q_1_0_rep1             ORCALUT4     Z        Out     0.403     1.549       -         
Q_i_1_0_rep1                         Net          -        -       -         -           1         
TDC.DataInReg.rst[0]                 FD1S3AX      D        In      0.000     1.549       -         
===================================================================================================


Path information for path number 2: 
      Requested Period:                      1.086
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.040

    - Propagation time:                      1.549
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.508

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[1\]\.c[1] / Q
    Ending point:                            TDC.DataInReg.rst[1] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[1\]\.c[1]     FD1S3DX      Q        Out     1.145     1.145       -         
c[1]                                 Net          -        -       -         -           3         
TDC.DataInReg.Q_1_1_rep1             ORCALUT4     A        In      0.000     1.145       -         
TDC.DataInReg.Q_1_1_rep1             ORCALUT4     Z        Out     0.403     1.549       -         
Q_i_1_1_rep1                         Net          -        -       -         -           1         
TDC.DataInReg.rst[1]                 FD1S3AX      D        In      0.000     1.549       -         
===================================================================================================


Path information for path number 3: 
      Requested Period:                      1.086
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.040

    - Propagation time:                      1.549
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.508

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[2\]\.c[2] / Q
    Ending point:                            TDC.DataInReg.rst[2] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[2\]\.c[2]     FD1S3DX      Q        Out     1.145     1.145       -         
c[2]                                 Net          -        -       -         -           3         
TDC.DataInReg.Q_1_2_rep1             ORCALUT4     A        In      0.000     1.145       -         
TDC.DataInReg.Q_1_2_rep1             ORCALUT4     Z        Out     0.403     1.549       -         
Q_i_1_2_rep1                         Net          -        -       -         -           1         
TDC.DataInReg.rst[2]                 FD1S3AX      D        In      0.000     1.549       -         
===================================================================================================


Path information for path number 4: 
      Requested Period:                      1.086
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.040

    - Propagation time:                      1.549
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.508

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[3\]\.c[3] / Q
    Ending point:                            TDC.DataInReg.rst[3] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[3\]\.c[3]     FD1S3DX      Q        Out     1.145     1.145       -         
c[3]                                 Net          -        -       -         -           3         
TDC.DataInReg.Q_1_3_rep1             ORCALUT4     A        In      0.000     1.145       -         
TDC.DataInReg.Q_1_3_rep1             ORCALUT4     Z        Out     0.403     1.549       -         
Q_i_1_3_rep1                         Net          -        -       -         -           1         
TDC.DataInReg.rst[3]                 FD1S3AX      D        In      0.000     1.549       -         
===================================================================================================


Path information for path number 5: 
      Requested Period:                      1.086
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.040

    - Propagation time:                      1.549
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.508

    Number of logic level(s):                1
    Starting point:                          TDC.DataInReg.genblk1\[4\]\.c[4] / Q
    Ending point:                            TDC.DataInReg.rst[4] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
TDC.DataInReg.genblk1\[4\]\.c[4]     FD1S3DX      Q        Out     1.145     1.145       -         
c[4]                                 Net          -        -       -         -           3         
TDC.DataInReg.Q_1_4_rep1             ORCALUT4     A        In      0.000     1.145       -         
TDC.DataInReg.Q_1_4_rep1             ORCALUT4     Z        Out     0.403     1.549       -         
Q_i_1_4_rep1                         Net          -        -       -         -           1         
TDC.DataInReg.rst[4]                 FD1S3AX      D        In      0.000     1.549       -         
===================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:01m:24s; CPU Time elapsed 0h:01m:23s; Memory used current: 346MB peak: 386MB)


Finished timing report (Real Time elapsed 0h:01m:24s; CPU Time elapsed 0h:01m:23s; Memory used current: 346MB peak: 386MB)

---------------------------------------
<a name=resourceUsage237></a>Resource Usage Report</a>
Part: lfe3_150ea-8

Register bits: 18431 of 149040 (12%)
PIC Latch:       0
I/O cells:       86
Block Rams : 1 of 372 (0%)


Details:
AGEB2:          6
AND2:           2
CCU2C:          309
CU2:            6
DP16KC:         1
EHXPLLF:        3
FADD2B:         9
FD1P3AX:        40
FD1P3AY:        1657
FD1P3BX:        1927
FD1P3DX:        4383
FD1P3IX:        1
FD1S3AX:        3499
FD1S3BX:        1
FD1S3DX:        223
FD1S3IX:        6696
FD1S3JX:        1
FSUB2B:         4
GSR:            1
IB:             51
INV:            1602
L6MUX21:        288
OB:             24
OBZ:            11
OFS1P3DX:       3
OR2:            1
ORCALUT4:       10649
PFUMX:          385
PUR:            1
ROM16X1A:       14
VHI:            631
VLO:            352
XOR2:           11
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:28s; CPU Time elapsed 0h:01m:28s; Memory used current: 90MB peak: 386MB)

Process took 0h:01m:28s realtime, 0h:01m:28s cputime
# Wed Oct 04 16:02:32 2017

###########################################################]

</pre></samp></body></html>
