// Seed: 319654372
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1[1] = 1'b0;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    output supply0 id_2,
    input wire id_3,
    output tri1 id_4,
    output supply0 id_5,
    input supply0 id_6,
    input uwire id_7,
    input supply1 id_8
    , id_11,
    input wand id_9
);
  wire id_12;
  assign id_12 = id_11;
  always_latch @(1) id_2 = id_8;
  assign id_5 = id_9;
  logic [7:0] id_13;
  assign id_13[1] = id_3 ? 1'd0 : 1;
  assign id_2 = 1'h0;
  wire id_14;
  module_0(
      id_13, id_11, id_12, id_12, id_14
  );
endmodule
