<!DOCTYPE html>
<html>
<head>
<script type="text/javascript" src="./js/coder_app.js"></script>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<script type="text/javascript" src="./rtwreport_utils.js"></script>
<script type="text/javascript" src="./rtwannotate.js"></script>
<link rel="stylesheet" type="text/css" href="./css/coder_app.css"/>
</head>
<body onload="srcFileOnload();">
<pre id="code">
<table class="code" id="codeTbl">
<tr name="1" id="1">
<td><a id="l1" class='ln'>1</a></td><td><span class="ct">/*</span></td></tr>
<tr name="2" id="2">
<td><a id="l2" class='ln'>2</a></td><td><span class="ct"> * File: TEST_IPM_2_0.c</span></td></tr>
<tr name="3" id="3">
<td><a id="l3" class='ln'>3</a></td><td><span class="ct"> *</span></td></tr>
<tr name="4" id="4">
<td><a id="l4" class='ln'>4</a></td><td><span class="ct"> * Code generated for Simulink model 'TEST_IPM_2_0'.</span></td></tr>
<tr name="5" id="5">
<td><a id="l5" class='ln'>5</a></td><td><span class="ct"> *</span></td></tr>
<tr name="6" id="6">
<td><a id="l6" class='ln'>6</a></td><td><span class="ct"> * Model version                  : 1.179</span></td></tr>
<tr name="7" id="7">
<td><a id="l7" class='ln'>7</a></td><td><span class="ct"> * Simulink Coder version         : 9.2 (R2019b) 18-Jul-2019</span></td></tr>
<tr name="8" id="8">
<td><a id="l8" class='ln'>8</a></td><td><span class="ct"> * C/C++ source code generated on : Thu Oct 31 09:33:51 2024</span></td></tr>
<tr name="9" id="9">
<td><a id="l9" class='ln'>9</a></td><td><span class="ct"> *</span></td></tr>
<tr name="10" id="10">
<td><a id="l10" class='ln'>10</a></td><td><span class="ct"> * Target selection: ert.tlc</span></td></tr>
<tr name="11" id="11">
<td><a id="l11" class='ln'>11</a></td><td><span class="ct"> * Embedded hardware selection: Texas Instruments-&gt;C2000</span></td></tr>
<tr name="12" id="12">
<td><a id="l12" class='ln'>12</a></td><td><span class="ct"> * Code generation objectives:</span></td></tr>
<tr name="13" id="13">
<td><a id="l13" class='ln'>13</a></td><td><span class="ct"> *    1. Execution efficiency</span></td></tr>
<tr name="14" id="14">
<td><a id="l14" class='ln'>14</a></td><td><span class="ct"> *    2. RAM efficiency</span></td></tr>
<tr name="15" id="15">
<td><a id="l15" class='ln'>15</a></td><td><span class="ct"> *    3. ROM efficiency</span></td></tr>
<tr name="16" id="16">
<td><a id="l16" class='ln'>16</a></td><td><span class="ct"> * Validation result: Not run</span></td></tr>
<tr name="17" id="17">
<td><a id="l17" class='ln'>17</a></td><td><span class="ct"> */</span></td></tr>
<tr name="18" id="18">
<td><a id="l18" class='ln'>18</a></td><td></td></tr>
<tr name="19" id="19">
<td><a id="l19" class='ln'>19</a></td><td><span class="pp">#include "TEST_IPM_2_0.h"</span></td></tr>
<tr name="20" id="20">
<td><a id="l20" class='ln'>20</a></td><td><span class="pp">#include "TEST_IPM_2_0_private.h"</span></td></tr>
<tr name="21" id="21">
<td><a id="l21" class='ln'>21</a></td><td><span class="pp">#define</span> <a id="21c9" class="tk">TEST_IPM_2_0_IN_AD2S1210</a>       (1U)</td></tr>
<tr name="22" id="22">
<td><a id="l22" class='ln'>22</a></td><td><span class="pp">#define</span> <a id="22c9" class="tk">TEST_IPM_2_0_IN_ADC_Sample</a>     (2U)</td></tr>
<tr name="23" id="23">
<td><a id="l23" class='ln'>23</a></td><td><span class="pp">#define</span> <a id="23c9" class="tk">TEST_IPM_2_0_IN_BufferStore</a>    (3U)</td></tr>
<tr name="24" id="24">
<td><a id="l24" class='ln'>24</a></td><td><span class="pp">#define</span> <a id="24c9" class="tk">TEST_IPM_2_0_IN_DA_5742</a>        (4U)</td></tr>
<tr name="25" id="25">
<td><a id="l25" class='ln'>25</a></td><td><span class="pp">#define</span> <a id="25c9" class="tk">TEST_IPM_2_0_IN_Empty</a>          (1U)</td></tr>
<tr name="26" id="26">
<td><a id="l26" class='ln'>26</a></td><td><span class="pp">#define</span> <a id="26c9" class="tk">TEST_IPM_2_0_IN_Empty_o</a>        (5U)</td></tr>
<tr name="27" id="27">
<td><a id="l27" class='ln'>27</a></td><td><span class="pp">#define</span> <a id="27c9" class="tk">TEST_IPM_2_0_IN_Extra_Observer</a> (6U)</td></tr>
<tr name="28" id="28">
<td><a id="l28" class='ln'>28</a></td><td><span class="pp">#define</span> <a id="28c9" class="tk">TEST_IPM_2_0_IN_INIT_ConfigMode</a> (2U)</td></tr>
<tr name="29" id="29">
<td><a id="l29" class='ln'>29</a></td><td><span class="pp">#define</span> <a id="29c9" class="tk">TEST_IPM_2_0_IN_INIT_FINISH</a>    (3U)</td></tr>
<tr name="30" id="30">
<td><a id="l30" class='ln'>30</a></td><td><span class="pp">#define</span> <a id="30c9" class="tk">TEST_IPM_2_0_IN_Init</a>           (7U)</td></tr>
<tr name="31" id="31">
<td><a id="l31" class='ln'>31</a></td><td><span class="pp">#define</span> <a id="31c9" class="tk">TEST_IPM_2_0_IN_MOTORCONTROL</a>   (8U)</td></tr>
<tr name="32" id="32">
<td><a id="l32" class='ln'>32</a></td><td><span class="pp">#define</span> <a id="32c9" class="tk">TEST_IPM_2_0_IN_NO_ACTIVE_CHILD</a> (0U)</td></tr>
<tr name="33" id="33">
<td><a id="l33" class='ln'>33</a></td><td><span class="pp">#define</span> <a id="33c9" class="tk">TEST_IPM_2_0_IN_RESET_STEP1</a>    (10U)</td></tr>
<tr name="34" id="34">
<td><a id="l34" class='ln'>34</a></td><td><span class="pp">#define</span> <a id="34c9" class="tk">TEST_IPM_2_0_IN_RESET_STEP2</a>    (11U)</td></tr>
<tr name="35" id="35">
<td><a id="l35" class='ln'>35</a></td><td><span class="pp">#define</span> <a id="35c9" class="tk">TEST_IPM_2_0_IN_WRITE_FRQ_STEP1</a> (12U)</td></tr>
<tr name="36" id="36">
<td><a id="l36" class='ln'>36</a></td><td><span class="pp">#define</span> <a id="36c9" class="tk">TEST_IPM_2_0_IN_WRITE_FRQ_STEP2</a> (13U)</td></tr>
<tr name="37" id="37">
<td><a id="l37" class='ln'>37</a></td><td><span class="pp">#define</span> <a id="37c9" class="tk">TEST_IPM_2_0_IN_WRITE_FRQ_STEP4</a> (14U)</td></tr>
<tr name="38" id="38">
<td><a id="l38" class='ln'>38</a></td><td><span class="pp">#define</span> <a id="38c9" class="tk">TEST_IPM_2_0_IN_WRITE_FRQ_STEP5</a> (15U)</td></tr>
<tr name="39" id="39">
<td><a id="l39" class='ln'>39</a></td><td><span class="pp">#define</span> <a id="39c9" class="tk">TEST_IPM_2_0_IN_WRITE_RES_STEP1</a> (16U)</td></tr>
<tr name="40" id="40">
<td><a id="l40" class='ln'>40</a></td><td><span class="pp">#define</span> <a id="40c9" class="tk">TEST_IPM_2_0_IN_WRITE_RES_STEP2</a> (17U)</td></tr>
<tr name="41" id="41">
<td><a id="l41" class='ln'>41</a></td><td><span class="pp">#define</span> <a id="41c9" class="tk">TEST_IPM_2_0_IN_WRITE_RES_STEP3</a> (18U)</td></tr>
<tr name="42" id="42">
<td><a id="l42" class='ln'>42</a></td><td><span class="pp">#define</span> <a id="42c9" class="tk">TEST_IPM_2_0_IN_WRITE_RES_STEP4</a> (19U)</td></tr>
<tr name="43" id="43">
<td><a id="l43" class='ln'>43</a></td><td><span class="pp">#define</span> <a id="43c9" class="tk">TEST_IPM_2_0_IN_ePWM</a>           (11U)</td></tr>
<tr name="44" id="44">
<td><a id="l44" class='ln'>44</a></td><td><span class="pp">#define</span> <a id="44c9" class="tk">TEST_IPM_2_0_IN_end</a>            (12U)</td></tr>
<tr name="45" id="45">
<td><a id="l45" class='ln'>45</a></td><td><span class="pp">#define</span> <a id="45c9" class="tk">TEST_IPM_2_IN_System_InitADBias</a> (10U)</td></tr>
<tr name="46" id="46">
<td><a id="l46" class='ln'>46</a></td><td><span class="pp">#define</span> <a id="46c9" class="tk">TEST_IPM_2__IN_READ_FAULT_STEP1</a> (4U)</td></tr>
<tr name="47" id="47">
<td><a id="l47" class='ln'>47</a></td><td><span class="pp">#define</span> <a id="47c9" class="tk">TEST_IPM_2__IN_READ_FAULT_STEP2</a> (5U)</td></tr>
<tr name="48" id="48">
<td><a id="l48" class='ln'>48</a></td><td><span class="pp">#define</span> <a id="48c9" class="tk">TEST_IPM_2__IN_READ_FAULT_STEP3</a> (6U)</td></tr>
<tr name="49" id="49">
<td><a id="l49" class='ln'>49</a></td><td><span class="pp">#define</span> <a id="49c9" class="tk">TEST_IPM_2__IN_READ_FAULT_STEP4</a> (7U)</td></tr>
<tr name="50" id="50">
<td><a id="l50" class='ln'>50</a></td><td><span class="pp">#define</span> <a id="50c9" class="tk">TEST_IPM_2__IN_READ_FAULT_STEP5</a> (8U)</td></tr>
<tr name="51" id="51">
<td><a id="l51" class='ln'>51</a></td><td><span class="pp">#define</span> <a id="51c9" class="tk">TEST_IPM_2__IN_READ_FAULT_STEP6</a> (9U)</td></tr>
<tr name="52" id="52">
<td><a id="l52" class='ln'>52</a></td><td><span class="pp">#define</span> <a id="52c9" class="tk">TEST_IPM_IN_System_InitAD2S1210</a> (9U)</td></tr>
<tr name="53" id="53">
<td><a id="l53" class='ln'>53</a></td><td><span class="pp">#define</span> <a id="53c9" class="tk">TEST_IPM_2_0_IN_Connected</a>      (1U)</td></tr>
<tr name="54" id="54">
<td><a id="l54" class='ln'>54</a></td><td><span class="pp">#define</span> <a id="54c9" class="tk">TEST_IPM_2_0_IN_Disconnected</a>   (2U)</td></tr>
<tr name="55" id="55">
<td><a id="l55" class='ln'>55</a></td><td><span class="pp">#define</span> <a id="55c9" class="tk">TEST_IPM_2_0_S_STATUS_QUALIFIER</a> (0U)</td></tr>
<tr name="56" id="56">
<td><a id="l56" class='ln'>56</a></td><td><span class="pp">#define</span> <a id="56c9" class="tk">TEST_IPM_2_IN_NO_ACTIVE_CHILD_h</a> (0U)</td></tr>
<tr name="57" id="57">
<td><a id="l57" class='ln'>57</a></td><td><span class="pp">#define</span> <a id="57c9" class="tk">TEST_IPM_2_PERMANENT_DISCONNECT</a> (1U)</td></tr>
<tr name="58" id="58">
<td><a id="l58" class='ln'>58</a></td><td><span class="pp">#define</span> <a id="58c9" class="tk">TEST_IPM_2_TEMPORARY_DISCONNECT</a> (0U)</td></tr>
<tr name="59" id="59">
<td><a id="l59" class='ln'>59</a></td><td><span class="pp">#define</span> <a id="59c9" class="tk">TEST_IPM__MTA_ADDRESS_EXTENSION</a> (0U)</td></tr>
<tr name="60" id="60">
<td><a id="l60" class='ln'>60</a></td><td><span class="pp">#define</span> <a id="60c9" class="tk">TEST_I_RESOURCE_PROTECTION_MASK</a> (0U)</td></tr>
<tr name="61" id="61">
<td><a id="l61" class='ln'>61</a></td><td><span class="pp">#define</span> <a id="61c9" class="tk">TEST_I_SLAVE_ID_LENGTH_NOT_USED</a> (0U)</td></tr>
<tr name="62" id="62">
<td><a id="l62" class='ln'>62</a></td><td><span class="pp">#define</span> <a id="62c9" class="tk">TEST_RESOURCE_AVAILABILITY_MASK</a> (66U)</td></tr>
<tr name="63" id="63">
<td><a id="l63" class='ln'>63</a></td><td><span class="pp">#define</span> <a id="63c9" class="tk">TES_IN_Temporarily_Disconnected</a> (3U)</td></tr>
<tr name="64" id="64">
<td><a id="l64" class='ln'>64</a></td><td><span class="pp">#define</span> <a id="64c9" class="tk">TES_SLAVE_ID_DATA_TYPE_NOT_USED</a> (0U)</td></tr>
<tr name="65" id="65">
<td><a id="l65" class='ln'>65</a></td><td></td></tr>
<tr name="66" id="66">
<td><a id="l66" class='ln'>66</a></td><td><span class="ct">/* Exported block states */</span></td></tr>
<tr name="67" id="67">
<td><a id="l67" class='ln'>67</a></td><td><a id="67c1" class="tk">real32_T</a> <a id="67c10" class="tk">MRAS_Rs</a>;                      <span class="ct">/* '<a class="ct blk" blk_line="67">&lt;Root&gt;/Data Store Memory</a>' */</span></td></tr>
<tr name="68" id="68">
<td><a id="l68" class='ln'>68</a></td><td><a id="68c1" class="tk">real32_T</a> <a id="68c10" class="tk">Tem_Dem</a>;                      <span class="ct">/* '<a class="ct blk" blk_line="68">&lt;Root&gt;/Data Store Memory100</a>' */</span></td></tr>
<tr name="69" id="69">
<td><a id="l69" class='ln'>69</a></td><td><a id="69c1" class="tk">real32_T</a> <a id="69c10" class="tk">Tem_Step</a>;                     <span class="ct">/* '<a class="ct blk" blk_line="69">&lt;Root&gt;/Data Store Memory101</a>' */</span></td></tr>
<tr name="70" id="70">
<td><a id="l70" class='ln'>70</a></td><td><a id="70c1" class="tk">real32_T</a> <a id="70c10" class="tk">DEKF_Rs</a>;                      <span class="ct">/* '<a class="ct blk" blk_line="70">&lt;Root&gt;/Data Store Memory102</a>' */</span></td></tr>
<tr name="71" id="71">
<td><a id="l71" class='ln'>71</a></td><td><a id="71c1" class="tk">real32_T</a> <a id="71c10" class="tk">DEKF_Ldd</a>;                     <span class="ct">/* '<a class="ct blk" blk_line="71">&lt;Root&gt;/Data Store Memory103</a>' */</span></td></tr>
<tr name="72" id="72">
<td><a id="l72" class='ln'>72</a></td><td><a id="72c1" class="tk">real32_T</a> <a id="72c10" class="tk">DEKF_Ldq</a>;                     <span class="ct">/* '<a class="ct blk" blk_line="72">&lt;Root&gt;/Data Store Memory104</a>' */</span></td></tr>
<tr name="73" id="73">
<td><a id="l73" class='ln'>73</a></td><td><a id="73c1" class="tk">real32_T</a> <a id="73c10" class="tk">DEKF_Lqq</a>;                     <span class="ct">/* '<a class="ct blk" blk_line="73">&lt;Root&gt;/Data Store Memory105</a>' */</span></td></tr>
<tr name="74" id="74">
<td><a id="l74" class='ln'>74</a></td><td><a id="74c1" class="tk">real32_T</a> <a id="74c10" class="tk">DEKF_IdhOb</a>;                   <span class="ct">/* '<a class="ct blk" blk_line="74">&lt;Root&gt;/Data Store Memory106</a>' */</span></td></tr>
<tr name="75" id="75">
<td><a id="l75" class='ln'>75</a></td><td><a id="75c1" class="tk">real32_T</a> <a id="75c10" class="tk">DEKF_IqhOb</a>;                   <span class="ct">/* '<a class="ct blk" blk_line="75">&lt;Root&gt;/Data Store Memory107</a>' */</span></td></tr>
<tr name="76" id="76">
<td><a id="l76" class='ln'>76</a></td><td><a id="76c1" class="tk">real32_T</a> <a id="76c10" class="tk">HFI_Imd</a>;                      <span class="ct">/* '<a class="ct blk" blk_line="76">&lt;Root&gt;/Data Store Memory109</a>' */</span></td></tr>
<tr name="77" id="77">
<td><a id="l77" class='ln'>77</a></td><td><a id="77c1" class="tk">real32_T</a> <a id="77c10" class="tk">HFI_Umd</a>;                      <span class="ct">/* '<a class="ct blk" blk_line="77">&lt;Root&gt;/Data Store Memory110</a>' */</span></td></tr>
<tr name="78" id="78">
<td><a id="l78" class='ln'>78</a></td><td><a id="78c1" class="tk">real32_T</a> <a id="78c10" class="tk">HFI_Umq</a>;                      <span class="ct">/* '<a class="ct blk" blk_line="78">&lt;Root&gt;/Data Store Memory111</a>' */</span></td></tr>
<tr name="79" id="79">
<td><a id="l79" class='ln'>79</a></td><td><a id="79c1" class="tk">real32_T</a> <a id="79c10" class="tk">HFI_FRQ</a>;                      <span class="ct">/* '<a class="ct blk" blk_line="79">&lt;Root&gt;/Data Store Memory112</a>' */</span></td></tr>
<tr name="80" id="80">
<td><a id="l80" class='ln'>80</a></td><td><a id="80c1" class="tk">real32_T</a> <a id="80c10" class="tk">HFI_Imq</a>;                      <span class="ct">/* '<a class="ct blk" blk_line="80">&lt;Root&gt;/Data Store Memory113</a>' */</span></td></tr>
<tr name="81" id="81">
<td><a id="l81" class='ln'>81</a></td><td><a id="81c1" class="tk">real32_T</a> <a id="81c10" class="tk">DEKF_R</a>;                       <span class="ct">/* '<a class="ct blk" blk_line="81">&lt;Root&gt;/Data Store Memory114</a>' */</span></td></tr>
<tr name="82" id="82">
<td><a id="l82" class='ln'>82</a></td><td><a id="82c1" class="tk">real32_T</a> <a id="82c10" class="tk">DEKF_Qx</a>;                      <span class="ct">/* '<a class="ct blk" blk_line="82">&lt;Root&gt;/Data Store Memory115</a>' */</span></td></tr>
<tr name="83" id="83">
<td><a id="l83" class='ln'>83</a></td><td><a id="83c1" class="tk">real32_T</a> <a id="83c10" class="tk">DEKF_QpRs</a>;                    <span class="ct">/* '<a class="ct blk" blk_line="83">&lt;Root&gt;/Data Store Memory116</a>' */</span></td></tr>
<tr name="84" id="84">
<td><a id="l84" class='ln'>84</a></td><td><a id="84c1" class="tk">real32_T</a> <a id="84c10" class="tk">DEKF_QpLdd</a>;                   <span class="ct">/* '<a class="ct blk" blk_line="84">&lt;Root&gt;/Data Store Memory117</a>' */</span></td></tr>
<tr name="85" id="85">
<td><a id="l85" class='ln'>85</a></td><td><a id="85c1" class="tk">real32_T</a> <a id="85c10" class="tk">DEKF_QpLdq</a>;                   <span class="ct">/* '<a class="ct blk" blk_line="85">&lt;Root&gt;/Data Store Memory118</a>' */</span></td></tr>
<tr name="86" id="86">
<td><a id="l86" class='ln'>86</a></td><td><a id="86c1" class="tk">real32_T</a> <a id="86c10" class="tk">DEKF_QpLqq</a>;                   <span class="ct">/* '<a class="ct blk" blk_line="86">&lt;Root&gt;/Data Store Memory119</a>' */</span></td></tr>
<tr name="87" id="87">
<td><a id="l87" class='ln'>87</a></td><td><a id="87c1" class="tk">real32_T</a> <a id="87c10" class="tk">DEKF_Phiq0</a>;                   <span class="ct">/* '<a class="ct blk" blk_line="87">&lt;Root&gt;/Data Store Memory123</a>' */</span></td></tr>
<tr name="88" id="88">
<td><a id="l88" class='ln'>88</a></td><td><a id="88c1" class="tk">real32_T</a> <a id="88c10" class="tk">Phi_dOb</a>;                      <span class="ct">/* '<a class="ct blk" blk_line="88">&lt;Root&gt;/Data Store Memory124</a>' */</span></td></tr>
<tr name="89" id="89">
<td><a id="l89" class='ln'>89</a></td><td><a id="89c1" class="tk">real32_T</a> <a id="89c10" class="tk">Phi_Rs</a>;                       <span class="ct">/* '<a class="ct blk" blk_line="89">&lt;Root&gt;/Data Store Memory125</a>' */</span></td></tr>
<tr name="90" id="90">
<td><a id="l90" class='ln'>90</a></td><td><a id="90c1" class="tk">real32_T</a> <a id="90c10" class="tk">Phi_qOb</a>;                      <span class="ct">/* '<a class="ct blk" blk_line="90">&lt;Root&gt;/Data Store Memory126</a>' */</span></td></tr>
<tr name="91" id="91">
<td><a id="l91" class='ln'>91</a></td><td><a id="91c1" class="tk">real32_T</a> <a id="91c10" class="tk">DEKF_Gamma</a>;                   <span class="ct">/* '<a class="ct blk" blk_line="91">&lt;Root&gt;/Data Store Memory127</a>' */</span></td></tr>
<tr name="92" id="92">
<td><a id="l92" class='ln'>92</a></td><td><a id="92c1" class="tk">real32_T</a> <a id="92c10" class="tk">DEKF_Udelay</a>;                  <span class="ct">/* '<a class="ct blk" blk_line="92">&lt;Root&gt;/Data Store Memory128</a>' */</span></td></tr>
<tr name="93" id="93">
<td><a id="l93" class='ln'>93</a></td><td><a id="93c1" class="tk">real32_T</a> <a id="93c10" class="tk">INITV_RS</a>;                     <span class="ct">/* '<a class="ct blk" blk_line="93">&lt;Root&gt;/Data Store Memory129</a>' */</span></td></tr>
<tr name="94" id="94">
<td><a id="l94" class='ln'>94</a></td><td><a id="94c1" class="tk">real32_T</a> <a id="94c10" class="tk">INITV_NDD</a>;                    <span class="ct">/* '<a class="ct blk" blk_line="94">&lt;Root&gt;/Data Store Memory130</a>' */</span></td></tr>
<tr name="95" id="95">
<td><a id="l95" class='ln'>95</a></td><td><a id="95c1" class="tk">real32_T</a> <a id="95c10" class="tk">INITV_NDQ</a>;                    <span class="ct">/* '<a class="ct blk" blk_line="95">&lt;Root&gt;/Data Store Memory131</a>' */</span></td></tr>
<tr name="96" id="96">
<td><a id="l96" class='ln'>96</a></td><td><a id="96c1" class="tk">real32_T</a> <a id="96c10" class="tk">INITV_NQQ</a>;                    <span class="ct">/* '<a class="ct blk" blk_line="96">&lt;Root&gt;/Data Store Memory132</a>' */</span></td></tr>
<tr name="97" id="97">
<td><a id="l97" class='ln'>97</a></td><td><a id="97c1" class="tk">real32_T</a> <a id="97c10" class="tk">Id_Filter</a>;                    <span class="ct">/* '<a class="ct blk" blk_line="97">&lt;Root&gt;/Data Store Memory133</a>' */</span></td></tr>
<tr name="98" id="98">
<td><a id="l98" class='ln'>98</a></td><td><a id="98c1" class="tk">real32_T</a> <a id="98c10" class="tk">Iq_Filter</a>;                    <span class="ct">/* '<a class="ct blk" blk_line="98">&lt;Root&gt;/Data Store Memory134</a>' */</span></td></tr>
<tr name="99" id="99">
<td><a id="l99" class='ln'>99</a></td><td><a id="99c1" class="tk">real32_T</a> <a id="99c10" class="tk">Tr_Phidm</a>;                     <span class="ct">/* '<a class="ct blk" blk_line="99">&lt;Root&gt;/Data Store Memory135</a>' */</span></td></tr>
<tr name="100" id="100">
<td><a id="l100" class='ln'>100</a></td><td><a id="100c1" class="tk">real32_T</a> <a id="100c10" class="tk">Tr_Lqap</a>;                      <span class="ct">/* '<a class="ct blk" blk_line="100">&lt;Root&gt;/Data Store Memory136</a>' */</span></td></tr>
<tr name="101" id="101">
<td><a id="l101" class='ln'>101</a></td><td><a id="101c1" class="tk">real32_T</a> <a id="101c10" class="tk">Tr_Lqinc</a>;                     <span class="ct">/* '<a class="ct blk" blk_line="101">&lt;Root&gt;/Data Store Memory137</a>' */</span></td></tr>
<tr name="102" id="102">
<td><a id="l102" class='ln'>102</a></td><td><a id="102c1" class="tk">real32_T</a> <a id="102c10" class="tk">Tr_Ldap</a>;                      <span class="ct">/* '<a class="ct blk" blk_line="102">&lt;Root&gt;/Data Store Memory138</a>' */</span></td></tr>
<tr name="103" id="103">
<td><a id="l103" class='ln'>103</a></td><td><a id="103c1" class="tk">real32_T</a> <a id="103c10" class="tk">Tr_Ldinc</a>;                     <span class="ct">/* '<a class="ct blk" blk_line="103">&lt;Root&gt;/Data Store Memory139</a>' */</span></td></tr>
<tr name="104" id="104">
<td><a id="l104" class='ln'>104</a></td><td><a id="104c1" class="tk">real32_T</a> <a id="104c10" class="tk">V_OFFSET</a>;                     <span class="ct">/* '<a class="ct blk" blk_line="104">&lt;Root&gt;/Data Store Memory14</a>' */</span></td></tr>
<tr name="105" id="105">
<td><a id="l105" class='ln'>105</a></td><td><a id="105c1" class="tk">real32_T</a> <a id="105c10" class="tk">Tr_Ldqinc</a>;                    <span class="ct">/* '<a class="ct blk" blk_line="105">&lt;Root&gt;/Data Store Memory140</a>' */</span></td></tr>
<tr name="106" id="106">
<td><a id="l106" class='ln'>106</a></td><td><a id="106c1" class="tk">real32_T</a> <a id="106c10" class="tk">Tr_Tem</a>;                       <span class="ct">/* '<a class="ct blk" blk_line="106">&lt;Root&gt;/Data Store Memory141</a>' */</span></td></tr>
<tr name="107" id="107">
<td><a id="l107" class='ln'>107</a></td><td><a id="107c1" class="tk">real32_T</a> <a id="107c10" class="tk">Tr_Ttotal</a>;                    <span class="ct">/* '<a class="ct blk" blk_line="107">&lt;Root&gt;/Data Store Memory142</a>' */</span></td></tr>
<tr name="108" id="108">
<td><a id="l108" class='ln'>108</a></td><td><a id="108c1" class="tk">real32_T</a> <a id="108c10" class="tk">MRAS_Ld</a>;                      <span class="ct">/* '<a class="ct blk" blk_line="108">&lt;Root&gt;/Data Store Memory143</a>' */</span></td></tr>
<tr name="109" id="109">
<td><a id="l109" class='ln'>109</a></td><td><a id="109c1" class="tk">real32_T</a> <a id="109c10" class="tk">MRAS_Lq</a>;                      <span class="ct">/* '<a class="ct blk" blk_line="109">&lt;Root&gt;/Data Store Memory144</a>' */</span></td></tr>
<tr name="110" id="110">
<td><a id="l110" class='ln'>110</a></td><td><a id="110c1" class="tk">real32_T</a> <a id="110c10" class="tk">MRAS_KR</a>;                      <span class="ct">/* '<a class="ct blk" blk_line="110">&lt;Root&gt;/Data Store Memory145</a>' */</span></td></tr>
<tr name="111" id="111">
<td><a id="l111" class='ln'>111</a></td><td><a id="111c1" class="tk">real32_T</a> <a id="111c10" class="tk">MRAS_KLd</a>;                     <span class="ct">/* '<a class="ct blk" blk_line="111">&lt;Root&gt;/Data Store Memory146</a>' */</span></td></tr>
<tr name="112" id="112">
<td><a id="l112" class='ln'>112</a></td><td><a id="112c1" class="tk">real32_T</a> <a id="112c10" class="tk">MRAS_KLq</a>;                     <span class="ct">/* '<a class="ct blk" blk_line="112">&lt;Root&gt;/Data Store Memory147</a>' */</span></td></tr>
<tr name="113" id="113">
<td><a id="l113" class='ln'>113</a></td><td><a id="113c1" class="tk">real32_T</a> <a id="113c10" class="tk">MRAS_Idh</a>;                     <span class="ct">/* '<a class="ct blk" blk_line="113">&lt;Root&gt;/Data Store Memory148</a>' */</span></td></tr>
<tr name="114" id="114">
<td><a id="l114" class='ln'>114</a></td><td><a id="114c1" class="tk">real32_T</a> <a id="114c10" class="tk">MRAS_Iqh</a>;                     <span class="ct">/* '<a class="ct blk" blk_line="114">&lt;Root&gt;/Data Store Memory149</a>' */</span></td></tr>
<tr name="115" id="115">
<td><a id="l115" class='ln'>115</a></td><td><a id="115c1" class="tk">real32_T</a> <a id="115c10" class="tk">PI_Multi</a>;                     <span class="ct">/* '<a class="ct blk" blk_line="115">&lt;Root&gt;/Data Store Memory150</a>' */</span></td></tr>
<tr name="116" id="116">
<td><a id="l116" class='ln'>116</a></td><td><a id="116c1" class="tk">real32_T</a> <a id="116c10" class="tk">THERMAL_Ud</a>;                   <span class="ct">/* '<a class="ct blk" blk_line="116">&lt;Root&gt;/Data Store Memory151</a>' */</span></td></tr>
<tr name="117" id="117">
<td><a id="l117" class='ln'>117</a></td><td><a id="117c1" class="tk">real32_T</a> <a id="117c10" class="tk">THERMAL_Uq</a>;                   <span class="ct">/* '<a class="ct blk" blk_line="117">&lt;Root&gt;/Data Store Memory152</a>' */</span></td></tr>
<tr name="118" id="118">
<td><a id="l118" class='ln'>118</a></td><td><a id="118c1" class="tk">real32_T</a> <a id="118c10" class="tk">THERMAL_IdRef</a>;                <span class="ct">/* '<a class="ct blk" blk_line="118">&lt;Root&gt;/Data Store Memory153</a>' */</span></td></tr>
<tr name="119" id="119">
<td><a id="l119" class='ln'>119</a></td><td><a id="119c1" class="tk">real32_T</a> <a id="119c10" class="tk">THERMAL_IqRef</a>;                <span class="ct">/* '<a class="ct blk" blk_line="119">&lt;Root&gt;/Data Store Memory154</a>' */</span></td></tr>
<tr name="120" id="120">
<td><a id="l120" class='ln'>120</a></td><td><a id="120c1" class="tk">real32_T</a> <a id="120c10" class="tk">THERMAL_IdFbk</a>;                <span class="ct">/* '<a class="ct blk" blk_line="120">&lt;Root&gt;/Data Store Memory155</a>' */</span></td></tr>
<tr name="121" id="121">
<td><a id="l121" class='ln'>121</a></td><td><a id="121c1" class="tk">real32_T</a> <a id="121c10" class="tk">THERMAL_IqFbk</a>;                <span class="ct">/* '<a class="ct blk" blk_line="121">&lt;Root&gt;/Data Store Memory156</a>' */</span></td></tr>
<tr name="122" id="122">
<td><a id="l122" class='ln'>122</a></td><td><a id="122c1" class="tk">real32_T</a> <a id="122c10" class="tk">THERMAL_N</a>;                    <span class="ct">/* '<a class="ct blk" blk_line="122">&lt;Root&gt;/Data Store Memory157</a>' */</span></td></tr>
<tr name="123" id="123">
<td><a id="l123" class='ln'>123</a></td><td><a id="123c1" class="tk">real32_T</a> <a id="123c10" class="tk">THERMAL_Pele</a>;                 <span class="ct">/* '<a class="ct blk" blk_line="123">&lt;Root&gt;/Data Store Memory158</a>' */</span></td></tr>
<tr name="124" id="124">
<td><a id="l124" class='ln'>124</a></td><td><a id="124c1" class="tk">real32_T</a> <a id="124c10" class="tk">Udc_Filter</a>;                   <span class="ct">/* '<a class="ct blk" blk_line="124">&lt;Root&gt;/Data Store Memory159</a>' */</span></td></tr>
<tr name="125" id="125">
<td><a id="l125" class='ln'>125</a></td><td><a id="125c1" class="tk">real32_T</a> <a id="125c10" class="tk">W_OFFSET</a>;                     <span class="ct">/* '<a class="ct blk" blk_line="125">&lt;Root&gt;/Data Store Memory16</a>' */</span></td></tr>
<tr name="126" id="126">
<td><a id="l126" class='ln'>126</a></td><td><a id="126c1" class="tk">real32_T</a> <a id="126c10" class="tk">Udc_REF</a>;                      <span class="ct">/* '<a class="ct blk" blk_line="126">&lt;Root&gt;/Data Store Memory160</a>' */</span></td></tr>
<tr name="127" id="127">
<td><a id="l127" class='ln'>127</a></td><td><a id="127c1" class="tk">real32_T</a> <a id="127c10" class="tk">Udc_FBK</a>;                      <span class="ct">/* '<a class="ct blk" blk_line="127">&lt;Root&gt;/Data Store Memory161</a>' */</span></td></tr>
<tr name="128" id="128">
<td><a id="l128" class='ln'>128</a></td><td><a id="128c1" class="tk">real32_T</a> <a id="128c10" class="tk">Udc_Kp</a>;                       <span class="ct">/* '<a class="ct blk" blk_line="128">&lt;Root&gt;/Data Store Memory162</a>' */</span></td></tr>
<tr name="129" id="129">
<td><a id="l129" class='ln'>129</a></td><td><a id="129c1" class="tk">real32_T</a> <a id="129c10" class="tk">Udc_Ki</a>;                       <span class="ct">/* '<a class="ct blk" blk_line="129">&lt;Root&gt;/Data Store Memory163</a>' */</span></td></tr>
<tr name="130" id="130">
<td><a id="l130" class='ln'>130</a></td><td><a id="130c1" class="tk">real32_T</a> <a id="130c10" class="tk">Udc_Integral</a>;                 <span class="ct">/* '<a class="ct blk" blk_line="130">&lt;Root&gt;/Data Store Memory164</a>' */</span></td></tr>
<tr name="131" id="131">
<td><a id="l131" class='ln'>131</a></td><td><a id="131c1" class="tk">real32_T</a> <a id="131c10" class="tk">Udc_Dem</a>;                      <span class="ct">/* '<a class="ct blk" blk_line="131">&lt;Root&gt;/Data Store Memory165</a>' */</span></td></tr>
<tr name="132" id="132">
<td><a id="l132" class='ln'>132</a></td><td><a id="132c1" class="tk">real32_T</a> <a id="132c10" class="tk">Udc_Step</a>;                     <span class="ct">/* '<a class="ct blk" blk_line="132">&lt;Root&gt;/Data Store Memory166</a>' */</span></td></tr>
<tr name="133" id="133">
<td><a id="l133" class='ln'>133</a></td><td><a id="133c1" class="tk">real32_T</a> <a id="133c10" class="tk">FbL_Ld</a>;                       <span class="ct">/* '<a class="ct blk" blk_line="133">&lt;Root&gt;/Data Store Memory167</a>' */</span></td></tr>
<tr name="134" id="134">
<td><a id="l134" class='ln'>134</a></td><td><a id="134c1" class="tk">real32_T</a> <a id="134c10" class="tk">FbL_Lq</a>;                       <span class="ct">/* '<a class="ct blk" blk_line="134">&lt;Root&gt;/Data Store Memory168</a>' */</span></td></tr>
<tr name="135" id="135">
<td><a id="l135" class='ln'>135</a></td><td><a id="135c1" class="tk">real32_T</a> <a id="135c10" class="tk">FbL_Phif</a>;                     <span class="ct">/* '<a class="ct blk" blk_line="135">&lt;Root&gt;/Data Store Memory169</a>' */</span></td></tr>
<tr name="136" id="136">
<td><a id="l136" class='ln'>136</a></td><td><a id="136c1" class="tk">real32_T</a> <a id="136c10" class="tk">FbL_Rs</a>;                       <span class="ct">/* '<a class="ct blk" blk_line="136">&lt;Root&gt;/Data Store Memory170</a>' */</span></td></tr>
<tr name="137" id="137">
<td><a id="l137" class='ln'>137</a></td><td><a id="137c1" class="tk">real32_T</a> <a id="137c10" class="tk">FbL_Cdc</a>;                      <span class="ct">/* '<a class="ct blk" blk_line="137">&lt;Root&gt;/Data Store Memory171</a>' */</span></td></tr>
<tr name="138" id="138">
<td><a id="l138" class='ln'>138</a></td><td><a id="138c1" class="tk">real32_T</a> <a id="138c10" class="tk">FbL_z1</a>;                       <span class="ct">/* '<a class="ct blk" blk_line="138">&lt;Root&gt;/Data Store Memory172</a>' */</span></td></tr>
<tr name="139" id="139">
<td><a id="l139" class='ln'>139</a></td><td><a id="139c1" class="tk">real32_T</a> <a id="139c10" class="tk">FbL_z2</a>;                       <span class="ct">/* '<a class="ct blk" blk_line="139">&lt;Root&gt;/Data Store Memory173</a>' */</span></td></tr>
<tr name="140" id="140">
<td><a id="l140" class='ln'>140</a></td><td><a id="140c1" class="tk">real32_T</a> <a id="140c10" class="tk">FbL_z3</a>;                       <span class="ct">/* '<a class="ct blk" blk_line="140">&lt;Root&gt;/Data Store Memory174</a>' */</span></td></tr>
<tr name="141" id="141">
<td><a id="l141" class='ln'>141</a></td><td><a id="141c1" class="tk">real32_T</a> <a id="141c10" class="tk">FbL_ud</a>;                       <span class="ct">/* '<a class="ct blk" blk_line="141">&lt;Root&gt;/Data Store Memory175</a>' */</span></td></tr>
<tr name="142" id="142">
<td><a id="l142" class='ln'>142</a></td><td><a id="142c1" class="tk">real32_T</a> <a id="142c10" class="tk">FbL_uq</a>;                       <span class="ct">/* '<a class="ct blk" blk_line="142">&lt;Root&gt;/Data Store Memory176</a>' */</span></td></tr>
<tr name="143" id="143">
<td><a id="l143" class='ln'>143</a></td><td><a id="143c1" class="tk">real32_T</a> <a id="143c10" class="tk">FbL_Rdc</a>;                      <span class="ct">/* '<a class="ct blk" blk_line="143">&lt;Root&gt;/Data Store Memory177</a>' */</span></td></tr>
<tr name="144" id="144">
<td><a id="l144" class='ln'>144</a></td><td><a id="144c1" class="tk">real32_T</a> <a id="144c10" class="tk">Ud_in</a>;                        <span class="ct">/* '<a class="ct blk" blk_line="144">&lt;Root&gt;/Data Store Memory178</a>' */</span></td></tr>
<tr name="145" id="145">
<td><a id="l145" class='ln'>145</a></td><td><a id="145c1" class="tk">real32_T</a> <a id="145c10" class="tk">Uq_in</a>;                        <span class="ct">/* '<a class="ct blk" blk_line="145">&lt;Root&gt;/Data Store Memory179</a>' */</span></td></tr>
<tr name="146" id="146">
<td><a id="l146" class='ln'>146</a></td><td><a id="146c1" class="tk">real32_T</a> <a id="146c10" class="tk">FbL_k0</a>;                       <span class="ct">/* '<a class="ct blk" blk_line="146">&lt;Root&gt;/Data Store Memory180</a>' */</span></td></tr>
<tr name="147" id="147">
<td><a id="l147" class='ln'>147</a></td><td><a id="147c1" class="tk">real32_T</a> <a id="147c10" class="tk">FbL_k1</a>;                       <span class="ct">/* '<a class="ct blk" blk_line="147">&lt;Root&gt;/Data Store Memory181</a>' */</span></td></tr>
<tr name="148" id="148">
<td><a id="l148" class='ln'>148</a></td><td><a id="148c1" class="tk">real32_T</a> <a id="148c10" class="tk">FbL_k2</a>;                       <span class="ct">/* '<a class="ct blk" blk_line="148">&lt;Root&gt;/Data Store Memory182</a>' */</span></td></tr>
<tr name="149" id="149">
<td><a id="l149" class='ln'>149</a></td><td><a id="149c1" class="tk">real32_T</a> <a id="149c10" class="tk">FbL_k4</a>;                       <span class="ct">/* '<a class="ct blk" blk_line="149">&lt;Root&gt;/Data Store Memory183</a>' */</span></td></tr>
<tr name="150" id="150">
<td><a id="l150" class='ln'>150</a></td><td><a id="150c1" class="tk">real32_T</a> <a id="150c10" class="tk">FbL_k5</a>;                       <span class="ct">/* '<a class="ct blk" blk_line="150">&lt;Root&gt;/Data Store Memory184</a>' */</span></td></tr>
<tr name="151" id="151">
<td><a id="l151" class='ln'>151</a></td><td><a id="151c1" class="tk">real32_T</a> <a id="151c10" class="tk">FbL_k3</a>;                       <span class="ct">/* '<a class="ct blk" blk_line="151">&lt;Root&gt;/Data Store Memory185</a>' */</span></td></tr>
<tr name="152" id="152">
<td><a id="l152" class='ln'>152</a></td><td><a id="152c1" class="tk">real32_T</a> <a id="152c10" class="tk">FbL_z1ref</a>;                    <span class="ct">/* '<a class="ct blk" blk_line="152">&lt;Root&gt;/Data Store Memory186</a>' */</span></td></tr>
<tr name="153" id="153">
<td><a id="l153" class='ln'>153</a></td><td><a id="153c1" class="tk">real32_T</a> <a id="153c10" class="tk">FbL_v1</a>;                       <span class="ct">/* '<a class="ct blk" blk_line="153">&lt;Root&gt;/Data Store Memory187</a>' */</span></td></tr>
<tr name="154" id="154">
<td><a id="l154" class='ln'>154</a></td><td><a id="154c1" class="tk">real32_T</a> <a id="154c10" class="tk">FbL_v2</a>;                       <span class="ct">/* '<a class="ct blk" blk_line="154">&lt;Root&gt;/Data Store Memory188</a>' */</span></td></tr>
<tr name="155" id="155">
<td><a id="l155" class='ln'>155</a></td><td><a id="155c1" class="tk">real32_T</a> <a id="155c10" class="tk">FbL_z1_Integral</a>;              <span class="ct">/* '<a class="ct blk" blk_line="155">&lt;Root&gt;/Data Store Memory189</a>' */</span></td></tr>
<tr name="156" id="156">
<td><a id="l156" class='ln'>156</a></td><td><a id="156c1" class="tk">real32_T</a> <a id="156c10" class="tk">FbL_z3_Integral</a>;              <span class="ct">/* '<a class="ct blk" blk_line="156">&lt;Root&gt;/Data Store Memory190</a>' */</span></td></tr>
<tr name="157" id="157">
<td><a id="l157" class='ln'>157</a></td><td><a id="157c1" class="tk">real32_T</a> <a id="157c10" class="tk">FbL_Udc_Integral</a>;             <span class="ct">/* '<a class="ct blk" blk_line="157">&lt;Root&gt;/Data Store Memory191</a>' */</span></td></tr>
<tr name="158" id="158">
<td><a id="l158" class='ln'>158</a></td><td><a id="158c1" class="tk">real32_T</a> <a id="158c10" class="tk">FbL_iqMuti</a>;                   <span class="ct">/* '<a class="ct blk" blk_line="158">&lt;Root&gt;/Data Store Memory192</a>' */</span></td></tr>
<tr name="159" id="159">
<td><a id="l159" class='ln'>159</a></td><td><a id="159c1" class="tk">real32_T</a> <a id="159c10" class="tk">FbL_Phif6Amp</a>;                 <span class="ct">/* '<a class="ct blk" blk_line="159">&lt;Root&gt;/Data Store Memory193</a>' */</span></td></tr>
<tr name="160" id="160">
<td><a id="l160" class='ln'>160</a></td><td><a id="160c1" class="tk">real32_T</a> <a id="160c10" class="tk">FbL_Phif6Pha</a>;                 <span class="ct">/* '<a class="ct blk" blk_line="160">&lt;Root&gt;/Data Store Memory194</a>' */</span></td></tr>
<tr name="161" id="161">
<td><a id="l161" class='ln'>161</a></td><td><a id="161c1" class="tk">real32_T</a> <a id="161c10" class="tk">FbL_Phif6wave</a>;                <span class="ct">/* '<a class="ct blk" blk_line="161">&lt;Root&gt;/Data Store Memory195</a>' */</span></td></tr>
<tr name="162" id="162">
<td><a id="l162" class='ln'>162</a></td><td><a id="162c1" class="tk">real32_T</a> <a id="162c10" class="tk">smc_c</a>;                        <span class="ct">/* '<a class="ct blk" blk_line="162">&lt;Root&gt;/Data Store Memory196</a>' */</span></td></tr>
<tr name="163" id="163">
<td><a id="l163" class='ln'>163</a></td><td><a id="163c1" class="tk">real32_T</a> <a id="163c10" class="tk">smc_r</a>;                        <span class="ct">/* '<a class="ct blk" blk_line="163">&lt;Root&gt;/Data Store Memory197</a>' */</span></td></tr>
<tr name="164" id="164">
<td><a id="l164" class='ln'>164</a></td><td><a id="164c1" class="tk">real32_T</a> <a id="164c10" class="tk">smc_b1</a>;                       <span class="ct">/* '<a class="ct blk" blk_line="164">&lt;Root&gt;/Data Store Memory198</a>' */</span></td></tr>
<tr name="165" id="165">
<td><a id="l165" class='ln'>165</a></td><td><a id="165c1" class="tk">real32_T</a> <a id="165c10" class="tk">smc_b2</a>;                       <span class="ct">/* '<a class="ct blk" blk_line="165">&lt;Root&gt;/Data Store Memory199</a>' */</span></td></tr>
<tr name="166" id="166">
<td><a id="l166" class='ln'>166</a></td><td><a id="166c1" class="tk">real32_T</a> <a id="166c10" class="tk">V_Current</a>;                    <span class="ct">/* '<a class="ct blk" blk_line="166">&lt;Root&gt;/Data Store Memory20</a>' */</span></td></tr>
<tr name="167" id="167">
<td><a id="l167" class='ln'>167</a></td><td><a id="167c1" class="tk">real32_T</a> <a id="167c10" class="tk">smc_uqset</a>;                    <span class="ct">/* '<a class="ct blk" blk_line="167">&lt;Root&gt;/Data Store Memory200</a>' */</span></td></tr>
<tr name="168" id="168">
<td><a id="l168" class='ln'>168</a></td><td><a id="168c1" class="tk">real32_T</a> <a id="168c10" class="tk">smc_x1_integral</a>;              <span class="ct">/* '<a class="ct blk" blk_line="168">&lt;Root&gt;/Data Store Memory201</a>' */</span></td></tr>
<tr name="169" id="169">
<td><a id="l169" class='ln'>169</a></td><td><a id="169c1" class="tk">real32_T</a> <a id="169c10" class="tk">smc_e1_integral</a>;              <span class="ct">/* '<a class="ct blk" blk_line="169">&lt;Root&gt;/Data Store Memory202</a>' */</span></td></tr>
<tr name="170" id="170">
<td><a id="l170" class='ln'>170</a></td><td><a id="170c1" class="tk">real32_T</a> <a id="170c10" class="tk">smc_z1_integral</a>;              <span class="ct">/* '<a class="ct blk" blk_line="170">&lt;Root&gt;/Data Store Memory203</a>' */</span></td></tr>
<tr name="171" id="171">
<td><a id="l171" class='ln'>171</a></td><td><a id="171c1" class="tk">real32_T</a> <a id="171c10" class="tk">smc_en</a>;                       <span class="ct">/* '<a class="ct blk" blk_line="171">&lt;Root&gt;/Data Store Memory204</a>' */</span></td></tr>
<tr name="172" id="172">
<td><a id="l172" class='ln'>172</a></td><td><a id="172c1" class="tk">real32_T</a> <a id="172c10" class="tk">smc_f</a>;                        <span class="ct">/* '<a class="ct blk" blk_line="172">&lt;Root&gt;/Data Store Memory205</a>' */</span></td></tr>
<tr name="173" id="173">
<td><a id="l173" class='ln'>173</a></td><td><a id="173c1" class="tk">real32_T</a> <a id="173c10" class="tk">FbL_smc_integral</a>;             <span class="ct">/* '<a class="ct blk" blk_line="173">&lt;Root&gt;/Data Store Memory206</a>' */</span></td></tr>
<tr name="174" id="174">
<td><a id="l174" class='ln'>174</a></td><td><a id="174c1" class="tk">real32_T</a> <a id="174c10" class="tk">FbL_smc_r1</a>;                   <span class="ct">/* '<a class="ct blk" blk_line="174">&lt;Root&gt;/Data Store Memory207</a>' */</span></td></tr>
<tr name="175" id="175">
<td><a id="l175" class='ln'>175</a></td><td><a id="175c1" class="tk">real32_T</a> <a id="175c10" class="tk">FbL_smc_r2</a>;                   <span class="ct">/* '<a class="ct blk" blk_line="175">&lt;Root&gt;/Data Store Memory208</a>' */</span></td></tr>
<tr name="176" id="176">
<td><a id="l176" class='ln'>176</a></td><td><a id="176c1" class="tk">real32_T</a> <a id="176c10" class="tk">W_Current</a>;                    <span class="ct">/* '<a class="ct blk" blk_line="176">&lt;Root&gt;/Data Store Memory21</a>' */</span></td></tr>
<tr name="177" id="177">
<td><a id="l177" class='ln'>177</a></td><td><a id="177c1" class="tk">real32_T</a> <a id="177c10" class="tk">U_Current</a>;                    <span class="ct">/* '<a class="ct blk" blk_line="177">&lt;Root&gt;/Data Store Memory22</a>' */</span></td></tr>
<tr name="178" id="178">
<td><a id="l178" class='ln'>178</a></td><td><a id="178c1" class="tk">real32_T</a> <a id="178c10" class="tk">Id_FBK</a>;                       <span class="ct">/* '<a class="ct blk" blk_line="178">&lt;Root&gt;/Data Store Memory23</a>' */</span></td></tr>
<tr name="179" id="179">
<td><a id="l179" class='ln'>179</a></td><td><a id="179c1" class="tk">real32_T</a> <a id="179c10" class="tk">Iq_FBK</a>;                       <span class="ct">/* '<a class="ct blk" blk_line="179">&lt;Root&gt;/Data Store Memory24</a>' */</span></td></tr>
<tr name="180" id="180">
<td><a id="l180" class='ln'>180</a></td><td><a id="180c1" class="tk">real32_T</a> <a id="180c10" class="tk">Id_REF</a>;                       <span class="ct">/* '<a class="ct blk" blk_line="180">&lt;Root&gt;/Data Store Memory25</a>' */</span></td></tr>
<tr name="181" id="181">
<td><a id="l181" class='ln'>181</a></td><td><a id="181c1" class="tk">real32_T</a> <a id="181c10" class="tk">Iq_REF</a>;                       <span class="ct">/* '<a class="ct blk" blk_line="181">&lt;Root&gt;/Data Store Memory26</a>' */</span></td></tr>
<tr name="182" id="182">
<td><a id="l182" class='ln'>182</a></td><td><a id="182c1" class="tk">real32_T</a> <a id="182c10" class="tk">Id_Kp</a>;                        <span class="ct">/* '<a class="ct blk" blk_line="182">&lt;Root&gt;/Data Store Memory27</a>' */</span></td></tr>
<tr name="183" id="183">
<td><a id="l183" class='ln'>183</a></td><td><a id="183c1" class="tk">real32_T</a> <a id="183c10" class="tk">Iq_Kp</a>;                        <span class="ct">/* '<a class="ct blk" blk_line="183">&lt;Root&gt;/Data Store Memory28</a>' */</span></td></tr>
<tr name="184" id="184">
<td><a id="l184" class='ln'>184</a></td><td><a id="184c1" class="tk">real32_T</a> <a id="184c10" class="tk">Id_Ki</a>;                        <span class="ct">/* '<a class="ct blk" blk_line="184">&lt;Root&gt;/Data Store Memory29</a>' */</span></td></tr>
<tr name="185" id="185">
<td><a id="l185" class='ln'>185</a></td><td><a id="185c1" class="tk">real32_T</a> <a id="185c10" class="tk">Iq_Ki</a>;                        <span class="ct">/* '<a class="ct blk" blk_line="185">&lt;Root&gt;/Data Store Memory30</a>' */</span></td></tr>
<tr name="186" id="186">
<td><a id="l186" class='ln'>186</a></td><td><a id="186c1" class="tk">real32_T</a> <a id="186c10" class="tk">ResloverAng</a>;                  <span class="ct">/* '<a class="ct blk" blk_line="186">&lt;Root&gt;/Data Store Memory31</a>' */</span></td></tr>
<tr name="187" id="187">
<td><a id="l187" class='ln'>187</a></td><td><a id="187c1" class="tk">real32_T</a> <a id="187c10" class="tk">N_FBK</a>;                        <span class="ct">/* '<a class="ct blk" blk_line="187">&lt;Root&gt;/Data Store Memory32</a>' */</span></td></tr>
<tr name="188" id="188">
<td><a id="l188" class='ln'>188</a></td><td><a id="188c1" class="tk">real32_T</a> <a id="188c10" class="tk">N_REF</a>;                        <span class="ct">/* '<a class="ct blk" blk_line="188">&lt;Root&gt;/Data Store Memory34</a>' */</span></td></tr>
<tr name="189" id="189">
<td><a id="l189" class='ln'>189</a></td><td><a id="189c1" class="tk">real32_T</a> <a id="189c10" class="tk">N_Filter</a>;                     <span class="ct">/* '<a class="ct blk" blk_line="189">&lt;Root&gt;/Data Store Memory35</a>' */</span></td></tr>
<tr name="190" id="190">
<td><a id="l190" class='ln'>190</a></td><td><a id="190c1" class="tk">real32_T</a> <a id="190c10" class="tk">N_Kp</a>;                         <span class="ct">/* '<a class="ct blk" blk_line="190">&lt;Root&gt;/Data Store Memory36</a>' */</span></td></tr>
<tr name="191" id="191">
<td><a id="l191" class='ln'>191</a></td><td><a id="191c1" class="tk">real32_T</a> <a id="191c10" class="tk">N_Ki</a>;                         <span class="ct">/* '<a class="ct blk" blk_line="191">&lt;Root&gt;/Data Store Memory38</a>' */</span></td></tr>
<tr name="192" id="192">
<td><a id="l192" class='ln'>192</a></td><td><a id="192c1" class="tk">real32_T</a> <a id="192c10" class="tk">ControlAng</a>;                   <span class="ct">/* '<a class="ct blk" blk_line="192">&lt;Root&gt;/Data Store Memory41</a>' */</span></td></tr>
<tr name="193" id="193">
<td><a id="l193" class='ln'>193</a></td><td><a id="193c1" class="tk">real32_T</a> <a id="193c10" class="tk">N_Integral</a>;                   <span class="ct">/* '<a class="ct blk" blk_line="193">&lt;Root&gt;/Data Store Memory42</a>' */</span></td></tr>
<tr name="194" id="194">
<td><a id="l194" class='ln'>194</a></td><td><a id="194c1" class="tk">real32_T</a> <a id="194c10" class="tk">Id_Integral</a>;                  <span class="ct">/* '<a class="ct blk" blk_line="194">&lt;Root&gt;/Data Store Memory43</a>' */</span></td></tr>
<tr name="195" id="195">
<td><a id="l195" class='ln'>195</a></td><td><a id="195c1" class="tk">real32_T</a> <a id="195c10" class="tk">Iq_Integral</a>;                  <span class="ct">/* '<a class="ct blk" blk_line="195">&lt;Root&gt;/Data Store Memory44</a>' */</span></td></tr>
<tr name="196" id="196">
<td><a id="l196" class='ln'>196</a></td><td><a id="196c1" class="tk">real32_T</a> <a id="196c10" class="tk">TempA</a>;                        <span class="ct">/* '<a class="ct blk" blk_line="196">&lt;Root&gt;/Data Store Memory46</a>' */</span></td></tr>
<tr name="197" id="197">
<td><a id="l197" class='ln'>197</a></td><td><a id="197c1" class="tk">real32_T</a> <a id="197c10" class="tk">TempB</a>;                        <span class="ct">/* '<a class="ct blk" blk_line="197">&lt;Root&gt;/Data Store Memory47</a>' */</span></td></tr>
<tr name="198" id="198">
<td><a id="l198" class='ln'>198</a></td><td><a id="198c1" class="tk">real32_T</a> <a id="198c10" class="tk">TempC</a>;                        <span class="ct">/* '<a class="ct blk" blk_line="198">&lt;Root&gt;/Data Store Memory48</a>' */</span></td></tr>
<tr name="199" id="199">
<td><a id="l199" class='ln'>199</a></td><td><a id="199c1" class="tk">real32_T</a> <a id="199c10" class="tk">UDC</a>;                          <span class="ct">/* '<a class="ct blk" blk_line="199">&lt;Root&gt;/Data Store Memory49</a>' */</span></td></tr>
<tr name="200" id="200">
<td><a id="l200" class='ln'>200</a></td><td><a id="200c1" class="tk">real32_T</a> <a id="200c10" class="tk">UDCPROTECT</a>;                   <span class="ct">/* '<a class="ct blk" blk_line="200">&lt;Root&gt;/Data Store Memory50</a>' */</span></td></tr>
<tr name="201" id="201">
<td><a id="l201" class='ln'>201</a></td><td><a id="201c1" class="tk">real32_T</a> <a id="201c10" class="tk">VF_Ud</a>;                        <span class="ct">/* '<a class="ct blk" blk_line="201">&lt;Root&gt;/Data Store Memory51</a>' */</span></td></tr>
<tr name="202" id="202">
<td><a id="l202" class='ln'>202</a></td><td><a id="202c1" class="tk">real32_T</a> <a id="202c10" class="tk">VF_Uq</a>;                        <span class="ct">/* '<a class="ct blk" blk_line="202">&lt;Root&gt;/Data Store Memory52</a>' */</span></td></tr>
<tr name="203" id="203">
<td><a id="l203" class='ln'>203</a></td><td><a id="203c1" class="tk">real32_T</a> <a id="203c10" class="tk">VF_F</a>;                         <span class="ct">/* '<a class="ct blk" blk_line="203">&lt;Root&gt;/Data Store Memory53</a>' */</span></td></tr>
<tr name="204" id="204">
<td><a id="l204" class='ln'>204</a></td><td><a id="204c1" class="tk">real32_T</a> <a id="204c10" class="tk">VF_F_Step</a>;                    <span class="ct">/* '<a class="ct blk" blk_line="204">&lt;Root&gt;/Data Store Memory54</a>' */</span></td></tr>
<tr name="205" id="205">
<td><a id="l205" class='ln'>205</a></td><td><a id="205c1" class="tk">real32_T</a> <a id="205c10" class="tk">IF_F</a>;                         <span class="ct">/* '<a class="ct blk" blk_line="205">&lt;Root&gt;/Data Store Memory55</a>' */</span></td></tr>
<tr name="206" id="206">
<td><a id="l206" class='ln'>206</a></td><td><a id="206c1" class="tk">real32_T</a> <a id="206c10" class="tk">IF_F_Step</a>;                    <span class="ct">/* '<a class="ct blk" blk_line="206">&lt;Root&gt;/Data Store Memory56</a>' */</span></td></tr>
<tr name="207" id="207">
<td><a id="l207" class='ln'>207</a></td><td><a id="207c1" class="tk">real32_T</a> <a id="207c10" class="tk">UDOUT</a>;                        <span class="ct">/* '<a class="ct blk" blk_line="207">&lt;Root&gt;/Data Store Memory57</a>' */</span></td></tr>
<tr name="208" id="208">
<td><a id="l208" class='ln'>208</a></td><td><a id="208c1" class="tk">real32_T</a> <a id="208c10" class="tk">UQOUT</a>;                        <span class="ct">/* '<a class="ct blk" blk_line="208">&lt;Root&gt;/Data Store Memory58</a>' */</span></td></tr>
<tr name="209" id="209">
<td><a id="l209" class='ln'>209</a></td><td><a id="209c1" class="tk">real32_T</a> <a id="209c10" class="tk">USOUT</a>;                        <span class="ct">/* '<a class="ct blk" blk_line="209">&lt;Root&gt;/Data Store Memory59</a>' */</span></td></tr>
<tr name="210" id="210">
<td><a id="l210" class='ln'>210</a></td><td><a id="210c1" class="tk">real32_T</a> <a id="210c10" class="tk">U_OFFSET</a>;                     <span class="ct">/* '<a class="ct blk" blk_line="210">&lt;Root&gt;/Data Store Memory6</a>' */</span></td></tr>
<tr name="211" id="211">
<td><a id="l211" class='ln'>211</a></td><td><a id="211c1" class="tk">real32_T</a> <a id="211c10" class="tk">N_Dem</a>;                        <span class="ct">/* '<a class="ct blk" blk_line="211">&lt;Root&gt;/Data Store Memory63</a>' */</span></td></tr>
<tr name="212" id="212">
<td><a id="l212" class='ln'>212</a></td><td><a id="212c1" class="tk">real32_T</a> <a id="212c10" class="tk">N_Step</a>;                       <span class="ct">/* '<a class="ct blk" blk_line="212">&lt;Root&gt;/Data Store Memory64</a>' */</span></td></tr>
<tr name="213" id="213">
<td><a id="l213" class='ln'>213</a></td><td><a id="213c1" class="tk">real32_T</a> <a id="213c10" class="tk">ArrayId_FBK</a>;                  <span class="ct">/* '<a class="ct blk" blk_line="213">&lt;Root&gt;/Data Store Memory65</a>' */</span></td></tr>
<tr name="214" id="214">
<td><a id="l214" class='ln'>214</a></td><td><a id="214c1" class="tk">real32_T</a> <a id="214c10" class="tk">ArrayIq_FBK</a>;                  <span class="ct">/* '<a class="ct blk" blk_line="214">&lt;Root&gt;/Data Store Memory66</a>' */</span></td></tr>
<tr name="215" id="215">
<td><a id="l215" class='ln'>215</a></td><td><a id="215c1" class="tk">real32_T</a> <a id="215c10" class="tk">ArrayTheta</a>;                   <span class="ct">/* '<a class="ct blk" blk_line="215">&lt;Root&gt;/Data Store Memory67</a>' */</span></td></tr>
<tr name="216" id="216">
<td><a id="l216" class='ln'>216</a></td><td><a id="216c1" class="tk">real32_T</a> <a id="216c10" class="tk">BufferOutId_FBK</a>;              <span class="ct">/* '<a class="ct blk" blk_line="216">&lt;Root&gt;/Data Store Memory68</a>' */</span></td></tr>
<tr name="217" id="217">
<td><a id="l217" class='ln'>217</a></td><td><a id="217c1" class="tk">real32_T</a> <a id="217c10" class="tk">BufferOutIq_FBK</a>;              <span class="ct">/* '<a class="ct blk" blk_line="217">&lt;Root&gt;/Data Store Memory69</a>' */</span></td></tr>
<tr name="218" id="218">
<td><a id="l218" class='ln'>218</a></td><td><a id="218c1" class="tk">real32_T</a> <a id="218c10" class="tk">BufferOutTheta</a>;               <span class="ct">/* '<a class="ct blk" blk_line="218">&lt;Root&gt;/Data Store Memory70</a>' */</span></td></tr>
<tr name="219" id="219">
<td><a id="l219" class='ln'>219</a></td><td><a id="219c1" class="tk">real32_T</a> <a id="219c10" class="tk">UDOUT_Comp</a>;                   <span class="ct">/* '<a class="ct blk" blk_line="219">&lt;Root&gt;/Data Store Memory71</a>' */</span></td></tr>
<tr name="220" id="220">
<td><a id="l220" class='ln'>220</a></td><td><a id="220c1" class="tk">real32_T</a> <a id="220c10" class="tk">UQOUT_Comp</a>;                   <span class="ct">/* '<a class="ct blk" blk_line="220">&lt;Root&gt;/Data Store Memory72</a>' */</span></td></tr>
<tr name="221" id="221">
<td><a id="l221" class='ln'>221</a></td><td><a id="221c1" class="tk">real32_T</a> <a id="221c10" class="tk">USOUT_Comp</a>;                   <span class="ct">/* '<a class="ct blk" blk_line="221">&lt;Root&gt;/Data Store Memory73</a>' */</span></td></tr>
<tr name="222" id="222">
<td><a id="l222" class='ln'>222</a></td><td><a id="222c1" class="tk">real32_T</a> <a id="222c10" class="tk">K</a>;                            <span class="ct">/* '<a class="ct blk" blk_line="222">&lt;Root&gt;/Data Store Memory74</a>' */</span></td></tr>
<tr name="223" id="223">
<td><a id="l223" class='ln'>223</a></td><td><a id="223c1" class="tk">real32_T</a> <a id="223c10" class="tk">Udelta</a>;                       <span class="ct">/* '<a class="ct blk" blk_line="223">&lt;Root&gt;/Data Store Memory75</a>' */</span></td></tr>
<tr name="224" id="224">
<td><a id="l224" class='ln'>224</a></td><td><a id="224c1" class="tk">real32_T</a> <a id="224c10" class="tk">ArrayId_REF</a>;                  <span class="ct">/* '<a class="ct blk" blk_line="224">&lt;Root&gt;/Data Store Memory76</a>' */</span></td></tr>
<tr name="225" id="225">
<td><a id="l225" class='ln'>225</a></td><td><a id="225c1" class="tk">real32_T</a> <a id="225c10" class="tk">ArrayIq_REF</a>;                  <span class="ct">/* '<a class="ct blk" blk_line="225">&lt;Root&gt;/Data Store Memory77</a>' */</span></td></tr>
<tr name="226" id="226">
<td><a id="l226" class='ln'>226</a></td><td><a id="226c1" class="tk">real32_T</a> <a id="226c10" class="tk">BufferOutId_REF</a>;              <span class="ct">/* '<a class="ct blk" blk_line="226">&lt;Root&gt;/Data Store Memory78</a>' */</span></td></tr>
<tr name="227" id="227">
<td><a id="l227" class='ln'>227</a></td><td><a id="227c1" class="tk">real32_T</a> <a id="227c10" class="tk">BufferOutIq_REF</a>;              <span class="ct">/* '<a class="ct blk" blk_line="227">&lt;Root&gt;/Data Store Memory79</a>' */</span></td></tr>
<tr name="228" id="228">
<td><a id="l228" class='ln'>228</a></td><td><a id="228c1" class="tk">real32_T</a> <a id="228c10" class="tk">ArrayUdComP</a>;                  <span class="ct">/* '<a class="ct blk" blk_line="228">&lt;Root&gt;/Data Store Memory80</a>' */</span></td></tr>
<tr name="229" id="229">
<td><a id="l229" class='ln'>229</a></td><td><a id="229c1" class="tk">real32_T</a> <a id="229c10" class="tk">ArrayUqComP</a>;                  <span class="ct">/* '<a class="ct blk" blk_line="229">&lt;Root&gt;/Data Store Memory81</a>' */</span></td></tr>
<tr name="230" id="230">
<td><a id="l230" class='ln'>230</a></td><td><a id="230c1" class="tk">real32_T</a> <a id="230c10" class="tk">BufferOutUdComP</a>;              <span class="ct">/* '<a class="ct blk" blk_line="230">&lt;Root&gt;/Data Store Memory82</a>' */</span></td></tr>
<tr name="231" id="231">
<td><a id="l231" class='ln'>231</a></td><td><a id="231c1" class="tk">real32_T</a> <a id="231c10" class="tk">BufferOutUqComP</a>;              <span class="ct">/* '<a class="ct blk" blk_line="231">&lt;Root&gt;/Data Store Memory83</a>' */</span></td></tr>
<tr name="232" id="232">
<td><a id="l232" class='ln'>232</a></td><td><a id="232c1" class="tk">real32_T</a> <a id="232c10" class="tk">UdComP_Filter</a>;                <span class="ct">/* '<a class="ct blk" blk_line="232">&lt;Root&gt;/Data Store Memory85</a>' */</span></td></tr>
<tr name="233" id="233">
<td><a id="l233" class='ln'>233</a></td><td><a id="233c1" class="tk">real32_T</a> <a id="233c10" class="tk">UqComP_Filter</a>;                <span class="ct">/* '<a class="ct blk" blk_line="233">&lt;Root&gt;/Data Store Memory86</a>' */</span></td></tr>
<tr name="234" id="234">
<td><a id="l234" class='ln'>234</a></td><td><a id="234c1" class="tk">real32_T</a> <a id="234c10" class="tk">UsComP_Filter</a>;                <span class="ct">/* '<a class="ct blk" blk_line="234">&lt;Root&gt;/Data Store Memory87</a>' */</span></td></tr>
<tr name="235" id="235">
<td><a id="l235" class='ln'>235</a></td><td><a id="235c1" class="tk">real32_T</a> <a id="235c10" class="tk">N_400Hz</a>;                      <span class="ct">/* '<a class="ct blk" blk_line="235">&lt;Root&gt;/Data Store Memory88</a>' */</span></td></tr>
<tr name="236" id="236">
<td><a id="l236" class='ln'>236</a></td><td><a id="236c1" class="tk">real32_T</a> <a id="236c10" class="tk">DEKF_Idh</a>;                     <span class="ct">/* '<a class="ct blk" blk_line="236">&lt;Root&gt;/Data Store Memory90</a>' */</span></td></tr>
<tr name="237" id="237">
<td><a id="l237" class='ln'>237</a></td><td><a id="237c1" class="tk">real32_T</a> <a id="237c10" class="tk">DEKF_Id0</a>;                     <span class="ct">/* '<a class="ct blk" blk_line="237">&lt;Root&gt;/Data Store Memory91</a>' */</span></td></tr>
<tr name="238" id="238">
<td><a id="l238" class='ln'>238</a></td><td><a id="238c1" class="tk">real32_T</a> <a id="238c10" class="tk">DEKF_Iqh</a>;                     <span class="ct">/* '<a class="ct blk" blk_line="238">&lt;Root&gt;/Data Store Memory92</a>' */</span></td></tr>
<tr name="239" id="239">
<td><a id="l239" class='ln'>239</a></td><td><a id="239c1" class="tk">real32_T</a> <a id="239c10" class="tk">DEKF_Iq0</a>;                     <span class="ct">/* '<a class="ct blk" blk_line="239">&lt;Root&gt;/Data Store Memory93</a>' */</span></td></tr>
<tr name="240" id="240">
<td><a id="l240" class='ln'>240</a></td><td><a id="240c1" class="tk">real32_T</a> <a id="240c10" class="tk">DEKF_Udh</a>;                     <span class="ct">/* '<a class="ct blk" blk_line="240">&lt;Root&gt;/Data Store Memory94</a>' */</span></td></tr>
<tr name="241" id="241">
<td><a id="l241" class='ln'>241</a></td><td><a id="241c1" class="tk">real32_T</a> <a id="241c10" class="tk">DEKF_Ud0</a>;                     <span class="ct">/* '<a class="ct blk" blk_line="241">&lt;Root&gt;/Data Store Memory95</a>' */</span></td></tr>
<tr name="242" id="242">
<td><a id="l242" class='ln'>242</a></td><td><a id="242c1" class="tk">real32_T</a> <a id="242c10" class="tk">DEKF_Uqh</a>;                     <span class="ct">/* '<a class="ct blk" blk_line="242">&lt;Root&gt;/Data Store Memory96</a>' */</span></td></tr>
<tr name="243" id="243">
<td><a id="l243" class='ln'>243</a></td><td><a id="243c1" class="tk">real32_T</a> <a id="243c10" class="tk">DEKF_Uq0</a>;                     <span class="ct">/* '<a class="ct blk" blk_line="243">&lt;Root&gt;/Data Store Memory97</a>' */</span></td></tr>
<tr name="244" id="244">
<td><a id="l244" class='ln'>244</a></td><td><a id="244c1" class="tk">real32_T</a> <a id="244c10" class="tk">DEKF_Phid0</a>;                   <span class="ct">/* '<a class="ct blk" blk_line="244">&lt;Root&gt;/Data Store Memory98</a>' */</span></td></tr>
<tr name="245" id="245">
<td><a id="l245" class='ln'>245</a></td><td><a id="245c1" class="tk">real32_T</a> <a id="245c10" class="tk">N_NOFILTER</a>;                   <span class="ct">/* '<a class="ct blk" blk_line="245">&lt;Root&gt;/Data Store Memory99</a>' */</span></td></tr>
<tr name="246" id="246">
<td><a id="l246" class='ln'>246</a></td><td><a id="246c1" class="tk">uint16_T</a> <a id="246c10" class="tk">STOP</a>;                         <span class="ct">/* '<a class="ct blk" blk_line="246">&lt;Root&gt;/Data Store Memory1</a>' */</span></td></tr>
<tr name="247" id="247">
<td><a id="l247" class='ln'>247</a></td><td><a id="247c1" class="tk">uint16_T</a> <a id="247c10" class="tk">ResloverA0</a>;                   <span class="ct">/* '<a class="ct blk" blk_line="247">&lt;Root&gt;/Data Store Memory10</a>' */</span></td></tr>
<tr name="248" id="248">
<td><a id="l248" class='ln'>248</a></td><td><a id="248c1" class="tk">uint16_T</a> <a id="248c10" class="tk">DEKF_FLAG</a>;                    <span class="ct">/* '<a class="ct blk" blk_line="248">&lt;Root&gt;/Data Store Memory108</a>' */</span></td></tr>
<tr name="249" id="249">
<td><a id="l249" class='ln'>249</a></td><td><a id="249c1" class="tk">uint16_T</a> <a id="249c10" class="tk">ResloverA1</a>;                   <span class="ct">/* '<a class="ct blk" blk_line="249">&lt;Root&gt;/Data Store Memory11</a>' */</span></td></tr>
<tr name="250" id="250">
<td><a id="l250" class='ln'>250</a></td><td><a id="250c1" class="tk">uint16_T</a> <a id="250c10" class="tk">ResloverSAMPLE</a>;               <span class="ct">/* '<a class="ct blk" blk_line="250">&lt;Root&gt;/Data Store Memory12</a>' */</span></td></tr>
<tr name="251" id="251">
<td><a id="l251" class='ln'>251</a></td><td><a id="251c1" class="tk">uint16_T</a> <a id="251c10" class="tk">DEKF_Clear</a>;                   <span class="ct">/* '<a class="ct blk" blk_line="251">&lt;Root&gt;/Data Store Memory120</a>' */</span></td></tr>
<tr name="252" id="252">
<td><a id="l252" class='ln'>252</a></td><td><a id="252c1" class="tk">uint16_T</a> <a id="252c10" class="tk">IGBT_Fault</a>;                   <span class="ct">/* '<a class="ct blk" blk_line="252">&lt;Root&gt;/Data Store Memory121</a>' */</span></td></tr>
<tr name="253" id="253">
<td><a id="l253" class='ln'>253</a></td><td><a id="253c1" class="tk">uint16_T</a> <a id="253c10" class="tk">REVERSE_FLAG</a>;                 <span class="ct">/* '<a class="ct blk" blk_line="253">&lt;Root&gt;/Data Store Memory122</a>' */</span></td></tr>
<tr name="254" id="254">
<td><a id="l254" class='ln'>254</a></td><td><a id="254c1" class="tk">uint16_T</a> <a id="254c10" class="tk">ResloverRESET</a>;                <span class="ct">/* '<a class="ct blk" blk_line="254">&lt;Root&gt;/Data Store Memory13</a>' */</span></td></tr>
<tr name="255" id="255">
<td><a id="l255" class='ln'>255</a></td><td><a id="255c1" class="tk">uint16_T</a> <a id="255c10" class="tk">ResloverFRQ</a>;                  <span class="ct">/* '<a class="ct blk" blk_line="255">&lt;Root&gt;/Data Store Memory15</a>' */</span></td></tr>
<tr name="256" id="256">
<td><a id="l256" class='ln'>256</a></td><td><a id="256c1" class="tk">uint16_T</a> <a id="256c10" class="tk">InitMode</a>;                     <span class="ct">/* '<a class="ct blk" blk_line="256">&lt;Root&gt;/Data Store Memory17</a>' */</span></td></tr>
<tr name="257" id="257">
<td><a id="l257" class='ln'>257</a></td><td><a id="257c1" class="tk">uint16_T</a> <a id="257c10" class="tk">ResloverRES</a>;                  <span class="ct">/* '<a class="ct blk" blk_line="257">&lt;Root&gt;/Data Store Memory19</a>' */</span></td></tr>
<tr name="258" id="258">
<td><a id="l258" class='ln'>258</a></td><td><a id="258c1" class="tk">uint16_T</a> <a id="258c10" class="tk">ChartFlag</a>;                    <span class="ct">/* '<a class="ct blk" blk_line="258">&lt;Root&gt;/Data Store Memory2</a>' */</span></td></tr>
<tr name="259" id="259">
<td><a id="l259" class='ln'>259</a></td><td><a id="259c1" class="tk">uint16_T</a> <a id="259c10" class="tk">U_AD</a>;                         <span class="ct">/* '<a class="ct blk" blk_line="259">&lt;Root&gt;/Data Store Memory3</a>' */</span></td></tr>
<tr name="260" id="260">
<td><a id="l260" class='ln'>260</a></td><td><a id="260c1" class="tk">uint16_T</a> <a id="260c10" class="tk">ResloverMid</a>;                  <span class="ct">/* '<a class="ct blk" blk_line="260">&lt;Root&gt;/Data Store Memory33</a>' */</span></td></tr>
<tr name="261" id="261">
<td><a id="l261" class='ln'>261</a></td><td><a id="261c1" class="tk">uint16_T</a> <a id="261c10" class="tk">ResloverFaultRead</a>;            <span class="ct">/* '<a class="ct blk" blk_line="261">&lt;Root&gt;/Data Store Memory37</a>' */</span></td></tr>
<tr name="262" id="262">
<td><a id="l262" class='ln'>262</a></td><td><a id="262c1" class="tk">uint16_T</a> <a id="262c10" class="tk">PROTECT</a>;                      <span class="ct">/* '<a class="ct blk" blk_line="262">&lt;Root&gt;/Data Store Memory39</a>' */</span></td></tr>
<tr name="263" id="263">
<td><a id="l263" class='ln'>263</a></td><td><a id="263c1" class="tk">uint16_T</a> <a id="263c10" class="tk">V_AD</a>;                         <span class="ct">/* '<a class="ct blk" blk_line="263">&lt;Root&gt;/Data Store Memory4</a>' */</span></td></tr>
<tr name="264" id="264">
<td><a id="l264" class='ln'>264</a></td><td><a id="264c1" class="tk">uint16_T</a> <a id="264c10" class="tk">ControlMode</a>;                  <span class="ct">/* '<a class="ct blk" blk_line="264">&lt;Root&gt;/Data Store Memory40</a>' */</span></td></tr>
<tr name="265" id="265">
<td><a id="l265" class='ln'>265</a></td><td><a id="265c1" class="tk">uint16_T</a> <a id="265c10" class="tk">FLAG_MTPA</a>;                    <span class="ct">/* '<a class="ct blk" blk_line="265">&lt;Root&gt;/Data Store Memory45</a>' */</span></td></tr>
<tr name="266" id="266">
<td><a id="l266" class='ln'>266</a></td><td><a id="266c1" class="tk">uint16_T</a> <a id="266c10" class="tk">W_AD</a>;                         <span class="ct">/* '<a class="ct blk" blk_line="266">&lt;Root&gt;/Data Store Memory5</a>' */</span></td></tr>
<tr name="267" id="267">
<td><a id="l267" class='ln'>267</a></td><td><a id="267c1" class="tk">uint16_T</a> <a id="267c10" class="tk">COMPARE_A</a>;                    <span class="ct">/* '<a class="ct blk" blk_line="267">&lt;Root&gt;/Data Store Memory60</a>' */</span></td></tr>
<tr name="268" id="268">
<td><a id="l268" class='ln'>268</a></td><td><a id="268c1" class="tk">uint16_T</a> <a id="268c10" class="tk">COMPARE_B</a>;                    <span class="ct">/* '<a class="ct blk" blk_line="268">&lt;Root&gt;/Data Store Memory61</a>' */</span></td></tr>
<tr name="269" id="269">
<td><a id="l269" class='ln'>269</a></td><td><a id="269c1" class="tk">uint16_T</a> <a id="269c10" class="tk">COMPARE_C</a>;                    <span class="ct">/* '<a class="ct blk" blk_line="269">&lt;Root&gt;/Data Store Memory62</a>' */</span></td></tr>
<tr name="270" id="270">
<td><a id="l270" class='ln'>270</a></td><td><a id="270c1" class="tk">uint16_T</a> <a id="270c10" class="tk">SPIC_Tx</a>;                      <span class="ct">/* '<a class="ct blk" blk_line="270">&lt;Root&gt;/Data Store Memory7</a>' */</span></td></tr>
<tr name="271" id="271">
<td><a id="l271" class='ln'>271</a></td><td><a id="271c1" class="tk">uint16_T</a> <a id="271c10" class="tk">SPIC_Rx</a>;                      <span class="ct">/* '<a class="ct blk" blk_line="271">&lt;Root&gt;/Data Store Memory8</a>' */</span></td></tr>
<tr name="272" id="272">
<td><a id="l272" class='ln'>272</a></td><td><a id="272c1" class="tk">uint16_T</a> <a id="272c10" class="tk">BufferFlag</a>;                   <span class="ct">/* '<a class="ct blk" blk_line="272">&lt;Root&gt;/Data Store Memory84</a>' */</span></td></tr>
<tr name="273" id="273">
<td><a id="l273" class='ln'>273</a></td><td><a id="273c1" class="tk">uint16_T</a> <a id="273c10" class="tk">FLAG_5742</a>;                    <span class="ct">/* '<a class="ct blk" blk_line="273">&lt;Root&gt;/Data Store Memory89</a>' */</span></td></tr>
<tr name="274" id="274">
<td><a id="l274" class='ln'>274</a></td><td><a id="274c1" class="tk">uint16_T</a> <a id="274c10" class="tk">ResloverWR</a>;                   <span class="ct">/* '<a class="ct blk" blk_line="274">&lt;Root&gt;/Data Store Memory9</a>' */</span></td></tr>
<tr name="275" id="275">
<td><a id="l275" class='ln'>275</a></td><td></td></tr>
<tr name="276" id="276">
<td><a id="l276" class='ln'>276</a></td><td><span class="ct">/* Exported data definition */</span></td></tr>
<tr name="277" id="277">
<td><a id="l277" class='ln'>277</a></td><td></td></tr>
<tr name="278" id="278">
<td><a id="l278" class='ln'>278</a></td><td><span class="ct">/* ifdef logic applying pragma in appropriate C file */</span></td></tr>
<tr name="279" id="279">
<td><a id="l279" class='ln'>279</a></td><td><span class="ct">/* Definition for custom storage class: CpuToCla1MsgRAM */</span></td></tr>
<tr name="280" id="280">
<td><a id="l280" class='ln'>280</a></td><td><span class="pp">#ifdef</span> <a id="280c8" class="tk">PRAGMA_FLAG_CLA_Data</a></td></tr>
<tr name="281" id="281">
<td><a id="l281" class='ln'>281</a></td><td></td></tr>
<tr name="282" id="282">
<td><a id="l282" class='ln'>282</a></td><td><span class="pp">#pragma</span> <a id="282c9" class="tk">DATA_SECTION</a> (<a id="282c23" class="tk">CLA_Data</a>, "CpuToCla1MsgRAM")</td></tr>
<tr name="283" id="283">
<td><a id="l283" class='ln'>283</a></td><td></td></tr>
<tr name="284" id="284">
<td><a id="l284" class='ln'>284</a></td><td><span class="pp">#else</span></td></tr>
<tr name="285" id="285">
<td><a id="l285" class='ln'>285</a></td><td><span class="pp">#define</span> <a id="285c9" class="tk">PRAGMA_FLAG_CLA_Data</a></td></tr>
<tr name="286" id="286">
<td><a id="l286" class='ln'>286</a></td><td><span class="pp">#endif</span></td></tr>
<tr name="287" id="287">
<td><a id="l287" class='ln'>287</a></td><td></td></tr>
<tr name="288" id="288">
<td><a id="l288" class='ln'>288</a></td><td><a id="288c1" class="tk">real32_T</a> <a id="288c10" class="tk">CLA_Data</a> = 0.0F;              <span class="ct">/* '<a class="ct blk" blk_line="288">&lt;Root&gt;/Data Store Memory18</a>' */</span></td></tr>
<tr name="289" id="289">
<td><a id="l289" class='ln'>289</a></td><td></td></tr>
<tr name="290" id="290">
<td><a id="l290" class='ln'>290</a></td><td><span class="ct">/* Block signals (default storage) */</span></td></tr>
<tr name="291" id="291">
<td><a id="l291" class='ln'>291</a></td><td><a id="291c1" class="tk">B_TEST_IPM_2_0_T</a> <a id="291c18" class="tk">TEST_IPM_2_0_B</a>;</td></tr>
<tr name="292" id="292">
<td><a id="l292" class='ln'>292</a></td><td></td></tr>
<tr name="293" id="293">
<td><a id="l293" class='ln'>293</a></td><td><span class="ct">/* Block states (default storage) */</span></td></tr>
<tr name="294" id="294">
<td><a id="l294" class='ln'>294</a></td><td><a id="294c1" class="tk">DW_TEST_IPM_2_0_T</a> <a id="294c19" class="tk">TEST_IPM_2_0_DW</a>;</td></tr>
<tr name="295" id="295">
<td><a id="l295" class='ln'>295</a></td><td></td></tr>
<tr name="296" id="296">
<td><a id="l296" class='ln'>296</a></td><td><span class="ct">/* Real-time model */</span></td></tr>
<tr name="297" id="297">
<td><a id="l297" class='ln'>297</a></td><td><a id="297c1" class="tk">RT_MODEL_TEST_IPM_2_0_T</a> <a id="297c25" class="tk">TEST_IPM_2_0_M_</a>;</td></tr>
<tr name="298" id="298">
<td><a id="l298" class='ln'>298</a></td><td><a id="298c1" class="tk">RT_MODEL_TEST_IPM_2_0_T</a> <a id="298c25" class="tk">*</a><span class="kw">const</span> <a id="298c32" class="tk">TEST_IPM_2_0_M</a> = <a id="298c49" class="tk">&amp;</a><a id="298c50" class="tk">TEST_IPM_2_0_M_</a>;</td></tr>
<tr name="299" id="299">
<td><a id="l299" class='ln'>299</a></td><td></td></tr>
<tr name="300" id="300">
<td><a id="l300" class='ln'>300</a></td><td><span class="ct">/* Forward declaration for local functions */</span></td></tr>
<tr name="301" id="301">
<td><a id="l301" class='ln'>301</a></td><td><span class="pp">#pragma</span> <a id="301c9" class="tk">CODE_SECTION</a> (<a id="301c23" class="tk">TEST_IPM_2_0_SystemCore_release</a>, "ramfuncs")</td></tr>
<tr name="302" id="302">
<td><a id="l302" class='ln'>302</a></td><td></td></tr>
<tr name="303" id="303">
<td><a id="l303" class='ln'>303</a></td><td><span class="kw">static</span> <span class="kw">void</span> <a id="303c13" class="tk">TEST_IPM_2_0_SystemCore_release</a>(<span class="kw">const</span></td></tr>
<tr name="304" id="304">
<td><a id="l304" class='ln'>304</a></td><td>  <a id="304c3" class="tk">codertarget_tic2000_blocks_SP_T</a> <a id="304c35" class="tk">*</a><a id="304c36" class="tk">obj</a>);</td></tr>
<tr name="305" id="305">
<td><a id="l305" class='ln'>305</a></td><td></td></tr>
<tr name="306" id="306">
<td><a id="l306" class='ln'>306</a></td><td><span class="pp">#pragma</span> <a id="306c9" class="tk">CODE_SECTION</a> (<a id="306c23" class="tk">TEST_IPM_2_0_SystemCore_delete</a>, "ramfuncs")</td></tr>
<tr name="307" id="307">
<td><a id="l307" class='ln'>307</a></td><td></td></tr>
<tr name="308" id="308">
<td><a id="l308" class='ln'>308</a></td><td><span class="kw">static</span> <span class="kw">void</span> <a id="308c13" class="tk">TEST_IPM_2_0_SystemCore_delete</a>(<span class="kw">const</span> <a id="308c50" class="tk">codertarget_tic2000_blocks_SP_T</a></td></tr>
<tr name="309" id="309">
<td><a id="l309" class='ln'>309</a></td><td>  <a id="309c3" class="tk">*</a><a id="309c4" class="tk">obj</a>);</td></tr>
<tr name="310" id="310">
<td><a id="l310" class='ln'>310</a></td><td></td></tr>
<tr name="311" id="311">
<td><a id="l311" class='ln'>311</a></td><td><span class="pp">#pragma</span> <a id="311c9" class="tk">CODE_SECTION</a> (<a id="311c23" class="tk">matlabCodegenHandle_matlabCodeg</a>, "ramfuncs")</td></tr>
<tr name="312" id="312">
<td><a id="l312" class='ln'>312</a></td><td></td></tr>
<tr name="313" id="313">
<td><a id="l313" class='ln'>313</a></td><td><span class="kw">static</span> <span class="kw">void</span> <a id="313c13" class="tk">matlabCodegenHandle_matlabCodeg</a>(<a id="313c45" class="tk">codertarget_tic2000_blocks_SP_T</a> <a id="313c77" class="tk">*</a><a id="313c78" class="tk">obj</a>);</td></tr>
<tr name="314" id="314">
<td><a id="l314" class='ln'>314</a></td><td></td></tr>
<tr name="315" id="315">
<td><a id="l315" class='ln'>315</a></td><td><span class="ct">/* Forward declaration for local functions */</span></td></tr>
<tr name="316" id="316">
<td><a id="l316" class='ln'>316</a></td><td><span class="pp">#pragma</span> <a id="316c9" class="tk">CODE_SECTION</a> (<a id="316c23" class="tk">TEST_IPM_2_SystemCore_release_m</a>, "ramfuncs")</td></tr>
<tr name="317" id="317">
<td><a id="l317" class='ln'>317</a></td><td></td></tr>
<tr name="318" id="318">
<td><a id="l318" class='ln'>318</a></td><td><span class="kw">static</span> <span class="kw">void</span> <a id="318c13" class="tk">TEST_IPM_2_SystemCore_release_m</a>(<span class="kw">const</span></td></tr>
<tr name="319" id="319">
<td><a id="l319" class='ln'>319</a></td><td>  <a id="319c3" class="tk">codertarget_tic2000_blocks_SP_T</a> <a id="319c35" class="tk">*</a><a id="319c36" class="tk">obj</a>);</td></tr>
<tr name="320" id="320">
<td><a id="l320" class='ln'>320</a></td><td></td></tr>
<tr name="321" id="321">
<td><a id="l321" class='ln'>321</a></td><td><span class="pp">#pragma</span> <a id="321c9" class="tk">CODE_SECTION</a> (<a id="321c23" class="tk">TEST_IPM_2__SystemCore_delete_a</a>, "ramfuncs")</td></tr>
<tr name="322" id="322">
<td><a id="l322" class='ln'>322</a></td><td></td></tr>
<tr name="323" id="323">
<td><a id="l323" class='ln'>323</a></td><td><span class="kw">static</span> <span class="kw">void</span> <a id="323c13" class="tk">TEST_IPM_2__SystemCore_delete_a</a>(<span class="kw">const</span></td></tr>
<tr name="324" id="324">
<td><a id="l324" class='ln'>324</a></td><td>  <a id="324c3" class="tk">codertarget_tic2000_blocks_SP_T</a> <a id="324c35" class="tk">*</a><a id="324c36" class="tk">obj</a>);</td></tr>
<tr name="325" id="325">
<td><a id="l325" class='ln'>325</a></td><td></td></tr>
<tr name="326" id="326">
<td><a id="l326" class='ln'>326</a></td><td><span class="pp">#pragma</span> <a id="326c9" class="tk">CODE_SECTION</a> (<a id="326c23" class="tk">matlabCodegenHandle_matlabCod_g</a>, "ramfuncs")</td></tr>
<tr name="327" id="327">
<td><a id="l327" class='ln'>327</a></td><td></td></tr>
<tr name="328" id="328">
<td><a id="l328" class='ln'>328</a></td><td><span class="kw">static</span> <span class="kw">void</span> <a id="328c13" class="tk">matlabCodegenHandle_matlabCod_g</a>(<a id="328c45" class="tk">codertarget_tic2000_blocks_SP_T</a> <a id="328c77" class="tk">*</a><a id="328c78" class="tk">obj</a>);</td></tr>
<tr name="329" id="329">
<td><a id="l329" class='ln'>329</a></td><td></td></tr>
<tr name="330" id="330">
<td><a id="l330" class='ln'>330</a></td><td><span class="ct">/* Forward declaration for local functions */</span></td></tr>
<tr name="331" id="331">
<td><a id="l331" class='ln'>331</a></td><td><span class="pp">#pragma</span> <a id="331c9" class="tk">CODE_SECTION</a> (<a id="331c23" class="tk">TEST_IPM_2_0_mod</a>, "ramfuncs")</td></tr>
<tr name="332" id="332">
<td><a id="l332" class='ln'>332</a></td><td></td></tr>
<tr name="333" id="333">
<td><a id="l333" class='ln'>333</a></td><td><span class="kw">static</span> <a id="333c8" class="tk">real32_T</a> <a id="333c17" class="tk">TEST_IPM_2_0_mod</a>(<a id="333c34" class="tk">real32_T</a> <a id="333c43" class="tk">x</a>);</td></tr>
<tr name="334" id="334">
<td><a id="l334" class='ln'>334</a></td><td></td></tr>
<tr name="335" id="335">
<td><a id="l335" class='ln'>335</a></td><td><span class="pp">#pragma</span> <a id="335c9" class="tk">CODE_SECTION</a> (<a id="335c23" class="tk">TEST_IPM_2_SystemCore_release_a</a>, "ramfuncs")</td></tr>
<tr name="336" id="336">
<td><a id="l336" class='ln'>336</a></td><td></td></tr>
<tr name="337" id="337">
<td><a id="l337" class='ln'>337</a></td><td><span class="kw">static</span> <span class="kw">void</span> <a id="337c13" class="tk">TEST_IPM_2_SystemCore_release_a</a>(<span class="kw">const</span></td></tr>
<tr name="338" id="338">
<td><a id="l338" class='ln'>338</a></td><td>  <a id="338c3" class="tk">codertarget_tic2000_blocks_SP_T</a> <a id="338c35" class="tk">*</a><a id="338c36" class="tk">obj</a>);</td></tr>
<tr name="339" id="339">
<td><a id="l339" class='ln'>339</a></td><td></td></tr>
<tr name="340" id="340">
<td><a id="l340" class='ln'>340</a></td><td><span class="pp">#pragma</span> <a id="340c9" class="tk">CODE_SECTION</a> (<a id="340c23" class="tk">TEST_IPM_2__SystemCore_delete_g</a>, "ramfuncs")</td></tr>
<tr name="341" id="341">
<td><a id="l341" class='ln'>341</a></td><td></td></tr>
<tr name="342" id="342">
<td><a id="l342" class='ln'>342</a></td><td><span class="kw">static</span> <span class="kw">void</span> <a id="342c13" class="tk">TEST_IPM_2__SystemCore_delete_g</a>(<span class="kw">const</span></td></tr>
<tr name="343" id="343">
<td><a id="l343" class='ln'>343</a></td><td>  <a id="343c3" class="tk">codertarget_tic2000_blocks_SP_T</a> <a id="343c35" class="tk">*</a><a id="343c36" class="tk">obj</a>);</td></tr>
<tr name="344" id="344">
<td><a id="l344" class='ln'>344</a></td><td></td></tr>
<tr name="345" id="345">
<td><a id="l345" class='ln'>345</a></td><td><span class="pp">#pragma</span> <a id="345c9" class="tk">CODE_SECTION</a> (<a id="345c23" class="tk">matlabCodegenHandle_matlabCod_d</a>, "ramfuncs")</td></tr>
<tr name="346" id="346">
<td><a id="l346" class='ln'>346</a></td><td></td></tr>
<tr name="347" id="347">
<td><a id="l347" class='ln'>347</a></td><td><span class="kw">static</span> <span class="kw">void</span> <a id="347c13" class="tk">matlabCodegenHandle_matlabCod_d</a>(<a id="347c45" class="tk">codertarget_tic2000_blocks_SP_T</a> <a id="347c77" class="tk">*</a><a id="347c78" class="tk">obj</a>);</td></tr>
<tr name="348" id="348">
<td><a id="l348" class='ln'>348</a></td><td></td></tr>
<tr name="349" id="349">
<td><a id="l349" class='ln'>349</a></td><td><span class="ct">/* Forward declaration for local functions */</span></td></tr>
<tr name="350" id="350">
<td><a id="l350" class='ln'>350</a></td><td><span class="pp">#pragma</span> <a id="350c9" class="tk">CODE_SECTION</a> (<a id="350c23" class="tk">TEST_IPM_2_0_init</a>, "ramfuncs")</td></tr>
<tr name="351" id="351">
<td><a id="l351" class='ln'>351</a></td><td></td></tr>
<tr name="352" id="352">
<td><a id="l352" class='ln'>352</a></td><td><span class="kw">static</span> <span class="kw">void</span> <a id="352c13" class="tk">TEST_IPM_2_0_init</a>(<span class="kw">void</span>);</td></tr>
<tr name="353" id="353">
<td><a id="l353" class='ln'>353</a></td><td></td></tr>
<tr name="354" id="354">
<td><a id="l354" class='ln'>354</a></td><td><span class="pp">#pragma</span> <a id="354c9" class="tk">CODE_SECTION</a> (<a id="354c23" class="tk">TEST_IPM_2_0_get_mta0</a>, "ramfuncs")</td></tr>
<tr name="355" id="355">
<td><a id="l355" class='ln'>355</a></td><td></td></tr>
<tr name="356" id="356">
<td><a id="l356" class='ln'>356</a></td><td><span class="kw">static</span> <span class="kw">void</span> <a id="356c13" class="tk">TEST_IPM_2_0_get_mta0</a>(<a id="356c35" class="tk">uint16_T</a> <a id="356c44" class="tk">first_byte</a>);</td></tr>
<tr name="357" id="357">
<td><a id="l357" class='ln'>357</a></td><td></td></tr>
<tr name="358" id="358">
<td><a id="l358" class='ln'>358</a></td><td><span class="pp">#pragma</span> <a id="358c9" class="tk">CODE_SECTION</a> (<a id="358c23" class="tk">TEST_IPM_2_0_tx_dto</a>, "ramfuncs")</td></tr>
<tr name="359" id="359">
<td><a id="l359" class='ln'>359</a></td><td></td></tr>
<tr name="360" id="360">
<td><a id="l360" class='ln'>360</a></td><td><span class="kw">static</span> <span class="kw">void</span> <a id="360c13" class="tk">TEST_IPM_2_0_tx_dto</a>(<a id="360c33" class="tk">uint16_T</a> <a id="360c42" class="tk">tx_comm_type</a>);</td></tr>
<tr name="361" id="361">
<td><a id="l361" class='ln'>361</a></td><td></td></tr>
<tr name="362" id="362">
<td><a id="l362" class='ln'>362</a></td><td><span class="pp">#pragma</span> <a id="362c9" class="tk">CODE_SECTION</a> (<a id="362c23" class="tk">TEST_IPM_2_0_unhandled_command</a>, "ramfuncs")</td></tr>
<tr name="363" id="363">
<td><a id="l363" class='ln'>363</a></td><td></td></tr>
<tr name="364" id="364">
<td><a id="l364" class='ln'>364</a></td><td><span class="kw">static</span> <span class="kw">void</span> <a id="364c13" class="tk">TEST_IPM_2_0_unhandled_command</a>(<span class="kw">void</span>);</td></tr>
<tr name="365" id="365">
<td><a id="l365" class='ln'>365</a></td><td></td></tr>
<tr name="366" id="366">
<td><a id="l366" class='ln'>366</a></td><td><span class="pp">#pragma</span> <a id="366c9" class="tk">CODE_SECTION</a> (<a id="366c23" class="tk">TEST_IPM_2_0_write_daq</a>, "ramfuncs")</td></tr>
<tr name="367" id="367">
<td><a id="l367" class='ln'>367</a></td><td></td></tr>
<tr name="368" id="368">
<td><a id="l368" class='ln'>368</a></td><td><span class="kw">static</span> <span class="kw">void</span> <a id="368c13" class="tk">TEST_IPM_2_0_write_daq</a>(<span class="kw">void</span>);</td></tr>
<tr name="369" id="369">
<td><a id="l369" class='ln'>369</a></td><td></td></tr>
<tr name="370" id="370">
<td><a id="l370" class='ln'>370</a></td><td><span class="pp">#pragma</span> <a id="370c9" class="tk">CODE_SECTION</a> (<a id="370c23" class="tk">TEST_IPM_2_0_set_mta</a>, "ramfuncs")</td></tr>
<tr name="371" id="371">
<td><a id="l371" class='ln'>371</a></td><td></td></tr>
<tr name="372" id="372">
<td><a id="l372" class='ln'>372</a></td><td><span class="kw">static</span> <span class="kw">void</span> <a id="372c13" class="tk">TEST_IPM_2_0_set_mta</a>(<span class="kw">void</span>);</td></tr>
<tr name="373" id="373">
<td><a id="l373" class='ln'>373</a></td><td><span class="kw">static</span> <span class="kw">void</span> <a id="373c13" class="tk">rate_scheduler</a>(<span class="kw">void</span>);</td></tr>
<tr name="374" id="374">
<td><a id="l374" class='ln'>374</a></td><td><a id="374c1" class="tk">uint16_T</a> <a id="374c10" class="tk">MW_adcBInitFlag</a> = 0;</td></tr>
<tr name="375" id="375">
<td><a id="l375" class='ln'>375</a></td><td><a id="375c1" class="tk">uint16_T</a> <a id="375c10" class="tk">MW_adcAInitFlag</a> = 0;</td></tr>
<tr name="376" id="376">
<td><a id="l376" class='ln'>376</a></td><td></td></tr>
<tr name="377" id="377">
<td><a id="l377" class='ln'>377</a></td><td><span class="ct">/* S-Function Block: &lt;S9&gt;/Function Definition */</span></td></tr>
<tr name="378" id="378">
<td><a id="l378" class='ln'>378</a></td><td><span class="kw">void</span> <a id="378c6" class="tk">exported_ccp_daq_trigger</a>(<a id="378c31" class="tk">uint8_T</a> <a id="378c39" class="tk">*</a> <a id="378c41" class="tk">msg_pointer</a>)</td></tr>
<tr name="379" id="379">
<td><a id="l379" class='ln'>379</a></td><td><span class="br">{</span></td></tr>
<tr name="380" id="380">
<td><a id="l380" class='ln'>380</a></td><td>  <span class="ct">/* Output and update for function-call system: '<a class="ct blk" blk_line="380">&lt;S9&gt;/Send DAQ Message</a>' */</span></td></tr>
<tr name="381" id="381">
<td><a id="l381" class='ln'>381</a></td><td></td></tr>
<tr name="382" id="382">
<td><a id="l382" class='ln'>382</a></td><td>  <span class="ct">/* S-Function (sfun_get_expr): '<a class="ct blk" blk_line="382">&lt;S11&gt;/Input Driver</a>' */</span></td></tr>
<tr name="383" id="383">
<td><a id="l383" class='ln'>383</a></td><td>  <span class="br">{</span></td></tr>
<tr name="384" id="384">
<td><a id="l384" class='ln'>384</a></td><td>    <a id="384c5" class="tk">int_T</a> <a id="384c11" class="tk">i1</a>;</td></tr>
<tr name="385" id="385">
<td><a id="l385" class='ln'>385</a></td><td>    <a id="385c5" class="tk">uint8_T</a> <a id="385c13" class="tk">*</a><a id="385c14" class="tk">y0</a> = <a id="385c19" class="tk">&amp;</a><a id="385c20" class="tk">TEST_IPM_2_0_B</a>.<a id="385c35" class="tk">InputDriver</a>[0];</td></tr>
<tr name="386" id="386">
<td><a id="l386" class='ln'>386</a></td><td>    <span class="kw">for</span> (<a id="386c10" class="tk">i1</a>=0; <a id="386c16" class="tk">i1</a> <a id="386c19" class="tk">&lt;</a> 8; <a id="386c24" class="tk">i1</a><a id="386c26" class="tk">++</a>) <span class="br">{</span></td></tr>
<tr name="387" id="387">
<td><a id="l387" class='ln'>387</a></td><td>      <a id="387c7" class="tk">y0</a>[<a id="387c10" class="tk">i1</a>] = (<a id="387c17" class="tk">msg_pointer</a>[<a id="387c29" class="tk">i1</a>]);</td></tr>
<tr name="388" id="388">
<td><a id="l388" class='ln'>388</a></td><td>    <span class="br">}</span></td></tr>
<tr name="389" id="389">
<td><a id="l389" class='ln'>389</a></td><td>  <span class="br">}</span></td></tr>
<tr name="390" id="390">
<td><a id="l390" class='ln'>390</a></td><td></td></tr>
<tr name="391" id="391">
<td><a id="l391" class='ln'>391</a></td><td>  <span class="ct">/* S-Function (c280xcanxmt): '<a class="ct blk" blk_line="391">&lt;S11&gt;/eCAN Transmit</a>' */</span></td></tr>
<tr name="392" id="392">
<td><a id="l392" class='ln'>392</a></td><td>  <span class="br">{</span></td></tr>
<tr name="393" id="393">
<td><a id="l393" class='ln'>393</a></td><td>    <a id="393c5" class="tk">tCANMsgObject</a> <a id="393c19" class="tk">sTXCANMessage</a>;</td></tr>
<tr name="394" id="394">
<td><a id="l394" class='ln'>394</a></td><td>    <span class="kw">unsigned</span> <span class="kw">char</span> <a id="394c19" class="tk">ucTXMsgData</a>[8];</td></tr>
<tr name="395" id="395">
<td><a id="l395" class='ln'>395</a></td><td>    <a id="395c5" class="tk">ucTXMsgData</a>[0] = (<a id="395c23" class="tk">TEST_IPM_2_0_B</a>.<a id="395c38" class="tk">InputDriver</a>[0]);</td></tr>
<tr name="396" id="396">
<td><a id="l396" class='ln'>396</a></td><td>    <a id="396c5" class="tk">ucTXMsgData</a>[1] = (<a id="396c23" class="tk">TEST_IPM_2_0_B</a>.<a id="396c38" class="tk">InputDriver</a>[1]);</td></tr>
<tr name="397" id="397">
<td><a id="l397" class='ln'>397</a></td><td>    <a id="397c5" class="tk">ucTXMsgData</a>[2] = (<a id="397c23" class="tk">TEST_IPM_2_0_B</a>.<a id="397c38" class="tk">InputDriver</a>[2]);</td></tr>
<tr name="398" id="398">
<td><a id="l398" class='ln'>398</a></td><td>    <a id="398c5" class="tk">ucTXMsgData</a>[3] = (<a id="398c23" class="tk">TEST_IPM_2_0_B</a>.<a id="398c38" class="tk">InputDriver</a>[3]);</td></tr>
<tr name="399" id="399">
<td><a id="l399" class='ln'>399</a></td><td>    <a id="399c5" class="tk">ucTXMsgData</a>[4] = (<a id="399c23" class="tk">TEST_IPM_2_0_B</a>.<a id="399c38" class="tk">InputDriver</a>[4]);</td></tr>
<tr name="400" id="400">
<td><a id="l400" class='ln'>400</a></td><td>    <a id="400c5" class="tk">ucTXMsgData</a>[5] = (<a id="400c23" class="tk">TEST_IPM_2_0_B</a>.<a id="400c38" class="tk">InputDriver</a>[5]);</td></tr>
<tr name="401" id="401">
<td><a id="l401" class='ln'>401</a></td><td>    <a id="401c5" class="tk">ucTXMsgData</a>[6] = (<a id="401c23" class="tk">TEST_IPM_2_0_B</a>.<a id="401c38" class="tk">InputDriver</a>[6]);</td></tr>
<tr name="402" id="402">
<td><a id="l402" class='ln'>402</a></td><td>    <a id="402c5" class="tk">ucTXMsgData</a>[7] = (<a id="402c23" class="tk">TEST_IPM_2_0_B</a>.<a id="402c38" class="tk">InputDriver</a>[7]);</td></tr>
<tr name="403" id="403">
<td><a id="l403" class='ln'>403</a></td><td>    <a id="403c5" class="tk">sTXCANMessage</a>.<a id="403c19" class="tk">ui32MsgIDMask</a> = 0;   <span class="ct">// no mask needed for TX</span></td></tr>
<tr name="404" id="404">
<td><a id="l404" class='ln'>404</a></td><td>    <a id="404c5" class="tk">sTXCANMessage</a>.<a id="404c19" class="tk">ui32MsgLen</a> = 8;      <span class="ct">// size of message</span></td></tr>
<tr name="405" id="405">
<td><a id="l405" class='ln'>405</a></td><td>    <a id="405c5" class="tk">sTXCANMessage</a>.<a id="405c19" class="tk">ui32MsgID</a> = 1787;    <span class="ct">// CAN message ID - use 1</span></td></tr>
<tr name="406" id="406">
<td><a id="l406" class='ln'>406</a></td><td>    <a id="406c5" class="tk">sTXCANMessage</a>.<a id="406c19" class="tk">pucMsgData</a> = <a id="406c32" class="tk">ucTXMsgData</a>;<span class="ct">// ptr to message content</span></td></tr>
<tr name="407" id="407">
<td><a id="l407" class='ln'>407</a></td><td>    <a id="407c5" class="tk">sTXCANMessage</a>.<a id="407c19" class="tk">ui32Flags</a> = <a id="407c31" class="tk">MSG_OBJ_NO_FLAGS</a>;</td></tr>
<tr name="408" id="408">
<td><a id="l408" class='ln'>408</a></td><td>    <span class="kw">while</span> ((<a id="408c13" class="tk">HWREG</a>(<a id="408c19" class="tk">CANA_BASE</a> <a id="408c29" class="tk">+</a> <a id="408c31" class="tk">CAN_O_TXRQ_21</a>) <a id="408c46" class="tk">&amp;</a> (2)) <a id="408c53" class="tk">!=</a> 0) <span class="br">{</span></td></tr>
<tr name="409" id="409">
<td><a id="l409" class='ln'>409</a></td><td>    <span class="br">}</span>                                  <span class="ct">/* check eCAN Transmit Request pending*/</span></td></tr>
<tr name="410" id="410">
<td><a id="l410" class='ln'>410</a></td><td></td></tr>
<tr name="411" id="411">
<td><a id="l411" class='ln'>411</a></td><td>    <a id="411c5" class="tk">CANMessageSet</a>(<a id="411c19" class="tk">CANA_BASE</a>, 2, <a id="411c33" class="tk">&amp;</a><a id="411c34" class="tk">sTXCANMessage</a>, <a id="411c49" class="tk">MSG_OBJ_TYPE_TX</a>);</td></tr>
<tr name="412" id="412">
<td><a id="l412" class='ln'>412</a></td><td>  <span class="br">}</span></td></tr>
<tr name="413" id="413">
<td><a id="l413" class='ln'>413</a></td><td><span class="br">}</span></td></tr>
<tr name="414" id="414">
<td><a id="l414" class='ln'>414</a></td><td></td></tr>
<tr name="415" id="415">
<td><a id="l415" class='ln'>415</a></td><td><span class="ct">/* Hardware Interrupt Block: '<a class="ct blk" blk_line="415">&lt;Root&gt;/C28x Hardware Interrupt</a>' */</span></td></tr>
<tr name="416" id="416">
<td><a id="l416" class='ln'>416</a></td><td><span class="kw">void</span> <a id="416c6" class="tk">isr_int1pie2_task_fcn</a>(<span class="kw">void</span>)</td></tr>
<tr name="417" id="417">
<td><a id="l417" class='ln'>417</a></td><td><span class="br">{</span></td></tr>
<tr name="418" id="418">
<td><a id="l418" class='ln'>418</a></td><td>  <span class="ct">/* Call the system: &lt;Root&gt;/INT */</span></td></tr>
<tr name="419" id="419">
<td><a id="l419" class='ln'>419</a></td><td>  <span class="br">{</span></td></tr>
<tr name="420" id="420">
<td><a id="l420" class='ln'>420</a></td><td>    <span class="ct">/* S-Function (c28xisr_c2000): '<a class="ct blk" blk_line="420">&lt;Root&gt;/C28x Hardware Interrupt</a>' */</span></td></tr>
<tr name="421" id="421">
<td><a id="l421" class='ln'>421</a></td><td></td></tr>
<tr name="422" id="422">
<td><a id="l422" class='ln'>422</a></td><td>    <span class="ct">/* Output and update for function-call system: '<a class="ct blk" blk_line="422">&lt;Root&gt;/INT</a>' */</span></td></tr>
<tr name="423" id="423">
<td><a id="l423" class='ln'>423</a></td><td>    <span class="br">{</span></td></tr>
<tr name="424" id="424">
<td><a id="l424" class='ln'>424</a></td><td>      <span class="ct">/* local block i/o variables */</span></td></tr>
<tr name="425" id="425">
<td><a id="l425" class='ln'>425</a></td><td>      <a id="425c7" class="tk">uint16_T</a> <a id="425c16" class="tk">rtb_Add1_p</a>;</td></tr>
<tr name="426" id="426">
<td><a id="l426" class='ln'>426</a></td><td>      <a id="426c7" class="tk">uint16_T</a> <a id="426c16" class="tk">rtb_Add2_n</a>;</td></tr>
<tr name="427" id="427">
<td><a id="l427" class='ln'>427</a></td><td>      <a id="427c7" class="tk">uint16_T</a> <a id="427c16" class="tk">rtb_Add3_n</a>;</td></tr>
<tr name="428" id="428">
<td><a id="l428" class='ln'>428</a></td><td>      <a id="428c7" class="tk">uint16_T</a> <a id="428c16" class="tk">rtb_Add1_mk</a>;</td></tr>
<tr name="429" id="429">
<td><a id="l429" class='ln'>429</a></td><td>      <a id="429c7" class="tk">int16_T</a> <a id="429c15" class="tk">superStepCount</a>;</td></tr>
<tr name="430" id="430">
<td><a id="l430" class='ln'>430</a></td><td>      <a id="430c7" class="tk">boolean_T</a> <a id="430c17" class="tk">isStable</a>;</td></tr>
<tr name="431" id="431">
<td><a id="l431" class='ln'>431</a></td><td>      <a id="431c7" class="tk">uint16_T</a> <a id="431c16" class="tk">status</a>;</td></tr>
<tr name="432" id="432">
<td><a id="l432" class='ln'>432</a></td><td>      <a id="432c7" class="tk">MW_SPI_Mode_type</a> <a id="432c24" class="tk">ClockModeValue</a>;</td></tr>
<tr name="433" id="433">
<td><a id="l433" class='ln'>433</a></td><td>      <a id="433c7" class="tk">MW_SPI_FirstBitTransfer_Type</a> <a id="433c36" class="tk">MsbFirstTransferLoc</a>;</td></tr>
<tr name="434" id="434">
<td><a id="l434" class='ln'>434</a></td><td>      <a id="434c7" class="tk">int16_T</a> <a id="434c15" class="tk">VecSector</a>;</td></tr>
<tr name="435" id="435">
<td><a id="l435" class='ln'>435</a></td><td>      <a id="435c7" class="tk">real32_T</a> <a id="435c16" class="tk">rtb_Add8</a>;</td></tr>
<tr name="436" id="436">
<td><a id="l436" class='ln'>436</a></td><td>      <a id="436c7" class="tk">real32_T</a> <a id="436c16" class="tk">rtb_Add7</a>;</td></tr>
<tr name="437" id="437">
<td><a id="l437" class='ln'>437</a></td><td>      <a id="437c7" class="tk">real32_T</a> <a id="437c16" class="tk">rtb_Gain3_o</a>;</td></tr>
<tr name="438" id="438">
<td><a id="l438" class='ln'>438</a></td><td>      <a id="438c7" class="tk">real32_T</a> <a id="438c16" class="tk">rtb_Sum3_l</a>;</td></tr>
<tr name="439" id="439">
<td><a id="l439" class='ln'>439</a></td><td>      <a id="439c7" class="tk">real32_T</a> <a id="439c16" class="tk">rtb_Sin</a>;</td></tr>
<tr name="440" id="440">
<td><a id="l440" class='ln'>440</a></td><td>      <a id="440c7" class="tk">real32_T</a> <a id="440c16" class="tk">rtb_Sin1</a>;</td></tr>
<tr name="441" id="441">
<td><a id="l441" class='ln'>441</a></td><td>      <a id="441c7" class="tk">real32_T</a> <a id="441c16" class="tk">rtb_Gain3_h</a>;</td></tr>
<tr name="442" id="442">
<td><a id="l442" class='ln'>442</a></td><td>      <a id="442c7" class="tk">real32_T</a> <a id="442c16" class="tk">rtb_Add4</a>;</td></tr>
<tr name="443" id="443">
<td><a id="l443" class='ln'>443</a></td><td>      <a id="443c7" class="tk">real32_T</a> <a id="443c16" class="tk">rtb_Add2_k</a>;</td></tr>
<tr name="444" id="444">
<td><a id="l444" class='ln'>444</a></td><td>      <a id="444c7" class="tk">real32_T</a> <a id="444c16" class="tk">rtb_Product_i</a>;</td></tr>
<tr name="445" id="445">
<td><a id="l445" class='ln'>445</a></td><td>      <a id="445c7" class="tk">real32_T</a> <a id="445c16" class="tk">rtb_Gain_l</a>;</td></tr>
<tr name="446" id="446">
<td><a id="l446" class='ln'>446</a></td><td>      <a id="446c7" class="tk">real32_T</a> <a id="446c16" class="tk">rtb_Gain2_p</a>;</td></tr>
<tr name="447" id="447">
<td><a id="l447" class='ln'>447</a></td><td>      <a id="447c7" class="tk">real32_T</a> <a id="447c16" class="tk">rtb_Divide_idx_0</a>;</td></tr>
<tr name="448" id="448">
<td><a id="l448" class='ln'>448</a></td><td>      <a id="448c7" class="tk">real32_T</a> <a id="448c16" class="tk">rtb_Divide_idx_1</a>;</td></tr>
<tr name="449" id="449">
<td><a id="l449" class='ln'>449</a></td><td>      <a id="449c7" class="tk">real32_T</a> <a id="449c16" class="tk">g2_idx_2</a>;</td></tr>
<tr name="450" id="450">
<td><a id="l450" class='ln'>450</a></td><td></td></tr>
<tr name="451" id="451">
<td><a id="l451" class='ln'>451</a></td><td>      <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="451">&lt;S3&gt;/Data Store Write</a>' incorporates:</span></td></tr>
<tr name="452" id="452">
<td><a id="l452" class='ln'>452</a></td><td><span class="ct">       *  Constant: '<a class="ct blk" blk_line="452">&lt;S3&gt;/Constant</a>'</span></td></tr>
<tr name="453" id="453">
<td><a id="l453" class='ln'>453</a></td><td><span class="ct">       */</span></td></tr>
<tr name="454" id="454">
<td><a id="l454" class='ln'>454</a></td><td>      <a id="454c7" class="tk">ChartFlag</a> = 0U;</td></tr>
<tr name="455" id="455">
<td><a id="l455" class='ln'>455</a></td><td></td></tr>
<tr name="456" id="456">
<td><a id="l456" class='ln'>456</a></td><td>      <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="456">&lt;S3&gt;/Data Store Write1</a>' incorporates:</span></td></tr>
<tr name="457" id="457">
<td><a id="l457" class='ln'>457</a></td><td><span class="ct">       *  Constant: '<a class="ct blk" blk_line="457">&lt;S3&gt;/Constant</a>'</span></td></tr>
<tr name="458" id="458">
<td><a id="l458" class='ln'>458</a></td><td><span class="ct">       */</span></td></tr>
<tr name="459" id="459">
<td><a id="l459" class='ln'>459</a></td><td>      <a id="459c7" class="tk">FLAG_5742</a> = 0U;</td></tr>
<tr name="460" id="460">
<td><a id="l460" class='ln'>460</a></td><td></td></tr>
<tr name="461" id="461">
<td><a id="l461" class='ln'>461</a></td><td>      <span class="ct">/* Chart: '<a class="ct blk" blk_line="461">&lt;S3&gt;/Chart</a>' */</span></td></tr>
<tr name="462" id="462">
<td><a id="l462" class='ln'>462</a></td><td>      <a id="462c7" class="tk">superStepCount</a> = 0;</td></tr>
<tr name="463" id="463">
<td><a id="l463" class='ln'>463</a></td><td>      <span class="kw">do</span> <span class="br">{</span></td></tr>
<tr name="464" id="464">
<td><a id="l464" class='ln'>464</a></td><td>        <a id="464c9" class="tk">isStable</a> = true;</td></tr>
<tr name="465" id="465">
<td><a id="l465" class='ln'>465</a></td><td>        <span class="kw">if</span> (<a id="465c13" class="tk">TEST_IPM_2_0_DW</a>.<a id="465c29" class="tk">is_active_c3_TEST_IPM_2_0</a> <a id="465c55" class="tk">==</a> 0U) <span class="br">{</span></td></tr>
<tr name="466" id="466">
<td><a id="l466" class='ln'>466</a></td><td>          <a id="466c11" class="tk">TEST_IPM_2_0_DW</a>.<a id="466c27" class="tk">is_active_c3_TEST_IPM_2_0</a> = 1U;</td></tr>
<tr name="467" id="467">
<td><a id="l467" class='ln'>467</a></td><td>          <a id="467c11" class="tk">isStable</a> = false;</td></tr>
<tr name="468" id="468">
<td><a id="l468" class='ln'>468</a></td><td>          <a id="468c11" class="tk">TEST_IPM_2_0_DW</a>.<a id="468c27" class="tk">is_c3_TEST_IPM_2_0</a> = <a id="468c48" class="tk">TEST_IPM_2_0_IN_Empty_o</a>;</td></tr>
<tr name="469" id="469">
<td><a id="l469" class='ln'>469</a></td><td>        <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="470" id="470">
<td><a id="l470" class='ln'>470</a></td><td>          <span class="kw">switch</span> (<a id="470c19" class="tk">TEST_IPM_2_0_DW</a>.<a id="470c35" class="tk">is_c3_TEST_IPM_2_0</a>) <span class="br">{</span></td></tr>
<tr name="471" id="471">
<td><a id="l471" class='ln'>471</a></td><td>           <span class="kw">case</span> <a id="471c17" class="tk">TEST_IPM_2_0_IN_AD2S1210</a><a id="471c41" class="tk">:</a></td></tr>
<tr name="472" id="472">
<td><a id="l472" class='ln'>472</a></td><td>            <a id="472c13" class="tk">isStable</a> = false;</td></tr>
<tr name="473" id="473">
<td><a id="l473" class='ln'>473</a></td><td>            <a id="473c13" class="tk">TEST_IPM_2_0_DW</a>.<a id="473c29" class="tk">is_c3_TEST_IPM_2_0</a> = <a id="473c50" class="tk">TEST_IPM_2_0_IN_MOTORCONTROL</a>;</td></tr>
<tr name="474" id="474">
<td><a id="l474" class='ln'>474</a></td><td>            <a id="474c13" class="tk">TEST_IPM_2_0_MATLABFunction3</a>(<a id="474c42" class="tk">U_Current</a>, <a id="474c53" class="tk">K</a>, <a id="474c56" class="tk">Udelta</a>, <a id="474c64" class="tk">&amp;</a><a id="474c65" class="tk">rtb_Sin</a>);</td></tr>
<tr name="475" id="475">
<td><a id="l475" class='ln'>475</a></td><td>            <a id="475c13" class="tk">TEST_IPM_2_0_MATLABFunction3</a>(<a id="475c42" class="tk">V_Current</a>, <a id="475c53" class="tk">K</a>, <a id="475c56" class="tk">Udelta</a>, <a id="475c64" class="tk">&amp;</a><a id="475c65" class="tk">rtb_Gain3_h</a>);</td></tr>
<tr name="476" id="476">
<td><a id="l476" class='ln'>476</a></td><td>            <a id="476c13" class="tk">TEST_IPM_2_0_MATLABFunction3</a>(<a id="476c42" class="tk">W_Current</a>, <a id="476c53" class="tk">K</a>, <a id="476c56" class="tk">Udelta</a>, <a id="476c64" class="tk">&amp;</a><a id="476c65" class="tk">rtb_Sin1</a>);</td></tr>
<tr name="477" id="477">
<td><a id="l477" class='ln'>477</a></td><td>            <a id="477c13" class="tk">rtb_Sin</a> = ((<a id="477c25" class="tk">rtb_Sin</a> <a id="477c33" class="tk">-</a> 0.5F <a id="477c40" class="tk">*</a> <a id="477c42" class="tk">rtb_Gain3_h</a>) <a id="477c55" class="tk">-</a> 0.5F <a id="477c62" class="tk">*</a> <a id="477c64" class="tk">rtb_Sin1</a>) <a id="477c74" class="tk">*</a></td></tr>
<tr name="478" id="478">
<td><a id="l478" class='ln'>478</a></td><td>              0.666666687F;</td></tr>
<tr name="479" id="479">
<td><a id="l479" class='ln'>479</a></td><td>            <a id="479c13" class="tk">rtb_Add2_k</a> = (<a id="479c27" class="tk">real32_T</a>)<a id="479c36" class="tk">cos</a>(<a id="479c40" class="tk">ControlAng</a>);</td></tr>
<tr name="480" id="480">
<td><a id="l480" class='ln'>480</a></td><td>            <a id="480c13" class="tk">rtb_Sin1</a> = (<a id="480c25" class="tk">rtb_Gain3_h</a> <a id="480c37" class="tk">-</a> <a id="480c39" class="tk">rtb_Sin1</a>) <a id="480c49" class="tk">*</a> 0.577350259F;</td></tr>
<tr name="481" id="481">
<td><a id="l481" class='ln'>481</a></td><td>            <a id="481c13" class="tk">rtb_Add4</a> = (<a id="481c25" class="tk">real32_T</a>)<a id="481c34" class="tk">sin</a>(<a id="481c38" class="tk">ControlAng</a>);</td></tr>
<tr name="482" id="482">
<td><a id="l482" class='ln'>482</a></td><td>            <a id="482c13" class="tk">TEST_IPM_2_0_MATLABFunction</a>(<a id="482c41" class="tk">UDCPROTECT</a>, <a id="482c53" class="tk">Ud_in</a> <a id="482c59" class="tk">+</a> (<a id="482c62" class="tk">rtb_Sin</a> <a id="482c70" class="tk">*</a></td></tr>
<tr name="483" id="483">
<td><a id="l483" class='ln'>483</a></td><td>              <a id="483c15" class="tk">rtb_Add2_k</a> <a id="483c26" class="tk">+</a> <a id="483c28" class="tk">rtb_Sin1</a> <a id="483c37" class="tk">*</a> <a id="483c39" class="tk">rtb_Add4</a>), <a id="483c50" class="tk">&amp;</a><a id="483c51" class="tk">UDOUT</a>);</td></tr>
<tr name="484" id="484">
<td><a id="l484" class='ln'>484</a></td><td>            <a id="484c13" class="tk">TEST_IPM_2_0_MATLABFunction</a>(<a id="484c41" class="tk">UDCPROTECT</a>, <a id="484c53" class="tk">Uq_in</a> <a id="484c59" class="tk">+</a> (<a id="484c62" class="tk">rtb_Sin1</a> <a id="484c71" class="tk">*</a></td></tr>
<tr name="485" id="485">
<td><a id="l485" class='ln'>485</a></td><td>              <a id="485c15" class="tk">rtb_Add2_k</a> <a id="485c26" class="tk">-</a> <a id="485c28" class="tk">rtb_Sin</a> <a id="485c36" class="tk">*</a> <a id="485c38" class="tk">rtb_Add4</a>), <a id="485c49" class="tk">&amp;</a><a id="485c50" class="tk">rtb_Sin</a>);</td></tr>
<tr name="486" id="486">
<td><a id="l486" class='ln'>486</a></td><td>            <a id="486c13" class="tk">USOUT</a> = (<a id="486c22" class="tk">real32_T</a>)<a id="486c31" class="tk">sqrt</a>(<a id="486c36" class="tk">UDOUT</a> <a id="486c42" class="tk">*</a> <a id="486c44" class="tk">UDOUT</a> <a id="486c50" class="tk">+</a> <a id="486c52" class="tk">rtb_Sin</a> <a id="486c60" class="tk">*</a> <a id="486c62" class="tk">rtb_Sin</a>);</td></tr>
<tr name="487" id="487">
<td><a id="l487" class='ln'>487</a></td><td>            <span class="kw">if</span> (<a id="487c17" class="tk">USOUT</a> <a id="487c23" class="tk">&gt;</a> <a id="487c25" class="tk">UDCPROTECT</a> <a id="487c36" class="tk">/</a> 1.73205078F) <span class="br">{</span></td></tr>
<tr name="488" id="488">
<td><a id="l488" class='ln'>488</a></td><td>              <a id="488c15" class="tk">UDOUT</a> <a id="488c21" class="tk">*=</a> <a id="488c24" class="tk">UDOUT</a> <a id="488c30" class="tk">/</a> <a id="488c32" class="tk">USOUT</a>;</td></tr>
<tr name="489" id="489">
<td><a id="l489" class='ln'>489</a></td><td>              <a id="489c15" class="tk">rtb_Sin</a> <a id="489c23" class="tk">*=</a> <a id="489c26" class="tk">rtb_Sin</a> <a id="489c34" class="tk">/</a> <a id="489c36" class="tk">USOUT</a>;</td></tr>
<tr name="490" id="490">
<td><a id="l490" class='ln'>490</a></td><td>            <span class="br">}</span></td></tr>
<tr name="491" id="491">
<td><a id="l491" class='ln'>491</a></td><td></td></tr>
<tr name="492" id="492">
<td><a id="l492" class='ln'>492</a></td><td>            <span class="kw">if</span> (<a id="492c17" class="tk">ControlMode</a> <a id="492c29" class="tk">==</a> 1U) <span class="br">{</span></td></tr>
<tr name="493" id="493">
<td><a id="l493" class='ln'>493</a></td><td>              <a id="493c15" class="tk">UDOUT</a> = <a id="493c23" class="tk">VF_Ud</a>;</td></tr>
<tr name="494" id="494">
<td><a id="l494" class='ln'>494</a></td><td>              <a id="494c15" class="tk">UQOUT</a> = <a id="494c23" class="tk">VF_Uq</a>;</td></tr>
<tr name="495" id="495">
<td><a id="l495" class='ln'>495</a></td><td>            <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="496" id="496">
<td><a id="l496" class='ln'>496</a></td><td>              <a id="496c15" class="tk">UQOUT</a> = <a id="496c23" class="tk">rtb_Sin</a>;</td></tr>
<tr name="497" id="497">
<td><a id="l497" class='ln'>497</a></td><td>            <span class="br">}</span></td></tr>
<tr name="498" id="498">
<td><a id="l498" class='ln'>498</a></td><td></td></tr>
<tr name="499" id="499">
<td><a id="l499" class='ln'>499</a></td><td>            <span class="kw">if</span> (<a id="499c17" class="tk">STOP</a> <a id="499c22" class="tk">!=</a> 0U) <span class="br">{</span></td></tr>
<tr name="500" id="500">
<td><a id="l500" class='ln'>500</a></td><td>              <a id="500c15" class="tk">UDOUT</a> = 0.0F;</td></tr>
<tr name="501" id="501">
<td><a id="l501" class='ln'>501</a></td><td>              <a id="501c15" class="tk">UQOUT</a> = 0.0F;</td></tr>
<tr name="502" id="502">
<td><a id="l502" class='ln'>502</a></td><td>              <a id="502c15" class="tk">USOUT</a> = 0.0F;</td></tr>
<tr name="503" id="503">
<td><a id="l503" class='ln'>503</a></td><td>            <span class="br">}</span></td></tr>
<tr name="504" id="504">
<td><a id="l504" class='ln'>504</a></td><td></td></tr>
<tr name="505" id="505">
<td><a id="l505" class='ln'>505</a></td><td>            <a id="505c13" class="tk">rtb_Sin</a> = 0.577350259F <a id="505c36" class="tk">*</a> <a id="505c38" class="tk">Udc_FBK</a>;</td></tr>
<tr name="506" id="506">
<td><a id="l506" class='ln'>506</a></td><td>            <span class="kw">if</span> (<a id="506c17" class="tk">rtb_Sin</a> <a id="506c25" class="tk">&gt;</a> 370.0F) <span class="br">{</span></td></tr>
<tr name="507" id="507">
<td><a id="l507" class='ln'>507</a></td><td>              <a id="507c15" class="tk">rtb_Sin</a> = 370.0F;</td></tr>
<tr name="508" id="508">
<td><a id="l508" class='ln'>508</a></td><td>            <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="509" id="509">
<td><a id="l509" class='ln'>509</a></td><td>              <span class="kw">if</span> (<a id="509c19" class="tk">rtb_Sin</a> <a id="509c27" class="tk">&lt;</a> 10.0F) <span class="br">{</span></td></tr>
<tr name="510" id="510">
<td><a id="l510" class='ln'>510</a></td><td>                <a id="510c17" class="tk">rtb_Sin</a> = 10.0F;</td></tr>
<tr name="511" id="511">
<td><a id="l511" class='ln'>511</a></td><td>              <span class="br">}</span></td></tr>
<tr name="512" id="512">
<td><a id="l512" class='ln'>512</a></td><td>            <span class="br">}</span></td></tr>
<tr name="513" id="513">
<td><a id="l513" class='ln'>513</a></td><td></td></tr>
<tr name="514" id="514">
<td><a id="l514" class='ln'>514</a></td><td>            <a id="514c13" class="tk">rtb_Divide_idx_0</a> = <a id="514c32" class="tk">UDOUT</a> <a id="514c38" class="tk">/</a> <a id="514c40" class="tk">rtb_Sin</a>;</td></tr>
<tr name="515" id="515">
<td><a id="l515" class='ln'>515</a></td><td>            <a id="515c13" class="tk">rtb_Divide_idx_1</a> = <a id="515c32" class="tk">UQOUT</a> <a id="515c38" class="tk">/</a> <a id="515c40" class="tk">rtb_Sin</a>;</td></tr>
<tr name="516" id="516">
<td><a id="l516" class='ln'>516</a></td><td>            <a id="516c13" class="tk">rtb_Gain3_h</a> = 6.28318521E-5F <a id="516c42" class="tk">*</a> <a id="516c44" class="tk">N_FBK</a> <a id="516c50" class="tk">+</a> <a id="516c52" class="tk">ControlAng</a>;</td></tr>
<tr name="517" id="517">
<td><a id="l517" class='ln'>517</a></td><td>            <span class="kw">if</span> ((<a id="517c18" class="tk">rtb_Gain3_h</a> <a id="517c30" class="tk">&gt;</a> 6.28318548F) <a id="517c45" class="tk">&amp;&amp;</a> ((<a id="517c50" class="tk">ControlMode</a> <a id="517c62" class="tk">==</a> 3U) <a id="517c69" class="tk">||</a></td></tr>
<tr name="518" id="518">
<td><a id="l518" class='ln'>518</a></td><td>                 (<a id="518c19" class="tk">ControlMode</a> <a id="518c31" class="tk">==</a> 6U))) <span class="br">{</span></td></tr>
<tr name="519" id="519">
<td><a id="l519" class='ln'>519</a></td><td>              <a id="519c15" class="tk">rtb_Gain3_h</a> <a id="519c27" class="tk">-=</a> 6.28318548F;</td></tr>
<tr name="520" id="520">
<td><a id="l520" class='ln'>520</a></td><td>            <span class="br">}</span></td></tr>
<tr name="521" id="521">
<td><a id="l521" class='ln'>521</a></td><td></td></tr>
<tr name="522" id="522">
<td><a id="l522" class='ln'>522</a></td><td>            <a id="522c13" class="tk">rtb_Sin</a> = (<a id="522c24" class="tk">real32_T</a>)<a id="522c33" class="tk">cos</a>(<a id="522c37" class="tk">rtb_Gain3_h</a>);</td></tr>
<tr name="523" id="523">
<td><a id="l523" class='ln'>523</a></td><td>            <a id="523c13" class="tk">rtb_Gain2_p</a> = <a id="523c27" class="tk">rtb_Divide_idx_0</a> <a id="523c44" class="tk">*</a> <a id="523c46" class="tk">rtb_Sin</a>;</td></tr>
<tr name="524" id="524">
<td><a id="l524" class='ln'>524</a></td><td>            <a id="524c13" class="tk">rtb_Sin1</a> = (<a id="524c25" class="tk">real32_T</a>)<a id="524c34" class="tk">sin</a>(<a id="524c38" class="tk">rtb_Gain3_h</a>);</td></tr>
<tr name="525" id="525">
<td><a id="l525" class='ln'>525</a></td><td>            <a id="525c13" class="tk">rtb_Gain3_h</a> = <a id="525c27" class="tk">rtb_Divide_idx_1</a> <a id="525c44" class="tk">*</a> <a id="525c46" class="tk">rtb_Sin1</a>;</td></tr>
<tr name="526" id="526">
<td><a id="l526" class='ln'>526</a></td><td>            <a id="526c13" class="tk">rtb_Sin</a> <a id="526c21" class="tk">*=</a> <a id="526c24" class="tk">rtb_Divide_idx_1</a>;</td></tr>
<tr name="527" id="527">
<td><a id="l527" class='ln'>527</a></td><td>            <a id="527c13" class="tk">rtb_Sin1</a> <a id="527c22" class="tk">*=</a> <a id="527c25" class="tk">rtb_Divide_idx_0</a>;</td></tr>
<tr name="528" id="528">
<td><a id="l528" class='ln'>528</a></td><td>            <a id="528c13" class="tk">rtb_Divide_idx_0</a> = <a id="528c32" class="tk">rtb_Sin</a> <a id="528c40" class="tk">+</a> <a id="528c42" class="tk">rtb_Sin1</a>;</td></tr>
<tr name="529" id="529">
<td><a id="l529" class='ln'>529</a></td><td>            <a id="529c13" class="tk">rtb_Gain2_p</a> = (<a id="529c28" class="tk">rtb_Gain2_p</a> <a id="529c40" class="tk">-</a> <a id="529c42" class="tk">rtb_Gain3_h</a>) <a id="529c55" class="tk">*</a> 0.86603F <a id="529c66" class="tk">+</a> 0.5F <a id="529c73" class="tk">*</a></td></tr>
<tr name="530" id="530">
<td><a id="l530" class='ln'>530</a></td><td>              <a id="530c15" class="tk">rtb_Divide_idx_0</a>;</td></tr>
<tr name="531" id="531">
<td><a id="l531" class='ln'>531</a></td><td>            <a id="531c13" class="tk">rtb_Gain3_h</a> = <a id="531c27" class="tk">rtb_Gain2_p</a> <a id="531c39" class="tk">-</a> <a id="531c41" class="tk">rtb_Divide_idx_0</a>;</td></tr>
<tr name="532" id="532">
<td><a id="l532" class='ln'>532</a></td><td>            <a id="532c13" class="tk">VecSector</a> = 3;</td></tr>
<tr name="533" id="533">
<td><a id="l533" class='ln'>533</a></td><td>            <span class="kw">if</span> (<a id="533c17" class="tk">rtb_Gain2_p</a> <a id="533c29" class="tk">&gt;</a> 0.0F) <span class="br">{</span></td></tr>
<tr name="534" id="534">
<td><a id="l534" class='ln'>534</a></td><td>              <a id="534c15" class="tk">VecSector</a> = 2;</td></tr>
<tr name="535" id="535">
<td><a id="l535" class='ln'>535</a></td><td>            <span class="br">}</span></td></tr>
<tr name="536" id="536">
<td><a id="l536" class='ln'>536</a></td><td></td></tr>
<tr name="537" id="537">
<td><a id="l537" class='ln'>537</a></td><td>            <span class="kw">if</span> (<a id="537c17" class="tk">rtb_Gain3_h</a> <a id="537c29" class="tk">&gt;</a> 0.0F) <span class="br">{</span></td></tr>
<tr name="538" id="538">
<td><a id="l538" class='ln'>538</a></td><td>              <a id="538c15" class="tk">VecSector</a><a id="538c24" class="tk">--</a>;</td></tr>
<tr name="539" id="539">
<td><a id="l539" class='ln'>539</a></td><td>            <span class="br">}</span></td></tr>
<tr name="540" id="540">
<td><a id="l540" class='ln'>540</a></td><td></td></tr>
<tr name="541" id="541">
<td><a id="l541" class='ln'>541</a></td><td>            <span class="kw">if</span> (<a id="541c17" class="tk">rtb_Divide_idx_0</a> <a id="541c34" class="tk">&lt;</a> 0.0F) <span class="br">{</span></td></tr>
<tr name="542" id="542">
<td><a id="l542" class='ln'>542</a></td><td>              <a id="542c15" class="tk">VecSector</a> = 7 <a id="542c29" class="tk">-</a> <a id="542c31" class="tk">VecSector</a>;</td></tr>
<tr name="543" id="543">
<td><a id="l543" class='ln'>543</a></td><td>            <span class="br">}</span></td></tr>
<tr name="544" id="544">
<td><a id="l544" class='ln'>544</a></td><td></td></tr>
<tr name="545" id="545">
<td><a id="l545" class='ln'>545</a></td><td>            <span class="kw">switch</span> (<a id="545c21" class="tk">VecSector</a>) <span class="br">{</span></td></tr>
<tr name="546" id="546">
<td><a id="l546" class='ln'>546</a></td><td>             <span class="kw">case</span> 1<a id="546c20" class="tk">:</a></td></tr>
<tr name="547" id="547">
<td><a id="l547" class='ln'>547</a></td><td>              <a id="547c15" class="tk">rtb_Divide_idx_1</a> = <a id="547c34" class="tk">rtb_Gain2_p</a>;</td></tr>
<tr name="548" id="548">
<td><a id="l548" class='ln'>548</a></td><td>              <a id="548c15" class="tk">rtb_Gain3_h</a> = <a id="548c29" class="tk">rtb_Divide_idx_0</a> <a id="548c46" class="tk">-</a> <a id="548c48" class="tk">rtb_Gain3_h</a>;</td></tr>
<tr name="549" id="549">
<td><a id="l549" class='ln'>549</a></td><td>              <a id="549c15" class="tk">rtb_Divide_idx_0</a> = <a id="549c34" class="tk">-</a><a id="549c35" class="tk">rtb_Gain2_p</a>;</td></tr>
<tr name="550" id="550">
<td><a id="l550" class='ln'>550</a></td><td>              <span class="kw">break</span>;</td></tr>
<tr name="551" id="551">
<td><a id="l551" class='ln'>551</a></td><td></td></tr>
<tr name="552" id="552">
<td><a id="l552" class='ln'>552</a></td><td>             <span class="kw">case</span> 2<a id="552c20" class="tk">:</a></td></tr>
<tr name="553" id="553">
<td><a id="l553" class='ln'>553</a></td><td>              <a id="553c15" class="tk">rtb_Divide_idx_1</a> = <a id="553c34" class="tk">rtb_Gain3_h</a> <a id="553c46" class="tk">+</a> <a id="553c48" class="tk">rtb_Gain2_p</a>;</td></tr>
<tr name="554" id="554">
<td><a id="l554" class='ln'>554</a></td><td>              <a id="554c15" class="tk">rtb_Gain3_h</a> = <a id="554c29" class="tk">rtb_Divide_idx_0</a>;</td></tr>
<tr name="555" id="555">
<td><a id="l555" class='ln'>555</a></td><td>              <a id="555c15" class="tk">rtb_Divide_idx_0</a> = <a id="555c34" class="tk">-</a><a id="555c35" class="tk">rtb_Divide_idx_0</a>;</td></tr>
<tr name="556" id="556">
<td><a id="l556" class='ln'>556</a></td><td>              <span class="kw">break</span>;</td></tr>
<tr name="557" id="557">
<td><a id="l557" class='ln'>557</a></td><td></td></tr>
<tr name="558" id="558">
<td><a id="l558" class='ln'>558</a></td><td>             <span class="kw">case</span> 3<a id="558c20" class="tk">:</a></td></tr>
<tr name="559" id="559">
<td><a id="l559" class='ln'>559</a></td><td>              <a id="559c15" class="tk">rtb_Divide_idx_1</a> = <a id="559c34" class="tk">rtb_Gain3_h</a>;</td></tr>
<tr name="560" id="560">
<td><a id="l560" class='ln'>560</a></td><td>              <a id="560c15" class="tk">rtb_Gain3_h</a> = <a id="560c29" class="tk">-</a><a id="560c30" class="tk">rtb_Gain3_h</a>;</td></tr>
<tr name="561" id="561">
<td><a id="l561" class='ln'>561</a></td><td>              <a id="561c15" class="tk">rtb_Divide_idx_0</a> = <a id="561c34" class="tk">-</a>(<a id="561c36" class="tk">rtb_Divide_idx_0</a> <a id="561c53" class="tk">+</a> <a id="561c55" class="tk">rtb_Gain2_p</a>);</td></tr>
<tr name="562" id="562">
<td><a id="l562" class='ln'>562</a></td><td>              <span class="kw">break</span>;</td></tr>
<tr name="563" id="563">
<td><a id="l563" class='ln'>563</a></td><td></td></tr>
<tr name="564" id="564">
<td><a id="l564" class='ln'>564</a></td><td>             <span class="kw">case</span> 4<a id="564c20" class="tk">:</a></td></tr>
<tr name="565" id="565">
<td><a id="l565" class='ln'>565</a></td><td>              <a id="565c15" class="tk">rtb_Divide_idx_1</a> = <a id="565c34" class="tk">rtb_Gain2_p</a>;</td></tr>
<tr name="566" id="566">
<td><a id="l566" class='ln'>566</a></td><td>              <a id="566c15" class="tk">rtb_Gain3_h</a> = <a id="566c29" class="tk">rtb_Divide_idx_0</a> <a id="566c46" class="tk">-</a> <a id="566c48" class="tk">rtb_Gain3_h</a>;</td></tr>
<tr name="567" id="567">
<td><a id="l567" class='ln'>567</a></td><td>              <a id="567c15" class="tk">rtb_Divide_idx_0</a> = <a id="567c34" class="tk">-</a><a id="567c35" class="tk">rtb_Gain2_p</a>;</td></tr>
<tr name="568" id="568">
<td><a id="l568" class='ln'>568</a></td><td>              <span class="kw">break</span>;</td></tr>
<tr name="569" id="569">
<td><a id="l569" class='ln'>569</a></td><td></td></tr>
<tr name="570" id="570">
<td><a id="l570" class='ln'>570</a></td><td>             <span class="kw">case</span> 5<a id="570c20" class="tk">:</a></td></tr>
<tr name="571" id="571">
<td><a id="l571" class='ln'>571</a></td><td>              <a id="571c15" class="tk">rtb_Divide_idx_1</a> = <a id="571c34" class="tk">rtb_Gain3_h</a> <a id="571c46" class="tk">+</a> <a id="571c48" class="tk">rtb_Gain2_p</a>;</td></tr>
<tr name="572" id="572">
<td><a id="l572" class='ln'>572</a></td><td>              <a id="572c15" class="tk">rtb_Gain3_h</a> = <a id="572c29" class="tk">rtb_Divide_idx_0</a>;</td></tr>
<tr name="573" id="573">
<td><a id="l573" class='ln'>573</a></td><td>              <a id="573c15" class="tk">rtb_Divide_idx_0</a> = <a id="573c34" class="tk">-</a><a id="573c35" class="tk">rtb_Divide_idx_0</a>;</td></tr>
<tr name="574" id="574">
<td><a id="l574" class='ln'>574</a></td><td>              <span class="kw">break</span>;</td></tr>
<tr name="575" id="575">
<td><a id="l575" class='ln'>575</a></td><td></td></tr>
<tr name="576" id="576">
<td><a id="l576" class='ln'>576</a></td><td>             <span class="kw">default</span><a id="576c21" class="tk">:</a></td></tr>
<tr name="577" id="577">
<td><a id="l577" class='ln'>577</a></td><td>              <a id="577c15" class="tk">rtb_Divide_idx_1</a> = <a id="577c34" class="tk">rtb_Gain3_h</a>;</td></tr>
<tr name="578" id="578">
<td><a id="l578" class='ln'>578</a></td><td>              <a id="578c15" class="tk">rtb_Gain3_h</a> = <a id="578c29" class="tk">-</a><a id="578c30" class="tk">rtb_Gain3_h</a>;</td></tr>
<tr name="579" id="579">
<td><a id="l579" class='ln'>579</a></td><td>              <a id="579c15" class="tk">rtb_Divide_idx_0</a> = <a id="579c34" class="tk">-</a>(<a id="579c36" class="tk">rtb_Divide_idx_0</a> <a id="579c53" class="tk">+</a> <a id="579c55" class="tk">rtb_Gain2_p</a>);</td></tr>
<tr name="580" id="580">
<td><a id="l580" class='ln'>580</a></td><td>              <span class="kw">break</span>;</td></tr>
<tr name="581" id="581">
<td><a id="l581" class='ln'>581</a></td><td>            <span class="br">}</span></td></tr>
<tr name="582" id="582">
<td><a id="l582" class='ln'>582</a></td><td></td></tr>
<tr name="583" id="583">
<td><a id="l583" class='ln'>583</a></td><td>            <a id="583c13" class="tk">COMPARE_A</a> = (<a id="583c26" class="tk">uint16_T</a>)(5000.0F <a id="583c44" class="tk">-</a> 5000.0F <a id="583c54" class="tk">*</a> <a id="583c56" class="tk">rtb_Divide_idx_1</a>);</td></tr>
<tr name="584" id="584">
<td><a id="l584" class='ln'>584</a></td><td>            <a id="584c13" class="tk">COMPARE_B</a> = (<a id="584c26" class="tk">uint16_T</a>)(5000.0F <a id="584c44" class="tk">-</a> 5000.0F <a id="584c54" class="tk">*</a> <a id="584c56" class="tk">rtb_Gain3_h</a>);</td></tr>
<tr name="585" id="585">
<td><a id="l585" class='ln'>585</a></td><td>            <a id="585c13" class="tk">COMPARE_C</a> = (<a id="585c26" class="tk">uint16_T</a>)(5000.0F <a id="585c44" class="tk">-</a> 5000.0F <a id="585c54" class="tk">*</a> <a id="585c56" class="tk">rtb_Divide_idx_0</a>);</td></tr>
<tr name="586" id="586">
<td><a id="l586" class='ln'>586</a></td><td>            <a id="586c13" class="tk">rtb_Gain3_h</a> = (<a id="586c28" class="tk">V_Current</a> <a id="586c38" class="tk">-</a> <a id="586c40" class="tk">W_Current</a>) <a id="586c51" class="tk">*</a> 0.577350259F;</td></tr>
<tr name="587" id="587">
<td><a id="l587" class='ln'>587</a></td><td>            <a id="587c13" class="tk">rtb_Sin1</a> = <a id="587c24" class="tk">rtb_Add2_k</a>;</td></tr>
<tr name="588" id="588">
<td><a id="l588" class='ln'>588</a></td><td>            <a id="588c13" class="tk">rtb_Gain2_p</a> = ((<a id="588c29" class="tk">U_Current</a> <a id="588c39" class="tk">-</a> 0.5F <a id="588c46" class="tk">*</a> <a id="588c48" class="tk">V_Current</a>) <a id="588c59" class="tk">-</a> 0.5F <a id="588c66" class="tk">*</a> <a id="588c68" class="tk">W_Current</a>) <a id="588c79" class="tk">*</a></td></tr>
<tr name="589" id="589">
<td><a id="l589" class='ln'>589</a></td><td>              0.666666687F;</td></tr>
<tr name="590" id="590">
<td><a id="l590" class='ln'>590</a></td><td>            <a id="590c13" class="tk">rtb_Sin</a> = <a id="590c23" class="tk">rtb_Add4</a>;</td></tr>
<tr name="591" id="591">
<td><a id="l591" class='ln'>591</a></td><td>            <a id="591c13" class="tk">Iq_FBK</a> = <a id="591c22" class="tk">rtb_Gain3_h</a> <a id="591c34" class="tk">*</a> <a id="591c36" class="tk">rtb_Add2_k</a> <a id="591c47" class="tk">-</a> <a id="591c49" class="tk">rtb_Gain2_p</a> <a id="591c61" class="tk">*</a> <a id="591c63" class="tk">rtb_Add4</a>;</td></tr>
<tr name="592" id="592">
<td><a id="l592" class='ln'>592</a></td><td>            <a id="592c13" class="tk">Id_FBK</a> = <a id="592c22" class="tk">rtb_Gain2_p</a> <a id="592c34" class="tk">*</a> <a id="592c36" class="tk">rtb_Add2_k</a> <a id="592c47" class="tk">+</a> <a id="592c49" class="tk">rtb_Gain3_h</a> <a id="592c61" class="tk">*</a> <a id="592c63" class="tk">rtb_Add4</a>;</td></tr>
<tr name="593" id="593">
<td><a id="l593" class='ln'>593</a></td><td>            <span class="kw">switch</span> ((<a id="593c22" class="tk">int32_T</a>)<a id="593c30" class="tk">ControlMode</a>) <span class="br">{</span></td></tr>
<tr name="594" id="594">
<td><a id="l594" class='ln'>594</a></td><td>             <span class="kw">case</span> 0L<a id="594c21" class="tk">:</a></td></tr>
<tr name="595" id="595">
<td><a id="l595" class='ln'>595</a></td><td>              <span class="kw">break</span>;</td></tr>
<tr name="596" id="596">
<td><a id="l596" class='ln'>596</a></td><td></td></tr>
<tr name="597" id="597">
<td><a id="l597" class='ln'>597</a></td><td>             <span class="kw">case</span> 1L<a id="597c21" class="tk">:</a></td></tr>
<tr name="598" id="598">
<td><a id="l598" class='ln'>598</a></td><td>              <a id="598c15" class="tk">TEST_IPM_2_0_MATLABFunction_o</a>(<a id="598c45" class="tk">VF_F</a>, <a id="598c51" class="tk">VF_F_Step</a>,</td></tr>
<tr name="599" id="599">
<td><a id="l599" class='ln'>599</a></td><td>                <a id="599c17" class="tk">TEST_IPM_2_0_DW</a>.<a id="599c33" class="tk">UnitDelay_DSTATE_o</a>,</td></tr>
<tr name="600" id="600">
<td><a id="l600" class='ln'>600</a></td><td>                <a id="600c17" class="tk">&amp;</a><a id="600c18" class="tk">TEST_IPM_2_0_DW</a>.<a id="600c34" class="tk">UnitDelay_DSTATE_o</a>);</td></tr>
<tr name="601" id="601">
<td><a id="l601" class='ln'>601</a></td><td>              <a id="601c15" class="tk">TEST_IPM_2_0_MATLABFunction_n</a>(<a id="601c45" class="tk">TEST_IPM_2_0_DW</a>.<a id="601c61" class="tk">UnitDelay_DSTATE_o</a>,</td></tr>
<tr name="602" id="602">
<td><a id="l602" class='ln'>602</a></td><td>                <a id="602c17" class="tk">TEST_IPM_2_0_DW</a>.<a id="602c33" class="tk">UnitDelay_DSTATE_l</a>,</td></tr>
<tr name="603" id="603">
<td><a id="l603" class='ln'>603</a></td><td>                <a id="603c17" class="tk">&amp;</a><a id="603c18" class="tk">TEST_IPM_2_0_DW</a>.<a id="603c34" class="tk">UnitDelay_DSTATE_l</a>);</td></tr>
<tr name="604" id="604">
<td><a id="l604" class='ln'>604</a></td><td>              <a id="604c15" class="tk">ControlAng</a> = <a id="604c28" class="tk">TEST_IPM_2_0_DW</a>.<a id="604c44" class="tk">UnitDelay_DSTATE_l</a>;</td></tr>
<tr name="605" id="605">
<td><a id="l605" class='ln'>605</a></td><td>              <span class="kw">break</span>;</td></tr>
<tr name="606" id="606">
<td><a id="l606" class='ln'>606</a></td><td></td></tr>
<tr name="607" id="607">
<td><a id="l607" class='ln'>607</a></td><td>             <span class="kw">case</span> 2L<a id="607c21" class="tk">:</a></td></tr>
<tr name="608" id="608">
<td><a id="l608" class='ln'>608</a></td><td>              <a id="608c15" class="tk">TEST_IPM_2_0_MATLABFunction_o</a>(<a id="608c45" class="tk">IF_F</a>, <a id="608c51" class="tk">IF_F_Step</a>,</td></tr>
<tr name="609" id="609">
<td><a id="l609" class='ln'>609</a></td><td>                <a id="609c17" class="tk">TEST_IPM_2_0_DW</a>.<a id="609c33" class="tk">UnitDelay_DSTATE_hz</a>,</td></tr>
<tr name="610" id="610">
<td><a id="l610" class='ln'>610</a></td><td>                <a id="610c17" class="tk">&amp;</a><a id="610c18" class="tk">TEST_IPM_2_0_DW</a>.<a id="610c34" class="tk">UnitDelay_DSTATE_hz</a>);</td></tr>
<tr name="611" id="611">
<td><a id="l611" class='ln'>611</a></td><td>              <a id="611c15" class="tk">TEST_IPM_2_0_MATLABFunction_n</a>(<a id="611c45" class="tk">TEST_IPM_2_0_DW</a>.<a id="611c61" class="tk">UnitDelay_DSTATE_hz</a>,</td></tr>
<tr name="612" id="612">
<td><a id="l612" class='ln'>612</a></td><td>                <a id="612c17" class="tk">TEST_IPM_2_0_DW</a>.<a id="612c33" class="tk">UnitDelay_DSTATE_n</a>,</td></tr>
<tr name="613" id="613">
<td><a id="l613" class='ln'>613</a></td><td>                <a id="613c17" class="tk">&amp;</a><a id="613c18" class="tk">TEST_IPM_2_0_DW</a>.<a id="613c34" class="tk">UnitDelay_DSTATE_n</a>);</td></tr>
<tr name="614" id="614">
<td><a id="l614" class='ln'>614</a></td><td>              <a id="614c15" class="tk">ControlAng</a> = <a id="614c28" class="tk">TEST_IPM_2_0_DW</a>.<a id="614c44" class="tk">UnitDelay_DSTATE_n</a>;</td></tr>
<tr name="615" id="615">
<td><a id="l615" class='ln'>615</a></td><td>              <span class="kw">break</span>;</td></tr>
<tr name="616" id="616">
<td><a id="l616" class='ln'>616</a></td><td></td></tr>
<tr name="617" id="617">
<td><a id="l617" class='ln'>617</a></td><td>             <span class="kw">case</span> 3L<a id="617c21" class="tk">:</a></td></tr>
<tr name="618" id="618">
<td><a id="l618" class='ln'>618</a></td><td>              <a id="618c15" class="tk">rtb_Add2_k</a> = <a id="618c28" class="tk">Udc_REF</a> <a id="618c36" class="tk">*</a> <a id="618c38" class="tk">Udc_REF</a>;</td></tr>
<tr name="619" id="619">
<td><a id="l619" class='ln'>619</a></td><td>              <a id="619c15" class="tk">rtb_Add4</a> = <a id="619c26" class="tk">Udc_FBK</a> <a id="619c34" class="tk">*</a> <a id="619c36" class="tk">Udc_FBK</a>;</td></tr>
<tr name="620" id="620">
<td><a id="l620" class='ln'>620</a></td><td>              <span class="kw">if</span> (<a id="620c19" class="tk">STOP</a> <a id="620c24" class="tk">!=</a> 0U) <span class="br">{</span></td></tr>
<tr name="621" id="621">
<td><a id="l621" class='ln'>621</a></td><td>                <a id="621c17" class="tk">rtb_Divide_idx_0</a> = 0.0F;</td></tr>
<tr name="622" id="622">
<td><a id="l622" class='ln'>622</a></td><td>                <a id="622c17" class="tk">rtb_Divide_idx_1</a> = 0.0F;</td></tr>
<tr name="623" id="623">
<td><a id="l623" class='ln'>623</a></td><td>              <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="624" id="624">
<td><a id="l624" class='ln'>624</a></td><td>                <a id="624c17" class="tk">rtb_Divide_idx_0</a> = <a id="624c36" class="tk">rtb_Add2_k</a>;</td></tr>
<tr name="625" id="625">
<td><a id="l625" class='ln'>625</a></td><td>                <a id="625c17" class="tk">rtb_Divide_idx_1</a> = <a id="625c36" class="tk">rtb_Add4</a>;</td></tr>
<tr name="626" id="626">
<td><a id="l626" class='ln'>626</a></td><td>              <span class="br">}</span></td></tr>
<tr name="627" id="627">
<td><a id="l627" class='ln'>627</a></td><td></td></tr>
<tr name="628" id="628">
<td><a id="l628" class='ln'>628</a></td><td>              <a id="628c15" class="tk">rtb_Gain2_p</a> = <a id="628c29" class="tk">rtb_Divide_idx_0</a> <a id="628c46" class="tk">-</a> <a id="628c48" class="tk">rtb_Divide_idx_1</a>;</td></tr>
<tr name="629" id="629">
<td><a id="l629" class='ln'>629</a></td><td>              <a id="629c15" class="tk">rtb_Divide_idx_1</a> = <a id="629c34" class="tk">rtb_Gain2_p</a> <a id="629c46" class="tk">*</a> <a id="629c48" class="tk">Udc_Kp</a>;</td></tr>
<tr name="630" id="630">
<td><a id="l630" class='ln'>630</a></td><td>              <a id="630c15" class="tk">rtb_Gain2_p</a> = 0.0001F <a id="630c37" class="tk">*</a> <a id="630c39" class="tk">Udc_Ki</a> <a id="630c46" class="tk">*</a> <a id="630c48" class="tk">rtb_Gain2_p</a> <a id="630c60" class="tk">+</a> <a id="630c62" class="tk">Udc_Integral</a>;</td></tr>
<tr name="631" id="631">
<td><a id="l631" class='ln'>631</a></td><td>              <a id="631c15" class="tk">TEST_IPM_2_0_MATLABFunction_g</a>(48.0F, <a id="631c52" class="tk">rtb_Divide_idx_1</a> <a id="631c69" class="tk">+</a></td></tr>
<tr name="632" id="632">
<td><a id="l632" class='ln'>632</a></td><td>                <a id="632c17" class="tk">rtb_Gain2_p</a>, <a id="632c30" class="tk">&amp;</a><a id="632c31" class="tk">rtb_Divide_idx_0</a>);</td></tr>
<tr name="633" id="633">
<td><a id="l633" class='ln'>633</a></td><td>              <a id="633c15" class="tk">rtb_Add2_k</a> <a id="633c26" class="tk">-=</a> <a id="633c29" class="tk">rtb_Add4</a>;</td></tr>
<tr name="634" id="634">
<td><a id="l634" class='ln'>634</a></td><td>              <a id="634c15" class="tk">smc_x1_integral</a> <a id="634c31" class="tk">+=</a> 0.0001F <a id="634c42" class="tk">*</a> <a id="634c44" class="tk">smc_c</a> <a id="634c50" class="tk">*</a> <a id="634c52" class="tk">rtb_Add2_k</a>;</td></tr>
<tr name="635" id="635">
<td><a id="l635" class='ln'>635</a></td><td>              <a id="635c15" class="tk">rtb_Gain3_h</a> = <a id="635c29" class="tk">smc_x1_integral</a> <a id="635c45" class="tk">+</a> <a id="635c47" class="tk">rtb_Add2_k</a>;</td></tr>
<tr name="636" id="636">
<td><a id="l636" class='ln'>636</a></td><td>              <a id="636c15" class="tk">rtb_Divide_idx_1</a> = <a id="636c34" class="tk">smc_r</a> <a id="636c40" class="tk">*</a> <a id="636c42" class="tk">rtb_Gain3_h</a>;</td></tr>
<tr name="637" id="637">
<td><a id="l637" class='ln'>637</a></td><td>              <span class="kw">if</span> (<a id="637c19" class="tk">rtb_Gain3_h</a> <a id="637c31" class="tk">&lt;</a> 0.0F) <span class="br">{</span></td></tr>
<tr name="638" id="638">
<td><a id="l638" class='ln'>638</a></td><td>                <a id="638c17" class="tk">rtb_Sin</a> = <a id="638c27" class="tk">-</a>1.0F;</td></tr>
<tr name="639" id="639">
<td><a id="l639" class='ln'>639</a></td><td>              <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="639c26" class="tk">rtb_Gain3_h</a> <a id="639c38" class="tk">&gt;</a> 0.0F) <span class="br">{</span></td></tr>
<tr name="640" id="640">
<td><a id="l640" class='ln'>640</a></td><td>                <a id="640c17" class="tk">rtb_Sin</a> = 1.0F;</td></tr>
<tr name="641" id="641">
<td><a id="l641" class='ln'>641</a></td><td>              <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="641c26" class="tk">rtb_Gain3_h</a> <a id="641c38" class="tk">==</a> 0.0F) <span class="br">{</span></td></tr>
<tr name="642" id="642">
<td><a id="l642" class='ln'>642</a></td><td>                <a id="642c17" class="tk">rtb_Sin</a> = 0.0F;</td></tr>
<tr name="643" id="643">
<td><a id="l643" class='ln'>643</a></td><td>              <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="644" id="644">
<td><a id="l644" class='ln'>644</a></td><td>                <a id="644c17" class="tk">rtb_Sin</a> = (<a id="644c28" class="tk">rtNaNF</a>);</td></tr>
<tr name="645" id="645">
<td><a id="l645" class='ln'>645</a></td><td>              <span class="br">}</span></td></tr>
<tr name="646" id="646">
<td><a id="l646" class='ln'>646</a></td><td></td></tr>
<tr name="647" id="647">
<td><a id="l647" class='ln'>647</a></td><td>              <a id="647c15" class="tk">rtb_Gain3_h</a> = <a id="647c29" class="tk">smc_uqset</a> <a id="647c39" class="tk">/</a> <a id="647c41" class="tk">FbL_Cdc</a>;</td></tr>
<tr name="648" id="648">
<td><a id="l648" class='ln'>648</a></td><td>              <a id="648c15" class="tk">rtb_Add2_k</a> = (<a id="648c29" class="tk">smc_f</a> <a id="648c35" class="tk">/</a> <a id="648c37" class="tk">rtb_Gain3_h</a> <a id="648c49" class="tk">-</a> <a id="648c51" class="tk">rtb_Divide_idx_1</a>) <a id="648c69" class="tk">-</a> <a id="648c71" class="tk">rtb_Add2_k</a></td></tr>
<tr name="649" id="649">
<td><a id="l649" class='ln'>649</a></td><td>                <a id="649c17" class="tk">*</a> <a id="649c19" class="tk">smc_c</a> <a id="649c25" class="tk">/</a> <a id="649c27" class="tk">rtb_Gain3_h</a> <a id="649c39" class="tk">*</a> <a id="649c41" class="tk">rtb_Sin</a>;</td></tr>
<tr name="650" id="650">
<td><a id="l650" class='ln'>650</a></td><td>              <span class="kw">if</span> (<a id="650c19" class="tk">smc_en</a> <a id="650c26" class="tk">!=</a> 0.0F) <span class="br">{</span></td></tr>
<tr name="651" id="651">
<td><a id="l651" class='ln'>651</a></td><td>                <a id="651c17" class="tk">Iq_REF</a> = <a id="651c26" class="tk">rtb_Add2_k</a>;</td></tr>
<tr name="652" id="652">
<td><a id="l652" class='ln'>652</a></td><td>              <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="653" id="653">
<td><a id="l653" class='ln'>653</a></td><td>                <a id="653c17" class="tk">Iq_REF</a> = <a id="653c26" class="tk">-</a><a id="653c27" class="tk">rtb_Divide_idx_0</a>;</td></tr>
<tr name="654" id="654">
<td><a id="l654" class='ln'>654</a></td><td>              <span class="br">}</span></td></tr>
<tr name="655" id="655">
<td><a id="l655" class='ln'>655</a></td><td></td></tr>
<tr name="656" id="656">
<td><a id="l656" class='ln'>656</a></td><td>              <a id="656c15" class="tk">Id_REF</a> = 0.0F;</td></tr>
<tr name="657" id="657">
<td><a id="l657" class='ln'>657</a></td><td>              <a id="657c15" class="tk">TEST_IPM_2_0_DW</a>.<a id="657c31" class="tk">HFI_COUNT</a> <a id="657c41" class="tk">+=</a> 0.000628318521F <a id="657c60" class="tk">*</a> <a id="657c62" class="tk">HFI_FRQ</a>;</td></tr>
<tr name="658" id="658">
<td><a id="l658" class='ln'>658</a></td><td>              <span class="kw">if</span> (<a id="658c19" class="tk">TEST_IPM_2_0_DW</a>.<a id="658c35" class="tk">HFI_COUNT</a> <a id="658c45" class="tk">&gt;=</a> 6.28318548F) <span class="br">{</span></td></tr>
<tr name="659" id="659">
<td><a id="l659" class='ln'>659</a></td><td>                <a id="659c17" class="tk">TEST_IPM_2_0_DW</a>.<a id="659c33" class="tk">HFI_COUNT</a> <a id="659c43" class="tk">-=</a> 6.28318548F;</td></tr>
<tr name="660" id="660">
<td><a id="l660" class='ln'>660</a></td><td>              <span class="br">}</span></td></tr>
<tr name="661" id="661">
<td><a id="l661" class='ln'>661</a></td><td></td></tr>
<tr name="662" id="662">
<td><a id="l662" class='ln'>662</a></td><td>              <a id="662c15" class="tk">rtb_Add7</a> = <a id="662c26" class="tk">HFI_Imd</a> <a id="662c34" class="tk">*</a> (<a id="662c37" class="tk">real32_T</a>)<a id="662c46" class="tk">sin</a>(<a id="662c50" class="tk">TEST_IPM_2_0_DW</a>.<a id="662c66" class="tk">HFI_COUNT</a>) <a id="662c77" class="tk">+</a></td></tr>
<tr name="663" id="663">
<td><a id="l663" class='ln'>663</a></td><td>                <a id="663c17" class="tk">Id_REF</a>;</td></tr>
<tr name="664" id="664">
<td><a id="l664" class='ln'>664</a></td><td>              <span class="kw">if</span> (<a id="664c19" class="tk">STOP</a> <a id="664c24" class="tk">!=</a> 0U) <span class="br">{</span></td></tr>
<tr name="665" id="665">
<td><a id="l665" class='ln'>665</a></td><td>                <a id="665c17" class="tk">rtb_Divide_idx_0</a> = 0.0F;</td></tr>
<tr name="666" id="666">
<td><a id="l666" class='ln'>666</a></td><td>                <a id="666c17" class="tk">rtb_Divide_idx_1</a> = 0.0F;</td></tr>
<tr name="667" id="667">
<td><a id="l667" class='ln'>667</a></td><td>              <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="668" id="668">
<td><a id="l668" class='ln'>668</a></td><td>                <a id="668c17" class="tk">rtb_Divide_idx_0</a> = <a id="668c36" class="tk">rtb_Add7</a>;</td></tr>
<tr name="669" id="669">
<td><a id="l669" class='ln'>669</a></td><td>                <a id="669c17" class="tk">rtb_Divide_idx_1</a> = <a id="669c36" class="tk">Id_FBK</a>;</td></tr>
<tr name="670" id="670">
<td><a id="l670" class='ln'>670</a></td><td>              <span class="br">}</span></td></tr>
<tr name="671" id="671">
<td><a id="l671" class='ln'>671</a></td><td></td></tr>
<tr name="672" id="672">
<td><a id="l672" class='ln'>672</a></td><td>              <a id="672c15" class="tk">THERMAL_IdRef</a> = <a id="672c31" class="tk">rtb_Divide_idx_0</a>;</td></tr>
<tr name="673" id="673">
<td><a id="l673" class='ln'>673</a></td><td>              <a id="673c15" class="tk">THERMAL_IdFbk</a> = <a id="673c31" class="tk">rtb_Divide_idx_1</a>;</td></tr>
<tr name="674" id="674">
<td><a id="l674" class='ln'>674</a></td><td>              <a id="674c15" class="tk">rtb_Add8</a> = <a id="674c26" class="tk">HFI_Imq</a> <a id="674c34" class="tk">*</a> (<a id="674c37" class="tk">real32_T</a>)<a id="674c46" class="tk">cos</a>(<a id="674c50" class="tk">TEST_IPM_2_0_DW</a>.<a id="674c66" class="tk">HFI_COUNT</a>) <a id="674c77" class="tk">+</a></td></tr>
<tr name="675" id="675">
<td><a id="l675" class='ln'>675</a></td><td>                <a id="675c17" class="tk">Iq_REF</a>;</td></tr>
<tr name="676" id="676">
<td><a id="l676" class='ln'>676</a></td><td>              <span class="kw">if</span> (<a id="676c19" class="tk">STOP</a> <a id="676c24" class="tk">!=</a> 0U) <span class="br">{</span></td></tr>
<tr name="677" id="677">
<td><a id="l677" class='ln'>677</a></td><td>                <a id="677c17" class="tk">rtb_Sin</a> = 0.0F;</td></tr>
<tr name="678" id="678">
<td><a id="l678" class='ln'>678</a></td><td>                <a id="678c17" class="tk">rtb_Sin1</a> = 0.0F;</td></tr>
<tr name="679" id="679">
<td><a id="l679" class='ln'>679</a></td><td>              <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="680" id="680">
<td><a id="l680" class='ln'>680</a></td><td>                <a id="680c17" class="tk">rtb_Sin</a> = <a id="680c27" class="tk">rtb_Add8</a>;</td></tr>
<tr name="681" id="681">
<td><a id="l681" class='ln'>681</a></td><td>                <a id="681c17" class="tk">rtb_Sin1</a> = <a id="681c28" class="tk">Iq_FBK</a>;</td></tr>
<tr name="682" id="682">
<td><a id="l682" class='ln'>682</a></td><td>              <span class="br">}</span></td></tr>
<tr name="683" id="683">
<td><a id="l683" class='ln'>683</a></td><td></td></tr>
<tr name="684" id="684">
<td><a id="l684" class='ln'>684</a></td><td>              <a id="684c15" class="tk">THERMAL_IqRef</a> = <a id="684c31" class="tk">rtb_Sin</a>;</td></tr>
<tr name="685" id="685">
<td><a id="l685" class='ln'>685</a></td><td>              <a id="685c15" class="tk">THERMAL_IqFbk</a> = <a id="685c31" class="tk">rtb_Sin1</a>;</td></tr>
<tr name="686" id="686">
<td><a id="l686" class='ln'>686</a></td><td>              <a id="686c15" class="tk">rtb_Gain3_o</a> = 0.00028F <a id="686c38" class="tk">*</a> <a id="686c40" class="tk">rtb_Sin1</a>;</td></tr>
<tr name="687" id="687">
<td><a id="l687" class='ln'>687</a></td><td>              <a id="687c15" class="tk">rtb_Gain_l</a> = 0.418879032F <a id="687c41" class="tk">*</a> <a id="687c43" class="tk">N_REF</a>;</td></tr>
<tr name="688" id="688">
<td><a id="l688" class='ln'>688</a></td><td>              <a id="688c15" class="tk">rtb_Product_i</a> = <a id="688c31" class="tk">rtb_Gain3_o</a> <a id="688c43" class="tk">*</a> <a id="688c45" class="tk">rtb_Gain_l</a>;</td></tr>
<tr name="689" id="689">
<td><a id="l689" class='ln'>689</a></td><td>              <a id="689c15" class="tk">rtb_Divide_idx_0</a> <a id="689c32" class="tk">-=</a> <a id="689c35" class="tk">rtb_Divide_idx_1</a>;</td></tr>
<tr name="690" id="690">
<td><a id="l690" class='ln'>690</a></td><td>              <a id="690c15" class="tk">rtb_Sum3_l</a> = 0.0001F <a id="690c36" class="tk">*</a> <a id="690c38" class="tk">Id_Ki</a> <a id="690c44" class="tk">*</a> <a id="690c46" class="tk">rtb_Divide_idx_0</a> <a id="690c63" class="tk">+</a> <a id="690c65" class="tk">Id_Integral</a>;</td></tr>
<tr name="691" id="691">
<td><a id="l691" class='ln'>691</a></td><td>              <a id="691c15" class="tk">TEST_IPM_2_0_MATLABFunction</a>(<a id="691c43" class="tk">UDCPROTECT</a>, <a id="691c55" class="tk">rtb_Sum3_l</a>, <a id="691c67" class="tk">&amp;</a><a id="691c68" class="tk">rtb_Gain3_o</a>);</td></tr>
<tr name="692" id="692">
<td><a id="l692" class='ln'>692</a></td><td>              <a id="692c15" class="tk">Id_Integral</a> = <a id="692c29" class="tk">rtb_Gain3_o</a>;</td></tr>
<tr name="693" id="693">
<td><a id="l693" class='ln'>693</a></td><td>              <a id="693c15" class="tk">Ud_in</a> = (<a id="693c24" class="tk">rtb_Divide_idx_0</a> <a id="693c41" class="tk">*</a> <a id="693c43" class="tk">Id_Kp</a> <a id="693c49" class="tk">+</a> <a id="693c51" class="tk">rtb_Sum3_l</a>) <a id="693c63" class="tk">+</a> <a id="693c65" class="tk">-</a><a id="693c66" class="tk">rtb_Product_i</a>;</td></tr>
<tr name="694" id="694">
<td><a id="l694" class='ln'>694</a></td><td>              <a id="694c15" class="tk">rtb_Gain3_o</a> = <a id="694c29" class="tk">rtb_Sin</a> <a id="694c37" class="tk">-</a> <a id="694c39" class="tk">rtb_Sin1</a>;</td></tr>
<tr name="695" id="695">
<td><a id="l695" class='ln'>695</a></td><td>              <a id="695c15" class="tk">rtb_Sin</a> = 0.0001F <a id="695c33" class="tk">*</a> <a id="695c35" class="tk">Iq_Ki</a> <a id="695c41" class="tk">*</a> <a id="695c43" class="tk">rtb_Gain3_o</a> <a id="695c55" class="tk">+</a> <a id="695c57" class="tk">Iq_Integral</a>;</td></tr>
<tr name="696" id="696">
<td><a id="l696" class='ln'>696</a></td><td>              <a id="696c15" class="tk">TEST_IPM_2_0_MATLABFunction</a>(<a id="696c43" class="tk">UDCPROTECT</a>, <a id="696c55" class="tk">rtb_Gain3_o</a> <a id="696c67" class="tk">*</a> <a id="696c69" class="tk">Iq_Kp</a> <a id="696c75" class="tk">+</a></td></tr>
<tr name="697" id="697">
<td><a id="l697" class='ln'>697</a></td><td>                <a id="697c17" class="tk">rtb_Sin</a>, <a id="697c26" class="tk">&amp;</a><a id="697c27" class="tk">rtb_Divide_idx_0</a>);</td></tr>
<tr name="698" id="698">
<td><a id="l698" class='ln'>698</a></td><td>              <a id="698c15" class="tk">TEST_IPM_2_0_MATLABFunction</a>(<a id="698c43" class="tk">UDCPROTECT</a>, <a id="698c55" class="tk">rtb_Sin</a>, <a id="698c64" class="tk">&amp;</a><a id="698c65" class="tk">rtb_Gain3_o</a>);</td></tr>
<tr name="699" id="699">
<td><a id="l699" class='ln'>699</a></td><td>              <a id="699c15" class="tk">Iq_Integral</a> = <a id="699c29" class="tk">rtb_Gain3_o</a>;</td></tr>
<tr name="700" id="700">
<td><a id="l700" class='ln'>700</a></td><td>              <a id="700c15" class="tk">Uq_in</a> = (8.0E-5F <a id="700c32" class="tk">*</a> <a id="700c34" class="tk">rtb_Divide_idx_1</a> <a id="700c51" class="tk">+</a> 0.054F) <a id="700c61" class="tk">*</a> <a id="700c63" class="tk">rtb_Gain_l</a> <a id="700c74" class="tk">+</a></td></tr>
<tr name="701" id="701">
<td><a id="l701" class='ln'>701</a></td><td>                <a id="701c17" class="tk">rtb_Divide_idx_0</a>;</td></tr>
<tr name="702" id="702">
<td><a id="l702" class='ln'>702</a></td><td>              <a id="702c15" class="tk">TEST_IPM_2_0_MATLABFunction6</a>(<a id="702c44" class="tk">rtb_Add7</a>, <a id="702c54" class="tk">Id_FBK</a>);</td></tr>
<tr name="703" id="703">
<td><a id="l703" class='ln'>703</a></td><td>              <a id="703c15" class="tk">TEST_IPM_2_0_MATLABFunction6</a>(<a id="703c44" class="tk">rtb_Add8</a>, <a id="703c54" class="tk">Iq_FBK</a>);</td></tr>
<tr name="704" id="704">
<td><a id="l704" class='ln'>704</a></td><td>              <a id="704c15" class="tk">rtb_Add4</a> <a id="704c24" class="tk">-=</a> <a id="704c27" class="tk">smc_z1_integral</a>;</td></tr>
<tr name="705" id="705">
<td><a id="l705" class='ln'>705</a></td><td>              <a id="705c15" class="tk">smc_f</a> = 0.0001F <a id="705c31" class="tk">*</a> <a id="705c33" class="tk">smc_b2</a> <a id="705c40" class="tk">*</a> <a id="705c42" class="tk">rtb_Add4</a> <a id="705c51" class="tk">+</a> <a id="705c53" class="tk">smc_e1_integral</a>;</td></tr>
<tr name="706" id="706">
<td><a id="l706" class='ln'>706</a></td><td>              <a id="706c15" class="tk">smc_z1_integral</a> <a id="706c31" class="tk">+=</a> ((<a id="706c36" class="tk">rtb_Add2_k</a> <a id="706c47" class="tk">*</a> <a id="706c49" class="tk">rtb_Gain3_h</a> <a id="706c61" class="tk">+</a> <a id="706c63" class="tk">smc_f</a>) <a id="706c70" class="tk">+</a> <a id="706c72" class="tk">rtb_Add4</a> <a id="706c81" class="tk">*</a></td></tr>
<tr name="707" id="707">
<td><a id="l707" class='ln'>707</a></td><td>                                  <a id="707c35" class="tk">smc_b1</a>) <a id="707c43" class="tk">*</a> <a id="707c45" class="tk">TEST_IPM_2_0_ConstB</a>.<a id="707c65" class="tk">Gain_f</a>;</td></tr>
<tr name="708" id="708">
<td><a id="l708" class='ln'>708</a></td><td>              <a id="708c15" class="tk">smc_e1_integral</a> = <a id="708c33" class="tk">smc_f</a>;</td></tr>
<tr name="709" id="709">
<td><a id="l709" class='ln'>709</a></td><td>              <a id="709c15" class="tk">Udc_Integral</a> = <a id="709c30" class="tk">rtb_Gain2_p</a>;</td></tr>
<tr name="710" id="710">
<td><a id="l710" class='ln'>710</a></td><td>              <a id="710c15" class="tk">ControlAng</a> = <a id="710c28" class="tk">ResloverAng</a>;</td></tr>
<tr name="711" id="711">
<td><a id="l711" class='ln'>711</a></td><td>              <span class="kw">break</span>;</td></tr>
<tr name="712" id="712">
<td><a id="l712" class='ln'>712</a></td><td></td></tr>
<tr name="713" id="713">
<td><a id="l713" class='ln'>713</a></td><td>             <span class="kw">case</span> 4L<a id="713c21" class="tk">:</a></td></tr>
<tr name="714" id="714">
<td><a id="l714" class='ln'>714</a></td><td>              <a id="714c15" class="tk">Id_Kp</a> = 0.527787626F <a id="714c36" class="tk">*</a> <a id="714c38" class="tk">PI_Multi</a>;</td></tr>
<tr name="715" id="715">
<td><a id="l715" class='ln'>715</a></td><td>              <a id="715c15" class="tk">Id_Ki</a> = 26.3893814F <a id="715c35" class="tk">*</a> <a id="715c37" class="tk">PI_Multi</a>;</td></tr>
<tr name="716" id="716">
<td><a id="l716" class='ln'>716</a></td><td>              <a id="716c15" class="tk">Iq_Kp</a> = 0.527787626F <a id="716c36" class="tk">*</a> <a id="716c38" class="tk">PI_Multi</a>;</td></tr>
<tr name="717" id="717">
<td><a id="l717" class='ln'>717</a></td><td>              <a id="717c15" class="tk">Iq_Ki</a> = 26.3893814F <a id="717c35" class="tk">*</a> <a id="717c37" class="tk">PI_Multi</a>;</td></tr>
<tr name="718" id="718">
<td><a id="l718" class='ln'>718</a></td><td>              <a id="718c15" class="tk">ControlAng</a> = <a id="718c28" class="tk">ResloverAng</a>;</td></tr>
<tr name="719" id="719">
<td><a id="l719" class='ln'>719</a></td><td>              <a id="719c15" class="tk">status</a> = <a id="719c24" class="tk">TEST_IPM_2_0_DW</a>.<a id="719c40" class="tk">count_f</a> <a id="719c48" class="tk">+</a> <span class="ct">/*MW:OvSatOk*/</span> 1U;</td></tr>
<tr name="720" id="720">
<td><a id="l720" class='ln'>720</a></td><td>              <span class="kw">if</span> (<a id="720c19" class="tk">status</a> <a id="720c26" class="tk">&lt;</a> <a id="720c28" class="tk">TEST_IPM_2_0_DW</a>.<a id="720c44" class="tk">count_f</a>) <span class="br">{</span></td></tr>
<tr name="721" id="721">
<td><a id="l721" class='ln'>721</a></td><td>                <a id="721c17" class="tk">status</a> = <a id="721c26" class="tk">MAX_uint16_T</a>;</td></tr>
<tr name="722" id="722">
<td><a id="l722" class='ln'>722</a></td><td>              <span class="br">}</span></td></tr>
<tr name="723" id="723">
<td><a id="l723" class='ln'>723</a></td><td></td></tr>
<tr name="724" id="724">
<td><a id="l724" class='ln'>724</a></td><td>              <a id="724c15" class="tk">TEST_IPM_2_0_DW</a>.<a id="724c31" class="tk">count_f</a> = <a id="724c41" class="tk">status</a>;</td></tr>
<tr name="725" id="725">
<td><a id="l725" class='ln'>725</a></td><td>              <span class="kw">if</span> (<a id="725c19" class="tk">TEST_IPM_2_0_DW</a>.<a id="725c35" class="tk">count_f</a> <a id="725c43" class="tk">==</a> 10U) <span class="br">{</span></td></tr>
<tr name="726" id="726">
<td><a id="l726" class='ln'>726</a></td><td>                <a id="726c17" class="tk">TEST_IPM_2_0_DW</a>.<a id="726c33" class="tk">count_f</a> = 0U;</td></tr>
<tr name="727" id="727">
<td><a id="l727" class='ln'>727</a></td><td>                <span class="kw">if</span> (<a id="727c21" class="tk">STOP</a> <a id="727c26" class="tk">!=</a> 0U) <span class="br">{</span></td></tr>
<tr name="728" id="728">
<td><a id="l728" class='ln'>728</a></td><td>                  <a id="728c19" class="tk">rtb_Divide_idx_0</a> = 0.0F;</td></tr>
<tr name="729" id="729">
<td><a id="l729" class='ln'>729</a></td><td>                  <a id="729c19" class="tk">rtb_Divide_idx_1</a> = 0.0F;</td></tr>
<tr name="730" id="730">
<td><a id="l730" class='ln'>730</a></td><td>                <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="731" id="731">
<td><a id="l731" class='ln'>731</a></td><td>                  <a id="731c19" class="tk">rtb_Divide_idx_0</a> = <a id="731c38" class="tk">N_REF</a>;</td></tr>
<tr name="732" id="732">
<td><a id="l732" class='ln'>732</a></td><td>                  <a id="732c19" class="tk">rtb_Divide_idx_1</a> = <a id="732c38" class="tk">N_FBK</a>;</td></tr>
<tr name="733" id="733">
<td><a id="l733" class='ln'>733</a></td><td>                <span class="br">}</span></td></tr>
<tr name="734" id="734">
<td><a id="l734" class='ln'>734</a></td><td></td></tr>
<tr name="735" id="735">
<td><a id="l735" class='ln'>735</a></td><td>                <a id="735c17" class="tk">rtb_Divide_idx_0</a> <a id="735c34" class="tk">-=</a> <a id="735c37" class="tk">rtb_Divide_idx_1</a>;</td></tr>
<tr name="736" id="736">
<td><a id="l736" class='ln'>736</a></td><td>                <a id="736c17" class="tk">rtb_Divide_idx_1</a> = <a id="736c36" class="tk">rtb_Divide_idx_0</a> <a id="736c53" class="tk">*</a> <a id="736c55" class="tk">N_Kp</a>;</td></tr>
<tr name="737" id="737">
<td><a id="l737" class='ln'>737</a></td><td>                <a id="737c17" class="tk">rtb_Divide_idx_0</a> = 0.001F <a id="737c43" class="tk">*</a> <a id="737c45" class="tk">N_Ki</a> <a id="737c50" class="tk">*</a> <a id="737c52" class="tk">rtb_Divide_idx_0</a> <a id="737c69" class="tk">+</a> <a id="737c71" class="tk">N_Integral</a>;</td></tr>
<tr name="738" id="738">
<td><a id="l738" class='ln'>738</a></td><td>                <a id="738c17" class="tk">TEST_IPM_2_0_MATLABFunction_g</a>(432.0F, <a id="738c55" class="tk">rtb_Divide_idx_1</a> <a id="738c72" class="tk">+</a></td></tr>
<tr name="739" id="739">
<td><a id="l739" class='ln'>739</a></td><td>                  <a id="739c19" class="tk">rtb_Divide_idx_0</a>, <a id="739c37" class="tk">&amp;</a><a id="739c38" class="tk">Iq_REF</a>);</td></tr>
<tr name="740" id="740">
<td><a id="l740" class='ln'>740</a></td><td>                <a id="740c17" class="tk">N_Integral</a> = <a id="740c30" class="tk">rtb_Divide_idx_0</a>;</td></tr>
<tr name="741" id="741">
<td><a id="l741" class='ln'>741</a></td><td>                <a id="741c17" class="tk">Id_REF</a> = 0.0F;</td></tr>
<tr name="742" id="742">
<td><a id="l742" class='ln'>742</a></td><td>              <span class="br">}</span></td></tr>
<tr name="743" id="743">
<td><a id="l743" class='ln'>743</a></td><td>              <span class="kw">break</span>;</td></tr>
<tr name="744" id="744">
<td><a id="l744" class='ln'>744</a></td><td></td></tr>
<tr name="745" id="745">
<td><a id="l745" class='ln'>745</a></td><td>             <span class="kw">case</span> 5L<a id="745c21" class="tk">:</a></td></tr>
<tr name="746" id="746">
<td><a id="l746" class='ln'>746</a></td><td>              <a id="746c15" class="tk">STOP</a> = 1U;</td></tr>
<tr name="747" id="747">
<td><a id="l747" class='ln'>747</a></td><td>              <a id="747c15" class="tk">PROTECT</a> = 0U;</td></tr>
<tr name="748" id="748">
<td><a id="l748" class='ln'>748</a></td><td>              <span class="kw">break</span>;</td></tr>
<tr name="749" id="749">
<td><a id="l749" class='ln'>749</a></td><td></td></tr>
<tr name="750" id="750">
<td><a id="l750" class='ln'>750</a></td><td>             <span class="kw">case</span> 6L<a id="750c21" class="tk">:</a></td></tr>
<tr name="751" id="751">
<td><a id="l751" class='ln'>751</a></td><td>              <span class="kw">if</span> (<a id="751c19" class="tk">STOP</a> <a id="751c24" class="tk">!=</a> 0U) <span class="br">{</span></td></tr>
<tr name="752" id="752">
<td><a id="l752" class='ln'>752</a></td><td>                <a id="752c17" class="tk">rtb_Sin</a> = 0.0F;</td></tr>
<tr name="753" id="753">
<td><a id="l753" class='ln'>753</a></td><td>                <a id="753c17" class="tk">rtb_Sin1</a> = 0.0F;</td></tr>
<tr name="754" id="754">
<td><a id="l754" class='ln'>754</a></td><td>                <a id="754c17" class="tk">rtb_Divide_idx_0</a> = 0.0F;</td></tr>
<tr name="755" id="755">
<td><a id="l755" class='ln'>755</a></td><td>              <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="756" id="756">
<td><a id="l756" class='ln'>756</a></td><td>                <a id="756c17" class="tk">rtb_Sin</a> = <a id="756c27" class="tk">Udc_REF</a>;</td></tr>
<tr name="757" id="757">
<td><a id="l757" class='ln'>757</a></td><td>                <a id="757c17" class="tk">rtb_Sin1</a> = <a id="757c28" class="tk">Udc_FBK</a>;</td></tr>
<tr name="758" id="758">
<td><a id="l758" class='ln'>758</a></td><td>                <a id="758c17" class="tk">rtb_Divide_idx_0</a> = <a id="758c36" class="tk">FbL_z3</a>;</td></tr>
<tr name="759" id="759">
<td><a id="l759" class='ln'>759</a></td><td>              <span class="br">}</span></td></tr>
<tr name="760" id="760">
<td><a id="l760" class='ln'>760</a></td><td></td></tr>
<tr name="761" id="761">
<td><a id="l761" class='ln'>761</a></td><td>              <a id="761c15" class="tk">rtb_Divide_idx_1</a> = <a id="761c34" class="tk">N_FBK</a> <a id="761c40" class="tk">*</a> 2.0F <a id="761c47" class="tk">*</a> 3.14159274F <a id="761c61" class="tk">/</a> 60.0F <a id="761c69" class="tk">*</a> 4.0F <a id="761c76" class="tk">*</a></td></tr>
<tr name="762" id="762">
<td><a id="l762" class='ln'>762</a></td><td>                <a id="762c17" class="tk">FbL_Phif</a>;</td></tr>
<tr name="763" id="763">
<td><a id="l763" class='ln'>763</a></td><td>              <a id="763c15" class="tk">rtb_Divide_idx_1</a> = ((<a id="763c36" class="tk">real32_T</a>)<a id="763c45" class="tk">sqrt</a>(<a id="763c50" class="tk">fabsf</a>(<a id="763c56" class="tk">rtb_Divide_idx_1</a> <a id="763c73" class="tk">*</a></td></tr>
<tr name="764" id="764">
<td><a id="l764" class='ln'>764</a></td><td>                <a id="764c17" class="tk">rtb_Divide_idx_1</a> <a id="764c34" class="tk">-</a> 0.666666687F <a id="764c49" class="tk">*</a> <a id="764c51" class="tk">Udc_REF</a> <a id="764c59" class="tk">*</a> <a id="764c61" class="tk">Udc_REF</a> <a id="764c69" class="tk">/</a> <a id="764c71" class="tk">FbL_Rdc</a> <a id="764c79" class="tk">*</a></td></tr>
<tr name="765" id="765">
<td><a id="l765" class='ln'>765</a></td><td>                (4.0F <a id="765c23" class="tk">*</a> <a id="765c25" class="tk">FbL_Rs</a>))) <a id="765c35" class="tk">+</a> <a id="765c37" class="tk">-</a><a id="765c38" class="tk">rtb_Divide_idx_1</a>) <a id="765c56" class="tk">/</a> 2.0F <a id="765c63" class="tk">/</a> <a id="765c65" class="tk">FbL_Rs</a>;</td></tr>
<tr name="766" id="766">
<td><a id="l766" class='ln'>766</a></td><td>              <a id="766c15" class="tk">FbL_Udc_Integral</a> <a id="766c32" class="tk">+=</a> 0.0001F <a id="766c43" class="tk">*</a> <a id="766c45" class="tk">FbL_k3</a> <a id="766c52" class="tk">*</a> (<a id="766c55" class="tk">rtb_Sin</a> <a id="766c63" class="tk">-</a> <a id="766c65" class="tk">rtb_Sin1</a>);</td></tr>
<tr name="767" id="767">
<td><a id="l767" class='ln'>767</a></td><td>              <a id="767c15" class="tk">FbL_z1ref</a> = (3.0F <a id="767c33" class="tk">*</a> <a id="767c35" class="tk">FbL_Lq</a> <a id="767c42" class="tk">*</a> <a id="767c44" class="tk">rtb_Divide_idx_1</a> <a id="767c61" class="tk">*</a> <a id="767c63" class="tk">rtb_Divide_idx_1</a> <a id="767c80" class="tk">/</a></td></tr>
<tr name="768" id="768">
<td><a id="l768" class='ln'>768</a></td><td>                           2.0F <a id="768c33" class="tk">*</a> <a id="768c35" class="tk">FbL_iqMuti</a> <a id="768c46" class="tk">+</a> <a id="768c48" class="tk">FbL_Cdc</a> <a id="768c56" class="tk">*</a> <a id="768c58" class="tk">Udc_REF</a> <a id="768c66" class="tk">*</a> <a id="768c68" class="tk">Udc_REF</a>) <a id="768c77" class="tk">+</a></td></tr>
<tr name="769" id="769">
<td><a id="l769" class='ln'>769</a></td><td>                <a id="769c17" class="tk">FbL_Udc_Integral</a>;</td></tr>
<tr name="770" id="770">
<td><a id="l770" class='ln'>770</a></td><td>              <span class="kw">if</span> (<a id="770c19" class="tk">STOP</a> <a id="770c24" class="tk">!=</a> 0U) <span class="br">{</span></td></tr>
<tr name="771" id="771">
<td><a id="l771" class='ln'>771</a></td><td>                <a id="771c17" class="tk">rtb_Sin</a> = 0.0F;</td></tr>
<tr name="772" id="772">
<td><a id="l772" class='ln'>772</a></td><td>                <a id="772c17" class="tk">rtb_Sin1</a> = 0.0F;</td></tr>
<tr name="773" id="773">
<td><a id="l773" class='ln'>773</a></td><td>              <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="774" id="774">
<td><a id="l774" class='ln'>774</a></td><td>                <a id="774c17" class="tk">rtb_Sin</a> = <a id="774c27" class="tk">FbL_z1</a>;</td></tr>
<tr name="775" id="775">
<td><a id="l775" class='ln'>775</a></td><td>                <a id="775c17" class="tk">rtb_Sin1</a> = <a id="775c28" class="tk">FbL_z1ref</a>;</td></tr>
<tr name="776" id="776">
<td><a id="l776" class='ln'>776</a></td><td>              <span class="br">}</span></td></tr>
<tr name="777" id="777">
<td><a id="l777" class='ln'>777</a></td><td></td></tr>
<tr name="778" id="778">
<td><a id="l778" class='ln'>778</a></td><td>              <a id="778c15" class="tk">rtb_Add4</a> = <a id="778c26" class="tk">rtb_Sin</a> <a id="778c34" class="tk">-</a> <a id="778c36" class="tk">rtb_Sin1</a>;</td></tr>
<tr name="779" id="779">
<td><a id="l779" class='ln'>779</a></td><td>              <a id="779c15" class="tk">rtb_Gain2_p</a> = <a id="779c29" class="tk">TEST_IPM_2_0_ConstB</a>.<a id="779c49" class="tk">Gain</a> <a id="779c54" class="tk">*</a> <a id="779c56" class="tk">rtb_Add4</a> <a id="779c65" class="tk">+</a></td></tr>
<tr name="780" id="780">
<td><a id="l780" class='ln'>780</a></td><td>                <a id="780c17" class="tk">FbL_smc_integral</a>;</td></tr>
<tr name="781" id="781">
<td><a id="l781" class='ln'>781</a></td><td>              <a id="781c15" class="tk">FbL_smc_integral</a> = <a id="781c34" class="tk">rtb_Gain2_p</a>;</td></tr>
<tr name="782" id="782">
<td><a id="l782" class='ln'>782</a></td><td>              <a id="782c15" class="tk">rtb_Gain2_p</a> = (600.0F <a id="782c37" class="tk">*</a> <a id="782c39" class="tk">rtb_Add4</a> <a id="782c48" class="tk">+</a> <a id="782c50" class="tk">rtb_Gain2_p</a>) <a id="782c63" class="tk">+</a> <a id="782c65" class="tk">FbL_z2</a>;</td></tr>
<tr name="783" id="783">
<td><a id="l783" class='ln'>783</a></td><td>              <span class="kw">if</span> (<a id="783c19" class="tk">rtb_Gain2_p</a> <a id="783c31" class="tk">&lt;</a> 0.0F) <span class="br">{</span></td></tr>
<tr name="784" id="784">
<td><a id="l784" class='ln'>784</a></td><td>                <a id="784c17" class="tk">rtb_Divide_idx_1</a> = <a id="784c36" class="tk">-</a>1.0F;</td></tr>
<tr name="785" id="785">
<td><a id="l785" class='ln'>785</a></td><td>              <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="785c26" class="tk">rtb_Gain2_p</a> <a id="785c38" class="tk">&gt;</a> 0.0F) <span class="br">{</span></td></tr>
<tr name="786" id="786">
<td><a id="l786" class='ln'>786</a></td><td>                <a id="786c17" class="tk">rtb_Divide_idx_1</a> = 1.0F;</td></tr>
<tr name="787" id="787">
<td><a id="l787" class='ln'>787</a></td><td>              <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="787c26" class="tk">rtb_Gain2_p</a> <a id="787c38" class="tk">==</a> 0.0F) <span class="br">{</span></td></tr>
<tr name="788" id="788">
<td><a id="l788" class='ln'>788</a></td><td>                <a id="788c17" class="tk">rtb_Divide_idx_1</a> = 0.0F;</td></tr>
<tr name="789" id="789">
<td><a id="l789" class='ln'>789</a></td><td>              <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="790" id="790">
<td><a id="l790" class='ln'>790</a></td><td>                <a id="790c17" class="tk">rtb_Divide_idx_1</a> = (<a id="790c37" class="tk">rtNaNF</a>);</td></tr>
<tr name="791" id="791">
<td><a id="l791" class='ln'>791</a></td><td>              <span class="br">}</span></td></tr>
<tr name="792" id="792">
<td><a id="l792" class='ln'>792</a></td><td></td></tr>
<tr name="793" id="793">
<td><a id="l793" class='ln'>793</a></td><td>              <a id="793c15" class="tk">rtb_Add2_k</a> = <a id="793c28" class="tk">-</a>0.0001F <a id="793c37" class="tk">*</a> <a id="793c39" class="tk">FbL_k0</a> <a id="793c46" class="tk">*</a> 0.0001F <a id="793c56" class="tk">*</a> <a id="793c58" class="tk">rtb_Add4</a> <a id="793c67" class="tk">+</a></td></tr>
<tr name="794" id="794">
<td><a id="l794" class='ln'>794</a></td><td>                <a id="794c17" class="tk">FbL_z1_Integral</a>;</td></tr>
<tr name="795" id="795">
<td><a id="l795" class='ln'>795</a></td><td>              <a id="795c15" class="tk">FbL_z1_Integral</a> = <a id="795c33" class="tk">rtb_Add2_k</a>;</td></tr>
<tr name="796" id="796">
<td><a id="l796" class='ln'>796</a></td><td>              <a id="796c15" class="tk">FbL_v1</a> = ((<a id="796c26" class="tk">-</a>0.0001F <a id="796c35" class="tk">*</a> <a id="796c37" class="tk">FbL_k1</a> <a id="796c44" class="tk">*</a> <a id="796c46" class="tk">rtb_Add4</a> <a id="796c55" class="tk">+</a> <a id="796c57" class="tk">rtb_Add2_k</a>) <a id="796c69" class="tk">+</a></td></tr>
<tr name="797" id="797">
<td><a id="l797" class='ln'>797</a></td><td>                        (<a id="797c26" class="tk">rtb_Divide_idx_1</a> <a id="797c43" class="tk">*</a> <a id="797c45" class="tk">FbL_smc_r2</a> <a id="797c56" class="tk">+</a> <a id="797c58" class="tk">rtb_Gain2_p</a> <a id="797c70" class="tk">*</a></td></tr>
<tr name="798" id="798">
<td><a id="l798" class='ln'>798</a></td><td>                         <a id="798c26" class="tk">FbL_smc_r1</a>)) <a id="798c39" class="tk">+</a> <a id="798c41" class="tk">-</a>0.0001F <a id="798c50" class="tk">*</a> <a id="798c52" class="tk">FbL_k2</a> <a id="798c59" class="tk">*</a> <a id="798c61" class="tk">FbL_z2</a>;</td></tr>
<tr name="799" id="799">
<td><a id="l799" class='ln'>799</a></td><td>              <a id="799c15" class="tk">rtb_Gain2_p</a> = <a id="799c29" class="tk">Udc_FBK</a> <a id="799c37" class="tk">*</a> <a id="799c39" class="tk">Udc_FBK</a>;</td></tr>
<tr name="800" id="800">
<td><a id="l800" class='ln'>800</a></td><td>              <a id="800c15" class="tk">rtb_Add4</a> = <a id="800c26" class="tk">fabsf</a>(<a id="800c32" class="tk">N_FBK</a>) <a id="800c39" class="tk">*</a> 2.0F <a id="800c46" class="tk">*</a> 3.14159274F <a id="800c60" class="tk">/</a> 60.0F;</td></tr>
<tr name="801" id="801">
<td><a id="l801" class='ln'>801</a></td><td>              <a id="801c15" class="tk">TEST_IPM_2_0_DW</a>.<a id="801c31" class="tk">t</a> <a id="801c33" class="tk">+=</a> (<a id="801c37" class="tk">rtb_Add4</a> <a id="801c46" class="tk">*</a> 4.0F <a id="801c53" class="tk">+</a> 0.01F) <a id="801c62" class="tk">*</a> 6.0F <a id="801c69" class="tk">*</a> 0.0001F;</td></tr>
<tr name="802" id="802">
<td><a id="l802" class='ln'>802</a></td><td>              <span class="kw">if</span> (<a id="802c19" class="tk">TEST_IPM_2_0_DW</a>.<a id="802c35" class="tk">t</a> <a id="802c37" class="tk">&gt;=</a> 6.2831853071795862) <span class="br">{</span></td></tr>
<tr name="803" id="803">
<td><a id="l803" class='ln'>803</a></td><td>                <a id="803c17" class="tk">TEST_IPM_2_0_DW</a>.<a id="803c33" class="tk">t</a> = 0.0F;</td></tr>
<tr name="804" id="804">
<td><a id="l804" class='ln'>804</a></td><td>              <span class="br">}</span></td></tr>
<tr name="805" id="805">
<td><a id="l805" class='ln'>805</a></td><td></td></tr>
<tr name="806" id="806">
<td><a id="l806" class='ln'>806</a></td><td>              <a id="806c15" class="tk">rtb_Gain3_h</a> = (<a id="806c30" class="tk">real32_T</a>)<a id="806c39" class="tk">sin</a>(<a id="806c43" class="tk">FbL_Phif6Pha</a> <a id="806c56" class="tk">/</a> 180.0F <a id="806c65" class="tk">*</a> 3.14159274F <a id="806c79" class="tk">+</a></td></tr>
<tr name="807" id="807">
<td><a id="l807" class='ln'>807</a></td><td>                <a id="807c17" class="tk">TEST_IPM_2_0_DW</a>.<a id="807c33" class="tk">t</a>) <a id="807c36" class="tk">*</a> (<a id="807c39" class="tk">FbL_Phif</a> <a id="807c48" class="tk">*</a> <a id="807c50" class="tk">FbL_Phif6Amp</a>) <a id="807c64" class="tk">+</a> <a id="807c66" class="tk">FbL_Phif</a>;</td></tr>
<tr name="808" id="808">
<td><a id="l808" class='ln'>808</a></td><td>              <a id="808c15" class="tk">rtb_Add2_k</a> = <a id="808c28" class="tk">-</a>0.0001F <a id="808c37" class="tk">*</a> <a id="808c39" class="tk">FbL_k4</a> <a id="808c46" class="tk">*</a> 0.0001F <a id="808c56" class="tk">*</a> <a id="808c58" class="tk">rtb_Divide_idx_0</a> <a id="808c75" class="tk">+</a></td></tr>
<tr name="809" id="809">
<td><a id="l809" class='ln'>809</a></td><td>                <a id="809c17" class="tk">FbL_z3_Integral</a>;</td></tr>
<tr name="810" id="810">
<td><a id="l810" class='ln'>810</a></td><td>              <a id="810c15" class="tk">FbL_z3_Integral</a> = <a id="810c33" class="tk">rtb_Add2_k</a>;</td></tr>
<tr name="811" id="811">
<td><a id="l811" class='ln'>811</a></td><td>              <a id="811c15" class="tk">FbL_v2</a> = <a id="811c24" class="tk">-</a>0.0001F <a id="811c33" class="tk">*</a> <a id="811c35" class="tk">FbL_k5</a> <a id="811c42" class="tk">*</a> <a id="811c44" class="tk">rtb_Divide_idx_0</a> <a id="811c61" class="tk">+</a> <a id="811c63" class="tk">rtb_Add2_k</a>;</td></tr>
<tr name="812" id="812">
<td><a id="l812" class='ln'>812</a></td><td>              <a id="812c15" class="tk">rtb_Divide_idx_1</a> = <a id="812c34" class="tk">rtb_Add4</a> <a id="812c43" class="tk">*</a> 4.0F;</td></tr>
<tr name="813" id="813">
<td><a id="l813" class='ln'>813</a></td><td>              <a id="813c15" class="tk">rtb_Sin1</a> = <a id="813c26" class="tk">rtb_Add4</a> <a id="813c35" class="tk">*</a> 4.0F <a id="813c42" class="tk">+</a> 0.01F;</td></tr>
<tr name="814" id="814">
<td><a id="l814" class='ln'>814</a></td><td>              <a id="814c15" class="tk">rtb_Divide_idx_0</a> = (<a id="814c35" class="tk">-</a><a id="814c36" class="tk">FbL_Rs</a> <a id="814c43" class="tk">/</a> <a id="814c45" class="tk">FbL_Lq</a> <a id="814c52" class="tk">*</a> <a id="814c54" class="tk">Iq_FBK</a> <a id="814c61" class="tk">-</a> (<a id="814c64" class="tk">rtb_Divide_idx_1</a></td></tr>
<tr name="815" id="815">
<td><a id="l815" class='ln'>815</a></td><td>                <a id="815c17" class="tk">+</a> 0.01F) <a id="815c26" class="tk">*</a> <a id="815c28" class="tk">FbL_Ld</a> <a id="815c35" class="tk">/</a> <a id="815c37" class="tk">FbL_Lq</a> <a id="815c44" class="tk">*</a> <a id="815c46" class="tk">Id_FBK</a>) <a id="815c54" class="tk">-</a> (<a id="815c57" class="tk">rtb_Divide_idx_1</a> <a id="815c74" class="tk">+</a> 0.01F)</td></tr>
<tr name="816" id="816">
<td><a id="l816" class='ln'>816</a></td><td>                <a id="816c17" class="tk">*</a> <a id="816c19" class="tk">rtb_Gain3_h</a> <a id="816c31" class="tk">/</a> <a id="816c33" class="tk">FbL_Lq</a>;</td></tr>
<tr name="817" id="817">
<td><a id="l817" class='ln'>817</a></td><td>              <a id="817c15" class="tk">rtb_Add2_k</a> = (<a id="817c29" class="tk">rtb_Divide_idx_1</a> <a id="817c46" class="tk">+</a> 0.01F) <a id="817c55" class="tk">*</a> <a id="817c57" class="tk">FbL_Lq</a> <a id="817c64" class="tk">/</a> <a id="817c66" class="tk">FbL_Ld</a> <a id="817c73" class="tk">*</a> <a id="817c75" class="tk">Iq_FBK</a></td></tr>
<tr name="818" id="818">
<td><a id="l818" class='ln'>818</a></td><td>                <a id="818c17" class="tk">+</a> <a id="818c19" class="tk">-</a><a id="818c20" class="tk">FbL_Rs</a> <a id="818c27" class="tk">/</a> <a id="818c29" class="tk">FbL_Ld</a> <a id="818c36" class="tk">*</a> <a id="818c38" class="tk">Id_FBK</a>;</td></tr>
<tr name="819" id="819">
<td><a id="l819" class='ln'>819</a></td><td>              <a id="819c15" class="tk">rtb_Add4</a> = <a id="819c26" class="tk">-</a>2.0F <a id="819c32" class="tk">/</a> <a id="819c34" class="tk">FbL_Cdc</a> <a id="819c42" class="tk">/</a> <a id="819c44" class="tk">FbL_Rdc</a> <a id="819c52" class="tk">*</a> <a id="819c54" class="tk">rtb_Gain2_p</a>;</td></tr>
<tr name="820" id="820">
<td><a id="l820" class='ln'>820</a></td><td>              <a id="820c15" class="tk">rtb_Add8</a> = 1.0F <a id="820c31" class="tk">/</a> <a id="820c33" class="tk">FbL_Lq</a>;</td></tr>
<tr name="821" id="821">
<td><a id="l821" class='ln'>821</a></td><td>              <a id="821c15" class="tk">rtb_Gain3_o</a> = <a id="821c29" class="tk">-</a>3.0F <a id="821c35" class="tk">/</a> <a id="821c37" class="tk">FbL_Cdc</a> <a id="821c45" class="tk">*</a> <a id="821c47" class="tk">Iq_FBK</a>;</td></tr>
<tr name="822" id="822">
<td><a id="l822" class='ln'>822</a></td><td>              <a id="822c15" class="tk">rtb_Add7</a> = 1.0F <a id="822c31" class="tk">/</a> <a id="822c33" class="tk">FbL_Ld</a>;</td></tr>
<tr name="823" id="823">
<td><a id="l823" class='ln'>823</a></td><td>              <a id="823c15" class="tk">g2_idx_2</a> = <a id="823c26" class="tk">-</a>3.0F <a id="823c32" class="tk">/</a> <a id="823c34" class="tk">FbL_Cdc</a> <a id="823c42" class="tk">*</a> <a id="823c44" class="tk">Id_FBK</a>;</td></tr>
<tr name="824" id="824">
<td><a id="l824" class='ln'>824</a></td><td>              <a id="824c15" class="tk">rtb_Sin</a> = 3.0F <a id="824c30" class="tk">*</a> <a id="824c32" class="tk">rtb_Sin1</a> <a id="824c41" class="tk">*</a> (<a id="824c44" class="tk">FbL_Ld</a> <a id="824c51" class="tk">-</a> <a id="824c53" class="tk">FbL_Lq</a>);</td></tr>
<tr name="825" id="825">
<td><a id="l825" class='ln'>825</a></td><td>              <a id="825c15" class="tk">rtb_Gain_l</a> = (<a id="825c29" class="tk">-</a>6.0F <a id="825c35" class="tk">*</a> <a id="825c37" class="tk">FbL_Rs</a> <a id="825c44" class="tk">*</a> <a id="825c46" class="tk">Iq_FBK</a> <a id="825c53" class="tk">-</a> <a id="825c55" class="tk">rtb_Sin</a> <a id="825c63" class="tk">*</a> <a id="825c65" class="tk">Id_FBK</a>) <a id="825c73" class="tk">-</a> 3.0F <a id="825c80" class="tk">*</a></td></tr>
<tr name="826" id="826">
<td><a id="l826" class='ln'>826</a></td><td>                <a id="826c17" class="tk">rtb_Sin1</a> <a id="826c26" class="tk">*</a> <a id="826c28" class="tk">rtb_Gain3_h</a>;</td></tr>
<tr name="827" id="827">
<td><a id="l827" class='ln'>827</a></td><td>              <a id="827c15" class="tk">rtb_Product_i</a> = <a id="827c31" class="tk">-</a>6.0F <a id="827c37" class="tk">*</a> <a id="827c39" class="tk">FbL_Rs</a> <a id="827c46" class="tk">*</a> <a id="827c48" class="tk">Id_FBK</a> <a id="827c55" class="tk">-</a> <a id="827c57" class="tk">rtb_Sin</a> <a id="827c65" class="tk">*</a> <a id="827c67" class="tk">Iq_FBK</a>;</td></tr>
<tr name="828" id="828">
<td><a id="l828" class='ln'>828</a></td><td>              <a id="828c15" class="tk">rtb_Sum3_l</a> = <a id="828c28" class="tk">-</a>2.0F <a id="828c34" class="tk">/</a> <a id="828c36" class="tk">FbL_Rdc</a>;</td></tr>
<tr name="829" id="829">
<td><a id="l829" class='ln'>829</a></td><td>              <a id="829c15" class="tk">rtb_Sin</a> = ((<a id="829c27" class="tk">rtb_Add8</a> <a id="829c36" class="tk">*</a> <a id="829c38" class="tk">rtb_Gain_l</a> <a id="829c49" class="tk">+</a> 0.0F <a id="829c56" class="tk">*</a> <a id="829c58" class="tk">rtb_Product_i</a>) <a id="829c73" class="tk">+</a></td></tr>
<tr name="830" id="830">
<td><a id="l830" class='ln'>830</a></td><td>                         <a id="830c26" class="tk">rtb_Gain3_o</a> <a id="830c38" class="tk">*</a> <a id="830c40" class="tk">rtb_Sum3_l</a>) <a id="830c52" class="tk">*</a> 0.0001F;</td></tr>
<tr name="831" id="831">
<td><a id="l831" class='ln'>831</a></td><td>              <a id="831c15" class="tk">rtb_Sin1</a> = ((0.0F <a id="831c33" class="tk">*</a> <a id="831c35" class="tk">rtb_Gain_l</a> <a id="831c46" class="tk">+</a> <a id="831c48" class="tk">rtb_Add7</a> <a id="831c57" class="tk">*</a> <a id="831c59" class="tk">rtb_Product_i</a>) <a id="831c74" class="tk">+</a></td></tr>
<tr name="832" id="832">
<td><a id="l832" class='ln'>832</a></td><td>                          <a id="832c27" class="tk">g2_idx_2</a> <a id="832c36" class="tk">*</a> <a id="832c38" class="tk">rtb_Sum3_l</a>) <a id="832c50" class="tk">*</a> 0.0001F;</td></tr>
<tr name="833" id="833">
<td><a id="l833" class='ln'>833</a></td><td>              <a id="833c15" class="tk">rtb_Add7</a> = (<a id="833c27" class="tk">g2_idx_2</a> <a id="833c36" class="tk">*</a> 0.0F <a id="833c43" class="tk">+</a> <a id="833c45" class="tk">rtb_Add7</a>) <a id="833c55" class="tk">*</a> 0.0001F;</td></tr>
<tr name="834" id="834">
<td><a id="l834" class='ln'>834</a></td><td>              <a id="834c15" class="tk">rtb_Add8</a> = (<a id="834c27" class="tk">rtb_Add8</a> <a id="834c36" class="tk">*</a> 0.0F <a id="834c43" class="tk">+</a> <a id="834c45" class="tk">rtb_Gain3_o</a> <a id="834c57" class="tk">*</a> 0.0F) <a id="834c65" class="tk">*</a> 0.0001F <a id="834c75" class="tk">/</a></td></tr>
<tr name="835" id="835">
<td><a id="l835" class='ln'>835</a></td><td>                <a id="835c17" class="tk">rtb_Sin</a>;</td></tr>
<tr name="836" id="836">
<td><a id="l836" class='ln'>836</a></td><td>              <a id="836c15" class="tk">rtb_Gain3_o</a> = 1.0F <a id="836c34" class="tk">/</a> (<a id="836c37" class="tk">rtb_Add7</a> <a id="836c46" class="tk">-</a> <a id="836c48" class="tk">rtb_Add8</a> <a id="836c57" class="tk">*</a> <a id="836c59" class="tk">rtb_Sin1</a>);</td></tr>
<tr name="837" id="837">
<td><a id="l837" class='ln'>837</a></td><td>              <a id="837c15" class="tk">rtb_Gain_l</a> = ((<a id="837c30" class="tk">rtb_Divide_idx_0</a> <a id="837c47" class="tk">*</a> <a id="837c49" class="tk">rtb_Gain_l</a> <a id="837c60" class="tk">+</a> <a id="837c62" class="tk">rtb_Add2_k</a> <a id="837c73" class="tk">*</a></td></tr>
<tr name="838" id="838">
<td><a id="l838" class='ln'>838</a></td><td>                             <a id="838c30" class="tk">rtb_Product_i</a>) <a id="838c45" class="tk">+</a> <a id="838c47" class="tk">rtb_Add4</a> <a id="838c56" class="tk">*</a> <a id="838c58" class="tk">rtb_Sum3_l</a>) <a id="838c70" class="tk">*</a> <a id="838c72" class="tk">-</a>0.0001F</td></tr>
<tr name="839" id="839">
<td><a id="l839" class='ln'>839</a></td><td>                <a id="839c17" class="tk">+</a> <a id="839c19" class="tk">FbL_v1</a>;</td></tr>
<tr name="840" id="840">
<td><a id="l840" class='ln'>840</a></td><td>              <a id="840c15" class="tk">rtb_Divide_idx_0</a> = ((<a id="840c36" class="tk">rtb_Divide_idx_0</a> <a id="840c53" class="tk">*</a> 0.0F <a id="840c60" class="tk">+</a> <a id="840c62" class="tk">rtb_Add2_k</a>) <a id="840c74" class="tk">+</a></td></tr>
<tr name="841" id="841">
<td><a id="l841" class='ln'>841</a></td><td>                                  <a id="841c35" class="tk">rtb_Add4</a> <a id="841c44" class="tk">*</a> 0.0F) <a id="841c52" class="tk">*</a> <a id="841c54" class="tk">-</a>0.0001F <a id="841c63" class="tk">+</a> <a id="841c65" class="tk">FbL_v2</a>;</td></tr>
<tr name="842" id="842">
<td><a id="l842" class='ln'>842</a></td><td>              <a id="842c15" class="tk">FbL_z1</a> = (1.5F <a id="842c30" class="tk">*</a> <a id="842c32" class="tk">FbL_Lq</a> <a id="842c39" class="tk">*</a> <a id="842c41" class="tk">Iq_FBK</a> <a id="842c48" class="tk">*</a> <a id="842c50" class="tk">Iq_FBK</a> <a id="842c57" class="tk">*</a> <a id="842c59" class="tk">FbL_iqMuti</a> <a id="842c70" class="tk">+</a> 1.5F <a id="842c77" class="tk">*</a></td></tr>
<tr name="843" id="843">
<td><a id="l843" class='ln'>843</a></td><td>                        <a id="843c25" class="tk">FbL_Ld</a> <a id="843c32" class="tk">*</a> <a id="843c34" class="tk">Id_FBK</a> <a id="843c41" class="tk">*</a> <a id="843c43" class="tk">Id_FBK</a>) <a id="843c51" class="tk">+</a> <a id="843c53" class="tk">FbL_Cdc</a> <a id="843c61" class="tk">*</a> <a id="843c63" class="tk">rtb_Gain2_p</a>;</td></tr>
<tr name="844" id="844">
<td><a id="l844" class='ln'>844</a></td><td>              <a id="844c15" class="tk">FbL_z2</a> = (((<a id="844c27" class="tk">Iq_FBK</a> <a id="844c34" class="tk">*</a> <a id="844c36" class="tk">Iq_FBK</a> <a id="844c43" class="tk">+</a> <a id="844c45" class="tk">Id_FBK</a> <a id="844c52" class="tk">*</a> <a id="844c54" class="tk">Id_FBK</a>) <a id="844c62" class="tk">*</a> (<a id="844c65" class="tk">-</a>3.0F <a id="844c71" class="tk">*</a> <a id="844c73" class="tk">FbL_Rs</a>)</td></tr>
<tr name="845" id="845">
<td><a id="l845" class='ln'>845</a></td><td>                         <a id="845c26" class="tk">-</a> (<a id="845c29" class="tk">rtb_Divide_idx_1</a> <a id="845c46" class="tk">+</a> 0.01F) <a id="845c55" class="tk">*</a> 3.0F <a id="845c62" class="tk">*</a> (<a id="845c65" class="tk">FbL_Ld</a> <a id="845c72" class="tk">-</a> <a id="845c74" class="tk">FbL_Lq</a>)</td></tr>
<tr name="846" id="846">
<td><a id="l846" class='ln'>846</a></td><td>                         <a id="846c26" class="tk">*</a> <a id="846c28" class="tk">Iq_FBK</a> <a id="846c35" class="tk">*</a> <a id="846c37" class="tk">Id_FBK</a>) <a id="846c45" class="tk">-</a> (<a id="846c48" class="tk">rtb_Divide_idx_1</a> <a id="846c65" class="tk">+</a> 0.01F) <a id="846c74" class="tk">*</a> 3.0F <a id="846c81" class="tk">*</a></td></tr>
<tr name="847" id="847">
<td><a id="l847" class='ln'>847</a></td><td>                        <a id="847c25" class="tk">rtb_Gain3_h</a> <a id="847c37" class="tk">*</a> <a id="847c39" class="tk">Iq_FBK</a>) <a id="847c47" class="tk">-</a> 2.0F <a id="847c54" class="tk">/</a> <a id="847c56" class="tk">FbL_Rdc</a> <a id="847c64" class="tk">*</a> <a id="847c66" class="tk">rtb_Gain2_p</a>;</td></tr>
<tr name="848" id="848">
<td><a id="l848" class='ln'>848</a></td><td>              <a id="848c15" class="tk">FbL_z3</a> = <a id="848c24" class="tk">Id_FBK</a>;</td></tr>
<tr name="849" id="849">
<td><a id="l849" class='ln'>849</a></td><td>              <a id="849c15" class="tk">FbL_uq</a> = <a id="849c24" class="tk">rtb_Add7</a> <a id="849c33" class="tk">/</a> <a id="849c35" class="tk">rtb_Sin</a> <a id="849c43" class="tk">*</a> <a id="849c45" class="tk">rtb_Gain3_o</a> <a id="849c57" class="tk">*</a> <a id="849c59" class="tk">rtb_Gain_l</a> <a id="849c70" class="tk">+</a> <a id="849c72" class="tk">-</a><a id="849c73" class="tk">rtb_Sin1</a></td></tr>
<tr name="850" id="850">
<td><a id="l850" class='ln'>850</a></td><td>                <a id="850c17" class="tk">/</a> <a id="850c19" class="tk">rtb_Sin</a> <a id="850c27" class="tk">*</a> <a id="850c29" class="tk">rtb_Gain3_o</a> <a id="850c41" class="tk">*</a> <a id="850c43" class="tk">rtb_Divide_idx_0</a>;</td></tr>
<tr name="851" id="851">
<td><a id="l851" class='ln'>851</a></td><td>              <a id="851c15" class="tk">Ud_in</a> = <a id="851c23" class="tk">-</a><a id="851c24" class="tk">rtb_Add8</a> <a id="851c33" class="tk">*</a> <a id="851c35" class="tk">rtb_Gain3_o</a> <a id="851c47" class="tk">*</a> <a id="851c49" class="tk">rtb_Gain_l</a> <a id="851c60" class="tk">+</a> <a id="851c62" class="tk">rtb_Gain3_o</a> <a id="851c74" class="tk">*</a></td></tr>
<tr name="852" id="852">
<td><a id="l852" class='ln'>852</a></td><td>                <a id="852c17" class="tk">rtb_Divide_idx_0</a>;</td></tr>
<tr name="853" id="853">
<td><a id="l853" class='ln'>853</a></td><td>              <a id="853c15" class="tk">Uq_in</a> = <a id="853c23" class="tk">FbL_uq</a>;</td></tr>
<tr name="854" id="854">
<td><a id="l854" class='ln'>854</a></td><td>              <a id="854c15" class="tk">FbL_ud</a> = <a id="854c24" class="tk">Ud_in</a>;</td></tr>
<tr name="855" id="855">
<td><a id="l855" class='ln'>855</a></td><td>              <a id="855c15" class="tk">ControlAng</a> = <a id="855c28" class="tk">ResloverAng</a>;</td></tr>
<tr name="856" id="856">
<td><a id="l856" class='ln'>856</a></td><td>              <span class="kw">break</span>;</td></tr>
<tr name="857" id="857">
<td><a id="l857" class='ln'>857</a></td><td></td></tr>
<tr name="858" id="858">
<td><a id="l858" class='ln'>858</a></td><td>             <span class="kw">default</span><a id="858c21" class="tk">:</a></td></tr>
<tr name="859" id="859">
<td><a id="l859" class='ln'>859</a></td><td>              <a id="859c15" class="tk">STOP</a> = 1U;</td></tr>
<tr name="860" id="860">
<td><a id="l860" class='ln'>860</a></td><td>              <a id="860c15" class="tk">PROTECT</a> = 0U;</td></tr>
<tr name="861" id="861">
<td><a id="l861" class='ln'>861</a></td><td>              <span class="kw">break</span>;</td></tr>
<tr name="862" id="862">
<td><a id="l862" class='ln'>862</a></td><td>            <span class="br">}</span></td></tr>
<tr name="863" id="863">
<td><a id="l863" class='ln'>863</a></td><td>            <span class="kw">break</span>;</td></tr>
<tr name="864" id="864">
<td><a id="l864" class='ln'>864</a></td><td></td></tr>
<tr name="865" id="865">
<td><a id="l865" class='ln'>865</a></td><td>           <span class="kw">case</span> <a id="865c17" class="tk">TEST_IPM_2_0_IN_ADC_Sample</a><a id="865c43" class="tk">:</a></td></tr>
<tr name="866" id="866">
<td><a id="l866" class='ln'>866</a></td><td>            <span class="kw">switch</span> (<a id="866c21" class="tk">InitMode</a>) <span class="br">{</span></td></tr>
<tr name="867" id="867">
<td><a id="l867" class='ln'>867</a></td><td>             <span class="kw">case</span> 0U<a id="867c21" class="tk">:</a></td></tr>
<tr name="868" id="868">
<td><a id="l868" class='ln'>868</a></td><td>              <a id="868c15" class="tk">isStable</a> = false;</td></tr>
<tr name="869" id="869">
<td><a id="l869" class='ln'>869</a></td><td>              <a id="869c15" class="tk">TEST_IPM_2_0_DW</a>.<a id="869c31" class="tk">is_c3_TEST_IPM_2_0</a> = <a id="869c52" class="tk">TEST_IPM_2_0_IN_AD2S1210</a>;</td></tr>
<tr name="870" id="870">
<td><a id="l870" class='ln'>870</a></td><td>              <a id="870c15" class="tk">SPIC_Tx</a> = 0U;</td></tr>
<tr name="871" id="871">
<td><a id="l871" class='ln'>871</a></td><td>              <a id="871c15" class="tk">ResloverSAMPLE</a> = 1U;</td></tr>
<tr name="872" id="872">
<td><a id="l872" class='ln'>872</a></td><td>              <a id="872c15" class="tk">TEST_IPM_2_0_SPIMasterTransfer</a>(<a id="872c46" class="tk">SPIC_Tx</a>,</td></tr>
<tr name="873" id="873">
<td><a id="l873" class='ln'>873</a></td><td>                <a id="873c17" class="tk">&amp;</a><a id="873c18" class="tk">TEST_IPM_2_0_B</a>.<a id="873c33" class="tk">SPIMasterTransfer_p</a>,</td></tr>
<tr name="874" id="874">
<td><a id="l874" class='ln'>874</a></td><td>                <a id="874c17" class="tk">&amp;</a><a id="874c18" class="tk">TEST_IPM_2_0_DW</a>.<a id="874c34" class="tk">SPIMasterTransfer_p</a>);</td></tr>
<tr name="875" id="875">
<td><a id="l875" class='ln'>875</a></td><td>              <a id="875c15" class="tk">rtb_Divide_idx_0</a> = (<a id="875c35" class="tk">real32_T</a>)((<a id="875c46" class="tk">int32_T</a>)</td></tr>
<tr name="876" id="876">
<td><a id="l876" class='ln'>876</a></td><td>                <a id="876c17" class="tk">TEST_IPM_2_0_B</a>.<a id="876c32" class="tk">SPIMasterTransfer_p</a>.<a id="876c52" class="tk">SPIMasterTransfer</a> <a id="876c70" class="tk">-</a></td></tr>
<tr name="877" id="877">
<td><a id="l877" class='ln'>877</a></td><td>                <a id="877c17" class="tk">ResloverMid</a>);</td></tr>
<tr name="878" id="878">
<td><a id="l878" class='ln'>878</a></td><td>              <span class="kw">if</span> (<a id="878c19" class="tk">rtb_Divide_idx_0</a> <a id="878c36" class="tk">&lt;</a> 0.0F) <span class="br">{</span></td></tr>
<tr name="879" id="879">
<td><a id="l879" class='ln'>879</a></td><td>                <a id="879c17" class="tk">rtb_Divide_idx_0</a> <a id="879c34" class="tk">+=</a> 65535.0F;</td></tr>
<tr name="880" id="880">
<td><a id="l880" class='ln'>880</a></td><td>              <span class="br">}</span></td></tr>
<tr name="881" id="881">
<td><a id="l881" class='ln'>881</a></td><td></td></tr>
<tr name="882" id="882">
<td><a id="l882" class='ln'>882</a></td><td>              <a id="882c15" class="tk">rtb_Divide_idx_0</a> = <a id="882c34" class="tk">rtb_Divide_idx_0</a> <a id="882c51" class="tk">*</a> 4.0F <a id="882c58" class="tk">*</a> 1.5259E-5F;</td></tr>
<tr name="883" id="883">
<td><a id="l883" class='ln'>883</a></td><td>              <a id="883c15" class="tk">rtb_Divide_idx_0</a> = <a id="883c34" class="tk">TEST_IPM_2_0_mod</a>(<a id="883c51" class="tk">rtb_Divide_idx_0</a>);</td></tr>
<tr name="884" id="884">
<td><a id="l884" class='ln'>884</a></td><td>              <a id="884c15" class="tk">ResloverAng</a> = 6.28318548F <a id="884c41" class="tk">*</a> <a id="884c43" class="tk">rtb_Divide_idx_0</a>;</td></tr>
<tr name="885" id="885">
<td><a id="l885" class='ln'>885</a></td><td>              <a id="885c15" class="tk">status</a> = <a id="885c24" class="tk">TEST_IPM_2_0_DW</a>.<a id="885c40" class="tk">Tick</a> <a id="885c45" class="tk">+</a> <span class="ct">/*MW:OvSatOk*/</span> 1U;</td></tr>
<tr name="886" id="886">
<td><a id="l886" class='ln'>886</a></td><td>              <span class="kw">if</span> (<a id="886c19" class="tk">status</a> <a id="886c26" class="tk">&lt;</a> <a id="886c28" class="tk">TEST_IPM_2_0_DW</a>.<a id="886c44" class="tk">Tick</a>) <span class="br">{</span></td></tr>
<tr name="887" id="887">
<td><a id="l887" class='ln'>887</a></td><td>                <a id="887c17" class="tk">status</a> = <a id="887c26" class="tk">MAX_uint16_T</a>;</td></tr>
<tr name="888" id="888">
<td><a id="l888" class='ln'>888</a></td><td>              <span class="br">}</span></td></tr>
<tr name="889" id="889">
<td><a id="l889" class='ln'>889</a></td><td></td></tr>
<tr name="890" id="890">
<td><a id="l890" class='ln'>890</a></td><td>              <a id="890c15" class="tk">TEST_IPM_2_0_DW</a>.<a id="890c31" class="tk">Tick</a> = <a id="890c38" class="tk">status</a>;</td></tr>
<tr name="891" id="891">
<td><a id="l891" class='ln'>891</a></td><td>              <span class="kw">if</span> (<a id="891c19" class="tk">TEST_IPM_2_0_DW</a>.<a id="891c35" class="tk">Tick</a> <a id="891c40" class="tk">==</a> 10U) <span class="br">{</span></td></tr>
<tr name="892" id="892">
<td><a id="l892" class='ln'>892</a></td><td>                <a id="892c17" class="tk">TEST_IPM_2_0_DW</a>.<a id="892c33" class="tk">Tick</a> = 0U;</td></tr>
<tr name="893" id="893">
<td><a id="l893" class='ln'>893</a></td><td>                <a id="893c17" class="tk">rtb_Divide_idx_0</a> = <a id="893c36" class="tk">ResloverAng</a> <a id="893c48" class="tk">-</a></td></tr>
<tr name="894" id="894">
<td><a id="l894" class='ln'>894</a></td><td>                  <a id="894c19" class="tk">TEST_IPM_2_0_DW</a>.<a id="894c35" class="tk">UnitDelay_DSTATE_m</a>;</td></tr>
<tr name="895" id="895">
<td><a id="l895" class='ln'>895</a></td><td>                <span class="kw">if</span> (<a id="895c21" class="tk">rtb_Divide_idx_0</a> <a id="895c38" class="tk">&gt;</a> 3.1415926535897931) <span class="br">{</span></td></tr>
<tr name="896" id="896">
<td><a id="l896" class='ln'>896</a></td><td>                  <a id="896c19" class="tk">rtb_Divide_idx_0</a> <a id="896c36" class="tk">-=</a> 6.28318548F;</td></tr>
<tr name="897" id="897">
<td><a id="l897" class='ln'>897</a></td><td>                <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="898" id="898">
<td><a id="l898" class='ln'>898</a></td><td>                  <span class="kw">if</span> (<a id="898c23" class="tk">rtb_Divide_idx_0</a> <a id="898c40" class="tk">&lt;</a> <a id="898c42" class="tk">-</a>3.1415926535897931) <span class="br">{</span></td></tr>
<tr name="899" id="899">
<td><a id="l899" class='ln'>899</a></td><td>                    <a id="899c21" class="tk">rtb_Divide_idx_0</a> <a id="899c38" class="tk">+=</a> 6.28318548F;</td></tr>
<tr name="900" id="900">
<td><a id="l900" class='ln'>900</a></td><td>                  <span class="br">}</span></td></tr>
<tr name="901" id="901">
<td><a id="l901" class='ln'>901</a></td><td>                <span class="br">}</span></td></tr>
<tr name="902" id="902">
<td><a id="l902" class='ln'>902</a></td><td></td></tr>
<tr name="903" id="903">
<td><a id="l903" class='ln'>903</a></td><td>                <a id="903c17" class="tk">TEST_IPM_2_0_B</a>.<a id="903c32" class="tk">Add3</a> = <a id="903c39" class="tk">rtb_Divide_idx_0</a> <a id="903c56" class="tk">/</a> 0.001F <a id="903c65" class="tk">*</a> 9.54929638F <a id="903c79" class="tk">*</a></td></tr>
<tr name="904" id="904">
<td><a id="l904" class='ln'>904</a></td><td>                  0.25F <a id="904c25" class="tk">*</a> (0.00628318544F <a id="904c43" class="tk">*</a> <a id="904c45" class="tk">N_Filter</a>) <a id="904c55" class="tk">+</a></td></tr>
<tr name="905" id="905">
<td><a id="l905" class='ln'>905</a></td><td>                  <a id="905c19" class="tk">TEST_IPM_2_0_DW</a>.<a id="905c35" class="tk">UnitDelay3_DSTATE</a>;</td></tr>
<tr name="906" id="906">
<td><a id="l906" class='ln'>906</a></td><td>                <a id="906c17" class="tk">TEST_IPM_2_0_DW</a>.<a id="906c33" class="tk">UnitDelay3_DSTATE</a> = (1.0F <a id="906c59" class="tk">-</a> 0.00628318544F <a id="906c76" class="tk">*</a></td></tr>
<tr name="907" id="907">
<td><a id="l907" class='ln'>907</a></td><td>                  <a id="907c19" class="tk">N_Filter</a>) <a id="907c29" class="tk">*</a> <a id="907c31" class="tk">TEST_IPM_2_0_B</a>.<a id="907c46" class="tk">Add3</a>;</td></tr>
<tr name="908" id="908">
<td><a id="l908" class='ln'>908</a></td><td>                <a id="908c17" class="tk">TEST_IPM_2_0_DW</a>.<a id="908c33" class="tk">UnitDelay_DSTATE_m</a> = <a id="908c54" class="tk">ResloverAng</a>;</td></tr>
<tr name="909" id="909">
<td><a id="l909" class='ln'>909</a></td><td>              <span class="br">}</span></td></tr>
<tr name="910" id="910">
<td><a id="l910" class='ln'>910</a></td><td></td></tr>
<tr name="911" id="911">
<td><a id="l911" class='ln'>911</a></td><td>              <a id="911c15" class="tk">SPIC_Rx</a> = <a id="911c25" class="tk">TEST_IPM_2_0_B</a>.<a id="911c40" class="tk">SPIMasterTransfer_p</a>.<a id="911c60" class="tk">SPIMasterTransfer</a>;</td></tr>
<tr name="912" id="912">
<td><a id="l912" class='ln'>912</a></td><td>              <a id="912c15" class="tk">MW_SPI_SetSlaveSelect</a>(<a id="912c37" class="tk">TEST_IPM_2_0_DW</a>.<a id="912c53" class="tk">obj</a>.<a id="912c57" class="tk">MW_SPI_HANDLE</a>, 0U, true);</td></tr>
<tr name="913" id="913">
<td><a id="l913" class='ln'>913</a></td><td>              <a id="913c15" class="tk">ClockModeValue</a> = <a id="913c32" class="tk">MW_SPI_MODE_0</a>;</td></tr>
<tr name="914" id="914">
<td><a id="l914" class='ln'>914</a></td><td>              <a id="914c15" class="tk">MsbFirstTransferLoc</a> = <a id="914c37" class="tk">MW_SPI_MOST_SIGNIFICANT_BIT_FIRST</a>;</td></tr>
<tr name="915" id="915">
<td><a id="l915" class='ln'>915</a></td><td>              <a id="915c15" class="tk">status</a> = <a id="915c24" class="tk">MW_SPI_SetFormat</a>(<a id="915c41" class="tk">TEST_IPM_2_0_DW</a>.<a id="915c57" class="tk">obj</a>.<a id="915c61" class="tk">MW_SPI_HANDLE</a>, 8U,</td></tr>
<tr name="916" id="916">
<td><a id="l916" class='ln'>916</a></td><td>                <a id="916c17" class="tk">ClockModeValue</a>, <a id="916c33" class="tk">MsbFirstTransferLoc</a>);</td></tr>
<tr name="917" id="917">
<td><a id="l917" class='ln'>917</a></td><td>              <span class="kw">if</span> (<a id="917c19" class="tk">status</a> <a id="917c26" class="tk">==</a> 0U) <span class="br">{</span></td></tr>
<tr name="918" id="918">
<td><a id="l918" class='ln'>918</a></td><td>                <a id="918c17" class="tk">MW_SPI_MasterWriteRead_8bits</a>(<a id="918c46" class="tk">TEST_IPM_2_0_DW</a>.<a id="918c62" class="tk">obj</a>.<a id="918c66" class="tk">MW_SPI_HANDLE</a>,</td></tr>
<tr name="919" id="919">
<td><a id="l919" class='ln'>919</a></td><td>                  <a id="919c19" class="tk">&amp;</a><a id="919c20" class="tk">SPIC_Tx</a>, <a id="919c29" class="tk">&amp;</a><a id="919c30" class="tk">ResloverFaultRead</a>, 1UL);</td></tr>
<tr name="920" id="920">
<td><a id="l920" class='ln'>920</a></td><td>              <span class="br">}</span></td></tr>
<tr name="921" id="921">
<td><a id="l921" class='ln'>921</a></td><td></td></tr>
<tr name="922" id="922">
<td><a id="l922" class='ln'>922</a></td><td>              <span class="br">{</span></td></tr>
<tr name="923" id="923">
<td><a id="l923" class='ln'>923</a></td><td>                <span class="kw">if</span> (1U)</td></tr>
<tr name="924" id="924">
<td><a id="l924" class='ln'>924</a></td><td>                  <a id="924c19" class="tk">GpioDataRegs</a>.<a id="924c32" class="tk">GPBSET</a>.<a id="924c39" class="tk">bit</a>.<a id="924c43" class="tk">GPIO53</a> = 1;</td></tr>
<tr name="925" id="925">
<td><a id="l925" class='ln'>925</a></td><td>                <span class="kw">else</span></td></tr>
<tr name="926" id="926">
<td><a id="l926" class='ln'>926</a></td><td>                  <a id="926c19" class="tk">GpioDataRegs</a>.<a id="926c32" class="tk">GPBCLEAR</a>.<a id="926c41" class="tk">bit</a>.<a id="926c45" class="tk">GPIO53</a> = 1;</td></tr>
<tr name="927" id="927">
<td><a id="l927" class='ln'>927</a></td><td>              <span class="br">}</span></td></tr>
<tr name="928" id="928">
<td><a id="l928" class='ln'>928</a></td><td></td></tr>
<tr name="929" id="929">
<td><a id="l929" class='ln'>929</a></td><td>              <span class="br">{</span></td></tr>
<tr name="930" id="930">
<td><a id="l930" class='ln'>930</a></td><td>                <span class="kw">if</span> (1U)</td></tr>
<tr name="931" id="931">
<td><a id="l931" class='ln'>931</a></td><td>                  <a id="931c19" class="tk">GpioDataRegs</a>.<a id="931c32" class="tk">GPBSET</a>.<a id="931c39" class="tk">bit</a>.<a id="931c43" class="tk">GPIO54</a> = 1;</td></tr>
<tr name="932" id="932">
<td><a id="l932" class='ln'>932</a></td><td>                <span class="kw">else</span></td></tr>
<tr name="933" id="933">
<td><a id="l933" class='ln'>933</a></td><td>                  <a id="933c19" class="tk">GpioDataRegs</a>.<a id="933c32" class="tk">GPBCLEAR</a>.<a id="933c41" class="tk">bit</a>.<a id="933c45" class="tk">GPIO54</a> = 1;</td></tr>
<tr name="934" id="934">
<td><a id="l934" class='ln'>934</a></td><td>              <span class="br">}</span></td></tr>
<tr name="935" id="935">
<td><a id="l935" class='ln'>935</a></td><td></td></tr>
<tr name="936" id="936">
<td><a id="l936" class='ln'>936</a></td><td>              <a id="936c15" class="tk">THERMAL_N</a> = <a id="936c27" class="tk">TEST_IPM_2_0_B</a>.<a id="936c42" class="tk">Add3</a>;</td></tr>
<tr name="937" id="937">
<td><a id="l937" class='ln'>937</a></td><td>              <a id="937c15" class="tk">N_FBK</a> = <a id="937c23" class="tk">TEST_IPM_2_0_B</a>.<a id="937c38" class="tk">Add3</a>;</td></tr>
<tr name="938" id="938">
<td><a id="l938" class='ln'>938</a></td><td>              <span class="kw">break</span>;</td></tr>
<tr name="939" id="939">
<td><a id="l939" class='ln'>939</a></td><td></td></tr>
<tr name="940" id="940">
<td><a id="l940" class='ln'>940</a></td><td>             <span class="kw">case</span> 1U<a id="940c21" class="tk">:</a></td></tr>
<tr name="941" id="941">
<td><a id="l941" class='ln'>941</a></td><td>              <a id="941c15" class="tk">isStable</a> = false;</td></tr>
<tr name="942" id="942">
<td><a id="l942" class='ln'>942</a></td><td>              <a id="942c15" class="tk">TEST_IPM_2_0_DW</a>.<a id="942c31" class="tk">is_c3_TEST_IPM_2_0</a> =</td></tr>
<tr name="943" id="943">
<td><a id="l943" class='ln'>943</a></td><td>                <a id="943c17" class="tk">TEST_IPM_IN_System_InitAD2S1210</a>;</td></tr>
<tr name="944" id="944">
<td><a id="l944" class='ln'>944</a></td><td>              <a id="944c15" class="tk">STOP</a> = 1U;</td></tr>
<tr name="945" id="945">
<td><a id="l945" class='ln'>945</a></td><td>              <span class="kw">if</span> (<a id="945c19" class="tk">TEST_IPM_2_0_DW</a>.<a id="945c35" class="tk">is_active_c1_TEST_IPM_2_0</a> <a id="945c61" class="tk">==</a> 0U) <span class="br">{</span></td></tr>
<tr name="946" id="946">
<td><a id="l946" class='ln'>946</a></td><td>                <a id="946c17" class="tk">TEST_IPM_2_0_DW</a>.<a id="946c33" class="tk">is_active_c1_TEST_IPM_2_0</a> = 1U;</td></tr>
<tr name="947" id="947">
<td><a id="l947" class='ln'>947</a></td><td>                <a id="947c17" class="tk">TEST_IPM_2_0_DW</a>.<a id="947c33" class="tk">is_c1_TEST_IPM_2_0</a> = <a id="947c54" class="tk">TEST_IPM_2_0_IN_Empty</a>;</td></tr>
<tr name="948" id="948">
<td><a id="l948" class='ln'>948</a></td><td>                <a id="948c17" class="tk">TEST_IPM_2_0_DW</a>.<a id="948c33" class="tk">Wait_Count</a> = 0.0;</td></tr>
<tr name="949" id="949">
<td><a id="l949" class='ln'>949</a></td><td>              <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="950" id="950">
<td><a id="l950" class='ln'>950</a></td><td>                <span class="kw">switch</span> (<a id="950c25" class="tk">TEST_IPM_2_0_DW</a>.<a id="950c41" class="tk">is_c1_TEST_IPM_2_0</a>) <span class="br">{</span></td></tr>
<tr name="951" id="951">
<td><a id="l951" class='ln'>951</a></td><td>                 <span class="kw">case</span> <a id="951c23" class="tk">TEST_IPM_2_0_IN_Empty</a><a id="951c44" class="tk">:</a></td></tr>
<tr name="952" id="952">
<td><a id="l952" class='ln'>952</a></td><td>                  <span class="kw">if</span> (<a id="952c23" class="tk">InitMode</a> <a id="952c32" class="tk">==</a> 1U) <span class="br">{</span></td></tr>
<tr name="953" id="953">
<td><a id="l953" class='ln'>953</a></td><td>                    <a id="953c21" class="tk">TEST_IPM_2_0_DW</a>.<a id="953c37" class="tk">is_c1_TEST_IPM_2_0</a> =</td></tr>
<tr name="954" id="954">
<td><a id="l954" class='ln'>954</a></td><td>                      <a id="954c23" class="tk">TEST_IPM_2_0_IN_RESET_STEP1</a>;</td></tr>
<tr name="955" id="955">
<td><a id="l955" class='ln'>955</a></td><td>                    <a id="955c21" class="tk">TEST_IPM_2_0_DW</a>.<a id="955c37" class="tk">Wait_Count</a><a id="955c47" class="tk">++</a>;</td></tr>
<tr name="956" id="956">
<td><a id="l956" class='ln'>956</a></td><td>                    <a id="956c21" class="tk">ResloverRESET</a> = 0U;</td></tr>
<tr name="957" id="957">
<td><a id="l957" class='ln'>957</a></td><td>                    <a id="957c21" class="tk">TEST_IPM__FunctionCallSubsystem</a>();</td></tr>
<tr name="958" id="958">
<td><a id="l958" class='ln'>958</a></td><td>                  <span class="br">}</span></td></tr>
<tr name="959" id="959">
<td><a id="l959" class='ln'>959</a></td><td>                  <span class="kw">break</span>;</td></tr>
<tr name="960" id="960">
<td><a id="l960" class='ln'>960</a></td><td></td></tr>
<tr name="961" id="961">
<td><a id="l961" class='ln'>961</a></td><td>                 <span class="kw">case</span> <a id="961c23" class="tk">TEST_IPM_2_0_IN_INIT_ConfigMode</a><a id="961c54" class="tk">:</a></td></tr>
<tr name="962" id="962">
<td><a id="l962" class='ln'>962</a></td><td>                  <a id="962c19" class="tk">TEST_IPM_2_0_DW</a>.<a id="962c35" class="tk">is_c1_TEST_IPM_2_0</a> =</td></tr>
<tr name="963" id="963">
<td><a id="l963" class='ln'>963</a></td><td>                    <a id="963c21" class="tk">TEST_IPM_2_0_IN_WRITE_FRQ_STEP1</a>;</td></tr>
<tr name="964" id="964">
<td><a id="l964" class='ln'>964</a></td><td>                  <a id="964c19" class="tk">ResloverWR</a> = 1U;</td></tr>
<tr name="965" id="965">
<td><a id="l965" class='ln'>965</a></td><td>                  <a id="965c19" class="tk">TEST_IPM_FunctionCallSubsystem1</a>();</td></tr>
<tr name="966" id="966">
<td><a id="l966" class='ln'>966</a></td><td>                  <span class="kw">break</span>;</td></tr>
<tr name="967" id="967">
<td><a id="l967" class='ln'>967</a></td><td></td></tr>
<tr name="968" id="968">
<td><a id="l968" class='ln'>968</a></td><td>                 <span class="kw">case</span> <a id="968c23" class="tk">TEST_IPM_2_0_IN_INIT_FINISH</a><a id="968c50" class="tk">:</a></td></tr>
<tr name="969" id="969">
<td><a id="l969" class='ln'>969</a></td><td>                  <a id="969c19" class="tk">TEST_IPM_2_0_DW</a>.<a id="969c35" class="tk">is_c1_TEST_IPM_2_0</a> =</td></tr>
<tr name="970" id="970">
<td><a id="l970" class='ln'>970</a></td><td>                    <a id="970c21" class="tk">TEST_IPM_2_0_IN_RESET_STEP2</a>;</td></tr>
<tr name="971" id="971">
<td><a id="l971" class='ln'>971</a></td><td>                  <a id="971c19" class="tk">ResloverRESET</a> = 1U;</td></tr>
<tr name="972" id="972">
<td><a id="l972" class='ln'>972</a></td><td>                  <a id="972c19" class="tk">TEST_IPM__FunctionCallSubsystem</a>();</td></tr>
<tr name="973" id="973">
<td><a id="l973" class='ln'>973</a></td><td>                  <span class="kw">break</span>;</td></tr>
<tr name="974" id="974">
<td><a id="l974" class='ln'>974</a></td><td></td></tr>
<tr name="975" id="975">
<td><a id="l975" class='ln'>975</a></td><td>                 <span class="kw">case</span> <a id="975c23" class="tk">TEST_IPM_2__IN_READ_FAULT_STEP1</a><a id="975c54" class="tk">:</a></td></tr>
<tr name="976" id="976">
<td><a id="l976" class='ln'>976</a></td><td>                  <a id="976c19" class="tk">TEST_IPM_2_0_DW</a>.<a id="976c35" class="tk">is_c1_TEST_IPM_2_0</a> =</td></tr>
<tr name="977" id="977">
<td><a id="l977" class='ln'>977</a></td><td>                    <a id="977c21" class="tk">TEST_IPM_2__IN_READ_FAULT_STEP2</a>;</td></tr>
<tr name="978" id="978">
<td><a id="l978" class='ln'>978</a></td><td>                  <a id="978c19" class="tk">ResloverWR</a> = 0U;</td></tr>
<tr name="979" id="979">
<td><a id="l979" class='ln'>979</a></td><td>                  <a id="979c19" class="tk">SPIC_Tx</a> = <a id="979c29" class="tk">MAX_uint16_T</a>;</td></tr>
<tr name="980" id="980">
<td><a id="l980" class='ln'>980</a></td><td>                  <a id="980c19" class="tk">TEST_IPM_FunctionCallSubsystem2</a>();</td></tr>
<tr name="981" id="981">
<td><a id="l981" class='ln'>981</a></td><td>                  <span class="kw">break</span>;</td></tr>
<tr name="982" id="982">
<td><a id="l982" class='ln'>982</a></td><td></td></tr>
<tr name="983" id="983">
<td><a id="l983" class='ln'>983</a></td><td>                 <span class="kw">case</span> <a id="983c23" class="tk">TEST_IPM_2__IN_READ_FAULT_STEP2</a><a id="983c54" class="tk">:</a></td></tr>
<tr name="984" id="984">
<td><a id="l984" class='ln'>984</a></td><td>                  <a id="984c19" class="tk">TEST_IPM_2_0_DW</a>.<a id="984c35" class="tk">is_c1_TEST_IPM_2_0</a> =</td></tr>
<tr name="985" id="985">
<td><a id="l985" class='ln'>985</a></td><td>                    <a id="985c21" class="tk">TEST_IPM_2__IN_READ_FAULT_STEP4</a>;</td></tr>
<tr name="986" id="986">
<td><a id="l986" class='ln'>986</a></td><td>                  <a id="986c19" class="tk">ResloverWR</a> = 1U;</td></tr>
<tr name="987" id="987">
<td><a id="l987" class='ln'>987</a></td><td>                  <a id="987c19" class="tk">TEST_IPM_FunctionCallSubsystem1</a>();</td></tr>
<tr name="988" id="988">
<td><a id="l988" class='ln'>988</a></td><td>                  <span class="kw">break</span>;</td></tr>
<tr name="989" id="989">
<td><a id="l989" class='ln'>989</a></td><td></td></tr>
<tr name="990" id="990">
<td><a id="l990" class='ln'>990</a></td><td>                 <span class="kw">case</span> <a id="990c23" class="tk">TEST_IPM_2__IN_READ_FAULT_STEP3</a><a id="990c54" class="tk">:</a></td></tr>
<tr name="991" id="991">
<td><a id="l991" class='ln'>991</a></td><td>                  <a id="991c19" class="tk">TEST_IPM_2_0_DW</a>.<a id="991c35" class="tk">is_c1_TEST_IPM_2_0</a> =</td></tr>
<tr name="992" id="992">
<td><a id="l992" class='ln'>992</a></td><td>                    <a id="992c21" class="tk">TEST_IPM_2__IN_READ_FAULT_STEP5</a>;</td></tr>
<tr name="993" id="993">
<td><a id="l993" class='ln'>993</a></td><td>                  <a id="993c19" class="tk">ResloverWR</a> = 1U;</td></tr>
<tr name="994" id="994">
<td><a id="l994" class='ln'>994</a></td><td>                  <a id="994c19" class="tk">TEST_IPM_FunctionCallSubsystem1</a>();</td></tr>
<tr name="995" id="995">
<td><a id="l995" class='ln'>995</a></td><td>                  <span class="kw">break</span>;</td></tr>
<tr name="996" id="996">
<td><a id="l996" class='ln'>996</a></td><td></td></tr>
<tr name="997" id="997">
<td><a id="l997" class='ln'>997</a></td><td>                 <span class="kw">case</span> <a id="997c23" class="tk">TEST_IPM_2__IN_READ_FAULT_STEP4</a><a id="997c54" class="tk">:</a></td></tr>
<tr name="998" id="998">
<td><a id="l998" class='ln'>998</a></td><td>                  <a id="998c19" class="tk">TEST_IPM_2_0_DW</a>.<a id="998c35" class="tk">is_c1_TEST_IPM_2_0</a> =</td></tr>
<tr name="999" id="999">
<td><a id="l999" class='ln'>999</a></td><td>                    <a id="999c21" class="tk">TEST_IPM_2__IN_READ_FAULT_STEP3</a>;</td></tr>
<tr name="1000" id="1000">
<td><a id="l1000" class='ln'>1000</a></td><td>                  <a id="1000c19" class="tk">ResloverWR</a> = 0U;</td></tr>
<tr name="1001" id="1001">
<td><a id="l1001" class='ln'>1001</a></td><td>                  <a id="1001c19" class="tk">SPIC_Tx</a> = <a id="1001c29" class="tk">MAX_uint16_T</a>;</td></tr>
<tr name="1002" id="1002">
<td><a id="l1002" class='ln'>1002</a></td><td>                  <a id="1002c19" class="tk">TEST_IPM_FunctionCallSubsystem2</a>();</td></tr>
<tr name="1003" id="1003">
<td><a id="l1003" class='ln'>1003</a></td><td>                  <span class="kw">break</span>;</td></tr>
<tr name="1004" id="1004">
<td><a id="l1004" class='ln'>1004</a></td><td></td></tr>
<tr name="1005" id="1005">
<td><a id="l1005" class='ln'>1005</a></td><td>                 <span class="kw">case</span> <a id="1005c23" class="tk">TEST_IPM_2__IN_READ_FAULT_STEP5</a><a id="1005c54" class="tk">:</a></td></tr>
<tr name="1006" id="1006">
<td><a id="l1006" class='ln'>1006</a></td><td>                  <a id="1006c19" class="tk">TEST_IPM_2_0_DW</a>.<a id="1006c35" class="tk">is_c1_TEST_IPM_2_0</a> =</td></tr>
<tr name="1007" id="1007">
<td><a id="l1007" class='ln'>1007</a></td><td>                    <a id="1007c21" class="tk">TEST_IPM_2__IN_READ_FAULT_STEP6</a>;</td></tr>
<tr name="1008" id="1008">
<td><a id="l1008" class='ln'>1008</a></td><td>                  <a id="1008c19" class="tk">ResloverWR</a> = 0U;</td></tr>
<tr name="1009" id="1009">
<td><a id="l1009" class='ln'>1009</a></td><td>                  <a id="1009c19" class="tk">SPIC_Tx</a> = <a id="1009c29" class="tk">MAX_uint16_T</a>;</td></tr>
<tr name="1010" id="1010">
<td><a id="l1010" class='ln'>1010</a></td><td>                  <a id="1010c19" class="tk">TEST_IPM_FunctionCallSubsystem2</a>();</td></tr>
<tr name="1011" id="1011">
<td><a id="l1011" class='ln'>1011</a></td><td>                  <span class="kw">break</span>;</td></tr>
<tr name="1012" id="1012">
<td><a id="l1012" class='ln'>1012</a></td><td></td></tr>
<tr name="1013" id="1013">
<td><a id="l1013" class='ln'>1013</a></td><td>                 <span class="kw">case</span> <a id="1013c23" class="tk">TEST_IPM_2__IN_READ_FAULT_STEP6</a><a id="1013c54" class="tk">:</a></td></tr>
<tr name="1014" id="1014">
<td><a id="l1014" class='ln'>1014</a></td><td>                  <a id="1014c19" class="tk">TEST_IPM_2_0_DW</a>.<a id="1014c35" class="tk">is_c1_TEST_IPM_2_0</a> =</td></tr>
<tr name="1015" id="1015">
<td><a id="l1015" class='ln'>1015</a></td><td>                    <a id="1015c21" class="tk">TEST_IPM_2_0_IN_INIT_FINISH</a>;</td></tr>
<tr name="1016" id="1016">
<td><a id="l1016" class='ln'>1016</a></td><td>                  <a id="1016c19" class="tk">ResloverWR</a> = 0U;</td></tr>
<tr name="1017" id="1017">
<td><a id="l1017" class='ln'>1017</a></td><td>                  <a id="1017c19" class="tk">ResloverA0</a> = 0U;</td></tr>
<tr name="1018" id="1018">
<td><a id="l1018" class='ln'>1018</a></td><td>                  <a id="1018c19" class="tk">ResloverA1</a> = 0U;</td></tr>
<tr name="1019" id="1019">
<td><a id="l1019" class='ln'>1019</a></td><td>                  <a id="1019c19" class="tk">InitMode</a> = 2U;</td></tr>
<tr name="1020" id="1020">
<td><a id="l1020" class='ln'>1020</a></td><td>                  <a id="1020c19" class="tk">TEST_IPM_2_0_B</a>.<a id="1020c34" class="tk">DataStoreRead2</a> = <a id="1020c51" class="tk">ResloverA0</a>;</td></tr>
<tr name="1021" id="1021">
<td><a id="l1021" class='ln'>1021</a></td><td></td></tr>
<tr name="1022" id="1022">
<td><a id="l1022" class='ln'>1022</a></td><td>                  <span class="br">{</span></td></tr>
<tr name="1023" id="1023">
<td><a id="l1023" class='ln'>1023</a></td><td>                    <span class="kw">if</span> (<a id="1023c25" class="tk">TEST_IPM_2_0_B</a>.<a id="1023c40" class="tk">DataStoreRead2</a>)</td></tr>
<tr name="1024" id="1024">
<td><a id="l1024" class='ln'>1024</a></td><td>                      <a id="1024c23" class="tk">GpioDataRegs</a>.<a id="1024c36" class="tk">GPBSET</a>.<a id="1024c43" class="tk">bit</a>.<a id="1024c47" class="tk">GPIO58</a> = 1;</td></tr>
<tr name="1025" id="1025">
<td><a id="l1025" class='ln'>1025</a></td><td>                    <span class="kw">else</span></td></tr>
<tr name="1026" id="1026">
<td><a id="l1026" class='ln'>1026</a></td><td>                      <a id="1026c23" class="tk">GpioDataRegs</a>.<a id="1026c36" class="tk">GPBCLEAR</a>.<a id="1026c45" class="tk">bit</a>.<a id="1026c49" class="tk">GPIO58</a> = 1;</td></tr>
<tr name="1027" id="1027">
<td><a id="l1027" class='ln'>1027</a></td><td>                  <span class="br">}</span></td></tr>
<tr name="1028" id="1028">
<td><a id="l1028" class='ln'>1028</a></td><td></td></tr>
<tr name="1029" id="1029">
<td><a id="l1029" class='ln'>1029</a></td><td>                  <a id="1029c19" class="tk">TEST_IPM_2_0_B</a>.<a id="1029c34" class="tk">DataStoreRead2</a> = <a id="1029c51" class="tk">ResloverA1</a>;</td></tr>
<tr name="1030" id="1030">
<td><a id="l1030" class='ln'>1030</a></td><td></td></tr>
<tr name="1031" id="1031">
<td><a id="l1031" class='ln'>1031</a></td><td>                  <span class="br">{</span></td></tr>
<tr name="1032" id="1032">
<td><a id="l1032" class='ln'>1032</a></td><td>                    <span class="kw">if</span> (<a id="1032c25" class="tk">TEST_IPM_2_0_B</a>.<a id="1032c40" class="tk">DataStoreRead2</a>)</td></tr>
<tr name="1033" id="1033">
<td><a id="l1033" class='ln'>1033</a></td><td>                      <a id="1033c23" class="tk">GpioDataRegs</a>.<a id="1033c36" class="tk">GPBSET</a>.<a id="1033c43" class="tk">bit</a>.<a id="1033c47" class="tk">GPIO59</a> = 1;</td></tr>
<tr name="1034" id="1034">
<td><a id="l1034" class='ln'>1034</a></td><td>                    <span class="kw">else</span></td></tr>
<tr name="1035" id="1035">
<td><a id="l1035" class='ln'>1035</a></td><td>                      <a id="1035c23" class="tk">GpioDataRegs</a>.<a id="1035c36" class="tk">GPBCLEAR</a>.<a id="1035c45" class="tk">bit</a>.<a id="1035c49" class="tk">GPIO59</a> = 1;</td></tr>
<tr name="1036" id="1036">
<td><a id="l1036" class='ln'>1036</a></td><td>                  <span class="br">}</span></td></tr>
<tr name="1037" id="1037">
<td><a id="l1037" class='ln'>1037</a></td><td></td></tr>
<tr name="1038" id="1038">
<td><a id="l1038" class='ln'>1038</a></td><td>                  <a id="1038c19" class="tk">TEST_IPM_2_0_B</a>.<a id="1038c34" class="tk">DataStoreRead2</a> = <a id="1038c51" class="tk">ResloverWR</a>;</td></tr>
<tr name="1039" id="1039">
<td><a id="l1039" class='ln'>1039</a></td><td></td></tr>
<tr name="1040" id="1040">
<td><a id="l1040" class='ln'>1040</a></td><td>                  <span class="br">{</span></td></tr>
<tr name="1041" id="1041">
<td><a id="l1041" class='ln'>1041</a></td><td>                    <span class="kw">if</span> (<a id="1041c25" class="tk">TEST_IPM_2_0_B</a>.<a id="1041c40" class="tk">DataStoreRead2</a>)</td></tr>
<tr name="1042" id="1042">
<td><a id="l1042" class='ln'>1042</a></td><td>                      <a id="1042c23" class="tk">GpioDataRegs</a>.<a id="1042c36" class="tk">GPBSET</a>.<a id="1042c43" class="tk">bit</a>.<a id="1042c47" class="tk">GPIO53</a> = 1;</td></tr>
<tr name="1043" id="1043">
<td><a id="l1043" class='ln'>1043</a></td><td>                    <span class="kw">else</span></td></tr>
<tr name="1044" id="1044">
<td><a id="l1044" class='ln'>1044</a></td><td>                      <a id="1044c23" class="tk">GpioDataRegs</a>.<a id="1044c36" class="tk">GPBCLEAR</a>.<a id="1044c45" class="tk">bit</a>.<a id="1044c49" class="tk">GPIO53</a> = 1;</td></tr>
<tr name="1045" id="1045">
<td><a id="l1045" class='ln'>1045</a></td><td>                  <span class="br">}</span></td></tr>
<tr name="1046" id="1046">
<td><a id="l1046" class='ln'>1046</a></td><td>                  <span class="kw">break</span>;</td></tr>
<tr name="1047" id="1047">
<td><a id="l1047" class='ln'>1047</a></td><td></td></tr>
<tr name="1048" id="1048">
<td><a id="l1048" class='ln'>1048</a></td><td>                 <span class="kw">case</span> <a id="1048c23" class="tk">TEST_IPM_2_0_IN_RESET_STEP1</a><a id="1048c50" class="tk">:</a></td></tr>
<tr name="1049" id="1049">
<td><a id="l1049" class='ln'>1049</a></td><td>                  <span class="kw">if</span> (<a id="1049c23" class="tk">TEST_IPM_2_0_DW</a>.<a id="1049c39" class="tk">Wait_Count</a> <a id="1049c50" class="tk">&gt;</a> 1000.0) <span class="br">{</span></td></tr>
<tr name="1050" id="1050">
<td><a id="l1050" class='ln'>1050</a></td><td>                    <a id="1050c21" class="tk">TEST_IPM_2_0_DW</a>.<a id="1050c37" class="tk">is_c1_TEST_IPM_2_0</a> =</td></tr>
<tr name="1051" id="1051">
<td><a id="l1051" class='ln'>1051</a></td><td>                      <a id="1051c23" class="tk">TEST_IPM_2_0_IN_RESET_STEP2</a>;</td></tr>
<tr name="1052" id="1052">
<td><a id="l1052" class='ln'>1052</a></td><td>                    <a id="1052c21" class="tk">ResloverRESET</a> = 1U;</td></tr>
<tr name="1053" id="1053">
<td><a id="l1053" class='ln'>1053</a></td><td>                    <a id="1053c21" class="tk">TEST_IPM__FunctionCallSubsystem</a>();</td></tr>
<tr name="1054" id="1054">
<td><a id="l1054" class='ln'>1054</a></td><td>                  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="1055" id="1055">
<td><a id="l1055" class='ln'>1055</a></td><td>                    <a id="1055c21" class="tk">TEST_IPM_2_0_DW</a>.<a id="1055c37" class="tk">is_c1_TEST_IPM_2_0</a> =</td></tr>
<tr name="1056" id="1056">
<td><a id="l1056" class='ln'>1056</a></td><td>                      <a id="1056c23" class="tk">TEST_IPM_2_0_IN_RESET_STEP1</a>;</td></tr>
<tr name="1057" id="1057">
<td><a id="l1057" class='ln'>1057</a></td><td>                    <a id="1057c21" class="tk">TEST_IPM_2_0_DW</a>.<a id="1057c37" class="tk">Wait_Count</a><a id="1057c47" class="tk">++</a>;</td></tr>
<tr name="1058" id="1058">
<td><a id="l1058" class='ln'>1058</a></td><td>                    <a id="1058c21" class="tk">ResloverRESET</a> = 0U;</td></tr>
<tr name="1059" id="1059">
<td><a id="l1059" class='ln'>1059</a></td><td>                    <a id="1059c21" class="tk">TEST_IPM__FunctionCallSubsystem</a>();</td></tr>
<tr name="1060" id="1060">
<td><a id="l1060" class='ln'>1060</a></td><td>                  <span class="br">}</span></td></tr>
<tr name="1061" id="1061">
<td><a id="l1061" class='ln'>1061</a></td><td>                  <span class="kw">break</span>;</td></tr>
<tr name="1062" id="1062">
<td><a id="l1062" class='ln'>1062</a></td><td></td></tr>
<tr name="1063" id="1063">
<td><a id="l1063" class='ln'>1063</a></td><td>                 <span class="kw">case</span> <a id="1063c23" class="tk">TEST_IPM_2_0_IN_RESET_STEP2</a><a id="1063c50" class="tk">:</a></td></tr>
<tr name="1064" id="1064">
<td><a id="l1064" class='ln'>1064</a></td><td>                  <span class="kw">if</span> (<a id="1064c23" class="tk">InitMode</a> <a id="1064c32" class="tk">==</a> 1U) <span class="br">{</span></td></tr>
<tr name="1065" id="1065">
<td><a id="l1065" class='ln'>1065</a></td><td>                    <a id="1065c21" class="tk">TEST_IPM_2_0_DW</a>.<a id="1065c37" class="tk">is_c1_TEST_IPM_2_0</a> =</td></tr>
<tr name="1066" id="1066">
<td><a id="l1066" class='ln'>1066</a></td><td>                      <a id="1066c23" class="tk">TEST_IPM_2_0_IN_INIT_ConfigMode</a>;</td></tr>
<tr name="1067" id="1067">
<td><a id="l1067" class='ln'>1067</a></td><td>                    <a id="1067c21" class="tk">ResloverA0</a> = 1U;</td></tr>
<tr name="1068" id="1068">
<td><a id="l1068" class='ln'>1068</a></td><td>                    <a id="1068c21" class="tk">ResloverA1</a> = 1U;</td></tr>
<tr name="1069" id="1069">
<td><a id="l1069" class='ln'>1069</a></td><td>                    <a id="1069c21" class="tk">TEST_IPM_2_0_B</a>.<a id="1069c36" class="tk">DataStoreRead1</a> = <a id="1069c53" class="tk">ResloverA0</a>;</td></tr>
<tr name="1070" id="1070">
<td><a id="l1070" class='ln'>1070</a></td><td></td></tr>
<tr name="1071" id="1071">
<td><a id="l1071" class='ln'>1071</a></td><td>                    <span class="br">{</span></td></tr>
<tr name="1072" id="1072">
<td><a id="l1072" class='ln'>1072</a></td><td>                      <span class="kw">if</span> (<a id="1072c27" class="tk">TEST_IPM_2_0_B</a>.<a id="1072c42" class="tk">DataStoreRead1</a>)</td></tr>
<tr name="1073" id="1073">
<td><a id="l1073" class='ln'>1073</a></td><td>                        <a id="1073c25" class="tk">GpioDataRegs</a>.<a id="1073c38" class="tk">GPBSET</a>.<a id="1073c45" class="tk">bit</a>.<a id="1073c49" class="tk">GPIO58</a> = 1;</td></tr>
<tr name="1074" id="1074">
<td><a id="l1074" class='ln'>1074</a></td><td>                      <span class="kw">else</span></td></tr>
<tr name="1075" id="1075">
<td><a id="l1075" class='ln'>1075</a></td><td>                        <a id="1075c25" class="tk">GpioDataRegs</a>.<a id="1075c38" class="tk">GPBCLEAR</a>.<a id="1075c47" class="tk">bit</a>.<a id="1075c51" class="tk">GPIO58</a> = 1;</td></tr>
<tr name="1076" id="1076">
<td><a id="l1076" class='ln'>1076</a></td><td>                    <span class="br">}</span></td></tr>
<tr name="1077" id="1077">
<td><a id="l1077" class='ln'>1077</a></td><td></td></tr>
<tr name="1078" id="1078">
<td><a id="l1078" class='ln'>1078</a></td><td>                    <a id="1078c21" class="tk">TEST_IPM_2_0_B</a>.<a id="1078c36" class="tk">DataStoreRead1</a> = <a id="1078c53" class="tk">ResloverA1</a>;</td></tr>
<tr name="1079" id="1079">
<td><a id="l1079" class='ln'>1079</a></td><td></td></tr>
<tr name="1080" id="1080">
<td><a id="l1080" class='ln'>1080</a></td><td>                    <span class="br">{</span></td></tr>
<tr name="1081" id="1081">
<td><a id="l1081" class='ln'>1081</a></td><td>                      <span class="kw">if</span> (<a id="1081c27" class="tk">TEST_IPM_2_0_B</a>.<a id="1081c42" class="tk">DataStoreRead1</a>)</td></tr>
<tr name="1082" id="1082">
<td><a id="l1082" class='ln'>1082</a></td><td>                        <a id="1082c25" class="tk">GpioDataRegs</a>.<a id="1082c38" class="tk">GPBSET</a>.<a id="1082c45" class="tk">bit</a>.<a id="1082c49" class="tk">GPIO59</a> = 1;</td></tr>
<tr name="1083" id="1083">
<td><a id="l1083" class='ln'>1083</a></td><td>                      <span class="kw">else</span></td></tr>
<tr name="1084" id="1084">
<td><a id="l1084" class='ln'>1084</a></td><td>                        <a id="1084c25" class="tk">GpioDataRegs</a>.<a id="1084c38" class="tk">GPBCLEAR</a>.<a id="1084c47" class="tk">bit</a>.<a id="1084c51" class="tk">GPIO59</a> = 1;</td></tr>
<tr name="1085" id="1085">
<td><a id="l1085" class='ln'>1085</a></td><td>                    <span class="br">}</span></td></tr>
<tr name="1086" id="1086">
<td><a id="l1086" class='ln'>1086</a></td><td>                  <span class="br">}</span></td></tr>
<tr name="1087" id="1087">
<td><a id="l1087" class='ln'>1087</a></td><td>                  <span class="kw">break</span>;</td></tr>
<tr name="1088" id="1088">
<td><a id="l1088" class='ln'>1088</a></td><td></td></tr>
<tr name="1089" id="1089">
<td><a id="l1089" class='ln'>1089</a></td><td>                 <span class="kw">case</span> <a id="1089c23" class="tk">TEST_IPM_2_0_IN_WRITE_FRQ_STEP1</a><a id="1089c54" class="tk">:</a></td></tr>
<tr name="1090" id="1090">
<td><a id="l1090" class='ln'>1090</a></td><td>                  <a id="1090c19" class="tk">TEST_IPM_2_0_DW</a>.<a id="1090c35" class="tk">is_c1_TEST_IPM_2_0</a> =</td></tr>
<tr name="1091" id="1091">
<td><a id="l1091" class='ln'>1091</a></td><td>                    <a id="1091c21" class="tk">TEST_IPM_2_0_IN_WRITE_FRQ_STEP2</a>;</td></tr>
<tr name="1092" id="1092">
<td><a id="l1092" class='ln'>1092</a></td><td>                  <a id="1092c19" class="tk">ResloverWR</a> = 0U;</td></tr>
<tr name="1093" id="1093">
<td><a id="l1093" class='ln'>1093</a></td><td>                  <a id="1093c19" class="tk">SPIC_Tx</a> = 37265U;</td></tr>
<tr name="1094" id="1094">
<td><a id="l1094" class='ln'>1094</a></td><td>                  <a id="1094c19" class="tk">TEST_IPM_FunctionCallSubsystem2</a>();</td></tr>
<tr name="1095" id="1095">
<td><a id="l1095" class='ln'>1095</a></td><td>                  <span class="kw">break</span>;</td></tr>
<tr name="1096" id="1096">
<td><a id="l1096" class='ln'>1096</a></td><td></td></tr>
<tr name="1097" id="1097">
<td><a id="l1097" class='ln'>1097</a></td><td>                 <span class="kw">case</span> <a id="1097c23" class="tk">TEST_IPM_2_0_IN_WRITE_FRQ_STEP2</a><a id="1097c54" class="tk">:</a></td></tr>
<tr name="1098" id="1098">
<td><a id="l1098" class='ln'>1098</a></td><td>                  <a id="1098c19" class="tk">TEST_IPM_2_0_DW</a>.<a id="1098c35" class="tk">is_c1_TEST_IPM_2_0</a> =</td></tr>
<tr name="1099" id="1099">
<td><a id="l1099" class='ln'>1099</a></td><td>                    <a id="1099c21" class="tk">TEST_IPM_2_0_IN_WRITE_FRQ_STEP4</a>;</td></tr>
<tr name="1100" id="1100">
<td><a id="l1100" class='ln'>1100</a></td><td>                  <a id="1100c19" class="tk">ResloverWR</a> = 1U;</td></tr>
<tr name="1101" id="1101">
<td><a id="l1101" class='ln'>1101</a></td><td>                  <a id="1101c19" class="tk">TEST_IPM_FunctionCallSubsystem1</a>();</td></tr>
<tr name="1102" id="1102">
<td><a id="l1102" class='ln'>1102</a></td><td>                  <span class="kw">break</span>;</td></tr>
<tr name="1103" id="1103">
<td><a id="l1103" class='ln'>1103</a></td><td></td></tr>
<tr name="1104" id="1104">
<td><a id="l1104" class='ln'>1104</a></td><td>                 <span class="kw">case</span> <a id="1104c23" class="tk">TEST_IPM_2_0_IN_WRITE_FRQ_STEP4</a><a id="1104c54" class="tk">:</a></td></tr>
<tr name="1105" id="1105">
<td><a id="l1105" class='ln'>1105</a></td><td>                  <a id="1105c19" class="tk">TEST_IPM_2_0_DW</a>.<a id="1105c35" class="tk">is_c1_TEST_IPM_2_0</a> =</td></tr>
<tr name="1106" id="1106">
<td><a id="l1106" class='ln'>1106</a></td><td>                    <a id="1106c21" class="tk">TEST_IPM_2_0_IN_WRITE_FRQ_STEP5</a>;</td></tr>
<tr name="1107" id="1107">
<td><a id="l1107" class='ln'>1107</a></td><td>                  <a id="1107c19" class="tk">ResloverWR</a> = 0U;</td></tr>
<tr name="1108" id="1108">
<td><a id="l1108" class='ln'>1108</a></td><td>                  <span class="kw">if</span> (<a id="1108c23" class="tk">ResloverFRQ</a> <a id="1108c35" class="tk">&gt;</a> 255U) <span class="br">{</span></td></tr>
<tr name="1109" id="1109">
<td><a id="l1109" class='ln'>1109</a></td><td>                    <a id="1109c21" class="tk">status</a> = <a id="1109c30" class="tk">MAX_uint16_T</a>;</td></tr>
<tr name="1110" id="1110">
<td><a id="l1110" class='ln'>1110</a></td><td>                  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="1111" id="1111">
<td><a id="l1111" class='ln'>1111</a></td><td>                    <a id="1111c21" class="tk">status</a> = <a id="1111c30" class="tk">ResloverFRQ</a> <a id="1111c42" class="tk">&lt;&lt;</a> 8U;</td></tr>
<tr name="1112" id="1112">
<td><a id="l1112" class='ln'>1112</a></td><td>                  <span class="br">}</span></td></tr>
<tr name="1113" id="1113">
<td><a id="l1113" class='ln'>1113</a></td><td></td></tr>
<tr name="1114" id="1114">
<td><a id="l1114" class='ln'>1114</a></td><td>                  <a id="1114c19" class="tk">SPIC_Tx</a> = <a id="1114c29" class="tk">status</a> <a id="1114c36" class="tk">+</a> <span class="ct">/*MW:OvSatOk*/</span> <a id="1114c53" class="tk">ResloverFRQ</a>;</td></tr>
<tr name="1115" id="1115">
<td><a id="l1115" class='ln'>1115</a></td><td>                  <span class="kw">if</span> (<a id="1115c23" class="tk">SPIC_Tx</a> <a id="1115c31" class="tk">&lt;</a> <a id="1115c33" class="tk">status</a>) <span class="br">{</span></td></tr>
<tr name="1116" id="1116">
<td><a id="l1116" class='ln'>1116</a></td><td>                    <a id="1116c21" class="tk">SPIC_Tx</a> = <a id="1116c31" class="tk">MAX_uint16_T</a>;</td></tr>
<tr name="1117" id="1117">
<td><a id="l1117" class='ln'>1117</a></td><td>                  <span class="br">}</span></td></tr>
<tr name="1118" id="1118">
<td><a id="l1118" class='ln'>1118</a></td><td></td></tr>
<tr name="1119" id="1119">
<td><a id="l1119" class='ln'>1119</a></td><td>                  <a id="1119c19" class="tk">TEST_IPM_FunctionCallSubsystem2</a>();</td></tr>
<tr name="1120" id="1120">
<td><a id="l1120" class='ln'>1120</a></td><td>                  <span class="kw">break</span>;</td></tr>
<tr name="1121" id="1121">
<td><a id="l1121" class='ln'>1121</a></td><td></td></tr>
<tr name="1122" id="1122">
<td><a id="l1122" class='ln'>1122</a></td><td>                 <span class="kw">case</span> <a id="1122c23" class="tk">TEST_IPM_2_0_IN_WRITE_FRQ_STEP5</a><a id="1122c54" class="tk">:</a></td></tr>
<tr name="1123" id="1123">
<td><a id="l1123" class='ln'>1123</a></td><td>                  <a id="1123c19" class="tk">TEST_IPM_2_0_DW</a>.<a id="1123c35" class="tk">is_c1_TEST_IPM_2_0</a> =</td></tr>
<tr name="1124" id="1124">
<td><a id="l1124" class='ln'>1124</a></td><td>                    <a id="1124c21" class="tk">TEST_IPM_2_0_IN_WRITE_RES_STEP1</a>;</td></tr>
<tr name="1125" id="1125">
<td><a id="l1125" class='ln'>1125</a></td><td>                  <a id="1125c19" class="tk">ResloverWR</a> = 1U;</td></tr>
<tr name="1126" id="1126">
<td><a id="l1126" class='ln'>1126</a></td><td>                  <a id="1126c19" class="tk">TEST_IPM_FunctionCallSubsystem1</a>();</td></tr>
<tr name="1127" id="1127">
<td><a id="l1127" class='ln'>1127</a></td><td>                  <span class="kw">break</span>;</td></tr>
<tr name="1128" id="1128">
<td><a id="l1128" class='ln'>1128</a></td><td></td></tr>
<tr name="1129" id="1129">
<td><a id="l1129" class='ln'>1129</a></td><td>                 <span class="kw">case</span> <a id="1129c23" class="tk">TEST_IPM_2_0_IN_WRITE_RES_STEP1</a><a id="1129c54" class="tk">:</a></td></tr>
<tr name="1130" id="1130">
<td><a id="l1130" class='ln'>1130</a></td><td>                  <a id="1130c19" class="tk">TEST_IPM_2_0_DW</a>.<a id="1130c35" class="tk">is_c1_TEST_IPM_2_0</a> =</td></tr>
<tr name="1131" id="1131">
<td><a id="l1131" class='ln'>1131</a></td><td>                    <a id="1131c21" class="tk">TEST_IPM_2_0_IN_WRITE_RES_STEP2</a>;</td></tr>
<tr name="1132" id="1132">
<td><a id="l1132" class='ln'>1132</a></td><td>                  <a id="1132c19" class="tk">ResloverWR</a> = 0U;</td></tr>
<tr name="1133" id="1133">
<td><a id="l1133" class='ln'>1133</a></td><td>                  <a id="1133c19" class="tk">SPIC_Tx</a> = 37522U;</td></tr>
<tr name="1134" id="1134">
<td><a id="l1134" class='ln'>1134</a></td><td>                  <a id="1134c19" class="tk">TEST_IPM_FunctionCallSubsystem2</a>();</td></tr>
<tr name="1135" id="1135">
<td><a id="l1135" class='ln'>1135</a></td><td>                  <span class="kw">break</span>;</td></tr>
<tr name="1136" id="1136">
<td><a id="l1136" class='ln'>1136</a></td><td></td></tr>
<tr name="1137" id="1137">
<td><a id="l1137" class='ln'>1137</a></td><td>                 <span class="kw">case</span> <a id="1137c23" class="tk">TEST_IPM_2_0_IN_WRITE_RES_STEP2</a><a id="1137c54" class="tk">:</a></td></tr>
<tr name="1138" id="1138">
<td><a id="l1138" class='ln'>1138</a></td><td>                  <a id="1138c19" class="tk">TEST_IPM_2_0_DW</a>.<a id="1138c35" class="tk">is_c1_TEST_IPM_2_0</a> =</td></tr>
<tr name="1139" id="1139">
<td><a id="l1139" class='ln'>1139</a></td><td>                    <a id="1139c21" class="tk">TEST_IPM_2_0_IN_WRITE_RES_STEP3</a>;</td></tr>
<tr name="1140" id="1140">
<td><a id="l1140" class='ln'>1140</a></td><td>                  <a id="1140c19" class="tk">ResloverWR</a> = 1U;</td></tr>
<tr name="1141" id="1141">
<td><a id="l1141" class='ln'>1141</a></td><td>                  <a id="1141c19" class="tk">TEST_IPM_FunctionCallSubsystem1</a>();</td></tr>
<tr name="1142" id="1142">
<td><a id="l1142" class='ln'>1142</a></td><td>                  <span class="kw">break</span>;</td></tr>
<tr name="1143" id="1143">
<td><a id="l1143" class='ln'>1143</a></td><td></td></tr>
<tr name="1144" id="1144">
<td><a id="l1144" class='ln'>1144</a></td><td>                 <span class="kw">case</span> <a id="1144c23" class="tk">TEST_IPM_2_0_IN_WRITE_RES_STEP3</a><a id="1144c54" class="tk">:</a></td></tr>
<tr name="1145" id="1145">
<td><a id="l1145" class='ln'>1145</a></td><td>                  <a id="1145c19" class="tk">TEST_IPM_2_0_DW</a>.<a id="1145c35" class="tk">is_c1_TEST_IPM_2_0</a> =</td></tr>
<tr name="1146" id="1146">
<td><a id="l1146" class='ln'>1146</a></td><td>                    <a id="1146c21" class="tk">TEST_IPM_2_0_IN_WRITE_RES_STEP4</a>;</td></tr>
<tr name="1147" id="1147">
<td><a id="l1147" class='ln'>1147</a></td><td>                  <a id="1147c19" class="tk">ResloverWR</a> = 0U;</td></tr>
<tr name="1148" id="1148">
<td><a id="l1148" class='ln'>1148</a></td><td>                  <span class="kw">if</span> (<a id="1148c23" class="tk">ResloverRES</a> <a id="1148c35" class="tk">&gt;</a> 255U) <span class="br">{</span></td></tr>
<tr name="1149" id="1149">
<td><a id="l1149" class='ln'>1149</a></td><td>                    <a id="1149c21" class="tk">status</a> = <a id="1149c30" class="tk">MAX_uint16_T</a>;</td></tr>
<tr name="1150" id="1150">
<td><a id="l1150" class='ln'>1150</a></td><td>                  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="1151" id="1151">
<td><a id="l1151" class='ln'>1151</a></td><td>                    <a id="1151c21" class="tk">status</a> = <a id="1151c30" class="tk">ResloverRES</a> <a id="1151c42" class="tk">&lt;&lt;</a> 8U;</td></tr>
<tr name="1152" id="1152">
<td><a id="l1152" class='ln'>1152</a></td><td>                  <span class="br">}</span></td></tr>
<tr name="1153" id="1153">
<td><a id="l1153" class='ln'>1153</a></td><td></td></tr>
<tr name="1154" id="1154">
<td><a id="l1154" class='ln'>1154</a></td><td>                  <a id="1154c19" class="tk">SPIC_Tx</a> = <a id="1154c29" class="tk">status</a> <a id="1154c36" class="tk">+</a> <span class="ct">/*MW:OvSatOk*/</span> <a id="1154c53" class="tk">ResloverRES</a>;</td></tr>
<tr name="1155" id="1155">
<td><a id="l1155" class='ln'>1155</a></td><td>                  <span class="kw">if</span> (<a id="1155c23" class="tk">SPIC_Tx</a> <a id="1155c31" class="tk">&lt;</a> <a id="1155c33" class="tk">status</a>) <span class="br">{</span></td></tr>
<tr name="1156" id="1156">
<td><a id="l1156" class='ln'>1156</a></td><td>                    <a id="1156c21" class="tk">SPIC_Tx</a> = <a id="1156c31" class="tk">MAX_uint16_T</a>;</td></tr>
<tr name="1157" id="1157">
<td><a id="l1157" class='ln'>1157</a></td><td>                  <span class="br">}</span></td></tr>
<tr name="1158" id="1158">
<td><a id="l1158" class='ln'>1158</a></td><td></td></tr>
<tr name="1159" id="1159">
<td><a id="l1159" class='ln'>1159</a></td><td>                  <a id="1159c19" class="tk">TEST_IPM_FunctionCallSubsystem2</a>();</td></tr>
<tr name="1160" id="1160">
<td><a id="l1160" class='ln'>1160</a></td><td>                  <span class="kw">break</span>;</td></tr>
<tr name="1161" id="1161">
<td><a id="l1161" class='ln'>1161</a></td><td></td></tr>
<tr name="1162" id="1162">
<td><a id="l1162" class='ln'>1162</a></td><td>                 <span class="kw">default</span><a id="1162c25" class="tk">:</a></td></tr>
<tr name="1163" id="1163">
<td><a id="l1163" class='ln'>1163</a></td><td>                  <span class="ct">/* case IN_WRITE_RES_STEP4: */</span></td></tr>
<tr name="1164" id="1164">
<td><a id="l1164" class='ln'>1164</a></td><td>                  <a id="1164c19" class="tk">TEST_IPM_2_0_DW</a>.<a id="1164c35" class="tk">is_c1_TEST_IPM_2_0</a> =</td></tr>
<tr name="1165" id="1165">
<td><a id="l1165" class='ln'>1165</a></td><td>                    <a id="1165c21" class="tk">TEST_IPM_2__IN_READ_FAULT_STEP1</a>;</td></tr>
<tr name="1166" id="1166">
<td><a id="l1166" class='ln'>1166</a></td><td>                  <a id="1166c19" class="tk">ResloverWR</a> = 1U;</td></tr>
<tr name="1167" id="1167">
<td><a id="l1167" class='ln'>1167</a></td><td>                  <a id="1167c19" class="tk">TEST_IPM_FunctionCallSubsystem1</a>();</td></tr>
<tr name="1168" id="1168">
<td><a id="l1168" class='ln'>1168</a></td><td>                  <span class="kw">break</span>;</td></tr>
<tr name="1169" id="1169">
<td><a id="l1169" class='ln'>1169</a></td><td>                <span class="br">}</span></td></tr>
<tr name="1170" id="1170">
<td><a id="l1170" class='ln'>1170</a></td><td>              <span class="br">}</span></td></tr>
<tr name="1171" id="1171">
<td><a id="l1171" class='ln'>1171</a></td><td>              <span class="kw">break</span>;</td></tr>
<tr name="1172" id="1172">
<td><a id="l1172" class='ln'>1172</a></td><td></td></tr>
<tr name="1173" id="1173">
<td><a id="l1173" class='ln'>1173</a></td><td>             <span class="kw">case</span> 2U<a id="1173c21" class="tk">:</a></td></tr>
<tr name="1174" id="1174">
<td><a id="l1174" class='ln'>1174</a></td><td>              <a id="1174c15" class="tk">isStable</a> = false;</td></tr>
<tr name="1175" id="1175">
<td><a id="l1175" class='ln'>1175</a></td><td>              <a id="1175c15" class="tk">TEST_IPM_2_0_DW</a>.<a id="1175c31" class="tk">is_c3_TEST_IPM_2_0</a> =</td></tr>
<tr name="1176" id="1176">
<td><a id="l1176" class='ln'>1176</a></td><td>                <a id="1176c17" class="tk">TEST_IPM_2_IN_System_InitADBias</a>;</td></tr>
<tr name="1177" id="1177">
<td><a id="l1177" class='ln'>1177</a></td><td>              <a id="1177c15" class="tk">STOP</a> = 1U;</td></tr>
<tr name="1178" id="1178">
<td><a id="l1178" class='ln'>1178</a></td><td>              <a id="1178c15" class="tk">V_OFFSET</a> = 0.000628322363F <a id="1178c42" class="tk">*</a> (<a id="1178c45" class="tk">real32_T</a>)<a id="1178c54" class="tk">V_AD</a> <a id="1178c59" class="tk">+</a></td></tr>
<tr name="1179" id="1179">
<td><a id="l1179" class='ln'>1179</a></td><td>                <a id="1179c17" class="tk">TEST_IPM_2_0_DW</a>.<a id="1179c33" class="tk">UnitDelay1_DSTATE</a>;</td></tr>
<tr name="1180" id="1180">
<td><a id="l1180" class='ln'>1180</a></td><td>              <a id="1180c15" class="tk">TEST_IPM_2_0_DW</a>.<a id="1180c31" class="tk">UnitDelay1_DSTATE</a> = 0.999371707F <a id="1180c64" class="tk">*</a> <a id="1180c66" class="tk">V_OFFSET</a>;</td></tr>
<tr name="1181" id="1181">
<td><a id="l1181" class='ln'>1181</a></td><td>              <a id="1181c15" class="tk">W_OFFSET</a> = 0.000628322363F <a id="1181c42" class="tk">*</a> (<a id="1181c45" class="tk">real32_T</a>)<a id="1181c54" class="tk">W_AD</a> <a id="1181c59" class="tk">+</a></td></tr>
<tr name="1182" id="1182">
<td><a id="l1182" class='ln'>1182</a></td><td>                <a id="1182c17" class="tk">TEST_IPM_2_0_DW</a>.<a id="1182c33" class="tk">UnitDelay2_DSTATE</a>;</td></tr>
<tr name="1183" id="1183">
<td><a id="l1183" class='ln'>1183</a></td><td>              <a id="1183c15" class="tk">TEST_IPM_2_0_DW</a>.<a id="1183c31" class="tk">UnitDelay2_DSTATE</a> = 0.999371707F <a id="1183c64" class="tk">*</a> <a id="1183c66" class="tk">W_OFFSET</a>;</td></tr>
<tr name="1184" id="1184">
<td><a id="l1184" class='ln'>1184</a></td><td>              <a id="1184c15" class="tk">U_OFFSET</a> = 0.000628322363F <a id="1184c42" class="tk">*</a> (<a id="1184c45" class="tk">real32_T</a>)<a id="1184c54" class="tk">U_AD</a> <a id="1184c59" class="tk">+</a></td></tr>
<tr name="1185" id="1185">
<td><a id="l1185" class='ln'>1185</a></td><td>                <a id="1185c17" class="tk">TEST_IPM_2_0_DW</a>.<a id="1185c33" class="tk">UnitDelay6_DSTATE</a>;</td></tr>
<tr name="1186" id="1186">
<td><a id="l1186" class='ln'>1186</a></td><td>              <a id="1186c15" class="tk">TEST_IPM_2_0_DW</a>.<a id="1186c31" class="tk">UnitDelay6_DSTATE</a> = 0.999371707F <a id="1186c64" class="tk">*</a> <a id="1186c66" class="tk">U_OFFSET</a>;</td></tr>
<tr name="1187" id="1187">
<td><a id="l1187" class='ln'>1187</a></td><td>              <a id="1187c15" class="tk">status</a> = <a id="1187c24" class="tk">TEST_IPM_2_0_DW</a>.<a id="1187c40" class="tk">Tick_b</a> <a id="1187c47" class="tk">+</a> <span class="ct">/*MW:OvSatOk*/</span> 1U;</td></tr>
<tr name="1188" id="1188">
<td><a id="l1188" class='ln'>1188</a></td><td>              <span class="kw">if</span> (<a id="1188c19" class="tk">status</a> <a id="1188c26" class="tk">&lt;</a> <a id="1188c28" class="tk">TEST_IPM_2_0_DW</a>.<a id="1188c44" class="tk">Tick_b</a>) <span class="br">{</span></td></tr>
<tr name="1189" id="1189">
<td><a id="l1189" class='ln'>1189</a></td><td>                <a id="1189c17" class="tk">status</a> = <a id="1189c26" class="tk">MAX_uint16_T</a>;</td></tr>
<tr name="1190" id="1190">
<td><a id="l1190" class='ln'>1190</a></td><td>              <span class="br">}</span></td></tr>
<tr name="1191" id="1191">
<td><a id="l1191" class='ln'>1191</a></td><td></td></tr>
<tr name="1192" id="1192">
<td><a id="l1192" class='ln'>1192</a></td><td>              <a id="1192c15" class="tk">TEST_IPM_2_0_DW</a>.<a id="1192c31" class="tk">Tick_b</a> = <a id="1192c40" class="tk">status</a>;</td></tr>
<tr name="1193" id="1193">
<td><a id="l1193" class='ln'>1193</a></td><td>              <span class="kw">if</span> (<a id="1193c19" class="tk">TEST_IPM_2_0_DW</a>.<a id="1193c35" class="tk">Tick_b</a> <a id="1193c42" class="tk">&lt;=</a> 50000U) <span class="br">{</span></td></tr>
<tr name="1194" id="1194">
<td><a id="l1194" class='ln'>1194</a></td><td>                <a id="1194c17" class="tk">InitMode</a> = 2U;</td></tr>
<tr name="1195" id="1195">
<td><a id="l1195" class='ln'>1195</a></td><td>              <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="1196" id="1196">
<td><a id="l1196" class='ln'>1196</a></td><td>                <a id="1196c17" class="tk">InitMode</a> = 0U;</td></tr>
<tr name="1197" id="1197">
<td><a id="l1197" class='ln'>1197</a></td><td>                <a id="1197c17" class="tk">TEST_IPM_2_0_DW</a>.<a id="1197c33" class="tk">Tick_b</a> = 0U;</td></tr>
<tr name="1198" id="1198">
<td><a id="l1198" class='ln'>1198</a></td><td>              <span class="br">}</span></td></tr>
<tr name="1199" id="1199">
<td><a id="l1199" class='ln'>1199</a></td><td>              <span class="kw">break</span>;</td></tr>
<tr name="1200" id="1200">
<td><a id="l1200" class='ln'>1200</a></td><td>            <span class="br">}</span></td></tr>
<tr name="1201" id="1201">
<td><a id="l1201" class='ln'>1201</a></td><td>            <span class="kw">break</span>;</td></tr>
<tr name="1202" id="1202">
<td><a id="l1202" class='ln'>1202</a></td><td></td></tr>
<tr name="1203" id="1203">
<td><a id="l1203" class='ln'>1203</a></td><td>           <span class="kw">case</span> <a id="1203c17" class="tk">TEST_IPM_2_0_IN_BufferStore</a><a id="1203c44" class="tk">:</a></td></tr>
<tr name="1204" id="1204">
<td><a id="l1204" class='ln'>1204</a></td><td>            <a id="1204c13" class="tk">isStable</a> = false;</td></tr>
<tr name="1205" id="1205">
<td><a id="l1205" class='ln'>1205</a></td><td>            <a id="1205c13" class="tk">TEST_IPM_2_0_DW</a>.<a id="1205c29" class="tk">is_c3_TEST_IPM_2_0</a> = <a id="1205c50" class="tk">TEST_IPM_2_0_IN_DA_5742</a>;</td></tr>
<tr name="1206" id="1206">
<td><a id="l1206" class='ln'>1206</a></td><td>            <a id="1206c13" class="tk">status</a> = <a id="1206c22" class="tk">TEST_IPM_2_0_DW</a>.<a id="1206c38" class="tk">count</a> <a id="1206c44" class="tk">+</a> <span class="ct">/*MW:OvSatOk*/</span> 1U;</td></tr>
<tr name="1207" id="1207">
<td><a id="l1207" class='ln'>1207</a></td><td>            <span class="kw">if</span> (<a id="1207c17" class="tk">status</a> <a id="1207c24" class="tk">&lt;</a> <a id="1207c26" class="tk">TEST_IPM_2_0_DW</a>.<a id="1207c42" class="tk">count</a>) <span class="br">{</span></td></tr>
<tr name="1208" id="1208">
<td><a id="l1208" class='ln'>1208</a></td><td>              <a id="1208c15" class="tk">status</a> = <a id="1208c24" class="tk">MAX_uint16_T</a>;</td></tr>
<tr name="1209" id="1209">
<td><a id="l1209" class='ln'>1209</a></td><td>            <span class="br">}</span></td></tr>
<tr name="1210" id="1210">
<td><a id="l1210" class='ln'>1210</a></td><td></td></tr>
<tr name="1211" id="1211">
<td><a id="l1211" class='ln'>1211</a></td><td>            <a id="1211c13" class="tk">TEST_IPM_2_0_DW</a>.<a id="1211c29" class="tk">count</a> = <a id="1211c37" class="tk">status</a>;</td></tr>
<tr name="1212" id="1212">
<td><a id="l1212" class='ln'>1212</a></td><td>            <span class="kw">switch</span> (<a id="1212c21" class="tk">TEST_IPM_2_0_DW</a>.<a id="1212c37" class="tk">count</a>) <span class="br">{</span></td></tr>
<tr name="1213" id="1213">
<td><a id="l1213" class='ln'>1213</a></td><td>             <span class="kw">case</span> 1U<a id="1213c21" class="tk">:</a></td></tr>
<tr name="1214" id="1214">
<td><a id="l1214" class='ln'>1214</a></td><td>              <a id="1214c15" class="tk">rtb_Divide_idx_0</a> = <a id="1214c34" class="tk">fabsf</a>(<a id="1214c40" class="tk">Id_FBK</a> <a id="1214c47" class="tk">+</a> 30.0F) <a id="1214c56" class="tk">*</a> 8.19F;</td></tr>
<tr name="1215" id="1215">
<td><a id="l1215" class='ln'>1215</a></td><td>              <span class="kw">if</span> (<a id="1215c19" class="tk">rtb_Divide_idx_0</a> <a id="1215c36" class="tk">&gt;</a> 4095.0F) <span class="br">{</span></td></tr>
<tr name="1216" id="1216">
<td><a id="l1216" class='ln'>1216</a></td><td>                <a id="1216c17" class="tk">rtb_Add1_mk</a> = 4095U;</td></tr>
<tr name="1217" id="1217">
<td><a id="l1217" class='ln'>1217</a></td><td>              <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="1218" id="1218">
<td><a id="l1218" class='ln'>1218</a></td><td>                <a id="1218c17" class="tk">rtb_Add1_mk</a> = (<a id="1218c32" class="tk">uint16_T</a>)<a id="1218c41" class="tk">rtb_Divide_idx_0</a>;</td></tr>
<tr name="1219" id="1219">
<td><a id="l1219" class='ln'>1219</a></td><td>              <span class="br">}</span></td></tr>
<tr name="1220" id="1220">
<td><a id="l1220" class='ln'>1220</a></td><td></td></tr>
<tr name="1221" id="1221">
<td><a id="l1221" class='ln'>1221</a></td><td>              <a id="1221c15" class="tk">TEST_IPM_2_0_SPITransmit2</a>(<a id="1221c41" class="tk">rtb_Add1_mk</a>,</td></tr>
<tr name="1222" id="1222">
<td><a id="l1222" class='ln'>1222</a></td><td>                <a id="1222c17" class="tk">&amp;</a><a id="1222c18" class="tk">TEST_IPM_2_0_DW</a>.<a id="1222c34" class="tk">SPITransmit2</a>);</td></tr>
<tr name="1223" id="1223">
<td><a id="l1223" class='ln'>1223</a></td><td>              <span class="kw">break</span>;</td></tr>
<tr name="1224" id="1224">
<td><a id="l1224" class='ln'>1224</a></td><td></td></tr>
<tr name="1225" id="1225">
<td><a id="l1225" class='ln'>1225</a></td><td>             <span class="kw">case</span> 2U<a id="1225c21" class="tk">:</a></td></tr>
<tr name="1226" id="1226">
<td><a id="l1226" class='ln'>1226</a></td><td>              <a id="1226c15" class="tk">rtb_Divide_idx_0</a> = 68.25F <a id="1226c41" class="tk">*</a> <a id="1226c43" class="tk">fabsf</a>(<a id="1226c49" class="tk">Iq_FBK</a>);</td></tr>
<tr name="1227" id="1227">
<td><a id="l1227" class='ln'>1227</a></td><td>              <span class="kw">if</span> (<a id="1227c19" class="tk">rtb_Divide_idx_0</a> <a id="1227c36" class="tk">&gt;</a> 4095.0F) <span class="br">{</span></td></tr>
<tr name="1228" id="1228">
<td><a id="l1228" class='ln'>1228</a></td><td>                <a id="1228c17" class="tk">rtb_Divide_idx_0</a> = 4095.0F;</td></tr>
<tr name="1229" id="1229">
<td><a id="l1229" class='ln'>1229</a></td><td>              <span class="br">}</span></td></tr>
<tr name="1230" id="1230">
<td><a id="l1230" class='ln'>1230</a></td><td></td></tr>
<tr name="1231" id="1231">
<td><a id="l1231" class='ln'>1231</a></td><td>              <a id="1231c15" class="tk">rtb_Add3_n</a> = (<a id="1231c29" class="tk">uint16_T</a>)<a id="1231c38" class="tk">rtb_Divide_idx_0</a> <a id="1231c55" class="tk">+</a> 4096U;</td></tr>
<tr name="1232" id="1232">
<td><a id="l1232" class='ln'>1232</a></td><td>              <a id="1232c15" class="tk">TEST_IPM_2_0_SPITransmit2</a>(<a id="1232c41" class="tk">rtb_Add3_n</a>,</td></tr>
<tr name="1233" id="1233">
<td><a id="l1233" class='ln'>1233</a></td><td>                <a id="1233c17" class="tk">&amp;</a><a id="1233c18" class="tk">TEST_IPM_2_0_DW</a>.<a id="1233c34" class="tk">SPITransmit3</a>);</td></tr>
<tr name="1234" id="1234">
<td><a id="l1234" class='ln'>1234</a></td><td>              <span class="kw">break</span>;</td></tr>
<tr name="1235" id="1235">
<td><a id="l1235" class='ln'>1235</a></td><td></td></tr>
<tr name="1236" id="1236">
<td><a id="l1236" class='ln'>1236</a></td><td>             <span class="kw">case</span> 3U<a id="1236c21" class="tk">:</a></td></tr>
<tr name="1237" id="1237">
<td><a id="l1237" class='ln'>1237</a></td><td>              <a id="1237c15" class="tk">rtb_Divide_idx_0</a> = 2.0475F <a id="1237c42" class="tk">*</a> <a id="1237c44" class="tk">N_FBK</a>;</td></tr>
<tr name="1238" id="1238">
<td><a id="l1238" class='ln'>1238</a></td><td>              <span class="kw">if</span> (<a id="1238c19" class="tk">rtb_Divide_idx_0</a> <a id="1238c36" class="tk">&gt;</a> 4095.0F) <span class="br">{</span></td></tr>
<tr name="1239" id="1239">
<td><a id="l1239" class='ln'>1239</a></td><td>                <a id="1239c17" class="tk">rtb_Divide_idx_0</a> = 4095.0F;</td></tr>
<tr name="1240" id="1240">
<td><a id="l1240" class='ln'>1240</a></td><td>              <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="1241" id="1241">
<td><a id="l1241" class='ln'>1241</a></td><td>                <span class="kw">if</span> (<a id="1241c21" class="tk">rtb_Divide_idx_0</a> <a id="1241c38" class="tk">&lt;</a> 0.0F) <span class="br">{</span></td></tr>
<tr name="1242" id="1242">
<td><a id="l1242" class='ln'>1242</a></td><td>                  <a id="1242c19" class="tk">rtb_Divide_idx_0</a> = 0.0F;</td></tr>
<tr name="1243" id="1243">
<td><a id="l1243" class='ln'>1243</a></td><td>                <span class="br">}</span></td></tr>
<tr name="1244" id="1244">
<td><a id="l1244" class='ln'>1244</a></td><td>              <span class="br">}</span></td></tr>
<tr name="1245" id="1245">
<td><a id="l1245" class='ln'>1245</a></td><td></td></tr>
<tr name="1246" id="1246">
<td><a id="l1246" class='ln'>1246</a></td><td>              <a id="1246c15" class="tk">rtb_Add2_n</a> = (<a id="1246c29" class="tk">uint16_T</a>)<a id="1246c38" class="tk">rtb_Divide_idx_0</a> <a id="1246c55" class="tk">+</a> 8192U;</td></tr>
<tr name="1247" id="1247">
<td><a id="l1247" class='ln'>1247</a></td><td>              <a id="1247c15" class="tk">TEST_IPM_2_0_SPITransmit2</a>(<a id="1247c41" class="tk">rtb_Add2_n</a>,</td></tr>
<tr name="1248" id="1248">
<td><a id="l1248" class='ln'>1248</a></td><td>                <a id="1248c17" class="tk">&amp;</a><a id="1248c18" class="tk">TEST_IPM_2_0_DW</a>.<a id="1248c34" class="tk">SPITransmit3_p</a>);</td></tr>
<tr name="1249" id="1249">
<td><a id="l1249" class='ln'>1249</a></td><td>              <span class="kw">break</span>;</td></tr>
<tr name="1250" id="1250">
<td><a id="l1250" class='ln'>1250</a></td><td></td></tr>
<tr name="1251" id="1251">
<td><a id="l1251" class='ln'>1251</a></td><td>             <span class="kw">default</span><a id="1251c21" class="tk">:</a></td></tr>
<tr name="1252" id="1252">
<td><a id="l1252" class='ln'>1252</a></td><td>              <a id="1252c15" class="tk">TEST_IPM_2_0_DW</a>.<a id="1252c31" class="tk">count</a> = 0U;</td></tr>
<tr name="1253" id="1253">
<td><a id="l1253" class='ln'>1253</a></td><td>              <a id="1253c15" class="tk">rtb_Divide_idx_0</a> = 51.1875F <a id="1253c43" class="tk">*</a> <a id="1253c45" class="tk">Udc_FBK</a>;</td></tr>
<tr name="1254" id="1254">
<td><a id="l1254" class='ln'>1254</a></td><td>              <span class="kw">if</span> (<a id="1254c19" class="tk">rtb_Divide_idx_0</a> <a id="1254c36" class="tk">&gt;</a> 4095.0F) <span class="br">{</span></td></tr>
<tr name="1255" id="1255">
<td><a id="l1255" class='ln'>1255</a></td><td>                <a id="1255c17" class="tk">rtb_Divide_idx_0</a> = 4095.0F;</td></tr>
<tr name="1256" id="1256">
<td><a id="l1256" class='ln'>1256</a></td><td>              <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="1257" id="1257">
<td><a id="l1257" class='ln'>1257</a></td><td>                <span class="kw">if</span> (<a id="1257c21" class="tk">rtb_Divide_idx_0</a> <a id="1257c38" class="tk">&lt;</a> 0.0F) <span class="br">{</span></td></tr>
<tr name="1258" id="1258">
<td><a id="l1258" class='ln'>1258</a></td><td>                  <a id="1258c19" class="tk">rtb_Divide_idx_0</a> = 0.0F;</td></tr>
<tr name="1259" id="1259">
<td><a id="l1259" class='ln'>1259</a></td><td>                <span class="br">}</span></td></tr>
<tr name="1260" id="1260">
<td><a id="l1260" class='ln'>1260</a></td><td>              <span class="br">}</span></td></tr>
<tr name="1261" id="1261">
<td><a id="l1261" class='ln'>1261</a></td><td></td></tr>
<tr name="1262" id="1262">
<td><a id="l1262" class='ln'>1262</a></td><td>              <a id="1262c15" class="tk">rtb_Add1_p</a> = (<a id="1262c29" class="tk">uint16_T</a>)<a id="1262c38" class="tk">rtb_Divide_idx_0</a> <a id="1262c55" class="tk">+</a> 12288U;</td></tr>
<tr name="1263" id="1263">
<td><a id="l1263" class='ln'>1263</a></td><td>              <a id="1263c15" class="tk">TEST_IPM_2_0_SPITransmit2</a>(<a id="1263c41" class="tk">rtb_Add1_p</a>,</td></tr>
<tr name="1264" id="1264">
<td><a id="l1264" class='ln'>1264</a></td><td>                <a id="1264c17" class="tk">&amp;</a><a id="1264c18" class="tk">TEST_IPM_2_0_DW</a>.<a id="1264c34" class="tk">SPITransmit1</a>);</td></tr>
<tr name="1265" id="1265">
<td><a id="l1265" class='ln'>1265</a></td><td>              <span class="kw">break</span>;</td></tr>
<tr name="1266" id="1266">
<td><a id="l1266" class='ln'>1266</a></td><td>            <span class="br">}</span></td></tr>
<tr name="1267" id="1267">
<td><a id="l1267" class='ln'>1267</a></td><td>            <span class="kw">break</span>;</td></tr>
<tr name="1268" id="1268">
<td><a id="l1268" class='ln'>1268</a></td><td></td></tr>
<tr name="1269" id="1269">
<td><a id="l1269" class='ln'>1269</a></td><td>           <span class="kw">case</span> <a id="1269c17" class="tk">TEST_IPM_2_0_IN_DA_5742</a><a id="1269c40" class="tk">:</a></td></tr>
<tr name="1270" id="1270">
<td><a id="l1270" class='ln'>1270</a></td><td>            <a id="1270c13" class="tk">isStable</a> = false;</td></tr>
<tr name="1271" id="1271">
<td><a id="l1271" class='ln'>1271</a></td><td>            <a id="1271c13" class="tk">TEST_IPM_2_0_DW</a>.<a id="1271c29" class="tk">is_c3_TEST_IPM_2_0</a> = <a id="1271c50" class="tk">TEST_IPM_2_0_IN_end</a>;</td></tr>
<tr name="1272" id="1272">
<td><a id="l1272" class='ln'>1272</a></td><td></td></tr>
<tr name="1273" id="1273">
<td><a id="l1273" class='ln'>1273</a></td><td>            <span class="br">{</span></td></tr>
<tr name="1274" id="1274">
<td><a id="l1274" class='ln'>1274</a></td><td>              <span class="kw">if</span> (1U)</td></tr>
<tr name="1275" id="1275">
<td><a id="l1275" class='ln'>1275</a></td><td>                <a id="1275c17" class="tk">GpioDataRegs</a>.<a id="1275c30" class="tk">GPDSET</a>.<a id="1275c37" class="tk">bit</a>.<a id="1275c41" class="tk">GPIO113</a> = 1;</td></tr>
<tr name="1276" id="1276">
<td><a id="l1276" class='ln'>1276</a></td><td>              <span class="kw">else</span></td></tr>
<tr name="1277" id="1277">
<td><a id="l1277" class='ln'>1277</a></td><td>                <a id="1277c17" class="tk">GpioDataRegs</a>.<a id="1277c30" class="tk">GPDCLEAR</a>.<a id="1277c39" class="tk">bit</a>.<a id="1277c43" class="tk">GPIO113</a> = 1;</td></tr>
<tr name="1278" id="1278">
<td><a id="l1278" class='ln'>1278</a></td><td>            <span class="br">}</span></td></tr>
<tr name="1279" id="1279">
<td><a id="l1279" class='ln'>1279</a></td><td></td></tr>
<tr name="1280" id="1280">
<td><a id="l1280" class='ln'>1280</a></td><td>            <a id="1280c13" class="tk">ChartFlag</a> = 1U;</td></tr>
<tr name="1281" id="1281">
<td><a id="l1281" class='ln'>1281</a></td><td>            <span class="kw">break</span>;</td></tr>
<tr name="1282" id="1282">
<td><a id="l1282" class='ln'>1282</a></td><td></td></tr>
<tr name="1283" id="1283">
<td><a id="l1283" class='ln'>1283</a></td><td>           <span class="kw">case</span> <a id="1283c17" class="tk">TEST_IPM_2_0_IN_Empty_o</a><a id="1283c40" class="tk">:</a></td></tr>
<tr name="1284" id="1284">
<td><a id="l1284" class='ln'>1284</a></td><td>            <span class="kw">if</span> (<a id="1284c17" class="tk">ChartFlag</a> <a id="1284c27" class="tk">==</a> 0U) <span class="br">{</span></td></tr>
<tr name="1285" id="1285">
<td><a id="l1285" class='ln'>1285</a></td><td>              <a id="1285c15" class="tk">isStable</a> = false;</td></tr>
<tr name="1286" id="1286">
<td><a id="l1286" class='ln'>1286</a></td><td>              <a id="1286c15" class="tk">TEST_IPM_2_0_DW</a>.<a id="1286c31" class="tk">is_c3_TEST_IPM_2_0</a> = <a id="1286c52" class="tk">TEST_IPM_2_0_IN_Init</a>;</td></tr>
<tr name="1287" id="1287">
<td><a id="l1287" class='ln'>1287</a></td><td></td></tr>
<tr name="1288" id="1288">
<td><a id="l1288" class='ln'>1288</a></td><td>              <span class="br">{</span></td></tr>
<tr name="1289" id="1289">
<td><a id="l1289" class='ln'>1289</a></td><td>                <a id="1289c17" class="tk">TEST_IPM_2_0_B</a>.<a id="1289c32" class="tk">DigitalInput</a>[0] = <a id="1289c50" class="tk">GpioDataRegs</a>.<a id="1289c63" class="tk">GPBDAT</a>.<a id="1289c70" class="tk">bit</a>.<a id="1289c74" class="tk">GPIO40</a>;</td></tr>
<tr name="1290" id="1290">
<td><a id="l1290" class='ln'>1290</a></td><td>                <a id="1290c17" class="tk">TEST_IPM_2_0_B</a>.<a id="1290c32" class="tk">DigitalInput</a>[1] = <a id="1290c50" class="tk">GpioDataRegs</a>.<a id="1290c63" class="tk">GPBDAT</a>.<a id="1290c70" class="tk">bit</a>.<a id="1290c74" class="tk">GPIO41</a>;</td></tr>
<tr name="1291" id="1291">
<td><a id="l1291" class='ln'>1291</a></td><td>                <a id="1291c17" class="tk">TEST_IPM_2_0_B</a>.<a id="1291c32" class="tk">DigitalInput</a>[2] = <a id="1291c50" class="tk">GpioDataRegs</a>.<a id="1291c63" class="tk">GPBDAT</a>.<a id="1291c70" class="tk">bit</a>.<a id="1291c74" class="tk">GPIO44</a>;</td></tr>
<tr name="1292" id="1292">
<td><a id="l1292" class='ln'>1292</a></td><td>                <a id="1292c17" class="tk">TEST_IPM_2_0_B</a>.<a id="1292c32" class="tk">DigitalInput</a>[3] = <a id="1292c50" class="tk">GpioDataRegs</a>.<a id="1292c63" class="tk">GPBDAT</a>.<a id="1292c70" class="tk">bit</a>.<a id="1292c74" class="tk">GPIO45</a>;</td></tr>
<tr name="1293" id="1293">
<td><a id="l1293" class='ln'>1293</a></td><td>                <a id="1293c17" class="tk">TEST_IPM_2_0_B</a>.<a id="1293c32" class="tk">DigitalInput</a>[4] = <a id="1293c50" class="tk">GpioDataRegs</a>.<a id="1293c63" class="tk">GPBDAT</a>.<a id="1293c70" class="tk">bit</a>.<a id="1293c74" class="tk">GPIO46</a>;</td></tr>
<tr name="1294" id="1294">
<td><a id="l1294" class='ln'>1294</a></td><td>                <a id="1294c17" class="tk">TEST_IPM_2_0_B</a>.<a id="1294c32" class="tk">DigitalInput</a>[5] = <a id="1294c50" class="tk">GpioDataRegs</a>.<a id="1294c63" class="tk">GPBDAT</a>.<a id="1294c70" class="tk">bit</a>.<a id="1294c74" class="tk">GPIO47</a>;</td></tr>
<tr name="1295" id="1295">
<td><a id="l1295" class='ln'>1295</a></td><td>              <span class="br">}</span></td></tr>
<tr name="1296" id="1296">
<td><a id="l1296" class='ln'>1296</a></td><td></td></tr>
<tr name="1297" id="1297">
<td><a id="l1297" class='ln'>1297</a></td><td>              <a id="1297c15" class="tk">IGBT_Fault</a> = (((((<a id="1297c33" class="tk">TEST_IPM_2_0_B</a>.<a id="1297c48" class="tk">DigitalInput</a>[1] <a id="1297c64" class="tk">&lt;&lt;</a> 1U) <a id="1297c71" class="tk">+</a></td></tr>
<tr name="1298" id="1298">
<td><a id="l1298" class='ln'>1298</a></td><td>                               <a id="1298c32" class="tk">TEST_IPM_2_0_B</a>.<a id="1298c47" class="tk">DigitalInput</a>[0]) <a id="1298c64" class="tk">+</a></td></tr>
<tr name="1299" id="1299">
<td><a id="l1299" class='ln'>1299</a></td><td>                              (<a id="1299c32" class="tk">TEST_IPM_2_0_B</a>.<a id="1299c47" class="tk">DigitalInput</a>[2] <a id="1299c63" class="tk">&lt;&lt;</a> 2U)) <a id="1299c71" class="tk">+</a></td></tr>
<tr name="1300" id="1300">
<td><a id="l1300" class='ln'>1300</a></td><td>                             (<a id="1300c31" class="tk">TEST_IPM_2_0_B</a>.<a id="1300c46" class="tk">DigitalInput</a>[3] <a id="1300c62" class="tk">&lt;&lt;</a> 3U)) <a id="1300c70" class="tk">+</a></td></tr>
<tr name="1301" id="1301">
<td><a id="l1301" class='ln'>1301</a></td><td>                            (<a id="1301c30" class="tk">TEST_IPM_2_0_B</a>.<a id="1301c45" class="tk">DigitalInput</a>[4] <a id="1301c61" class="tk">&lt;&lt;</a> 4U)) <a id="1301c69" class="tk">+</a></td></tr>
<tr name="1302" id="1302">
<td><a id="l1302" class='ln'>1302</a></td><td>                (<a id="1302c18" class="tk">TEST_IPM_2_0_B</a>.<a id="1302c33" class="tk">DigitalInput</a>[5] <a id="1302c49" class="tk">&lt;&lt;</a> 5U);</td></tr>
<tr name="1303" id="1303">
<td><a id="l1303" class='ln'>1303</a></td><td>              <span class="kw">if</span> (<a id="1303c19" class="tk">IGBT_Fault</a> <a id="1303c30" class="tk">!=</a> 63U) <span class="br">{</span></td></tr>
<tr name="1304" id="1304">
<td><a id="l1304" class='ln'>1304</a></td><td>                <a id="1304c17" class="tk">STOP</a> = 1U;</td></tr>
<tr name="1305" id="1305">
<td><a id="l1305" class='ln'>1305</a></td><td>                <a id="1305c17" class="tk">PROTECT</a> <a id="1305c25" class="tk">|=</a> 32U;</td></tr>
<tr name="1306" id="1306">
<td><a id="l1306" class='ln'>1306</a></td><td>              <span class="br">}</span></td></tr>
<tr name="1307" id="1307">
<td><a id="l1307" class='ln'>1307</a></td><td></td></tr>
<tr name="1308" id="1308">
<td><a id="l1308" class='ln'>1308</a></td><td>              <span class="br">{</span></td></tr>
<tr name="1309" id="1309">
<td><a id="l1309" class='ln'>1309</a></td><td>                <span class="kw">if</span> (0U)</td></tr>
<tr name="1310" id="1310">
<td><a id="l1310" class='ln'>1310</a></td><td>                  <a id="1310c19" class="tk">GpioDataRegs</a>.<a id="1310c32" class="tk">GPDSET</a>.<a id="1310c39" class="tk">bit</a>.<a id="1310c43" class="tk">GPIO113</a> = 1;</td></tr>
<tr name="1311" id="1311">
<td><a id="l1311" class='ln'>1311</a></td><td>                <span class="kw">else</span></td></tr>
<tr name="1312" id="1312">
<td><a id="l1312" class='ln'>1312</a></td><td>                  <a id="1312c19" class="tk">GpioDataRegs</a>.<a id="1312c32" class="tk">GPDCLEAR</a>.<a id="1312c41" class="tk">bit</a>.<a id="1312c45" class="tk">GPIO113</a> = 1;</td></tr>
<tr name="1313" id="1313">
<td><a id="l1313" class='ln'>1313</a></td><td>              <span class="br">}</span></td></tr>
<tr name="1314" id="1314">
<td><a id="l1314" class='ln'>1314</a></td><td>            <span class="br">}</span></td></tr>
<tr name="1315" id="1315">
<td><a id="l1315" class='ln'>1315</a></td><td>            <span class="kw">break</span>;</td></tr>
<tr name="1316" id="1316">
<td><a id="l1316" class='ln'>1316</a></td><td></td></tr>
<tr name="1317" id="1317">
<td><a id="l1317" class='ln'>1317</a></td><td>           <span class="kw">case</span> <a id="1317c17" class="tk">TEST_IPM_2_0_IN_Extra_Observer</a><a id="1317c47" class="tk">:</a></td></tr>
<tr name="1318" id="1318">
<td><a id="l1318" class='ln'>1318</a></td><td>            <a id="1318c13" class="tk">isStable</a> = false;</td></tr>
<tr name="1319" id="1319">
<td><a id="l1319" class='ln'>1319</a></td><td>            <a id="1319c13" class="tk">TEST_IPM_2_0_DW</a>.<a id="1319c29" class="tk">is_c3_TEST_IPM_2_0</a> = <a id="1319c50" class="tk">TEST_IPM_2_0_IN_ePWM</a>;</td></tr>
<tr name="1320" id="1320">
<td><a id="l1320" class='ln'>1320</a></td><td>            <a id="1320c13" class="tk">TEST_IPM_2_0_ePWM</a>();</td></tr>
<tr name="1321" id="1321">
<td><a id="l1321" class='ln'>1321</a></td><td>            <span class="kw">break</span>;</td></tr>
<tr name="1322" id="1322">
<td><a id="l1322" class='ln'>1322</a></td><td></td></tr>
<tr name="1323" id="1323">
<td><a id="l1323" class='ln'>1323</a></td><td>           <span class="kw">case</span> <a id="1323c17" class="tk">TEST_IPM_2_0_IN_Init</a><a id="1323c37" class="tk">:</a></td></tr>
<tr name="1324" id="1324">
<td><a id="l1324" class='ln'>1324</a></td><td>            <a id="1324c13" class="tk">isStable</a> = false;</td></tr>
<tr name="1325" id="1325">
<td><a id="l1325" class='ln'>1325</a></td><td>            <a id="1325c13" class="tk">TEST_IPM_2_0_DW</a>.<a id="1325c29" class="tk">is_c3_TEST_IPM_2_0</a> = <a id="1325c50" class="tk">TEST_IPM_2_0_IN_ADC_Sample</a>;</td></tr>
<tr name="1326" id="1326">
<td><a id="l1326" class='ln'>1326</a></td><td></td></tr>
<tr name="1327" id="1327">
<td><a id="l1327" class='ln'>1327</a></td><td>            <span class="br">{</span></td></tr>
<tr name="1328" id="1328">
<td><a id="l1328" class='ln'>1328</a></td><td>              <span class="kw">if</span> (0U)</td></tr>
<tr name="1329" id="1329">
<td><a id="l1329" class='ln'>1329</a></td><td>                <a id="1329c17" class="tk">GpioDataRegs</a>.<a id="1329c30" class="tk">GPBSET</a>.<a id="1329c37" class="tk">bit</a>.<a id="1329c41" class="tk">GPIO54</a> = 1;</td></tr>
<tr name="1330" id="1330">
<td><a id="l1330" class='ln'>1330</a></td><td>              <span class="kw">else</span></td></tr>
<tr name="1331" id="1331">
<td><a id="l1331" class='ln'>1331</a></td><td>                <a id="1331c17" class="tk">GpioDataRegs</a>.<a id="1331c30" class="tk">GPBCLEAR</a>.<a id="1331c39" class="tk">bit</a>.<a id="1331c43" class="tk">GPIO54</a> = 1;</td></tr>
<tr name="1332" id="1332">
<td><a id="l1332" class='ln'>1332</a></td><td>            <span class="br">}</span></td></tr>
<tr name="1333" id="1333">
<td><a id="l1333" class='ln'>1333</a></td><td></td></tr>
<tr name="1334" id="1334">
<td><a id="l1334" class='ln'>1334</a></td><td>            <span class="br">{</span></td></tr>
<tr name="1335" id="1335">
<td><a id="l1335" class='ln'>1335</a></td><td>              <span class="ct">/*  Internal Reference Voltage : Fixed scale 0 to 3.3 V range.  */</span></td></tr>
<tr name="1336" id="1336">
<td><a id="l1336" class='ln'>1336</a></td><td>              <span class="ct">/*  External Reference Voltage : Allowable ranges of VREFHI(ADCINA0) = 3.3 and VREFLO(tied to ground) = 0  */</span></td></tr>
<tr name="1337" id="1337">
<td><a id="l1337" class='ln'>1337</a></td><td>              <a id="1337c15" class="tk">TEST_IPM_2_0_B</a>.<a id="1337c30" class="tk">ADC_Wind1_U</a> = (<a id="1337c45" class="tk">AdcbResultRegs</a>.<a id="1337c60" class="tk">ADCRESULT0</a>);</td></tr>
<tr name="1338" id="1338">
<td><a id="l1338" class='ln'>1338</a></td><td>            <span class="br">}</span></td></tr>
<tr name="1339" id="1339">
<td><a id="l1339" class='ln'>1339</a></td><td></td></tr>
<tr name="1340" id="1340">
<td><a id="l1340" class='ln'>1340</a></td><td>            <a id="1340c13" class="tk">U_AD</a> = <a id="1340c20" class="tk">TEST_IPM_2_0_B</a>.<a id="1340c35" class="tk">ADC_Wind1_U</a>;</td></tr>
<tr name="1341" id="1341">
<td><a id="l1341" class='ln'>1341</a></td><td></td></tr>
<tr name="1342" id="1342">
<td><a id="l1342" class='ln'>1342</a></td><td>            <span class="br">{</span></td></tr>
<tr name="1343" id="1343">
<td><a id="l1343" class='ln'>1343</a></td><td>              <span class="ct">/*  Internal Reference Voltage : Fixed scale 0 to 3.3 V range.  */</span></td></tr>
<tr name="1344" id="1344">
<td><a id="l1344" class='ln'>1344</a></td><td>              <span class="ct">/*  External Reference Voltage : Allowable ranges of VREFHI(ADCINA0) = 3.3 and VREFLO(tied to ground) = 0  */</span></td></tr>
<tr name="1345" id="1345">
<td><a id="l1345" class='ln'>1345</a></td><td>              <a id="1345c15" class="tk">TEST_IPM_2_0_B</a>.<a id="1345c30" class="tk">ADC_Wind1_V</a> = (<a id="1345c45" class="tk">AdcbResultRegs</a>.<a id="1345c60" class="tk">ADCRESULT1</a>);</td></tr>
<tr name="1346" id="1346">
<td><a id="l1346" class='ln'>1346</a></td><td>            <span class="br">}</span></td></tr>
<tr name="1347" id="1347">
<td><a id="l1347" class='ln'>1347</a></td><td></td></tr>
<tr name="1348" id="1348">
<td><a id="l1348" class='ln'>1348</a></td><td>            <a id="1348c13" class="tk">V_AD</a> = <a id="1348c20" class="tk">TEST_IPM_2_0_B</a>.<a id="1348c35" class="tk">ADC_Wind1_V</a>;</td></tr>
<tr name="1349" id="1349">
<td><a id="l1349" class='ln'>1349</a></td><td></td></tr>
<tr name="1350" id="1350">
<td><a id="l1350" class='ln'>1350</a></td><td>            <span class="br">{</span></td></tr>
<tr name="1351" id="1351">
<td><a id="l1351" class='ln'>1351</a></td><td>              <span class="kw">if</span> (0U)</td></tr>
<tr name="1352" id="1352">
<td><a id="l1352" class='ln'>1352</a></td><td>                <a id="1352c17" class="tk">GpioDataRegs</a>.<a id="1352c30" class="tk">GPBSET</a>.<a id="1352c37" class="tk">bit</a>.<a id="1352c41" class="tk">GPIO53</a> = 1;</td></tr>
<tr name="1353" id="1353">
<td><a id="l1353" class='ln'>1353</a></td><td>              <span class="kw">else</span></td></tr>
<tr name="1354" id="1354">
<td><a id="l1354" class='ln'>1354</a></td><td>                <a id="1354c17" class="tk">GpioDataRegs</a>.<a id="1354c30" class="tk">GPBCLEAR</a>.<a id="1354c39" class="tk">bit</a>.<a id="1354c43" class="tk">GPIO53</a> = 1;</td></tr>
<tr name="1355" id="1355">
<td><a id="l1355" class='ln'>1355</a></td><td>            <span class="br">}</span></td></tr>
<tr name="1356" id="1356">
<td><a id="l1356" class='ln'>1356</a></td><td></td></tr>
<tr name="1357" id="1357">
<td><a id="l1357" class='ln'>1357</a></td><td>            <span class="br">{</span></td></tr>
<tr name="1358" id="1358">
<td><a id="l1358" class='ln'>1358</a></td><td>              <span class="ct">/*  Internal Reference Voltage : Fixed scale 0 to 3.3 V range.  */</span></td></tr>
<tr name="1359" id="1359">
<td><a id="l1359" class='ln'>1359</a></td><td>              <span class="ct">/*  External Reference Voltage : Allowable ranges of VREFHI(ADCINA0) = 3.3 and VREFLO(tied to ground) = 0  */</span></td></tr>
<tr name="1360" id="1360">
<td><a id="l1360" class='ln'>1360</a></td><td>              <a id="1360c15" class="tk">TEST_IPM_2_0_B</a>.<a id="1360c30" class="tk">ADC_Wind1_W</a> = (<a id="1360c45" class="tk">AdcbResultRegs</a>.<a id="1360c60" class="tk">ADCRESULT2</a>);</td></tr>
<tr name="1361" id="1361">
<td><a id="l1361" class='ln'>1361</a></td><td>            <span class="br">}</span></td></tr>
<tr name="1362" id="1362">
<td><a id="l1362" class='ln'>1362</a></td><td></td></tr>
<tr name="1363" id="1363">
<td><a id="l1363" class='ln'>1363</a></td><td>            <a id="1363c13" class="tk">W_AD</a> = <a id="1363c20" class="tk">TEST_IPM_2_0_B</a>.<a id="1363c35" class="tk">ADC_Wind1_W</a>;</td></tr>
<tr name="1364" id="1364">
<td><a id="l1364" class='ln'>1364</a></td><td>            <a id="1364c13" class="tk">rtb_Divide_idx_0</a> = ((<a id="1364c34" class="tk">real32_T</a>)<a id="1364c43" class="tk">TEST_IPM_2_0_B</a>.<a id="1364c58" class="tk">ADC_Wind1_U</a> <a id="1364c70" class="tk">-</a> <a id="1364c72" class="tk">U_OFFSET</a>)</td></tr>
<tr name="1365" id="1365">
<td><a id="l1365" class='ln'>1365</a></td><td>              <a id="1365c15" class="tk">*</a> 0.0266373623F;</td></tr>
<tr name="1366" id="1366">
<td><a id="l1366" class='ln'>1366</a></td><td>            <a id="1366c13" class="tk">rtb_Add2_k</a> = ((<a id="1366c28" class="tk">real32_T</a>)<a id="1366c37" class="tk">TEST_IPM_2_0_B</a>.<a id="1366c52" class="tk">ADC_Wind1_V</a> <a id="1366c64" class="tk">-</a> <a id="1366c66" class="tk">V_OFFSET</a>) <a id="1366c76" class="tk">*</a></td></tr>
<tr name="1367" id="1367">
<td><a id="l1367" class='ln'>1367</a></td><td>              0.0266373623F;</td></tr>
<tr name="1368" id="1368">
<td><a id="l1368" class='ln'>1368</a></td><td>            <a id="1368c13" class="tk">rtb_Add4</a> = ((<a id="1368c26" class="tk">real32_T</a>)<a id="1368c35" class="tk">TEST_IPM_2_0_B</a>.<a id="1368c50" class="tk">ADC_Wind1_W</a> <a id="1368c62" class="tk">-</a> <a id="1368c64" class="tk">W_OFFSET</a>) <a id="1368c74" class="tk">*</a></td></tr>
<tr name="1369" id="1369">
<td><a id="l1369" class='ln'>1369</a></td><td>              0.0266373623F;</td></tr>
<tr name="1370" id="1370">
<td><a id="l1370" class='ln'>1370</a></td><td>            <a id="1370c13" class="tk">U_Current</a> = <a id="1370c25" class="tk">rtb_Divide_idx_0</a>;</td></tr>
<tr name="1371" id="1371">
<td><a id="l1371" class='ln'>1371</a></td><td>            <a id="1371c13" class="tk">V_Current</a> = <a id="1371c25" class="tk">rtb_Add2_k</a>;</td></tr>
<tr name="1372" id="1372">
<td><a id="l1372" class='ln'>1372</a></td><td>            <a id="1372c13" class="tk">W_Current</a> = <a id="1372c25" class="tk">rtb_Add4</a>;</td></tr>
<tr name="1373" id="1373">
<td><a id="l1373" class='ln'>1373</a></td><td>            <span class="kw">if</span> ((<a id="1373c18" class="tk">rtb_Divide_idx_0</a> <a id="1373c35" class="tk">&gt;</a> 30.0F) <a id="1373c44" class="tk">||</a> (<a id="1373c48" class="tk">rtb_Divide_idx_0</a> <a id="1373c65" class="tk">&lt;</a> <a id="1373c67" class="tk">-</a>30.0F) <a id="1373c75" class="tk">||</a></td></tr>
<tr name="1374" id="1374">
<td><a id="l1374" class='ln'>1374</a></td><td>                (<a id="1374c18" class="tk">rtb_Add2_k</a> <a id="1374c29" class="tk">&gt;</a> 30.0F) <a id="1374c38" class="tk">||</a> (<a id="1374c42" class="tk">rtb_Add2_k</a> <a id="1374c53" class="tk">&lt;</a> <a id="1374c55" class="tk">-</a>30.0F) <a id="1374c63" class="tk">||</a> (<a id="1374c67" class="tk">rtb_Add4</a> <a id="1374c76" class="tk">&gt;</a></td></tr>
<tr name="1375" id="1375">
<td><a id="l1375" class='ln'>1375</a></td><td>                 30.0F) <a id="1375c25" class="tk">||</a> (<a id="1375c29" class="tk">rtb_Add4</a> <a id="1375c38" class="tk">&lt;</a> <a id="1375c40" class="tk">-</a>30.0F)) <span class="br">{</span></td></tr>
<tr name="1376" id="1376">
<td><a id="l1376" class='ln'>1376</a></td><td>              <a id="1376c15" class="tk">STOP</a> = 1U;</td></tr>
<tr name="1377" id="1377">
<td><a id="l1377" class='ln'>1377</a></td><td>              <a id="1377c15" class="tk">PROTECT</a> <a id="1377c23" class="tk">|=</a> 1U;</td></tr>
<tr name="1378" id="1378">
<td><a id="l1378" class='ln'>1378</a></td><td>            <span class="br">}</span></td></tr>
<tr name="1379" id="1379">
<td><a id="l1379" class='ln'>1379</a></td><td></td></tr>
<tr name="1380" id="1380">
<td><a id="l1380" class='ln'>1380</a></td><td>            <span class="kw">if</span> (<a id="1380c17" class="tk">PROTECT</a> <a id="1380c25" class="tk">!=</a> 0U) <span class="br">{</span></td></tr>
<tr name="1381" id="1381">
<td><a id="l1381" class='ln'>1381</a></td><td>              <a id="1381c15" class="tk">STOP</a> = 1U;</td></tr>
<tr name="1382" id="1382">
<td><a id="l1382" class='ln'>1382</a></td><td>            <span class="br">}</span></td></tr>
<tr name="1383" id="1383">
<td><a id="l1383" class='ln'>1383</a></td><td></td></tr>
<tr name="1384" id="1384">
<td><a id="l1384" class='ln'>1384</a></td><td>            <span class="br">{</span></td></tr>
<tr name="1385" id="1385">
<td><a id="l1385" class='ln'>1385</a></td><td>              <span class="ct">/*  Internal Reference Voltage : Fixed scale 0 to 3.3 V range.  */</span></td></tr>
<tr name="1386" id="1386">
<td><a id="l1386" class='ln'>1386</a></td><td>              <span class="ct">/*  External Reference Voltage : Allowable ranges of VREFHI(ADCINA0) = 3.3 and VREFLO(tied to ground) = 0  */</span></td></tr>
<tr name="1387" id="1387">
<td><a id="l1387" class='ln'>1387</a></td><td>              <a id="1387c15" class="tk">AdcaRegs</a>.<a id="1387c24" class="tk">ADCSOCFRC1</a>.<a id="1387c35" class="tk">bit</a>.<a id="1387c39" class="tk">SOC6</a> = 1;</td></tr>
<tr name="1388" id="1388">
<td><a id="l1388" class='ln'>1388</a></td><td></td></tr>
<tr name="1389" id="1389">
<td><a id="l1389" class='ln'>1389</a></td><td>              <span class="ct">/* Wait for the period of Sampling window and EOC result to be latched after trigger */</span></td></tr>
<tr name="1390" id="1390">
<td><a id="l1390" class='ln'>1390</a></td><td>              <span class="kw">asm</span>(" RPT #75 || NOP");</td></tr>
<tr name="1391" id="1391">
<td><a id="l1391" class='ln'>1391</a></td><td>              <a id="1391c15" class="tk">TEST_IPM_2_0_B</a>.<a id="1391c30" class="tk">ADC_Udc</a> = (<a id="1391c41" class="tk">AdcaResultRegs</a>.<a id="1391c56" class="tk">ADCRESULT6</a>);</td></tr>
<tr name="1392" id="1392">
<td><a id="l1392" class='ln'>1392</a></td><td>            <span class="br">}</span></td></tr>
<tr name="1393" id="1393">
<td><a id="l1393" class='ln'>1393</a></td><td></td></tr>
<tr name="1394" id="1394">
<td><a id="l1394" class='ln'>1394</a></td><td>            <a id="1394c13" class="tk">UDC</a> = ((<a id="1394c21" class="tk">real32_T</a>)<a id="1394c30" class="tk">TEST_IPM_2_0_B</a>.<a id="1394c45" class="tk">ADC_Udc</a> <a id="1394c53" class="tk">-</a> 8.0F) <a id="1394c61" class="tk">*</a> 0.147220477F <a id="1394c76" class="tk">+</a></td></tr>
<tr name="1395" id="1395">
<td><a id="l1395" class='ln'>1395</a></td><td>              2.7F;</td></tr>
<tr name="1396" id="1396">
<td><a id="l1396" class='ln'>1396</a></td><td>            <a id="1396c13" class="tk">Udc_FBK</a> = 0.000628318521F <a id="1396c39" class="tk">*</a> <a id="1396c41" class="tk">Udc_Filter</a> <a id="1396c52" class="tk">*</a> <a id="1396c54" class="tk">UDC</a> <a id="1396c58" class="tk">+</a></td></tr>
<tr name="1397" id="1397">
<td><a id="l1397" class='ln'>1397</a></td><td>              <a id="1397c15" class="tk">TEST_IPM_2_0_DW</a>.<a id="1397c31" class="tk">UnitDelay3_DSTATE_n</a>;</td></tr>
<tr name="1398" id="1398">
<td><a id="l1398" class='ln'>1398</a></td><td>            <a id="1398c13" class="tk">TEST_IPM_2_0_DW</a>.<a id="1398c29" class="tk">UnitDelay3_DSTATE_n</a> = (1.0F <a id="1398c57" class="tk">-</a> 0.000628318521F <a id="1398c75" class="tk">*</a></td></tr>
<tr name="1399" id="1399">
<td><a id="l1399" class='ln'>1399</a></td><td>              <a id="1399c15" class="tk">Udc_Filter</a>) <a id="1399c27" class="tk">*</a> <a id="1399c29" class="tk">Udc_FBK</a>;</td></tr>
<tr name="1400" id="1400">
<td><a id="l1400" class='ln'>1400</a></td><td>            <a id="1400c13" class="tk">ResloverSAMPLE</a> = 0U;</td></tr>
<tr name="1401" id="1401">
<td><a id="l1401" class='ln'>1401</a></td><td>            <span class="kw">break</span>;</td></tr>
<tr name="1402" id="1402">
<td><a id="l1402" class='ln'>1402</a></td><td></td></tr>
<tr name="1403" id="1403">
<td><a id="l1403" class='ln'>1403</a></td><td>           <span class="kw">case</span> <a id="1403c17" class="tk">TEST_IPM_2_0_IN_MOTORCONTROL</a><a id="1403c45" class="tk">:</a></td></tr>
<tr name="1404" id="1404">
<td><a id="l1404" class='ln'>1404</a></td><td>            <span class="kw">if</span> (<a id="1404c17" class="tk">DEKF_FLAG</a> <a id="1404c27" class="tk">==</a> 0U) <span class="br">{</span></td></tr>
<tr name="1405" id="1405">
<td><a id="l1405" class='ln'>1405</a></td><td>              <a id="1405c15" class="tk">isStable</a> = false;</td></tr>
<tr name="1406" id="1406">
<td><a id="l1406" class='ln'>1406</a></td><td>              <a id="1406c15" class="tk">TEST_IPM_2_0_DW</a>.<a id="1406c31" class="tk">is_c3_TEST_IPM_2_0</a> = <a id="1406c52" class="tk">TEST_IPM_2_0_IN_ePWM</a>;</td></tr>
<tr name="1407" id="1407">
<td><a id="l1407" class='ln'>1407</a></td><td>              <a id="1407c15" class="tk">TEST_IPM_2_0_ePWM</a>();</td></tr>
<tr name="1408" id="1408">
<td><a id="l1408" class='ln'>1408</a></td><td>            <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="1409" id="1409">
<td><a id="l1409" class='ln'>1409</a></td><td>              <a id="1409c15" class="tk">isStable</a> = false;</td></tr>
<tr name="1410" id="1410">
<td><a id="l1410" class='ln'>1410</a></td><td>              <a id="1410c15" class="tk">TEST_IPM_2_0_DW</a>.<a id="1410c31" class="tk">is_c3_TEST_IPM_2_0</a> =</td></tr>
<tr name="1411" id="1411">
<td><a id="l1411" class='ln'>1411</a></td><td>                <a id="1411c17" class="tk">TEST_IPM_2_0_IN_Extra_Observer</a>;</td></tr>
<tr name="1412" id="1412">
<td><a id="l1412" class='ln'>1412</a></td><td>            <span class="br">}</span></td></tr>
<tr name="1413" id="1413">
<td><a id="l1413" class='ln'>1413</a></td><td>            <span class="kw">break</span>;</td></tr>
<tr name="1414" id="1414">
<td><a id="l1414" class='ln'>1414</a></td><td></td></tr>
<tr name="1415" id="1415">
<td><a id="l1415" class='ln'>1415</a></td><td>           <span class="kw">case</span> <a id="1415c17" class="tk">TEST_IPM_IN_System_InitAD2S1210</a><a id="1415c48" class="tk">:</a></td></tr>
<tr name="1416" id="1416">
<td><a id="l1416" class='ln'>1416</a></td><td>            <a id="1416c13" class="tk">isStable</a> = false;</td></tr>
<tr name="1417" id="1417">
<td><a id="l1417" class='ln'>1417</a></td><td>            <a id="1417c13" class="tk">TEST_IPM_2_0_DW</a>.<a id="1417c29" class="tk">is_c3_TEST_IPM_2_0</a> = <a id="1417c50" class="tk">TEST_IPM_2_0_IN_ePWM</a>;</td></tr>
<tr name="1418" id="1418">
<td><a id="l1418" class='ln'>1418</a></td><td>            <a id="1418c13" class="tk">TEST_IPM_2_0_ePWM</a>();</td></tr>
<tr name="1419" id="1419">
<td><a id="l1419" class='ln'>1419</a></td><td>            <span class="kw">break</span>;</td></tr>
<tr name="1420" id="1420">
<td><a id="l1420" class='ln'>1420</a></td><td></td></tr>
<tr name="1421" id="1421">
<td><a id="l1421" class='ln'>1421</a></td><td>           <span class="kw">case</span> <a id="1421c17" class="tk">TEST_IPM_2_IN_System_InitADBias</a><a id="1421c48" class="tk">:</a></td></tr>
<tr name="1422" id="1422">
<td><a id="l1422" class='ln'>1422</a></td><td>            <a id="1422c13" class="tk">isStable</a> = false;</td></tr>
<tr name="1423" id="1423">
<td><a id="l1423" class='ln'>1423</a></td><td>            <a id="1423c13" class="tk">TEST_IPM_2_0_DW</a>.<a id="1423c29" class="tk">is_c3_TEST_IPM_2_0</a> = <a id="1423c50" class="tk">TEST_IPM_2_0_IN_ePWM</a>;</td></tr>
<tr name="1424" id="1424">
<td><a id="l1424" class='ln'>1424</a></td><td>            <a id="1424c13" class="tk">TEST_IPM_2_0_ePWM</a>();</td></tr>
<tr name="1425" id="1425">
<td><a id="l1425" class='ln'>1425</a></td><td>            <span class="kw">break</span>;</td></tr>
<tr name="1426" id="1426">
<td><a id="l1426" class='ln'>1426</a></td><td></td></tr>
<tr name="1427" id="1427">
<td><a id="l1427" class='ln'>1427</a></td><td>           <span class="kw">case</span> <a id="1427c17" class="tk">TEST_IPM_2_0_IN_ePWM</a><a id="1427c37" class="tk">:</a></td></tr>
<tr name="1428" id="1428">
<td><a id="l1428" class='ln'>1428</a></td><td>            <a id="1428c13" class="tk">isStable</a> = false;</td></tr>
<tr name="1429" id="1429">
<td><a id="l1429" class='ln'>1429</a></td><td>            <a id="1429c13" class="tk">TEST_IPM_2_0_DW</a>.<a id="1429c29" class="tk">is_c3_TEST_IPM_2_0</a> = <a id="1429c50" class="tk">TEST_IPM_2_0_IN_BufferStore</a>;</td></tr>
<tr name="1430" id="1430">
<td><a id="l1430" class='ln'>1430</a></td><td>            <span class="kw">break</span>;</td></tr>
<tr name="1431" id="1431">
<td><a id="l1431" class='ln'>1431</a></td><td></td></tr>
<tr name="1432" id="1432">
<td><a id="l1432" class='ln'>1432</a></td><td>           <span class="kw">default</span><a id="1432c19" class="tk">:</a></td></tr>
<tr name="1433" id="1433">
<td><a id="l1433" class='ln'>1433</a></td><td>            <span class="ct">/* case IN_end: */</span></td></tr>
<tr name="1434" id="1434">
<td><a id="l1434" class='ln'>1434</a></td><td>            <a id="1434c13" class="tk">isStable</a> = false;</td></tr>
<tr name="1435" id="1435">
<td><a id="l1435" class='ln'>1435</a></td><td>            <a id="1435c13" class="tk">TEST_IPM_2_0_DW</a>.<a id="1435c29" class="tk">is_c3_TEST_IPM_2_0</a> = <a id="1435c50" class="tk">TEST_IPM_2_0_IN_Empty_o</a>;</td></tr>
<tr name="1436" id="1436">
<td><a id="l1436" class='ln'>1436</a></td><td>            <span class="kw">break</span>;</td></tr>
<tr name="1437" id="1437">
<td><a id="l1437" class='ln'>1437</a></td><td>          <span class="br">}</span></td></tr>
<tr name="1438" id="1438">
<td><a id="l1438" class='ln'>1438</a></td><td>        <span class="br">}</span></td></tr>
<tr name="1439" id="1439">
<td><a id="l1439" class='ln'>1439</a></td><td></td></tr>
<tr name="1440" id="1440">
<td><a id="l1440" class='ln'>1440</a></td><td>        <a id="1440c9" class="tk">superStepCount</a><a id="1440c23" class="tk">++</a>;</td></tr>
<tr name="1441" id="1441">
<td><a id="l1441" class='ln'>1441</a></td><td>      <span class="br">}</span> <span class="kw">while</span> ((<a id="1441c17" class="tk">!</a><a id="1441c18" class="tk">isStable</a>) <a id="1441c28" class="tk">&amp;&amp;</a> ((<a id="1441c33" class="tk">uint16_T</a>)<a id="1441c42" class="tk">superStepCount</a> <a id="1441c57" class="tk">&lt;=</a> 1000U));</td></tr>
<tr name="1442" id="1442">
<td><a id="l1442" class='ln'>1442</a></td><td>    <span class="br">}</span></td></tr>
<tr name="1443" id="1443">
<td><a id="l1443" class='ln'>1443</a></td><td></td></tr>
<tr name="1444" id="1444">
<td><a id="l1444" class='ln'>1444</a></td><td>    <span class="ct">/* End of Outputs for S-Function (c28xisr_c2000): '<a class="ct blk" blk_line="1444">&lt;Root&gt;/C28x Hardware Interrupt</a>' */</span></td></tr>
<tr name="1445" id="1445">
<td><a id="l1445" class='ln'>1445</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1446" id="1446">
<td><a id="l1446" class='ln'>1446</a></td><td><span class="br">}</span></td></tr>
<tr name="1447" id="1447">
<td><a id="l1447" class='ln'>1447</a></td><td></td></tr>
<tr name="1448" id="1448">
<td><a id="l1448" class='ln'>1448</a></td><td><span class="ct">/* Idle Task Block: '<a class="ct blk" blk_line="1448">&lt;Root&gt;/Idle Task</a>' */</span></td></tr>
<tr name="1449" id="1449">
<td><a id="l1449" class='ln'>1449</a></td><td><span class="kw">void</span> <a id="1449c6" class="tk">idle_num1_task_fcn</a>(<span class="kw">void</span>)</td></tr>
<tr name="1450" id="1450">
<td><a id="l1450" class='ln'>1450</a></td><td><span class="br">{</span></td></tr>
<tr name="1451" id="1451">
<td><a id="l1451" class='ln'>1451</a></td><td>  <span class="ct">/* Call the system: &lt;Root&gt;/BackgroundTask */</span></td></tr>
<tr name="1452" id="1452">
<td><a id="l1452" class='ln'>1452</a></td><td>  <a id="1452c3" class="tk">TEST_IPM_2_0_ASYNC7</a>(0);</td></tr>
<tr name="1453" id="1453">
<td><a id="l1453" class='ln'>1453</a></td><td><span class="br">}</span></td></tr>
<tr name="1454" id="1454">
<td><a id="l1454" class='ln'>1454</a></td><td></td></tr>
<tr name="1455" id="1455">
<td><a id="l1455" class='ln'>1455</a></td><td><span class="ct">/* Idle Task Block: '<a class="ct blk" blk_line="1455">&lt;Root&gt;/Idle Task</a>' */</span></td></tr>
<tr name="1456" id="1456">
<td><a id="l1456" class='ln'>1456</a></td><td><span class="kw">void</span> <a id="1456c6" class="tk">idle_num2_task_fcn</a>(<span class="kw">void</span>)</td></tr>
<tr name="1457" id="1457">
<td><a id="l1457" class='ln'>1457</a></td><td><span class="br">{</span></td></tr>
<tr name="1458" id="1458">
<td><a id="l1458" class='ln'>1458</a></td><td>  <span class="ct">/* Call the system: &lt;Root&gt;/BackgroundTask */</span></td></tr>
<tr name="1459" id="1459">
<td><a id="l1459" class='ln'>1459</a></td><td>  <a id="1459c3" class="tk">TEST_IPM_2_0_ASYNC7</a>(1);</td></tr>
<tr name="1460" id="1460">
<td><a id="l1460" class='ln'>1460</a></td><td><span class="br">}</span></td></tr>
<tr name="1461" id="1461">
<td><a id="l1461" class='ln'>1461</a></td><td></td></tr>
<tr name="1462" id="1462">
<td><a id="l1462" class='ln'>1462</a></td><td><span class="ct">/*</span></td></tr>
<tr name="1463" id="1463">
<td><a id="l1463" class='ln'>1463</a></td><td><span class="ct"> *   This function updates active task flag for each subrate.</span></td></tr>
<tr name="1464" id="1464">
<td><a id="l1464" class='ln'>1464</a></td><td><span class="ct"> * The function is called at model base rate, hence the</span></td></tr>
<tr name="1465" id="1465">
<td><a id="l1465" class='ln'>1465</a></td><td><span class="ct"> * generated code self-manages all its subrates.</span></td></tr>
<tr name="1466" id="1466">
<td><a id="l1466" class='ln'>1466</a></td><td><span class="ct"> */</span></td></tr>
<tr name="1467" id="1467">
<td><a id="l1467" class='ln'>1467</a></td><td><span class="pp">#pragma</span> <a id="1467c9" class="tk">CODE_SECTION</a> (<a id="1467c23" class="tk">rate_scheduler</a>, "ramfuncs")</td></tr>
<tr name="1468" id="1468">
<td><a id="l1468" class='ln'>1468</a></td><td></td></tr>
<tr name="1469" id="1469">
<td><a id="l1469" class='ln'>1469</a></td><td><span class="kw">static</span> <span class="kw">void</span> <a id="1469c13" class="tk">rate_scheduler</a>(<span class="kw">void</span>)</td></tr>
<tr name="1470" id="1470">
<td><a id="l1470" class='ln'>1470</a></td><td><span class="br">{</span></td></tr>
<tr name="1471" id="1471">
<td><a id="l1471" class='ln'>1471</a></td><td>  <span class="ct">/* Compute which subrates run during the next base time step.  Subrates</span></td></tr>
<tr name="1472" id="1472">
<td><a id="l1472" class='ln'>1472</a></td><td><span class="ct">   * are an integer multiple of the base rate counter.  Therefore, the subtask</span></td></tr>
<tr name="1473" id="1473">
<td><a id="l1473" class='ln'>1473</a></td><td><span class="ct">   * counter is reset when it reaches its limit (zero means run).</span></td></tr>
<tr name="1474" id="1474">
<td><a id="l1474" class='ln'>1474</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1475" id="1475">
<td><a id="l1475" class='ln'>1475</a></td><td>  (<a id="1475c4" class="tk">TEST_IPM_2_0_M</a>-&gt;<a id="1475c20" class="tk">Timing</a>.<a id="1475c27" class="tk">TaskCounters</a>.<a id="1475c40" class="tk">TID</a>[1])<a id="1475c47" class="tk">++</a>;</td></tr>
<tr name="1476" id="1476">
<td><a id="l1476" class='ln'>1476</a></td><td>  <span class="kw">if</span> ((<a id="1476c8" class="tk">TEST_IPM_2_0_M</a>-&gt;<a id="1476c24" class="tk">Timing</a>.<a id="1476c31" class="tk">TaskCounters</a>.<a id="1476c44" class="tk">TID</a>[1]) <a id="1476c52" class="tk">&gt;</a> 19) <span class="br">{</span><span class="ct">/* Sample time: [0.02s, 0.0s] */</span></td></tr>
<tr name="1477" id="1477">
<td><a id="l1477" class='ln'>1477</a></td><td>    <a id="1477c5" class="tk">TEST_IPM_2_0_M</a>-&gt;<a id="1477c21" class="tk">Timing</a>.<a id="1477c28" class="tk">TaskCounters</a>.<a id="1477c41" class="tk">TID</a>[1] = 0;</td></tr>
<tr name="1478" id="1478">
<td><a id="l1478" class='ln'>1478</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1479" id="1479">
<td><a id="l1479" class='ln'>1479</a></td><td><span class="br">}</span></td></tr>
<tr name="1480" id="1480">
<td><a id="l1480" class='ln'>1480</a></td><td></td></tr>
<tr name="1481" id="1481">
<td><a id="l1481" class='ln'>1481</a></td><td><span class="kw">void</span> <a id="1481c6" class="tk">TEST_IPM_2_0_ASYNC7</a>(<span class="kw">int</span> <a id="1481c30" class="tk">controlPortIdx</a>)</td></tr>
<tr name="1482" id="1482">
<td><a id="l1482" class='ln'>1482</a></td><td><span class="br">{</span></td></tr>
<tr name="1483" id="1483">
<td><a id="l1483" class='ln'>1483</a></td><td>  <span class="ct">/* S-Function (idletask): '<a class="ct blk" blk_line="1483">&lt;Root&gt;/Idle Task</a>' */</span></td></tr>
<tr name="1484" id="1484">
<td><a id="l1484" class='ln'>1484</a></td><td>  <a id="1484c3" class="tk">TEST_IPM_2_0_BackgroundTask</a>();</td></tr>
<tr name="1485" id="1485">
<td><a id="l1485" class='ln'>1485</a></td><td></td></tr>
<tr name="1486" id="1486">
<td><a id="l1486" class='ln'>1486</a></td><td>  <span class="ct">/* End of Outputs for S-Function (idletask): '<a class="ct blk" blk_line="1486">&lt;Root&gt;/Idle Task</a>' */</span></td></tr>
<tr name="1487" id="1487">
<td><a id="l1487" class='ln'>1487</a></td><td><span class="br">}</span></td></tr>
<tr name="1488" id="1488">
<td><a id="l1488" class='ln'>1488</a></td><td></td></tr>
<tr name="1489" id="1489">
<td><a id="l1489" class='ln'>1489</a></td><td><span class="ct">/* Start for function-call system: '<a class="ct blk" blk_line="1489">&lt;S19&gt;/Function-Call Subsystem</a>' */</span></td></tr>
<tr name="1490" id="1490">
<td><a id="l1490" class='ln'>1490</a></td><td><span class="pp">#pragma</span> <a id="1490c9" class="tk">CODE_SECTION</a> (<a id="1490c23" class="tk">TES_FunctionCallSubsystem_Start</a>, "ramfuncs")</td></tr>
<tr name="1491" id="1491">
<td><a id="l1491" class='ln'>1491</a></td><td></td></tr>
<tr name="1492" id="1492">
<td><a id="l1492" class='ln'>1492</a></td><td><span class="kw">void</span> <a id="1492c6" class="tk">TES_FunctionCallSubsystem_Start</a>(<span class="kw">void</span>)</td></tr>
<tr name="1493" id="1493">
<td><a id="l1493" class='ln'>1493</a></td><td><span class="br">{</span></td></tr>
<tr name="1494" id="1494">
<td><a id="l1494" class='ln'>1494</a></td><td>  <span class="ct">/* Start for S-Function (c280xgpio_do): '<a class="ct blk" blk_line="1494">&lt;S32&gt;/Digital Output</a>' */</span></td></tr>
<tr name="1495" id="1495">
<td><a id="l1495" class='ln'>1495</a></td><td>  <a id="1495c3" class="tk">EALLOW</a>;</td></tr>
<tr name="1496" id="1496">
<td><a id="l1496" class='ln'>1496</a></td><td>  <a id="1496c3" class="tk">GpioCtrlRegs</a>.<a id="1496c16" class="tk">GPBMUX2</a>.<a id="1496c24" class="tk">all</a> <a id="1496c28" class="tk">&amp;=</a> 0xFFFF3FFF;</td></tr>
<tr name="1497" id="1497">
<td><a id="l1497" class='ln'>1497</a></td><td>  <a id="1497c3" class="tk">GpioCtrlRegs</a>.<a id="1497c16" class="tk">GPBDIR</a>.<a id="1497c23" class="tk">all</a> <a id="1497c27" class="tk">|=</a> 0x800000;</td></tr>
<tr name="1498" id="1498">
<td><a id="l1498" class='ln'>1498</a></td><td>  <a id="1498c3" class="tk">EDIS</a>;</td></tr>
<tr name="1499" id="1499">
<td><a id="l1499" class='ln'>1499</a></td><td><span class="br">}</span></td></tr>
<tr name="1500" id="1500">
<td><a id="l1500" class='ln'>1500</a></td><td></td></tr>
<tr name="1501" id="1501">
<td><a id="l1501" class='ln'>1501</a></td><td><span class="ct">/* Output and update for function-call system: '<a class="ct blk" blk_line="1501">&lt;S19&gt;/Function-Call Subsystem</a>' */</span></td></tr>
<tr name="1502" id="1502">
<td><a id="l1502" class='ln'>1502</a></td><td><span class="pp">#pragma</span> <a id="1502c9" class="tk">CODE_SECTION</a> (<a id="1502c23" class="tk">TEST_IPM__FunctionCallSubsystem</a>, "ramfuncs")</td></tr>
<tr name="1503" id="1503">
<td><a id="l1503" class='ln'>1503</a></td><td></td></tr>
<tr name="1504" id="1504">
<td><a id="l1504" class='ln'>1504</a></td><td><span class="kw">void</span> <a id="1504c6" class="tk">TEST_IPM__FunctionCallSubsystem</a>(<span class="kw">void</span>)</td></tr>
<tr name="1505" id="1505">
<td><a id="l1505" class='ln'>1505</a></td><td><span class="br">{</span></td></tr>
<tr name="1506" id="1506">
<td><a id="l1506" class='ln'>1506</a></td><td>  <span class="ct">/* DataStoreRead: '<a class="ct blk" blk_line="1506">&lt;S32&gt;/Data Store Read</a>' */</span></td></tr>
<tr name="1507" id="1507">
<td><a id="l1507" class='ln'>1507</a></td><td>  <a id="1507c3" class="tk">TEST_IPM_2_0_B</a>.<a id="1507c18" class="tk">DataStoreRead_g</a> = <a id="1507c36" class="tk">ResloverRESET</a>;</td></tr>
<tr name="1508" id="1508">
<td><a id="l1508" class='ln'>1508</a></td><td></td></tr>
<tr name="1509" id="1509">
<td><a id="l1509" class='ln'>1509</a></td><td>  <span class="ct">/* S-Function (c280xgpio_do): '<a class="ct blk" blk_line="1509">&lt;S32&gt;/Digital Output</a>' */</span></td></tr>
<tr name="1510" id="1510">
<td><a id="l1510" class='ln'>1510</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1511" id="1511">
<td><a id="l1511" class='ln'>1511</a></td><td>    <span class="kw">if</span> (<a id="1511c9" class="tk">TEST_IPM_2_0_B</a>.<a id="1511c24" class="tk">DataStoreRead_g</a>)</td></tr>
<tr name="1512" id="1512">
<td><a id="l1512" class='ln'>1512</a></td><td>      <a id="1512c7" class="tk">GpioDataRegs</a>.<a id="1512c20" class="tk">GPBSET</a>.<a id="1512c27" class="tk">bit</a>.<a id="1512c31" class="tk">GPIO55</a> = 1;</td></tr>
<tr name="1513" id="1513">
<td><a id="l1513" class='ln'>1513</a></td><td>    <span class="kw">else</span></td></tr>
<tr name="1514" id="1514">
<td><a id="l1514" class='ln'>1514</a></td><td>      <a id="1514c7" class="tk">GpioDataRegs</a>.<a id="1514c20" class="tk">GPBCLEAR</a>.<a id="1514c29" class="tk">bit</a>.<a id="1514c33" class="tk">GPIO55</a> = 1;</td></tr>
<tr name="1515" id="1515">
<td><a id="l1515" class='ln'>1515</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1516" id="1516">
<td><a id="l1516" class='ln'>1516</a></td><td><span class="br">}</span></td></tr>
<tr name="1517" id="1517">
<td><a id="l1517" class='ln'>1517</a></td><td></td></tr>
<tr name="1518" id="1518">
<td><a id="l1518" class='ln'>1518</a></td><td><span class="ct">/* Start for function-call system: '<a class="ct blk" blk_line="1518">&lt;S19&gt;/Function-Call Subsystem1</a>' */</span></td></tr>
<tr name="1519" id="1519">
<td><a id="l1519" class='ln'>1519</a></td><td><span class="pp">#pragma</span> <a id="1519c9" class="tk">CODE_SECTION</a> (<a id="1519c23" class="tk">TE_FunctionCallSubsystem1_Start</a>, "ramfuncs")</td></tr>
<tr name="1520" id="1520">
<td><a id="l1520" class='ln'>1520</a></td><td></td></tr>
<tr name="1521" id="1521">
<td><a id="l1521" class='ln'>1521</a></td><td><span class="kw">void</span> <a id="1521c6" class="tk">TE_FunctionCallSubsystem1_Start</a>(<span class="kw">void</span>)</td></tr>
<tr name="1522" id="1522">
<td><a id="l1522" class='ln'>1522</a></td><td><span class="br">{</span></td></tr>
<tr name="1523" id="1523">
<td><a id="l1523" class='ln'>1523</a></td><td>  <span class="ct">/* Start for S-Function (c280xgpio_do): '<a class="ct blk" blk_line="1523">&lt;S33&gt;/Digital Output</a>' */</span></td></tr>
<tr name="1524" id="1524">
<td><a id="l1524" class='ln'>1524</a></td><td>  <a id="1524c3" class="tk">EALLOW</a>;</td></tr>
<tr name="1525" id="1525">
<td><a id="l1525" class='ln'>1525</a></td><td>  <a id="1525c3" class="tk">GpioCtrlRegs</a>.<a id="1525c16" class="tk">GPBMUX2</a>.<a id="1525c24" class="tk">all</a> <a id="1525c28" class="tk">&amp;=</a> 0xFFFFF3FF;</td></tr>
<tr name="1526" id="1526">
<td><a id="l1526" class='ln'>1526</a></td><td>  <a id="1526c3" class="tk">GpioCtrlRegs</a>.<a id="1526c16" class="tk">GPBDIR</a>.<a id="1526c23" class="tk">all</a> <a id="1526c27" class="tk">|=</a> 0x200000;</td></tr>
<tr name="1527" id="1527">
<td><a id="l1527" class='ln'>1527</a></td><td>  <a id="1527c3" class="tk">EDIS</a>;</td></tr>
<tr name="1528" id="1528">
<td><a id="l1528" class='ln'>1528</a></td><td><span class="br">}</span></td></tr>
<tr name="1529" id="1529">
<td><a id="l1529" class='ln'>1529</a></td><td></td></tr>
<tr name="1530" id="1530">
<td><a id="l1530" class='ln'>1530</a></td><td><span class="ct">/* Output and update for function-call system: '<a class="ct blk" blk_line="1530">&lt;S19&gt;/Function-Call Subsystem1</a>' */</span></td></tr>
<tr name="1531" id="1531">
<td><a id="l1531" class='ln'>1531</a></td><td><span class="pp">#pragma</span> <a id="1531c9" class="tk">CODE_SECTION</a> (<a id="1531c23" class="tk">TEST_IPM_FunctionCallSubsystem1</a>, "ramfuncs")</td></tr>
<tr name="1532" id="1532">
<td><a id="l1532" class='ln'>1532</a></td><td></td></tr>
<tr name="1533" id="1533">
<td><a id="l1533" class='ln'>1533</a></td><td><span class="kw">void</span> <a id="1533c6" class="tk">TEST_IPM_FunctionCallSubsystem1</a>(<span class="kw">void</span>)</td></tr>
<tr name="1534" id="1534">
<td><a id="l1534" class='ln'>1534</a></td><td><span class="br">{</span></td></tr>
<tr name="1535" id="1535">
<td><a id="l1535" class='ln'>1535</a></td><td>  <span class="ct">/* DataStoreRead: '<a class="ct blk" blk_line="1535">&lt;S33&gt;/Data Store Read</a>' */</span></td></tr>
<tr name="1536" id="1536">
<td><a id="l1536" class='ln'>1536</a></td><td>  <a id="1536c3" class="tk">TEST_IPM_2_0_B</a>.<a id="1536c18" class="tk">DataStoreRead_f</a> = <a id="1536c36" class="tk">ResloverWR</a>;</td></tr>
<tr name="1537" id="1537">
<td><a id="l1537" class='ln'>1537</a></td><td></td></tr>
<tr name="1538" id="1538">
<td><a id="l1538" class='ln'>1538</a></td><td>  <span class="ct">/* S-Function (c280xgpio_do): '<a class="ct blk" blk_line="1538">&lt;S33&gt;/Digital Output</a>' */</span></td></tr>
<tr name="1539" id="1539">
<td><a id="l1539" class='ln'>1539</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1540" id="1540">
<td><a id="l1540" class='ln'>1540</a></td><td>    <span class="kw">if</span> (<a id="1540c9" class="tk">TEST_IPM_2_0_B</a>.<a id="1540c24" class="tk">DataStoreRead_f</a>)</td></tr>
<tr name="1541" id="1541">
<td><a id="l1541" class='ln'>1541</a></td><td>      <a id="1541c7" class="tk">GpioDataRegs</a>.<a id="1541c20" class="tk">GPBSET</a>.<a id="1541c27" class="tk">bit</a>.<a id="1541c31" class="tk">GPIO53</a> = 1;</td></tr>
<tr name="1542" id="1542">
<td><a id="l1542" class='ln'>1542</a></td><td>    <span class="kw">else</span></td></tr>
<tr name="1543" id="1543">
<td><a id="l1543" class='ln'>1543</a></td><td>      <a id="1543c7" class="tk">GpioDataRegs</a>.<a id="1543c20" class="tk">GPBCLEAR</a>.<a id="1543c29" class="tk">bit</a>.<a id="1543c33" class="tk">GPIO53</a> = 1;</td></tr>
<tr name="1544" id="1544">
<td><a id="l1544" class='ln'>1544</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1545" id="1545">
<td><a id="l1545" class='ln'>1545</a></td><td><span class="br">}</span></td></tr>
<tr name="1546" id="1546">
<td><a id="l1546" class='ln'>1546</a></td><td></td></tr>
<tr name="1547" id="1547">
<td><a id="l1547" class='ln'>1547</a></td><td><span class="pp">#pragma</span> <a id="1547c9" class="tk">CODE_SECTION</a> (<a id="1547c23" class="tk">TEST_IPM_2_0_SystemCore_release</a>, "ramfuncs")</td></tr>
<tr name="1548" id="1548">
<td><a id="l1548" class='ln'>1548</a></td><td></td></tr>
<tr name="1549" id="1549">
<td><a id="l1549" class='ln'>1549</a></td><td><span class="kw">static</span> <span class="kw">void</span> <a id="1549c13" class="tk">TEST_IPM_2_0_SystemCore_release</a>(<span class="kw">const</span></td></tr>
<tr name="1550" id="1550">
<td><a id="l1550" class='ln'>1550</a></td><td>  <a id="1550c3" class="tk">codertarget_tic2000_blocks_SP_T</a> <a id="1550c35" class="tk">*</a><a id="1550c36" class="tk">obj</a>)</td></tr>
<tr name="1551" id="1551">
<td><a id="l1551" class='ln'>1551</a></td><td><span class="br">{</span></td></tr>
<tr name="1552" id="1552">
<td><a id="l1552" class='ln'>1552</a></td><td>  <a id="1552c3" class="tk">uint32_T</a> <a id="1552c12" class="tk">PinNameLoc</a>;</td></tr>
<tr name="1553" id="1553">
<td><a id="l1553" class='ln'>1553</a></td><td>  <a id="1553c3" class="tk">uint32_T</a> <a id="1553c12" class="tk">SPIPinsLoc</a>;</td></tr>
<tr name="1554" id="1554">
<td><a id="l1554" class='ln'>1554</a></td><td>  <span class="kw">if</span> ((<a id="1554c8" class="tk">obj</a>-&gt;<a id="1554c13" class="tk">isInitialized</a> <a id="1554c27" class="tk">==</a> 1L) <a id="1554c34" class="tk">&amp;&amp;</a> <a id="1554c37" class="tk">obj</a>-&gt;<a id="1554c42" class="tk">isSetupComplete</a>) <span class="br">{</span></td></tr>
<tr name="1555" id="1555">
<td><a id="l1555" class='ln'>1555</a></td><td>    <a id="1555c5" class="tk">PinNameLoc</a> = <a id="1555c18" class="tk">MW_UNDEFINED_VALUE</a>;</td></tr>
<tr name="1556" id="1556">
<td><a id="l1556" class='ln'>1556</a></td><td>    <a id="1556c5" class="tk">SPIPinsLoc</a> = <a id="1556c18" class="tk">MW_UNDEFINED_VALUE</a>;</td></tr>
<tr name="1557" id="1557">
<td><a id="l1557" class='ln'>1557</a></td><td>    <a id="1557c5" class="tk">MW_SPI_Close</a>(<a id="1557c18" class="tk">obj</a>-&gt;<a id="1557c23" class="tk">MW_SPI_HANDLE</a>, <a id="1557c38" class="tk">SPIPinsLoc</a>, <a id="1557c50" class="tk">SPIPinsLoc</a>, <a id="1557c62" class="tk">SPIPinsLoc</a>,</td></tr>
<tr name="1558" id="1558">
<td><a id="l1558" class='ln'>1558</a></td><td>                 <a id="1558c18" class="tk">PinNameLoc</a>);</td></tr>
<tr name="1559" id="1559">
<td><a id="l1559" class='ln'>1559</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1560" id="1560">
<td><a id="l1560" class='ln'>1560</a></td><td><span class="br">}</span></td></tr>
<tr name="1561" id="1561">
<td><a id="l1561" class='ln'>1561</a></td><td></td></tr>
<tr name="1562" id="1562">
<td><a id="l1562" class='ln'>1562</a></td><td><span class="pp">#pragma</span> <a id="1562c9" class="tk">CODE_SECTION</a> (<a id="1562c23" class="tk">TEST_IPM_2_0_SystemCore_delete</a>, "ramfuncs")</td></tr>
<tr name="1563" id="1563">
<td><a id="l1563" class='ln'>1563</a></td><td></td></tr>
<tr name="1564" id="1564">
<td><a id="l1564" class='ln'>1564</a></td><td><span class="kw">static</span> <span class="kw">void</span> <a id="1564c13" class="tk">TEST_IPM_2_0_SystemCore_delete</a>(<span class="kw">const</span> <a id="1564c50" class="tk">codertarget_tic2000_blocks_SP_T</a></td></tr>
<tr name="1565" id="1565">
<td><a id="l1565" class='ln'>1565</a></td><td>  <a id="1565c3" class="tk">*</a><a id="1565c4" class="tk">obj</a>)</td></tr>
<tr name="1566" id="1566">
<td><a id="l1566" class='ln'>1566</a></td><td><span class="br">{</span></td></tr>
<tr name="1567" id="1567">
<td><a id="l1567" class='ln'>1567</a></td><td>  <a id="1567c3" class="tk">TEST_IPM_2_0_SystemCore_release</a>(<a id="1567c35" class="tk">obj</a>);</td></tr>
<tr name="1568" id="1568">
<td><a id="l1568" class='ln'>1568</a></td><td><span class="br">}</span></td></tr>
<tr name="1569" id="1569">
<td><a id="l1569" class='ln'>1569</a></td><td></td></tr>
<tr name="1570" id="1570">
<td><a id="l1570" class='ln'>1570</a></td><td><span class="pp">#pragma</span> <a id="1570c9" class="tk">CODE_SECTION</a> (<a id="1570c23" class="tk">matlabCodegenHandle_matlabCodeg</a>, "ramfuncs")</td></tr>
<tr name="1571" id="1571">
<td><a id="l1571" class='ln'>1571</a></td><td></td></tr>
<tr name="1572" id="1572">
<td><a id="l1572" class='ln'>1572</a></td><td><span class="kw">static</span> <span class="kw">void</span> <a id="1572c13" class="tk">matlabCodegenHandle_matlabCodeg</a>(<a id="1572c45" class="tk">codertarget_tic2000_blocks_SP_T</a> <a id="1572c77" class="tk">*</a><a id="1572c78" class="tk">obj</a>)</td></tr>
<tr name="1573" id="1573">
<td><a id="l1573" class='ln'>1573</a></td><td><span class="br">{</span></td></tr>
<tr name="1574" id="1574">
<td><a id="l1574" class='ln'>1574</a></td><td>  <span class="kw">if</span> (<a id="1574c7" class="tk">!</a><a id="1574c8" class="tk">obj</a>-&gt;<a id="1574c13" class="tk">matlabCodegenIsDeleted</a>) <span class="br">{</span></td></tr>
<tr name="1575" id="1575">
<td><a id="l1575" class='ln'>1575</a></td><td>    <a id="1575c5" class="tk">obj</a>-&gt;<a id="1575c10" class="tk">matlabCodegenIsDeleted</a> = true;</td></tr>
<tr name="1576" id="1576">
<td><a id="l1576" class='ln'>1576</a></td><td>    <a id="1576c5" class="tk">TEST_IPM_2_0_SystemCore_delete</a>(<a id="1576c36" class="tk">obj</a>);</td></tr>
<tr name="1577" id="1577">
<td><a id="l1577" class='ln'>1577</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1578" id="1578">
<td><a id="l1578" class='ln'>1578</a></td><td><span class="br">}</span></td></tr>
<tr name="1579" id="1579">
<td><a id="l1579" class='ln'>1579</a></td><td></td></tr>
<tr name="1580" id="1580">
<td><a id="l1580" class='ln'>1580</a></td><td><span class="ct">/*</span></td></tr>
<tr name="1581" id="1581">
<td><a id="l1581" class='ln'>1581</a></td><td><span class="ct"> * Start for atomic system:</span></td></tr>
<tr name="1582" id="1582">
<td><a id="l1582" class='ln'>1582</a></td><td><span class="ct"> *    synthesized block</span></td></tr>
<tr name="1583" id="1583">
<td><a id="l1583" class='ln'>1583</a></td><td><span class="ct"> *    synthesized block</span></td></tr>
<tr name="1584" id="1584">
<td><a id="l1584" class='ln'>1584</a></td><td><span class="ct"> */</span></td></tr>
<tr name="1585" id="1585">
<td><a id="l1585" class='ln'>1585</a></td><td><span class="pp">#pragma</span> <a id="1585c9" class="tk">CODE_SECTION</a> (<a id="1585c23" class="tk">TEST_IP_SPIMasterTransfer_Start</a>, "ramfuncs")</td></tr>
<tr name="1586" id="1586">
<td><a id="l1586" class='ln'>1586</a></td><td></td></tr>
<tr name="1587" id="1587">
<td><a id="l1587" class='ln'>1587</a></td><td><span class="kw">void</span> <a id="1587c6" class="tk">TEST_IP_SPIMasterTransfer_Start</a>(<a id="1587c38" class="tk">DW_SPIMasterTransfer_TEST_IPM_T</a> <a id="1587c70" class="tk">*</a><a id="1587c71" class="tk">localDW</a>)</td></tr>
<tr name="1588" id="1588">
<td><a id="l1588" class='ln'>1588</a></td><td><span class="br">{</span></td></tr>
<tr name="1589" id="1589">
<td><a id="l1589" class='ln'>1589</a></td><td>  <a id="1589c3" class="tk">codertarget_tic2000_blocks_SP_T</a> <a id="1589c35" class="tk">*</a><a id="1589c36" class="tk">obj</a>;</td></tr>
<tr name="1590" id="1590">
<td><a id="l1590" class='ln'>1590</a></td><td>  <a id="1590c3" class="tk">uint32_T</a> <a id="1590c12" class="tk">SSPinNameLoc</a>;</td></tr>
<tr name="1591" id="1591">
<td><a id="l1591" class='ln'>1591</a></td><td>  <a id="1591c3" class="tk">uint32_T</a> <a id="1591c12" class="tk">SPIPinsLoc</a>;</td></tr>
<tr name="1592" id="1592">
<td><a id="l1592" class='ln'>1592</a></td><td></td></tr>
<tr name="1593" id="1593">
<td><a id="l1593" class='ln'>1593</a></td><td>  <span class="ct">/* Start for MATLABSystem: '<a class="ct blk" blk_line="1593">&lt;S34&gt;/SPI Master Transfer</a>' */</span></td></tr>
<tr name="1594" id="1594">
<td><a id="l1594" class='ln'>1594</a></td><td>  <a id="1594c3" class="tk">localDW</a>-&gt;<a id="1594c12" class="tk">obj</a>.<a id="1594c16" class="tk">matlabCodegenIsDeleted</a> = true;</td></tr>
<tr name="1595" id="1595">
<td><a id="l1595" class='ln'>1595</a></td><td>  <a id="1595c3" class="tk">localDW</a>-&gt;<a id="1595c12" class="tk">obj</a>.<a id="1595c16" class="tk">isInitialized</a> = 0L;</td></tr>
<tr name="1596" id="1596">
<td><a id="l1596" class='ln'>1596</a></td><td>  <a id="1596c3" class="tk">localDW</a>-&gt;<a id="1596c12" class="tk">obj</a>.<a id="1596c16" class="tk">matlabCodegenIsDeleted</a> = false;</td></tr>
<tr name="1597" id="1597">
<td><a id="l1597" class='ln'>1597</a></td><td>  <a id="1597c3" class="tk">localDW</a>-&gt;<a id="1597c12" class="tk">objisempty</a> = true;</td></tr>
<tr name="1598" id="1598">
<td><a id="l1598" class='ln'>1598</a></td><td>  <a id="1598c3" class="tk">obj</a> = <a id="1598c9" class="tk">&amp;</a><a id="1598c10" class="tk">localDW</a>-&gt;<a id="1598c19" class="tk">obj</a>;</td></tr>
<tr name="1599" id="1599">
<td><a id="l1599" class='ln'>1599</a></td><td>  <a id="1599c3" class="tk">localDW</a>-&gt;<a id="1599c12" class="tk">obj</a>.<a id="1599c16" class="tk">isSetupComplete</a> = false;</td></tr>
<tr name="1600" id="1600">
<td><a id="l1600" class='ln'>1600</a></td><td>  <a id="1600c3" class="tk">localDW</a>-&gt;<a id="1600c12" class="tk">obj</a>.<a id="1600c16" class="tk">isInitialized</a> = 1L;</td></tr>
<tr name="1601" id="1601">
<td><a id="l1601" class='ln'>1601</a></td><td>  <a id="1601c3" class="tk">SSPinNameLoc</a> = <a id="1601c18" class="tk">MW_UNDEFINED_VALUE</a>;</td></tr>
<tr name="1602" id="1602">
<td><a id="l1602" class='ln'>1602</a></td><td>  <a id="1602c3" class="tk">SPIPinsLoc</a> = <a id="1602c16" class="tk">MW_UNDEFINED_VALUE</a>;</td></tr>
<tr name="1603" id="1603">
<td><a id="l1603" class='ln'>1603</a></td><td>  <a id="1603c3" class="tk">obj</a>-&gt;<a id="1603c8" class="tk">MW_SPI_HANDLE</a> = <a id="1603c24" class="tk">MW_SPI_Open</a>(2UL, <a id="1603c41" class="tk">SPIPinsLoc</a>, <a id="1603c53" class="tk">SPIPinsLoc</a>, <a id="1603c65" class="tk">SPIPinsLoc</a>,</td></tr>
<tr name="1604" id="1604">
<td><a id="l1604" class='ln'>1604</a></td><td>    <a id="1604c5" class="tk">SSPinNameLoc</a>, true, 0U);</td></tr>
<tr name="1605" id="1605">
<td><a id="l1605" class='ln'>1605</a></td><td>  <a id="1605c3" class="tk">localDW</a>-&gt;<a id="1605c12" class="tk">obj</a>.<a id="1605c16" class="tk">isSetupComplete</a> = true;</td></tr>
<tr name="1606" id="1606">
<td><a id="l1606" class='ln'>1606</a></td><td><span class="br">}</span></td></tr>
<tr name="1607" id="1607">
<td><a id="l1607" class='ln'>1607</a></td><td></td></tr>
<tr name="1608" id="1608">
<td><a id="l1608" class='ln'>1608</a></td><td><span class="ct">/*</span></td></tr>
<tr name="1609" id="1609">
<td><a id="l1609" class='ln'>1609</a></td><td><span class="ct"> * Output and update for atomic system:</span></td></tr>
<tr name="1610" id="1610">
<td><a id="l1610" class='ln'>1610</a></td><td><span class="ct"> *    synthesized block</span></td></tr>
<tr name="1611" id="1611">
<td><a id="l1611" class='ln'>1611</a></td><td><span class="ct"> *    synthesized block</span></td></tr>
<tr name="1612" id="1612">
<td><a id="l1612" class='ln'>1612</a></td><td><span class="ct"> */</span></td></tr>
<tr name="1613" id="1613">
<td><a id="l1613" class='ln'>1613</a></td><td><span class="pp">#pragma</span> <a id="1613c9" class="tk">CODE_SECTION</a> (<a id="1613c23" class="tk">TEST_IPM_2_0_SPIMasterTransfer</a>, "ramfuncs")</td></tr>
<tr name="1614" id="1614">
<td><a id="l1614" class='ln'>1614</a></td><td></td></tr>
<tr name="1615" id="1615">
<td><a id="l1615" class='ln'>1615</a></td><td><span class="kw">void</span> <a id="1615c6" class="tk">TEST_IPM_2_0_SPIMasterTransfer</a>(<a id="1615c37" class="tk">uint16_T</a> <a id="1615c46" class="tk">rtu_0</a>,</td></tr>
<tr name="1616" id="1616">
<td><a id="l1616" class='ln'>1616</a></td><td>  <a id="1616c3" class="tk">B_SPIMasterTransfer_TEST_IPM__T</a> <a id="1616c35" class="tk">*</a><a id="1616c36" class="tk">localB</a>, <a id="1616c44" class="tk">DW_SPIMasterTransfer_TEST_IPM_T</a></td></tr>
<tr name="1617" id="1617">
<td><a id="l1617" class='ln'>1617</a></td><td>  <a id="1617c3" class="tk">*</a><a id="1617c4" class="tk">localDW</a>)</td></tr>
<tr name="1618" id="1618">
<td><a id="l1618" class='ln'>1618</a></td><td><span class="br">{</span></td></tr>
<tr name="1619" id="1619">
<td><a id="l1619" class='ln'>1619</a></td><td>  <a id="1619c3" class="tk">uint16_T</a> <a id="1619c12" class="tk">status</a>;</td></tr>
<tr name="1620" id="1620">
<td><a id="l1620" class='ln'>1620</a></td><td>  <a id="1620c3" class="tk">MW_SPI_Mode_type</a> <a id="1620c20" class="tk">ClockModeValue</a>;</td></tr>
<tr name="1621" id="1621">
<td><a id="l1621" class='ln'>1621</a></td><td>  <a id="1621c3" class="tk">MW_SPI_FirstBitTransfer_Type</a> <a id="1621c32" class="tk">MsbFirstTransferLoc</a>;</td></tr>
<tr name="1622" id="1622">
<td><a id="l1622" class='ln'>1622</a></td><td></td></tr>
<tr name="1623" id="1623">
<td><a id="l1623" class='ln'>1623</a></td><td>  <span class="ct">/* MATLABSystem: '<a class="ct blk" blk_line="1623">&lt;S34&gt;/SPI Master Transfer</a>' */</span></td></tr>
<tr name="1624" id="1624">
<td><a id="l1624" class='ln'>1624</a></td><td>  <a id="1624c3" class="tk">MW_SPI_SetSlaveSelect</a>(<a id="1624c25" class="tk">localDW</a>-&gt;<a id="1624c34" class="tk">obj</a>.<a id="1624c38" class="tk">MW_SPI_HANDLE</a>, 0U, true);</td></tr>
<tr name="1625" id="1625">
<td><a id="l1625" class='ln'>1625</a></td><td>  <a id="1625c3" class="tk">ClockModeValue</a> = <a id="1625c20" class="tk">MW_SPI_MODE_0</a>;</td></tr>
<tr name="1626" id="1626">
<td><a id="l1626" class='ln'>1626</a></td><td>  <a id="1626c3" class="tk">MsbFirstTransferLoc</a> = <a id="1626c25" class="tk">MW_SPI_MOST_SIGNIFICANT_BIT_FIRST</a>;</td></tr>
<tr name="1627" id="1627">
<td><a id="l1627" class='ln'>1627</a></td><td>  <a id="1627c3" class="tk">status</a> = <a id="1627c12" class="tk">MW_SPI_SetFormat</a>(<a id="1627c29" class="tk">localDW</a>-&gt;<a id="1627c38" class="tk">obj</a>.<a id="1627c42" class="tk">MW_SPI_HANDLE</a>, 16U, <a id="1627c62" class="tk">ClockModeValue</a>,</td></tr>
<tr name="1628" id="1628">
<td><a id="l1628" class='ln'>1628</a></td><td>    <a id="1628c5" class="tk">MsbFirstTransferLoc</a>);</td></tr>
<tr name="1629" id="1629">
<td><a id="l1629" class='ln'>1629</a></td><td>  <span class="kw">if</span> (<a id="1629c7" class="tk">status</a> <a id="1629c14" class="tk">==</a> 0U) <span class="br">{</span></td></tr>
<tr name="1630" id="1630">
<td><a id="l1630" class='ln'>1630</a></td><td>    <a id="1630c5" class="tk">MW_SPI_MasterWriteRead_8bits</a>(<a id="1630c34" class="tk">localDW</a>-&gt;<a id="1630c43" class="tk">obj</a>.<a id="1630c47" class="tk">MW_SPI_HANDLE</a>, <a id="1630c62" class="tk">&amp;</a><a id="1630c63" class="tk">rtu_0</a>,</td></tr>
<tr name="1631" id="1631">
<td><a id="l1631" class='ln'>1631</a></td><td>      <a id="1631c7" class="tk">&amp;</a><a id="1631c8" class="tk">localB</a>-&gt;<a id="1631c16" class="tk">SPIMasterTransfer</a>, 1UL);</td></tr>
<tr name="1632" id="1632">
<td><a id="l1632" class='ln'>1632</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1633" id="1633">
<td><a id="l1633" class='ln'>1633</a></td><td></td></tr>
<tr name="1634" id="1634">
<td><a id="l1634" class='ln'>1634</a></td><td>  <span class="ct">/* End of MATLABSystem: '<a class="ct blk" blk_line="1634">&lt;S34&gt;/SPI Master Transfer</a>' */</span></td></tr>
<tr name="1635" id="1635">
<td><a id="l1635" class='ln'>1635</a></td><td><span class="br">}</span></td></tr>
<tr name="1636" id="1636">
<td><a id="l1636" class='ln'>1636</a></td><td></td></tr>
<tr name="1637" id="1637">
<td><a id="l1637" class='ln'>1637</a></td><td><span class="ct">/*</span></td></tr>
<tr name="1638" id="1638">
<td><a id="l1638" class='ln'>1638</a></td><td><span class="ct"> * Termination for atomic system:</span></td></tr>
<tr name="1639" id="1639">
<td><a id="l1639" class='ln'>1639</a></td><td><span class="ct"> *    synthesized block</span></td></tr>
<tr name="1640" id="1640">
<td><a id="l1640" class='ln'>1640</a></td><td><span class="ct"> *    synthesized block</span></td></tr>
<tr name="1641" id="1641">
<td><a id="l1641" class='ln'>1641</a></td><td><span class="ct"> */</span></td></tr>
<tr name="1642" id="1642">
<td><a id="l1642" class='ln'>1642</a></td><td><span class="pp">#pragma</span> <a id="1642c9" class="tk">CODE_SECTION</a> (<a id="1642c23" class="tk">TEST_IPM_SPIMasterTransfer_Term</a>, "ramfuncs")</td></tr>
<tr name="1643" id="1643">
<td><a id="l1643" class='ln'>1643</a></td><td></td></tr>
<tr name="1644" id="1644">
<td><a id="l1644" class='ln'>1644</a></td><td><span class="kw">void</span> <a id="1644c6" class="tk">TEST_IPM_SPIMasterTransfer_Term</a>(<a id="1644c38" class="tk">DW_SPIMasterTransfer_TEST_IPM_T</a> <a id="1644c70" class="tk">*</a><a id="1644c71" class="tk">localDW</a>)</td></tr>
<tr name="1645" id="1645">
<td><a id="l1645" class='ln'>1645</a></td><td><span class="br">{</span></td></tr>
<tr name="1646" id="1646">
<td><a id="l1646" class='ln'>1646</a></td><td>  <span class="ct">/* Terminate for MATLABSystem: '<a class="ct blk" blk_line="1646">&lt;S34&gt;/SPI Master Transfer</a>' */</span></td></tr>
<tr name="1647" id="1647">
<td><a id="l1647" class='ln'>1647</a></td><td>  <a id="1647c3" class="tk">matlabCodegenHandle_matlabCodeg</a>(<a id="1647c35" class="tk">&amp;</a><a id="1647c36" class="tk">localDW</a>-&gt;<a id="1647c45" class="tk">obj</a>);</td></tr>
<tr name="1648" id="1648">
<td><a id="l1648" class='ln'>1648</a></td><td><span class="br">}</span></td></tr>
<tr name="1649" id="1649">
<td><a id="l1649" class='ln'>1649</a></td><td></td></tr>
<tr name="1650" id="1650">
<td><a id="l1650" class='ln'>1650</a></td><td><span class="ct">/* Start for function-call system: '<a class="ct blk" blk_line="1650">&lt;S19&gt;/Function-Call Subsystem2</a>' */</span></td></tr>
<tr name="1651" id="1651">
<td><a id="l1651" class='ln'>1651</a></td><td><span class="pp">#pragma</span> <a id="1651c9" class="tk">CODE_SECTION</a> (<a id="1651c23" class="tk">TE_FunctionCallSubsystem2_Start</a>, "ramfuncs")</td></tr>
<tr name="1652" id="1652">
<td><a id="l1652" class='ln'>1652</a></td><td></td></tr>
<tr name="1653" id="1653">
<td><a id="l1653" class='ln'>1653</a></td><td><span class="kw">void</span> <a id="1653c6" class="tk">TE_FunctionCallSubsystem2_Start</a>(<span class="kw">void</span>)</td></tr>
<tr name="1654" id="1654">
<td><a id="l1654" class='ln'>1654</a></td><td><span class="br">{</span></td></tr>
<tr name="1655" id="1655">
<td><a id="l1655" class='ln'>1655</a></td><td>  <span class="ct">/* Start for S-Function (c280xgpio_do): '<a class="ct blk" blk_line="1655">&lt;S34&gt;/Digital Output</a>' */</span></td></tr>
<tr name="1656" id="1656">
<td><a id="l1656" class='ln'>1656</a></td><td>  <a id="1656c3" class="tk">EALLOW</a>;</td></tr>
<tr name="1657" id="1657">
<td><a id="l1657" class='ln'>1657</a></td><td>  <a id="1657c3" class="tk">GpioCtrlRegs</a>.<a id="1657c16" class="tk">GPBMUX2</a>.<a id="1657c24" class="tk">all</a> <a id="1657c28" class="tk">&amp;=</a> 0xFFFFF3FF;</td></tr>
<tr name="1658" id="1658">
<td><a id="l1658" class='ln'>1658</a></td><td>  <a id="1658c3" class="tk">GpioCtrlRegs</a>.<a id="1658c16" class="tk">GPBDIR</a>.<a id="1658c23" class="tk">all</a> <a id="1658c27" class="tk">|=</a> 0x200000;</td></tr>
<tr name="1659" id="1659">
<td><a id="l1659" class='ln'>1659</a></td><td>  <a id="1659c3" class="tk">EDIS</a>;</td></tr>
<tr name="1660" id="1660">
<td><a id="l1660" class='ln'>1660</a></td><td></td></tr>
<tr name="1661" id="1661">
<td><a id="l1661" class='ln'>1661</a></td><td>  <span class="ct">/* DataStoreRead: '<a class="ct blk" blk_line="1661">&lt;S34&gt;/Data Store Read1</a>' */</span></td></tr>
<tr name="1662" id="1662">
<td><a id="l1662" class='ln'>1662</a></td><td>  <a id="1662c3" class="tk">TEST_IP_SPIMasterTransfer_Start</a>(<a id="1662c35" class="tk">&amp;</a><a id="1662c36" class="tk">TEST_IPM_2_0_DW</a>.<a id="1662c52" class="tk">SPIMasterTransfer</a>);</td></tr>
<tr name="1663" id="1663">
<td><a id="l1663" class='ln'>1663</a></td><td><span class="br">}</span></td></tr>
<tr name="1664" id="1664">
<td><a id="l1664" class='ln'>1664</a></td><td></td></tr>
<tr name="1665" id="1665">
<td><a id="l1665" class='ln'>1665</a></td><td><span class="ct">/* Output and update for function-call system: '<a class="ct blk" blk_line="1665">&lt;S19&gt;/Function-Call Subsystem2</a>' */</span></td></tr>
<tr name="1666" id="1666">
<td><a id="l1666" class='ln'>1666</a></td><td><span class="pp">#pragma</span> <a id="1666c9" class="tk">CODE_SECTION</a> (<a id="1666c23" class="tk">TEST_IPM_FunctionCallSubsystem2</a>, "ramfuncs")</td></tr>
<tr name="1667" id="1667">
<td><a id="l1667" class='ln'>1667</a></td><td></td></tr>
<tr name="1668" id="1668">
<td><a id="l1668" class='ln'>1668</a></td><td><span class="kw">void</span> <a id="1668c6" class="tk">TEST_IPM_FunctionCallSubsystem2</a>(<span class="kw">void</span>)</td></tr>
<tr name="1669" id="1669">
<td><a id="l1669" class='ln'>1669</a></td><td><span class="br">{</span></td></tr>
<tr name="1670" id="1670">
<td><a id="l1670" class='ln'>1670</a></td><td>  <span class="ct">/* DataStoreRead: '<a class="ct blk" blk_line="1670">&lt;S34&gt;/Data Store Read</a>' */</span></td></tr>
<tr name="1671" id="1671">
<td><a id="l1671" class='ln'>1671</a></td><td>  <a id="1671c3" class="tk">TEST_IPM_2_0_B</a>.<a id="1671c18" class="tk">DataStoreRead</a> = <a id="1671c34" class="tk">ResloverWR</a>;</td></tr>
<tr name="1672" id="1672">
<td><a id="l1672" class='ln'>1672</a></td><td></td></tr>
<tr name="1673" id="1673">
<td><a id="l1673" class='ln'>1673</a></td><td>  <span class="ct">/* S-Function (c280xgpio_do): '<a class="ct blk" blk_line="1673">&lt;S34&gt;/Digital Output</a>' */</span></td></tr>
<tr name="1674" id="1674">
<td><a id="l1674" class='ln'>1674</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1675" id="1675">
<td><a id="l1675" class='ln'>1675</a></td><td>    <span class="kw">if</span> (<a id="1675c9" class="tk">TEST_IPM_2_0_B</a>.<a id="1675c24" class="tk">DataStoreRead</a>)</td></tr>
<tr name="1676" id="1676">
<td><a id="l1676" class='ln'>1676</a></td><td>      <a id="1676c7" class="tk">GpioDataRegs</a>.<a id="1676c20" class="tk">GPBSET</a>.<a id="1676c27" class="tk">bit</a>.<a id="1676c31" class="tk">GPIO53</a> = 1;</td></tr>
<tr name="1677" id="1677">
<td><a id="l1677" class='ln'>1677</a></td><td>    <span class="kw">else</span></td></tr>
<tr name="1678" id="1678">
<td><a id="l1678" class='ln'>1678</a></td><td>      <a id="1678c7" class="tk">GpioDataRegs</a>.<a id="1678c20" class="tk">GPBCLEAR</a>.<a id="1678c29" class="tk">bit</a>.<a id="1678c33" class="tk">GPIO53</a> = 1;</td></tr>
<tr name="1679" id="1679">
<td><a id="l1679" class='ln'>1679</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1680" id="1680">
<td><a id="l1680" class='ln'>1680</a></td><td></td></tr>
<tr name="1681" id="1681">
<td><a id="l1681" class='ln'>1681</a></td><td>  <span class="ct">/* DataStoreRead: '<a class="ct blk" blk_line="1681">&lt;S34&gt;/Data Store Read1</a>' */</span></td></tr>
<tr name="1682" id="1682">
<td><a id="l1682" class='ln'>1682</a></td><td>  <a id="1682c3" class="tk">TEST_IPM_2_0_SPIMasterTransfer</a>(<a id="1682c34" class="tk">SPIC_Tx</a>, <a id="1682c43" class="tk">&amp;</a><a id="1682c44" class="tk">TEST_IPM_2_0_B</a>.<a id="1682c59" class="tk">SPIMasterTransfer</a>,</td></tr>
<tr name="1683" id="1683">
<td><a id="l1683" class='ln'>1683</a></td><td>    <a id="1683c5" class="tk">&amp;</a><a id="1683c6" class="tk">TEST_IPM_2_0_DW</a>.<a id="1683c22" class="tk">SPIMasterTransfer</a>);</td></tr>
<tr name="1684" id="1684">
<td><a id="l1684" class='ln'>1684</a></td><td></td></tr>
<tr name="1685" id="1685">
<td><a id="l1685" class='ln'>1685</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="1685">&lt;S34&gt;/Data Store Write</a>' */</span></td></tr>
<tr name="1686" id="1686">
<td><a id="l1686" class='ln'>1686</a></td><td>  <a id="1686c3" class="tk">SPIC_Rx</a> = <a id="1686c13" class="tk">TEST_IPM_2_0_B</a>.<a id="1686c28" class="tk">SPIMasterTransfer</a>.<a id="1686c46" class="tk">SPIMasterTransfer</a>;</td></tr>
<tr name="1687" id="1687">
<td><a id="l1687" class='ln'>1687</a></td><td><span class="br">}</span></td></tr>
<tr name="1688" id="1688">
<td><a id="l1688" class='ln'>1688</a></td><td></td></tr>
<tr name="1689" id="1689">
<td><a id="l1689" class='ln'>1689</a></td><td><span class="ct">/* Termination for function-call system: '<a class="ct blk" blk_line="1689">&lt;S19&gt;/Function-Call Subsystem2</a>' */</span></td></tr>
<tr name="1690" id="1690">
<td><a id="l1690" class='ln'>1690</a></td><td><span class="pp">#pragma</span> <a id="1690c9" class="tk">CODE_SECTION</a> (<a id="1690c23" class="tk">TES_FunctionCallSubsystem2_Term</a>, "ramfuncs")</td></tr>
<tr name="1691" id="1691">
<td><a id="l1691" class='ln'>1691</a></td><td></td></tr>
<tr name="1692" id="1692">
<td><a id="l1692" class='ln'>1692</a></td><td><span class="kw">void</span> <a id="1692c6" class="tk">TES_FunctionCallSubsystem2_Term</a>(<span class="kw">void</span>)</td></tr>
<tr name="1693" id="1693">
<td><a id="l1693" class='ln'>1693</a></td><td><span class="br">{</span></td></tr>
<tr name="1694" id="1694">
<td><a id="l1694" class='ln'>1694</a></td><td>  <a id="1694c3" class="tk">TEST_IPM_SPIMasterTransfer_Term</a>(<a id="1694c35" class="tk">&amp;</a><a id="1694c36" class="tk">TEST_IPM_2_0_DW</a>.<a id="1694c52" class="tk">SPIMasterTransfer</a>);</td></tr>
<tr name="1695" id="1695">
<td><a id="l1695" class='ln'>1695</a></td><td><span class="br">}</span></td></tr>
<tr name="1696" id="1696">
<td><a id="l1696" class='ln'>1696</a></td><td></td></tr>
<tr name="1697" id="1697">
<td><a id="l1697" class='ln'>1697</a></td><td><span class="ct">/*</span></td></tr>
<tr name="1698" id="1698">
<td><a id="l1698" class='ln'>1698</a></td><td><span class="ct"> * Output and update for atomic system:</span></td></tr>
<tr name="1699" id="1699">
<td><a id="l1699" class='ln'>1699</a></td><td><span class="ct"> *    '<a class="ct blk" blk_line="1699">&lt;S49&gt;/MATLAB Function</a>'</span></td></tr>
<tr name="1700" id="1700">
<td><a id="l1700" class='ln'>1700</a></td><td><span class="ct"> *    '<a class="ct blk" blk_line="1700">&lt;S49&gt;/MATLAB Function2</a>'</span></td></tr>
<tr name="1701" id="1701">
<td><a id="l1701" class='ln'>1701</a></td><td><span class="ct"> *    '<a class="ct blk" blk_line="1701">&lt;S97&gt;/MATLAB Function1</a>'</span></td></tr>
<tr name="1702" id="1702">
<td><a id="l1702" class='ln'>1702</a></td><td><span class="ct"> *    '<a class="ct blk" blk_line="1702">&lt;S98&gt;/MATLAB Function</a>'</span></td></tr>
<tr name="1703" id="1703">
<td><a id="l1703" class='ln'>1703</a></td><td><span class="ct"> *    '<a class="ct blk" blk_line="1703">&lt;S98&gt;/MATLAB Function1</a>'</span></td></tr>
<tr name="1704" id="1704">
<td><a id="l1704" class='ln'>1704</a></td><td><span class="ct"> */</span></td></tr>
<tr name="1705" id="1705">
<td><a id="l1705" class='ln'>1705</a></td><td><span class="pp">#pragma</span> <a id="1705c9" class="tk">CODE_SECTION</a> (<a id="1705c23" class="tk">TEST_IPM_2_0_MATLABFunction</a>, "ramfuncs")</td></tr>
<tr name="1706" id="1706">
<td><a id="l1706" class='ln'>1706</a></td><td></td></tr>
<tr name="1707" id="1707">
<td><a id="l1707" class='ln'>1707</a></td><td><span class="kw">void</span> <a id="1707c6" class="tk">TEST_IPM_2_0_MATLABFunction</a>(<a id="1707c34" class="tk">real32_T</a> <a id="1707c43" class="tk">rtu_Udc</a>, <a id="1707c52" class="tk">real32_T</a> <a id="1707c61" class="tk">rtu_Input</a>, <a id="1707c72" class="tk">real32_T</a> <a id="1707c81" class="tk">*</a></td></tr>
<tr name="1708" id="1708">
<td><a id="l1708" class='ln'>1708</a></td><td>  <a id="1708c3" class="tk">rty_Output</a>)</td></tr>
<tr name="1709" id="1709">
<td><a id="l1709" class='ln'>1709</a></td><td><span class="br">{</span></td></tr>
<tr name="1710" id="1710">
<td><a id="l1710" class='ln'>1710</a></td><td>  <a id="1710c3" class="tk">real32_T</a> <a id="1710c12" class="tk">tmp</a>;</td></tr>
<tr name="1711" id="1711">
<td><a id="l1711" class='ln'>1711</a></td><td>  <span class="kw">if</span> (<a id="1711c7" class="tk">rtu_Input</a> <a id="1711c17" class="tk">&gt;=</a> <a id="1711c20" class="tk">rtu_Udc</a> <a id="1711c28" class="tk">/</a> 1.73205078F) <span class="br">{</span></td></tr>
<tr name="1712" id="1712">
<td><a id="l1712" class='ln'>1712</a></td><td>    <a id="1712c5" class="tk">*</a><a id="1712c6" class="tk">rty_Output</a> = <a id="1712c19" class="tk">rtu_Udc</a> <a id="1712c27" class="tk">/</a> 1.73205078F;</td></tr>
<tr name="1713" id="1713">
<td><a id="l1713" class='ln'>1713</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="1714" id="1714">
<td><a id="l1714" class='ln'>1714</a></td><td>    <a id="1714c5" class="tk">tmp</a> = <a id="1714c11" class="tk">-</a><a id="1714c12" class="tk">rtu_Udc</a> <a id="1714c20" class="tk">/</a> 1.73205078F;</td></tr>
<tr name="1715" id="1715">
<td><a id="l1715" class='ln'>1715</a></td><td>    <span class="kw">if</span> (<a id="1715c9" class="tk">rtu_Input</a> <a id="1715c19" class="tk">&lt;=</a> <a id="1715c22" class="tk">tmp</a>) <span class="br">{</span></td></tr>
<tr name="1716" id="1716">
<td><a id="l1716" class='ln'>1716</a></td><td>      <a id="1716c7" class="tk">*</a><a id="1716c8" class="tk">rty_Output</a> = <a id="1716c21" class="tk">tmp</a>;</td></tr>
<tr name="1717" id="1717">
<td><a id="l1717" class='ln'>1717</a></td><td>    <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="1718" id="1718">
<td><a id="l1718" class='ln'>1718</a></td><td>      <a id="1718c7" class="tk">*</a><a id="1718c8" class="tk">rty_Output</a> = <a id="1718c21" class="tk">rtu_Input</a>;</td></tr>
<tr name="1719" id="1719">
<td><a id="l1719" class='ln'>1719</a></td><td>    <span class="br">}</span></td></tr>
<tr name="1720" id="1720">
<td><a id="l1720" class='ln'>1720</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1721" id="1721">
<td><a id="l1721" class='ln'>1721</a></td><td><span class="br">}</span></td></tr>
<tr name="1722" id="1722">
<td><a id="l1722" class='ln'>1722</a></td><td></td></tr>
<tr name="1723" id="1723">
<td><a id="l1723" class='ln'>1723</a></td><td><span class="ct">/*</span></td></tr>
<tr name="1724" id="1724">
<td><a id="l1724" class='ln'>1724</a></td><td><span class="ct"> * Output and update for atomic system:</span></td></tr>
<tr name="1725" id="1725">
<td><a id="l1725" class='ln'>1725</a></td><td><span class="ct"> *    '<a class="ct blk" blk_line="1725">&lt;S62&gt;/MATLAB Function3</a>'</span></td></tr>
<tr name="1726" id="1726">
<td><a id="l1726" class='ln'>1726</a></td><td><span class="ct"> *    '<a class="ct blk" blk_line="1726">&lt;S62&gt;/MATLAB Function5</a>'</span></td></tr>
<tr name="1727" id="1727">
<td><a id="l1727" class='ln'>1727</a></td><td><span class="ct"> *    '<a class="ct blk" blk_line="1727">&lt;S62&gt;/MATLAB Function6</a>'</span></td></tr>
<tr name="1728" id="1728">
<td><a id="l1728" class='ln'>1728</a></td><td><span class="ct"> */</span></td></tr>
<tr name="1729" id="1729">
<td><a id="l1729" class='ln'>1729</a></td><td><span class="pp">#pragma</span> <a id="1729c9" class="tk">CODE_SECTION</a> (<a id="1729c23" class="tk">TEST_IPM_2_0_MATLABFunction3</a>, "ramfuncs")</td></tr>
<tr name="1730" id="1730">
<td><a id="l1730" class='ln'>1730</a></td><td></td></tr>
<tr name="1731" id="1731">
<td><a id="l1731" class='ln'>1731</a></td><td><span class="kw">void</span> <a id="1731c6" class="tk">TEST_IPM_2_0_MATLABFunction3</a>(<a id="1731c35" class="tk">real32_T</a> <a id="1731c44" class="tk">rtu_I</a>, <a id="1731c51" class="tk">real32_T</a> <a id="1731c60" class="tk">rtu_K</a>, <a id="1731c67" class="tk">real32_T</a></td></tr>
<tr name="1732" id="1732">
<td><a id="l1732" class='ln'>1732</a></td><td>  <a id="1732c3" class="tk">rtu_Udead</a>, <a id="1732c14" class="tk">real32_T</a> <a id="1732c23" class="tk">*</a><a id="1732c24" class="tk">rty_Uerror</a>)</td></tr>
<tr name="1733" id="1733">
<td><a id="l1733" class='ln'>1733</a></td><td><span class="br">{</span></td></tr>
<tr name="1734" id="1734">
<td><a id="l1734" class='ln'>1734</a></td><td>  <a id="1734c3" class="tk">*</a><a id="1734c4" class="tk">rty_Uerror</a> = (<a id="1734c18" class="tk">real32_T</a>)<a id="1734c27" class="tk">atan</a>(<a id="1734c32" class="tk">rtu_I</a> <a id="1734c38" class="tk">*</a> <a id="1734c40" class="tk">rtu_K</a>) <a id="1734c47" class="tk">*</a> <a id="1734c49" class="tk">rtu_Udead</a> <a id="1734c59" class="tk">/</a> 1.57079637F;</td></tr>
<tr name="1735" id="1735">
<td><a id="l1735" class='ln'>1735</a></td><td><span class="br">}</span></td></tr>
<tr name="1736" id="1736">
<td><a id="l1736" class='ln'>1736</a></td><td></td></tr>
<tr name="1737" id="1737">
<td><a id="l1737" class='ln'>1737</a></td><td><span class="ct">/*</span></td></tr>
<tr name="1738" id="1738">
<td><a id="l1738" class='ln'>1738</a></td><td><span class="ct"> * Output and update for atomic system:</span></td></tr>
<tr name="1739" id="1739">
<td><a id="l1739" class='ln'>1739</a></td><td><span class="ct"> *    '<a class="ct blk" blk_line="1739">&lt;S109&gt;/MATLAB Function</a>'</span></td></tr>
<tr name="1740" id="1740">
<td><a id="l1740" class='ln'>1740</a></td><td><span class="ct"> *    '<a class="ct blk" blk_line="1740">&lt;S79&gt;/MATLAB Function</a>'</span></td></tr>
<tr name="1741" id="1741">
<td><a id="l1741" class='ln'>1741</a></td><td><span class="ct"> */</span></td></tr>
<tr name="1742" id="1742">
<td><a id="l1742" class='ln'>1742</a></td><td><span class="pp">#pragma</span> <a id="1742c9" class="tk">CODE_SECTION</a> (<a id="1742c23" class="tk">TEST_IPM_2_0_MATLABFunction_o</a>, "ramfuncs")</td></tr>
<tr name="1743" id="1743">
<td><a id="l1743" class='ln'>1743</a></td><td></td></tr>
<tr name="1744" id="1744">
<td><a id="l1744" class='ln'>1744</a></td><td><span class="kw">void</span> <a id="1744c6" class="tk">TEST_IPM_2_0_MATLABFunction_o</a>(<a id="1744c36" class="tk">real32_T</a> <a id="1744c45" class="tk">rtu_Target</a>, <a id="1744c57" class="tk">real32_T</a> <a id="1744c66" class="tk">rtu_Step</a>,</td></tr>
<tr name="1745" id="1745">
<td><a id="l1745" class='ln'>1745</a></td><td>  <a id="1745c3" class="tk">real32_T</a> <a id="1745c12" class="tk">rtu_LastOutput</a>, <a id="1745c28" class="tk">real32_T</a> <a id="1745c37" class="tk">*</a><a id="1745c38" class="tk">rty_Output</a>)</td></tr>
<tr name="1746" id="1746">
<td><a id="l1746" class='ln'>1746</a></td><td><span class="br">{</span></td></tr>
<tr name="1747" id="1747">
<td><a id="l1747" class='ln'>1747</a></td><td>  <a id="1747c3" class="tk">real32_T</a> <a id="1747c12" class="tk">Temp</a>;</td></tr>
<tr name="1748" id="1748">
<td><a id="l1748" class='ln'>1748</a></td><td>  <span class="kw">if</span> (<a id="1748c7" class="tk">rtu_LastOutput</a> <a id="1748c22" class="tk">&lt;=</a> <a id="1748c25" class="tk">rtu_Target</a>) <span class="br">{</span></td></tr>
<tr name="1749" id="1749">
<td><a id="l1749" class='ln'>1749</a></td><td>    <a id="1749c5" class="tk">Temp</a> = <a id="1749c12" class="tk">rtu_LastOutput</a> <a id="1749c27" class="tk">+</a> <a id="1749c29" class="tk">rtu_Step</a>;</td></tr>
<tr name="1750" id="1750">
<td><a id="l1750" class='ln'>1750</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="1751" id="1751">
<td><a id="l1751" class='ln'>1751</a></td><td>    <a id="1751c5" class="tk">Temp</a> = <a id="1751c12" class="tk">rtu_LastOutput</a> <a id="1751c27" class="tk">-</a> <a id="1751c29" class="tk">rtu_Step</a>;</td></tr>
<tr name="1752" id="1752">
<td><a id="l1752" class='ln'>1752</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1753" id="1753">
<td><a id="l1753" class='ln'>1753</a></td><td></td></tr>
<tr name="1754" id="1754">
<td><a id="l1754" class='ln'>1754</a></td><td>  <span class="kw">if</span> (<a id="1754c7" class="tk">fabsf</a>(<a id="1754c13" class="tk">Temp</a> <a id="1754c18" class="tk">-</a> <a id="1754c20" class="tk">rtu_Target</a>) <a id="1754c32" class="tk">&lt;=</a> <a id="1754c35" class="tk">rtu_Step</a> <a id="1754c44" class="tk">*</a> 2.0F) <span class="br">{</span></td></tr>
<tr name="1755" id="1755">
<td><a id="l1755" class='ln'>1755</a></td><td>    <a id="1755c5" class="tk">Temp</a> = <a id="1755c12" class="tk">rtu_Target</a>;</td></tr>
<tr name="1756" id="1756">
<td><a id="l1756" class='ln'>1756</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1757" id="1757">
<td><a id="l1757" class='ln'>1757</a></td><td></td></tr>
<tr name="1758" id="1758">
<td><a id="l1758" class='ln'>1758</a></td><td>  <a id="1758c3" class="tk">*</a><a id="1758c4" class="tk">rty_Output</a> = <a id="1758c17" class="tk">Temp</a>;</td></tr>
<tr name="1759" id="1759">
<td><a id="l1759" class='ln'>1759</a></td><td><span class="br">}</span></td></tr>
<tr name="1760" id="1760">
<td><a id="l1760" class='ln'>1760</a></td><td></td></tr>
<tr name="1761" id="1761">
<td><a id="l1761" class='ln'>1761</a></td><td><span class="ct">/*</span></td></tr>
<tr name="1762" id="1762">
<td><a id="l1762" class='ln'>1762</a></td><td><span class="ct"> * Output and update for atomic system:</span></td></tr>
<tr name="1763" id="1763">
<td><a id="l1763" class='ln'>1763</a></td><td><span class="ct"> *    '<a class="ct blk" blk_line="1763">&lt;S110&gt;/MATLAB Function</a>'</span></td></tr>
<tr name="1764" id="1764">
<td><a id="l1764" class='ln'>1764</a></td><td><span class="ct"> *    '<a class="ct blk" blk_line="1764">&lt;S80&gt;/MATLAB Function</a>'</span></td></tr>
<tr name="1765" id="1765">
<td><a id="l1765" class='ln'>1765</a></td><td><span class="ct"> */</span></td></tr>
<tr name="1766" id="1766">
<td><a id="l1766" class='ln'>1766</a></td><td><span class="pp">#pragma</span> <a id="1766c9" class="tk">CODE_SECTION</a> (<a id="1766c23" class="tk">TEST_IPM_2_0_MATLABFunction_n</a>, "ramfuncs")</td></tr>
<tr name="1767" id="1767">
<td><a id="l1767" class='ln'>1767</a></td><td></td></tr>
<tr name="1768" id="1768">
<td><a id="l1768" class='ln'>1768</a></td><td><span class="kw">void</span> <a id="1768c6" class="tk">TEST_IPM_2_0_MATLABFunction_n</a>(<a id="1768c36" class="tk">real32_T</a> <a id="1768c45" class="tk">rtu_FRQ</a>, <a id="1768c54" class="tk">real32_T</a> <a id="1768c63" class="tk">rtu_LastAng</a>,</td></tr>
<tr name="1769" id="1769">
<td><a id="l1769" class='ln'>1769</a></td><td>  <a id="1769c3" class="tk">real32_T</a> <a id="1769c12" class="tk">*</a><a id="1769c13" class="tk">rty_Ang</a>)</td></tr>
<tr name="1770" id="1770">
<td><a id="l1770" class='ln'>1770</a></td><td><span class="br">{</span></td></tr>
<tr name="1771" id="1771">
<td><a id="l1771" class='ln'>1771</a></td><td>  <a id="1771c3" class="tk">real32_T</a> <a id="1771c12" class="tk">Temp</a>;</td></tr>
<tr name="1772" id="1772">
<td><a id="l1772" class='ln'>1772</a></td><td>  <a id="1772c3" class="tk">Temp</a> = <a id="1772c10" class="tk">rtu_FRQ</a> <a id="1772c18" class="tk">*</a> 0.000628318521F <a id="1772c36" class="tk">+</a> <a id="1772c38" class="tk">rtu_LastAng</a>;</td></tr>
<tr name="1773" id="1773">
<td><a id="l1773" class='ln'>1773</a></td><td>  <span class="kw">if</span> (<a id="1773c7" class="tk">Temp</a> <a id="1773c12" class="tk">&gt;</a> 6.28318548F) <span class="br">{</span></td></tr>
<tr name="1774" id="1774">
<td><a id="l1774" class='ln'>1774</a></td><td>    <a id="1774c5" class="tk">Temp</a> <a id="1774c10" class="tk">-=</a> 6.28318548F;</td></tr>
<tr name="1775" id="1775">
<td><a id="l1775" class='ln'>1775</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1776" id="1776">
<td><a id="l1776" class='ln'>1776</a></td><td></td></tr>
<tr name="1777" id="1777">
<td><a id="l1777" class='ln'>1777</a></td><td>  <a id="1777c3" class="tk">*</a><a id="1777c4" class="tk">rty_Ang</a> = <a id="1777c14" class="tk">Temp</a>;</td></tr>
<tr name="1778" id="1778">
<td><a id="l1778" class='ln'>1778</a></td><td><span class="br">}</span></td></tr>
<tr name="1779" id="1779">
<td><a id="l1779" class='ln'>1779</a></td><td></td></tr>
<tr name="1780" id="1780">
<td><a id="l1780" class='ln'>1780</a></td><td><span class="ct">/*</span></td></tr>
<tr name="1781" id="1781">
<td><a id="l1781" class='ln'>1781</a></td><td><span class="ct"> * Output and update for atomic system:</span></td></tr>
<tr name="1782" id="1782">
<td><a id="l1782" class='ln'>1782</a></td><td><span class="ct"> *    '<a class="ct blk" blk_line="1782">&lt;S91&gt;/MATLAB Function6</a>'</span></td></tr>
<tr name="1783" id="1783">
<td><a id="l1783" class='ln'>1783</a></td><td><span class="ct"> *    '<a class="ct blk" blk_line="1783">&lt;S91&gt;/MATLAB Function7</a>'</span></td></tr>
<tr name="1784" id="1784">
<td><a id="l1784" class='ln'>1784</a></td><td><span class="ct"> */</span></td></tr>
<tr name="1785" id="1785">
<td><a id="l1785" class='ln'>1785</a></td><td><span class="pp">#pragma</span> <a id="1785c9" class="tk">CODE_SECTION</a> (<a id="1785c23" class="tk">TEST_IPM_2_0_MATLABFunction6</a>, "ramfuncs")</td></tr>
<tr name="1786" id="1786">
<td><a id="l1786" class='ln'>1786</a></td><td></td></tr>
<tr name="1787" id="1787">
<td><a id="l1787" class='ln'>1787</a></td><td><span class="kw">void</span> <a id="1787c6" class="tk">TEST_IPM_2_0_MATLABFunction6</a>(<a id="1787c35" class="tk">real32_T</a> <a id="1787c44" class="tk">rtu_IRef</a>, <a id="1787c54" class="tk">real32_T</a> <a id="1787c63" class="tk">rtu_IFbk</a>)</td></tr>
<tr name="1788" id="1788">
<td><a id="l1788" class='ln'>1788</a></td><td><span class="br">{</span></td></tr>
<tr name="1789" id="1789">
<td><a id="l1789" class='ln'>1789</a></td><td>  <span class="kw">if</span> (<a id="1789c7" class="tk">fabsf</a>(<a id="1789c13" class="tk">rtu_IRef</a> <a id="1789c22" class="tk">-</a> <a id="1789c24" class="tk">rtu_IFbk</a>) <a id="1789c34" class="tk">&gt;=</a> 150.0F) <span class="br">{</span></td></tr>
<tr name="1790" id="1790">
<td><a id="l1790" class='ln'>1790</a></td><td>    <a id="1790c5" class="tk">STOP</a> = 1U;</td></tr>
<tr name="1791" id="1791">
<td><a id="l1791" class='ln'>1791</a></td><td>    <a id="1791c5" class="tk">PROTECT</a> <a id="1791c13" class="tk">|=</a> 16U;</td></tr>
<tr name="1792" id="1792">
<td><a id="l1792" class='ln'>1792</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1793" id="1793">
<td><a id="l1793" class='ln'>1793</a></td><td></td></tr>
<tr name="1794" id="1794">
<td><a id="l1794" class='ln'>1794</a></td><td>  <span class="kw">if</span> (<a id="1794c7" class="tk">PROTECT</a> <a id="1794c15" class="tk">!=</a> 0U) <span class="br">{</span></td></tr>
<tr name="1795" id="1795">
<td><a id="l1795" class='ln'>1795</a></td><td>    <a id="1795c5" class="tk">STOP</a> = 1U;</td></tr>
<tr name="1796" id="1796">
<td><a id="l1796" class='ln'>1796</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1797" id="1797">
<td><a id="l1797" class='ln'>1797</a></td><td><span class="br">}</span></td></tr>
<tr name="1798" id="1798">
<td><a id="l1798" class='ln'>1798</a></td><td></td></tr>
<tr name="1799" id="1799">
<td><a id="l1799" class='ln'>1799</a></td><td><span class="ct">/*</span></td></tr>
<tr name="1800" id="1800">
<td><a id="l1800" class='ln'>1800</a></td><td><span class="ct"> * Output and update for atomic system:</span></td></tr>
<tr name="1801" id="1801">
<td><a id="l1801" class='ln'>1801</a></td><td><span class="ct"> *    '<a class="ct blk" blk_line="1801">&lt;S92&gt;/MATLAB Function</a>'</span></td></tr>
<tr name="1802" id="1802">
<td><a id="l1802" class='ln'>1802</a></td><td><span class="ct"> *    '<a class="ct blk" blk_line="1802">&lt;S88&gt;/MATLAB Function</a>'</span></td></tr>
<tr name="1803" id="1803">
<td><a id="l1803" class='ln'>1803</a></td><td><span class="ct"> */</span></td></tr>
<tr name="1804" id="1804">
<td><a id="l1804" class='ln'>1804</a></td><td><span class="pp">#pragma</span> <a id="1804c9" class="tk">CODE_SECTION</a> (<a id="1804c23" class="tk">TEST_IPM_2_0_MATLABFunction_g</a>, "ramfuncs")</td></tr>
<tr name="1805" id="1805">
<td><a id="l1805" class='ln'>1805</a></td><td></td></tr>
<tr name="1806" id="1806">
<td><a id="l1806" class='ln'>1806</a></td><td><span class="kw">void</span> <a id="1806c6" class="tk">TEST_IPM_2_0_MATLABFunction_g</a>(<a id="1806c36" class="tk">real32_T</a> <a id="1806c45" class="tk">rtu_Limit</a>, <a id="1806c56" class="tk">real32_T</a> <a id="1806c65" class="tk">rtu_Input</a>,</td></tr>
<tr name="1807" id="1807">
<td><a id="l1807" class='ln'>1807</a></td><td>  <a id="1807c3" class="tk">real32_T</a> <a id="1807c12" class="tk">*</a><a id="1807c13" class="tk">rty_Output</a>)</td></tr>
<tr name="1808" id="1808">
<td><a id="l1808" class='ln'>1808</a></td><td><span class="br">{</span></td></tr>
<tr name="1809" id="1809">
<td><a id="l1809" class='ln'>1809</a></td><td>  <span class="kw">if</span> (<a id="1809c7" class="tk">rtu_Input</a> <a id="1809c17" class="tk">&gt;=</a> <a id="1809c20" class="tk">rtu_Limit</a>) <span class="br">{</span></td></tr>
<tr name="1810" id="1810">
<td><a id="l1810" class='ln'>1810</a></td><td>    <a id="1810c5" class="tk">*</a><a id="1810c6" class="tk">rty_Output</a> = <a id="1810c19" class="tk">rtu_Limit</a>;</td></tr>
<tr name="1811" id="1811">
<td><a id="l1811" class='ln'>1811</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="1811c14" class="tk">rtu_Input</a> <a id="1811c24" class="tk">&lt;=</a> <a id="1811c27" class="tk">-</a><a id="1811c28" class="tk">rtu_Limit</a>) <span class="br">{</span></td></tr>
<tr name="1812" id="1812">
<td><a id="l1812" class='ln'>1812</a></td><td>    <a id="1812c5" class="tk">*</a><a id="1812c6" class="tk">rty_Output</a> = <a id="1812c19" class="tk">-</a><a id="1812c20" class="tk">rtu_Limit</a>;</td></tr>
<tr name="1813" id="1813">
<td><a id="l1813" class='ln'>1813</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="1814" id="1814">
<td><a id="l1814" class='ln'>1814</a></td><td>    <a id="1814c5" class="tk">*</a><a id="1814c6" class="tk">rty_Output</a> = <a id="1814c19" class="tk">rtu_Input</a>;</td></tr>
<tr name="1815" id="1815">
<td><a id="l1815" class='ln'>1815</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1816" id="1816">
<td><a id="l1816" class='ln'>1816</a></td><td><span class="br">}</span></td></tr>
<tr name="1817" id="1817">
<td><a id="l1817" class='ln'>1817</a></td><td></td></tr>
<tr name="1818" id="1818">
<td><a id="l1818" class='ln'>1818</a></td><td><span class="ct">/* Start for function-call system: '<a class="ct blk" blk_line="1818">&lt;S3&gt;/ePWM</a>' */</span></td></tr>
<tr name="1819" id="1819">
<td><a id="l1819" class='ln'>1819</a></td><td><span class="pp">#pragma</span> <a id="1819c9" class="tk">CODE_SECTION</a> (<a id="1819c23" class="tk">TEST_IPM_2_0_ePWM_Start</a>, "ramfuncs")</td></tr>
<tr name="1820" id="1820">
<td><a id="l1820" class='ln'>1820</a></td><td></td></tr>
<tr name="1821" id="1821">
<td><a id="l1821" class='ln'>1821</a></td><td><span class="kw">void</span> <a id="1821c6" class="tk">TEST_IPM_2_0_ePWM_Start</a>(<span class="kw">void</span>)</td></tr>
<tr name="1822" id="1822">
<td><a id="l1822" class='ln'>1822</a></td><td><span class="br">{</span></td></tr>
<tr name="1823" id="1823">
<td><a id="l1823" class='ln'>1823</a></td><td>  <span class="ct">/* Start for S-Function (c2802xpwm): '<a class="ct blk" blk_line="1823">&lt;S30&gt;/ePWM</a>' */</span></td></tr>
<tr name="1824" id="1824">
<td><a id="l1824" class='ln'>1824</a></td><td>  <a id="1824c3" class="tk">EALLOW</a>;</td></tr>
<tr name="1825" id="1825">
<td><a id="l1825" class='ln'>1825</a></td><td>  <a id="1825c3" class="tk">CpuSysRegs</a>.<a id="1825c14" class="tk">PCLKCR2</a>.<a id="1825c22" class="tk">bit</a>.<a id="1825c26" class="tk">EPWM1</a> = 1;</td></tr>
<tr name="1826" id="1826">
<td><a id="l1826" class='ln'>1826</a></td><td>  <a id="1826c3" class="tk">CpuSysRegs</a>.<a id="1826c14" class="tk">PCLKCR0</a>.<a id="1826c22" class="tk">bit</a>.<a id="1826c26" class="tk">TBCLKSYNC</a> = 0;</td></tr>
<tr name="1827" id="1827">
<td><a id="l1827" class='ln'>1827</a></td><td>  <a id="1827c3" class="tk">EDIS</a>;</td></tr>
<tr name="1828" id="1828">
<td><a id="l1828" class='ln'>1828</a></td><td></td></tr>
<tr name="1829" id="1829">
<td><a id="l1829" class='ln'>1829</a></td><td>  <span class="ct">/*** Initialize ePWM1 modules ***/</span></td></tr>
<tr name="1830" id="1830">
<td><a id="l1830" class='ln'>1830</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1831" id="1831">
<td><a id="l1831" class='ln'>1831</a></td><td>    <span class="ct">/*  // Time Base Control Register</span></td></tr>
<tr name="1832" id="1832">
<td><a id="l1832" class='ln'>1832</a></td><td><span class="ct">       EPwm1Regs.TBCTL.bit.CTRMODE              = 2;          // Counter Mode</span></td></tr>
<tr name="1833" id="1833">
<td><a id="l1833" class='ln'>1833</a></td><td><span class="ct">       EPwm1Regs.TBCTL.bit.SYNCOSEL             = 1;          // Sync Output Select</span></td></tr>
<tr name="1834" id="1834">
<td><a id="l1834" class='ln'>1834</a></td><td><span class="ct"></span></td></tr>
<tr name="1835" id="1835">
<td><a id="l1835" class='ln'>1835</a></td><td><span class="ct">       EPwm1Regs.TBCTL.bit.PRDLD                = 0;          // Shadow select</span></td></tr>
<tr name="1836" id="1836">
<td><a id="l1836" class='ln'>1836</a></td><td><span class="ct">       EPwm1Regs.TBCTL.bit.PHSEN                = 0;          // Phase Load Enable</span></td></tr>
<tr name="1837" id="1837">
<td><a id="l1837" class='ln'>1837</a></td><td><span class="ct">       EPwm1Regs.TBCTL.bit.PHSDIR               = 0;          // Phase Direction Bit</span></td></tr>
<tr name="1838" id="1838">
<td><a id="l1838" class='ln'>1838</a></td><td><span class="ct">       EPwm1Regs.TBCTL.bit.HSPCLKDIV            = 0;          // High Speed TBCLK Pre-scaler</span></td></tr>
<tr name="1839" id="1839">
<td><a id="l1839" class='ln'>1839</a></td><td><span class="ct">       EPwm1Regs.TBCTL.bit.CLKDIV               = 0;          // Time Base Clock Pre-scaler</span></td></tr>
<tr name="1840" id="1840">
<td><a id="l1840" class='ln'>1840</a></td><td><span class="ct">       EPwm1Regs.TBCTL.bit.SWFSYNC              = 0;          // Software Force Sync Pulse</span></td></tr>
<tr name="1841" id="1841">
<td><a id="l1841" class='ln'>1841</a></td><td><span class="ct">     */</span></td></tr>
<tr name="1842" id="1842">
<td><a id="l1842" class='ln'>1842</a></td><td>    <a id="1842c5" class="tk">EPwm1Regs</a>.<a id="1842c15" class="tk">TBCTL</a>.<a id="1842c21" class="tk">all</a> = (<a id="1842c28" class="tk">EPwm1Regs</a>.<a id="1842c38" class="tk">TBCTL</a>.<a id="1842c44" class="tk">all</a> <a id="1842c48" class="tk">&amp;</a> <a id="1842c50" class="tk">~</a>0x3FFF) <a id="1842c59" class="tk">|</a> 0x12;</td></tr>
<tr name="1843" id="1843">
<td><a id="l1843" class='ln'>1843</a></td><td></td></tr>
<tr name="1844" id="1844">
<td><a id="l1844" class='ln'>1844</a></td><td>    <span class="ct">/*-- Setup Time-Base (TB) Submodule --*/</span></td></tr>
<tr name="1845" id="1845">
<td><a id="l1845" class='ln'>1845</a></td><td>    <a id="1845c5" class="tk">EPwm1Regs</a>.<a id="1845c15" class="tk">TBPRD</a> = 10000;           <span class="ct">// Time Base Period Register</span></td></tr>
<tr name="1846" id="1846">
<td><a id="l1846" class='ln'>1846</a></td><td></td></tr>
<tr name="1847" id="1847">
<td><a id="l1847" class='ln'>1847</a></td><td>    <span class="ct">/* // Time-Base Phase Register</span></td></tr>
<tr name="1848" id="1848">
<td><a id="l1848" class='ln'>1848</a></td><td><span class="ct">       EPwm1Regs.TBPHS.bit.TBPHS               = 0;          // Phase offset register</span></td></tr>
<tr name="1849" id="1849">
<td><a id="l1849" class='ln'>1849</a></td><td><span class="ct">     */</span></td></tr>
<tr name="1850" id="1850">
<td><a id="l1850" class='ln'>1850</a></td><td>    <a id="1850c5" class="tk">EPwm1Regs</a>.<a id="1850c15" class="tk">TBPHS</a>.<a id="1850c21" class="tk">all</a> = (<a id="1850c28" class="tk">EPwm1Regs</a>.<a id="1850c38" class="tk">TBPHS</a>.<a id="1850c44" class="tk">all</a> <a id="1850c48" class="tk">&amp;</a> <a id="1850c50" class="tk">~</a>0xFFFF0000) <a id="1850c63" class="tk">|</a> 0x0;</td></tr>
<tr name="1851" id="1851">
<td><a id="l1851" class='ln'>1851</a></td><td></td></tr>
<tr name="1852" id="1852">
<td><a id="l1852" class='ln'>1852</a></td><td>    <span class="ct">// Time Base Counter Register</span></td></tr>
<tr name="1853" id="1853">
<td><a id="l1853" class='ln'>1853</a></td><td>    <a id="1853c5" class="tk">EPwm1Regs</a>.<a id="1853c15" class="tk">TBCTR</a> = 0x0000;          <span class="ct">/* Clear counter*/</span></td></tr>
<tr name="1854" id="1854">
<td><a id="l1854" class='ln'>1854</a></td><td></td></tr>
<tr name="1855" id="1855">
<td><a id="l1855" class='ln'>1855</a></td><td>    <span class="ct">/*-- Setup Counter_Compare (CC) Submodule --*/</span></td></tr>
<tr name="1856" id="1856">
<td><a id="l1856" class='ln'>1856</a></td><td>    <span class="ct">/*	// Counter Compare Control Register</span></td></tr>
<tr name="1857" id="1857">
<td><a id="l1857" class='ln'>1857</a></td><td><span class="ct">       EPwm1Regs.CMPCTL.bit.SHDWAMODE           = 0;  // Compare A Register Block Operating Mode</span></td></tr>
<tr name="1858" id="1858">
<td><a id="l1858" class='ln'>1858</a></td><td><span class="ct">       EPwm1Regs.CMPCTL.bit.SHDWBMODE           = 0;  // Compare B Register Block Operating Mode</span></td></tr>
<tr name="1859" id="1859">
<td><a id="l1859" class='ln'>1859</a></td><td><span class="ct">       EPwm1Regs.CMPCTL.bit.LOADAMODE           = 0;          // Active Compare A Load</span></td></tr>
<tr name="1860" id="1860">
<td><a id="l1860" class='ln'>1860</a></td><td><span class="ct">       EPwm1Regs.CMPCTL.bit.LOADBMODE           = 0;          // Active Compare B Load</span></td></tr>
<tr name="1861" id="1861">
<td><a id="l1861" class='ln'>1861</a></td><td><span class="ct">     */</span></td></tr>
<tr name="1862" id="1862">
<td><a id="l1862" class='ln'>1862</a></td><td>    <a id="1862c5" class="tk">EPwm1Regs</a>.<a id="1862c15" class="tk">CMPCTL</a>.<a id="1862c22" class="tk">all</a> = (<a id="1862c29" class="tk">EPwm1Regs</a>.<a id="1862c39" class="tk">CMPCTL</a>.<a id="1862c46" class="tk">all</a> <a id="1862c50" class="tk">&amp;</a> <a id="1862c52" class="tk">~</a>0x5F) <a id="1862c59" class="tk">|</a> 0x0;</td></tr>
<tr name="1863" id="1863">
<td><a id="l1863" class='ln'>1863</a></td><td></td></tr>
<tr name="1864" id="1864">
<td><a id="l1864" class='ln'>1864</a></td><td>    <span class="ct">/* EPwm1Regs.CMPCTL2.bit.SHDWCMODE           = 0;  // Compare C Register Block Operating Mode</span></td></tr>
<tr name="1865" id="1865">
<td><a id="l1865" class='ln'>1865</a></td><td><span class="ct"></span></td></tr>
<tr name="1866" id="1866">
<td><a id="l1866" class='ln'>1866</a></td><td><span class="ct">       EPwm1Regs.CMPCTL2.bit.SHDWDMODE           = 0;  // Compare D Register Block Operating Mode</span></td></tr>
<tr name="1867" id="1867">
<td><a id="l1867" class='ln'>1867</a></td><td><span class="ct">     */</span></td></tr>
<tr name="1868" id="1868">
<td><a id="l1868" class='ln'>1868</a></td><td>    <a id="1868c5" class="tk">EPwm1Regs</a>.<a id="1868c15" class="tk">CMPCTL2</a>.<a id="1868c23" class="tk">all</a> = (<a id="1868c30" class="tk">EPwm1Regs</a>.<a id="1868c40" class="tk">CMPCTL2</a>.<a id="1868c48" class="tk">all</a> <a id="1868c52" class="tk">&amp;</a> <a id="1868c54" class="tk">~</a>0x50) <a id="1868c61" class="tk">|</a> 0x0;</td></tr>
<tr name="1869" id="1869">
<td><a id="l1869" class='ln'>1869</a></td><td>    <a id="1869c5" class="tk">EPwm1Regs</a>.<a id="1869c15" class="tk">CMPA</a>.<a id="1869c20" class="tk">bit</a>.<a id="1869c24" class="tk">CMPA</a> = 5000;    <span class="ct">// Counter Compare A Register</span></td></tr>
<tr name="1870" id="1870">
<td><a id="l1870" class='ln'>1870</a></td><td>    <a id="1870c5" class="tk">EPwm1Regs</a>.<a id="1870c15" class="tk">CMPB</a>.<a id="1870c20" class="tk">bit</a>.<a id="1870c24" class="tk">CMPB</a> = 5000;    <span class="ct">// Counter Compare B Register</span></td></tr>
<tr name="1871" id="1871">
<td><a id="l1871" class='ln'>1871</a></td><td>    <a id="1871c5" class="tk">EPwm1Regs</a>.<a id="1871c15" class="tk">CMPC</a> = 32000;            <span class="ct">// Counter Compare C Register</span></td></tr>
<tr name="1872" id="1872">
<td><a id="l1872" class='ln'>1872</a></td><td>    <a id="1872c5" class="tk">EPwm1Regs</a>.<a id="1872c15" class="tk">CMPD</a> = 32000;            <span class="ct">// Counter Compare D Register</span></td></tr>
<tr name="1873" id="1873">
<td><a id="l1873" class='ln'>1873</a></td><td></td></tr>
<tr name="1874" id="1874">
<td><a id="l1874" class='ln'>1874</a></td><td>    <span class="ct">/*-- Setup Action-Qualifier (AQ) Submodule --*/</span></td></tr>
<tr name="1875" id="1875">
<td><a id="l1875" class='ln'>1875</a></td><td>    <a id="1875c5" class="tk">EPwm1Regs</a>.<a id="1875c15" class="tk">AQCTLA</a>.<a id="1875c22" class="tk">all</a> = 144;<span class="ct">// Action Qualifier Control Register For Output A</span></td></tr>
<tr name="1876" id="1876">
<td><a id="l1876" class='ln'>1876</a></td><td>    <a id="1876c5" class="tk">EPwm1Regs</a>.<a id="1876c15" class="tk">AQCTLB</a>.<a id="1876c22" class="tk">all</a> = 144;<span class="ct">// Action Qualifier Control Register For Output B</span></td></tr>
<tr name="1877" id="1877">
<td><a id="l1877" class='ln'>1877</a></td><td></td></tr>
<tr name="1878" id="1878">
<td><a id="l1878" class='ln'>1878</a></td><td>    <span class="ct">/*	// Action Qualifier Software Force Register</span></td></tr>
<tr name="1879" id="1879">
<td><a id="l1879" class='ln'>1879</a></td><td><span class="ct">       EPwm1Regs.AQSFRC.bit.RLDCSF              = 3;          // Reload from Shadow Options</span></td></tr>
<tr name="1880" id="1880">
<td><a id="l1880" class='ln'>1880</a></td><td><span class="ct">     */</span></td></tr>
<tr name="1881" id="1881">
<td><a id="l1881" class='ln'>1881</a></td><td>    <a id="1881c5" class="tk">EPwm1Regs</a>.<a id="1881c15" class="tk">AQSFRC</a>.<a id="1881c22" class="tk">all</a> = (<a id="1881c29" class="tk">EPwm1Regs</a>.<a id="1881c39" class="tk">AQSFRC</a>.<a id="1881c46" class="tk">all</a> <a id="1881c50" class="tk">&amp;</a> <a id="1881c52" class="tk">~</a>0xC0) <a id="1881c59" class="tk">|</a> 0xC0;</td></tr>
<tr name="1882" id="1882">
<td><a id="l1882" class='ln'>1882</a></td><td></td></tr>
<tr name="1883" id="1883">
<td><a id="l1883" class='ln'>1883</a></td><td>    <span class="ct">/*	// Action Qualifier Continuous S/W Force Register</span></td></tr>
<tr name="1884" id="1884">
<td><a id="l1884" class='ln'>1884</a></td><td><span class="ct">       EPwm1Regs.AQCSFRC.bit.CSFA               = 0;          // Continuous Software Force on output A</span></td></tr>
<tr name="1885" id="1885">
<td><a id="l1885" class='ln'>1885</a></td><td><span class="ct">       EPwm1Regs.AQCSFRC.bit.CSFB               = 0;          // Continuous Software Force on output B</span></td></tr>
<tr name="1886" id="1886">
<td><a id="l1886" class='ln'>1886</a></td><td><span class="ct">     */</span></td></tr>
<tr name="1887" id="1887">
<td><a id="l1887" class='ln'>1887</a></td><td>    <a id="1887c5" class="tk">EPwm1Regs</a>.<a id="1887c15" class="tk">AQCSFRC</a>.<a id="1887c23" class="tk">all</a> = (<a id="1887c30" class="tk">EPwm1Regs</a>.<a id="1887c40" class="tk">AQCSFRC</a>.<a id="1887c48" class="tk">all</a> <a id="1887c52" class="tk">&amp;</a> <a id="1887c54" class="tk">~</a>0xF) <a id="1887c60" class="tk">|</a> 0x0;</td></tr>
<tr name="1888" id="1888">
<td><a id="l1888" class='ln'>1888</a></td><td></td></tr>
<tr name="1889" id="1889">
<td><a id="l1889" class='ln'>1889</a></td><td>    <span class="ct">/*-- Setup Dead-Band Generator (DB) Submodule --*/</span></td></tr>
<tr name="1890" id="1890">
<td><a id="l1890" class='ln'>1890</a></td><td>    <span class="ct">/*	// Dead-Band Generator Control Register</span></td></tr>
<tr name="1891" id="1891">
<td><a id="l1891" class='ln'>1891</a></td><td><span class="ct">       EPwm1Regs.DBCTL.bit.OUT_MODE             = 3;          // Dead Band Output Mode Control</span></td></tr>
<tr name="1892" id="1892">
<td><a id="l1892" class='ln'>1892</a></td><td><span class="ct">       EPwm1Regs.DBCTL.bit.IN_MODE              = 2;          // Dead Band Input Select Mode Control</span></td></tr>
<tr name="1893" id="1893">
<td><a id="l1893" class='ln'>1893</a></td><td><span class="ct">       EPwm1Regs.DBCTL.bit.POLSEL               = 2;          // Polarity Select Control</span></td></tr>
<tr name="1894" id="1894">
<td><a id="l1894" class='ln'>1894</a></td><td><span class="ct">       EPwm1Regs.DBCTL.bit.HALFCYCLE            = 0;          // Half Cycle Clocking Enable</span></td></tr>
<tr name="1895" id="1895">
<td><a id="l1895" class='ln'>1895</a></td><td><span class="ct">     */</span></td></tr>
<tr name="1896" id="1896">
<td><a id="l1896" class='ln'>1896</a></td><td>    <a id="1896c5" class="tk">EPwm1Regs</a>.<a id="1896c15" class="tk">DBCTL</a>.<a id="1896c21" class="tk">all</a> = (<a id="1896c28" class="tk">EPwm1Regs</a>.<a id="1896c38" class="tk">DBCTL</a>.<a id="1896c44" class="tk">all</a> <a id="1896c48" class="tk">&amp;</a> <a id="1896c50" class="tk">~</a>0x803F) <a id="1896c59" class="tk">|</a> 0x2B;</td></tr>
<tr name="1897" id="1897">
<td><a id="l1897" class='ln'>1897</a></td><td>    <a id="1897c5" class="tk">EPwm1Regs</a>.<a id="1897c15" class="tk">DBRED</a>.<a id="1897c21" class="tk">bit</a>.<a id="1897c25" class="tk">DBRED</a> = 200;</td></tr>
<tr name="1898" id="1898">
<td><a id="l1898" class='ln'>1898</a></td><td>                         <span class="ct">// Dead-Band Generator Rising Edge Delay Count Register</span></td></tr>
<tr name="1899" id="1899">
<td><a id="l1899" class='ln'>1899</a></td><td>    <a id="1899c5" class="tk">EPwm1Regs</a>.<a id="1899c15" class="tk">DBFED</a>.<a id="1899c21" class="tk">bit</a>.<a id="1899c25" class="tk">DBFED</a> = 200;</td></tr>
<tr name="1900" id="1900">
<td><a id="l1900" class='ln'>1900</a></td><td>                        <span class="ct">// Dead-Band Generator Falling Edge Delay Count Register</span></td></tr>
<tr name="1901" id="1901">
<td><a id="l1901" class='ln'>1901</a></td><td></td></tr>
<tr name="1902" id="1902">
<td><a id="l1902" class='ln'>1902</a></td><td>    <span class="ct">/*-- Setup Event-Trigger (ET) Submodule --*/</span></td></tr>
<tr name="1903" id="1903">
<td><a id="l1903" class='ln'>1903</a></td><td>    <span class="ct">/*	// Event Trigger Selection and Pre-Scale Register</span></td></tr>
<tr name="1904" id="1904">
<td><a id="l1904" class='ln'>1904</a></td><td><span class="ct">       EPwm1Regs.ETSEL.bit.SOCAEN               = 1;          // Start of Conversion A Enable</span></td></tr>
<tr name="1905" id="1905">
<td><a id="l1905" class='ln'>1905</a></td><td><span class="ct">       EPwm1Regs.ETSEL.bit.SOCASELCMP = 0;</span></td></tr>
<tr name="1906" id="1906">
<td><a id="l1906" class='ln'>1906</a></td><td><span class="ct">       EPwm1Regs.ETSEL.bit.SOCASEL              = 1 ;          // Start of Conversion A Select</span></td></tr>
<tr name="1907" id="1907">
<td><a id="l1907" class='ln'>1907</a></td><td><span class="ct">       EPwm1Regs.ETPS.bit.SOCAPRD               = 1;          // EPWM1SOCA Period Select</span></td></tr>
<tr name="1908" id="1908">
<td><a id="l1908" class='ln'>1908</a></td><td><span class="ct"></span></td></tr>
<tr name="1909" id="1909">
<td><a id="l1909" class='ln'>1909</a></td><td><span class="ct">       EPwm1Regs.ETSEL.bit.SOCBEN               = 0;          // Start of Conversion B Enable</span></td></tr>
<tr name="1910" id="1910">
<td><a id="l1910" class='ln'>1910</a></td><td><span class="ct"></span></td></tr>
<tr name="1911" id="1911">
<td><a id="l1911" class='ln'>1911</a></td><td><span class="ct">       EPwm1Regs.ETSEL.bit.SOCBSELCMP = 0;</span></td></tr>
<tr name="1912" id="1912">
<td><a id="l1912" class='ln'>1912</a></td><td><span class="ct">       EPwm1Regs.ETSEL.bit.SOCBSEL              = 1;          // Start of Conversion A Select</span></td></tr>
<tr name="1913" id="1913">
<td><a id="l1913" class='ln'>1913</a></td><td><span class="ct">       EPwm1Regs.ETPS.bit.SOCBPRD               = 1;          // EPWM1SOCB Period Select</span></td></tr>
<tr name="1914" id="1914">
<td><a id="l1914" class='ln'>1914</a></td><td><span class="ct">       EPwm1Regs.ETSEL.bit.INTEN                = 0;          // EPWM1INTn Enable</span></td></tr>
<tr name="1915" id="1915">
<td><a id="l1915" class='ln'>1915</a></td><td><span class="ct">       EPwm1Regs.ETSEL.bit.INTSELCMP = 0;</span></td></tr>
<tr name="1916" id="1916">
<td><a id="l1916" class='ln'>1916</a></td><td><span class="ct">       EPwm1Regs.ETSEL.bit.INTSEL              = 2;          // Start of Conversion A Select</span></td></tr>
<tr name="1917" id="1917">
<td><a id="l1917" class='ln'>1917</a></td><td><span class="ct"></span></td></tr>
<tr name="1918" id="1918">
<td><a id="l1918" class='ln'>1918</a></td><td><span class="ct">       EPwm1Regs.ETPS.bit.INTPRD                = 1;          // EPWM1INTn Period Select</span></td></tr>
<tr name="1919" id="1919">
<td><a id="l1919" class='ln'>1919</a></td><td><span class="ct">     */</span></td></tr>
<tr name="1920" id="1920">
<td><a id="l1920" class='ln'>1920</a></td><td>    <a id="1920c5" class="tk">EPwm1Regs</a>.<a id="1920c15" class="tk">ETSEL</a>.<a id="1920c21" class="tk">all</a> = (<a id="1920c28" class="tk">EPwm1Regs</a>.<a id="1920c38" class="tk">ETSEL</a>.<a id="1920c44" class="tk">all</a> <a id="1920c48" class="tk">&amp;</a> <a id="1920c50" class="tk">~</a>0xFF7F) <a id="1920c59" class="tk">|</a> 0x1902;</td></tr>
<tr name="1921" id="1921">
<td><a id="l1921" class='ln'>1921</a></td><td>    <a id="1921c5" class="tk">EPwm1Regs</a>.<a id="1921c15" class="tk">ETPS</a>.<a id="1921c20" class="tk">all</a> = (<a id="1921c27" class="tk">EPwm1Regs</a>.<a id="1921c37" class="tk">ETPS</a>.<a id="1921c42" class="tk">all</a> <a id="1921c46" class="tk">&amp;</a> <a id="1921c48" class="tk">~</a>0x3303) <a id="1921c57" class="tk">|</a> 0x1101;</td></tr>
<tr name="1922" id="1922">
<td><a id="l1922" class='ln'>1922</a></td><td></td></tr>
<tr name="1923" id="1923">
<td><a id="l1923" class='ln'>1923</a></td><td>    <span class="ct">/*-- Setup PWM-Chopper (PC) Submodule --*/</span></td></tr>
<tr name="1924" id="1924">
<td><a id="l1924" class='ln'>1924</a></td><td>    <span class="ct">/*	// PWM Chopper Control Register</span></td></tr>
<tr name="1925" id="1925">
<td><a id="l1925" class='ln'>1925</a></td><td><span class="ct">       EPwm1Regs.PCCTL.bit.CHPEN                = 0;          // PWM chopping enable</span></td></tr>
<tr name="1926" id="1926">
<td><a id="l1926" class='ln'>1926</a></td><td><span class="ct">       EPwm1Regs.PCCTL.bit.CHPFREQ              = 0;          // Chopping clock frequency</span></td></tr>
<tr name="1927" id="1927">
<td><a id="l1927" class='ln'>1927</a></td><td><span class="ct">       EPwm1Regs.PCCTL.bit.OSHTWTH              = 0;          // One-shot pulse width</span></td></tr>
<tr name="1928" id="1928">
<td><a id="l1928" class='ln'>1928</a></td><td><span class="ct">       EPwm1Regs.PCCTL.bit.CHPDUTY              = 0;          // Chopping clock Duty cycle</span></td></tr>
<tr name="1929" id="1929">
<td><a id="l1929" class='ln'>1929</a></td><td><span class="ct">     */</span></td></tr>
<tr name="1930" id="1930">
<td><a id="l1930" class='ln'>1930</a></td><td>    <a id="1930c5" class="tk">EPwm1Regs</a>.<a id="1930c15" class="tk">PCCTL</a>.<a id="1930c21" class="tk">all</a> = (<a id="1930c28" class="tk">EPwm1Regs</a>.<a id="1930c38" class="tk">PCCTL</a>.<a id="1930c44" class="tk">all</a> <a id="1930c48" class="tk">&amp;</a> <a id="1930c50" class="tk">~</a>0x7FF) <a id="1930c58" class="tk">|</a> 0x0;</td></tr>
<tr name="1931" id="1931">
<td><a id="l1931" class='ln'>1931</a></td><td></td></tr>
<tr name="1932" id="1932">
<td><a id="l1932" class='ln'>1932</a></td><td>    <span class="ct">/*-- Set up Trip-Zone (TZ) Submodule --*/</span></td></tr>
<tr name="1933" id="1933">
<td><a id="l1933" class='ln'>1933</a></td><td>    <a id="1933c5" class="tk">EALLOW</a>;</td></tr>
<tr name="1934" id="1934">
<td><a id="l1934" class='ln'>1934</a></td><td>    <a id="1934c5" class="tk">EPwm1Regs</a>.<a id="1934c15" class="tk">TZSEL</a>.<a id="1934c21" class="tk">all</a> = 0;           <span class="ct">// Trip Zone Select Register</span></td></tr>
<tr name="1935" id="1935">
<td><a id="l1935" class='ln'>1935</a></td><td></td></tr>
<tr name="1936" id="1936">
<td><a id="l1936" class='ln'>1936</a></td><td>    <span class="ct">/*	// Trip Zone Control Register</span></td></tr>
<tr name="1937" id="1937">
<td><a id="l1937" class='ln'>1937</a></td><td><span class="ct">       EPwm1Regs.TZCTL.bit.TZA                  = 2;          // TZ1 to TZ6 Trip Action On EPWM1A</span></td></tr>
<tr name="1938" id="1938">
<td><a id="l1938" class='ln'>1938</a></td><td><span class="ct">       EPwm1Regs.TZCTL.bit.TZB                  = 2;          // TZ1 to TZ6 Trip Action On EPWM1B</span></td></tr>
<tr name="1939" id="1939">
<td><a id="l1939" class='ln'>1939</a></td><td><span class="ct">       EPwm1Regs.TZCTL.bit.DCAEVT1              = 3;          // EPWM1A action on DCAEVT1</span></td></tr>
<tr name="1940" id="1940">
<td><a id="l1940" class='ln'>1940</a></td><td><span class="ct">       EPwm1Regs.TZCTL.bit.DCAEVT2              = 3;          // EPWM1A action on DCAEVT2</span></td></tr>
<tr name="1941" id="1941">
<td><a id="l1941" class='ln'>1941</a></td><td><span class="ct">       EPwm1Regs.TZCTL.bit.DCBEVT1              = 3;          // EPWM1B action on DCBEVT1</span></td></tr>
<tr name="1942" id="1942">
<td><a id="l1942" class='ln'>1942</a></td><td><span class="ct">       EPwm1Regs.TZCTL.bit.DCBEVT2              = 3;          // EPWM1B action on DCBEVT2</span></td></tr>
<tr name="1943" id="1943">
<td><a id="l1943" class='ln'>1943</a></td><td><span class="ct">     */</span></td></tr>
<tr name="1944" id="1944">
<td><a id="l1944" class='ln'>1944</a></td><td>    <a id="1944c5" class="tk">EPwm1Regs</a>.<a id="1944c15" class="tk">TZCTL</a>.<a id="1944c21" class="tk">all</a> = (<a id="1944c28" class="tk">EPwm1Regs</a>.<a id="1944c38" class="tk">TZCTL</a>.<a id="1944c44" class="tk">all</a> <a id="1944c48" class="tk">&amp;</a> <a id="1944c50" class="tk">~</a>0xFFF) <a id="1944c58" class="tk">|</a> 0xFFA;</td></tr>
<tr name="1945" id="1945">
<td><a id="l1945" class='ln'>1945</a></td><td></td></tr>
<tr name="1946" id="1946">
<td><a id="l1946" class='ln'>1946</a></td><td>    <span class="ct">/*	// Trip Zone Enable Interrupt Register</span></td></tr>
<tr name="1947" id="1947">
<td><a id="l1947" class='ln'>1947</a></td><td><span class="ct">       EPwm1Regs.TZEINT.bit.OST                 = 1;          // Trip Zones One Shot Int Enable</span></td></tr>
<tr name="1948" id="1948">
<td><a id="l1948" class='ln'>1948</a></td><td><span class="ct">       EPwm1Regs.TZEINT.bit.CBC                 = 0;          // Trip Zones Cycle By Cycle Int Enable</span></td></tr>
<tr name="1949" id="1949">
<td><a id="l1949" class='ln'>1949</a></td><td><span class="ct">       EPwm1Regs.TZEINT.bit.DCAEVT1             = 0;          // Digital Compare A Event 1 Int Enable</span></td></tr>
<tr name="1950" id="1950">
<td><a id="l1950" class='ln'>1950</a></td><td><span class="ct">       EPwm1Regs.TZEINT.bit.DCAEVT2             = 0;          // Digital Compare A Event 2 Int Enable</span></td></tr>
<tr name="1951" id="1951">
<td><a id="l1951" class='ln'>1951</a></td><td><span class="ct">       EPwm1Regs.TZEINT.bit.DCBEVT1             = 0;          // Digital Compare B Event 1 Int Enable</span></td></tr>
<tr name="1952" id="1952">
<td><a id="l1952" class='ln'>1952</a></td><td><span class="ct">       EPwm1Regs.TZEINT.bit.DCBEVT2             = 0;          // Digital Compare B Event 2 Int Enable</span></td></tr>
<tr name="1953" id="1953">
<td><a id="l1953" class='ln'>1953</a></td><td><span class="ct">     */</span></td></tr>
<tr name="1954" id="1954">
<td><a id="l1954" class='ln'>1954</a></td><td>    <a id="1954c5" class="tk">EPwm1Regs</a>.<a id="1954c15" class="tk">TZEINT</a>.<a id="1954c22" class="tk">all</a> = (<a id="1954c29" class="tk">EPwm1Regs</a>.<a id="1954c39" class="tk">TZEINT</a>.<a id="1954c46" class="tk">all</a> <a id="1954c50" class="tk">&amp;</a> <a id="1954c52" class="tk">~</a>0x7E) <a id="1954c59" class="tk">|</a> 0x4;</td></tr>
<tr name="1955" id="1955">
<td><a id="l1955" class='ln'>1955</a></td><td></td></tr>
<tr name="1956" id="1956">
<td><a id="l1956" class='ln'>1956</a></td><td>    <span class="ct">/*	// Digital Compare A Control Register</span></td></tr>
<tr name="1957" id="1957">
<td><a id="l1957" class='ln'>1957</a></td><td><span class="ct">       EPwm1Regs.DCACTL.bit.EVT1SYNCE           = 0;          // DCAEVT1 SYNC Enable</span></td></tr>
<tr name="1958" id="1958">
<td><a id="l1958" class='ln'>1958</a></td><td><span class="ct">       EPwm1Regs.DCACTL.bit.EVT1SOCE            = 1;          // DCAEVT1 SOC Enable</span></td></tr>
<tr name="1959" id="1959">
<td><a id="l1959" class='ln'>1959</a></td><td><span class="ct">       EPwm1Regs.DCACTL.bit.EVT1FRCSYNCSEL      = 0;          // DCAEVT1 Force Sync Signal</span></td></tr>
<tr name="1960" id="1960">
<td><a id="l1960" class='ln'>1960</a></td><td><span class="ct">       EPwm1Regs.DCACTL.bit.EVT1SRCSEL          = 0;          // DCAEVT1 Source Signal</span></td></tr>
<tr name="1961" id="1961">
<td><a id="l1961" class='ln'>1961</a></td><td><span class="ct">       EPwm1Regs.DCACTL.bit.EVT2FRCSYNCSEL      = 0;          // DCAEVT2 Force Sync Signal</span></td></tr>
<tr name="1962" id="1962">
<td><a id="l1962" class='ln'>1962</a></td><td><span class="ct">       EPwm1Regs.DCACTL.bit.EVT2SRCSEL          = 0;          // DCAEVT2 Source Signal</span></td></tr>
<tr name="1963" id="1963">
<td><a id="l1963" class='ln'>1963</a></td><td><span class="ct">     */</span></td></tr>
<tr name="1964" id="1964">
<td><a id="l1964" class='ln'>1964</a></td><td>    <a id="1964c5" class="tk">EPwm1Regs</a>.<a id="1964c15" class="tk">DCACTL</a>.<a id="1964c22" class="tk">all</a> = (<a id="1964c29" class="tk">EPwm1Regs</a>.<a id="1964c39" class="tk">DCACTL</a>.<a id="1964c46" class="tk">all</a> <a id="1964c50" class="tk">&amp;</a> <a id="1964c52" class="tk">~</a>0x30F) <a id="1964c60" class="tk">|</a> 0x4;</td></tr>
<tr name="1965" id="1965">
<td><a id="l1965" class='ln'>1965</a></td><td></td></tr>
<tr name="1966" id="1966">
<td><a id="l1966" class='ln'>1966</a></td><td>    <span class="ct">/*	// Digital Compare B Control Register</span></td></tr>
<tr name="1967" id="1967">
<td><a id="l1967" class='ln'>1967</a></td><td><span class="ct">       EPwm1Regs.DCBCTL.bit.EVT1SYNCE           = 0;          // DCBEVT1 SYNC Enable</span></td></tr>
<tr name="1968" id="1968">
<td><a id="l1968" class='ln'>1968</a></td><td><span class="ct">       EPwm1Regs.DCBCTL.bit.EVT1SOCE            = 0;          // DCBEVT1 SOC Enable</span></td></tr>
<tr name="1969" id="1969">
<td><a id="l1969" class='ln'>1969</a></td><td><span class="ct">       EPwm1Regs.DCBCTL.bit.EVT1FRCSYNCSEL      = 0;          // DCBEVT1 Force Sync Signal</span></td></tr>
<tr name="1970" id="1970">
<td><a id="l1970" class='ln'>1970</a></td><td><span class="ct">       EPwm1Regs.DCBCTL.bit.EVT1SRCSEL          = 0;          // DCBEVT1 Source Signal</span></td></tr>
<tr name="1971" id="1971">
<td><a id="l1971" class='ln'>1971</a></td><td><span class="ct">       EPwm1Regs.DCBCTL.bit.EVT2FRCSYNCSEL      = 0;          // DCBEVT2 Force Sync Signal</span></td></tr>
<tr name="1972" id="1972">
<td><a id="l1972" class='ln'>1972</a></td><td><span class="ct">       EPwm1Regs.DCBCTL.bit.EVT2SRCSEL          = 0;          // DCBEVT2 Source Signal</span></td></tr>
<tr name="1973" id="1973">
<td><a id="l1973" class='ln'>1973</a></td><td><span class="ct">     */</span></td></tr>
<tr name="1974" id="1974">
<td><a id="l1974" class='ln'>1974</a></td><td>    <a id="1974c5" class="tk">EPwm1Regs</a>.<a id="1974c15" class="tk">DCBCTL</a>.<a id="1974c22" class="tk">all</a> = (<a id="1974c29" class="tk">EPwm1Regs</a>.<a id="1974c39" class="tk">DCBCTL</a>.<a id="1974c46" class="tk">all</a> <a id="1974c50" class="tk">&amp;</a> <a id="1974c52" class="tk">~</a>0x30F) <a id="1974c60" class="tk">|</a> 0x0;</td></tr>
<tr name="1975" id="1975">
<td><a id="l1975" class='ln'>1975</a></td><td></td></tr>
<tr name="1976" id="1976">
<td><a id="l1976" class='ln'>1976</a></td><td>    <span class="ct">/*	// Digital Compare Trip Select Register</span></td></tr>
<tr name="1977" id="1977">
<td><a id="l1977" class='ln'>1977</a></td><td><span class="ct">       EPwm1Regs.DCTRIPSEL.bit.DCAHCOMPSEL      = 0;          // Digital Compare A High COMP Input Select</span></td></tr>
<tr name="1978" id="1978">
<td><a id="l1978" class='ln'>1978</a></td><td><span class="ct"></span></td></tr>
<tr name="1979" id="1979">
<td><a id="l1979" class='ln'>1979</a></td><td><span class="ct">       EPwm1Regs.DCTRIPSEL.bit.DCALCOMPSEL      = 1;          // Digital Compare A Low COMP Input Select</span></td></tr>
<tr name="1980" id="1980">
<td><a id="l1980" class='ln'>1980</a></td><td><span class="ct">       EPwm1Regs.DCTRIPSEL.bit.DCBHCOMPSEL      = 0;          // Digital Compare B High COMP Input Select</span></td></tr>
<tr name="1981" id="1981">
<td><a id="l1981" class='ln'>1981</a></td><td><span class="ct">       EPwm1Regs.DCTRIPSEL.bit.DCBLCOMPSEL      = 1;          // Digital Compare B Low COMP Input Select</span></td></tr>
<tr name="1982" id="1982">
<td><a id="l1982" class='ln'>1982</a></td><td><span class="ct"></span></td></tr>
<tr name="1983" id="1983">
<td><a id="l1983" class='ln'>1983</a></td><td><span class="ct"></span></td></tr>
<tr name="1984" id="1984">
<td><a id="l1984" class='ln'>1984</a></td><td><span class="ct"></span></td></tr>
<tr name="1985" id="1985">
<td><a id="l1985" class='ln'>1985</a></td><td><span class="ct"></span></td></tr>
<tr name="1986" id="1986">
<td><a id="l1986" class='ln'>1986</a></td><td><span class="ct"></span></td></tr>
<tr name="1987" id="1987">
<td><a id="l1987" class='ln'>1987</a></td><td><span class="ct">     */</span></td></tr>
<tr name="1988" id="1988">
<td><a id="l1988" class='ln'>1988</a></td><td>    <a id="1988c5" class="tk">EPwm1Regs</a>.<a id="1988c15" class="tk">DCTRIPSEL</a>.<a id="1988c25" class="tk">all</a> = (<a id="1988c32" class="tk">EPwm1Regs</a>.<a id="1988c42" class="tk">DCTRIPSEL</a>.<a id="1988c52" class="tk">all</a> <a id="1988c56" class="tk">&amp;</a> <a id="1988c58" class="tk">~</a> 0xFFFF) <a id="1988c68" class="tk">|</a> 0x1010;</td></tr>
<tr name="1989" id="1989">
<td><a id="l1989" class='ln'>1989</a></td><td></td></tr>
<tr name="1990" id="1990">
<td><a id="l1990" class='ln'>1990</a></td><td>    <span class="ct">/*	// Trip Zone Digital Comparator Select Register</span></td></tr>
<tr name="1991" id="1991">
<td><a id="l1991" class='ln'>1991</a></td><td><span class="ct">       EPwm1Regs.TZDCSEL.bit.DCAEVT1            = 0;          // Digital Compare Output A Event 1</span></td></tr>
<tr name="1992" id="1992">
<td><a id="l1992" class='ln'>1992</a></td><td><span class="ct">       EPwm1Regs.TZDCSEL.bit.DCAEVT2            = 0;          // Digital Compare Output A Event 2</span></td></tr>
<tr name="1993" id="1993">
<td><a id="l1993" class='ln'>1993</a></td><td><span class="ct">       EPwm1Regs.TZDCSEL.bit.DCBEVT1            = 0;          // Digital Compare Output B Event 1</span></td></tr>
<tr name="1994" id="1994">
<td><a id="l1994" class='ln'>1994</a></td><td><span class="ct">       EPwm1Regs.TZDCSEL.bit.DCBEVT2            = 0;          // Digital Compare Output B Event 2</span></td></tr>
<tr name="1995" id="1995">
<td><a id="l1995" class='ln'>1995</a></td><td><span class="ct">     */</span></td></tr>
<tr name="1996" id="1996">
<td><a id="l1996" class='ln'>1996</a></td><td>    <a id="1996c5" class="tk">EPwm1Regs</a>.<a id="1996c15" class="tk">TZDCSEL</a>.<a id="1996c23" class="tk">all</a> = (<a id="1996c30" class="tk">EPwm1Regs</a>.<a id="1996c40" class="tk">TZDCSEL</a>.<a id="1996c48" class="tk">all</a> <a id="1996c52" class="tk">&amp;</a> <a id="1996c54" class="tk">~</a>0xFFF) <a id="1996c62" class="tk">|</a> 0x0;</td></tr>
<tr name="1997" id="1997">
<td><a id="l1997" class='ln'>1997</a></td><td></td></tr>
<tr name="1998" id="1998">
<td><a id="l1998" class='ln'>1998</a></td><td>    <span class="ct">/*	// Digital Compare Filter Control Register</span></td></tr>
<tr name="1999" id="1999">
<td><a id="l1999" class='ln'>1999</a></td><td><span class="ct">       EPwm1Regs.DCFCTL.bit.BLANKE              = 0;          // Blanking Enable/Disable</span></td></tr>
<tr name="2000" id="2000">
<td><a id="l2000" class='ln'>2000</a></td><td><span class="ct">       EPwm1Regs.DCFCTL.bit.PULSESEL            = 1;          // Pulse Select for Blanking &amp; Capture Alignment</span></td></tr>
<tr name="2001" id="2001">
<td><a id="l2001" class='ln'>2001</a></td><td><span class="ct">       EPwm1Regs.DCFCTL.bit.BLANKINV            = 0;          // Blanking Window Inversion</span></td></tr>
<tr name="2002" id="2002">
<td><a id="l2002" class='ln'>2002</a></td><td><span class="ct">       EPwm1Regs.DCFCTL.bit.SRCSEL              = 0;          // Filter Block Signal Source Select</span></td></tr>
<tr name="2003" id="2003">
<td><a id="l2003" class='ln'>2003</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2004" id="2004">
<td><a id="l2004" class='ln'>2004</a></td><td>    <a id="2004c5" class="tk">EPwm1Regs</a>.<a id="2004c15" class="tk">DCFCTL</a>.<a id="2004c22" class="tk">all</a> = (<a id="2004c29" class="tk">EPwm1Regs</a>.<a id="2004c39" class="tk">DCFCTL</a>.<a id="2004c46" class="tk">all</a> <a id="2004c50" class="tk">&amp;</a> <a id="2004c52" class="tk">~</a>0x3F) <a id="2004c59" class="tk">|</a> 0x10;</td></tr>
<tr name="2005" id="2005">
<td><a id="l2005" class='ln'>2005</a></td><td>    <a id="2005c5" class="tk">EPwm1Regs</a>.<a id="2005c15" class="tk">DCFOFFSET</a> = 0;           <span class="ct">// Digital Compare Filter Offset Register</span></td></tr>
<tr name="2006" id="2006">
<td><a id="l2006" class='ln'>2006</a></td><td>    <a id="2006c5" class="tk">EPwm1Regs</a>.<a id="2006c15" class="tk">DCFWINDOW</a> = 0;           <span class="ct">// Digital Compare Filter Window Register</span></td></tr>
<tr name="2007" id="2007">
<td><a id="l2007" class='ln'>2007</a></td><td></td></tr>
<tr name="2008" id="2008">
<td><a id="l2008" class='ln'>2008</a></td><td>    <span class="ct">/*	// Digital Compare Capture Control Register</span></td></tr>
<tr name="2009" id="2009">
<td><a id="l2009" class='ln'>2009</a></td><td><span class="ct">       EPwm1Regs.DCCAPCTL.bit.CAPE              = 0;          // Counter Capture Enable</span></td></tr>
<tr name="2010" id="2010">
<td><a id="l2010" class='ln'>2010</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2011" id="2011">
<td><a id="l2011" class='ln'>2011</a></td><td>    <a id="2011c5" class="tk">EPwm1Regs</a>.<a id="2011c15" class="tk">DCCAPCTL</a>.<a id="2011c24" class="tk">all</a> = (<a id="2011c31" class="tk">EPwm1Regs</a>.<a id="2011c41" class="tk">DCCAPCTL</a>.<a id="2011c50" class="tk">all</a> <a id="2011c54" class="tk">&amp;</a> <a id="2011c56" class="tk">~</a>0x1) <a id="2011c62" class="tk">|</a> 0x0;</td></tr>
<tr name="2012" id="2012">
<td><a id="l2012" class='ln'>2012</a></td><td></td></tr>
<tr name="2013" id="2013">
<td><a id="l2013" class='ln'>2013</a></td><td>    <span class="ct">/*	// HRPWM Configuration Register</span></td></tr>
<tr name="2014" id="2014">
<td><a id="l2014" class='ln'>2014</a></td><td><span class="ct">       EPwm1Regs.HRCNFG.bit.SWAPAB              = 0;          // Swap EPWMA and EPWMB Outputs Bit</span></td></tr>
<tr name="2015" id="2015">
<td><a id="l2015" class='ln'>2015</a></td><td><span class="ct">       EPwm1Regs.HRCNFG.bit.SELOUTB             = 0;          // EPWMB Output Selection Bit</span></td></tr>
<tr name="2016" id="2016">
<td><a id="l2016" class='ln'>2016</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2017" id="2017">
<td><a id="l2017" class='ln'>2017</a></td><td>    <a id="2017c5" class="tk">EPwm1Regs</a>.<a id="2017c15" class="tk">HRCNFG</a>.<a id="2017c22" class="tk">all</a> = (<a id="2017c29" class="tk">EPwm1Regs</a>.<a id="2017c39" class="tk">HRCNFG</a>.<a id="2017c46" class="tk">all</a> <a id="2017c50" class="tk">&amp;</a> <a id="2017c52" class="tk">~</a>0xA0) <a id="2017c59" class="tk">|</a> 0x0;</td></tr>
<tr name="2018" id="2018">
<td><a id="l2018" class='ln'>2018</a></td><td></td></tr>
<tr name="2019" id="2019">
<td><a id="l2019" class='ln'>2019</a></td><td>    <span class="ct">/* Update the Link Registers with the link value for all the Compare values and TBPRD */</span></td></tr>
<tr name="2020" id="2020">
<td><a id="l2020" class='ln'>2020</a></td><td>    <span class="ct">/* No error is thrown if the ePWM register exists in the model or not */</span></td></tr>
<tr name="2021" id="2021">
<td><a id="l2021" class='ln'>2021</a></td><td>    <a id="2021c5" class="tk">EPwm1Regs</a>.<a id="2021c15" class="tk">EPWMXLINK</a>.<a id="2021c25" class="tk">bit</a>.<a id="2021c29" class="tk">TBPRDLINK</a> = 0;</td></tr>
<tr name="2022" id="2022">
<td><a id="l2022" class='ln'>2022</a></td><td>    <a id="2022c5" class="tk">EPwm1Regs</a>.<a id="2022c15" class="tk">EPWMXLINK</a>.<a id="2022c25" class="tk">bit</a>.<a id="2022c29" class="tk">CMPALINK</a> = 0;</td></tr>
<tr name="2023" id="2023">
<td><a id="l2023" class='ln'>2023</a></td><td>    <a id="2023c5" class="tk">EPwm1Regs</a>.<a id="2023c15" class="tk">EPWMXLINK</a>.<a id="2023c25" class="tk">bit</a>.<a id="2023c29" class="tk">CMPBLINK</a> = 0;</td></tr>
<tr name="2024" id="2024">
<td><a id="l2024" class='ln'>2024</a></td><td>    <a id="2024c5" class="tk">EPwm1Regs</a>.<a id="2024c15" class="tk">EPWMXLINK</a>.<a id="2024c25" class="tk">bit</a>.<a id="2024c29" class="tk">CMPCLINK</a> = 0;</td></tr>
<tr name="2025" id="2025">
<td><a id="l2025" class='ln'>2025</a></td><td>    <a id="2025c5" class="tk">EPwm1Regs</a>.<a id="2025c15" class="tk">EPWMXLINK</a>.<a id="2025c25" class="tk">bit</a>.<a id="2025c29" class="tk">CMPDLINK</a> = 0;</td></tr>
<tr name="2026" id="2026">
<td><a id="l2026" class='ln'>2026</a></td><td>    <a id="2026c5" class="tk">EDIS</a>;</td></tr>
<tr name="2027" id="2027">
<td><a id="l2027" class='ln'>2027</a></td><td>    <a id="2027c5" class="tk">EALLOW</a>;</td></tr>
<tr name="2028" id="2028">
<td><a id="l2028" class='ln'>2028</a></td><td>    <a id="2028c5" class="tk">CpuSysRegs</a>.<a id="2028c16" class="tk">PCLKCR0</a>.<a id="2028c24" class="tk">bit</a>.<a id="2028c28" class="tk">TBCLKSYNC</a> = 1;</td></tr>
<tr name="2029" id="2029">
<td><a id="l2029" class='ln'>2029</a></td><td>    <a id="2029c5" class="tk">EDIS</a>;</td></tr>
<tr name="2030" id="2030">
<td><a id="l2030" class='ln'>2030</a></td><td>  <span class="br">}</span></td></tr>
<tr name="2031" id="2031">
<td><a id="l2031" class='ln'>2031</a></td><td></td></tr>
<tr name="2032" id="2032">
<td><a id="l2032" class='ln'>2032</a></td><td>  <span class="ct">/* Start for S-Function (c2802xpwm): '<a class="ct blk" blk_line="2032">&lt;S30&gt;/ePWM1</a>' */</span></td></tr>
<tr name="2033" id="2033">
<td><a id="l2033" class='ln'>2033</a></td><td>  <a id="2033c3" class="tk">EALLOW</a>;</td></tr>
<tr name="2034" id="2034">
<td><a id="l2034" class='ln'>2034</a></td><td>  <a id="2034c3" class="tk">CpuSysRegs</a>.<a id="2034c14" class="tk">PCLKCR2</a>.<a id="2034c22" class="tk">bit</a>.<a id="2034c26" class="tk">EPWM2</a> = 1;</td></tr>
<tr name="2035" id="2035">
<td><a id="l2035" class='ln'>2035</a></td><td>  <a id="2035c3" class="tk">CpuSysRegs</a>.<a id="2035c14" class="tk">PCLKCR0</a>.<a id="2035c22" class="tk">bit</a>.<a id="2035c26" class="tk">TBCLKSYNC</a> = 0;</td></tr>
<tr name="2036" id="2036">
<td><a id="l2036" class='ln'>2036</a></td><td>  <a id="2036c3" class="tk">EDIS</a>;</td></tr>
<tr name="2037" id="2037">
<td><a id="l2037" class='ln'>2037</a></td><td></td></tr>
<tr name="2038" id="2038">
<td><a id="l2038" class='ln'>2038</a></td><td>  <span class="ct">/*** Initialize ePWM2 modules ***/</span></td></tr>
<tr name="2039" id="2039">
<td><a id="l2039" class='ln'>2039</a></td><td>  <span class="br">{</span></td></tr>
<tr name="2040" id="2040">
<td><a id="l2040" class='ln'>2040</a></td><td>    <span class="ct">/*  // Time Base Control Register</span></td></tr>
<tr name="2041" id="2041">
<td><a id="l2041" class='ln'>2041</a></td><td><span class="ct">       EPwm2Regs.TBCTL.bit.CTRMODE              = 2;          // Counter Mode</span></td></tr>
<tr name="2042" id="2042">
<td><a id="l2042" class='ln'>2042</a></td><td><span class="ct">       EPwm2Regs.TBCTL.bit.SYNCOSEL             = 3;          // Sync Output Select</span></td></tr>
<tr name="2043" id="2043">
<td><a id="l2043" class='ln'>2043</a></td><td><span class="ct"></span></td></tr>
<tr name="2044" id="2044">
<td><a id="l2044" class='ln'>2044</a></td><td><span class="ct">       EPwm2Regs.TBCTL.bit.PRDLD                = 0;          // Shadow select</span></td></tr>
<tr name="2045" id="2045">
<td><a id="l2045" class='ln'>2045</a></td><td><span class="ct">       EPwm2Regs.TBCTL.bit.PHSEN                = 1;          // Phase Load Enable</span></td></tr>
<tr name="2046" id="2046">
<td><a id="l2046" class='ln'>2046</a></td><td><span class="ct">       EPwm2Regs.TBCTL.bit.PHSDIR               = 0;          // Phase Direction Bit</span></td></tr>
<tr name="2047" id="2047">
<td><a id="l2047" class='ln'>2047</a></td><td><span class="ct">       EPwm2Regs.TBCTL.bit.HSPCLKDIV            = 0;          // High Speed TBCLK Pre-scaler</span></td></tr>
<tr name="2048" id="2048">
<td><a id="l2048" class='ln'>2048</a></td><td><span class="ct">       EPwm2Regs.TBCTL.bit.CLKDIV               = 0;          // Time Base Clock Pre-scaler</span></td></tr>
<tr name="2049" id="2049">
<td><a id="l2049" class='ln'>2049</a></td><td><span class="ct">       EPwm2Regs.TBCTL.bit.SWFSYNC              = 0;          // Software Force Sync Pulse</span></td></tr>
<tr name="2050" id="2050">
<td><a id="l2050" class='ln'>2050</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2051" id="2051">
<td><a id="l2051" class='ln'>2051</a></td><td>    <a id="2051c5" class="tk">EPwm2Regs</a>.<a id="2051c15" class="tk">TBCTL</a>.<a id="2051c21" class="tk">all</a> = (<a id="2051c28" class="tk">EPwm2Regs</a>.<a id="2051c38" class="tk">TBCTL</a>.<a id="2051c44" class="tk">all</a> <a id="2051c48" class="tk">&amp;</a> <a id="2051c50" class="tk">~</a>0x3FFF) <a id="2051c59" class="tk">|</a> 0x36;</td></tr>
<tr name="2052" id="2052">
<td><a id="l2052" class='ln'>2052</a></td><td></td></tr>
<tr name="2053" id="2053">
<td><a id="l2053" class='ln'>2053</a></td><td>    <span class="ct">/*-- Setup Time-Base (TB) Submodule --*/</span></td></tr>
<tr name="2054" id="2054">
<td><a id="l2054" class='ln'>2054</a></td><td>    <a id="2054c5" class="tk">EPwm2Regs</a>.<a id="2054c15" class="tk">TBPRD</a> = 10000;           <span class="ct">// Time Base Period Register</span></td></tr>
<tr name="2055" id="2055">
<td><a id="l2055" class='ln'>2055</a></td><td></td></tr>
<tr name="2056" id="2056">
<td><a id="l2056" class='ln'>2056</a></td><td>    <span class="ct">/* // Time-Base Phase Register</span></td></tr>
<tr name="2057" id="2057">
<td><a id="l2057" class='ln'>2057</a></td><td><span class="ct">       EPwm2Regs.TBPHS.bit.TBPHS               = 0;          // Phase offset register</span></td></tr>
<tr name="2058" id="2058">
<td><a id="l2058" class='ln'>2058</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2059" id="2059">
<td><a id="l2059" class='ln'>2059</a></td><td>    <a id="2059c5" class="tk">EPwm2Regs</a>.<a id="2059c15" class="tk">TBPHS</a>.<a id="2059c21" class="tk">all</a> = (<a id="2059c28" class="tk">EPwm2Regs</a>.<a id="2059c38" class="tk">TBPHS</a>.<a id="2059c44" class="tk">all</a> <a id="2059c48" class="tk">&amp;</a> <a id="2059c50" class="tk">~</a>0xFFFF0000) <a id="2059c63" class="tk">|</a> 0x0;</td></tr>
<tr name="2060" id="2060">
<td><a id="l2060" class='ln'>2060</a></td><td></td></tr>
<tr name="2061" id="2061">
<td><a id="l2061" class='ln'>2061</a></td><td>    <span class="ct">// Time Base Counter Register</span></td></tr>
<tr name="2062" id="2062">
<td><a id="l2062" class='ln'>2062</a></td><td>    <a id="2062c5" class="tk">EPwm2Regs</a>.<a id="2062c15" class="tk">TBCTR</a> = 0x0000;          <span class="ct">/* Clear counter*/</span></td></tr>
<tr name="2063" id="2063">
<td><a id="l2063" class='ln'>2063</a></td><td></td></tr>
<tr name="2064" id="2064">
<td><a id="l2064" class='ln'>2064</a></td><td>    <span class="ct">/*-- Setup Counter_Compare (CC) Submodule --*/</span></td></tr>
<tr name="2065" id="2065">
<td><a id="l2065" class='ln'>2065</a></td><td>    <span class="ct">/*	// Counter Compare Control Register</span></td></tr>
<tr name="2066" id="2066">
<td><a id="l2066" class='ln'>2066</a></td><td><span class="ct">       EPwm2Regs.CMPCTL.bit.SHDWAMODE           = 0;  // Compare A Register Block Operating Mode</span></td></tr>
<tr name="2067" id="2067">
<td><a id="l2067" class='ln'>2067</a></td><td><span class="ct">       EPwm2Regs.CMPCTL.bit.SHDWBMODE           = 0;  // Compare B Register Block Operating Mode</span></td></tr>
<tr name="2068" id="2068">
<td><a id="l2068" class='ln'>2068</a></td><td><span class="ct">       EPwm2Regs.CMPCTL.bit.LOADAMODE           = 0;          // Active Compare A Load</span></td></tr>
<tr name="2069" id="2069">
<td><a id="l2069" class='ln'>2069</a></td><td><span class="ct">       EPwm2Regs.CMPCTL.bit.LOADBMODE           = 0;          // Active Compare B Load</span></td></tr>
<tr name="2070" id="2070">
<td><a id="l2070" class='ln'>2070</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2071" id="2071">
<td><a id="l2071" class='ln'>2071</a></td><td>    <a id="2071c5" class="tk">EPwm2Regs</a>.<a id="2071c15" class="tk">CMPCTL</a>.<a id="2071c22" class="tk">all</a> = (<a id="2071c29" class="tk">EPwm2Regs</a>.<a id="2071c39" class="tk">CMPCTL</a>.<a id="2071c46" class="tk">all</a> <a id="2071c50" class="tk">&amp;</a> <a id="2071c52" class="tk">~</a>0x5F) <a id="2071c59" class="tk">|</a> 0x0;</td></tr>
<tr name="2072" id="2072">
<td><a id="l2072" class='ln'>2072</a></td><td></td></tr>
<tr name="2073" id="2073">
<td><a id="l2073" class='ln'>2073</a></td><td>    <span class="ct">/* EPwm2Regs.CMPCTL2.bit.SHDWCMODE           = 0;  // Compare C Register Block Operating Mode</span></td></tr>
<tr name="2074" id="2074">
<td><a id="l2074" class='ln'>2074</a></td><td><span class="ct"></span></td></tr>
<tr name="2075" id="2075">
<td><a id="l2075" class='ln'>2075</a></td><td><span class="ct">       EPwm2Regs.CMPCTL2.bit.SHDWDMODE           = 0;  // Compare D Register Block Operating Mode</span></td></tr>
<tr name="2076" id="2076">
<td><a id="l2076" class='ln'>2076</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2077" id="2077">
<td><a id="l2077" class='ln'>2077</a></td><td>    <a id="2077c5" class="tk">EPwm2Regs</a>.<a id="2077c15" class="tk">CMPCTL2</a>.<a id="2077c23" class="tk">all</a> = (<a id="2077c30" class="tk">EPwm2Regs</a>.<a id="2077c40" class="tk">CMPCTL2</a>.<a id="2077c48" class="tk">all</a> <a id="2077c52" class="tk">&amp;</a> <a id="2077c54" class="tk">~</a>0x50) <a id="2077c61" class="tk">|</a> 0x0;</td></tr>
<tr name="2078" id="2078">
<td><a id="l2078" class='ln'>2078</a></td><td>    <a id="2078c5" class="tk">EPwm2Regs</a>.<a id="2078c15" class="tk">CMPA</a>.<a id="2078c20" class="tk">bit</a>.<a id="2078c24" class="tk">CMPA</a> = 5000;    <span class="ct">// Counter Compare A Register</span></td></tr>
<tr name="2079" id="2079">
<td><a id="l2079" class='ln'>2079</a></td><td>    <a id="2079c5" class="tk">EPwm2Regs</a>.<a id="2079c15" class="tk">CMPB</a>.<a id="2079c20" class="tk">bit</a>.<a id="2079c24" class="tk">CMPB</a> = 5000;    <span class="ct">// Counter Compare B Register</span></td></tr>
<tr name="2080" id="2080">
<td><a id="l2080" class='ln'>2080</a></td><td>    <a id="2080c5" class="tk">EPwm2Regs</a>.<a id="2080c15" class="tk">CMPC</a> = 32000;            <span class="ct">// Counter Compare C Register</span></td></tr>
<tr name="2081" id="2081">
<td><a id="l2081" class='ln'>2081</a></td><td>    <a id="2081c5" class="tk">EPwm2Regs</a>.<a id="2081c15" class="tk">CMPD</a> = 32000;            <span class="ct">// Counter Compare D Register</span></td></tr>
<tr name="2082" id="2082">
<td><a id="l2082" class='ln'>2082</a></td><td></td></tr>
<tr name="2083" id="2083">
<td><a id="l2083" class='ln'>2083</a></td><td>    <span class="ct">/*-- Setup Action-Qualifier (AQ) Submodule --*/</span></td></tr>
<tr name="2084" id="2084">
<td><a id="l2084" class='ln'>2084</a></td><td>    <a id="2084c5" class="tk">EPwm2Regs</a>.<a id="2084c15" class="tk">AQCTLA</a>.<a id="2084c22" class="tk">all</a> = 144;<span class="ct">// Action Qualifier Control Register For Output A</span></td></tr>
<tr name="2085" id="2085">
<td><a id="l2085" class='ln'>2085</a></td><td>    <a id="2085c5" class="tk">EPwm2Regs</a>.<a id="2085c15" class="tk">AQCTLB</a>.<a id="2085c22" class="tk">all</a> = 144;<span class="ct">// Action Qualifier Control Register For Output B</span></td></tr>
<tr name="2086" id="2086">
<td><a id="l2086" class='ln'>2086</a></td><td></td></tr>
<tr name="2087" id="2087">
<td><a id="l2087" class='ln'>2087</a></td><td>    <span class="ct">/*	// Action Qualifier Software Force Register</span></td></tr>
<tr name="2088" id="2088">
<td><a id="l2088" class='ln'>2088</a></td><td><span class="ct">       EPwm2Regs.AQSFRC.bit.RLDCSF              = 3;          // Reload from Shadow Options</span></td></tr>
<tr name="2089" id="2089">
<td><a id="l2089" class='ln'>2089</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2090" id="2090">
<td><a id="l2090" class='ln'>2090</a></td><td>    <a id="2090c5" class="tk">EPwm2Regs</a>.<a id="2090c15" class="tk">AQSFRC</a>.<a id="2090c22" class="tk">all</a> = (<a id="2090c29" class="tk">EPwm2Regs</a>.<a id="2090c39" class="tk">AQSFRC</a>.<a id="2090c46" class="tk">all</a> <a id="2090c50" class="tk">&amp;</a> <a id="2090c52" class="tk">~</a>0xC0) <a id="2090c59" class="tk">|</a> 0xC0;</td></tr>
<tr name="2091" id="2091">
<td><a id="l2091" class='ln'>2091</a></td><td></td></tr>
<tr name="2092" id="2092">
<td><a id="l2092" class='ln'>2092</a></td><td>    <span class="ct">/*	// Action Qualifier Continuous S/W Force Register</span></td></tr>
<tr name="2093" id="2093">
<td><a id="l2093" class='ln'>2093</a></td><td><span class="ct">       EPwm2Regs.AQCSFRC.bit.CSFA               = 0;          // Continuous Software Force on output A</span></td></tr>
<tr name="2094" id="2094">
<td><a id="l2094" class='ln'>2094</a></td><td><span class="ct">       EPwm2Regs.AQCSFRC.bit.CSFB               = 0;          // Continuous Software Force on output B</span></td></tr>
<tr name="2095" id="2095">
<td><a id="l2095" class='ln'>2095</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2096" id="2096">
<td><a id="l2096" class='ln'>2096</a></td><td>    <a id="2096c5" class="tk">EPwm2Regs</a>.<a id="2096c15" class="tk">AQCSFRC</a>.<a id="2096c23" class="tk">all</a> = (<a id="2096c30" class="tk">EPwm2Regs</a>.<a id="2096c40" class="tk">AQCSFRC</a>.<a id="2096c48" class="tk">all</a> <a id="2096c52" class="tk">&amp;</a> <a id="2096c54" class="tk">~</a>0xF) <a id="2096c60" class="tk">|</a> 0x0;</td></tr>
<tr name="2097" id="2097">
<td><a id="l2097" class='ln'>2097</a></td><td></td></tr>
<tr name="2098" id="2098">
<td><a id="l2098" class='ln'>2098</a></td><td>    <span class="ct">/*-- Setup Dead-Band Generator (DB) Submodule --*/</span></td></tr>
<tr name="2099" id="2099">
<td><a id="l2099" class='ln'>2099</a></td><td>    <span class="ct">/*	// Dead-Band Generator Control Register</span></td></tr>
<tr name="2100" id="2100">
<td><a id="l2100" class='ln'>2100</a></td><td><span class="ct">       EPwm2Regs.DBCTL.bit.OUT_MODE             = 3;          // Dead Band Output Mode Control</span></td></tr>
<tr name="2101" id="2101">
<td><a id="l2101" class='ln'>2101</a></td><td><span class="ct">       EPwm2Regs.DBCTL.bit.IN_MODE              = 2;          // Dead Band Input Select Mode Control</span></td></tr>
<tr name="2102" id="2102">
<td><a id="l2102" class='ln'>2102</a></td><td><span class="ct">       EPwm2Regs.DBCTL.bit.POLSEL               = 2;          // Polarity Select Control</span></td></tr>
<tr name="2103" id="2103">
<td><a id="l2103" class='ln'>2103</a></td><td><span class="ct">       EPwm2Regs.DBCTL.bit.HALFCYCLE            = 0;          // Half Cycle Clocking Enable</span></td></tr>
<tr name="2104" id="2104">
<td><a id="l2104" class='ln'>2104</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2105" id="2105">
<td><a id="l2105" class='ln'>2105</a></td><td>    <a id="2105c5" class="tk">EPwm2Regs</a>.<a id="2105c15" class="tk">DBCTL</a>.<a id="2105c21" class="tk">all</a> = (<a id="2105c28" class="tk">EPwm2Regs</a>.<a id="2105c38" class="tk">DBCTL</a>.<a id="2105c44" class="tk">all</a> <a id="2105c48" class="tk">&amp;</a> <a id="2105c50" class="tk">~</a>0x803F) <a id="2105c59" class="tk">|</a> 0x2B;</td></tr>
<tr name="2106" id="2106">
<td><a id="l2106" class='ln'>2106</a></td><td>    <a id="2106c5" class="tk">EPwm2Regs</a>.<a id="2106c15" class="tk">DBRED</a>.<a id="2106c21" class="tk">bit</a>.<a id="2106c25" class="tk">DBRED</a> = 200;</td></tr>
<tr name="2107" id="2107">
<td><a id="l2107" class='ln'>2107</a></td><td>                         <span class="ct">// Dead-Band Generator Rising Edge Delay Count Register</span></td></tr>
<tr name="2108" id="2108">
<td><a id="l2108" class='ln'>2108</a></td><td>    <a id="2108c5" class="tk">EPwm2Regs</a>.<a id="2108c15" class="tk">DBFED</a>.<a id="2108c21" class="tk">bit</a>.<a id="2108c25" class="tk">DBFED</a> = 200;</td></tr>
<tr name="2109" id="2109">
<td><a id="l2109" class='ln'>2109</a></td><td>                        <span class="ct">// Dead-Band Generator Falling Edge Delay Count Register</span></td></tr>
<tr name="2110" id="2110">
<td><a id="l2110" class='ln'>2110</a></td><td></td></tr>
<tr name="2111" id="2111">
<td><a id="l2111" class='ln'>2111</a></td><td>    <span class="ct">/*-- Setup Event-Trigger (ET) Submodule --*/</span></td></tr>
<tr name="2112" id="2112">
<td><a id="l2112" class='ln'>2112</a></td><td>    <span class="ct">/*	// Event Trigger Selection and Pre-Scale Register</span></td></tr>
<tr name="2113" id="2113">
<td><a id="l2113" class='ln'>2113</a></td><td><span class="ct">       EPwm2Regs.ETSEL.bit.SOCAEN               = 0;          // Start of Conversion A Enable</span></td></tr>
<tr name="2114" id="2114">
<td><a id="l2114" class='ln'>2114</a></td><td><span class="ct">       EPwm2Regs.ETSEL.bit.SOCASELCMP = 0;</span></td></tr>
<tr name="2115" id="2115">
<td><a id="l2115" class='ln'>2115</a></td><td><span class="ct">       EPwm2Regs.ETSEL.bit.SOCASEL              = 2 ;          // Start of Conversion A Select</span></td></tr>
<tr name="2116" id="2116">
<td><a id="l2116" class='ln'>2116</a></td><td><span class="ct">       EPwm2Regs.ETPS.bit.SOCAPRD               = 1;          // EPWM2SOCA Period Select</span></td></tr>
<tr name="2117" id="2117">
<td><a id="l2117" class='ln'>2117</a></td><td><span class="ct"></span></td></tr>
<tr name="2118" id="2118">
<td><a id="l2118" class='ln'>2118</a></td><td><span class="ct">       EPwm2Regs.ETSEL.bit.SOCBEN               = 0;          // Start of Conversion B Enable</span></td></tr>
<tr name="2119" id="2119">
<td><a id="l2119" class='ln'>2119</a></td><td><span class="ct"></span></td></tr>
<tr name="2120" id="2120">
<td><a id="l2120" class='ln'>2120</a></td><td><span class="ct">       EPwm2Regs.ETSEL.bit.SOCBSELCMP = 0;</span></td></tr>
<tr name="2121" id="2121">
<td><a id="l2121" class='ln'>2121</a></td><td><span class="ct">       EPwm2Regs.ETSEL.bit.SOCBSEL              = 1;          // Start of Conversion A Select</span></td></tr>
<tr name="2122" id="2122">
<td><a id="l2122" class='ln'>2122</a></td><td><span class="ct">       EPwm2Regs.ETPS.bit.SOCBPRD               = 1;          // EPWM2SOCB Period Select</span></td></tr>
<tr name="2123" id="2123">
<td><a id="l2123" class='ln'>2123</a></td><td><span class="ct">       EPwm2Regs.ETSEL.bit.INTEN                = 0;          // EPWM2INTn Enable</span></td></tr>
<tr name="2124" id="2124">
<td><a id="l2124" class='ln'>2124</a></td><td><span class="ct">       EPwm2Regs.ETSEL.bit.INTSELCMP = 0;</span></td></tr>
<tr name="2125" id="2125">
<td><a id="l2125" class='ln'>2125</a></td><td><span class="ct">       EPwm2Regs.ETSEL.bit.INTSEL              = 2;          // Start of Conversion A Select</span></td></tr>
<tr name="2126" id="2126">
<td><a id="l2126" class='ln'>2126</a></td><td><span class="ct"></span></td></tr>
<tr name="2127" id="2127">
<td><a id="l2127" class='ln'>2127</a></td><td><span class="ct">       EPwm2Regs.ETPS.bit.INTPRD                = 1;          // EPWM2INTn Period Select</span></td></tr>
<tr name="2128" id="2128">
<td><a id="l2128" class='ln'>2128</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2129" id="2129">
<td><a id="l2129" class='ln'>2129</a></td><td>    <a id="2129c5" class="tk">EPwm2Regs</a>.<a id="2129c15" class="tk">ETSEL</a>.<a id="2129c21" class="tk">all</a> = (<a id="2129c28" class="tk">EPwm2Regs</a>.<a id="2129c38" class="tk">ETSEL</a>.<a id="2129c44" class="tk">all</a> <a id="2129c48" class="tk">&amp;</a> <a id="2129c50" class="tk">~</a>0xFF7F) <a id="2129c59" class="tk">|</a> 0x1202;</td></tr>
<tr name="2130" id="2130">
<td><a id="l2130" class='ln'>2130</a></td><td>    <a id="2130c5" class="tk">EPwm2Regs</a>.<a id="2130c15" class="tk">ETPS</a>.<a id="2130c20" class="tk">all</a> = (<a id="2130c27" class="tk">EPwm2Regs</a>.<a id="2130c37" class="tk">ETPS</a>.<a id="2130c42" class="tk">all</a> <a id="2130c46" class="tk">&amp;</a> <a id="2130c48" class="tk">~</a>0x3303) <a id="2130c57" class="tk">|</a> 0x1101;</td></tr>
<tr name="2131" id="2131">
<td><a id="l2131" class='ln'>2131</a></td><td></td></tr>
<tr name="2132" id="2132">
<td><a id="l2132" class='ln'>2132</a></td><td>    <span class="ct">/*-- Setup PWM-Chopper (PC) Submodule --*/</span></td></tr>
<tr name="2133" id="2133">
<td><a id="l2133" class='ln'>2133</a></td><td>    <span class="ct">/*	// PWM Chopper Control Register</span></td></tr>
<tr name="2134" id="2134">
<td><a id="l2134" class='ln'>2134</a></td><td><span class="ct">       EPwm2Regs.PCCTL.bit.CHPEN                = 0;          // PWM chopping enable</span></td></tr>
<tr name="2135" id="2135">
<td><a id="l2135" class='ln'>2135</a></td><td><span class="ct">       EPwm2Regs.PCCTL.bit.CHPFREQ              = 0;          // Chopping clock frequency</span></td></tr>
<tr name="2136" id="2136">
<td><a id="l2136" class='ln'>2136</a></td><td><span class="ct">       EPwm2Regs.PCCTL.bit.OSHTWTH              = 0;          // One-shot pulse width</span></td></tr>
<tr name="2137" id="2137">
<td><a id="l2137" class='ln'>2137</a></td><td><span class="ct">       EPwm2Regs.PCCTL.bit.CHPDUTY              = 0;          // Chopping clock Duty cycle</span></td></tr>
<tr name="2138" id="2138">
<td><a id="l2138" class='ln'>2138</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2139" id="2139">
<td><a id="l2139" class='ln'>2139</a></td><td>    <a id="2139c5" class="tk">EPwm2Regs</a>.<a id="2139c15" class="tk">PCCTL</a>.<a id="2139c21" class="tk">all</a> = (<a id="2139c28" class="tk">EPwm2Regs</a>.<a id="2139c38" class="tk">PCCTL</a>.<a id="2139c44" class="tk">all</a> <a id="2139c48" class="tk">&amp;</a> <a id="2139c50" class="tk">~</a>0x7FF) <a id="2139c58" class="tk">|</a> 0x0;</td></tr>
<tr name="2140" id="2140">
<td><a id="l2140" class='ln'>2140</a></td><td></td></tr>
<tr name="2141" id="2141">
<td><a id="l2141" class='ln'>2141</a></td><td>    <span class="ct">/*-- Set up Trip-Zone (TZ) Submodule --*/</span></td></tr>
<tr name="2142" id="2142">
<td><a id="l2142" class='ln'>2142</a></td><td>    <a id="2142c5" class="tk">EALLOW</a>;</td></tr>
<tr name="2143" id="2143">
<td><a id="l2143" class='ln'>2143</a></td><td>    <a id="2143c5" class="tk">EPwm2Regs</a>.<a id="2143c15" class="tk">TZSEL</a>.<a id="2143c21" class="tk">all</a> = 0;           <span class="ct">// Trip Zone Select Register</span></td></tr>
<tr name="2144" id="2144">
<td><a id="l2144" class='ln'>2144</a></td><td></td></tr>
<tr name="2145" id="2145">
<td><a id="l2145" class='ln'>2145</a></td><td>    <span class="ct">/*	// Trip Zone Control Register</span></td></tr>
<tr name="2146" id="2146">
<td><a id="l2146" class='ln'>2146</a></td><td><span class="ct">       EPwm2Regs.TZCTL.bit.TZA                  = 2;          // TZ1 to TZ6 Trip Action On EPWM2A</span></td></tr>
<tr name="2147" id="2147">
<td><a id="l2147" class='ln'>2147</a></td><td><span class="ct">       EPwm2Regs.TZCTL.bit.TZB                  = 2;          // TZ1 to TZ6 Trip Action On EPWM2B</span></td></tr>
<tr name="2148" id="2148">
<td><a id="l2148" class='ln'>2148</a></td><td><span class="ct">       EPwm2Regs.TZCTL.bit.DCAEVT1              = 3;          // EPWM2A action on DCAEVT1</span></td></tr>
<tr name="2149" id="2149">
<td><a id="l2149" class='ln'>2149</a></td><td><span class="ct">       EPwm2Regs.TZCTL.bit.DCAEVT2              = 3;          // EPWM2A action on DCAEVT2</span></td></tr>
<tr name="2150" id="2150">
<td><a id="l2150" class='ln'>2150</a></td><td><span class="ct">       EPwm2Regs.TZCTL.bit.DCBEVT1              = 3;          // EPWM2B action on DCBEVT1</span></td></tr>
<tr name="2151" id="2151">
<td><a id="l2151" class='ln'>2151</a></td><td><span class="ct">       EPwm2Regs.TZCTL.bit.DCBEVT2              = 3;          // EPWM2B action on DCBEVT2</span></td></tr>
<tr name="2152" id="2152">
<td><a id="l2152" class='ln'>2152</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2153" id="2153">
<td><a id="l2153" class='ln'>2153</a></td><td>    <a id="2153c5" class="tk">EPwm2Regs</a>.<a id="2153c15" class="tk">TZCTL</a>.<a id="2153c21" class="tk">all</a> = (<a id="2153c28" class="tk">EPwm2Regs</a>.<a id="2153c38" class="tk">TZCTL</a>.<a id="2153c44" class="tk">all</a> <a id="2153c48" class="tk">&amp;</a> <a id="2153c50" class="tk">~</a>0xFFF) <a id="2153c58" class="tk">|</a> 0xFFA;</td></tr>
<tr name="2154" id="2154">
<td><a id="l2154" class='ln'>2154</a></td><td></td></tr>
<tr name="2155" id="2155">
<td><a id="l2155" class='ln'>2155</a></td><td>    <span class="ct">/*	// Trip Zone Enable Interrupt Register</span></td></tr>
<tr name="2156" id="2156">
<td><a id="l2156" class='ln'>2156</a></td><td><span class="ct">       EPwm2Regs.TZEINT.bit.OST                 = 1;          // Trip Zones One Shot Int Enable</span></td></tr>
<tr name="2157" id="2157">
<td><a id="l2157" class='ln'>2157</a></td><td><span class="ct">       EPwm2Regs.TZEINT.bit.CBC                 = 0;          // Trip Zones Cycle By Cycle Int Enable</span></td></tr>
<tr name="2158" id="2158">
<td><a id="l2158" class='ln'>2158</a></td><td><span class="ct">       EPwm2Regs.TZEINT.bit.DCAEVT1             = 0;          // Digital Compare A Event 1 Int Enable</span></td></tr>
<tr name="2159" id="2159">
<td><a id="l2159" class='ln'>2159</a></td><td><span class="ct">       EPwm2Regs.TZEINT.bit.DCAEVT2             = 0;          // Digital Compare A Event 2 Int Enable</span></td></tr>
<tr name="2160" id="2160">
<td><a id="l2160" class='ln'>2160</a></td><td><span class="ct">       EPwm2Regs.TZEINT.bit.DCBEVT1             = 0;          // Digital Compare B Event 1 Int Enable</span></td></tr>
<tr name="2161" id="2161">
<td><a id="l2161" class='ln'>2161</a></td><td><span class="ct">       EPwm2Regs.TZEINT.bit.DCBEVT2             = 0;          // Digital Compare B Event 2 Int Enable</span></td></tr>
<tr name="2162" id="2162">
<td><a id="l2162" class='ln'>2162</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2163" id="2163">
<td><a id="l2163" class='ln'>2163</a></td><td>    <a id="2163c5" class="tk">EPwm2Regs</a>.<a id="2163c15" class="tk">TZEINT</a>.<a id="2163c22" class="tk">all</a> = (<a id="2163c29" class="tk">EPwm2Regs</a>.<a id="2163c39" class="tk">TZEINT</a>.<a id="2163c46" class="tk">all</a> <a id="2163c50" class="tk">&amp;</a> <a id="2163c52" class="tk">~</a>0x7E) <a id="2163c59" class="tk">|</a> 0x4;</td></tr>
<tr name="2164" id="2164">
<td><a id="l2164" class='ln'>2164</a></td><td></td></tr>
<tr name="2165" id="2165">
<td><a id="l2165" class='ln'>2165</a></td><td>    <span class="ct">/*	// Digital Compare A Control Register</span></td></tr>
<tr name="2166" id="2166">
<td><a id="l2166" class='ln'>2166</a></td><td><span class="ct">       EPwm2Regs.DCACTL.bit.EVT1SYNCE           = 0;          // DCAEVT1 SYNC Enable</span></td></tr>
<tr name="2167" id="2167">
<td><a id="l2167" class='ln'>2167</a></td><td><span class="ct">       EPwm2Regs.DCACTL.bit.EVT1SOCE            = 1;          // DCAEVT1 SOC Enable</span></td></tr>
<tr name="2168" id="2168">
<td><a id="l2168" class='ln'>2168</a></td><td><span class="ct">       EPwm2Regs.DCACTL.bit.EVT1FRCSYNCSEL      = 0;          // DCAEVT1 Force Sync Signal</span></td></tr>
<tr name="2169" id="2169">
<td><a id="l2169" class='ln'>2169</a></td><td><span class="ct">       EPwm2Regs.DCACTL.bit.EVT1SRCSEL          = 0;          // DCAEVT1 Source Signal</span></td></tr>
<tr name="2170" id="2170">
<td><a id="l2170" class='ln'>2170</a></td><td><span class="ct">       EPwm2Regs.DCACTL.bit.EVT2FRCSYNCSEL      = 0;          // DCAEVT2 Force Sync Signal</span></td></tr>
<tr name="2171" id="2171">
<td><a id="l2171" class='ln'>2171</a></td><td><span class="ct">       EPwm2Regs.DCACTL.bit.EVT2SRCSEL          = 0;          // DCAEVT2 Source Signal</span></td></tr>
<tr name="2172" id="2172">
<td><a id="l2172" class='ln'>2172</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2173" id="2173">
<td><a id="l2173" class='ln'>2173</a></td><td>    <a id="2173c5" class="tk">EPwm2Regs</a>.<a id="2173c15" class="tk">DCACTL</a>.<a id="2173c22" class="tk">all</a> = (<a id="2173c29" class="tk">EPwm2Regs</a>.<a id="2173c39" class="tk">DCACTL</a>.<a id="2173c46" class="tk">all</a> <a id="2173c50" class="tk">&amp;</a> <a id="2173c52" class="tk">~</a>0x30F) <a id="2173c60" class="tk">|</a> 0x4;</td></tr>
<tr name="2174" id="2174">
<td><a id="l2174" class='ln'>2174</a></td><td></td></tr>
<tr name="2175" id="2175">
<td><a id="l2175" class='ln'>2175</a></td><td>    <span class="ct">/*	// Digital Compare B Control Register</span></td></tr>
<tr name="2176" id="2176">
<td><a id="l2176" class='ln'>2176</a></td><td><span class="ct">       EPwm2Regs.DCBCTL.bit.EVT1SYNCE           = 0;          // DCBEVT1 SYNC Enable</span></td></tr>
<tr name="2177" id="2177">
<td><a id="l2177" class='ln'>2177</a></td><td><span class="ct">       EPwm2Regs.DCBCTL.bit.EVT1SOCE            = 0;          // DCBEVT1 SOC Enable</span></td></tr>
<tr name="2178" id="2178">
<td><a id="l2178" class='ln'>2178</a></td><td><span class="ct">       EPwm2Regs.DCBCTL.bit.EVT1FRCSYNCSEL      = 0;          // DCBEVT1 Force Sync Signal</span></td></tr>
<tr name="2179" id="2179">
<td><a id="l2179" class='ln'>2179</a></td><td><span class="ct">       EPwm2Regs.DCBCTL.bit.EVT1SRCSEL          = 0;          // DCBEVT1 Source Signal</span></td></tr>
<tr name="2180" id="2180">
<td><a id="l2180" class='ln'>2180</a></td><td><span class="ct">       EPwm2Regs.DCBCTL.bit.EVT2FRCSYNCSEL      = 0;          // DCBEVT2 Force Sync Signal</span></td></tr>
<tr name="2181" id="2181">
<td><a id="l2181" class='ln'>2181</a></td><td><span class="ct">       EPwm2Regs.DCBCTL.bit.EVT2SRCSEL          = 0;          // DCBEVT2 Source Signal</span></td></tr>
<tr name="2182" id="2182">
<td><a id="l2182" class='ln'>2182</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2183" id="2183">
<td><a id="l2183" class='ln'>2183</a></td><td>    <a id="2183c5" class="tk">EPwm2Regs</a>.<a id="2183c15" class="tk">DCBCTL</a>.<a id="2183c22" class="tk">all</a> = (<a id="2183c29" class="tk">EPwm2Regs</a>.<a id="2183c39" class="tk">DCBCTL</a>.<a id="2183c46" class="tk">all</a> <a id="2183c50" class="tk">&amp;</a> <a id="2183c52" class="tk">~</a>0x30F) <a id="2183c60" class="tk">|</a> 0x0;</td></tr>
<tr name="2184" id="2184">
<td><a id="l2184" class='ln'>2184</a></td><td></td></tr>
<tr name="2185" id="2185">
<td><a id="l2185" class='ln'>2185</a></td><td>    <span class="ct">/*	// Digital Compare Trip Select Register</span></td></tr>
<tr name="2186" id="2186">
<td><a id="l2186" class='ln'>2186</a></td><td><span class="ct">       EPwm2Regs.DCTRIPSEL.bit.DCAHCOMPSEL      = 0;          // Digital Compare A High COMP Input Select</span></td></tr>
<tr name="2187" id="2187">
<td><a id="l2187" class='ln'>2187</a></td><td><span class="ct"></span></td></tr>
<tr name="2188" id="2188">
<td><a id="l2188" class='ln'>2188</a></td><td><span class="ct">       EPwm2Regs.DCTRIPSEL.bit.DCALCOMPSEL      = 1;          // Digital Compare A Low COMP Input Select</span></td></tr>
<tr name="2189" id="2189">
<td><a id="l2189" class='ln'>2189</a></td><td><span class="ct">       EPwm2Regs.DCTRIPSEL.bit.DCBHCOMPSEL      = 0;          // Digital Compare B High COMP Input Select</span></td></tr>
<tr name="2190" id="2190">
<td><a id="l2190" class='ln'>2190</a></td><td><span class="ct">       EPwm2Regs.DCTRIPSEL.bit.DCBLCOMPSEL      = 1;          // Digital Compare B Low COMP Input Select</span></td></tr>
<tr name="2191" id="2191">
<td><a id="l2191" class='ln'>2191</a></td><td><span class="ct"></span></td></tr>
<tr name="2192" id="2192">
<td><a id="l2192" class='ln'>2192</a></td><td><span class="ct"></span></td></tr>
<tr name="2193" id="2193">
<td><a id="l2193" class='ln'>2193</a></td><td><span class="ct"></span></td></tr>
<tr name="2194" id="2194">
<td><a id="l2194" class='ln'>2194</a></td><td><span class="ct"></span></td></tr>
<tr name="2195" id="2195">
<td><a id="l2195" class='ln'>2195</a></td><td><span class="ct"></span></td></tr>
<tr name="2196" id="2196">
<td><a id="l2196" class='ln'>2196</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2197" id="2197">
<td><a id="l2197" class='ln'>2197</a></td><td>    <a id="2197c5" class="tk">EPwm2Regs</a>.<a id="2197c15" class="tk">DCTRIPSEL</a>.<a id="2197c25" class="tk">all</a> = (<a id="2197c32" class="tk">EPwm2Regs</a>.<a id="2197c42" class="tk">DCTRIPSEL</a>.<a id="2197c52" class="tk">all</a> <a id="2197c56" class="tk">&amp;</a> <a id="2197c58" class="tk">~</a> 0xFFFF) <a id="2197c68" class="tk">|</a> 0x1010;</td></tr>
<tr name="2198" id="2198">
<td><a id="l2198" class='ln'>2198</a></td><td></td></tr>
<tr name="2199" id="2199">
<td><a id="l2199" class='ln'>2199</a></td><td>    <span class="ct">/*	// Trip Zone Digital Comparator Select Register</span></td></tr>
<tr name="2200" id="2200">
<td><a id="l2200" class='ln'>2200</a></td><td><span class="ct">       EPwm2Regs.TZDCSEL.bit.DCAEVT1            = 0;          // Digital Compare Output A Event 1</span></td></tr>
<tr name="2201" id="2201">
<td><a id="l2201" class='ln'>2201</a></td><td><span class="ct">       EPwm2Regs.TZDCSEL.bit.DCAEVT2            = 0;          // Digital Compare Output A Event 2</span></td></tr>
<tr name="2202" id="2202">
<td><a id="l2202" class='ln'>2202</a></td><td><span class="ct">       EPwm2Regs.TZDCSEL.bit.DCBEVT1            = 0;          // Digital Compare Output B Event 1</span></td></tr>
<tr name="2203" id="2203">
<td><a id="l2203" class='ln'>2203</a></td><td><span class="ct">       EPwm2Regs.TZDCSEL.bit.DCBEVT2            = 0;          // Digital Compare Output B Event 2</span></td></tr>
<tr name="2204" id="2204">
<td><a id="l2204" class='ln'>2204</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2205" id="2205">
<td><a id="l2205" class='ln'>2205</a></td><td>    <a id="2205c5" class="tk">EPwm2Regs</a>.<a id="2205c15" class="tk">TZDCSEL</a>.<a id="2205c23" class="tk">all</a> = (<a id="2205c30" class="tk">EPwm2Regs</a>.<a id="2205c40" class="tk">TZDCSEL</a>.<a id="2205c48" class="tk">all</a> <a id="2205c52" class="tk">&amp;</a> <a id="2205c54" class="tk">~</a>0xFFF) <a id="2205c62" class="tk">|</a> 0x0;</td></tr>
<tr name="2206" id="2206">
<td><a id="l2206" class='ln'>2206</a></td><td></td></tr>
<tr name="2207" id="2207">
<td><a id="l2207" class='ln'>2207</a></td><td>    <span class="ct">/*	// Digital Compare Filter Control Register</span></td></tr>
<tr name="2208" id="2208">
<td><a id="l2208" class='ln'>2208</a></td><td><span class="ct">       EPwm2Regs.DCFCTL.bit.BLANKE              = 0;          // Blanking Enable/Disable</span></td></tr>
<tr name="2209" id="2209">
<td><a id="l2209" class='ln'>2209</a></td><td><span class="ct">       EPwm2Regs.DCFCTL.bit.PULSESEL            = 1;          // Pulse Select for Blanking &amp; Capture Alignment</span></td></tr>
<tr name="2210" id="2210">
<td><a id="l2210" class='ln'>2210</a></td><td><span class="ct">       EPwm2Regs.DCFCTL.bit.BLANKINV            = 0;          // Blanking Window Inversion</span></td></tr>
<tr name="2211" id="2211">
<td><a id="l2211" class='ln'>2211</a></td><td><span class="ct">       EPwm2Regs.DCFCTL.bit.SRCSEL              = 0;          // Filter Block Signal Source Select</span></td></tr>
<tr name="2212" id="2212">
<td><a id="l2212" class='ln'>2212</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2213" id="2213">
<td><a id="l2213" class='ln'>2213</a></td><td>    <a id="2213c5" class="tk">EPwm2Regs</a>.<a id="2213c15" class="tk">DCFCTL</a>.<a id="2213c22" class="tk">all</a> = (<a id="2213c29" class="tk">EPwm2Regs</a>.<a id="2213c39" class="tk">DCFCTL</a>.<a id="2213c46" class="tk">all</a> <a id="2213c50" class="tk">&amp;</a> <a id="2213c52" class="tk">~</a>0x3F) <a id="2213c59" class="tk">|</a> 0x10;</td></tr>
<tr name="2214" id="2214">
<td><a id="l2214" class='ln'>2214</a></td><td>    <a id="2214c5" class="tk">EPwm2Regs</a>.<a id="2214c15" class="tk">DCFOFFSET</a> = 0;           <span class="ct">// Digital Compare Filter Offset Register</span></td></tr>
<tr name="2215" id="2215">
<td><a id="l2215" class='ln'>2215</a></td><td>    <a id="2215c5" class="tk">EPwm2Regs</a>.<a id="2215c15" class="tk">DCFWINDOW</a> = 0;           <span class="ct">// Digital Compare Filter Window Register</span></td></tr>
<tr name="2216" id="2216">
<td><a id="l2216" class='ln'>2216</a></td><td></td></tr>
<tr name="2217" id="2217">
<td><a id="l2217" class='ln'>2217</a></td><td>    <span class="ct">/*	// Digital Compare Capture Control Register</span></td></tr>
<tr name="2218" id="2218">
<td><a id="l2218" class='ln'>2218</a></td><td><span class="ct">       EPwm2Regs.DCCAPCTL.bit.CAPE              = 0;          // Counter Capture Enable</span></td></tr>
<tr name="2219" id="2219">
<td><a id="l2219" class='ln'>2219</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2220" id="2220">
<td><a id="l2220" class='ln'>2220</a></td><td>    <a id="2220c5" class="tk">EPwm2Regs</a>.<a id="2220c15" class="tk">DCCAPCTL</a>.<a id="2220c24" class="tk">all</a> = (<a id="2220c31" class="tk">EPwm2Regs</a>.<a id="2220c41" class="tk">DCCAPCTL</a>.<a id="2220c50" class="tk">all</a> <a id="2220c54" class="tk">&amp;</a> <a id="2220c56" class="tk">~</a>0x1) <a id="2220c62" class="tk">|</a> 0x0;</td></tr>
<tr name="2221" id="2221">
<td><a id="l2221" class='ln'>2221</a></td><td></td></tr>
<tr name="2222" id="2222">
<td><a id="l2222" class='ln'>2222</a></td><td>    <span class="ct">/*	// HRPWM Configuration Register</span></td></tr>
<tr name="2223" id="2223">
<td><a id="l2223" class='ln'>2223</a></td><td><span class="ct">       EPwm2Regs.HRCNFG.bit.SWAPAB              = 0;          // Swap EPWMA and EPWMB Outputs Bit</span></td></tr>
<tr name="2224" id="2224">
<td><a id="l2224" class='ln'>2224</a></td><td><span class="ct">       EPwm2Regs.HRCNFG.bit.SELOUTB             = 0;          // EPWMB Output Selection Bit</span></td></tr>
<tr name="2225" id="2225">
<td><a id="l2225" class='ln'>2225</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2226" id="2226">
<td><a id="l2226" class='ln'>2226</a></td><td>    <a id="2226c5" class="tk">EPwm2Regs</a>.<a id="2226c15" class="tk">HRCNFG</a>.<a id="2226c22" class="tk">all</a> = (<a id="2226c29" class="tk">EPwm2Regs</a>.<a id="2226c39" class="tk">HRCNFG</a>.<a id="2226c46" class="tk">all</a> <a id="2226c50" class="tk">&amp;</a> <a id="2226c52" class="tk">~</a>0xA0) <a id="2226c59" class="tk">|</a> 0x0;</td></tr>
<tr name="2227" id="2227">
<td><a id="l2227" class='ln'>2227</a></td><td></td></tr>
<tr name="2228" id="2228">
<td><a id="l2228" class='ln'>2228</a></td><td>    <span class="ct">/* Update the Link Registers with the link value for all the Compare values and TBPRD */</span></td></tr>
<tr name="2229" id="2229">
<td><a id="l2229" class='ln'>2229</a></td><td>    <span class="ct">/* No error is thrown if the ePWM register exists in the model or not */</span></td></tr>
<tr name="2230" id="2230">
<td><a id="l2230" class='ln'>2230</a></td><td>    <a id="2230c5" class="tk">EPwm2Regs</a>.<a id="2230c15" class="tk">EPWMXLINK</a>.<a id="2230c25" class="tk">bit</a>.<a id="2230c29" class="tk">TBPRDLINK</a> = 1;</td></tr>
<tr name="2231" id="2231">
<td><a id="l2231" class='ln'>2231</a></td><td>    <a id="2231c5" class="tk">EPwm2Regs</a>.<a id="2231c15" class="tk">EPWMXLINK</a>.<a id="2231c25" class="tk">bit</a>.<a id="2231c29" class="tk">CMPALINK</a> = 1;</td></tr>
<tr name="2232" id="2232">
<td><a id="l2232" class='ln'>2232</a></td><td>    <a id="2232c5" class="tk">EPwm2Regs</a>.<a id="2232c15" class="tk">EPWMXLINK</a>.<a id="2232c25" class="tk">bit</a>.<a id="2232c29" class="tk">CMPBLINK</a> = 1;</td></tr>
<tr name="2233" id="2233">
<td><a id="l2233" class='ln'>2233</a></td><td>    <a id="2233c5" class="tk">EPwm2Regs</a>.<a id="2233c15" class="tk">EPWMXLINK</a>.<a id="2233c25" class="tk">bit</a>.<a id="2233c29" class="tk">CMPCLINK</a> = 1;</td></tr>
<tr name="2234" id="2234">
<td><a id="l2234" class='ln'>2234</a></td><td>    <a id="2234c5" class="tk">EPwm2Regs</a>.<a id="2234c15" class="tk">EPWMXLINK</a>.<a id="2234c25" class="tk">bit</a>.<a id="2234c29" class="tk">CMPDLINK</a> = 1;</td></tr>
<tr name="2235" id="2235">
<td><a id="l2235" class='ln'>2235</a></td><td>    <a id="2235c5" class="tk">EDIS</a>;</td></tr>
<tr name="2236" id="2236">
<td><a id="l2236" class='ln'>2236</a></td><td>    <a id="2236c5" class="tk">EALLOW</a>;</td></tr>
<tr name="2237" id="2237">
<td><a id="l2237" class='ln'>2237</a></td><td>    <a id="2237c5" class="tk">CpuSysRegs</a>.<a id="2237c16" class="tk">PCLKCR0</a>.<a id="2237c24" class="tk">bit</a>.<a id="2237c28" class="tk">TBCLKSYNC</a> = 1;</td></tr>
<tr name="2238" id="2238">
<td><a id="l2238" class='ln'>2238</a></td><td>    <a id="2238c5" class="tk">EDIS</a>;</td></tr>
<tr name="2239" id="2239">
<td><a id="l2239" class='ln'>2239</a></td><td>  <span class="br">}</span></td></tr>
<tr name="2240" id="2240">
<td><a id="l2240" class='ln'>2240</a></td><td></td></tr>
<tr name="2241" id="2241">
<td><a id="l2241" class='ln'>2241</a></td><td>  <span class="ct">/* Start for S-Function (c2802xpwm): '<a class="ct blk" blk_line="2241">&lt;S30&gt;/ePWM2</a>' */</span></td></tr>
<tr name="2242" id="2242">
<td><a id="l2242" class='ln'>2242</a></td><td>  <a id="2242c3" class="tk">EALLOW</a>;</td></tr>
<tr name="2243" id="2243">
<td><a id="l2243" class='ln'>2243</a></td><td>  <a id="2243c3" class="tk">CpuSysRegs</a>.<a id="2243c14" class="tk">PCLKCR2</a>.<a id="2243c22" class="tk">bit</a>.<a id="2243c26" class="tk">EPWM3</a> = 1;</td></tr>
<tr name="2244" id="2244">
<td><a id="l2244" class='ln'>2244</a></td><td>  <a id="2244c3" class="tk">CpuSysRegs</a>.<a id="2244c14" class="tk">PCLKCR0</a>.<a id="2244c22" class="tk">bit</a>.<a id="2244c26" class="tk">TBCLKSYNC</a> = 0;</td></tr>
<tr name="2245" id="2245">
<td><a id="l2245" class='ln'>2245</a></td><td>  <a id="2245c3" class="tk">EDIS</a>;</td></tr>
<tr name="2246" id="2246">
<td><a id="l2246" class='ln'>2246</a></td><td></td></tr>
<tr name="2247" id="2247">
<td><a id="l2247" class='ln'>2247</a></td><td>  <span class="ct">/*** Initialize ePWM3 modules ***/</span></td></tr>
<tr name="2248" id="2248">
<td><a id="l2248" class='ln'>2248</a></td><td>  <span class="br">{</span></td></tr>
<tr name="2249" id="2249">
<td><a id="l2249" class='ln'>2249</a></td><td>    <span class="ct">/*  // Time Base Control Register</span></td></tr>
<tr name="2250" id="2250">
<td><a id="l2250" class='ln'>2250</a></td><td><span class="ct">       EPwm3Regs.TBCTL.bit.CTRMODE              = 2;          // Counter Mode</span></td></tr>
<tr name="2251" id="2251">
<td><a id="l2251" class='ln'>2251</a></td><td><span class="ct">       EPwm3Regs.TBCTL.bit.SYNCOSEL             = 3;          // Sync Output Select</span></td></tr>
<tr name="2252" id="2252">
<td><a id="l2252" class='ln'>2252</a></td><td><span class="ct"></span></td></tr>
<tr name="2253" id="2253">
<td><a id="l2253" class='ln'>2253</a></td><td><span class="ct">       EPwm3Regs.TBCTL.bit.PRDLD                = 0;          // Shadow select</span></td></tr>
<tr name="2254" id="2254">
<td><a id="l2254" class='ln'>2254</a></td><td><span class="ct">       EPwm3Regs.TBCTL.bit.PHSEN                = 1;          // Phase Load Enable</span></td></tr>
<tr name="2255" id="2255">
<td><a id="l2255" class='ln'>2255</a></td><td><span class="ct">       EPwm3Regs.TBCTL.bit.PHSDIR               = 0;          // Phase Direction Bit</span></td></tr>
<tr name="2256" id="2256">
<td><a id="l2256" class='ln'>2256</a></td><td><span class="ct">       EPwm3Regs.TBCTL.bit.HSPCLKDIV            = 0;          // High Speed TBCLK Pre-scaler</span></td></tr>
<tr name="2257" id="2257">
<td><a id="l2257" class='ln'>2257</a></td><td><span class="ct">       EPwm3Regs.TBCTL.bit.CLKDIV               = 0;          // Time Base Clock Pre-scaler</span></td></tr>
<tr name="2258" id="2258">
<td><a id="l2258" class='ln'>2258</a></td><td><span class="ct">       EPwm3Regs.TBCTL.bit.SWFSYNC              = 0;          // Software Force Sync Pulse</span></td></tr>
<tr name="2259" id="2259">
<td><a id="l2259" class='ln'>2259</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2260" id="2260">
<td><a id="l2260" class='ln'>2260</a></td><td>    <a id="2260c5" class="tk">EPwm3Regs</a>.<a id="2260c15" class="tk">TBCTL</a>.<a id="2260c21" class="tk">all</a> = (<a id="2260c28" class="tk">EPwm3Regs</a>.<a id="2260c38" class="tk">TBCTL</a>.<a id="2260c44" class="tk">all</a> <a id="2260c48" class="tk">&amp;</a> <a id="2260c50" class="tk">~</a>0x3FFF) <a id="2260c59" class="tk">|</a> 0x36;</td></tr>
<tr name="2261" id="2261">
<td><a id="l2261" class='ln'>2261</a></td><td></td></tr>
<tr name="2262" id="2262">
<td><a id="l2262" class='ln'>2262</a></td><td>    <span class="ct">/*-- Setup Time-Base (TB) Submodule --*/</span></td></tr>
<tr name="2263" id="2263">
<td><a id="l2263" class='ln'>2263</a></td><td>    <a id="2263c5" class="tk">EPwm3Regs</a>.<a id="2263c15" class="tk">TBPRD</a> = 10000;           <span class="ct">// Time Base Period Register</span></td></tr>
<tr name="2264" id="2264">
<td><a id="l2264" class='ln'>2264</a></td><td></td></tr>
<tr name="2265" id="2265">
<td><a id="l2265" class='ln'>2265</a></td><td>    <span class="ct">/* // Time-Base Phase Register</span></td></tr>
<tr name="2266" id="2266">
<td><a id="l2266" class='ln'>2266</a></td><td><span class="ct">       EPwm3Regs.TBPHS.bit.TBPHS               = 0;          // Phase offset register</span></td></tr>
<tr name="2267" id="2267">
<td><a id="l2267" class='ln'>2267</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2268" id="2268">
<td><a id="l2268" class='ln'>2268</a></td><td>    <a id="2268c5" class="tk">EPwm3Regs</a>.<a id="2268c15" class="tk">TBPHS</a>.<a id="2268c21" class="tk">all</a> = (<a id="2268c28" class="tk">EPwm3Regs</a>.<a id="2268c38" class="tk">TBPHS</a>.<a id="2268c44" class="tk">all</a> <a id="2268c48" class="tk">&amp;</a> <a id="2268c50" class="tk">~</a>0xFFFF0000) <a id="2268c63" class="tk">|</a> 0x0;</td></tr>
<tr name="2269" id="2269">
<td><a id="l2269" class='ln'>2269</a></td><td></td></tr>
<tr name="2270" id="2270">
<td><a id="l2270" class='ln'>2270</a></td><td>    <span class="ct">// Time Base Counter Register</span></td></tr>
<tr name="2271" id="2271">
<td><a id="l2271" class='ln'>2271</a></td><td>    <a id="2271c5" class="tk">EPwm3Regs</a>.<a id="2271c15" class="tk">TBCTR</a> = 0x0000;          <span class="ct">/* Clear counter*/</span></td></tr>
<tr name="2272" id="2272">
<td><a id="l2272" class='ln'>2272</a></td><td></td></tr>
<tr name="2273" id="2273">
<td><a id="l2273" class='ln'>2273</a></td><td>    <span class="ct">/*-- Setup Counter_Compare (CC) Submodule --*/</span></td></tr>
<tr name="2274" id="2274">
<td><a id="l2274" class='ln'>2274</a></td><td>    <span class="ct">/*	// Counter Compare Control Register</span></td></tr>
<tr name="2275" id="2275">
<td><a id="l2275" class='ln'>2275</a></td><td><span class="ct">       EPwm3Regs.CMPCTL.bit.SHDWAMODE           = 0;  // Compare A Register Block Operating Mode</span></td></tr>
<tr name="2276" id="2276">
<td><a id="l2276" class='ln'>2276</a></td><td><span class="ct">       EPwm3Regs.CMPCTL.bit.SHDWBMODE           = 0;  // Compare B Register Block Operating Mode</span></td></tr>
<tr name="2277" id="2277">
<td><a id="l2277" class='ln'>2277</a></td><td><span class="ct">       EPwm3Regs.CMPCTL.bit.LOADAMODE           = 0;          // Active Compare A Load</span></td></tr>
<tr name="2278" id="2278">
<td><a id="l2278" class='ln'>2278</a></td><td><span class="ct">       EPwm3Regs.CMPCTL.bit.LOADBMODE           = 0;          // Active Compare B Load</span></td></tr>
<tr name="2279" id="2279">
<td><a id="l2279" class='ln'>2279</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2280" id="2280">
<td><a id="l2280" class='ln'>2280</a></td><td>    <a id="2280c5" class="tk">EPwm3Regs</a>.<a id="2280c15" class="tk">CMPCTL</a>.<a id="2280c22" class="tk">all</a> = (<a id="2280c29" class="tk">EPwm3Regs</a>.<a id="2280c39" class="tk">CMPCTL</a>.<a id="2280c46" class="tk">all</a> <a id="2280c50" class="tk">&amp;</a> <a id="2280c52" class="tk">~</a>0x5F) <a id="2280c59" class="tk">|</a> 0x0;</td></tr>
<tr name="2281" id="2281">
<td><a id="l2281" class='ln'>2281</a></td><td></td></tr>
<tr name="2282" id="2282">
<td><a id="l2282" class='ln'>2282</a></td><td>    <span class="ct">/* EPwm3Regs.CMPCTL2.bit.SHDWCMODE           = 0;  // Compare C Register Block Operating Mode</span></td></tr>
<tr name="2283" id="2283">
<td><a id="l2283" class='ln'>2283</a></td><td><span class="ct"></span></td></tr>
<tr name="2284" id="2284">
<td><a id="l2284" class='ln'>2284</a></td><td><span class="ct">       EPwm3Regs.CMPCTL2.bit.SHDWDMODE           = 0;  // Compare D Register Block Operating Mode</span></td></tr>
<tr name="2285" id="2285">
<td><a id="l2285" class='ln'>2285</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2286" id="2286">
<td><a id="l2286" class='ln'>2286</a></td><td>    <a id="2286c5" class="tk">EPwm3Regs</a>.<a id="2286c15" class="tk">CMPCTL2</a>.<a id="2286c23" class="tk">all</a> = (<a id="2286c30" class="tk">EPwm3Regs</a>.<a id="2286c40" class="tk">CMPCTL2</a>.<a id="2286c48" class="tk">all</a> <a id="2286c52" class="tk">&amp;</a> <a id="2286c54" class="tk">~</a>0x50) <a id="2286c61" class="tk">|</a> 0x0;</td></tr>
<tr name="2287" id="2287">
<td><a id="l2287" class='ln'>2287</a></td><td>    <a id="2287c5" class="tk">EPwm3Regs</a>.<a id="2287c15" class="tk">CMPA</a>.<a id="2287c20" class="tk">bit</a>.<a id="2287c24" class="tk">CMPA</a> = 5000;    <span class="ct">// Counter Compare A Register</span></td></tr>
<tr name="2288" id="2288">
<td><a id="l2288" class='ln'>2288</a></td><td>    <a id="2288c5" class="tk">EPwm3Regs</a>.<a id="2288c15" class="tk">CMPB</a>.<a id="2288c20" class="tk">bit</a>.<a id="2288c24" class="tk">CMPB</a> = 5000;    <span class="ct">// Counter Compare B Register</span></td></tr>
<tr name="2289" id="2289">
<td><a id="l2289" class='ln'>2289</a></td><td>    <a id="2289c5" class="tk">EPwm3Regs</a>.<a id="2289c15" class="tk">CMPC</a> = 32000;            <span class="ct">// Counter Compare C Register</span></td></tr>
<tr name="2290" id="2290">
<td><a id="l2290" class='ln'>2290</a></td><td>    <a id="2290c5" class="tk">EPwm3Regs</a>.<a id="2290c15" class="tk">CMPD</a> = 32000;            <span class="ct">// Counter Compare D Register</span></td></tr>
<tr name="2291" id="2291">
<td><a id="l2291" class='ln'>2291</a></td><td></td></tr>
<tr name="2292" id="2292">
<td><a id="l2292" class='ln'>2292</a></td><td>    <span class="ct">/*-- Setup Action-Qualifier (AQ) Submodule --*/</span></td></tr>
<tr name="2293" id="2293">
<td><a id="l2293" class='ln'>2293</a></td><td>    <a id="2293c5" class="tk">EPwm3Regs</a>.<a id="2293c15" class="tk">AQCTLA</a>.<a id="2293c22" class="tk">all</a> = 144;<span class="ct">// Action Qualifier Control Register For Output A</span></td></tr>
<tr name="2294" id="2294">
<td><a id="l2294" class='ln'>2294</a></td><td>    <a id="2294c5" class="tk">EPwm3Regs</a>.<a id="2294c15" class="tk">AQCTLB</a>.<a id="2294c22" class="tk">all</a> = 144;<span class="ct">// Action Qualifier Control Register For Output B</span></td></tr>
<tr name="2295" id="2295">
<td><a id="l2295" class='ln'>2295</a></td><td></td></tr>
<tr name="2296" id="2296">
<td><a id="l2296" class='ln'>2296</a></td><td>    <span class="ct">/*	// Action Qualifier Software Force Register</span></td></tr>
<tr name="2297" id="2297">
<td><a id="l2297" class='ln'>2297</a></td><td><span class="ct">       EPwm3Regs.AQSFRC.bit.RLDCSF              = 3;          // Reload from Shadow Options</span></td></tr>
<tr name="2298" id="2298">
<td><a id="l2298" class='ln'>2298</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2299" id="2299">
<td><a id="l2299" class='ln'>2299</a></td><td>    <a id="2299c5" class="tk">EPwm3Regs</a>.<a id="2299c15" class="tk">AQSFRC</a>.<a id="2299c22" class="tk">all</a> = (<a id="2299c29" class="tk">EPwm3Regs</a>.<a id="2299c39" class="tk">AQSFRC</a>.<a id="2299c46" class="tk">all</a> <a id="2299c50" class="tk">&amp;</a> <a id="2299c52" class="tk">~</a>0xC0) <a id="2299c59" class="tk">|</a> 0xC0;</td></tr>
<tr name="2300" id="2300">
<td><a id="l2300" class='ln'>2300</a></td><td></td></tr>
<tr name="2301" id="2301">
<td><a id="l2301" class='ln'>2301</a></td><td>    <span class="ct">/*	// Action Qualifier Continuous S/W Force Register</span></td></tr>
<tr name="2302" id="2302">
<td><a id="l2302" class='ln'>2302</a></td><td><span class="ct">       EPwm3Regs.AQCSFRC.bit.CSFA               = 0;          // Continuous Software Force on output A</span></td></tr>
<tr name="2303" id="2303">
<td><a id="l2303" class='ln'>2303</a></td><td><span class="ct">       EPwm3Regs.AQCSFRC.bit.CSFB               = 0;          // Continuous Software Force on output B</span></td></tr>
<tr name="2304" id="2304">
<td><a id="l2304" class='ln'>2304</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2305" id="2305">
<td><a id="l2305" class='ln'>2305</a></td><td>    <a id="2305c5" class="tk">EPwm3Regs</a>.<a id="2305c15" class="tk">AQCSFRC</a>.<a id="2305c23" class="tk">all</a> = (<a id="2305c30" class="tk">EPwm3Regs</a>.<a id="2305c40" class="tk">AQCSFRC</a>.<a id="2305c48" class="tk">all</a> <a id="2305c52" class="tk">&amp;</a> <a id="2305c54" class="tk">~</a>0xF) <a id="2305c60" class="tk">|</a> 0x0;</td></tr>
<tr name="2306" id="2306">
<td><a id="l2306" class='ln'>2306</a></td><td></td></tr>
<tr name="2307" id="2307">
<td><a id="l2307" class='ln'>2307</a></td><td>    <span class="ct">/*-- Setup Dead-Band Generator (DB) Submodule --*/</span></td></tr>
<tr name="2308" id="2308">
<td><a id="l2308" class='ln'>2308</a></td><td>    <span class="ct">/*	// Dead-Band Generator Control Register</span></td></tr>
<tr name="2309" id="2309">
<td><a id="l2309" class='ln'>2309</a></td><td><span class="ct">       EPwm3Regs.DBCTL.bit.OUT_MODE             = 3;          // Dead Band Output Mode Control</span></td></tr>
<tr name="2310" id="2310">
<td><a id="l2310" class='ln'>2310</a></td><td><span class="ct">       EPwm3Regs.DBCTL.bit.IN_MODE              = 2;          // Dead Band Input Select Mode Control</span></td></tr>
<tr name="2311" id="2311">
<td><a id="l2311" class='ln'>2311</a></td><td><span class="ct">       EPwm3Regs.DBCTL.bit.POLSEL               = 2;          // Polarity Select Control</span></td></tr>
<tr name="2312" id="2312">
<td><a id="l2312" class='ln'>2312</a></td><td><span class="ct">       EPwm3Regs.DBCTL.bit.HALFCYCLE            = 0;          // Half Cycle Clocking Enable</span></td></tr>
<tr name="2313" id="2313">
<td><a id="l2313" class='ln'>2313</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2314" id="2314">
<td><a id="l2314" class='ln'>2314</a></td><td>    <a id="2314c5" class="tk">EPwm3Regs</a>.<a id="2314c15" class="tk">DBCTL</a>.<a id="2314c21" class="tk">all</a> = (<a id="2314c28" class="tk">EPwm3Regs</a>.<a id="2314c38" class="tk">DBCTL</a>.<a id="2314c44" class="tk">all</a> <a id="2314c48" class="tk">&amp;</a> <a id="2314c50" class="tk">~</a>0x803F) <a id="2314c59" class="tk">|</a> 0x2B;</td></tr>
<tr name="2315" id="2315">
<td><a id="l2315" class='ln'>2315</a></td><td>    <a id="2315c5" class="tk">EPwm3Regs</a>.<a id="2315c15" class="tk">DBRED</a>.<a id="2315c21" class="tk">bit</a>.<a id="2315c25" class="tk">DBRED</a> = 200;</td></tr>
<tr name="2316" id="2316">
<td><a id="l2316" class='ln'>2316</a></td><td>                         <span class="ct">// Dead-Band Generator Rising Edge Delay Count Register</span></td></tr>
<tr name="2317" id="2317">
<td><a id="l2317" class='ln'>2317</a></td><td>    <a id="2317c5" class="tk">EPwm3Regs</a>.<a id="2317c15" class="tk">DBFED</a>.<a id="2317c21" class="tk">bit</a>.<a id="2317c25" class="tk">DBFED</a> = 200;</td></tr>
<tr name="2318" id="2318">
<td><a id="l2318" class='ln'>2318</a></td><td>                        <span class="ct">// Dead-Band Generator Falling Edge Delay Count Register</span></td></tr>
<tr name="2319" id="2319">
<td><a id="l2319" class='ln'>2319</a></td><td></td></tr>
<tr name="2320" id="2320">
<td><a id="l2320" class='ln'>2320</a></td><td>    <span class="ct">/*-- Setup Event-Trigger (ET) Submodule --*/</span></td></tr>
<tr name="2321" id="2321">
<td><a id="l2321" class='ln'>2321</a></td><td>    <span class="ct">/*	// Event Trigger Selection and Pre-Scale Register</span></td></tr>
<tr name="2322" id="2322">
<td><a id="l2322" class='ln'>2322</a></td><td><span class="ct">       EPwm3Regs.ETSEL.bit.SOCAEN               = 0;          // Start of Conversion A Enable</span></td></tr>
<tr name="2323" id="2323">
<td><a id="l2323" class='ln'>2323</a></td><td><span class="ct">       EPwm3Regs.ETSEL.bit.SOCASELCMP = 0;</span></td></tr>
<tr name="2324" id="2324">
<td><a id="l2324" class='ln'>2324</a></td><td><span class="ct">       EPwm3Regs.ETSEL.bit.SOCASEL              = 1 ;          // Start of Conversion A Select</span></td></tr>
<tr name="2325" id="2325">
<td><a id="l2325" class='ln'>2325</a></td><td><span class="ct">       EPwm3Regs.ETPS.bit.SOCAPRD               = 1;          // EPWM3SOCA Period Select</span></td></tr>
<tr name="2326" id="2326">
<td><a id="l2326" class='ln'>2326</a></td><td><span class="ct"></span></td></tr>
<tr name="2327" id="2327">
<td><a id="l2327" class='ln'>2327</a></td><td><span class="ct">       EPwm3Regs.ETSEL.bit.SOCBEN               = 0;          // Start of Conversion B Enable</span></td></tr>
<tr name="2328" id="2328">
<td><a id="l2328" class='ln'>2328</a></td><td><span class="ct"></span></td></tr>
<tr name="2329" id="2329">
<td><a id="l2329" class='ln'>2329</a></td><td><span class="ct">       EPwm3Regs.ETSEL.bit.SOCBSELCMP = 0;</span></td></tr>
<tr name="2330" id="2330">
<td><a id="l2330" class='ln'>2330</a></td><td><span class="ct">       EPwm3Regs.ETSEL.bit.SOCBSEL              = 1;          // Start of Conversion A Select</span></td></tr>
<tr name="2331" id="2331">
<td><a id="l2331" class='ln'>2331</a></td><td><span class="ct">       EPwm3Regs.ETPS.bit.SOCBPRD               = 1;          // EPWM3SOCB Period Select</span></td></tr>
<tr name="2332" id="2332">
<td><a id="l2332" class='ln'>2332</a></td><td><span class="ct">       EPwm3Regs.ETSEL.bit.INTEN                = 0;          // EPWM3INTn Enable</span></td></tr>
<tr name="2333" id="2333">
<td><a id="l2333" class='ln'>2333</a></td><td><span class="ct">       EPwm3Regs.ETSEL.bit.INTSELCMP = 0;</span></td></tr>
<tr name="2334" id="2334">
<td><a id="l2334" class='ln'>2334</a></td><td><span class="ct">       EPwm3Regs.ETSEL.bit.INTSEL              = 2;          // Start of Conversion A Select</span></td></tr>
<tr name="2335" id="2335">
<td><a id="l2335" class='ln'>2335</a></td><td><span class="ct"></span></td></tr>
<tr name="2336" id="2336">
<td><a id="l2336" class='ln'>2336</a></td><td><span class="ct">       EPwm3Regs.ETPS.bit.INTPRD                = 1;          // EPWM3INTn Period Select</span></td></tr>
<tr name="2337" id="2337">
<td><a id="l2337" class='ln'>2337</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2338" id="2338">
<td><a id="l2338" class='ln'>2338</a></td><td>    <a id="2338c5" class="tk">EPwm3Regs</a>.<a id="2338c15" class="tk">ETSEL</a>.<a id="2338c21" class="tk">all</a> = (<a id="2338c28" class="tk">EPwm3Regs</a>.<a id="2338c38" class="tk">ETSEL</a>.<a id="2338c44" class="tk">all</a> <a id="2338c48" class="tk">&amp;</a> <a id="2338c50" class="tk">~</a>0xFF7F) <a id="2338c59" class="tk">|</a> 0x1102;</td></tr>
<tr name="2339" id="2339">
<td><a id="l2339" class='ln'>2339</a></td><td>    <a id="2339c5" class="tk">EPwm3Regs</a>.<a id="2339c15" class="tk">ETPS</a>.<a id="2339c20" class="tk">all</a> = (<a id="2339c27" class="tk">EPwm3Regs</a>.<a id="2339c37" class="tk">ETPS</a>.<a id="2339c42" class="tk">all</a> <a id="2339c46" class="tk">&amp;</a> <a id="2339c48" class="tk">~</a>0x3303) <a id="2339c57" class="tk">|</a> 0x1101;</td></tr>
<tr name="2340" id="2340">
<td><a id="l2340" class='ln'>2340</a></td><td></td></tr>
<tr name="2341" id="2341">
<td><a id="l2341" class='ln'>2341</a></td><td>    <span class="ct">/*-- Setup PWM-Chopper (PC) Submodule --*/</span></td></tr>
<tr name="2342" id="2342">
<td><a id="l2342" class='ln'>2342</a></td><td>    <span class="ct">/*	// PWM Chopper Control Register</span></td></tr>
<tr name="2343" id="2343">
<td><a id="l2343" class='ln'>2343</a></td><td><span class="ct">       EPwm3Regs.PCCTL.bit.CHPEN                = 0;          // PWM chopping enable</span></td></tr>
<tr name="2344" id="2344">
<td><a id="l2344" class='ln'>2344</a></td><td><span class="ct">       EPwm3Regs.PCCTL.bit.CHPFREQ              = 0;          // Chopping clock frequency</span></td></tr>
<tr name="2345" id="2345">
<td><a id="l2345" class='ln'>2345</a></td><td><span class="ct">       EPwm3Regs.PCCTL.bit.OSHTWTH              = 0;          // One-shot pulse width</span></td></tr>
<tr name="2346" id="2346">
<td><a id="l2346" class='ln'>2346</a></td><td><span class="ct">       EPwm3Regs.PCCTL.bit.CHPDUTY              = 0;          // Chopping clock Duty cycle</span></td></tr>
<tr name="2347" id="2347">
<td><a id="l2347" class='ln'>2347</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2348" id="2348">
<td><a id="l2348" class='ln'>2348</a></td><td>    <a id="2348c5" class="tk">EPwm3Regs</a>.<a id="2348c15" class="tk">PCCTL</a>.<a id="2348c21" class="tk">all</a> = (<a id="2348c28" class="tk">EPwm3Regs</a>.<a id="2348c38" class="tk">PCCTL</a>.<a id="2348c44" class="tk">all</a> <a id="2348c48" class="tk">&amp;</a> <a id="2348c50" class="tk">~</a>0x7FF) <a id="2348c58" class="tk">|</a> 0x0;</td></tr>
<tr name="2349" id="2349">
<td><a id="l2349" class='ln'>2349</a></td><td></td></tr>
<tr name="2350" id="2350">
<td><a id="l2350" class='ln'>2350</a></td><td>    <span class="ct">/*-- Set up Trip-Zone (TZ) Submodule --*/</span></td></tr>
<tr name="2351" id="2351">
<td><a id="l2351" class='ln'>2351</a></td><td>    <a id="2351c5" class="tk">EALLOW</a>;</td></tr>
<tr name="2352" id="2352">
<td><a id="l2352" class='ln'>2352</a></td><td>    <a id="2352c5" class="tk">EPwm3Regs</a>.<a id="2352c15" class="tk">TZSEL</a>.<a id="2352c21" class="tk">all</a> = 0;           <span class="ct">// Trip Zone Select Register</span></td></tr>
<tr name="2353" id="2353">
<td><a id="l2353" class='ln'>2353</a></td><td></td></tr>
<tr name="2354" id="2354">
<td><a id="l2354" class='ln'>2354</a></td><td>    <span class="ct">/*	// Trip Zone Control Register</span></td></tr>
<tr name="2355" id="2355">
<td><a id="l2355" class='ln'>2355</a></td><td><span class="ct">       EPwm3Regs.TZCTL.bit.TZA                  = 2;          // TZ1 to TZ6 Trip Action On EPWM3A</span></td></tr>
<tr name="2356" id="2356">
<td><a id="l2356" class='ln'>2356</a></td><td><span class="ct">       EPwm3Regs.TZCTL.bit.TZB                  = 2;          // TZ1 to TZ6 Trip Action On EPWM3B</span></td></tr>
<tr name="2357" id="2357">
<td><a id="l2357" class='ln'>2357</a></td><td><span class="ct">       EPwm3Regs.TZCTL.bit.DCAEVT1              = 3;          // EPWM3A action on DCAEVT1</span></td></tr>
<tr name="2358" id="2358">
<td><a id="l2358" class='ln'>2358</a></td><td><span class="ct">       EPwm3Regs.TZCTL.bit.DCAEVT2              = 3;          // EPWM3A action on DCAEVT2</span></td></tr>
<tr name="2359" id="2359">
<td><a id="l2359" class='ln'>2359</a></td><td><span class="ct">       EPwm3Regs.TZCTL.bit.DCBEVT1              = 3;          // EPWM3B action on DCBEVT1</span></td></tr>
<tr name="2360" id="2360">
<td><a id="l2360" class='ln'>2360</a></td><td><span class="ct">       EPwm3Regs.TZCTL.bit.DCBEVT2              = 3;          // EPWM3B action on DCBEVT2</span></td></tr>
<tr name="2361" id="2361">
<td><a id="l2361" class='ln'>2361</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2362" id="2362">
<td><a id="l2362" class='ln'>2362</a></td><td>    <a id="2362c5" class="tk">EPwm3Regs</a>.<a id="2362c15" class="tk">TZCTL</a>.<a id="2362c21" class="tk">all</a> = (<a id="2362c28" class="tk">EPwm3Regs</a>.<a id="2362c38" class="tk">TZCTL</a>.<a id="2362c44" class="tk">all</a> <a id="2362c48" class="tk">&amp;</a> <a id="2362c50" class="tk">~</a>0xFFF) <a id="2362c58" class="tk">|</a> 0xFFA;</td></tr>
<tr name="2363" id="2363">
<td><a id="l2363" class='ln'>2363</a></td><td></td></tr>
<tr name="2364" id="2364">
<td><a id="l2364" class='ln'>2364</a></td><td>    <span class="ct">/*	// Trip Zone Enable Interrupt Register</span></td></tr>
<tr name="2365" id="2365">
<td><a id="l2365" class='ln'>2365</a></td><td><span class="ct">       EPwm3Regs.TZEINT.bit.OST                 = 1;          // Trip Zones One Shot Int Enable</span></td></tr>
<tr name="2366" id="2366">
<td><a id="l2366" class='ln'>2366</a></td><td><span class="ct">       EPwm3Regs.TZEINT.bit.CBC                 = 0;          // Trip Zones Cycle By Cycle Int Enable</span></td></tr>
<tr name="2367" id="2367">
<td><a id="l2367" class='ln'>2367</a></td><td><span class="ct">       EPwm3Regs.TZEINT.bit.DCAEVT1             = 0;          // Digital Compare A Event 1 Int Enable</span></td></tr>
<tr name="2368" id="2368">
<td><a id="l2368" class='ln'>2368</a></td><td><span class="ct">       EPwm3Regs.TZEINT.bit.DCAEVT2             = 0;          // Digital Compare A Event 2 Int Enable</span></td></tr>
<tr name="2369" id="2369">
<td><a id="l2369" class='ln'>2369</a></td><td><span class="ct">       EPwm3Regs.TZEINT.bit.DCBEVT1             = 0;          // Digital Compare B Event 1 Int Enable</span></td></tr>
<tr name="2370" id="2370">
<td><a id="l2370" class='ln'>2370</a></td><td><span class="ct">       EPwm3Regs.TZEINT.bit.DCBEVT2             = 0;          // Digital Compare B Event 2 Int Enable</span></td></tr>
<tr name="2371" id="2371">
<td><a id="l2371" class='ln'>2371</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2372" id="2372">
<td><a id="l2372" class='ln'>2372</a></td><td>    <a id="2372c5" class="tk">EPwm3Regs</a>.<a id="2372c15" class="tk">TZEINT</a>.<a id="2372c22" class="tk">all</a> = (<a id="2372c29" class="tk">EPwm3Regs</a>.<a id="2372c39" class="tk">TZEINT</a>.<a id="2372c46" class="tk">all</a> <a id="2372c50" class="tk">&amp;</a> <a id="2372c52" class="tk">~</a>0x7E) <a id="2372c59" class="tk">|</a> 0x4;</td></tr>
<tr name="2373" id="2373">
<td><a id="l2373" class='ln'>2373</a></td><td></td></tr>
<tr name="2374" id="2374">
<td><a id="l2374" class='ln'>2374</a></td><td>    <span class="ct">/*	// Digital Compare A Control Register</span></td></tr>
<tr name="2375" id="2375">
<td><a id="l2375" class='ln'>2375</a></td><td><span class="ct">       EPwm3Regs.DCACTL.bit.EVT1SYNCE           = 0;          // DCAEVT1 SYNC Enable</span></td></tr>
<tr name="2376" id="2376">
<td><a id="l2376" class='ln'>2376</a></td><td><span class="ct">       EPwm3Regs.DCACTL.bit.EVT1SOCE            = 1;          // DCAEVT1 SOC Enable</span></td></tr>
<tr name="2377" id="2377">
<td><a id="l2377" class='ln'>2377</a></td><td><span class="ct">       EPwm3Regs.DCACTL.bit.EVT1FRCSYNCSEL      = 0;          // DCAEVT1 Force Sync Signal</span></td></tr>
<tr name="2378" id="2378">
<td><a id="l2378" class='ln'>2378</a></td><td><span class="ct">       EPwm3Regs.DCACTL.bit.EVT1SRCSEL          = 0;          // DCAEVT1 Source Signal</span></td></tr>
<tr name="2379" id="2379">
<td><a id="l2379" class='ln'>2379</a></td><td><span class="ct">       EPwm3Regs.DCACTL.bit.EVT2FRCSYNCSEL      = 0;          // DCAEVT2 Force Sync Signal</span></td></tr>
<tr name="2380" id="2380">
<td><a id="l2380" class='ln'>2380</a></td><td><span class="ct">       EPwm3Regs.DCACTL.bit.EVT2SRCSEL          = 0;          // DCAEVT2 Source Signal</span></td></tr>
<tr name="2381" id="2381">
<td><a id="l2381" class='ln'>2381</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2382" id="2382">
<td><a id="l2382" class='ln'>2382</a></td><td>    <a id="2382c5" class="tk">EPwm3Regs</a>.<a id="2382c15" class="tk">DCACTL</a>.<a id="2382c22" class="tk">all</a> = (<a id="2382c29" class="tk">EPwm3Regs</a>.<a id="2382c39" class="tk">DCACTL</a>.<a id="2382c46" class="tk">all</a> <a id="2382c50" class="tk">&amp;</a> <a id="2382c52" class="tk">~</a>0x30F) <a id="2382c60" class="tk">|</a> 0x4;</td></tr>
<tr name="2383" id="2383">
<td><a id="l2383" class='ln'>2383</a></td><td></td></tr>
<tr name="2384" id="2384">
<td><a id="l2384" class='ln'>2384</a></td><td>    <span class="ct">/*	// Digital Compare B Control Register</span></td></tr>
<tr name="2385" id="2385">
<td><a id="l2385" class='ln'>2385</a></td><td><span class="ct">       EPwm3Regs.DCBCTL.bit.EVT1SYNCE           = 0;          // DCBEVT1 SYNC Enable</span></td></tr>
<tr name="2386" id="2386">
<td><a id="l2386" class='ln'>2386</a></td><td><span class="ct">       EPwm3Regs.DCBCTL.bit.EVT1SOCE            = 0;          // DCBEVT1 SOC Enable</span></td></tr>
<tr name="2387" id="2387">
<td><a id="l2387" class='ln'>2387</a></td><td><span class="ct">       EPwm3Regs.DCBCTL.bit.EVT1FRCSYNCSEL      = 0;          // DCBEVT1 Force Sync Signal</span></td></tr>
<tr name="2388" id="2388">
<td><a id="l2388" class='ln'>2388</a></td><td><span class="ct">       EPwm3Regs.DCBCTL.bit.EVT1SRCSEL          = 0;          // DCBEVT1 Source Signal</span></td></tr>
<tr name="2389" id="2389">
<td><a id="l2389" class='ln'>2389</a></td><td><span class="ct">       EPwm3Regs.DCBCTL.bit.EVT2FRCSYNCSEL      = 0;          // DCBEVT2 Force Sync Signal</span></td></tr>
<tr name="2390" id="2390">
<td><a id="l2390" class='ln'>2390</a></td><td><span class="ct">       EPwm3Regs.DCBCTL.bit.EVT2SRCSEL          = 0;          // DCBEVT2 Source Signal</span></td></tr>
<tr name="2391" id="2391">
<td><a id="l2391" class='ln'>2391</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2392" id="2392">
<td><a id="l2392" class='ln'>2392</a></td><td>    <a id="2392c5" class="tk">EPwm3Regs</a>.<a id="2392c15" class="tk">DCBCTL</a>.<a id="2392c22" class="tk">all</a> = (<a id="2392c29" class="tk">EPwm3Regs</a>.<a id="2392c39" class="tk">DCBCTL</a>.<a id="2392c46" class="tk">all</a> <a id="2392c50" class="tk">&amp;</a> <a id="2392c52" class="tk">~</a>0x30F) <a id="2392c60" class="tk">|</a> 0x0;</td></tr>
<tr name="2393" id="2393">
<td><a id="l2393" class='ln'>2393</a></td><td></td></tr>
<tr name="2394" id="2394">
<td><a id="l2394" class='ln'>2394</a></td><td>    <span class="ct">/*	// Digital Compare Trip Select Register</span></td></tr>
<tr name="2395" id="2395">
<td><a id="l2395" class='ln'>2395</a></td><td><span class="ct">       EPwm3Regs.DCTRIPSEL.bit.DCAHCOMPSEL      = 0;          // Digital Compare A High COMP Input Select</span></td></tr>
<tr name="2396" id="2396">
<td><a id="l2396" class='ln'>2396</a></td><td><span class="ct"></span></td></tr>
<tr name="2397" id="2397">
<td><a id="l2397" class='ln'>2397</a></td><td><span class="ct">       EPwm3Regs.DCTRIPSEL.bit.DCALCOMPSEL      = 1;          // Digital Compare A Low COMP Input Select</span></td></tr>
<tr name="2398" id="2398">
<td><a id="l2398" class='ln'>2398</a></td><td><span class="ct">       EPwm3Regs.DCTRIPSEL.bit.DCBHCOMPSEL      = 0;          // Digital Compare B High COMP Input Select</span></td></tr>
<tr name="2399" id="2399">
<td><a id="l2399" class='ln'>2399</a></td><td><span class="ct">       EPwm3Regs.DCTRIPSEL.bit.DCBLCOMPSEL      = 1;          // Digital Compare B Low COMP Input Select</span></td></tr>
<tr name="2400" id="2400">
<td><a id="l2400" class='ln'>2400</a></td><td><span class="ct"></span></td></tr>
<tr name="2401" id="2401">
<td><a id="l2401" class='ln'>2401</a></td><td><span class="ct"></span></td></tr>
<tr name="2402" id="2402">
<td><a id="l2402" class='ln'>2402</a></td><td><span class="ct"></span></td></tr>
<tr name="2403" id="2403">
<td><a id="l2403" class='ln'>2403</a></td><td><span class="ct"></span></td></tr>
<tr name="2404" id="2404">
<td><a id="l2404" class='ln'>2404</a></td><td><span class="ct"></span></td></tr>
<tr name="2405" id="2405">
<td><a id="l2405" class='ln'>2405</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2406" id="2406">
<td><a id="l2406" class='ln'>2406</a></td><td>    <a id="2406c5" class="tk">EPwm3Regs</a>.<a id="2406c15" class="tk">DCTRIPSEL</a>.<a id="2406c25" class="tk">all</a> = (<a id="2406c32" class="tk">EPwm3Regs</a>.<a id="2406c42" class="tk">DCTRIPSEL</a>.<a id="2406c52" class="tk">all</a> <a id="2406c56" class="tk">&amp;</a> <a id="2406c58" class="tk">~</a> 0xFFFF) <a id="2406c68" class="tk">|</a> 0x1010;</td></tr>
<tr name="2407" id="2407">
<td><a id="l2407" class='ln'>2407</a></td><td></td></tr>
<tr name="2408" id="2408">
<td><a id="l2408" class='ln'>2408</a></td><td>    <span class="ct">/*	// Trip Zone Digital Comparator Select Register</span></td></tr>
<tr name="2409" id="2409">
<td><a id="l2409" class='ln'>2409</a></td><td><span class="ct">       EPwm3Regs.TZDCSEL.bit.DCAEVT1            = 0;          // Digital Compare Output A Event 1</span></td></tr>
<tr name="2410" id="2410">
<td><a id="l2410" class='ln'>2410</a></td><td><span class="ct">       EPwm3Regs.TZDCSEL.bit.DCAEVT2            = 0;          // Digital Compare Output A Event 2</span></td></tr>
<tr name="2411" id="2411">
<td><a id="l2411" class='ln'>2411</a></td><td><span class="ct">       EPwm3Regs.TZDCSEL.bit.DCBEVT1            = 0;          // Digital Compare Output B Event 1</span></td></tr>
<tr name="2412" id="2412">
<td><a id="l2412" class='ln'>2412</a></td><td><span class="ct">       EPwm3Regs.TZDCSEL.bit.DCBEVT2            = 0;          // Digital Compare Output B Event 2</span></td></tr>
<tr name="2413" id="2413">
<td><a id="l2413" class='ln'>2413</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2414" id="2414">
<td><a id="l2414" class='ln'>2414</a></td><td>    <a id="2414c5" class="tk">EPwm3Regs</a>.<a id="2414c15" class="tk">TZDCSEL</a>.<a id="2414c23" class="tk">all</a> = (<a id="2414c30" class="tk">EPwm3Regs</a>.<a id="2414c40" class="tk">TZDCSEL</a>.<a id="2414c48" class="tk">all</a> <a id="2414c52" class="tk">&amp;</a> <a id="2414c54" class="tk">~</a>0xFFF) <a id="2414c62" class="tk">|</a> 0x0;</td></tr>
<tr name="2415" id="2415">
<td><a id="l2415" class='ln'>2415</a></td><td></td></tr>
<tr name="2416" id="2416">
<td><a id="l2416" class='ln'>2416</a></td><td>    <span class="ct">/*	// Digital Compare Filter Control Register</span></td></tr>
<tr name="2417" id="2417">
<td><a id="l2417" class='ln'>2417</a></td><td><span class="ct">       EPwm3Regs.DCFCTL.bit.BLANKE              = 0;          // Blanking Enable/Disable</span></td></tr>
<tr name="2418" id="2418">
<td><a id="l2418" class='ln'>2418</a></td><td><span class="ct">       EPwm3Regs.DCFCTL.bit.PULSESEL            = 1;          // Pulse Select for Blanking &amp; Capture Alignment</span></td></tr>
<tr name="2419" id="2419">
<td><a id="l2419" class='ln'>2419</a></td><td><span class="ct">       EPwm3Regs.DCFCTL.bit.BLANKINV            = 0;          // Blanking Window Inversion</span></td></tr>
<tr name="2420" id="2420">
<td><a id="l2420" class='ln'>2420</a></td><td><span class="ct">       EPwm3Regs.DCFCTL.bit.SRCSEL              = 0;          // Filter Block Signal Source Select</span></td></tr>
<tr name="2421" id="2421">
<td><a id="l2421" class='ln'>2421</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2422" id="2422">
<td><a id="l2422" class='ln'>2422</a></td><td>    <a id="2422c5" class="tk">EPwm3Regs</a>.<a id="2422c15" class="tk">DCFCTL</a>.<a id="2422c22" class="tk">all</a> = (<a id="2422c29" class="tk">EPwm3Regs</a>.<a id="2422c39" class="tk">DCFCTL</a>.<a id="2422c46" class="tk">all</a> <a id="2422c50" class="tk">&amp;</a> <a id="2422c52" class="tk">~</a>0x3F) <a id="2422c59" class="tk">|</a> 0x10;</td></tr>
<tr name="2423" id="2423">
<td><a id="l2423" class='ln'>2423</a></td><td>    <a id="2423c5" class="tk">EPwm3Regs</a>.<a id="2423c15" class="tk">DCFOFFSET</a> = 0;           <span class="ct">// Digital Compare Filter Offset Register</span></td></tr>
<tr name="2424" id="2424">
<td><a id="l2424" class='ln'>2424</a></td><td>    <a id="2424c5" class="tk">EPwm3Regs</a>.<a id="2424c15" class="tk">DCFWINDOW</a> = 0;           <span class="ct">// Digital Compare Filter Window Register</span></td></tr>
<tr name="2425" id="2425">
<td><a id="l2425" class='ln'>2425</a></td><td></td></tr>
<tr name="2426" id="2426">
<td><a id="l2426" class='ln'>2426</a></td><td>    <span class="ct">/*	// Digital Compare Capture Control Register</span></td></tr>
<tr name="2427" id="2427">
<td><a id="l2427" class='ln'>2427</a></td><td><span class="ct">       EPwm3Regs.DCCAPCTL.bit.CAPE              = 0;          // Counter Capture Enable</span></td></tr>
<tr name="2428" id="2428">
<td><a id="l2428" class='ln'>2428</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2429" id="2429">
<td><a id="l2429" class='ln'>2429</a></td><td>    <a id="2429c5" class="tk">EPwm3Regs</a>.<a id="2429c15" class="tk">DCCAPCTL</a>.<a id="2429c24" class="tk">all</a> = (<a id="2429c31" class="tk">EPwm3Regs</a>.<a id="2429c41" class="tk">DCCAPCTL</a>.<a id="2429c50" class="tk">all</a> <a id="2429c54" class="tk">&amp;</a> <a id="2429c56" class="tk">~</a>0x1) <a id="2429c62" class="tk">|</a> 0x0;</td></tr>
<tr name="2430" id="2430">
<td><a id="l2430" class='ln'>2430</a></td><td></td></tr>
<tr name="2431" id="2431">
<td><a id="l2431" class='ln'>2431</a></td><td>    <span class="ct">/*	// HRPWM Configuration Register</span></td></tr>
<tr name="2432" id="2432">
<td><a id="l2432" class='ln'>2432</a></td><td><span class="ct">       EPwm3Regs.HRCNFG.bit.SWAPAB              = 0;          // Swap EPWMA and EPWMB Outputs Bit</span></td></tr>
<tr name="2433" id="2433">
<td><a id="l2433" class='ln'>2433</a></td><td><span class="ct">       EPwm3Regs.HRCNFG.bit.SELOUTB             = 0;          // EPWMB Output Selection Bit</span></td></tr>
<tr name="2434" id="2434">
<td><a id="l2434" class='ln'>2434</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2435" id="2435">
<td><a id="l2435" class='ln'>2435</a></td><td>    <a id="2435c5" class="tk">EPwm3Regs</a>.<a id="2435c15" class="tk">HRCNFG</a>.<a id="2435c22" class="tk">all</a> = (<a id="2435c29" class="tk">EPwm3Regs</a>.<a id="2435c39" class="tk">HRCNFG</a>.<a id="2435c46" class="tk">all</a> <a id="2435c50" class="tk">&amp;</a> <a id="2435c52" class="tk">~</a>0xA0) <a id="2435c59" class="tk">|</a> 0x0;</td></tr>
<tr name="2436" id="2436">
<td><a id="l2436" class='ln'>2436</a></td><td></td></tr>
<tr name="2437" id="2437">
<td><a id="l2437" class='ln'>2437</a></td><td>    <span class="ct">/* Update the Link Registers with the link value for all the Compare values and TBPRD */</span></td></tr>
<tr name="2438" id="2438">
<td><a id="l2438" class='ln'>2438</a></td><td>    <span class="ct">/* No error is thrown if the ePWM register exists in the model or not */</span></td></tr>
<tr name="2439" id="2439">
<td><a id="l2439" class='ln'>2439</a></td><td>    <a id="2439c5" class="tk">EPwm3Regs</a>.<a id="2439c15" class="tk">EPWMXLINK</a>.<a id="2439c25" class="tk">bit</a>.<a id="2439c29" class="tk">TBPRDLINK</a> = 2;</td></tr>
<tr name="2440" id="2440">
<td><a id="l2440" class='ln'>2440</a></td><td>    <a id="2440c5" class="tk">EPwm3Regs</a>.<a id="2440c15" class="tk">EPWMXLINK</a>.<a id="2440c25" class="tk">bit</a>.<a id="2440c29" class="tk">CMPALINK</a> = 2;</td></tr>
<tr name="2441" id="2441">
<td><a id="l2441" class='ln'>2441</a></td><td>    <a id="2441c5" class="tk">EPwm3Regs</a>.<a id="2441c15" class="tk">EPWMXLINK</a>.<a id="2441c25" class="tk">bit</a>.<a id="2441c29" class="tk">CMPBLINK</a> = 2;</td></tr>
<tr name="2442" id="2442">
<td><a id="l2442" class='ln'>2442</a></td><td>    <a id="2442c5" class="tk">EPwm3Regs</a>.<a id="2442c15" class="tk">EPWMXLINK</a>.<a id="2442c25" class="tk">bit</a>.<a id="2442c29" class="tk">CMPCLINK</a> = 2;</td></tr>
<tr name="2443" id="2443">
<td><a id="l2443" class='ln'>2443</a></td><td>    <a id="2443c5" class="tk">EPwm3Regs</a>.<a id="2443c15" class="tk">EPWMXLINK</a>.<a id="2443c25" class="tk">bit</a>.<a id="2443c29" class="tk">CMPDLINK</a> = 2;</td></tr>
<tr name="2444" id="2444">
<td><a id="l2444" class='ln'>2444</a></td><td>    <a id="2444c5" class="tk">EDIS</a>;</td></tr>
<tr name="2445" id="2445">
<td><a id="l2445" class='ln'>2445</a></td><td>    <a id="2445c5" class="tk">EALLOW</a>;</td></tr>
<tr name="2446" id="2446">
<td><a id="l2446" class='ln'>2446</a></td><td>    <a id="2446c5" class="tk">CpuSysRegs</a>.<a id="2446c16" class="tk">PCLKCR0</a>.<a id="2446c24" class="tk">bit</a>.<a id="2446c28" class="tk">TBCLKSYNC</a> = 1;</td></tr>
<tr name="2447" id="2447">
<td><a id="l2447" class='ln'>2447</a></td><td>    <a id="2447c5" class="tk">EDIS</a>;</td></tr>
<tr name="2448" id="2448">
<td><a id="l2448" class='ln'>2448</a></td><td>  <span class="br">}</span></td></tr>
<tr name="2449" id="2449">
<td><a id="l2449" class='ln'>2449</a></td><td><span class="br">}</span></td></tr>
<tr name="2450" id="2450">
<td><a id="l2450" class='ln'>2450</a></td><td></td></tr>
<tr name="2451" id="2451">
<td><a id="l2451" class='ln'>2451</a></td><td><span class="ct">/* Output and update for function-call system: '<a class="ct blk" blk_line="2451">&lt;S3&gt;/ePWM</a>' */</span></td></tr>
<tr name="2452" id="2452">
<td><a id="l2452" class='ln'>2452</a></td><td><span class="pp">#pragma</span> <a id="2452c9" class="tk">CODE_SECTION</a> (<a id="2452c23" class="tk">TEST_IPM_2_0_ePWM</a>, "ramfuncs")</td></tr>
<tr name="2453" id="2453">
<td><a id="l2453" class='ln'>2453</a></td><td></td></tr>
<tr name="2454" id="2454">
<td><a id="l2454" class='ln'>2454</a></td><td><span class="kw">void</span> <a id="2454c6" class="tk">TEST_IPM_2_0_ePWM</a>(<span class="kw">void</span>)</td></tr>
<tr name="2455" id="2455">
<td><a id="l2455" class='ln'>2455</a></td><td><span class="br">{</span></td></tr>
<tr name="2456" id="2456">
<td><a id="l2456" class='ln'>2456</a></td><td>  <span class="ct">/* local block i/o variables */</span></td></tr>
<tr name="2457" id="2457">
<td><a id="l2457" class='ln'>2457</a></td><td>  <a id="2457c3" class="tk">uint16_T</a> <a id="2457c12" class="tk">rtb_Switch</a>[2];</td></tr>
<tr name="2458" id="2458">
<td><a id="l2458" class='ln'>2458</a></td><td>  <a id="2458c3" class="tk">uint16_T</a> <a id="2458c12" class="tk">rtb_DataStoreRead7</a>;</td></tr>
<tr name="2459" id="2459">
<td><a id="l2459" class='ln'>2459</a></td><td></td></tr>
<tr name="2460" id="2460">
<td><a id="l2460" class='ln'>2460</a></td><td>  <span class="ct">/* Switch: '<a class="ct blk" blk_line="2460">&lt;S30&gt;/Switch</a>' incorporates:</span></td></tr>
<tr name="2461" id="2461">
<td><a id="l2461" class='ln'>2461</a></td><td><span class="ct">   *  DataStoreRead: '<a class="ct blk" blk_line="2461">&lt;S30&gt;/Data Store Read1</a>'</span></td></tr>
<tr name="2462" id="2462">
<td><a id="l2462" class='ln'>2462</a></td><td><span class="ct">   */</span></td></tr>
<tr name="2463" id="2463">
<td><a id="l2463" class='ln'>2463</a></td><td>  <span class="kw">if</span> (<a id="2463c7" class="tk">STOP</a> <a id="2463c12" class="tk">!=</a> 0U) <span class="br">{</span></td></tr>
<tr name="2464" id="2464">
<td><a id="l2464" class='ln'>2464</a></td><td>    <a id="2464c5" class="tk">rtb_Switch</a>[0] = 1U;</td></tr>
<tr name="2465" id="2465">
<td><a id="l2465" class='ln'>2465</a></td><td>    <a id="2465c5" class="tk">rtb_Switch</a>[1] = 2U;</td></tr>
<tr name="2466" id="2466">
<td><a id="l2466" class='ln'>2466</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="2467" id="2467">
<td><a id="l2467" class='ln'>2467</a></td><td>    <a id="2467c5" class="tk">rtb_Switch</a>[0] = 0U;</td></tr>
<tr name="2468" id="2468">
<td><a id="l2468" class='ln'>2468</a></td><td>    <a id="2468c5" class="tk">rtb_Switch</a>[1] = 0U;</td></tr>
<tr name="2469" id="2469">
<td><a id="l2469" class='ln'>2469</a></td><td>  <span class="br">}</span></td></tr>
<tr name="2470" id="2470">
<td><a id="l2470" class='ln'>2470</a></td><td></td></tr>
<tr name="2471" id="2471">
<td><a id="l2471" class='ln'>2471</a></td><td>  <span class="ct">/* End of Switch: '<a class="ct blk" blk_line="2471">&lt;S30&gt;/Switch</a>' */</span></td></tr>
<tr name="2472" id="2472">
<td><a id="l2472" class='ln'>2472</a></td><td></td></tr>
<tr name="2473" id="2473">
<td><a id="l2473" class='ln'>2473</a></td><td>  <span class="ct">/* DataStoreRead: '<a class="ct blk" blk_line="2473">&lt;S30&gt;/Data Store Read3</a>' */</span></td></tr>
<tr name="2474" id="2474">
<td><a id="l2474" class='ln'>2474</a></td><td>  <a id="2474c3" class="tk">rtb_DataStoreRead7</a> = <a id="2474c24" class="tk">COMPARE_A</a>;</td></tr>
<tr name="2475" id="2475">
<td><a id="l2475" class='ln'>2475</a></td><td></td></tr>
<tr name="2476" id="2476">
<td><a id="l2476" class='ln'>2476</a></td><td>  <span class="ct">/* S-Function (c2802xpwm): '<a class="ct blk" blk_line="2476">&lt;S30&gt;/ePWM</a>' */</span></td></tr>
<tr name="2477" id="2477">
<td><a id="l2477" class='ln'>2477</a></td><td></td></tr>
<tr name="2478" id="2478">
<td><a id="l2478" class='ln'>2478</a></td><td>  <span class="ct">/*-- Update CMPA value for ePWM1 --*/</span></td></tr>
<tr name="2479" id="2479">
<td><a id="l2479" class='ln'>2479</a></td><td>  <span class="br">{</span></td></tr>
<tr name="2480" id="2480">
<td><a id="l2480" class='ln'>2480</a></td><td>    <a id="2480c5" class="tk">EPwm1Regs</a>.<a id="2480c15" class="tk">CMPA</a>.<a id="2480c20" class="tk">bit</a>.<a id="2480c24" class="tk">CMPA</a> = (<a id="2480c32" class="tk">uint16_T</a>)(<a id="2480c42" class="tk">rtb_DataStoreRead7</a>);</td></tr>
<tr name="2481" id="2481">
<td><a id="l2481" class='ln'>2481</a></td><td>  <span class="br">}</span></td></tr>
<tr name="2482" id="2482">
<td><a id="l2482" class='ln'>2482</a></td><td></td></tr>
<tr name="2483" id="2483">
<td><a id="l2483" class='ln'>2483</a></td><td>  <a id="2483c3" class="tk">EPwm1Regs</a>.<a id="2483c13" class="tk">AQCSFRC</a>.<a id="2483c21" class="tk">bit</a>.<a id="2483c25" class="tk">CSFA</a> = <a id="2483c32" class="tk">rtb_Switch</a>[0];</td></tr>
<tr name="2484" id="2484">
<td><a id="l2484" class='ln'>2484</a></td><td>  <a id="2484c3" class="tk">EPwm1Regs</a>.<a id="2484c13" class="tk">AQCSFRC</a>.<a id="2484c21" class="tk">bit</a>.<a id="2484c25" class="tk">CSFB</a> = <a id="2484c32" class="tk">rtb_Switch</a>[1];</td></tr>
<tr name="2485" id="2485">
<td><a id="l2485" class='ln'>2485</a></td><td></td></tr>
<tr name="2486" id="2486">
<td><a id="l2486" class='ln'>2486</a></td><td>  <span class="ct">/* DataStoreRead: '<a class="ct blk" blk_line="2486">&lt;S30&gt;/Data Store Read4</a>' */</span></td></tr>
<tr name="2487" id="2487">
<td><a id="l2487" class='ln'>2487</a></td><td>  <a id="2487c3" class="tk">rtb_DataStoreRead7</a> = <a id="2487c24" class="tk">COMPARE_B</a>;</td></tr>
<tr name="2488" id="2488">
<td><a id="l2488" class='ln'>2488</a></td><td></td></tr>
<tr name="2489" id="2489">
<td><a id="l2489" class='ln'>2489</a></td><td>  <span class="ct">/* S-Function (c2802xpwm): '<a class="ct blk" blk_line="2489">&lt;S30&gt;/ePWM1</a>' */</span></td></tr>
<tr name="2490" id="2490">
<td><a id="l2490" class='ln'>2490</a></td><td></td></tr>
<tr name="2491" id="2491">
<td><a id="l2491" class='ln'>2491</a></td><td>  <span class="ct">/*-- Update CMPA value for ePWM2 --*/</span></td></tr>
<tr name="2492" id="2492">
<td><a id="l2492" class='ln'>2492</a></td><td>  <span class="br">{</span></td></tr>
<tr name="2493" id="2493">
<td><a id="l2493" class='ln'>2493</a></td><td>    <a id="2493c5" class="tk">EPwm2Regs</a>.<a id="2493c15" class="tk">CMPA</a>.<a id="2493c20" class="tk">bit</a>.<a id="2493c24" class="tk">CMPA</a> = (<a id="2493c32" class="tk">uint16_T</a>)(<a id="2493c42" class="tk">rtb_DataStoreRead7</a>);</td></tr>
<tr name="2494" id="2494">
<td><a id="l2494" class='ln'>2494</a></td><td>  <span class="br">}</span></td></tr>
<tr name="2495" id="2495">
<td><a id="l2495" class='ln'>2495</a></td><td></td></tr>
<tr name="2496" id="2496">
<td><a id="l2496" class='ln'>2496</a></td><td>  <a id="2496c3" class="tk">EPwm2Regs</a>.<a id="2496c13" class="tk">AQCSFRC</a>.<a id="2496c21" class="tk">bit</a>.<a id="2496c25" class="tk">CSFA</a> = <a id="2496c32" class="tk">rtb_Switch</a>[0];</td></tr>
<tr name="2497" id="2497">
<td><a id="l2497" class='ln'>2497</a></td><td>  <a id="2497c3" class="tk">EPwm2Regs</a>.<a id="2497c13" class="tk">AQCSFRC</a>.<a id="2497c21" class="tk">bit</a>.<a id="2497c25" class="tk">CSFB</a> = <a id="2497c32" class="tk">rtb_Switch</a>[1];</td></tr>
<tr name="2498" id="2498">
<td><a id="l2498" class='ln'>2498</a></td><td></td></tr>
<tr name="2499" id="2499">
<td><a id="l2499" class='ln'>2499</a></td><td>  <span class="ct">/* DataStoreRead: '<a class="ct blk" blk_line="2499">&lt;S30&gt;/Data Store Read7</a>' */</span></td></tr>
<tr name="2500" id="2500">
<td><a id="l2500" class='ln'>2500</a></td><td>  <a id="2500c3" class="tk">rtb_DataStoreRead7</a> = <a id="2500c24" class="tk">COMPARE_C</a>;</td></tr>
<tr name="2501" id="2501">
<td><a id="l2501" class='ln'>2501</a></td><td></td></tr>
<tr name="2502" id="2502">
<td><a id="l2502" class='ln'>2502</a></td><td>  <span class="ct">/* S-Function (c2802xpwm): '<a class="ct blk" blk_line="2502">&lt;S30&gt;/ePWM2</a>' */</span></td></tr>
<tr name="2503" id="2503">
<td><a id="l2503" class='ln'>2503</a></td><td></td></tr>
<tr name="2504" id="2504">
<td><a id="l2504" class='ln'>2504</a></td><td>  <span class="ct">/*-- Update CMPA value for ePWM3 --*/</span></td></tr>
<tr name="2505" id="2505">
<td><a id="l2505" class='ln'>2505</a></td><td>  <span class="br">{</span></td></tr>
<tr name="2506" id="2506">
<td><a id="l2506" class='ln'>2506</a></td><td>    <a id="2506c5" class="tk">EPwm3Regs</a>.<a id="2506c15" class="tk">CMPA</a>.<a id="2506c20" class="tk">bit</a>.<a id="2506c24" class="tk">CMPA</a> = (<a id="2506c32" class="tk">uint16_T</a>)(<a id="2506c42" class="tk">rtb_DataStoreRead7</a>);</td></tr>
<tr name="2507" id="2507">
<td><a id="l2507" class='ln'>2507</a></td><td>  <span class="br">}</span></td></tr>
<tr name="2508" id="2508">
<td><a id="l2508" class='ln'>2508</a></td><td></td></tr>
<tr name="2509" id="2509">
<td><a id="l2509" class='ln'>2509</a></td><td>  <a id="2509c3" class="tk">EPwm3Regs</a>.<a id="2509c13" class="tk">AQCSFRC</a>.<a id="2509c21" class="tk">bit</a>.<a id="2509c25" class="tk">CSFA</a> = <a id="2509c32" class="tk">rtb_Switch</a>[0];</td></tr>
<tr name="2510" id="2510">
<td><a id="l2510" class='ln'>2510</a></td><td>  <a id="2510c3" class="tk">EPwm3Regs</a>.<a id="2510c13" class="tk">AQCSFRC</a>.<a id="2510c21" class="tk">bit</a>.<a id="2510c25" class="tk">CSFB</a> = <a id="2510c32" class="tk">rtb_Switch</a>[1];</td></tr>
<tr name="2511" id="2511">
<td><a id="l2511" class='ln'>2511</a></td><td></td></tr>
<tr name="2512" id="2512">
<td><a id="l2512" class='ln'>2512</a></td><td>  <span class="ct">/* If: '<a class="ct blk" blk_line="2512">&lt;S30&gt;/If</a>' incorporates:</span></td></tr>
<tr name="2513" id="2513">
<td><a id="l2513" class='ln'>2513</a></td><td><span class="ct">   *  DataStoreRead: '<a class="ct blk" blk_line="2513">&lt;S30&gt;/Data Store Read1</a>'</span></td></tr>
<tr name="2514" id="2514">
<td><a id="l2514" class='ln'>2514</a></td><td><span class="ct">   */</span></td></tr>
<tr name="2515" id="2515">
<td><a id="l2515" class='ln'>2515</a></td><td>  <span class="kw">if</span> (<a id="2515c7" class="tk">STOP</a> <a id="2515c12" class="tk">==</a> 1U) <span class="br">{</span></td></tr>
<tr name="2516" id="2516">
<td><a id="l2516" class='ln'>2516</a></td><td>    <span class="ct">/* Outputs for IfAction SubSystem: '<a class="ct blk" blk_line="2516">&lt;S30&gt;/If Action Subsystem</a>' incorporates:</span></td></tr>
<tr name="2517" id="2517">
<td><a id="l2517" class='ln'>2517</a></td><td><span class="ct">     *  ActionPort: '<a class="ct blk" blk_line="2517">&lt;S118&gt;/Action Port</a>'</span></td></tr>
<tr name="2518" id="2518">
<td><a id="l2518" class='ln'>2518</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2519" id="2519">
<td><a id="l2519" class='ln'>2519</a></td><td>    <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="2519">&lt;S118&gt;/Data Store Write</a>' incorporates:</span></td></tr>
<tr name="2520" id="2520">
<td><a id="l2520" class='ln'>2520</a></td><td><span class="ct">     *  Constant: '<a class="ct blk" blk_line="2520">&lt;S118&gt;/Constant</a>'</span></td></tr>
<tr name="2521" id="2521">
<td><a id="l2521" class='ln'>2521</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2522" id="2522">
<td><a id="l2522" class='ln'>2522</a></td><td>    <a id="2522c5" class="tk">N_Integral</a> = 0.0F;</td></tr>
<tr name="2523" id="2523">
<td><a id="l2523" class='ln'>2523</a></td><td></td></tr>
<tr name="2524" id="2524">
<td><a id="l2524" class='ln'>2524</a></td><td>    <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="2524">&lt;S118&gt;/Data Store Write1</a>' incorporates:</span></td></tr>
<tr name="2525" id="2525">
<td><a id="l2525" class='ln'>2525</a></td><td><span class="ct">     *  Constant: '<a class="ct blk" blk_line="2525">&lt;S118&gt;/Constant</a>'</span></td></tr>
<tr name="2526" id="2526">
<td><a id="l2526" class='ln'>2526</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2527" id="2527">
<td><a id="l2527" class='ln'>2527</a></td><td>    <a id="2527c5" class="tk">Iq_Integral</a> = 0.0F;</td></tr>
<tr name="2528" id="2528">
<td><a id="l2528" class='ln'>2528</a></td><td></td></tr>
<tr name="2529" id="2529">
<td><a id="l2529" class='ln'>2529</a></td><td>    <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="2529">&lt;S118&gt;/Data Store Write10</a>' incorporates:</span></td></tr>
<tr name="2530" id="2530">
<td><a id="l2530" class='ln'>2530</a></td><td><span class="ct">     *  Constant: '<a class="ct blk" blk_line="2530">&lt;S118&gt;/Constant</a>'</span></td></tr>
<tr name="2531" id="2531">
<td><a id="l2531" class='ln'>2531</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2532" id="2532">
<td><a id="l2532" class='ln'>2532</a></td><td>    <a id="2532c5" class="tk">FbL_z1_Integral</a> = 0.0F;</td></tr>
<tr name="2533" id="2533">
<td><a id="l2533" class='ln'>2533</a></td><td></td></tr>
<tr name="2534" id="2534">
<td><a id="l2534" class='ln'>2534</a></td><td>    <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="2534">&lt;S118&gt;/Data Store Write12</a>' incorporates:</span></td></tr>
<tr name="2535" id="2535">
<td><a id="l2535" class='ln'>2535</a></td><td><span class="ct">     *  Constant: '<a class="ct blk" blk_line="2535">&lt;S118&gt;/Constant</a>'</span></td></tr>
<tr name="2536" id="2536">
<td><a id="l2536" class='ln'>2536</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2537" id="2537">
<td><a id="l2537" class='ln'>2537</a></td><td>    <a id="2537c5" class="tk">FbL_Udc_Integral</a> = 0.0F;</td></tr>
<tr name="2538" id="2538">
<td><a id="l2538" class='ln'>2538</a></td><td></td></tr>
<tr name="2539" id="2539">
<td><a id="l2539" class='ln'>2539</a></td><td>    <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="2539">&lt;S118&gt;/Data Store Write2</a>' incorporates:</span></td></tr>
<tr name="2540" id="2540">
<td><a id="l2540" class='ln'>2540</a></td><td><span class="ct">     *  Constant: '<a class="ct blk" blk_line="2540">&lt;S118&gt;/Constant</a>'</span></td></tr>
<tr name="2541" id="2541">
<td><a id="l2541" class='ln'>2541</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2542" id="2542">
<td><a id="l2542" class='ln'>2542</a></td><td>    <a id="2542c5" class="tk">Id_Integral</a> = 0.0F;</td></tr>
<tr name="2543" id="2543">
<td><a id="l2543" class='ln'>2543</a></td><td></td></tr>
<tr name="2544" id="2544">
<td><a id="l2544" class='ln'>2544</a></td><td>    <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="2544">&lt;S118&gt;/Data Store Write3</a>' incorporates:</span></td></tr>
<tr name="2545" id="2545">
<td><a id="l2545" class='ln'>2545</a></td><td><span class="ct">     *  Constant: '<a class="ct blk" blk_line="2545">&lt;S118&gt;/Constant</a>'</span></td></tr>
<tr name="2546" id="2546">
<td><a id="l2546" class='ln'>2546</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2547" id="2547">
<td><a id="l2547" class='ln'>2547</a></td><td>    <a id="2547c5" class="tk">Udc_Integral</a> = 0.0F;</td></tr>
<tr name="2548" id="2548">
<td><a id="l2548" class='ln'>2548</a></td><td></td></tr>
<tr name="2549" id="2549">
<td><a id="l2549" class='ln'>2549</a></td><td>    <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="2549">&lt;S118&gt;/Data Store Write4</a>' incorporates:</span></td></tr>
<tr name="2550" id="2550">
<td><a id="l2550" class='ln'>2550</a></td><td><span class="ct">     *  Constant: '<a class="ct blk" blk_line="2550">&lt;S118&gt;/Constant</a>'</span></td></tr>
<tr name="2551" id="2551">
<td><a id="l2551" class='ln'>2551</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2552" id="2552">
<td><a id="l2552" class='ln'>2552</a></td><td>    <a id="2552c5" class="tk">smc_x1_integral</a> = 0.0F;</td></tr>
<tr name="2553" id="2553">
<td><a id="l2553" class='ln'>2553</a></td><td></td></tr>
<tr name="2554" id="2554">
<td><a id="l2554" class='ln'>2554</a></td><td>    <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="2554">&lt;S118&gt;/Data Store Write5</a>' incorporates:</span></td></tr>
<tr name="2555" id="2555">
<td><a id="l2555" class='ln'>2555</a></td><td><span class="ct">     *  Constant: '<a class="ct blk" blk_line="2555">&lt;S118&gt;/Constant</a>'</span></td></tr>
<tr name="2556" id="2556">
<td><a id="l2556" class='ln'>2556</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2557" id="2557">
<td><a id="l2557" class='ln'>2557</a></td><td>    <a id="2557c5" class="tk">smc_e1_integral</a> = 0.0F;</td></tr>
<tr name="2558" id="2558">
<td><a id="l2558" class='ln'>2558</a></td><td></td></tr>
<tr name="2559" id="2559">
<td><a id="l2559" class='ln'>2559</a></td><td>    <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="2559">&lt;S118&gt;/Data Store Write6</a>' incorporates:</span></td></tr>
<tr name="2560" id="2560">
<td><a id="l2560" class='ln'>2560</a></td><td><span class="ct">     *  Constant: '<a class="ct blk" blk_line="2560">&lt;S118&gt;/Constant</a>'</span></td></tr>
<tr name="2561" id="2561">
<td><a id="l2561" class='ln'>2561</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2562" id="2562">
<td><a id="l2562" class='ln'>2562</a></td><td>    <a id="2562c5" class="tk">smc_z1_integral</a> = 0.0F;</td></tr>
<tr name="2563" id="2563">
<td><a id="l2563" class='ln'>2563</a></td><td></td></tr>
<tr name="2564" id="2564">
<td><a id="l2564" class='ln'>2564</a></td><td>    <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="2564">&lt;S118&gt;/Data Store Write7</a>' incorporates:</span></td></tr>
<tr name="2565" id="2565">
<td><a id="l2565" class='ln'>2565</a></td><td><span class="ct">     *  Constant: '<a class="ct blk" blk_line="2565">&lt;S118&gt;/Constant</a>'</span></td></tr>
<tr name="2566" id="2566">
<td><a id="l2566" class='ln'>2566</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2567" id="2567">
<td><a id="l2567" class='ln'>2567</a></td><td>    <a id="2567c5" class="tk">FbL_smc_integral</a> = 0.0F;</td></tr>
<tr name="2568" id="2568">
<td><a id="l2568" class='ln'>2568</a></td><td></td></tr>
<tr name="2569" id="2569">
<td><a id="l2569" class='ln'>2569</a></td><td>    <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="2569">&lt;S118&gt;/Data Store Write9</a>' incorporates:</span></td></tr>
<tr name="2570" id="2570">
<td><a id="l2570" class='ln'>2570</a></td><td><span class="ct">     *  Constant: '<a class="ct blk" blk_line="2570">&lt;S118&gt;/Constant</a>'</span></td></tr>
<tr name="2571" id="2571">
<td><a id="l2571" class='ln'>2571</a></td><td><span class="ct">     */</span></td></tr>
<tr name="2572" id="2572">
<td><a id="l2572" class='ln'>2572</a></td><td>    <a id="2572c5" class="tk">FbL_z3_Integral</a> = 0.0F;</td></tr>
<tr name="2573" id="2573">
<td><a id="l2573" class='ln'>2573</a></td><td></td></tr>
<tr name="2574" id="2574">
<td><a id="l2574" class='ln'>2574</a></td><td>    <span class="ct">/* End of Outputs for SubSystem: '<a class="ct blk" blk_line="2574">&lt;S30&gt;/If Action Subsystem</a>' */</span></td></tr>
<tr name="2575" id="2575">
<td><a id="l2575" class='ln'>2575</a></td><td>  <span class="br">}</span></td></tr>
<tr name="2576" id="2576">
<td><a id="l2576" class='ln'>2576</a></td><td></td></tr>
<tr name="2577" id="2577">
<td><a id="l2577" class='ln'>2577</a></td><td>  <span class="ct">/* End of If: '<a class="ct blk" blk_line="2577">&lt;S30&gt;/If</a>' */</span></td></tr>
<tr name="2578" id="2578">
<td><a id="l2578" class='ln'>2578</a></td><td><span class="br">}</span></td></tr>
<tr name="2579" id="2579">
<td><a id="l2579" class='ln'>2579</a></td><td></td></tr>
<tr name="2580" id="2580">
<td><a id="l2580" class='ln'>2580</a></td><td><span class="pp">#pragma</span> <a id="2580c9" class="tk">CODE_SECTION</a> (<a id="2580c23" class="tk">TEST_IPM_2_SystemCore_release_m</a>, "ramfuncs")</td></tr>
<tr name="2581" id="2581">
<td><a id="l2581" class='ln'>2581</a></td><td></td></tr>
<tr name="2582" id="2582">
<td><a id="l2582" class='ln'>2582</a></td><td><span class="kw">static</span> <span class="kw">void</span> <a id="2582c13" class="tk">TEST_IPM_2_SystemCore_release_m</a>(<span class="kw">const</span></td></tr>
<tr name="2583" id="2583">
<td><a id="l2583" class='ln'>2583</a></td><td>  <a id="2583c3" class="tk">codertarget_tic2000_blocks_SP_T</a> <a id="2583c35" class="tk">*</a><a id="2583c36" class="tk">obj</a>)</td></tr>
<tr name="2584" id="2584">
<td><a id="l2584" class='ln'>2584</a></td><td><span class="br">{</span></td></tr>
<tr name="2585" id="2585">
<td><a id="l2585" class='ln'>2585</a></td><td>  <a id="2585c3" class="tk">uint32_T</a> <a id="2585c12" class="tk">PinNameLoc</a>;</td></tr>
<tr name="2586" id="2586">
<td><a id="l2586" class='ln'>2586</a></td><td>  <a id="2586c3" class="tk">uint32_T</a> <a id="2586c12" class="tk">SPIPinsLoc</a>;</td></tr>
<tr name="2587" id="2587">
<td><a id="l2587" class='ln'>2587</a></td><td>  <span class="kw">if</span> ((<a id="2587c8" class="tk">obj</a>-&gt;<a id="2587c13" class="tk">isInitialized</a> <a id="2587c27" class="tk">==</a> 1L) <a id="2587c34" class="tk">&amp;&amp;</a> <a id="2587c37" class="tk">obj</a>-&gt;<a id="2587c42" class="tk">isSetupComplete</a>) <span class="br">{</span></td></tr>
<tr name="2588" id="2588">
<td><a id="l2588" class='ln'>2588</a></td><td>    <a id="2588c5" class="tk">PinNameLoc</a> = <a id="2588c18" class="tk">MW_UNDEFINED_VALUE</a>;</td></tr>
<tr name="2589" id="2589">
<td><a id="l2589" class='ln'>2589</a></td><td>    <a id="2589c5" class="tk">SPIPinsLoc</a> = <a id="2589c18" class="tk">MW_UNDEFINED_VALUE</a>;</td></tr>
<tr name="2590" id="2590">
<td><a id="l2590" class='ln'>2590</a></td><td>    <a id="2590c5" class="tk">MW_SPI_Close</a>(<a id="2590c18" class="tk">obj</a>-&gt;<a id="2590c23" class="tk">MW_SPI_HANDLE</a>, <a id="2590c38" class="tk">SPIPinsLoc</a>, <a id="2590c50" class="tk">SPIPinsLoc</a>, <a id="2590c62" class="tk">SPIPinsLoc</a>,</td></tr>
<tr name="2591" id="2591">
<td><a id="l2591" class='ln'>2591</a></td><td>                 <a id="2591c18" class="tk">PinNameLoc</a>);</td></tr>
<tr name="2592" id="2592">
<td><a id="l2592" class='ln'>2592</a></td><td>  <span class="br">}</span></td></tr>
<tr name="2593" id="2593">
<td><a id="l2593" class='ln'>2593</a></td><td><span class="br">}</span></td></tr>
<tr name="2594" id="2594">
<td><a id="l2594" class='ln'>2594</a></td><td></td></tr>
<tr name="2595" id="2595">
<td><a id="l2595" class='ln'>2595</a></td><td><span class="pp">#pragma</span> <a id="2595c9" class="tk">CODE_SECTION</a> (<a id="2595c23" class="tk">TEST_IPM_2__SystemCore_delete_a</a>, "ramfuncs")</td></tr>
<tr name="2596" id="2596">
<td><a id="l2596" class='ln'>2596</a></td><td></td></tr>
<tr name="2597" id="2597">
<td><a id="l2597" class='ln'>2597</a></td><td><span class="kw">static</span> <span class="kw">void</span> <a id="2597c13" class="tk">TEST_IPM_2__SystemCore_delete_a</a>(<span class="kw">const</span></td></tr>
<tr name="2598" id="2598">
<td><a id="l2598" class='ln'>2598</a></td><td>  <a id="2598c3" class="tk">codertarget_tic2000_blocks_SP_T</a> <a id="2598c35" class="tk">*</a><a id="2598c36" class="tk">obj</a>)</td></tr>
<tr name="2599" id="2599">
<td><a id="l2599" class='ln'>2599</a></td><td><span class="br">{</span></td></tr>
<tr name="2600" id="2600">
<td><a id="l2600" class='ln'>2600</a></td><td>  <a id="2600c3" class="tk">TEST_IPM_2_SystemCore_release_m</a>(<a id="2600c35" class="tk">obj</a>);</td></tr>
<tr name="2601" id="2601">
<td><a id="l2601" class='ln'>2601</a></td><td><span class="br">}</span></td></tr>
<tr name="2602" id="2602">
<td><a id="l2602" class='ln'>2602</a></td><td></td></tr>
<tr name="2603" id="2603">
<td><a id="l2603" class='ln'>2603</a></td><td><span class="pp">#pragma</span> <a id="2603c9" class="tk">CODE_SECTION</a> (<a id="2603c23" class="tk">matlabCodegenHandle_matlabCod_g</a>, "ramfuncs")</td></tr>
<tr name="2604" id="2604">
<td><a id="l2604" class='ln'>2604</a></td><td></td></tr>
<tr name="2605" id="2605">
<td><a id="l2605" class='ln'>2605</a></td><td><span class="kw">static</span> <span class="kw">void</span> <a id="2605c13" class="tk">matlabCodegenHandle_matlabCod_g</a>(<a id="2605c45" class="tk">codertarget_tic2000_blocks_SP_T</a> <a id="2605c77" class="tk">*</a><a id="2605c78" class="tk">obj</a>)</td></tr>
<tr name="2606" id="2606">
<td><a id="l2606" class='ln'>2606</a></td><td><span class="br">{</span></td></tr>
<tr name="2607" id="2607">
<td><a id="l2607" class='ln'>2607</a></td><td>  <span class="kw">if</span> (<a id="2607c7" class="tk">!</a><a id="2607c8" class="tk">obj</a>-&gt;<a id="2607c13" class="tk">matlabCodegenIsDeleted</a>) <span class="br">{</span></td></tr>
<tr name="2608" id="2608">
<td><a id="l2608" class='ln'>2608</a></td><td>    <a id="2608c5" class="tk">obj</a>-&gt;<a id="2608c10" class="tk">matlabCodegenIsDeleted</a> = true;</td></tr>
<tr name="2609" id="2609">
<td><a id="l2609" class='ln'>2609</a></td><td>    <a id="2609c5" class="tk">TEST_IPM_2__SystemCore_delete_a</a>(<a id="2609c37" class="tk">obj</a>);</td></tr>
<tr name="2610" id="2610">
<td><a id="l2610" class='ln'>2610</a></td><td>  <span class="br">}</span></td></tr>
<tr name="2611" id="2611">
<td><a id="l2611" class='ln'>2611</a></td><td><span class="br">}</span></td></tr>
<tr name="2612" id="2612">
<td><a id="l2612" class='ln'>2612</a></td><td></td></tr>
<tr name="2613" id="2613">
<td><a id="l2613" class='ln'>2613</a></td><td><span class="ct">/*</span></td></tr>
<tr name="2614" id="2614">
<td><a id="l2614" class='ln'>2614</a></td><td><span class="ct"> * Start for atomic system:</span></td></tr>
<tr name="2615" id="2615">
<td><a id="l2615" class='ln'>2615</a></td><td><span class="ct"> *    synthesized block</span></td></tr>
<tr name="2616" id="2616">
<td><a id="l2616" class='ln'>2616</a></td><td><span class="ct"> *    synthesized block</span></td></tr>
<tr name="2617" id="2617">
<td><a id="l2617" class='ln'>2617</a></td><td><span class="ct"> *    synthesized block</span></td></tr>
<tr name="2618" id="2618">
<td><a id="l2618" class='ln'>2618</a></td><td><span class="ct"> *    synthesized block</span></td></tr>
<tr name="2619" id="2619">
<td><a id="l2619" class='ln'>2619</a></td><td><span class="ct"> *    synthesized block</span></td></tr>
<tr name="2620" id="2620">
<td><a id="l2620" class='ln'>2620</a></td><td><span class="ct"> */</span></td></tr>
<tr name="2621" id="2621">
<td><a id="l2621" class='ln'>2621</a></td><td><span class="pp">#pragma</span> <a id="2621c9" class="tk">CODE_SECTION</a> (<a id="2621c23" class="tk">TEST_IPM_2_0_SPITransmit2_Start</a>, "ramfuncs")</td></tr>
<tr name="2622" id="2622">
<td><a id="l2622" class='ln'>2622</a></td><td></td></tr>
<tr name="2623" id="2623">
<td><a id="l2623" class='ln'>2623</a></td><td><span class="kw">void</span> <a id="2623c6" class="tk">TEST_IPM_2_0_SPITransmit2_Start</a>(<a id="2623c38" class="tk">DW_SPITransmit2_TEST_IPM_2_0_T</a> <a id="2623c69" class="tk">*</a><a id="2623c70" class="tk">localDW</a>)</td></tr>
<tr name="2624" id="2624">
<td><a id="l2624" class='ln'>2624</a></td><td><span class="br">{</span></td></tr>
<tr name="2625" id="2625">
<td><a id="l2625" class='ln'>2625</a></td><td>  <a id="2625c3" class="tk">codertarget_tic2000_blocks_SP_T</a> <a id="2625c35" class="tk">*</a><a id="2625c36" class="tk">obj</a>;</td></tr>
<tr name="2626" id="2626">
<td><a id="l2626" class='ln'>2626</a></td><td>  <a id="2626c3" class="tk">uint32_T</a> <a id="2626c12" class="tk">SSPinNameLoc</a>;</td></tr>
<tr name="2627" id="2627">
<td><a id="l2627" class='ln'>2627</a></td><td>  <a id="2627c3" class="tk">uint32_T</a> <a id="2627c12" class="tk">SPIPinsLoc</a>;</td></tr>
<tr name="2628" id="2628">
<td><a id="l2628" class='ln'>2628</a></td><td></td></tr>
<tr name="2629" id="2629">
<td><a id="l2629" class='ln'>2629</a></td><td>  <span class="ct">/* Start for MATLABSystem: '<a class="ct blk" blk_line="2629">&lt;S43&gt;/SPI Transmit2</a>' */</span></td></tr>
<tr name="2630" id="2630">
<td><a id="l2630" class='ln'>2630</a></td><td>  <a id="2630c3" class="tk">localDW</a>-&gt;<a id="2630c12" class="tk">obj</a>.<a id="2630c16" class="tk">matlabCodegenIsDeleted</a> = true;</td></tr>
<tr name="2631" id="2631">
<td><a id="l2631" class='ln'>2631</a></td><td>  <a id="2631c3" class="tk">localDW</a>-&gt;<a id="2631c12" class="tk">obj</a>.<a id="2631c16" class="tk">isInitialized</a> = 0L;</td></tr>
<tr name="2632" id="2632">
<td><a id="l2632" class='ln'>2632</a></td><td>  <a id="2632c3" class="tk">localDW</a>-&gt;<a id="2632c12" class="tk">obj</a>.<a id="2632c16" class="tk">matlabCodegenIsDeleted</a> = false;</td></tr>
<tr name="2633" id="2633">
<td><a id="l2633" class='ln'>2633</a></td><td>  <a id="2633c3" class="tk">localDW</a>-&gt;<a id="2633c12" class="tk">objisempty</a> = true;</td></tr>
<tr name="2634" id="2634">
<td><a id="l2634" class='ln'>2634</a></td><td>  <a id="2634c3" class="tk">obj</a> = <a id="2634c9" class="tk">&amp;</a><a id="2634c10" class="tk">localDW</a>-&gt;<a id="2634c19" class="tk">obj</a>;</td></tr>
<tr name="2635" id="2635">
<td><a id="l2635" class='ln'>2635</a></td><td>  <a id="2635c3" class="tk">localDW</a>-&gt;<a id="2635c12" class="tk">obj</a>.<a id="2635c16" class="tk">isSetupComplete</a> = false;</td></tr>
<tr name="2636" id="2636">
<td><a id="l2636" class='ln'>2636</a></td><td>  <a id="2636c3" class="tk">localDW</a>-&gt;<a id="2636c12" class="tk">obj</a>.<a id="2636c16" class="tk">isInitialized</a> = 1L;</td></tr>
<tr name="2637" id="2637">
<td><a id="l2637" class='ln'>2637</a></td><td>  <a id="2637c3" class="tk">SSPinNameLoc</a> = <a id="2637c18" class="tk">MW_UNDEFINED_VALUE</a>;</td></tr>
<tr name="2638" id="2638">
<td><a id="l2638" class='ln'>2638</a></td><td>  <a id="2638c3" class="tk">SPIPinsLoc</a> = <a id="2638c16" class="tk">MW_UNDEFINED_VALUE</a>;</td></tr>
<tr name="2639" id="2639">
<td><a id="l2639" class='ln'>2639</a></td><td>  <a id="2639c3" class="tk">obj</a>-&gt;<a id="2639c8" class="tk">MW_SPI_HANDLE</a> = <a id="2639c24" class="tk">MW_SPI_Open</a>(1UL, <a id="2639c41" class="tk">SPIPinsLoc</a>, <a id="2639c53" class="tk">SPIPinsLoc</a>, <a id="2639c65" class="tk">SPIPinsLoc</a>,</td></tr>
<tr name="2640" id="2640">
<td><a id="l2640" class='ln'>2640</a></td><td>    <a id="2640c5" class="tk">SSPinNameLoc</a>, true, 0U);</td></tr>
<tr name="2641" id="2641">
<td><a id="l2641" class='ln'>2641</a></td><td>  <a id="2641c3" class="tk">localDW</a>-&gt;<a id="2641c12" class="tk">obj</a>.<a id="2641c16" class="tk">isSetupComplete</a> = true;</td></tr>
<tr name="2642" id="2642">
<td><a id="l2642" class='ln'>2642</a></td><td><span class="br">}</span></td></tr>
<tr name="2643" id="2643">
<td><a id="l2643" class='ln'>2643</a></td><td></td></tr>
<tr name="2644" id="2644">
<td><a id="l2644" class='ln'>2644</a></td><td><span class="ct">/*</span></td></tr>
<tr name="2645" id="2645">
<td><a id="l2645" class='ln'>2645</a></td><td><span class="ct"> * Output and update for atomic system:</span></td></tr>
<tr name="2646" id="2646">
<td><a id="l2646" class='ln'>2646</a></td><td><span class="ct"> *    synthesized block</span></td></tr>
<tr name="2647" id="2647">
<td><a id="l2647" class='ln'>2647</a></td><td><span class="ct"> *    synthesized block</span></td></tr>
<tr name="2648" id="2648">
<td><a id="l2648" class='ln'>2648</a></td><td><span class="ct"> *    synthesized block</span></td></tr>
<tr name="2649" id="2649">
<td><a id="l2649" class='ln'>2649</a></td><td><span class="ct"> *    synthesized block</span></td></tr>
<tr name="2650" id="2650">
<td><a id="l2650" class='ln'>2650</a></td><td><span class="ct"> *    synthesized block</span></td></tr>
<tr name="2651" id="2651">
<td><a id="l2651" class='ln'>2651</a></td><td><span class="ct"> */</span></td></tr>
<tr name="2652" id="2652">
<td><a id="l2652" class='ln'>2652</a></td><td><span class="pp">#pragma</span> <a id="2652c9" class="tk">CODE_SECTION</a> (<a id="2652c23" class="tk">TEST_IPM_2_0_SPITransmit2</a>, "ramfuncs")</td></tr>
<tr name="2653" id="2653">
<td><a id="l2653" class='ln'>2653</a></td><td></td></tr>
<tr name="2654" id="2654">
<td><a id="l2654" class='ln'>2654</a></td><td><span class="kw">void</span> <a id="2654c6" class="tk">TEST_IPM_2_0_SPITransmit2</a>(<a id="2654c32" class="tk">uint16_T</a> <a id="2654c41" class="tk">rtu_0</a>, <a id="2654c48" class="tk">DW_SPITransmit2_TEST_IPM_2_0_T</a></td></tr>
<tr name="2655" id="2655">
<td><a id="l2655" class='ln'>2655</a></td><td>  <a id="2655c3" class="tk">*</a><a id="2655c4" class="tk">localDW</a>)</td></tr>
<tr name="2656" id="2656">
<td><a id="l2656" class='ln'>2656</a></td><td><span class="br">{</span></td></tr>
<tr name="2657" id="2657">
<td><a id="l2657" class='ln'>2657</a></td><td>  <a id="2657c3" class="tk">uint16_T</a> <a id="2657c12" class="tk">status</a>;</td></tr>
<tr name="2658" id="2658">
<td><a id="l2658" class='ln'>2658</a></td><td>  <a id="2658c3" class="tk">MW_SPI_Mode_type</a> <a id="2658c20" class="tk">ClockModeValue</a>;</td></tr>
<tr name="2659" id="2659">
<td><a id="l2659" class='ln'>2659</a></td><td>  <a id="2659c3" class="tk">MW_SPI_FirstBitTransfer_Type</a> <a id="2659c32" class="tk">MsbFirstTransferLoc</a>;</td></tr>
<tr name="2660" id="2660">
<td><a id="l2660" class='ln'>2660</a></td><td></td></tr>
<tr name="2661" id="2661">
<td><a id="l2661" class='ln'>2661</a></td><td>  <span class="ct">/* MATLABSystem: '<a class="ct blk" blk_line="2661">&lt;S43&gt;/SPI Transmit2</a>' */</span></td></tr>
<tr name="2662" id="2662">
<td><a id="l2662" class='ln'>2662</a></td><td>  <a id="2662c3" class="tk">MW_SPI_SetSlaveSelect</a>(<a id="2662c25" class="tk">localDW</a>-&gt;<a id="2662c34" class="tk">obj</a>.<a id="2662c38" class="tk">MW_SPI_HANDLE</a>, 0U, true);</td></tr>
<tr name="2663" id="2663">
<td><a id="l2663" class='ln'>2663</a></td><td>  <a id="2663c3" class="tk">ClockModeValue</a> = <a id="2663c20" class="tk">MW_SPI_MODE_0</a>;</td></tr>
<tr name="2664" id="2664">
<td><a id="l2664" class='ln'>2664</a></td><td>  <a id="2664c3" class="tk">MsbFirstTransferLoc</a> = <a id="2664c25" class="tk">MW_SPI_MOST_SIGNIFICANT_BIT_FIRST</a>;</td></tr>
<tr name="2665" id="2665">
<td><a id="l2665" class='ln'>2665</a></td><td>  <a id="2665c3" class="tk">status</a> = <a id="2665c12" class="tk">MW_SPI_SetFormat</a>(<a id="2665c29" class="tk">localDW</a>-&gt;<a id="2665c38" class="tk">obj</a>.<a id="2665c42" class="tk">MW_SPI_HANDLE</a>, 16U, <a id="2665c62" class="tk">ClockModeValue</a>,</td></tr>
<tr name="2666" id="2666">
<td><a id="l2666" class='ln'>2666</a></td><td>    <a id="2666c5" class="tk">MsbFirstTransferLoc</a>);</td></tr>
<tr name="2667" id="2667">
<td><a id="l2667" class='ln'>2667</a></td><td>  <span class="kw">if</span> (<a id="2667c7" class="tk">status</a> <a id="2667c14" class="tk">==</a> 0U) <span class="br">{</span></td></tr>
<tr name="2668" id="2668">
<td><a id="l2668" class='ln'>2668</a></td><td>    <a id="2668c5" class="tk">MW_SPI_Write_16bits</a>(<a id="2668c25" class="tk">localDW</a>-&gt;<a id="2668c34" class="tk">obj</a>.<a id="2668c38" class="tk">MW_SPI_HANDLE</a>, <a id="2668c53" class="tk">&amp;</a><a id="2668c54" class="tk">rtu_0</a>, 1UL, 0U);</td></tr>
<tr name="2669" id="2669">
<td><a id="l2669" class='ln'>2669</a></td><td>  <span class="br">}</span></td></tr>
<tr name="2670" id="2670">
<td><a id="l2670" class='ln'>2670</a></td><td></td></tr>
<tr name="2671" id="2671">
<td><a id="l2671" class='ln'>2671</a></td><td>  <span class="ct">/* End of MATLABSystem: '<a class="ct blk" blk_line="2671">&lt;S43&gt;/SPI Transmit2</a>' */</span></td></tr>
<tr name="2672" id="2672">
<td><a id="l2672" class='ln'>2672</a></td><td><span class="br">}</span></td></tr>
<tr name="2673" id="2673">
<td><a id="l2673" class='ln'>2673</a></td><td></td></tr>
<tr name="2674" id="2674">
<td><a id="l2674" class='ln'>2674</a></td><td><span class="ct">/*</span></td></tr>
<tr name="2675" id="2675">
<td><a id="l2675" class='ln'>2675</a></td><td><span class="ct"> * Termination for atomic system:</span></td></tr>
<tr name="2676" id="2676">
<td><a id="l2676" class='ln'>2676</a></td><td><span class="ct"> *    synthesized block</span></td></tr>
<tr name="2677" id="2677">
<td><a id="l2677" class='ln'>2677</a></td><td><span class="ct"> *    synthesized block</span></td></tr>
<tr name="2678" id="2678">
<td><a id="l2678" class='ln'>2678</a></td><td><span class="ct"> *    synthesized block</span></td></tr>
<tr name="2679" id="2679">
<td><a id="l2679" class='ln'>2679</a></td><td><span class="ct"> *    synthesized block</span></td></tr>
<tr name="2680" id="2680">
<td><a id="l2680" class='ln'>2680</a></td><td><span class="ct"> *    synthesized block</span></td></tr>
<tr name="2681" id="2681">
<td><a id="l2681" class='ln'>2681</a></td><td><span class="ct"> */</span></td></tr>
<tr name="2682" id="2682">
<td><a id="l2682" class='ln'>2682</a></td><td><span class="pp">#pragma</span> <a id="2682c9" class="tk">CODE_SECTION</a> (<a id="2682c23" class="tk">TEST_IPM_2_0_SPITransmit2_Term</a>, "ramfuncs")</td></tr>
<tr name="2683" id="2683">
<td><a id="l2683" class='ln'>2683</a></td><td></td></tr>
<tr name="2684" id="2684">
<td><a id="l2684" class='ln'>2684</a></td><td><span class="kw">void</span> <a id="2684c6" class="tk">TEST_IPM_2_0_SPITransmit2_Term</a>(<a id="2684c37" class="tk">DW_SPITransmit2_TEST_IPM_2_0_T</a> <a id="2684c68" class="tk">*</a><a id="2684c69" class="tk">localDW</a>)</td></tr>
<tr name="2685" id="2685">
<td><a id="l2685" class='ln'>2685</a></td><td><span class="br">{</span></td></tr>
<tr name="2686" id="2686">
<td><a id="l2686" class='ln'>2686</a></td><td>  <span class="ct">/* Terminate for MATLABSystem: '<a class="ct blk" blk_line="2686">&lt;S43&gt;/SPI Transmit2</a>' */</span></td></tr>
<tr name="2687" id="2687">
<td><a id="l2687" class='ln'>2687</a></td><td>  <a id="2687c3" class="tk">matlabCodegenHandle_matlabCod_g</a>(<a id="2687c35" class="tk">&amp;</a><a id="2687c36" class="tk">localDW</a>-&gt;<a id="2687c45" class="tk">obj</a>);</td></tr>
<tr name="2688" id="2688">
<td><a id="l2688" class='ln'>2688</a></td><td><span class="br">}</span></td></tr>
<tr name="2689" id="2689">
<td><a id="l2689" class='ln'>2689</a></td><td></td></tr>
<tr name="2690" id="2690">
<td><a id="l2690" class='ln'>2690</a></td><td><span class="ct">/* Function for MATLAB Function: '<a class="ct blk" blk_line="2690">&lt;S29&gt;/RAW_DATA2Angle </a>' */</span></td></tr>
<tr name="2691" id="2691">
<td><a id="l2691" class='ln'>2691</a></td><td><span class="pp">#pragma</span> <a id="2691c9" class="tk">CODE_SECTION</a> (<a id="2691c23" class="tk">TEST_IPM_2_0_mod</a>, "ramfuncs")</td></tr>
<tr name="2692" id="2692">
<td><a id="l2692" class='ln'>2692</a></td><td></td></tr>
<tr name="2693" id="2693">
<td><a id="l2693" class='ln'>2693</a></td><td><span class="kw">static</span> <a id="2693c8" class="tk">real32_T</a> <a id="2693c17" class="tk">TEST_IPM_2_0_mod</a>(<a id="2693c34" class="tk">real32_T</a> <a id="2693c43" class="tk">x</a>)</td></tr>
<tr name="2694" id="2694">
<td><a id="l2694" class='ln'>2694</a></td><td><span class="br">{</span></td></tr>
<tr name="2695" id="2695">
<td><a id="l2695" class='ln'>2695</a></td><td>  <a id="2695c3" class="tk">real32_T</a> <a id="2695c12" class="tk">r</a>;</td></tr>
<tr name="2696" id="2696">
<td><a id="l2696" class='ln'>2696</a></td><td>  <span class="kw">if</span> (<a id="2696c7" class="tk">rtIsNaNF</a>(<a id="2696c16" class="tk">x</a>)) <span class="br">{</span></td></tr>
<tr name="2697" id="2697">
<td><a id="l2697" class='ln'>2697</a></td><td>    <a id="2697c5" class="tk">r</a> = (<a id="2697c10" class="tk">rtNaNF</a>);</td></tr>
<tr name="2698" id="2698">
<td><a id="l2698" class='ln'>2698</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="2698c14" class="tk">rtIsInfF</a>(<a id="2698c23" class="tk">x</a>)) <span class="br">{</span></td></tr>
<tr name="2699" id="2699">
<td><a id="l2699" class='ln'>2699</a></td><td>    <a id="2699c5" class="tk">r</a> = (<a id="2699c10" class="tk">rtNaNF</a>);</td></tr>
<tr name="2700" id="2700">
<td><a id="l2700" class='ln'>2700</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="2700c14" class="tk">x</a> <a id="2700c16" class="tk">==</a> 0.0F) <span class="br">{</span></td></tr>
<tr name="2701" id="2701">
<td><a id="l2701" class='ln'>2701</a></td><td>    <a id="2701c5" class="tk">r</a> = 0.0F;</td></tr>
<tr name="2702" id="2702">
<td><a id="l2702" class='ln'>2702</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="2703" id="2703">
<td><a id="l2703" class='ln'>2703</a></td><td>    <a id="2703c5" class="tk">r</a> = (<a id="2703c10" class="tk">real32_T</a>)<a id="2703c19" class="tk">fmod</a>(<a id="2703c24" class="tk">x</a>, 1.0);</td></tr>
<tr name="2704" id="2704">
<td><a id="l2704" class='ln'>2704</a></td><td>    <span class="kw">if</span> (<a id="2704c9" class="tk">r</a> <a id="2704c11" class="tk">==</a> 0.0F) <span class="br">{</span></td></tr>
<tr name="2705" id="2705">
<td><a id="l2705" class='ln'>2705</a></td><td>      <a id="2705c7" class="tk">r</a> = 0.0F;</td></tr>
<tr name="2706" id="2706">
<td><a id="l2706" class='ln'>2706</a></td><td>    <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="2707" id="2707">
<td><a id="l2707" class='ln'>2707</a></td><td>      <span class="kw">if</span> (<a id="2707c11" class="tk">x</a> <a id="2707c13" class="tk">&lt;</a> 0.0F) <span class="br">{</span></td></tr>
<tr name="2708" id="2708">
<td><a id="l2708" class='ln'>2708</a></td><td>        <a id="2708c9" class="tk">r</a><a id="2708c10" class="tk">++</a>;</td></tr>
<tr name="2709" id="2709">
<td><a id="l2709" class='ln'>2709</a></td><td>      <span class="br">}</span></td></tr>
<tr name="2710" id="2710">
<td><a id="l2710" class='ln'>2710</a></td><td>    <span class="br">}</span></td></tr>
<tr name="2711" id="2711">
<td><a id="l2711" class='ln'>2711</a></td><td>  <span class="br">}</span></td></tr>
<tr name="2712" id="2712">
<td><a id="l2712" class='ln'>2712</a></td><td></td></tr>
<tr name="2713" id="2713">
<td><a id="l2713" class='ln'>2713</a></td><td>  <span class="kw">return</span> <a id="2713c10" class="tk">r</a>;</td></tr>
<tr name="2714" id="2714">
<td><a id="l2714" class='ln'>2714</a></td><td><span class="br">}</span></td></tr>
<tr name="2715" id="2715">
<td><a id="l2715" class='ln'>2715</a></td><td></td></tr>
<tr name="2716" id="2716">
<td><a id="l2716" class='ln'>2716</a></td><td><span class="pp">#pragma</span> <a id="2716c9" class="tk">CODE_SECTION</a> (<a id="2716c23" class="tk">TEST_IPM_2_SystemCore_release_a</a>, "ramfuncs")</td></tr>
<tr name="2717" id="2717">
<td><a id="l2717" class='ln'>2717</a></td><td></td></tr>
<tr name="2718" id="2718">
<td><a id="l2718" class='ln'>2718</a></td><td><span class="kw">static</span> <span class="kw">void</span> <a id="2718c13" class="tk">TEST_IPM_2_SystemCore_release_a</a>(<span class="kw">const</span></td></tr>
<tr name="2719" id="2719">
<td><a id="l2719" class='ln'>2719</a></td><td>  <a id="2719c3" class="tk">codertarget_tic2000_blocks_SP_T</a> <a id="2719c35" class="tk">*</a><a id="2719c36" class="tk">obj</a>)</td></tr>
<tr name="2720" id="2720">
<td><a id="l2720" class='ln'>2720</a></td><td><span class="br">{</span></td></tr>
<tr name="2721" id="2721">
<td><a id="l2721" class='ln'>2721</a></td><td>  <a id="2721c3" class="tk">uint32_T</a> <a id="2721c12" class="tk">PinNameLoc</a>;</td></tr>
<tr name="2722" id="2722">
<td><a id="l2722" class='ln'>2722</a></td><td>  <a id="2722c3" class="tk">uint32_T</a> <a id="2722c12" class="tk">SPIPinsLoc</a>;</td></tr>
<tr name="2723" id="2723">
<td><a id="l2723" class='ln'>2723</a></td><td>  <span class="kw">if</span> ((<a id="2723c8" class="tk">obj</a>-&gt;<a id="2723c13" class="tk">isInitialized</a> <a id="2723c27" class="tk">==</a> 1L) <a id="2723c34" class="tk">&amp;&amp;</a> <a id="2723c37" class="tk">obj</a>-&gt;<a id="2723c42" class="tk">isSetupComplete</a>) <span class="br">{</span></td></tr>
<tr name="2724" id="2724">
<td><a id="l2724" class='ln'>2724</a></td><td>    <a id="2724c5" class="tk">PinNameLoc</a> = <a id="2724c18" class="tk">MW_UNDEFINED_VALUE</a>;</td></tr>
<tr name="2725" id="2725">
<td><a id="l2725" class='ln'>2725</a></td><td>    <a id="2725c5" class="tk">SPIPinsLoc</a> = <a id="2725c18" class="tk">MW_UNDEFINED_VALUE</a>;</td></tr>
<tr name="2726" id="2726">
<td><a id="l2726" class='ln'>2726</a></td><td>    <a id="2726c5" class="tk">MW_SPI_Close</a>(<a id="2726c18" class="tk">obj</a>-&gt;<a id="2726c23" class="tk">MW_SPI_HANDLE</a>, <a id="2726c38" class="tk">SPIPinsLoc</a>, <a id="2726c50" class="tk">SPIPinsLoc</a>, <a id="2726c62" class="tk">SPIPinsLoc</a>,</td></tr>
<tr name="2727" id="2727">
<td><a id="l2727" class='ln'>2727</a></td><td>                 <a id="2727c18" class="tk">PinNameLoc</a>);</td></tr>
<tr name="2728" id="2728">
<td><a id="l2728" class='ln'>2728</a></td><td>  <span class="br">}</span></td></tr>
<tr name="2729" id="2729">
<td><a id="l2729" class='ln'>2729</a></td><td><span class="br">}</span></td></tr>
<tr name="2730" id="2730">
<td><a id="l2730" class='ln'>2730</a></td><td></td></tr>
<tr name="2731" id="2731">
<td><a id="l2731" class='ln'>2731</a></td><td><span class="pp">#pragma</span> <a id="2731c9" class="tk">CODE_SECTION</a> (<a id="2731c23" class="tk">TEST_IPM_2__SystemCore_delete_g</a>, "ramfuncs")</td></tr>
<tr name="2732" id="2732">
<td><a id="l2732" class='ln'>2732</a></td><td></td></tr>
<tr name="2733" id="2733">
<td><a id="l2733" class='ln'>2733</a></td><td><span class="kw">static</span> <span class="kw">void</span> <a id="2733c13" class="tk">TEST_IPM_2__SystemCore_delete_g</a>(<span class="kw">const</span></td></tr>
<tr name="2734" id="2734">
<td><a id="l2734" class='ln'>2734</a></td><td>  <a id="2734c3" class="tk">codertarget_tic2000_blocks_SP_T</a> <a id="2734c35" class="tk">*</a><a id="2734c36" class="tk">obj</a>)</td></tr>
<tr name="2735" id="2735">
<td><a id="l2735" class='ln'>2735</a></td><td><span class="br">{</span></td></tr>
<tr name="2736" id="2736">
<td><a id="l2736" class='ln'>2736</a></td><td>  <a id="2736c3" class="tk">TEST_IPM_2_SystemCore_release_a</a>(<a id="2736c35" class="tk">obj</a>);</td></tr>
<tr name="2737" id="2737">
<td><a id="l2737" class='ln'>2737</a></td><td><span class="br">}</span></td></tr>
<tr name="2738" id="2738">
<td><a id="l2738" class='ln'>2738</a></td><td></td></tr>
<tr name="2739" id="2739">
<td><a id="l2739" class='ln'>2739</a></td><td><span class="pp">#pragma</span> <a id="2739c9" class="tk">CODE_SECTION</a> (<a id="2739c23" class="tk">matlabCodegenHandle_matlabCod_d</a>, "ramfuncs")</td></tr>
<tr name="2740" id="2740">
<td><a id="l2740" class='ln'>2740</a></td><td></td></tr>
<tr name="2741" id="2741">
<td><a id="l2741" class='ln'>2741</a></td><td><span class="kw">static</span> <span class="kw">void</span> <a id="2741c13" class="tk">matlabCodegenHandle_matlabCod_d</a>(<a id="2741c45" class="tk">codertarget_tic2000_blocks_SP_T</a> <a id="2741c77" class="tk">*</a><a id="2741c78" class="tk">obj</a>)</td></tr>
<tr name="2742" id="2742">
<td><a id="l2742" class='ln'>2742</a></td><td><span class="br">{</span></td></tr>
<tr name="2743" id="2743">
<td><a id="l2743" class='ln'>2743</a></td><td>  <span class="kw">if</span> (<a id="2743c7" class="tk">!</a><a id="2743c8" class="tk">obj</a>-&gt;<a id="2743c13" class="tk">matlabCodegenIsDeleted</a>) <span class="br">{</span></td></tr>
<tr name="2744" id="2744">
<td><a id="l2744" class='ln'>2744</a></td><td>    <a id="2744c5" class="tk">obj</a>-&gt;<a id="2744c10" class="tk">matlabCodegenIsDeleted</a> = true;</td></tr>
<tr name="2745" id="2745">
<td><a id="l2745" class='ln'>2745</a></td><td>    <a id="2745c5" class="tk">TEST_IPM_2__SystemCore_delete_g</a>(<a id="2745c37" class="tk">obj</a>);</td></tr>
<tr name="2746" id="2746">
<td><a id="l2746" class='ln'>2746</a></td><td>  <span class="br">}</span></td></tr>
<tr name="2747" id="2747">
<td><a id="l2747" class='ln'>2747</a></td><td><span class="br">}</span></td></tr>
<tr name="2748" id="2748">
<td><a id="l2748" class='ln'>2748</a></td><td></td></tr>
<tr name="2749" id="2749">
<td><a id="l2749" class='ln'>2749</a></td><td><span class="ct">/* Function for Chart: '<a class="ct blk" blk_line="2749">&lt;S15&gt;/CCP Stateflow </a>' */</span></td></tr>
<tr name="2750" id="2750">
<td><a id="l2750" class='ln'>2750</a></td><td><span class="pp">#pragma</span> <a id="2750c9" class="tk">CODE_SECTION</a> (<a id="2750c23" class="tk">TEST_IPM_2_0_init</a>, "ramfuncs")</td></tr>
<tr name="2751" id="2751">
<td><a id="l2751" class='ln'>2751</a></td><td></td></tr>
<tr name="2752" id="2752">
<td><a id="l2752" class='ln'>2752</a></td><td><span class="kw">static</span> <span class="kw">void</span> <a id="2752c13" class="tk">TEST_IPM_2_0_init</a>(<span class="kw">void</span>)</td></tr>
<tr name="2753" id="2753">
<td><a id="l2753" class='ln'>2753</a></td><td><span class="br">{</span></td></tr>
<tr name="2754" id="2754">
<td><a id="l2754" class='ln'>2754</a></td><td>  <a id="2754c3" class="tk">setSlave_Version</a>(0, 2);</td></tr>
<tr name="2755" id="2755">
<td><a id="l2755" class='ln'>2755</a></td><td>  <a id="2755c3" class="tk">setSlave_Version</a>(1, 1);</td></tr>
<tr name="2756" id="2756">
<td><a id="l2756" class='ln'>2756</a></td><td>  <a id="2756c3" class="tk">setStation_Address</a>(0, 1U);</td></tr>
<tr name="2757" id="2757">
<td><a id="l2757" class='ln'>2757</a></td><td>  <a id="2757c3" class="tk">setStation_Address</a>(1, 0U);</td></tr>
<tr name="2758" id="2758">
<td><a id="l2758" class='ln'>2758</a></td><td><span class="br">}</span></td></tr>
<tr name="2759" id="2759">
<td><a id="l2759" class='ln'>2759</a></td><td></td></tr>
<tr name="2760" id="2760">
<td><a id="l2760" class='ln'>2760</a></td><td><span class="ct">/* Function for Chart: '<a class="ct blk" blk_line="2760">&lt;S15&gt;/CCP Stateflow </a>' */</span></td></tr>
<tr name="2761" id="2761">
<td><a id="l2761" class='ln'>2761</a></td><td><span class="pp">#pragma</span> <a id="2761c9" class="tk">CODE_SECTION</a> (<a id="2761c23" class="tk">TEST_IPM_2_0_get_mta0</a>, "ramfuncs")</td></tr>
<tr name="2762" id="2762">
<td><a id="l2762" class='ln'>2762</a></td><td></td></tr>
<tr name="2763" id="2763">
<td><a id="l2763" class='ln'>2763</a></td><td><span class="kw">static</span> <span class="kw">void</span> <a id="2763c13" class="tk">TEST_IPM_2_0_get_mta0</a>(<a id="2763c35" class="tk">uint16_T</a> <a id="2763c44" class="tk">first_byte</a>)</td></tr>
<tr name="2764" id="2764">
<td><a id="l2764" class='ln'>2764</a></td><td><span class="br">{</span></td></tr>
<tr name="2765" id="2765">
<td><a id="l2765" class='ln'>2765</a></td><td>  <a id="2765c3" class="tk">c_getUINT32bytes</a>(<a id="2765c20" class="tk">getMTAPtr</a>(0), <a id="2765c34" class="tk">getDataPtr</a>(<a id="2765c45" class="tk">first_byte</a>));</td></tr>
<tr name="2766" id="2766">
<td><a id="l2766" class='ln'>2766</a></td><td><span class="br">}</span></td></tr>
<tr name="2767" id="2767">
<td><a id="l2767" class='ln'>2767</a></td><td></td></tr>
<tr name="2768" id="2768">
<td><a id="l2768" class='ln'>2768</a></td><td><span class="ct">/* Function for Chart: '<a class="ct blk" blk_line="2768">&lt;S15&gt;/CCP Stateflow </a>' */</span></td></tr>
<tr name="2769" id="2769">
<td><a id="l2769" class='ln'>2769</a></td><td><span class="pp">#pragma</span> <a id="2769c9" class="tk">CODE_SECTION</a> (<a id="2769c23" class="tk">TEST_IPM_2_0_tx_dto</a>, "ramfuncs")</td></tr>
<tr name="2770" id="2770">
<td><a id="l2770" class='ln'>2770</a></td><td></td></tr>
<tr name="2771" id="2771">
<td><a id="l2771" class='ln'>2771</a></td><td><span class="kw">static</span> <span class="kw">void</span> <a id="2771c13" class="tk">TEST_IPM_2_0_tx_dto</a>(<a id="2771c33" class="tk">uint16_T</a> <a id="2771c42" class="tk">tx_comm_type</a>)</td></tr>
<tr name="2772" id="2772">
<td><a id="l2772" class='ln'>2772</a></td><td><span class="br">{</span></td></tr>
<tr name="2773" id="2773">
<td><a id="l2773" class='ln'>2773</a></td><td>  <a id="2773c3" class="tk">uint32_T</a> <a id="2773c12" class="tk">memptr</a>;</td></tr>
<tr name="2774" id="2774">
<td><a id="l2774" class='ln'>2774</a></td><td>  <a id="2774c3" class="tk">memptr</a> = 0UL;</td></tr>
<tr name="2775" id="2775">
<td><a id="l2775" class='ln'>2775</a></td><td>  <a id="2775c3" class="tk">setHandled</a>(1);</td></tr>
<tr name="2776" id="2776">
<td><a id="l2776" class='ln'>2776</a></td><td>  <a id="2776c3" class="tk">setData</a>(0, <a id="2776c14" class="tk">CCP_DTO_ID</a>);</td></tr>
<tr name="2777" id="2777">
<td><a id="l2777" class='ln'>2777</a></td><td>  <a id="2777c3" class="tk">setData</a>(1, <a id="2777c14" class="tk">CCP_CRC_OK</a>);</td></tr>
<tr name="2778" id="2778">
<td><a id="l2778" class='ln'>2778</a></td><td>  <a id="2778c3" class="tk">setData</a>(2, <a id="2778c14" class="tk">TEST_IPM_2_0_DW</a>.<a id="2778c30" class="tk">command_counter</a>);</td></tr>
<tr name="2779" id="2779">
<td><a id="l2779" class='ln'>2779</a></td><td>  <span class="kw">if</span> ((<a id="2779c8" class="tk">tx_comm_type</a> <a id="2779c21" class="tk">==</a> <a id="2779c24" class="tk">CCP_TEST</a>) <a id="2779c34" class="tk">||</a> (<a id="2779c38" class="tk">tx_comm_type</a> <a id="2779c51" class="tk">==</a> <a id="2779c54" class="tk">CCP_DISCONNECT</a>) <a id="2779c70" class="tk">||</a></td></tr>
<tr name="2780" id="2780">
<td><a id="l2780" class='ln'>2780</a></td><td>      (<a id="2780c8" class="tk">tx_comm_type</a> <a id="2780c21" class="tk">==</a> <a id="2780c24" class="tk">CCP_CONNECT</a>) <a id="2780c37" class="tk">||</a> (<a id="2780c41" class="tk">tx_comm_type</a> <a id="2780c54" class="tk">==</a> <a id="2780c57" class="tk">CCP_SET_MTA</a>) <a id="2780c70" class="tk">||</a></td></tr>
<tr name="2781" id="2781">
<td><a id="l2781" class='ln'>2781</a></td><td>      (<a id="2781c8" class="tk">tx_comm_type</a> <a id="2781c21" class="tk">==</a> <a id="2781c24" class="tk">CCP_SET_DAQ_PTR</a>) <a id="2781c41" class="tk">||</a> (<a id="2781c45" class="tk">tx_comm_type</a> <a id="2781c58" class="tk">==</a> <a id="2781c61" class="tk">CCP_WRITE_DAQ</a>) <a id="2781c76" class="tk">||</a></td></tr>
<tr name="2782" id="2782">
<td><a id="l2782" class='ln'>2782</a></td><td>      (<a id="2782c8" class="tk">tx_comm_type</a> <a id="2782c21" class="tk">==</a> <a id="2782c24" class="tk">CCP_START_STOP</a>) <a id="2782c40" class="tk">||</a> (<a id="2782c44" class="tk">tx_comm_type</a> <a id="2782c57" class="tk">==</a> <a id="2782c60" class="tk">CCP_START_STOP_ALL</a>) <a id="2782c80" class="tk">||</a></td></tr>
<tr name="2783" id="2783">
<td><a id="l2783" class='ln'>2783</a></td><td>      (<a id="2783c8" class="tk">tx_comm_type</a> <a id="2783c21" class="tk">==</a> <a id="2783c24" class="tk">CCP_SET_S_STATUS</a>)) <span class="br">{</span></td></tr>
<tr name="2784" id="2784">
<td><a id="l2784" class='ln'>2784</a></td><td>    <a id="2784c5" class="tk">setData</a>(3, 0);</td></tr>
<tr name="2785" id="2785">
<td><a id="l2785" class='ln'>2785</a></td><td>    <a id="2785c5" class="tk">setData</a>(4, 0);</td></tr>
<tr name="2786" id="2786">
<td><a id="l2786" class='ln'>2786</a></td><td>    <a id="2786c5" class="tk">setData</a>(5, 0);</td></tr>
<tr name="2787" id="2787">
<td><a id="l2787" class='ln'>2787</a></td><td>    <a id="2787c5" class="tk">setData</a>(6, 0);</td></tr>
<tr name="2788" id="2788">
<td><a id="l2788" class='ln'>2788</a></td><td>    <a id="2788c5" class="tk">setData</a>(7, 0);</td></tr>
<tr name="2789" id="2789">
<td><a id="l2789" class='ln'>2789</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="2789c14" class="tk">tx_comm_type</a> <a id="2789c27" class="tk">==</a> <a id="2789c30" class="tk">CCP_GET_CCP_VERSION</a>) <span class="br">{</span></td></tr>
<tr name="2790" id="2790">
<td><a id="l2790" class='ln'>2790</a></td><td>    <a id="2790c5" class="tk">setData</a>(3, <a id="2790c16" class="tk">getSlave_Version</a>(0));</td></tr>
<tr name="2791" id="2791">
<td><a id="l2791" class='ln'>2791</a></td><td>    <a id="2791c5" class="tk">setData</a>(4, <a id="2791c16" class="tk">getSlave_Version</a>(1));</td></tr>
<tr name="2792" id="2792">
<td><a id="l2792" class='ln'>2792</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="2792c14" class="tk">tx_comm_type</a> <a id="2792c27" class="tk">==</a> <a id="2792c30" class="tk">CCP_EXCHANGE_ID</a>) <span class="br">{</span></td></tr>
<tr name="2793" id="2793">
<td><a id="l2793" class='ln'>2793</a></td><td>    <a id="2793c5" class="tk">setData</a>(3, <a id="2793c16" class="tk">TEST_I_SLAVE_ID_LENGTH_NOT_USED</a>);</td></tr>
<tr name="2794" id="2794">
<td><a id="l2794" class='ln'>2794</a></td><td>    <a id="2794c5" class="tk">setData</a>(4, <a id="2794c16" class="tk">TES_SLAVE_ID_DATA_TYPE_NOT_USED</a>);</td></tr>
<tr name="2795" id="2795">
<td><a id="l2795" class='ln'>2795</a></td><td>    <a id="2795c5" class="tk">setData</a>(5, <a id="2795c16" class="tk">TEST_RESOURCE_AVAILABILITY_MASK</a>);</td></tr>
<tr name="2796" id="2796">
<td><a id="l2796" class='ln'>2796</a></td><td>    <a id="2796c5" class="tk">setData</a>(6, <a id="2796c16" class="tk">TEST_I_RESOURCE_PROTECTION_MASK</a>);</td></tr>
<tr name="2797" id="2797">
<td><a id="l2797" class='ln'>2797</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> ((<a id="2797c15" class="tk">tx_comm_type</a> <a id="2797c28" class="tk">==</a> <a id="2797c31" class="tk">CCP_DNLOAD</a>) <a id="2797c43" class="tk">||</a> (<a id="2797c47" class="tk">tx_comm_type</a> <a id="2797c60" class="tk">==</a> <a id="2797c63" class="tk">CCP_DNLOAD_6</a>)) <span class="br">{</span></td></tr>
<tr name="2798" id="2798">
<td><a id="l2798" class='ln'>2798</a></td><td>    <a id="2798c5" class="tk">setData</a>(3, <a id="2798c16" class="tk">TEST_IPM__MTA_ADDRESS_EXTENSION</a>);</td></tr>
<tr name="2799" id="2799">
<td><a id="l2799" class='ln'>2799</a></td><td>    <a id="2799c5" class="tk">TEST_IPM_2_0_get_mta0</a>(4U);</td></tr>
<tr name="2800" id="2800">
<td><a id="l2800" class='ln'>2800</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="2800c14" class="tk">tx_comm_type</a> <a id="2800c27" class="tk">==</a> <a id="2800c30" class="tk">CCP_SHORT_UPLOAD</a>) <span class="br">{</span></td></tr>
<tr name="2801" id="2801">
<td><a id="l2801" class='ln'>2801</a></td><td>    <a id="2801c5" class="tk">c_setUINT32bytes</a>(<a id="2801c22" class="tk">&amp;</a><a id="2801c23" class="tk">memptr</a>, <a id="2801c31" class="tk">&amp;</a><a id="2801c32" class="tk">TEST_IPM_2_0_B</a>.<a id="2801c47" class="tk">eCANReceive_o2</a>[4]);</td></tr>
<tr name="2802" id="2802">
<td><a id="l2802" class='ln'>2802</a></td><td>    <a id="2802c5" class="tk">c_read_uint8s</a>(<a id="2802c19" class="tk">getDataPtr</a>(3), <a id="2802c34" class="tk">TEST_IPM_2_0_B</a>.<a id="2802c49" class="tk">eCANReceive_o2</a>[2], <a id="2802c68" class="tk">&amp;</a><a id="2802c69" class="tk">memptr</a>);</td></tr>
<tr name="2803" id="2803">
<td><a id="l2803" class='ln'>2803</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="2803c14" class="tk">tx_comm_type</a> <a id="2803c27" class="tk">==</a> <a id="2803c30" class="tk">CCP_UPLOAD</a>) <span class="br">{</span></td></tr>
<tr name="2804" id="2804">
<td><a id="l2804" class='ln'>2804</a></td><td>    <a id="2804c5" class="tk">c_read_uint8s</a>(<a id="2804c19" class="tk">getDataPtr</a>(3), <a id="2804c34" class="tk">TEST_IPM_2_0_B</a>.<a id="2804c49" class="tk">eCANReceive_o2</a>[2], <a id="2804c68" class="tk">getMTAPtr</a>(0));</td></tr>
<tr name="2805" id="2805">
<td><a id="l2805" class='ln'>2805</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="2805c14" class="tk">tx_comm_type</a> <a id="2805c27" class="tk">==</a> <a id="2805c30" class="tk">CCP_GET_DAQ_SIZE</a>) <span class="br">{</span></td></tr>
<tr name="2806" id="2806">
<td><a id="l2806" class='ln'>2806</a></td><td>    <a id="2806c5" class="tk">c_init_daq_list</a>(<a id="2806c21" class="tk">TEST_IPM_2_0_B</a>.<a id="2806c36" class="tk">eCANReceive_o2</a>[2]);</td></tr>
<tr name="2807" id="2807">
<td><a id="l2807" class='ln'>2807</a></td><td>    <a id="2807c5" class="tk">setData</a>(5, 0);</td></tr>
<tr name="2808" id="2808">
<td><a id="l2808" class='ln'>2808</a></td><td>    <a id="2808c5" class="tk">setData</a>(6, 0);</td></tr>
<tr name="2809" id="2809">
<td><a id="l2809" class='ln'>2809</a></td><td>    <a id="2809c5" class="tk">setData</a>(7, 0);</td></tr>
<tr name="2810" id="2810">
<td><a id="l2810" class='ln'>2810</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="2811" id="2811">
<td><a id="l2811" class='ln'>2811</a></td><td>    <span class="kw">if</span> (<a id="2811c9" class="tk">tx_comm_type</a> <a id="2811c22" class="tk">==</a> <a id="2811c25" class="tk">CCP_GET_S_STATUS</a>) <span class="br">{</span></td></tr>
<tr name="2812" id="2812">
<td><a id="l2812" class='ln'>2812</a></td><td>      <a id="2812c7" class="tk">setData</a>(3, <a id="2812c18" class="tk">getS_Status</a>());</td></tr>
<tr name="2813" id="2813">
<td><a id="l2813" class='ln'>2813</a></td><td>      <a id="2813c7" class="tk">setData</a>(4, <a id="2813c18" class="tk">TEST_IPM_2_0_S_STATUS_QUALIFIER</a>);</td></tr>
<tr name="2814" id="2814">
<td><a id="l2814" class='ln'>2814</a></td><td>    <span class="br">}</span></td></tr>
<tr name="2815" id="2815">
<td><a id="l2815" class='ln'>2815</a></td><td>  <span class="br">}</span></td></tr>
<tr name="2816" id="2816">
<td><a id="l2816" class='ln'>2816</a></td><td><span class="br">}</span></td></tr>
<tr name="2817" id="2817">
<td><a id="l2817" class='ln'>2817</a></td><td></td></tr>
<tr name="2818" id="2818">
<td><a id="l2818" class='ln'>2818</a></td><td><span class="ct">/* Function for Chart: '<a class="ct blk" blk_line="2818">&lt;S15&gt;/CCP Stateflow </a>' */</span></td></tr>
<tr name="2819" id="2819">
<td><a id="l2819" class='ln'>2819</a></td><td><span class="pp">#pragma</span> <a id="2819c9" class="tk">CODE_SECTION</a> (<a id="2819c23" class="tk">TEST_IPM_2_0_unhandled_command</a>, "ramfuncs")</td></tr>
<tr name="2820" id="2820">
<td><a id="l2820" class='ln'>2820</a></td><td></td></tr>
<tr name="2821" id="2821">
<td><a id="l2821" class='ln'>2821</a></td><td><span class="kw">static</span> <span class="kw">void</span> <a id="2821c13" class="tk">TEST_IPM_2_0_unhandled_command</a>(<span class="kw">void</span>)</td></tr>
<tr name="2822" id="2822">
<td><a id="l2822" class='ln'>2822</a></td><td><span class="br">{</span></td></tr>
<tr name="2823" id="2823">
<td><a id="l2823" class='ln'>2823</a></td><td>  <a id="2823c3" class="tk">setHandled</a>(0);</td></tr>
<tr name="2824" id="2824">
<td><a id="l2824" class='ln'>2824</a></td><td>  <a id="2824c3" class="tk">setData</a>(0, <a id="2824c14" class="tk">TEST_IPM_2_0_B</a>.<a id="2824c29" class="tk">eCANReceive_o2</a>[0]);</td></tr>
<tr name="2825" id="2825">
<td><a id="l2825" class='ln'>2825</a></td><td>  <a id="2825c3" class="tk">setData</a>(1, <a id="2825c14" class="tk">TEST_IPM_2_0_B</a>.<a id="2825c29" class="tk">eCANReceive_o2</a>[1]);</td></tr>
<tr name="2826" id="2826">
<td><a id="l2826" class='ln'>2826</a></td><td>  <a id="2826c3" class="tk">setData</a>(2, <a id="2826c14" class="tk">TEST_IPM_2_0_B</a>.<a id="2826c29" class="tk">eCANReceive_o2</a>[2]);</td></tr>
<tr name="2827" id="2827">
<td><a id="l2827" class='ln'>2827</a></td><td>  <a id="2827c3" class="tk">setData</a>(3, <a id="2827c14" class="tk">TEST_IPM_2_0_B</a>.<a id="2827c29" class="tk">eCANReceive_o2</a>[3]);</td></tr>
<tr name="2828" id="2828">
<td><a id="l2828" class='ln'>2828</a></td><td>  <a id="2828c3" class="tk">setData</a>(4, <a id="2828c14" class="tk">TEST_IPM_2_0_B</a>.<a id="2828c29" class="tk">eCANReceive_o2</a>[4]);</td></tr>
<tr name="2829" id="2829">
<td><a id="l2829" class='ln'>2829</a></td><td>  <a id="2829c3" class="tk">setData</a>(5, <a id="2829c14" class="tk">TEST_IPM_2_0_B</a>.<a id="2829c29" class="tk">eCANReceive_o2</a>[5]);</td></tr>
<tr name="2830" id="2830">
<td><a id="l2830" class='ln'>2830</a></td><td>  <a id="2830c3" class="tk">setData</a>(6, <a id="2830c14" class="tk">TEST_IPM_2_0_B</a>.<a id="2830c29" class="tk">eCANReceive_o2</a>[6]);</td></tr>
<tr name="2831" id="2831">
<td><a id="l2831" class='ln'>2831</a></td><td>  <a id="2831c3" class="tk">setData</a>(7, <a id="2831c14" class="tk">TEST_IPM_2_0_B</a>.<a id="2831c29" class="tk">eCANReceive_o2</a>[7]);</td></tr>
<tr name="2832" id="2832">
<td><a id="l2832" class='ln'>2832</a></td><td><span class="br">}</span></td></tr>
<tr name="2833" id="2833">
<td><a id="l2833" class='ln'>2833</a></td><td></td></tr>
<tr name="2834" id="2834">
<td><a id="l2834" class='ln'>2834</a></td><td><span class="ct">/* Function for Chart: '<a class="ct blk" blk_line="2834">&lt;S15&gt;/CCP Stateflow </a>' */</span></td></tr>
<tr name="2835" id="2835">
<td><a id="l2835" class='ln'>2835</a></td><td><span class="pp">#pragma</span> <a id="2835c9" class="tk">CODE_SECTION</a> (<a id="2835c23" class="tk">TEST_IPM_2_0_write_daq</a>, "ramfuncs")</td></tr>
<tr name="2836" id="2836">
<td><a id="l2836" class='ln'>2836</a></td><td></td></tr>
<tr name="2837" id="2837">
<td><a id="l2837" class='ln'>2837</a></td><td><span class="kw">static</span> <span class="kw">void</span> <a id="2837c13" class="tk">TEST_IPM_2_0_write_daq</a>(<span class="kw">void</span>)</td></tr>
<tr name="2838" id="2838">
<td><a id="l2838" class='ln'>2838</a></td><td><span class="br">{</span></td></tr>
<tr name="2839" id="2839">
<td><a id="l2839" class='ln'>2839</a></td><td>  <a id="2839c3" class="tk">uint32_T</a> <a id="2839c12" class="tk">b_address</a>;</td></tr>
<tr name="2840" id="2840">
<td><a id="l2840" class='ln'>2840</a></td><td>  <a id="2840c3" class="tk">b_address</a> = 0UL;</td></tr>
<tr name="2841" id="2841">
<td><a id="l2841" class='ln'>2841</a></td><td>  <a id="2841c3" class="tk">c_setUINT32bytes</a>(<a id="2841c20" class="tk">&amp;</a><a id="2841c21" class="tk">b_address</a>, <a id="2841c32" class="tk">&amp;</a><a id="2841c33" class="tk">TEST_IPM_2_0_B</a>.<a id="2841c48" class="tk">eCANReceive_o2</a>[4]);</td></tr>
<tr name="2842" id="2842">
<td><a id="l2842" class='ln'>2842</a></td><td>  <a id="2842c3" class="tk">c_write_daq</a>(<a id="2842c15" class="tk">TEST_IPM_2_0_B</a>.<a id="2842c30" class="tk">eCANReceive_o2</a>[2], <a id="2842c49" class="tk">b_address</a>);</td></tr>
<tr name="2843" id="2843">
<td><a id="l2843" class='ln'>2843</a></td><td><span class="br">}</span></td></tr>
<tr name="2844" id="2844">
<td><a id="l2844" class='ln'>2844</a></td><td></td></tr>
<tr name="2845" id="2845">
<td><a id="l2845" class='ln'>2845</a></td><td><span class="ct">/* Function for Chart: '<a class="ct blk" blk_line="2845">&lt;S15&gt;/CCP Stateflow </a>' */</span></td></tr>
<tr name="2846" id="2846">
<td><a id="l2846" class='ln'>2846</a></td><td><span class="pp">#pragma</span> <a id="2846c9" class="tk">CODE_SECTION</a> (<a id="2846c23" class="tk">TEST_IPM_2_0_set_mta</a>, "ramfuncs")</td></tr>
<tr name="2847" id="2847">
<td><a id="l2847" class='ln'>2847</a></td><td></td></tr>
<tr name="2848" id="2848">
<td><a id="l2848" class='ln'>2848</a></td><td><span class="kw">static</span> <span class="kw">void</span> <a id="2848c13" class="tk">TEST_IPM_2_0_set_mta</a>(<span class="kw">void</span>)</td></tr>
<tr name="2849" id="2849">
<td><a id="l2849" class='ln'>2849</a></td><td><span class="br">{</span></td></tr>
<tr name="2850" id="2850">
<td><a id="l2850" class='ln'>2850</a></td><td>  <a id="2850c3" class="tk">c_setUINT32bytes</a>(<a id="2850c20" class="tk">getMTAPtr</a>(<a id="2850c30" class="tk">TEST_IPM_2_0_B</a>.<a id="2850c45" class="tk">eCANReceive_o2</a>[2]),</td></tr>
<tr name="2851" id="2851">
<td><a id="l2851" class='ln'>2851</a></td><td>                   <a id="2851c20" class="tk">&amp;</a><a id="2851c21" class="tk">TEST_IPM_2_0_B</a>.<a id="2851c36" class="tk">eCANReceive_o2</a>[4]);</td></tr>
<tr name="2852" id="2852">
<td><a id="l2852" class='ln'>2852</a></td><td><span class="br">}</span></td></tr>
<tr name="2853" id="2853">
<td><a id="l2853" class='ln'>2853</a></td><td></td></tr>
<tr name="2854" id="2854">
<td><a id="l2854" class='ln'>2854</a></td><td><span class="ct">/* System initialize for function-call system: '<a class="ct blk" blk_line="2854">&lt;Root&gt;/BackgroundTask</a>' */</span></td></tr>
<tr name="2855" id="2855">
<td><a id="l2855" class='ln'>2855</a></td><td><span class="pp">#pragma</span> <a id="2855c9" class="tk">CODE_SECTION</a> (<a id="2855c23" class="tk">TEST_IPM_2__BackgroundTask_Init</a>, "ramfuncs")</td></tr>
<tr name="2856" id="2856">
<td><a id="l2856" class='ln'>2856</a></td><td></td></tr>
<tr name="2857" id="2857">
<td><a id="l2857" class='ln'>2857</a></td><td><span class="kw">void</span> <a id="2857c6" class="tk">TEST_IPM_2__BackgroundTask_Init</a>(<span class="kw">void</span>)</td></tr>
<tr name="2858" id="2858">
<td><a id="l2858" class='ln'>2858</a></td><td><span class="br">{</span></td></tr>
<tr name="2859" id="2859">
<td><a id="l2859" class='ln'>2859</a></td><td>  <span class="ct">/* SystemInitialize for S-Function (c280xcanrcv): '<a class="ct blk" blk_line="2859">&lt;S8&gt;/eCAN Receive</a>' incorporates:</span></td></tr>
<tr name="2860" id="2860">
<td><a id="l2860" class='ln'>2860</a></td><td><span class="ct">   *  SubSystem: '<a class="ct blk" blk_line="2860">&lt;S8&gt;/DTO Processing</a>'</span></td></tr>
<tr name="2861" id="2861">
<td><a id="l2861" class='ln'>2861</a></td><td><span class="ct">   */</span></td></tr>
<tr name="2862" id="2862">
<td><a id="l2862" class='ln'>2862</a></td><td></td></tr>
<tr name="2863" id="2863">
<td><a id="l2863" class='ln'>2863</a></td><td>  <span class="ct">/* System initialize for function-call system: '<a class="ct blk" blk_line="2863">&lt;S8&gt;/DTO Processing</a>' */</span></td></tr>
<tr name="2864" id="2864">
<td><a id="l2864" class='ln'>2864</a></td><td></td></tr>
<tr name="2865" id="2865">
<td><a id="l2865" class='ln'>2865</a></td><td>  <span class="ct">/* SystemInitialize for Chart: '<a class="ct blk" blk_line="2865">&lt;S10&gt;/Chart</a>' incorporates:</span></td></tr>
<tr name="2866" id="2866">
<td><a id="l2866" class='ln'>2866</a></td><td><span class="ct">   *  SubSystem: '<a class="ct blk" blk_line="2866">&lt;S10&gt;/CCP</a>'</span></td></tr>
<tr name="2867" id="2867">
<td><a id="l2867" class='ln'>2867</a></td><td><span class="ct">   */</span></td></tr>
<tr name="2868" id="2868">
<td><a id="l2868" class='ln'>2868</a></td><td>  <span class="ct">/* SystemInitialize for Chart: '<a class="ct blk" blk_line="2868">&lt;S15&gt;/CCP Stateflow </a>' */</span></td></tr>
<tr name="2869" id="2869">
<td><a id="l2869" class='ln'>2869</a></td><td>  <a id="2869c3" class="tk">TEST_IPM_2_0_DW</a>.<a id="2869c19" class="tk">is_c28_canblocks_extras</a> = <a id="2869c45" class="tk">TEST_IPM_2_IN_NO_ACTIVE_CHILD_h</a>;</td></tr>
<tr name="2870" id="2870">
<td><a id="l2870" class='ln'>2870</a></td><td>  <a id="2870c3" class="tk">TEST_IPM_2_0_DW</a>.<a id="2870c19" class="tk">command_counter</a> = 0U;</td></tr>
<tr name="2871" id="2871">
<td><a id="l2871" class='ln'>2871</a></td><td></td></tr>
<tr name="2872" id="2872">
<td><a id="l2872" class='ln'>2872</a></td><td>  <span class="ct">/* Chart: '<a class="ct blk" blk_line="2872">&lt;S15&gt;/CCP Stateflow </a>' */</span></td></tr>
<tr name="2873" id="2873">
<td><a id="l2873" class='ln'>2873</a></td><td>  <a id="2873c3" class="tk">TEST_IPM_2_0_init</a>();</td></tr>
<tr name="2874" id="2874">
<td><a id="l2874" class='ln'>2874</a></td><td>  <a id="2874c3" class="tk">TEST_IPM_2_0_DW</a>.<a id="2874c19" class="tk">is_c28_canblocks_extras</a> = <a id="2874c45" class="tk">TEST_IPM_2_0_IN_Disconnected</a>;</td></tr>
<tr name="2875" id="2875">
<td><a id="l2875" class='ln'>2875</a></td><td>  <a id="2875c3" class="tk">setCurrent_State</a>(<a id="2875c20" class="tk">CCP_DISCONNECTED_STATE</a>);</td></tr>
<tr name="2876" id="2876">
<td><a id="l2876" class='ln'>2876</a></td><td>  <a id="2876c3" class="tk">c_reset_all_DAQ_lists</a>();</td></tr>
<tr name="2877" id="2877">
<td><a id="l2877" class='ln'>2877</a></td><td></td></tr>
<tr name="2878" id="2878">
<td><a id="l2878" class='ln'>2878</a></td><td>  <span class="ct">/* End of SystemInitialize for S-Function (c280xcanrcv): '<a class="ct blk" blk_line="2878">&lt;S8&gt;/eCAN Receive</a>' */</span></td></tr>
<tr name="2879" id="2879">
<td><a id="l2879" class='ln'>2879</a></td><td><span class="br">}</span></td></tr>
<tr name="2880" id="2880">
<td><a id="l2880" class='ln'>2880</a></td><td></td></tr>
<tr name="2881" id="2881">
<td><a id="l2881" class='ln'>2881</a></td><td><span class="ct">/* System reset for function-call system: '<a class="ct blk" blk_line="2881">&lt;Root&gt;/BackgroundTask</a>' */</span></td></tr>
<tr name="2882" id="2882">
<td><a id="l2882" class='ln'>2882</a></td><td><span class="pp">#pragma</span> <a id="2882c9" class="tk">CODE_SECTION</a> (<a id="2882c23" class="tk">TEST_IPM_2_BackgroundTask_Reset</a>, "ramfuncs")</td></tr>
<tr name="2883" id="2883">
<td><a id="l2883" class='ln'>2883</a></td><td></td></tr>
<tr name="2884" id="2884">
<td><a id="l2884" class='ln'>2884</a></td><td><span class="kw">void</span> <a id="2884c6" class="tk">TEST_IPM_2_BackgroundTask_Reset</a>(<span class="kw">void</span>)</td></tr>
<tr name="2885" id="2885">
<td><a id="l2885" class='ln'>2885</a></td><td><span class="br">{</span></td></tr>
<tr name="2886" id="2886">
<td><a id="l2886" class='ln'>2886</a></td><td>  <span class="ct">/* SystemReset for S-Function (c280xcanrcv): '<a class="ct blk" blk_line="2886">&lt;S8&gt;/eCAN Receive</a>' incorporates:</span></td></tr>
<tr name="2887" id="2887">
<td><a id="l2887" class='ln'>2887</a></td><td><span class="ct">   *  SubSystem: '<a class="ct blk" blk_line="2887">&lt;S8&gt;/DTO Processing</a>'</span></td></tr>
<tr name="2888" id="2888">
<td><a id="l2888" class='ln'>2888</a></td><td><span class="ct">   */</span></td></tr>
<tr name="2889" id="2889">
<td><a id="l2889" class='ln'>2889</a></td><td></td></tr>
<tr name="2890" id="2890">
<td><a id="l2890" class='ln'>2890</a></td><td>  <span class="ct">/* Reset conditions for function-call system: '<a class="ct blk" blk_line="2890">&lt;S8&gt;/DTO Processing</a>' */</span></td></tr>
<tr name="2891" id="2891">
<td><a id="l2891" class='ln'>2891</a></td><td></td></tr>
<tr name="2892" id="2892">
<td><a id="l2892" class='ln'>2892</a></td><td>  <span class="ct">/* SystemReset for Chart: '<a class="ct blk" blk_line="2892">&lt;S10&gt;/Chart</a>' incorporates:</span></td></tr>
<tr name="2893" id="2893">
<td><a id="l2893" class='ln'>2893</a></td><td><span class="ct">   *  SubSystem: '<a class="ct blk" blk_line="2893">&lt;S10&gt;/CCP</a>'</span></td></tr>
<tr name="2894" id="2894">
<td><a id="l2894" class='ln'>2894</a></td><td><span class="ct">   */</span></td></tr>
<tr name="2895" id="2895">
<td><a id="l2895" class='ln'>2895</a></td><td>  <span class="ct">/* SystemReset for Chart: '<a class="ct blk" blk_line="2895">&lt;S15&gt;/CCP Stateflow </a>' */</span></td></tr>
<tr name="2896" id="2896">
<td><a id="l2896" class='ln'>2896</a></td><td>  <a id="2896c3" class="tk">TEST_IPM_2_0_DW</a>.<a id="2896c19" class="tk">is_c28_canblocks_extras</a> = <a id="2896c45" class="tk">TEST_IPM_2_IN_NO_ACTIVE_CHILD_h</a>;</td></tr>
<tr name="2897" id="2897">
<td><a id="l2897" class='ln'>2897</a></td><td>  <a id="2897c3" class="tk">TEST_IPM_2_0_DW</a>.<a id="2897c19" class="tk">command_counter</a> = 0U;</td></tr>
<tr name="2898" id="2898">
<td><a id="l2898" class='ln'>2898</a></td><td></td></tr>
<tr name="2899" id="2899">
<td><a id="l2899" class='ln'>2899</a></td><td>  <span class="ct">/* Chart: '<a class="ct blk" blk_line="2899">&lt;S15&gt;/CCP Stateflow </a>' */</span></td></tr>
<tr name="2900" id="2900">
<td><a id="l2900" class='ln'>2900</a></td><td>  <a id="2900c3" class="tk">TEST_IPM_2_0_init</a>();</td></tr>
<tr name="2901" id="2901">
<td><a id="l2901" class='ln'>2901</a></td><td>  <a id="2901c3" class="tk">TEST_IPM_2_0_DW</a>.<a id="2901c19" class="tk">is_c28_canblocks_extras</a> = <a id="2901c45" class="tk">TEST_IPM_2_0_IN_Disconnected</a>;</td></tr>
<tr name="2902" id="2902">
<td><a id="l2902" class='ln'>2902</a></td><td>  <a id="2902c3" class="tk">setCurrent_State</a>(<a id="2902c20" class="tk">CCP_DISCONNECTED_STATE</a>);</td></tr>
<tr name="2903" id="2903">
<td><a id="l2903" class='ln'>2903</a></td><td>  <a id="2903c3" class="tk">c_reset_all_DAQ_lists</a>();</td></tr>
<tr name="2904" id="2904">
<td><a id="l2904" class='ln'>2904</a></td><td></td></tr>
<tr name="2905" id="2905">
<td><a id="l2905" class='ln'>2905</a></td><td>  <span class="ct">/* End of SystemReset for S-Function (c280xcanrcv): '<a class="ct blk" blk_line="2905">&lt;S8&gt;/eCAN Receive</a>' */</span></td></tr>
<tr name="2906" id="2906">
<td><a id="l2906" class='ln'>2906</a></td><td><span class="br">}</span></td></tr>
<tr name="2907" id="2907">
<td><a id="l2907" class='ln'>2907</a></td><td></td></tr>
<tr name="2908" id="2908">
<td><a id="l2908" class='ln'>2908</a></td><td><span class="ct">/* Start for function-call system: '<a class="ct blk" blk_line="2908">&lt;Root&gt;/BackgroundTask</a>' */</span></td></tr>
<tr name="2909" id="2909">
<td><a id="l2909" class='ln'>2909</a></td><td><span class="pp">#pragma</span> <a id="2909c9" class="tk">CODE_SECTION</a> (<a id="2909c23" class="tk">TEST_IPM_2_BackgroundTask_Start</a>, "ramfuncs")</td></tr>
<tr name="2910" id="2910">
<td><a id="l2910" class='ln'>2910</a></td><td></td></tr>
<tr name="2911" id="2911">
<td><a id="l2911" class='ln'>2911</a></td><td><span class="kw">void</span> <a id="2911c6" class="tk">TEST_IPM_2_BackgroundTask_Start</a>(<span class="kw">void</span>)</td></tr>
<tr name="2912" id="2912">
<td><a id="l2912" class='ln'>2912</a></td><td><span class="br">{</span></td></tr>
<tr name="2913" id="2913">
<td><a id="l2913" class='ln'>2913</a></td><td>  <span class="ct">/* Start for S-Function (c280xcanrcv): '<a class="ct blk" blk_line="2913">&lt;S8&gt;/eCAN Receive</a>' incorporates:</span></td></tr>
<tr name="2914" id="2914">
<td><a id="l2914" class='ln'>2914</a></td><td><span class="ct">   *  SubSystem: '<a class="ct blk" blk_line="2914">&lt;S8&gt;/DTO Processing</a>'</span></td></tr>
<tr name="2915" id="2915">
<td><a id="l2915" class='ln'>2915</a></td><td><span class="ct">   */</span></td></tr>
<tr name="2916" id="2916">
<td><a id="l2916" class='ln'>2916</a></td><td></td></tr>
<tr name="2917" id="2917">
<td><a id="l2917" class='ln'>2917</a></td><td>  <span class="ct">/* Start for function-call system: '<a class="ct blk" blk_line="2917">&lt;S8&gt;/DTO Processing</a>' */</span></td></tr>
<tr name="2918" id="2918">
<td><a id="l2918" class='ln'>2918</a></td><td></td></tr>
<tr name="2919" id="2919">
<td><a id="l2919" class='ln'>2919</a></td><td>  <span class="ct">/* Start for Chart: '<a class="ct blk" blk_line="2919">&lt;S10&gt;/Chart</a>' incorporates:</span></td></tr>
<tr name="2920" id="2920">
<td><a id="l2920" class='ln'>2920</a></td><td><span class="ct">   *  SubSystem: '<a class="ct blk" blk_line="2920">&lt;S10&gt;/CCP(Termination)</a>'</span></td></tr>
<tr name="2921" id="2921">
<td><a id="l2921" class='ln'>2921</a></td><td><span class="ct">   */</span></td></tr>
<tr name="2922" id="2922">
<td><a id="l2922" class='ln'>2922</a></td><td>  <span class="ct">/* Start for function-call system: '<a class="ct blk" blk_line="2922">&lt;S10&gt;/CCP(Termination)</a>' */</span></td></tr>
<tr name="2923" id="2923">
<td><a id="l2923" class='ln'>2923</a></td><td></td></tr>
<tr name="2924" id="2924">
<td><a id="l2924" class='ln'>2924</a></td><td>  <span class="ct">/* Start for S-Function (sfun_ccp_termination): '<a class="ct blk" blk_line="2924">&lt;S13&gt;/CAN Calibration Protocol (Termination)</a>' incorporates:</span></td></tr>
<tr name="2925" id="2925">
<td><a id="l2925" class='ln'>2925</a></td><td><span class="ct">   *  SubSystem: '<a class="ct blk" blk_line="2925">&lt;S13&gt;/CAN Transmit</a>'</span></td></tr>
<tr name="2926" id="2926">
<td><a id="l2926" class='ln'>2926</a></td><td><span class="ct">   */</span></td></tr>
<tr name="2927" id="2927">
<td><a id="l2927" class='ln'>2927</a></td><td></td></tr>
<tr name="2928" id="2928">
<td><a id="l2928" class='ln'>2928</a></td><td>  <span class="ct">/* Start for function-call system: '<a class="ct blk" blk_line="2928">&lt;S13&gt;/CAN Transmit</a>' */</span></td></tr>
<tr name="2929" id="2929">
<td><a id="l2929" class='ln'>2929</a></td><td></td></tr>
<tr name="2930" id="2930">
<td><a id="l2930" class='ln'>2930</a></td><td>  <span class="ct">/* Start for S-Function (c280xcanxmt): '<a class="ct blk" blk_line="2930">&lt;S18&gt;/eCAN Transmit</a>' */</span></td></tr>
<tr name="2931" id="2931">
<td><a id="l2931" class='ln'>2931</a></td><td>  <span class="br">{</span></td></tr>
<tr name="2932" id="2932">
<td><a id="l2932" class='ln'>2932</a></td><td>  <span class="br">}</span></td></tr>
<tr name="2933" id="2933">
<td><a id="l2933" class='ln'>2933</a></td><td></td></tr>
<tr name="2934" id="2934">
<td><a id="l2934" class='ln'>2934</a></td><td>  <span class="ct">/* End of Start for S-Function (sfun_ccp_termination): '<a class="ct blk" blk_line="2934">&lt;S13&gt;/CAN Calibration Protocol (Termination)</a>' */</span></td></tr>
<tr name="2935" id="2935">
<td><a id="l2935" class='ln'>2935</a></td><td>  <span class="br">{</span></td></tr>
<tr name="2936" id="2936">
<td><a id="l2936" class='ln'>2936</a></td><td>    <a id="2936c5" class="tk">tCANMsgObject</a> <a id="2936c19" class="tk">sRXCANMessage</a>;</td></tr>
<tr name="2937" id="2937">
<td><a id="l2937" class='ln'>2937</a></td><td>    <span class="kw">unsigned</span> <span class="kw">char</span> <a id="2937c19" class="tk">ucRXMsgData</a>[8]= <span class="br">{</span> 0, 0, 0, 0, 0, 0, 0, 0 <span class="br">}</span>;</td></tr>
<tr name="2938" id="2938">
<td><a id="l2938" class='ln'>2938</a></td><td></td></tr>
<tr name="2939" id="2939">
<td><a id="l2939" class='ln'>2939</a></td><td>    <a id="2939c5" class="tk">sRXCANMessage</a>.<a id="2939c19" class="tk">ui32MsgID</a> = 1786;    <span class="ct">// CAN message ID</span></td></tr>
<tr name="2940" id="2940">
<td><a id="l2940" class='ln'>2940</a></td><td>    <a id="2940c5" class="tk">sRXCANMessage</a>.<a id="2940c19" class="tk">ui32MsgIDMask</a> = 0;   <span class="ct">// no mask needed for TX</span></td></tr>
<tr name="2941" id="2941">
<td><a id="l2941" class='ln'>2941</a></td><td>    <a id="2941c5" class="tk">sRXCANMessage</a>.<a id="2941c19" class="tk">ui32Flags</a> = <a id="2941c31" class="tk">MSG_OBJ_NO_FLAGS</a>;</td></tr>
<tr name="2942" id="2942">
<td><a id="l2942" class='ln'>2942</a></td><td>    <a id="2942c5" class="tk">sRXCANMessage</a>.<a id="2942c19" class="tk">ui32MsgLen</a> = <span class="kw">sizeof</span>(<a id="2942c39" class="tk">ucRXMsgData</a>);<span class="ct">// size of message is 4</span></td></tr>
<tr name="2943" id="2943">
<td><a id="l2943" class='ln'>2943</a></td><td>    <a id="2943c5" class="tk">sRXCANMessage</a>.<a id="2943c19" class="tk">pucMsgData</a> = <a id="2943c32" class="tk">ucRXMsgData</a>;<span class="ct">// ptr to message content</span></td></tr>
<tr name="2944" id="2944">
<td><a id="l2944" class='ln'>2944</a></td><td></td></tr>
<tr name="2945" id="2945">
<td><a id="l2945" class='ln'>2945</a></td><td>    <span class="ct">// Setup the message object being used to receive messages</span></td></tr>
<tr name="2946" id="2946">
<td><a id="l2946" class='ln'>2946</a></td><td>    <a id="2946c5" class="tk">CANMessageSet</a>(<a id="2946c19" class="tk">CANA_BASE</a>, 1, <a id="2946c33" class="tk">&amp;</a><a id="2946c34" class="tk">sRXCANMessage</a>, <a id="2946c49" class="tk">MSG_OBJ_TYPE_RX</a>);</td></tr>
<tr name="2947" id="2947">
<td><a id="l2947" class='ln'>2947</a></td><td>  <span class="br">}</span></td></tr>
<tr name="2948" id="2948">
<td><a id="l2948" class='ln'>2948</a></td><td></td></tr>
<tr name="2949" id="2949">
<td><a id="l2949" class='ln'>2949</a></td><td>  <span class="ct">/* Initialize TEST_IPM_2_0_B.eCANReceive_o2[0] */</span></td></tr>
<tr name="2950" id="2950">
<td><a id="l2950" class='ln'>2950</a></td><td>  <span class="br">{</span></td></tr>
<tr name="2951" id="2951">
<td><a id="l2951" class='ln'>2951</a></td><td>    <a id="2951c5" class="tk">TEST_IPM_2_0_B</a>.<a id="2951c20" class="tk">eCANReceive_o2</a>[0] = (<a id="2951c41" class="tk">uint8_T</a>)0.0;</td></tr>
<tr name="2952" id="2952">
<td><a id="l2952" class='ln'>2952</a></td><td>    <a id="2952c5" class="tk">TEST_IPM_2_0_B</a>.<a id="2952c20" class="tk">eCANReceive_o2</a>[1] = (<a id="2952c41" class="tk">uint8_T</a>)0.0;</td></tr>
<tr name="2953" id="2953">
<td><a id="l2953" class='ln'>2953</a></td><td>    <a id="2953c5" class="tk">TEST_IPM_2_0_B</a>.<a id="2953c20" class="tk">eCANReceive_o2</a>[2] = (<a id="2953c41" class="tk">uint8_T</a>)0.0;</td></tr>
<tr name="2954" id="2954">
<td><a id="l2954" class='ln'>2954</a></td><td>    <a id="2954c5" class="tk">TEST_IPM_2_0_B</a>.<a id="2954c20" class="tk">eCANReceive_o2</a>[3] = (<a id="2954c41" class="tk">uint8_T</a>)0.0;</td></tr>
<tr name="2955" id="2955">
<td><a id="l2955" class='ln'>2955</a></td><td>    <a id="2955c5" class="tk">TEST_IPM_2_0_B</a>.<a id="2955c20" class="tk">eCANReceive_o2</a>[4] = (<a id="2955c41" class="tk">uint8_T</a>)0.0;</td></tr>
<tr name="2956" id="2956">
<td><a id="l2956" class='ln'>2956</a></td><td>    <a id="2956c5" class="tk">TEST_IPM_2_0_B</a>.<a id="2956c20" class="tk">eCANReceive_o2</a>[5] = (<a id="2956c41" class="tk">uint8_T</a>)0.0;</td></tr>
<tr name="2957" id="2957">
<td><a id="l2957" class='ln'>2957</a></td><td>    <a id="2957c5" class="tk">TEST_IPM_2_0_B</a>.<a id="2957c20" class="tk">eCANReceive_o2</a>[6] = (<a id="2957c41" class="tk">uint8_T</a>)0.0;</td></tr>
<tr name="2958" id="2958">
<td><a id="l2958" class='ln'>2958</a></td><td>    <a id="2958c5" class="tk">TEST_IPM_2_0_B</a>.<a id="2958c20" class="tk">eCANReceive_o2</a>[7] = (<a id="2958c41" class="tk">uint8_T</a>)0.0;</td></tr>
<tr name="2959" id="2959">
<td><a id="l2959" class='ln'>2959</a></td><td>  <span class="br">}</span></td></tr>
<tr name="2960" id="2960">
<td><a id="l2960" class='ln'>2960</a></td><td></td></tr>
<tr name="2961" id="2961">
<td><a id="l2961" class='ln'>2961</a></td><td>  <span class="ct">/* End of Start for S-Function (c280xcanrcv): '<a class="ct blk" blk_line="2961">&lt;S8&gt;/eCAN Receive</a>' */</span></td></tr>
<tr name="2962" id="2962">
<td><a id="l2962" class='ln'>2962</a></td><td></td></tr>
<tr name="2963" id="2963">
<td><a id="l2963" class='ln'>2963</a></td><td>  <span class="ct">/* Start for S-Function (sfun_function_def): '<a class="ct blk" blk_line="2963">&lt;S9&gt;/Function Definition</a>' incorporates:</span></td></tr>
<tr name="2964" id="2964">
<td><a id="l2964" class='ln'>2964</a></td><td><span class="ct">   *  SubSystem: '<a class="ct blk" blk_line="2964">&lt;S9&gt;/Send DAQ Message</a>'</span></td></tr>
<tr name="2965" id="2965">
<td><a id="l2965" class='ln'>2965</a></td><td><span class="ct">   */</span></td></tr>
<tr name="2966" id="2966">
<td><a id="l2966" class='ln'>2966</a></td><td></td></tr>
<tr name="2967" id="2967">
<td><a id="l2967" class='ln'>2967</a></td><td>  <span class="ct">/* Start for function-call system: '<a class="ct blk" blk_line="2967">&lt;S9&gt;/Send DAQ Message</a>' */</span></td></tr>
<tr name="2968" id="2968">
<td><a id="l2968" class='ln'>2968</a></td><td></td></tr>
<tr name="2969" id="2969">
<td><a id="l2969" class='ln'>2969</a></td><td>  <span class="ct">/* Start for S-Function (c280xcanxmt): '<a class="ct blk" blk_line="2969">&lt;S11&gt;/eCAN Transmit</a>' */</span></td></tr>
<tr name="2970" id="2970">
<td><a id="l2970" class='ln'>2970</a></td><td>  <span class="br">{</span></td></tr>
<tr name="2971" id="2971">
<td><a id="l2971" class='ln'>2971</a></td><td>  <span class="br">}</span></td></tr>
<tr name="2972" id="2972">
<td><a id="l2972" class='ln'>2972</a></td><td></td></tr>
<tr name="2973" id="2973">
<td><a id="l2973" class='ln'>2973</a></td><td>  <span class="ct">/* End of Start for S-Function (sfun_function_def): '<a class="ct blk" blk_line="2973">&lt;S9&gt;/Function Definition</a>' */</span></td></tr>
<tr name="2974" id="2974">
<td><a id="l2974" class='ln'>2974</a></td><td><span class="br">}</span></td></tr>
<tr name="2975" id="2975">
<td><a id="l2975" class='ln'>2975</a></td><td></td></tr>
<tr name="2976" id="2976">
<td><a id="l2976" class='ln'>2976</a></td><td><span class="ct">/* Output and update for function-call system: '<a class="ct blk" blk_line="2976">&lt;Root&gt;/BackgroundTask</a>' */</span></td></tr>
<tr name="2977" id="2977">
<td><a id="l2977" class='ln'>2977</a></td><td><span class="pp">#pragma</span> <a id="2977c9" class="tk">CODE_SECTION</a> (<a id="2977c23" class="tk">TEST_IPM_2_0_BackgroundTask</a>, "ramfuncs")</td></tr>
<tr name="2978" id="2978">
<td><a id="l2978" class='ln'>2978</a></td><td></td></tr>
<tr name="2979" id="2979">
<td><a id="l2979" class='ln'>2979</a></td><td><span class="kw">void</span> <a id="2979c6" class="tk">TEST_IPM_2_0_BackgroundTask</a>(<span class="kw">void</span>)</td></tr>
<tr name="2980" id="2980">
<td><a id="l2980" class='ln'>2980</a></td><td><span class="br">{</span></td></tr>
<tr name="2981" id="2981">
<td><a id="l2981" class='ln'>2981</a></td><td>  <span class="ct">/* S-Function (c280xcanrcv): '<a class="ct blk" blk_line="2981">&lt;S8&gt;/eCAN Receive</a>' */</span></td></tr>
<tr name="2982" id="2982">
<td><a id="l2982" class='ln'>2982</a></td><td>  <span class="br">{</span></td></tr>
<tr name="2983" id="2983">
<td><a id="l2983" class='ln'>2983</a></td><td>    <a id="2983c5" class="tk">tCANMsgObject</a> <a id="2983c19" class="tk">sRXCANMessage</a>;</td></tr>
<tr name="2984" id="2984">
<td><a id="l2984" class='ln'>2984</a></td><td>    <span class="kw">unsigned</span> <span class="kw">char</span> <a id="2984c19" class="tk">ucRXMsgData</a>[8] = <span class="br">{</span> 0, 0, 0, 0, 0, 0, 0, 0 <span class="br">}</span>;</td></tr>
<tr name="2985" id="2985">
<td><a id="l2985" class='ln'>2985</a></td><td></td></tr>
<tr name="2986" id="2986">
<td><a id="l2986" class='ln'>2986</a></td><td>    <a id="2986c5" class="tk">sRXCANMessage</a>.<a id="2986c19" class="tk">ui32MsgID</a> = 1786;    <span class="ct">// CAN message ID</span></td></tr>
<tr name="2987" id="2987">
<td><a id="l2987" class='ln'>2987</a></td><td>    <a id="2987c5" class="tk">sRXCANMessage</a>.<a id="2987c19" class="tk">ui32MsgIDMask</a> = 0;   <span class="ct">// no mask needed for TX</span></td></tr>
<tr name="2988" id="2988">
<td><a id="l2988" class='ln'>2988</a></td><td>    <a id="2988c5" class="tk">sRXCANMessage</a>.<a id="2988c19" class="tk">ui32Flags</a> = <a id="2988c31" class="tk">MSG_OBJ_NO_FLAGS</a>;</td></tr>
<tr name="2989" id="2989">
<td><a id="l2989" class='ln'>2989</a></td><td>    <a id="2989c5" class="tk">sRXCANMessage</a>.<a id="2989c19" class="tk">ui32MsgLen</a> = <span class="kw">sizeof</span>(<a id="2989c39" class="tk">ucRXMsgData</a>);<span class="ct">// size of message</span></td></tr>
<tr name="2990" id="2990">
<td><a id="l2990" class='ln'>2990</a></td><td>    <a id="2990c5" class="tk">sRXCANMessage</a>.<a id="2990c19" class="tk">pucMsgData</a> = <a id="2990c32" class="tk">ucRXMsgData</a>;<span class="ct">// ptr to message content</span></td></tr>
<tr name="2991" id="2991">
<td><a id="l2991" class='ln'>2991</a></td><td></td></tr>
<tr name="2992" id="2992">
<td><a id="l2992" class='ln'>2992</a></td><td>    <span class="ct">// Get the receive message</span></td></tr>
<tr name="2993" id="2993">
<td><a id="l2993" class='ln'>2993</a></td><td>    <a id="2993c5" class="tk">CANMessageGet</a>(<a id="2993c19" class="tk">CANA_BASE</a>, 1, <a id="2993c33" class="tk">&amp;</a><a id="2993c34" class="tk">sRXCANMessage</a>, false);</td></tr>
<tr name="2994" id="2994">
<td><a id="l2994" class='ln'>2994</a></td><td>    <span class="kw">if</span> (<a id="2994c9" class="tk">sRXCANMessage</a>.<a id="2994c23" class="tk">ui32MsgLen</a> <a id="2994c34" class="tk">&gt;</a> 0) <span class="br">{</span></td></tr>
<tr name="2995" id="2995">
<td><a id="l2995" class='ln'>2995</a></td><td>      <a id="2995c7" class="tk">TEST_IPM_2_0_B</a>.<a id="2995c22" class="tk">eCANReceive_o2</a>[0] = <a id="2995c42" class="tk">ucRXMsgData</a>[0];</td></tr>
<tr name="2996" id="2996">
<td><a id="l2996" class='ln'>2996</a></td><td>      <a id="2996c7" class="tk">TEST_IPM_2_0_B</a>.<a id="2996c22" class="tk">eCANReceive_o2</a>[1] = <a id="2996c42" class="tk">ucRXMsgData</a>[1];</td></tr>
<tr name="2997" id="2997">
<td><a id="l2997" class='ln'>2997</a></td><td>      <a id="2997c7" class="tk">TEST_IPM_2_0_B</a>.<a id="2997c22" class="tk">eCANReceive_o2</a>[2] = <a id="2997c42" class="tk">ucRXMsgData</a>[2];</td></tr>
<tr name="2998" id="2998">
<td><a id="l2998" class='ln'>2998</a></td><td>      <a id="2998c7" class="tk">TEST_IPM_2_0_B</a>.<a id="2998c22" class="tk">eCANReceive_o2</a>[3] = <a id="2998c42" class="tk">ucRXMsgData</a>[3];</td></tr>
<tr name="2999" id="2999">
<td><a id="l2999" class='ln'>2999</a></td><td>      <a id="2999c7" class="tk">TEST_IPM_2_0_B</a>.<a id="2999c22" class="tk">eCANReceive_o2</a>[4] = <a id="2999c42" class="tk">ucRXMsgData</a>[4];</td></tr>
<tr name="3000" id="3000">
<td><a id="l3000" class='ln'>3000</a></td><td>      <a id="3000c7" class="tk">TEST_IPM_2_0_B</a>.<a id="3000c22" class="tk">eCANReceive_o2</a>[5] = <a id="3000c42" class="tk">ucRXMsgData</a>[5];</td></tr>
<tr name="3001" id="3001">
<td><a id="l3001" class='ln'>3001</a></td><td>      <a id="3001c7" class="tk">TEST_IPM_2_0_B</a>.<a id="3001c22" class="tk">eCANReceive_o2</a>[6] = <a id="3001c42" class="tk">ucRXMsgData</a>[6];</td></tr>
<tr name="3002" id="3002">
<td><a id="l3002" class='ln'>3002</a></td><td>      <a id="3002c7" class="tk">TEST_IPM_2_0_B</a>.<a id="3002c22" class="tk">eCANReceive_o2</a>[7] = <a id="3002c42" class="tk">ucRXMsgData</a>[7];</td></tr>
<tr name="3003" id="3003">
<td><a id="l3003" class='ln'>3003</a></td><td></td></tr>
<tr name="3004" id="3004">
<td><a id="l3004" class='ln'>3004</a></td><td>      <span class="ct">/* -- Call CAN RX Fcn-Call_0 -- */</span></td></tr>
<tr name="3005" id="3005">
<td><a id="l3005" class='ln'>3005</a></td><td></td></tr>
<tr name="3006" id="3006">
<td><a id="l3006" class='ln'>3006</a></td><td>      <span class="ct">/* Output and update for function-call system: '<a class="ct blk" blk_line="3006">&lt;S8&gt;/DTO Processing</a>' */</span></td></tr>
<tr name="3007" id="3007">
<td><a id="l3007" class='ln'>3007</a></td><td>      <span class="br">{</span></td></tr>
<tr name="3008" id="3008">
<td><a id="l3008" class='ln'>3008</a></td><td>        <a id="3008c9" class="tk">boolean_T</a> <a id="3008c19" class="tk">guard1</a> = false;</td></tr>
<tr name="3009" id="3009">
<td><a id="l3009" class='ln'>3009</a></td><td></td></tr>
<tr name="3010" id="3010">
<td><a id="l3010" class='ln'>3010</a></td><td>        <span class="ct">/* Chart: '<a class="ct blk" blk_line="3010">&lt;S10&gt;/Chart</a>' incorporates:</span></td></tr>
<tr name="3011" id="3011">
<td><a id="l3011" class='ln'>3011</a></td><td><span class="ct">         *  SubSystem: '<a class="ct blk" blk_line="3011">&lt;S10&gt;/CCP</a>'</span></td></tr>
<tr name="3012" id="3012">
<td><a id="l3012" class='ln'>3012</a></td><td><span class="ct">         */</span></td></tr>
<tr name="3013" id="3013">
<td><a id="l3013" class='ln'>3013</a></td><td>        <span class="ct">/* Chart: '<a class="ct blk" blk_line="3013">&lt;S15&gt;/CCP Stateflow </a>' */</span></td></tr>
<tr name="3014" id="3014">
<td><a id="l3014" class='ln'>3014</a></td><td>        <a id="3014c9" class="tk">guard1</a> = false;</td></tr>
<tr name="3015" id="3015">
<td><a id="l3015" class='ln'>3015</a></td><td>        <span class="kw">switch</span> (<a id="3015c17" class="tk">TEST_IPM_2_0_DW</a>.<a id="3015c33" class="tk">is_c28_canblocks_extras</a>) <span class="br">{</span></td></tr>
<tr name="3016" id="3016">
<td><a id="l3016" class='ln'>3016</a></td><td>         <span class="kw">case</span> <a id="3016c15" class="tk">TEST_IPM_2_0_IN_Connected</a><a id="3016c40" class="tk">:</a></td></tr>
<tr name="3017" id="3017">
<td><a id="l3017" class='ln'>3017</a></td><td>          <a id="3017c11" class="tk">TEST_IPM_2_0_DW</a>.<a id="3017c27" class="tk">command_counter</a> = <a id="3017c45" class="tk">TEST_IPM_2_0_B</a>.<a id="3017c60" class="tk">eCANReceive_o2</a>[1];</td></tr>
<tr name="3018" id="3018">
<td><a id="l3018" class='ln'>3018</a></td><td>          <span class="kw">if</span> (<a id="3018c15" class="tk">TEST_IPM_2_0_B</a>.<a id="3018c30" class="tk">eCANReceive_o2</a>[0] <a id="3018c48" class="tk">==</a> <a id="3018c51" class="tk">CCP_GET_CCP_VERSION</a>) <span class="br">{</span></td></tr>
<tr name="3019" id="3019">
<td><a id="l3019" class='ln'>3019</a></td><td>            <a id="3019c13" class="tk">setMaster_Version</a>(0, <a id="3019c34" class="tk">TEST_IPM_2_0_B</a>.<a id="3019c49" class="tk">eCANReceive_o2</a>[2]);</td></tr>
<tr name="3020" id="3020">
<td><a id="l3020" class='ln'>3020</a></td><td>            <a id="3020c13" class="tk">setMaster_Version</a>(1, <a id="3020c34" class="tk">TEST_IPM_2_0_B</a>.<a id="3020c49" class="tk">eCANReceive_o2</a>[3]);</td></tr>
<tr name="3021" id="3021">
<td><a id="l3021" class='ln'>3021</a></td><td>            <a id="3021c13" class="tk">TEST_IPM_2_0_tx_dto</a>((<a id="3021c34" class="tk">uint16_T</a>)<a id="3021c43" class="tk">CCP_GET_CCP_VERSION</a>);</td></tr>
<tr name="3022" id="3022">
<td><a id="l3022" class='ln'>3022</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="3022c22" class="tk">TEST_IPM_2_0_B</a>.<a id="3022c37" class="tk">eCANReceive_o2</a>[0] <a id="3022c55" class="tk">==</a> <a id="3022c58" class="tk">CCP_EXCHANGE_ID</a>) <span class="br">{</span></td></tr>
<tr name="3023" id="3023">
<td><a id="l3023" class='ln'>3023</a></td><td>            <a id="3023c13" class="tk">TEST_IPM_2_0_tx_dto</a>((<a id="3023c34" class="tk">uint16_T</a>)<a id="3023c43" class="tk">CCP_EXCHANGE_ID</a>);</td></tr>
<tr name="3024" id="3024">
<td><a id="l3024" class='ln'>3024</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="3024c22" class="tk">TEST_IPM_2_0_B</a>.<a id="3024c37" class="tk">eCANReceive_o2</a>[0] <a id="3024c55" class="tk">==</a> <a id="3024c58" class="tk">CCP_SET_MTA</a>) <span class="br">{</span></td></tr>
<tr name="3025" id="3025">
<td><a id="l3025" class='ln'>3025</a></td><td>            <a id="3025c13" class="tk">TEST_IPM_2_0_set_mta</a>();</td></tr>
<tr name="3026" id="3026">
<td><a id="l3026" class='ln'>3026</a></td><td>            <a id="3026c13" class="tk">TEST_IPM_2_0_tx_dto</a>((<a id="3026c34" class="tk">uint16_T</a>)<a id="3026c43" class="tk">CCP_SET_MTA</a>);</td></tr>
<tr name="3027" id="3027">
<td><a id="l3027" class='ln'>3027</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="3027c22" class="tk">TEST_IPM_2_0_B</a>.<a id="3027c37" class="tk">eCANReceive_o2</a>[0] <a id="3027c55" class="tk">==</a> <a id="3027c58" class="tk">CCP_DNLOAD</a>) <span class="br">{</span></td></tr>
<tr name="3028" id="3028">
<td><a id="l3028" class='ln'>3028</a></td><td>            <a id="3028c13" class="tk">c_write_uint8s</a>(<a id="3028c28" class="tk">&amp;</a><a id="3028c29" class="tk">TEST_IPM_2_0_B</a>.<a id="3028c44" class="tk">eCANReceive_o2</a>[3],</td></tr>
<tr name="3029" id="3029">
<td><a id="l3029" class='ln'>3029</a></td><td>                           <a id="3029c28" class="tk">TEST_IPM_2_0_B</a>.<a id="3029c43" class="tk">eCANReceive_o2</a>[2], <a id="3029c62" class="tk">getMTAPtr</a>(0));</td></tr>
<tr name="3030" id="3030">
<td><a id="l3030" class='ln'>3030</a></td><td>            <a id="3030c13" class="tk">TEST_IPM_2_0_tx_dto</a>((<a id="3030c34" class="tk">uint16_T</a>)<a id="3030c43" class="tk">CCP_DNLOAD</a>);</td></tr>
<tr name="3031" id="3031">
<td><a id="l3031" class='ln'>3031</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="3031c22" class="tk">TEST_IPM_2_0_B</a>.<a id="3031c37" class="tk">eCANReceive_o2</a>[0] <a id="3031c55" class="tk">==</a> <a id="3031c58" class="tk">CCP_DNLOAD_6</a>) <span class="br">{</span></td></tr>
<tr name="3032" id="3032">
<td><a id="l3032" class='ln'>3032</a></td><td>            <a id="3032c13" class="tk">c_write_uint8s</a>(<a id="3032c28" class="tk">&amp;</a><a id="3032c29" class="tk">TEST_IPM_2_0_B</a>.<a id="3032c44" class="tk">eCANReceive_o2</a>[2], 6, <a id="3032c66" class="tk">getMTAPtr</a>(0));</td></tr>
<tr name="3033" id="3033">
<td><a id="l3033" class='ln'>3033</a></td><td>            <a id="3033c13" class="tk">TEST_IPM_2_0_tx_dto</a>((<a id="3033c34" class="tk">uint16_T</a>)<a id="3033c43" class="tk">CCP_DNLOAD_6</a>);</td></tr>
<tr name="3034" id="3034">
<td><a id="l3034" class='ln'>3034</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="3034c22" class="tk">TEST_IPM_2_0_B</a>.<a id="3034c37" class="tk">eCANReceive_o2</a>[0] <a id="3034c55" class="tk">==</a> <a id="3034c58" class="tk">CCP_SHORT_UPLOAD</a>) <span class="br">{</span></td></tr>
<tr name="3035" id="3035">
<td><a id="l3035" class='ln'>3035</a></td><td>            <a id="3035c13" class="tk">TEST_IPM_2_0_tx_dto</a>((<a id="3035c34" class="tk">uint16_T</a>)<a id="3035c43" class="tk">CCP_SHORT_UPLOAD</a>);</td></tr>
<tr name="3036" id="3036">
<td><a id="l3036" class='ln'>3036</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="3036c22" class="tk">TEST_IPM_2_0_B</a>.<a id="3036c37" class="tk">eCANReceive_o2</a>[0] <a id="3036c55" class="tk">==</a> <a id="3036c58" class="tk">CCP_UPLOAD</a>) <span class="br">{</span></td></tr>
<tr name="3037" id="3037">
<td><a id="l3037" class='ln'>3037</a></td><td>            <a id="3037c13" class="tk">TEST_IPM_2_0_tx_dto</a>((<a id="3037c34" class="tk">uint16_T</a>)<a id="3037c43" class="tk">CCP_UPLOAD</a>);</td></tr>
<tr name="3038" id="3038">
<td><a id="l3038" class='ln'>3038</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="3038c22" class="tk">TEST_IPM_2_0_B</a>.<a id="3038c37" class="tk">eCANReceive_o2</a>[0] <a id="3038c55" class="tk">==</a> <a id="3038c58" class="tk">CCP_GET_DAQ_SIZE</a>) <span class="br">{</span></td></tr>
<tr name="3039" id="3039">
<td><a id="l3039" class='ln'>3039</a></td><td>            <a id="3039c13" class="tk">TEST_IPM_2_0_tx_dto</a>((<a id="3039c34" class="tk">uint16_T</a>)<a id="3039c43" class="tk">CCP_GET_DAQ_SIZE</a>);</td></tr>
<tr name="3040" id="3040">
<td><a id="l3040" class='ln'>3040</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="3040c22" class="tk">TEST_IPM_2_0_B</a>.<a id="3040c37" class="tk">eCANReceive_o2</a>[0] <a id="3040c55" class="tk">==</a> <a id="3040c58" class="tk">CCP_SET_DAQ_PTR</a>) <span class="br">{</span></td></tr>
<tr name="3041" id="3041">
<td><a id="l3041" class='ln'>3041</a></td><td>            <a id="3041c13" class="tk">c_set_element_pointer</a>(<a id="3041c35" class="tk">TEST_IPM_2_0_B</a>.<a id="3041c50" class="tk">eCANReceive_o2</a>[2],</td></tr>
<tr name="3042" id="3042">
<td><a id="l3042" class='ln'>3042</a></td><td>                                  <a id="3042c35" class="tk">TEST_IPM_2_0_B</a>.<a id="3042c50" class="tk">eCANReceive_o2</a>[3],</td></tr>
<tr name="3043" id="3043">
<td><a id="l3043" class='ln'>3043</a></td><td>                                  <a id="3043c35" class="tk">TEST_IPM_2_0_B</a>.<a id="3043c50" class="tk">eCANReceive_o2</a>[4]);</td></tr>
<tr name="3044" id="3044">
<td><a id="l3044" class='ln'>3044</a></td><td>            <a id="3044c13" class="tk">TEST_IPM_2_0_tx_dto</a>((<a id="3044c34" class="tk">uint16_T</a>)<a id="3044c43" class="tk">CCP_SET_DAQ_PTR</a>);</td></tr>
<tr name="3045" id="3045">
<td><a id="l3045" class='ln'>3045</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="3045c22" class="tk">TEST_IPM_2_0_B</a>.<a id="3045c37" class="tk">eCANReceive_o2</a>[0] <a id="3045c55" class="tk">==</a> <a id="3045c58" class="tk">CCP_WRITE_DAQ</a>) <span class="br">{</span></td></tr>
<tr name="3046" id="3046">
<td><a id="l3046" class='ln'>3046</a></td><td>            <a id="3046c13" class="tk">TEST_IPM_2_0_write_daq</a>();</td></tr>
<tr name="3047" id="3047">
<td><a id="l3047" class='ln'>3047</a></td><td>            <a id="3047c13" class="tk">TEST_IPM_2_0_tx_dto</a>((<a id="3047c34" class="tk">uint16_T</a>)<a id="3047c43" class="tk">CCP_WRITE_DAQ</a>);</td></tr>
<tr name="3048" id="3048">
<td><a id="l3048" class='ln'>3048</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="3048c22" class="tk">TEST_IPM_2_0_B</a>.<a id="3048c37" class="tk">eCANReceive_o2</a>[0] <a id="3048c55" class="tk">==</a> <a id="3048c58" class="tk">CCP_START_STOP_ALL</a>) <span class="br">{</span></td></tr>
<tr name="3049" id="3049">
<td><a id="l3049" class='ln'>3049</a></td><td>            <a id="3049c13" class="tk">c_start_stop_all</a>(<a id="3049c30" class="tk">TEST_IPM_2_0_B</a>.<a id="3049c45" class="tk">eCANReceive_o2</a>[2]);</td></tr>
<tr name="3050" id="3050">
<td><a id="l3050" class='ln'>3050</a></td><td>            <a id="3050c13" class="tk">TEST_IPM_2_0_tx_dto</a>((<a id="3050c34" class="tk">uint16_T</a>)<a id="3050c43" class="tk">CCP_START_STOP_ALL</a>);</td></tr>
<tr name="3051" id="3051">
<td><a id="l3051" class='ln'>3051</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="3051c22" class="tk">TEST_IPM_2_0_B</a>.<a id="3051c37" class="tk">eCANReceive_o2</a>[0] <a id="3051c55" class="tk">==</a> <a id="3051c58" class="tk">CCP_START_STOP</a>) <span class="br">{</span></td></tr>
<tr name="3052" id="3052">
<td><a id="l3052" class='ln'>3052</a></td><td>            <a id="3052c13" class="tk">c_start_stop</a>(<a id="3052c26" class="tk">TEST_IPM_2_0_B</a>.<a id="3052c41" class="tk">eCANReceive_o2</a>[2],</td></tr>
<tr name="3053" id="3053">
<td><a id="l3053" class='ln'>3053</a></td><td>                         <a id="3053c26" class="tk">TEST_IPM_2_0_B</a>.<a id="3053c41" class="tk">eCANReceive_o2</a>[3],</td></tr>
<tr name="3054" id="3054">
<td><a id="l3054" class='ln'>3054</a></td><td>                         <a id="3054c26" class="tk">TEST_IPM_2_0_B</a>.<a id="3054c41" class="tk">eCANReceive_o2</a>[4],</td></tr>
<tr name="3055" id="3055">
<td><a id="l3055" class='ln'>3055</a></td><td>                         <a id="3055c26" class="tk">TEST_IPM_2_0_B</a>.<a id="3055c41" class="tk">eCANReceive_o2</a>[5], 1);</td></tr>
<tr name="3056" id="3056">
<td><a id="l3056" class='ln'>3056</a></td><td>            <a id="3056c13" class="tk">TEST_IPM_2_0_tx_dto</a>((<a id="3056c34" class="tk">uint16_T</a>)<a id="3056c43" class="tk">CCP_START_STOP</a>);</td></tr>
<tr name="3057" id="3057">
<td><a id="l3057" class='ln'>3057</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="3057c22" class="tk">TEST_IPM_2_0_B</a>.<a id="3057c37" class="tk">eCANReceive_o2</a>[0] <a id="3057c55" class="tk">==</a> <a id="3057c58" class="tk">CCP_SET_S_STATUS</a>) <span class="br">{</span></td></tr>
<tr name="3058" id="3058">
<td><a id="l3058" class='ln'>3058</a></td><td>            <a id="3058c13" class="tk">setS_Status</a>(<a id="3058c25" class="tk">TEST_IPM_2_0_B</a>.<a id="3058c40" class="tk">eCANReceive_o2</a>[2]);</td></tr>
<tr name="3059" id="3059">
<td><a id="l3059" class='ln'>3059</a></td><td>            <a id="3059c13" class="tk">TEST_IPM_2_0_tx_dto</a>((<a id="3059c34" class="tk">uint16_T</a>)<a id="3059c43" class="tk">CCP_SET_S_STATUS</a>);</td></tr>
<tr name="3060" id="3060">
<td><a id="l3060" class='ln'>3060</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="3060c22" class="tk">TEST_IPM_2_0_B</a>.<a id="3060c37" class="tk">eCANReceive_o2</a>[0] <a id="3060c55" class="tk">==</a> <a id="3060c58" class="tk">CCP_GET_S_STATUS</a>) <span class="br">{</span></td></tr>
<tr name="3061" id="3061">
<td><a id="l3061" class='ln'>3061</a></td><td>            <a id="3061c13" class="tk">TEST_IPM_2_0_tx_dto</a>((<a id="3061c34" class="tk">uint16_T</a>)<a id="3061c43" class="tk">CCP_GET_S_STATUS</a>);</td></tr>
<tr name="3062" id="3062">
<td><a id="l3062" class='ln'>3062</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="3062c22" class="tk">TEST_IPM_2_0_B</a>.<a id="3062c37" class="tk">eCANReceive_o2</a>[0] <a id="3062c55" class="tk">==</a> <a id="3062c58" class="tk">CCP_TEST</a>) <span class="br">{</span></td></tr>
<tr name="3063" id="3063">
<td><a id="l3063" class='ln'>3063</a></td><td>            <span class="kw">if</span> ((<a id="3063c18" class="tk">TEST_IPM_2_0_B</a>.<a id="3063c33" class="tk">eCANReceive_o2</a>[2] <a id="3063c51" class="tk">==</a> <a id="3063c54" class="tk">getStation_Address</a>(0)) <a id="3063c77" class="tk">&amp;&amp;</a></td></tr>
<tr name="3064" id="3064">
<td><a id="l3064" class='ln'>3064</a></td><td>                (<a id="3064c18" class="tk">TEST_IPM_2_0_B</a>.<a id="3064c33" class="tk">eCANReceive_o2</a>[3] <a id="3064c51" class="tk">==</a> <a id="3064c54" class="tk">getStation_Address</a>(1))) <span class="br">{</span></td></tr>
<tr name="3065" id="3065">
<td><a id="l3065" class='ln'>3065</a></td><td>              <a id="3065c15" class="tk">TEST_IPM_2_0_tx_dto</a>((<a id="3065c36" class="tk">uint16_T</a>)<a id="3065c45" class="tk">CCP_TEST</a>);</td></tr>
<tr name="3066" id="3066">
<td><a id="l3066" class='ln'>3066</a></td><td>            <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="3067" id="3067">
<td><a id="l3067" class='ln'>3067</a></td><td>              <a id="3067c15" class="tk">setHandled</a>(0);</td></tr>
<tr name="3068" id="3068">
<td><a id="l3068" class='ln'>3068</a></td><td>              <a id="3068c15" class="tk">guard1</a> = true;</td></tr>
<tr name="3069" id="3069">
<td><a id="l3069" class='ln'>3069</a></td><td>            <span class="br">}</span></td></tr>
<tr name="3070" id="3070">
<td><a id="l3070" class='ln'>3070</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="3070c22" class="tk">TEST_IPM_2_0_B</a>.<a id="3070c37" class="tk">eCANReceive_o2</a>[0] <a id="3070c55" class="tk">==</a> <a id="3070c58" class="tk">CCP_CONNECT</a>) <span class="br">{</span></td></tr>
<tr name="3071" id="3071">
<td><a id="l3071" class='ln'>3071</a></td><td>            <span class="kw">if</span> ((<a id="3071c18" class="tk">TEST_IPM_2_0_B</a>.<a id="3071c33" class="tk">eCANReceive_o2</a>[2] <a id="3071c51" class="tk">==</a> <a id="3071c54" class="tk">getStation_Address</a>(0)) <a id="3071c77" class="tk">&amp;&amp;</a></td></tr>
<tr name="3072" id="3072">
<td><a id="l3072" class='ln'>3072</a></td><td>                (<a id="3072c18" class="tk">TEST_IPM_2_0_B</a>.<a id="3072c33" class="tk">eCANReceive_o2</a>[3] <a id="3072c51" class="tk">==</a> <a id="3072c54" class="tk">getStation_Address</a>(1))) <span class="br">{</span></td></tr>
<tr name="3073" id="3073">
<td><a id="l3073" class='ln'>3073</a></td><td>              <a id="3073c15" class="tk">TEST_IPM_2_0_tx_dto</a>((<a id="3073c36" class="tk">uint16_T</a>)<a id="3073c45" class="tk">CCP_CONNECT</a>);</td></tr>
<tr name="3074" id="3074">
<td><a id="l3074" class='ln'>3074</a></td><td>            <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="3075" id="3075">
<td><a id="l3075" class='ln'>3075</a></td><td>              <a id="3075c15" class="tk">setHandled</a>(0);</td></tr>
<tr name="3076" id="3076">
<td><a id="l3076" class='ln'>3076</a></td><td>              <a id="3076c15" class="tk">guard1</a> = true;</td></tr>
<tr name="3077" id="3077">
<td><a id="l3077" class='ln'>3077</a></td><td>            <span class="br">}</span></td></tr>
<tr name="3078" id="3078">
<td><a id="l3078" class='ln'>3078</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="3078c22" class="tk">TEST_IPM_2_0_B</a>.<a id="3078c37" class="tk">eCANReceive_o2</a>[0] <a id="3078c55" class="tk">==</a> <a id="3078c58" class="tk">CCP_DISCONNECT</a>) <span class="br">{</span></td></tr>
<tr name="3079" id="3079">
<td><a id="l3079" class='ln'>3079</a></td><td>            <span class="kw">if</span> ((<a id="3079c18" class="tk">int16_T</a>)<a id="3079c26" class="tk">TEST_IPM_2_0_B</a>.<a id="3079c41" class="tk">eCANReceive_o2</a>[2] <a id="3079c59" class="tk">==</a> (<a id="3079c63" class="tk">int16_T</a>)</td></tr>
<tr name="3080" id="3080">
<td><a id="l3080" class='ln'>3080</a></td><td>                <a id="3080c17" class="tk">TEST_IPM_2_PERMANENT_DISCONNECT</a>) <span class="br">{</span></td></tr>
<tr name="3081" id="3081">
<td><a id="l3081" class='ln'>3081</a></td><td>              <a id="3081c15" class="tk">TEST_IPM_2_0_tx_dto</a>((<a id="3081c36" class="tk">uint16_T</a>)<a id="3081c45" class="tk">CCP_DISCONNECT</a>);</td></tr>
<tr name="3082" id="3082">
<td><a id="l3082" class='ln'>3082</a></td><td>              <a id="3082c15" class="tk">TEST_IPM_2_0_DW</a>.<a id="3082c31" class="tk">is_c28_canblocks_extras</a> =</td></tr>
<tr name="3083" id="3083">
<td><a id="l3083" class='ln'>3083</a></td><td>                <a id="3083c17" class="tk">TEST_IPM_2_0_IN_Disconnected</a>;</td></tr>
<tr name="3084" id="3084">
<td><a id="l3084" class='ln'>3084</a></td><td>              <a id="3084c15" class="tk">setCurrent_State</a>(<a id="3084c32" class="tk">CCP_DISCONNECTED_STATE</a>);</td></tr>
<tr name="3085" id="3085">
<td><a id="l3085" class='ln'>3085</a></td><td>              <a id="3085c15" class="tk">c_reset_all_DAQ_lists</a>();</td></tr>
<tr name="3086" id="3086">
<td><a id="l3086" class='ln'>3086</a></td><td>            <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> ((<a id="3086c25" class="tk">int16_T</a>)<a id="3086c33" class="tk">TEST_IPM_2_0_B</a>.<a id="3086c48" class="tk">eCANReceive_o2</a>[2] <a id="3086c66" class="tk">==</a> (<a id="3086c70" class="tk">int16_T</a>)</td></tr>
<tr name="3087" id="3087">
<td><a id="l3087" class='ln'>3087</a></td><td>                       <a id="3087c24" class="tk">TEST_IPM_2_TEMPORARY_DISCONNECT</a>) <span class="br">{</span></td></tr>
<tr name="3088" id="3088">
<td><a id="l3088" class='ln'>3088</a></td><td>              <a id="3088c15" class="tk">TEST_IPM_2_0_tx_dto</a>((<a id="3088c36" class="tk">uint16_T</a>)<a id="3088c45" class="tk">CCP_DISCONNECT</a>);</td></tr>
<tr name="3089" id="3089">
<td><a id="l3089" class='ln'>3089</a></td><td>              <a id="3089c15" class="tk">guard1</a> = true;</td></tr>
<tr name="3090" id="3090">
<td><a id="l3090" class='ln'>3090</a></td><td>            <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="3091" id="3091">
<td><a id="l3091" class='ln'>3091</a></td><td>              <a id="3091c15" class="tk">TEST_IPM_2_0_unhandled_command</a>();</td></tr>
<tr name="3092" id="3092">
<td><a id="l3092" class='ln'>3092</a></td><td>            <span class="br">}</span></td></tr>
<tr name="3093" id="3093">
<td><a id="l3093" class='ln'>3093</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="3094" id="3094">
<td><a id="l3094" class='ln'>3094</a></td><td>            <a id="3094c13" class="tk">TEST_IPM_2_0_unhandled_command</a>();</td></tr>
<tr name="3095" id="3095">
<td><a id="l3095" class='ln'>3095</a></td><td>          <span class="br">}</span></td></tr>
<tr name="3096" id="3096">
<td><a id="l3096" class='ln'>3096</a></td><td>          <span class="kw">break</span>;</td></tr>
<tr name="3097" id="3097">
<td><a id="l3097" class='ln'>3097</a></td><td></td></tr>
<tr name="3098" id="3098">
<td><a id="l3098" class='ln'>3098</a></td><td>         <span class="kw">case</span> <a id="3098c15" class="tk">TEST_IPM_2_0_IN_Disconnected</a><a id="3098c43" class="tk">:</a></td></tr>
<tr name="3099" id="3099">
<td><a id="l3099" class='ln'>3099</a></td><td>          <a id="3099c11" class="tk">TEST_IPM_2_0_DW</a>.<a id="3099c27" class="tk">command_counter</a> = <a id="3099c45" class="tk">TEST_IPM_2_0_B</a>.<a id="3099c60" class="tk">eCANReceive_o2</a>[1];</td></tr>
<tr name="3100" id="3100">
<td><a id="l3100" class='ln'>3100</a></td><td>          <span class="kw">if</span> ((<a id="3100c16" class="tk">TEST_IPM_2_0_B</a>.<a id="3100c31" class="tk">eCANReceive_o2</a>[0] <a id="3100c49" class="tk">==</a> <a id="3100c52" class="tk">CCP_CONNECT</a>) <a id="3100c65" class="tk">&amp;&amp;</a></td></tr>
<tr name="3101" id="3101">
<td><a id="l3101" class='ln'>3101</a></td><td>              (<a id="3101c16" class="tk">TEST_IPM_2_0_B</a>.<a id="3101c31" class="tk">eCANReceive_o2</a>[2] <a id="3101c49" class="tk">==</a> <a id="3101c52" class="tk">getStation_Address</a>(0)) <a id="3101c75" class="tk">&amp;&amp;</a></td></tr>
<tr name="3102" id="3102">
<td><a id="l3102" class='ln'>3102</a></td><td>              (<a id="3102c16" class="tk">TEST_IPM_2_0_B</a>.<a id="3102c31" class="tk">eCANReceive_o2</a>[3] <a id="3102c49" class="tk">==</a> <a id="3102c52" class="tk">getStation_Address</a>(1))) <span class="br">{</span></td></tr>
<tr name="3103" id="3103">
<td><a id="l3103" class='ln'>3103</a></td><td>            <a id="3103c13" class="tk">TEST_IPM_2_0_DW</a>.<a id="3103c29" class="tk">is_c28_canblocks_extras</a> =</td></tr>
<tr name="3104" id="3104">
<td><a id="l3104" class='ln'>3104</a></td><td>              <a id="3104c15" class="tk">TEST_IPM_2_IN_NO_ACTIVE_CHILD_h</a>;</td></tr>
<tr name="3105" id="3105">
<td><a id="l3105" class='ln'>3105</a></td><td>            <a id="3105c13" class="tk">TEST_IPM_2_0_tx_dto</a>((<a id="3105c34" class="tk">uint16_T</a>)<a id="3105c43" class="tk">CCP_CONNECT</a>);</td></tr>
<tr name="3106" id="3106">
<td><a id="l3106" class='ln'>3106</a></td><td>            <a id="3106c13" class="tk">TEST_IPM_2_0_DW</a>.<a id="3106c29" class="tk">is_c28_canblocks_extras</a> = <a id="3106c55" class="tk">TEST_IPM_2_0_IN_Connected</a>;</td></tr>
<tr name="3107" id="3107">
<td><a id="l3107" class='ln'>3107</a></td><td>            <a id="3107c13" class="tk">setCurrent_State</a>(<a id="3107c30" class="tk">CCP_CONNECTED_STATE</a>);</td></tr>
<tr name="3108" id="3108">
<td><a id="l3108" class='ln'>3108</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="3108c22" class="tk">TEST_IPM_2_0_B</a>.<a id="3108c37" class="tk">eCANReceive_o2</a>[0] <a id="3108c55" class="tk">==</a> <a id="3108c58" class="tk">CCP_TEST</a>) <span class="br">{</span></td></tr>
<tr name="3109" id="3109">
<td><a id="l3109" class='ln'>3109</a></td><td>            <span class="kw">if</span> (<a id="3109c17" class="tk">TEST_IPM_2_0_B</a>.<a id="3109c32" class="tk">eCANReceive_o2</a>[2] <a id="3109c50" class="tk">==</a> <a id="3109c53" class="tk">getStation_Address</a>(0)) <span class="br">{</span></td></tr>
<tr name="3110" id="3110">
<td><a id="l3110" class='ln'>3110</a></td><td>              <span class="kw">if</span> (<a id="3110c19" class="tk">TEST_IPM_2_0_B</a>.<a id="3110c34" class="tk">eCANReceive_o2</a>[3] <a id="3110c52" class="tk">==</a> <a id="3110c55" class="tk">getStation_Address</a>(1)) <span class="br">{</span></td></tr>
<tr name="3111" id="3111">
<td><a id="l3111" class='ln'>3111</a></td><td>                <a id="3111c17" class="tk">TEST_IPM_2_0_tx_dto</a>((<a id="3111c38" class="tk">uint16_T</a>)<a id="3111c47" class="tk">CCP_TEST</a>);</td></tr>
<tr name="3112" id="3112">
<td><a id="l3112" class='ln'>3112</a></td><td>              <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="3113" id="3113">
<td><a id="l3113" class='ln'>3113</a></td><td>                <a id="3113c17" class="tk">setHandled</a>(0);</td></tr>
<tr name="3114" id="3114">
<td><a id="l3114" class='ln'>3114</a></td><td>              <span class="br">}</span></td></tr>
<tr name="3115" id="3115">
<td><a id="l3115" class='ln'>3115</a></td><td>            <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="3116" id="3116">
<td><a id="l3116" class='ln'>3116</a></td><td>              <a id="3116c15" class="tk">setHandled</a>(0);</td></tr>
<tr name="3117" id="3117">
<td><a id="l3117" class='ln'>3117</a></td><td>            <span class="br">}</span></td></tr>
<tr name="3118" id="3118">
<td><a id="l3118" class='ln'>3118</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="3119" id="3119">
<td><a id="l3119" class='ln'>3119</a></td><td>            <a id="3119c13" class="tk">setHandled</a>(0);</td></tr>
<tr name="3120" id="3120">
<td><a id="l3120" class='ln'>3120</a></td><td>          <span class="br">}</span></td></tr>
<tr name="3121" id="3121">
<td><a id="l3121" class='ln'>3121</a></td><td>          <span class="kw">break</span>;</td></tr>
<tr name="3122" id="3122">
<td><a id="l3122" class='ln'>3122</a></td><td></td></tr>
<tr name="3123" id="3123">
<td><a id="l3123" class='ln'>3123</a></td><td>         <span class="kw">default</span><a id="3123c17" class="tk">:</a></td></tr>
<tr name="3124" id="3124">
<td><a id="l3124" class='ln'>3124</a></td><td>          <span class="ct">/* case IN_Temporarily_Disconnected: */</span></td></tr>
<tr name="3125" id="3125">
<td><a id="l3125" class='ln'>3125</a></td><td>          <a id="3125c11" class="tk">TEST_IPM_2_0_DW</a>.<a id="3125c27" class="tk">command_counter</a> = <a id="3125c45" class="tk">TEST_IPM_2_0_B</a>.<a id="3125c60" class="tk">eCANReceive_o2</a>[1];</td></tr>
<tr name="3126" id="3126">
<td><a id="l3126" class='ln'>3126</a></td><td>          <span class="kw">if</span> ((<a id="3126c16" class="tk">TEST_IPM_2_0_B</a>.<a id="3126c31" class="tk">eCANReceive_o2</a>[0] <a id="3126c49" class="tk">==</a> <a id="3126c52" class="tk">CCP_TEST</a>) <a id="3126c62" class="tk">&amp;&amp;</a></td></tr>
<tr name="3127" id="3127">
<td><a id="l3127" class='ln'>3127</a></td><td>              (<a id="3127c16" class="tk">TEST_IPM_2_0_B</a>.<a id="3127c31" class="tk">eCANReceive_o2</a>[2] <a id="3127c49" class="tk">==</a> <a id="3127c52" class="tk">getStation_Address</a>(0)) <a id="3127c75" class="tk">&amp;&amp;</a></td></tr>
<tr name="3128" id="3128">
<td><a id="l3128" class='ln'>3128</a></td><td>              (<a id="3128c16" class="tk">TEST_IPM_2_0_B</a>.<a id="3128c31" class="tk">eCANReceive_o2</a>[3] <a id="3128c49" class="tk">==</a> <a id="3128c52" class="tk">getStation_Address</a>(1))) <span class="br">{</span></td></tr>
<tr name="3129" id="3129">
<td><a id="l3129" class='ln'>3129</a></td><td>            <a id="3129c13" class="tk">TEST_IPM_2_0_tx_dto</a>((<a id="3129c34" class="tk">uint16_T</a>)<a id="3129c43" class="tk">CCP_TEST</a>);</td></tr>
<tr name="3130" id="3130">
<td><a id="l3130" class='ln'>3130</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="3130c22" class="tk">TEST_IPM_2_0_B</a>.<a id="3130c37" class="tk">eCANReceive_o2</a>[0] <a id="3130c55" class="tk">==</a> <a id="3130c58" class="tk">CCP_CONNECT</a>) <span class="br">{</span></td></tr>
<tr name="3131" id="3131">
<td><a id="l3131" class='ln'>3131</a></td><td>            <span class="kw">if</span> (<a id="3131c17" class="tk">TEST_IPM_2_0_B</a>.<a id="3131c32" class="tk">eCANReceive_o2</a>[2] <a id="3131c50" class="tk">==</a> <a id="3131c53" class="tk">getStation_Address</a>(0)) <span class="br">{</span></td></tr>
<tr name="3132" id="3132">
<td><a id="l3132" class='ln'>3132</a></td><td>              <span class="kw">if</span> (<a id="3132c19" class="tk">TEST_IPM_2_0_B</a>.<a id="3132c34" class="tk">eCANReceive_o2</a>[3] <a id="3132c52" class="tk">==</a> <a id="3132c55" class="tk">getStation_Address</a>(1)) <span class="br">{</span></td></tr>
<tr name="3133" id="3133">
<td><a id="l3133" class='ln'>3133</a></td><td>                <a id="3133c17" class="tk">TEST_IPM_2_0_tx_dto</a>((<a id="3133c38" class="tk">uint16_T</a>)<a id="3133c47" class="tk">CCP_CONNECT</a>);</td></tr>
<tr name="3134" id="3134">
<td><a id="l3134" class='ln'>3134</a></td><td>                <a id="3134c17" class="tk">TEST_IPM_2_0_DW</a>.<a id="3134c33" class="tk">is_c28_canblocks_extras</a> =</td></tr>
<tr name="3135" id="3135">
<td><a id="l3135" class='ln'>3135</a></td><td>                  <a id="3135c19" class="tk">TEST_IPM_2_0_IN_Connected</a>;</td></tr>
<tr name="3136" id="3136">
<td><a id="l3136" class='ln'>3136</a></td><td>                <a id="3136c17" class="tk">setCurrent_State</a>(<a id="3136c34" class="tk">CCP_CONNECTED_STATE</a>);</td></tr>
<tr name="3137" id="3137">
<td><a id="l3137" class='ln'>3137</a></td><td>              <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="3138" id="3138">
<td><a id="l3138" class='ln'>3138</a></td><td>                <a id="3138c17" class="tk">setHandled</a>(0);</td></tr>
<tr name="3139" id="3139">
<td><a id="l3139" class='ln'>3139</a></td><td>              <span class="br">}</span></td></tr>
<tr name="3140" id="3140">
<td><a id="l3140" class='ln'>3140</a></td><td>            <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="3141" id="3141">
<td><a id="l3141" class='ln'>3141</a></td><td>              <a id="3141c15" class="tk">setHandled</a>(0);</td></tr>
<tr name="3142" id="3142">
<td><a id="l3142" class='ln'>3142</a></td><td>            <span class="br">}</span></td></tr>
<tr name="3143" id="3143">
<td><a id="l3143" class='ln'>3143</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="3144" id="3144">
<td><a id="l3144" class='ln'>3144</a></td><td>            <a id="3144c13" class="tk">setHandled</a>(0);</td></tr>
<tr name="3145" id="3145">
<td><a id="l3145" class='ln'>3145</a></td><td>          <span class="br">}</span></td></tr>
<tr name="3146" id="3146">
<td><a id="l3146" class='ln'>3146</a></td><td>          <span class="kw">break</span>;</td></tr>
<tr name="3147" id="3147">
<td><a id="l3147" class='ln'>3147</a></td><td>        <span class="br">}</span></td></tr>
<tr name="3148" id="3148">
<td><a id="l3148" class='ln'>3148</a></td><td></td></tr>
<tr name="3149" id="3149">
<td><a id="l3149" class='ln'>3149</a></td><td>        <span class="kw">if</span> (<a id="3149c13" class="tk">guard1</a>) <span class="br">{</span></td></tr>
<tr name="3150" id="3150">
<td><a id="l3150" class='ln'>3150</a></td><td>          <a id="3150c11" class="tk">TEST_IPM_2_0_DW</a>.<a id="3150c27" class="tk">is_c28_canblocks_extras</a> =</td></tr>
<tr name="3151" id="3151">
<td><a id="l3151" class='ln'>3151</a></td><td>            <a id="3151c13" class="tk">TES_IN_Temporarily_Disconnected</a>;</td></tr>
<tr name="3152" id="3152">
<td><a id="l3152" class='ln'>3152</a></td><td>          <a id="3152c11" class="tk">setCurrent_State</a>(<a id="3152c28" class="tk">CCP_TEMPORARILY_DISCONNECTED_STATE</a>);</td></tr>
<tr name="3153" id="3153">
<td><a id="l3153" class='ln'>3153</a></td><td>        <span class="br">}</span></td></tr>
<tr name="3154" id="3154">
<td><a id="l3154" class='ln'>3154</a></td><td></td></tr>
<tr name="3155" id="3155">
<td><a id="l3155" class='ln'>3155</a></td><td>        <span class="ct">/* End of Chart: '<a class="ct blk" blk_line="3155">&lt;S15&gt;/CCP Stateflow </a>' */</span></td></tr>
<tr name="3156" id="3156">
<td><a id="l3156" class='ln'>3156</a></td><td></td></tr>
<tr name="3157" id="3157">
<td><a id="l3157" class='ln'>3157</a></td><td>        <span class="ct">/* Chart: '<a class="ct blk" blk_line="3157">&lt;S10&gt;/Chart</a>' incorporates:</span></td></tr>
<tr name="3158" id="3158">
<td><a id="l3158" class='ln'>3158</a></td><td><span class="ct">         *  SubSystem: '<a class="ct blk" blk_line="3158">&lt;S10&gt;/CCP(Termination)</a>'</span></td></tr>
<tr name="3159" id="3159">
<td><a id="l3159" class='ln'>3159</a></td><td><span class="ct">         */</span></td></tr>
<tr name="3160" id="3160">
<td><a id="l3160" class='ln'>3160</a></td><td>        <span class="ct">/* Output and update for function-call system: '<a class="ct blk" blk_line="3160">&lt;S10&gt;/CCP(Termination)</a>' */</span></td></tr>
<tr name="3161" id="3161">
<td><a id="l3161" class='ln'>3161</a></td><td></td></tr>
<tr name="3162" id="3162">
<td><a id="l3162" class='ln'>3162</a></td><td>        <span class="ct">/* S-Function (sfun_ccp_termination): '<a class="ct blk" blk_line="3162">&lt;S13&gt;/CAN Calibration Protocol (Termination)</a>' */</span></td></tr>
<tr name="3163" id="3163">
<td><a id="l3163" class='ln'>3163</a></td><td></td></tr>
<tr name="3164" id="3164">
<td><a id="l3164" class='ln'>3164</a></td><td>        <span class="ct">/* Outputs for sfun_ccp_termination */</span></td></tr>
<tr name="3165" id="3165">
<td><a id="l3165" class='ln'>3165</a></td><td>        <span class="kw">if</span> ((<a id="3165c14" class="tk">getHandled</a>()<a id="3165c26" class="tk">==</a>0) <a id="3165c31" class="tk">&amp;&amp;</a> (<a id="3165c35" class="tk">getCurrent_State</a>()<a id="3165c53" class="tk">==</a><a id="3165c55" class="tk">CCP_CONNECTED_STATE</a>)) <span class="br">{</span></td></tr>
<tr name="3166" id="3166">
<td><a id="l3166" class='ln'>3166</a></td><td>          <span class="ct">/* message is unhandled, but we are connected so we must output</span></td></tr>
<tr name="3167" id="3167">
<td><a id="l3167" class='ln'>3167</a></td><td><span class="ct">           * the Unknown Command response */</span></td></tr>
<tr name="3168" id="3168">
<td><a id="l3168" class='ln'>3168</a></td><td>          <a id="3168c11" class="tk">TEST_IPM_2_0_B</a>.<a id="3168c26" class="tk">CANCalibrationProtocolTerminati</a>[0] = 0xFF;</td></tr>
<tr name="3169" id="3169">
<td><a id="l3169" class='ln'>3169</a></td><td>          <a id="3169c11" class="tk">TEST_IPM_2_0_B</a>.<a id="3169c26" class="tk">CANCalibrationProtocolTerminati</a>[1] = 0x30;</td></tr>
<tr name="3170" id="3170">
<td><a id="l3170" class='ln'>3170</a></td><td>          <a id="3170c11" class="tk">TEST_IPM_2_0_B</a>.<a id="3170c26" class="tk">CANCalibrationProtocolTerminati</a>[2] = <a id="3170c63" class="tk">getData</a>(1);</td></tr>
<tr name="3171" id="3171">
<td><a id="l3171" class='ln'>3171</a></td><td>          <a id="3171c11" class="tk">TEST_IPM_2_0_B</a>.<a id="3171c26" class="tk">CANCalibrationProtocolTerminati</a>[3] = 0;</td></tr>
<tr name="3172" id="3172">
<td><a id="l3172" class='ln'>3172</a></td><td>          <a id="3172c11" class="tk">TEST_IPM_2_0_B</a>.<a id="3172c26" class="tk">CANCalibrationProtocolTerminati</a>[4] = 0;</td></tr>
<tr name="3173" id="3173">
<td><a id="l3173" class='ln'>3173</a></td><td>          <a id="3173c11" class="tk">TEST_IPM_2_0_B</a>.<a id="3173c26" class="tk">CANCalibrationProtocolTerminati</a>[5] = 0;</td></tr>
<tr name="3174" id="3174">
<td><a id="l3174" class='ln'>3174</a></td><td>          <a id="3174c11" class="tk">TEST_IPM_2_0_B</a>.<a id="3174c26" class="tk">CANCalibrationProtocolTerminati</a>[6] = 0;</td></tr>
<tr name="3175" id="3175">
<td><a id="l3175" class='ln'>3175</a></td><td>          <a id="3175c11" class="tk">TEST_IPM_2_0_B</a>.<a id="3175c26" class="tk">CANCalibrationProtocolTerminati</a>[7] = 0;</td></tr>
<tr name="3176" id="3176">
<td><a id="l3176" class='ln'>3176</a></td><td>        <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="3176c20" class="tk">getHandled</a>()<a id="3176c32" class="tk">==</a>1) <span class="br">{</span></td></tr>
<tr name="3177" id="3177">
<td><a id="l3177" class='ln'>3177</a></td><td>          <span class="ct">/* we have a valid response */</span></td></tr>
<tr name="3178" id="3178">
<td><a id="l3178" class='ln'>3178</a></td><td>          <a id="3178c11" class="tk">TEST_IPM_2_0_B</a>.<a id="3178c26" class="tk">CANCalibrationProtocolTerminati</a>[0] = <a id="3178c63" class="tk">getData</a>(0);</td></tr>
<tr name="3179" id="3179">
<td><a id="l3179" class='ln'>3179</a></td><td>          <a id="3179c11" class="tk">TEST_IPM_2_0_B</a>.<a id="3179c26" class="tk">CANCalibrationProtocolTerminati</a>[1] = <a id="3179c63" class="tk">getData</a>(1);</td></tr>
<tr name="3180" id="3180">
<td><a id="l3180" class='ln'>3180</a></td><td>          <a id="3180c11" class="tk">TEST_IPM_2_0_B</a>.<a id="3180c26" class="tk">CANCalibrationProtocolTerminati</a>[2] = <a id="3180c63" class="tk">getData</a>(2);</td></tr>
<tr name="3181" id="3181">
<td><a id="l3181" class='ln'>3181</a></td><td>          <a id="3181c11" class="tk">TEST_IPM_2_0_B</a>.<a id="3181c26" class="tk">CANCalibrationProtocolTerminati</a>[3] = <a id="3181c63" class="tk">getData</a>(3);</td></tr>
<tr name="3182" id="3182">
<td><a id="l3182" class='ln'>3182</a></td><td>          <a id="3182c11" class="tk">TEST_IPM_2_0_B</a>.<a id="3182c26" class="tk">CANCalibrationProtocolTerminati</a>[4] = <a id="3182c63" class="tk">getData</a>(4);</td></tr>
<tr name="3183" id="3183">
<td><a id="l3183" class='ln'>3183</a></td><td>          <a id="3183c11" class="tk">TEST_IPM_2_0_B</a>.<a id="3183c26" class="tk">CANCalibrationProtocolTerminati</a>[5] = <a id="3183c63" class="tk">getData</a>(5);</td></tr>
<tr name="3184" id="3184">
<td><a id="l3184" class='ln'>3184</a></td><td>          <a id="3184c11" class="tk">TEST_IPM_2_0_B</a>.<a id="3184c26" class="tk">CANCalibrationProtocolTerminati</a>[6] = <a id="3184c63" class="tk">getData</a>(6);</td></tr>
<tr name="3185" id="3185">
<td><a id="l3185" class='ln'>3185</a></td><td>          <a id="3185c11" class="tk">TEST_IPM_2_0_B</a>.<a id="3185c26" class="tk">CANCalibrationProtocolTerminati</a>[7] = <a id="3185c63" class="tk">getData</a>(7);</td></tr>
<tr name="3186" id="3186">
<td><a id="l3186" class='ln'>3186</a></td><td>        <span class="br">}</span></td></tr>
<tr name="3187" id="3187">
<td><a id="l3187" class='ln'>3187</a></td><td></td></tr>
<tr name="3188" id="3188">
<td><a id="l3188" class='ln'>3188</a></td><td>        <span class="kw">if</span> ((<a id="3188c14" class="tk">getHandled</a>()<a id="3188c26" class="tk">==</a>1) <a id="3188c31" class="tk">||</a> (<a id="3188c35" class="tk">getCurrent_State</a>()<a id="3188c53" class="tk">==</a><a id="3188c55" class="tk">CCP_CONNECTED_STATE</a>)) <span class="br">{</span></td></tr>
<tr name="3189" id="3189">
<td><a id="l3189" class='ln'>3189</a></td><td>          <span class="ct">/* We either handled the message and have a valid response,</span></td></tr>
<tr name="3190" id="3190">
<td><a id="l3190" class='ln'>3190</a></td><td><span class="ct">           * or we have an unknown command response */</span></td></tr>
<tr name="3191" id="3191">
<td><a id="l3191" class='ln'>3191</a></td><td></td></tr>
<tr name="3192" id="3192">
<td><a id="l3192" class='ln'>3192</a></td><td>          <span class="ct">/* Output and update for function-call system: '<a class="ct blk" blk_line="3192">&lt;S13&gt;/CAN Transmit</a>' */</span></td></tr>
<tr name="3193" id="3193">
<td><a id="l3193" class='ln'>3193</a></td><td></td></tr>
<tr name="3194" id="3194">
<td><a id="l3194" class='ln'>3194</a></td><td>          <span class="ct">/* S-Function (c280xcanxmt): '<a class="ct blk" blk_line="3194">&lt;S18&gt;/eCAN Transmit</a>' */</span></td></tr>
<tr name="3195" id="3195">
<td><a id="l3195" class='ln'>3195</a></td><td>          <span class="br">{</span></td></tr>
<tr name="3196" id="3196">
<td><a id="l3196" class='ln'>3196</a></td><td>            <a id="3196c13" class="tk">tCANMsgObject</a> <a id="3196c27" class="tk">sTXCANMessage</a>;</td></tr>
<tr name="3197" id="3197">
<td><a id="l3197" class='ln'>3197</a></td><td>            <span class="kw">unsigned</span> <span class="kw">char</span> <a id="3197c27" class="tk">ucTXMsgData</a>[8];</td></tr>
<tr name="3198" id="3198">
<td><a id="l3198" class='ln'>3198</a></td><td>            <a id="3198c13" class="tk">ucTXMsgData</a>[0] = (<a id="3198c31" class="tk">TEST_IPM_2_0_B</a>.<a id="3198c46" class="tk">CANCalibrationProtocolTerminati</a>[0]);</td></tr>
<tr name="3199" id="3199">
<td><a id="l3199" class='ln'>3199</a></td><td>            <a id="3199c13" class="tk">ucTXMsgData</a>[1] = (<a id="3199c31" class="tk">TEST_IPM_2_0_B</a>.<a id="3199c46" class="tk">CANCalibrationProtocolTerminati</a>[1]);</td></tr>
<tr name="3200" id="3200">
<td><a id="l3200" class='ln'>3200</a></td><td>            <a id="3200c13" class="tk">ucTXMsgData</a>[2] = (<a id="3200c31" class="tk">TEST_IPM_2_0_B</a>.<a id="3200c46" class="tk">CANCalibrationProtocolTerminati</a>[2]);</td></tr>
<tr name="3201" id="3201">
<td><a id="l3201" class='ln'>3201</a></td><td>            <a id="3201c13" class="tk">ucTXMsgData</a>[3] = (<a id="3201c31" class="tk">TEST_IPM_2_0_B</a>.<a id="3201c46" class="tk">CANCalibrationProtocolTerminati</a>[3]);</td></tr>
<tr name="3202" id="3202">
<td><a id="l3202" class='ln'>3202</a></td><td>            <a id="3202c13" class="tk">ucTXMsgData</a>[4] = (<a id="3202c31" class="tk">TEST_IPM_2_0_B</a>.<a id="3202c46" class="tk">CANCalibrationProtocolTerminati</a>[4]);</td></tr>
<tr name="3203" id="3203">
<td><a id="l3203" class='ln'>3203</a></td><td>            <a id="3203c13" class="tk">ucTXMsgData</a>[5] = (<a id="3203c31" class="tk">TEST_IPM_2_0_B</a>.<a id="3203c46" class="tk">CANCalibrationProtocolTerminati</a>[5]);</td></tr>
<tr name="3204" id="3204">
<td><a id="l3204" class='ln'>3204</a></td><td>            <a id="3204c13" class="tk">ucTXMsgData</a>[6] = (<a id="3204c31" class="tk">TEST_IPM_2_0_B</a>.<a id="3204c46" class="tk">CANCalibrationProtocolTerminati</a>[6]);</td></tr>
<tr name="3205" id="3205">
<td><a id="l3205" class='ln'>3205</a></td><td>            <a id="3205c13" class="tk">ucTXMsgData</a>[7] = (<a id="3205c31" class="tk">TEST_IPM_2_0_B</a>.<a id="3205c46" class="tk">CANCalibrationProtocolTerminati</a>[7]);</td></tr>
<tr name="3206" id="3206">
<td><a id="l3206" class='ln'>3206</a></td><td>            <a id="3206c13" class="tk">sTXCANMessage</a>.<a id="3206c27" class="tk">ui32MsgIDMask</a> = 0;<span class="ct">// no mask needed for TX</span></td></tr>
<tr name="3207" id="3207">
<td><a id="l3207" class='ln'>3207</a></td><td>            <a id="3207c13" class="tk">sTXCANMessage</a>.<a id="3207c27" class="tk">ui32MsgLen</a> = 8;<span class="ct">// size of message</span></td></tr>
<tr name="3208" id="3208">
<td><a id="l3208" class='ln'>3208</a></td><td>            <a id="3208c13" class="tk">sTXCANMessage</a>.<a id="3208c27" class="tk">ui32MsgID</a> = 1787;<span class="ct">// CAN message ID - use 1</span></td></tr>
<tr name="3209" id="3209">
<td><a id="l3209" class='ln'>3209</a></td><td>            <a id="3209c13" class="tk">sTXCANMessage</a>.<a id="3209c27" class="tk">pucMsgData</a> = <a id="3209c40" class="tk">ucTXMsgData</a>;<span class="ct">// ptr to message content</span></td></tr>
<tr name="3210" id="3210">
<td><a id="l3210" class='ln'>3210</a></td><td>            <a id="3210c13" class="tk">sTXCANMessage</a>.<a id="3210c27" class="tk">ui32Flags</a> = <a id="3210c39" class="tk">MSG_OBJ_NO_FLAGS</a>;</td></tr>
<tr name="3211" id="3211">
<td><a id="l3211" class='ln'>3211</a></td><td>            <a id="3211c13" class="tk">CANMessageSet</a>(<a id="3211c27" class="tk">CANA_BASE</a>, 3, <a id="3211c41" class="tk">&amp;</a><a id="3211c42" class="tk">sTXCANMessage</a>, <a id="3211c57" class="tk">MSG_OBJ_TYPE_TX</a>);</td></tr>
<tr name="3212" id="3212">
<td><a id="l3212" class='ln'>3212</a></td><td>          <span class="br">}</span></td></tr>
<tr name="3213" id="3213">
<td><a id="l3213" class='ln'>3213</a></td><td>        <span class="br">}</span></td></tr>
<tr name="3214" id="3214">
<td><a id="l3214" class='ln'>3214</a></td><td></td></tr>
<tr name="3215" id="3215">
<td><a id="l3215" class='ln'>3215</a></td><td>        <span class="ct">/* End of Outputs for S-Function (sfun_ccp_termination): '<a class="ct blk" blk_line="3215">&lt;S13&gt;/CAN Calibration Protocol (Termination)</a>' */</span></td></tr>
<tr name="3216" id="3216">
<td><a id="l3216" class='ln'>3216</a></td><td>      <span class="br">}</span></td></tr>
<tr name="3217" id="3217">
<td><a id="l3217" class='ln'>3217</a></td><td>    <span class="br">}</span></td></tr>
<tr name="3218" id="3218">
<td><a id="l3218" class='ln'>3218</a></td><td>  <span class="br">}</span></td></tr>
<tr name="3219" id="3219">
<td><a id="l3219" class='ln'>3219</a></td><td></td></tr>
<tr name="3220" id="3220">
<td><a id="l3220" class='ln'>3220</a></td><td>  <span class="ct">/* End of Outputs for S-Function (c280xcanrcv): '<a class="ct blk" blk_line="3220">&lt;S8&gt;/eCAN Receive</a>' */</span></td></tr>
<tr name="3221" id="3221">
<td><a id="l3221" class='ln'>3221</a></td><td><span class="br">}</span></td></tr>
<tr name="3222" id="3222">
<td><a id="l3222" class='ln'>3222</a></td><td></td></tr>
<tr name="3223" id="3223">
<td><a id="l3223" class='ln'>3223</a></td><td><span class="ct">/*</span></td></tr>
<tr name="3224" id="3224">
<td><a id="l3224" class='ln'>3224</a></td><td><span class="ct"> * Output and update for atomic system:</span></td></tr>
<tr name="3225" id="3225">
<td><a id="l3225" class='ln'>3225</a></td><td><span class="ct"> *    '<a class="ct blk" blk_line="3225">&lt;S119&gt;/MATLAB Function</a>'</span></td></tr>
<tr name="3226" id="3226">
<td><a id="l3226" class='ln'>3226</a></td><td><span class="ct"> *    '<a class="ct blk" blk_line="3226">&lt;S141&gt;/MATLAB Function</a>'</span></td></tr>
<tr name="3227" id="3227">
<td><a id="l3227" class='ln'>3227</a></td><td><span class="ct"> */</span></td></tr>
<tr name="3228" id="3228">
<td><a id="l3228" class='ln'>3228</a></td><td><span class="pp">#pragma</span> <a id="3228c9" class="tk">CODE_SECTION</a> (<a id="3228c23" class="tk">TEST_IPM_2_0_MATLABFunction_k</a>, "ramfuncs")</td></tr>
<tr name="3229" id="3229">
<td><a id="l3229" class='ln'>3229</a></td><td></td></tr>
<tr name="3230" id="3230">
<td><a id="l3230" class='ln'>3230</a></td><td><span class="kw">void</span> <a id="3230c6" class="tk">TEST_IPM_2_0_MATLABFunction_k</a>(<a id="3230c36" class="tk">real32_T</a> <a id="3230c45" class="tk">rtu_Target</a>, <a id="3230c57" class="tk">real32_T</a> <a id="3230c66" class="tk">rtu_Step</a>,</td></tr>
<tr name="3231" id="3231">
<td><a id="l3231" class='ln'>3231</a></td><td>  <a id="3231c3" class="tk">real32_T</a> <a id="3231c12" class="tk">rtu_LastOutput</a>, <a id="3231c28" class="tk">real32_T</a> <a id="3231c37" class="tk">*</a><a id="3231c38" class="tk">rty_Output</a>)</td></tr>
<tr name="3232" id="3232">
<td><a id="l3232" class='ln'>3232</a></td><td><span class="br">{</span></td></tr>
<tr name="3233" id="3233">
<td><a id="l3233" class='ln'>3233</a></td><td>  <a id="3233c3" class="tk">real32_T</a> <a id="3233c12" class="tk">Temp</a>;</td></tr>
<tr name="3234" id="3234">
<td><a id="l3234" class='ln'>3234</a></td><td>  <span class="kw">if</span> (<a id="3234c7" class="tk">rtu_LastOutput</a> <a id="3234c22" class="tk">&lt;=</a> <a id="3234c25" class="tk">rtu_Target</a>) <span class="br">{</span></td></tr>
<tr name="3235" id="3235">
<td><a id="l3235" class='ln'>3235</a></td><td>    <a id="3235c5" class="tk">Temp</a> = <a id="3235c12" class="tk">rtu_LastOutput</a> <a id="3235c27" class="tk">+</a> <a id="3235c29" class="tk">rtu_Step</a>;</td></tr>
<tr name="3236" id="3236">
<td><a id="l3236" class='ln'>3236</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="3237" id="3237">
<td><a id="l3237" class='ln'>3237</a></td><td>    <a id="3237c5" class="tk">Temp</a> = <a id="3237c12" class="tk">rtu_LastOutput</a> <a id="3237c27" class="tk">-</a> <a id="3237c29" class="tk">rtu_Step</a>;</td></tr>
<tr name="3238" id="3238">
<td><a id="l3238" class='ln'>3238</a></td><td>  <span class="br">}</span></td></tr>
<tr name="3239" id="3239">
<td><a id="l3239" class='ln'>3239</a></td><td></td></tr>
<tr name="3240" id="3240">
<td><a id="l3240" class='ln'>3240</a></td><td>  <span class="kw">if</span> (<a id="3240c7" class="tk">fabsf</a>(<a id="3240c13" class="tk">Temp</a> <a id="3240c18" class="tk">-</a> <a id="3240c20" class="tk">rtu_Target</a>) <a id="3240c32" class="tk">&lt;=</a> <a id="3240c35" class="tk">rtu_Step</a> <a id="3240c44" class="tk">*</a> 2.0F) <span class="br">{</span></td></tr>
<tr name="3241" id="3241">
<td><a id="l3241" class='ln'>3241</a></td><td>    <a id="3241c5" class="tk">Temp</a> = <a id="3241c12" class="tk">rtu_Target</a>;</td></tr>
<tr name="3242" id="3242">
<td><a id="l3242" class='ln'>3242</a></td><td>  <span class="br">}</span></td></tr>
<tr name="3243" id="3243">
<td><a id="l3243" class='ln'>3243</a></td><td></td></tr>
<tr name="3244" id="3244">
<td><a id="l3244" class='ln'>3244</a></td><td>  <span class="kw">if</span> (<a id="3244c7" class="tk">STOP</a> <a id="3244c12" class="tk">!=</a> 0U) <span class="br">{</span></td></tr>
<tr name="3245" id="3245">
<td><a id="l3245" class='ln'>3245</a></td><td>    <a id="3245c5" class="tk">Temp</a> = 0.0F;</td></tr>
<tr name="3246" id="3246">
<td><a id="l3246" class='ln'>3246</a></td><td>  <span class="br">}</span></td></tr>
<tr name="3247" id="3247">
<td><a id="l3247" class='ln'>3247</a></td><td></td></tr>
<tr name="3248" id="3248">
<td><a id="l3248" class='ln'>3248</a></td><td>  <a id="3248c3" class="tk">*</a><a id="3248c4" class="tk">rty_Output</a> = <a id="3248c17" class="tk">Temp</a>;</td></tr>
<tr name="3249" id="3249">
<td><a id="l3249" class='ln'>3249</a></td><td><span class="br">}</span></td></tr>
<tr name="3250" id="3250">
<td><a id="l3250" class='ln'>3250</a></td><td></td></tr>
<tr name="3251" id="3251">
<td><a id="l3251" class='ln'>3251</a></td><td><span class="ct">/*</span></td></tr>
<tr name="3252" id="3252">
<td><a id="l3252" class='ln'>3252</a></td><td><span class="ct"> * Output and update for atomic system:</span></td></tr>
<tr name="3253" id="3253">
<td><a id="l3253" class='ln'>3253</a></td><td><span class="ct"> *    '<a class="ct blk" blk_line="3253">&lt;S6&gt;/MATLAB Function1</a>'</span></td></tr>
<tr name="3254" id="3254">
<td><a id="l3254" class='ln'>3254</a></td><td><span class="ct"> *    '<a class="ct blk" blk_line="3254">&lt;S6&gt;/MATLAB Function2</a>'</span></td></tr>
<tr name="3255" id="3255">
<td><a id="l3255" class='ln'>3255</a></td><td><span class="ct"> *    '<a class="ct blk" blk_line="3255">&lt;S6&gt;/MATLAB Function4</a>'</span></td></tr>
<tr name="3256" id="3256">
<td><a id="l3256" class='ln'>3256</a></td><td><span class="ct"> */</span></td></tr>
<tr name="3257" id="3257">
<td><a id="l3257" class='ln'>3257</a></td><td><span class="pp">#pragma</span> <a id="3257c9" class="tk">CODE_SECTION</a> (<a id="3257c23" class="tk">TEST_IPM_2_0_MATLABFunction1</a>, "ramfuncs")</td></tr>
<tr name="3258" id="3258">
<td><a id="l3258" class='ln'>3258</a></td><td></td></tr>
<tr name="3259" id="3259">
<td><a id="l3259" class='ln'>3259</a></td><td><span class="kw">void</span> <a id="3259c6" class="tk">TEST_IPM_2_0_MATLABFunction1</a>(<a id="3259c35" class="tk">uint16_T</a> <a id="3259c44" class="tk">rtu_input</a>, <a id="3259c55" class="tk">real32_T</a> <a id="3259c64" class="tk">*</a><a id="3259c65" class="tk">rty_Output</a>)</td></tr>
<tr name="3260" id="3260">
<td><a id="l3260" class='ln'>3260</a></td><td><span class="br">{</span></td></tr>
<tr name="3261" id="3261">
<td><a id="l3261" class='ln'>3261</a></td><td>  <a id="3261c3" class="tk">real32_T</a> <a id="3261c12" class="tk">temp_voltage</a>;</td></tr>
<tr name="3262" id="3262">
<td><a id="l3262" class='ln'>3262</a></td><td>  <a id="3262c3" class="tk">temp_voltage</a> = (<a id="3262c19" class="tk">real32_T</a>)<a id="3262c28" class="tk">rtu_input</a> <a id="3262c38" class="tk">*</a> 0.00073242F;</td></tr>
<tr name="3263" id="3263">
<td><a id="l3263" class='ln'>3263</a></td><td>  <a id="3263c3" class="tk">*</a><a id="3263c4" class="tk">rty_Output</a> = ((126.3F <a id="3263c26" class="tk">-</a> 198.8F <a id="3263c35" class="tk">*</a> <a id="3263c37" class="tk">temp_voltage</a>) <a id="3263c51" class="tk">+</a> 133.3F <a id="3263c60" class="tk">*</a> <a id="3263c62" class="tk">temp_voltage</a> <a id="3263c75" class="tk">*</a></td></tr>
<tr name="3264" id="3264">
<td><a id="l3264" class='ln'>3264</a></td><td>                 <a id="3264c18" class="tk">temp_voltage</a>) <a id="3264c32" class="tk">-</a> 33.83F <a id="3264c41" class="tk">*</a> <a id="3264c43" class="tk">temp_voltage</a> <a id="3264c56" class="tk">*</a> <a id="3264c58" class="tk">temp_voltage</a> <a id="3264c71" class="tk">*</a></td></tr>
<tr name="3265" id="3265">
<td><a id="l3265" class='ln'>3265</a></td><td>    <a id="3265c5" class="tk">temp_voltage</a>;</td></tr>
<tr name="3266" id="3266">
<td><a id="l3266" class='ln'>3266</a></td><td><span class="br">}</span></td></tr>
<tr name="3267" id="3267">
<td><a id="l3267" class='ln'>3267</a></td><td></td></tr>
<tr name="3268" id="3268">
<td><a id="l3268" class='ln'>3268</a></td><td><span class="ct">/* Model step function */</span></td></tr>
<tr name="3269" id="3269">
<td><a id="l3269" class='ln'>3269</a></td><td><span class="pp">#pragma</span> <a id="3269c9" class="tk">CODE_SECTION</a> (<a id="3269c23" class="tk">TEST_IPM_2_0_step</a>, "ramfuncs")</td></tr>
<tr name="3270" id="3270">
<td><a id="l3270" class='ln'>3270</a></td><td></td></tr>
<tr name="3271" id="3271">
<td><a id="l3271" class='ln'>3271</a></td><td><span class="kw">void</span> <a id="3271c6" class="tk">TEST_IPM_2_0_step</a>(<span class="kw">void</span>)</td></tr>
<tr name="3272" id="3272">
<td><a id="l3272" class='ln'>3272</a></td><td><span class="br">{</span></td></tr>
<tr name="3273" id="3273">
<td><a id="l3273" class='ln'>3273</a></td><td>  <a id="3273c3" class="tk">real32_T</a> <a id="3273c12" class="tk">rtb_Output_b</a>;</td></tr>
<tr name="3274" id="3274">
<td><a id="l3274" class='ln'>3274</a></td><td>  <a id="3274c3" class="tk">real32_T</a> <a id="3274c12" class="tk">rtb_Output_be</a>;</td></tr>
<tr name="3275" id="3275">
<td><a id="l3275" class='ln'>3275</a></td><td>  <a id="3275c3" class="tk">real32_T</a> <a id="3275c12" class="tk">rtb_Output_hh</a>;</td></tr>
<tr name="3276" id="3276">
<td><a id="l3276" class='ln'>3276</a></td><td>  <a id="3276c3" class="tk">real32_T</a> <a id="3276c12" class="tk">y</a>;</td></tr>
<tr name="3277" id="3277">
<td><a id="l3277" class='ln'>3277</a></td><td>  <span class="kw">if</span> (<a id="3277c7" class="tk">TEST_IPM_2_0_M</a>-&gt;<a id="3277c23" class="tk">Timing</a>.<a id="3277c30" class="tk">TaskCounters</a>.<a id="3277c43" class="tk">TID</a>[1] <a id="3277c50" class="tk">==</a> 0) <span class="br">{</span></td></tr>
<tr name="3278" id="3278">
<td><a id="l3278" class='ln'>3278</a></td><td>    <span class="ct">/* S-Function (c2802xadc): '<a class="ct blk" blk_line="3278">&lt;S6&gt;/ADC_TempA</a>' */</span></td></tr>
<tr name="3279" id="3279">
<td><a id="l3279" class='ln'>3279</a></td><td>    <span class="br">{</span></td></tr>
<tr name="3280" id="3280">
<td><a id="l3280" class='ln'>3280</a></td><td>      <span class="ct">/*  Internal Reference Voltage : Fixed scale 0 to 3.3 V range.  */</span></td></tr>
<tr name="3281" id="3281">
<td><a id="l3281" class='ln'>3281</a></td><td>      <span class="ct">/*  External Reference Voltage : Allowable ranges of VREFHI(ADCINA0) = 3.3 and VREFLO(tied to ground) = 0  */</span></td></tr>
<tr name="3282" id="3282">
<td><a id="l3282" class='ln'>3282</a></td><td>      <a id="3282c7" class="tk">AdcaRegs</a>.<a id="3282c16" class="tk">ADCSOCFRC1</a>.<a id="3282c27" class="tk">bit</a>.<a id="3282c31" class="tk">SOC3</a> = 1;</td></tr>
<tr name="3283" id="3283">
<td><a id="l3283" class='ln'>3283</a></td><td></td></tr>
<tr name="3284" id="3284">
<td><a id="l3284" class='ln'>3284</a></td><td>      <span class="ct">/* Wait for the period of Sampling window and EOC result to be latched after trigger */</span></td></tr>
<tr name="3285" id="3285">
<td><a id="l3285" class='ln'>3285</a></td><td>      <span class="kw">asm</span>(" RPT #75 || NOP");</td></tr>
<tr name="3286" id="3286">
<td><a id="l3286" class='ln'>3286</a></td><td>      <a id="3286c7" class="tk">TEST_IPM_2_0_B</a>.<a id="3286c22" class="tk">ADC_TempA</a> = (<a id="3286c35" class="tk">AdcaResultRegs</a>.<a id="3286c50" class="tk">ADCRESULT3</a>);</td></tr>
<tr name="3287" id="3287">
<td><a id="l3287" class='ln'>3287</a></td><td>    <span class="br">}</span></td></tr>
<tr name="3288" id="3288">
<td><a id="l3288" class='ln'>3288</a></td><td></td></tr>
<tr name="3289" id="3289">
<td><a id="l3289" class='ln'>3289</a></td><td>    <span class="ct">/* MATLAB Function: '<a class="ct blk" blk_line="3289">&lt;S6&gt;/MATLAB Function1</a>' */</span></td></tr>
<tr name="3290" id="3290">
<td><a id="l3290" class='ln'>3290</a></td><td>    <a id="3290c5" class="tk">TEST_IPM_2_0_MATLABFunction1</a>(<a id="3290c34" class="tk">TEST_IPM_2_0_B</a>.<a id="3290c49" class="tk">ADC_TempA</a>, <a id="3290c60" class="tk">&amp;</a><a id="3290c61" class="tk">rtb_Output_b</a>);</td></tr>
<tr name="3291" id="3291">
<td><a id="l3291" class='ln'>3291</a></td><td></td></tr>
<tr name="3292" id="3292">
<td><a id="l3292" class='ln'>3292</a></td><td>    <span class="ct">/* Sum: '<a class="ct blk" blk_line="3292">&lt;S133&gt;/sum1</a>' incorporates:</span></td></tr>
<tr name="3293" id="3293">
<td><a id="l3293" class='ln'>3293</a></td><td><span class="ct">     *  DataStoreWrite: '<a class="ct blk" blk_line="3293">&lt;S6&gt;/Data Store Write</a>'</span></td></tr>
<tr name="3294" id="3294">
<td><a id="l3294" class='ln'>3294</a></td><td><span class="ct">     *  Gain: '<a class="ct blk" blk_line="3294">&lt;S133&gt;/C</a>'</span></td></tr>
<tr name="3295" id="3295">
<td><a id="l3295" class='ln'>3295</a></td><td><span class="ct">     *  Gain: '<a class="ct blk" blk_line="3295">&lt;S133&gt;/D</a>'</span></td></tr>
<tr name="3296" id="3296">
<td><a id="l3296" class='ln'>3296</a></td><td><span class="ct">     *  UnitDelay: '<a class="ct blk" blk_line="3296">&lt;S133&gt;/Delay_x</a>'</span></td></tr>
<tr name="3297" id="3297">
<td><a id="l3297" class='ln'>3297</a></td><td><span class="ct">     */</span></td></tr>
<tr name="3298" id="3298">
<td><a id="l3298" class='ln'>3298</a></td><td>    <a id="3298c5" class="tk">TempA</a> = 0.0911855921F <a id="3298c27" class="tk">*</a> <a id="3298c29" class="tk">rtb_Output_b</a> <a id="3298c42" class="tk">+</a> 0.0181762874F <a id="3298c58" class="tk">*</a></td></tr>
<tr name="3299" id="3299">
<td><a id="l3299" class='ln'>3299</a></td><td>      <a id="3299c7" class="tk">TEST_IPM_2_0_DW</a>.<a id="3299c23" class="tk">Delay_x_DSTATE</a>;</td></tr>
<tr name="3300" id="3300">
<td><a id="l3300" class='ln'>3300</a></td><td></td></tr>
<tr name="3301" id="3301">
<td><a id="l3301" class='ln'>3301</a></td><td>    <span class="ct">/* S-Function (c2802xadc): '<a class="ct blk" blk_line="3301">&lt;S6&gt;/ADC_TempB</a>' */</span></td></tr>
<tr name="3302" id="3302">
<td><a id="l3302" class='ln'>3302</a></td><td>    <span class="br">{</span></td></tr>
<tr name="3303" id="3303">
<td><a id="l3303" class='ln'>3303</a></td><td>      <span class="ct">/*  Internal Reference Voltage : Fixed scale 0 to 3.3 V range.  */</span></td></tr>
<tr name="3304" id="3304">
<td><a id="l3304" class='ln'>3304</a></td><td>      <span class="ct">/*  External Reference Voltage : Allowable ranges of VREFHI(ADCINA0) = 3.3 and VREFLO(tied to ground) = 0  */</span></td></tr>
<tr name="3305" id="3305">
<td><a id="l3305" class='ln'>3305</a></td><td>      <a id="3305c7" class="tk">AdcaRegs</a>.<a id="3305c16" class="tk">ADCSOCFRC1</a>.<a id="3305c27" class="tk">bit</a>.<a id="3305c31" class="tk">SOC4</a> = 1;</td></tr>
<tr name="3306" id="3306">
<td><a id="l3306" class='ln'>3306</a></td><td></td></tr>
<tr name="3307" id="3307">
<td><a id="l3307" class='ln'>3307</a></td><td>      <span class="ct">/* Wait for the period of Sampling window and EOC result to be latched after trigger */</span></td></tr>
<tr name="3308" id="3308">
<td><a id="l3308" class='ln'>3308</a></td><td>      <span class="kw">asm</span>(" RPT #75 || NOP");</td></tr>
<tr name="3309" id="3309">
<td><a id="l3309" class='ln'>3309</a></td><td>      <a id="3309c7" class="tk">TEST_IPM_2_0_B</a>.<a id="3309c22" class="tk">ADC_TempB</a> = (<a id="3309c35" class="tk">AdcaResultRegs</a>.<a id="3309c50" class="tk">ADCRESULT4</a>);</td></tr>
<tr name="3310" id="3310">
<td><a id="l3310" class='ln'>3310</a></td><td>    <span class="br">}</span></td></tr>
<tr name="3311" id="3311">
<td><a id="l3311" class='ln'>3311</a></td><td></td></tr>
<tr name="3312" id="3312">
<td><a id="l3312" class='ln'>3312</a></td><td>    <span class="ct">/* MATLAB Function: '<a class="ct blk" blk_line="3312">&lt;S6&gt;/MATLAB Function2</a>' */</span></td></tr>
<tr name="3313" id="3313">
<td><a id="l3313" class='ln'>3313</a></td><td>    <a id="3313c5" class="tk">TEST_IPM_2_0_MATLABFunction1</a>(<a id="3313c34" class="tk">TEST_IPM_2_0_B</a>.<a id="3313c49" class="tk">ADC_TempB</a>, <a id="3313c60" class="tk">&amp;</a><a id="3313c61" class="tk">rtb_Output_be</a>);</td></tr>
<tr name="3314" id="3314">
<td><a id="l3314" class='ln'>3314</a></td><td></td></tr>
<tr name="3315" id="3315">
<td><a id="l3315" class='ln'>3315</a></td><td>    <span class="ct">/* Sum: '<a class="ct blk" blk_line="3315">&lt;S134&gt;/sum1</a>' incorporates:</span></td></tr>
<tr name="3316" id="3316">
<td><a id="l3316" class='ln'>3316</a></td><td><span class="ct">     *  DataStoreWrite: '<a class="ct blk" blk_line="3316">&lt;S6&gt;/Data Store Write1</a>'</span></td></tr>
<tr name="3317" id="3317">
<td><a id="l3317" class='ln'>3317</a></td><td><span class="ct">     *  Gain: '<a class="ct blk" blk_line="3317">&lt;S134&gt;/C</a>'</span></td></tr>
<tr name="3318" id="3318">
<td><a id="l3318" class='ln'>3318</a></td><td><span class="ct">     *  Gain: '<a class="ct blk" blk_line="3318">&lt;S134&gt;/D</a>'</span></td></tr>
<tr name="3319" id="3319">
<td><a id="l3319" class='ln'>3319</a></td><td><span class="ct">     *  UnitDelay: '<a class="ct blk" blk_line="3319">&lt;S134&gt;/Delay_x</a>'</span></td></tr>
<tr name="3320" id="3320">
<td><a id="l3320" class='ln'>3320</a></td><td><span class="ct">     */</span></td></tr>
<tr name="3321" id="3321">
<td><a id="l3321" class='ln'>3321</a></td><td>    <a id="3321c5" class="tk">TempB</a> = 0.0911855921F <a id="3321c27" class="tk">*</a> <a id="3321c29" class="tk">rtb_Output_be</a> <a id="3321c43" class="tk">+</a> 0.0181762874F <a id="3321c59" class="tk">*</a></td></tr>
<tr name="3322" id="3322">
<td><a id="l3322" class='ln'>3322</a></td><td>      <a id="3322c7" class="tk">TEST_IPM_2_0_DW</a>.<a id="3322c23" class="tk">Delay_x_DSTATE_a</a>;</td></tr>
<tr name="3323" id="3323">
<td><a id="l3323" class='ln'>3323</a></td><td></td></tr>
<tr name="3324" id="3324">
<td><a id="l3324" class='ln'>3324</a></td><td>    <span class="ct">/* S-Function (c2802xadc): '<a class="ct blk" blk_line="3324">&lt;S6&gt;/ADC_TempC</a>' */</span></td></tr>
<tr name="3325" id="3325">
<td><a id="l3325" class='ln'>3325</a></td><td>    <span class="br">{</span></td></tr>
<tr name="3326" id="3326">
<td><a id="l3326" class='ln'>3326</a></td><td>      <span class="ct">/*  Internal Reference Voltage : Fixed scale 0 to 3.3 V range.  */</span></td></tr>
<tr name="3327" id="3327">
<td><a id="l3327" class='ln'>3327</a></td><td>      <span class="ct">/*  External Reference Voltage : Allowable ranges of VREFHI(ADCINA0) = 3.3 and VREFLO(tied to ground) = 0  */</span></td></tr>
<tr name="3328" id="3328">
<td><a id="l3328" class='ln'>3328</a></td><td>      <a id="3328c7" class="tk">AdcaRegs</a>.<a id="3328c16" class="tk">ADCSOCFRC1</a>.<a id="3328c27" class="tk">bit</a>.<a id="3328c31" class="tk">SOC5</a> = 1;</td></tr>
<tr name="3329" id="3329">
<td><a id="l3329" class='ln'>3329</a></td><td></td></tr>
<tr name="3330" id="3330">
<td><a id="l3330" class='ln'>3330</a></td><td>      <span class="ct">/* Wait for the period of Sampling window and EOC result to be latched after trigger */</span></td></tr>
<tr name="3331" id="3331">
<td><a id="l3331" class='ln'>3331</a></td><td>      <span class="kw">asm</span>(" RPT #75 || NOP");</td></tr>
<tr name="3332" id="3332">
<td><a id="l3332" class='ln'>3332</a></td><td>      <a id="3332c7" class="tk">TEST_IPM_2_0_B</a>.<a id="3332c22" class="tk">ADC_TempC</a> = (<a id="3332c35" class="tk">AdcaResultRegs</a>.<a id="3332c50" class="tk">ADCRESULT5</a>);</td></tr>
<tr name="3333" id="3333">
<td><a id="l3333" class='ln'>3333</a></td><td>    <span class="br">}</span></td></tr>
<tr name="3334" id="3334">
<td><a id="l3334" class='ln'>3334</a></td><td></td></tr>
<tr name="3335" id="3335">
<td><a id="l3335" class='ln'>3335</a></td><td>    <span class="ct">/* MATLAB Function: '<a class="ct blk" blk_line="3335">&lt;S6&gt;/MATLAB Function4</a>' */</span></td></tr>
<tr name="3336" id="3336">
<td><a id="l3336" class='ln'>3336</a></td><td>    <a id="3336c5" class="tk">TEST_IPM_2_0_MATLABFunction1</a>(<a id="3336c34" class="tk">TEST_IPM_2_0_B</a>.<a id="3336c49" class="tk">ADC_TempC</a>, <a id="3336c60" class="tk">&amp;</a><a id="3336c61" class="tk">rtb_Output_hh</a>);</td></tr>
<tr name="3337" id="3337">
<td><a id="l3337" class='ln'>3337</a></td><td></td></tr>
<tr name="3338" id="3338">
<td><a id="l3338" class='ln'>3338</a></td><td>    <span class="ct">/* Sum: '<a class="ct blk" blk_line="3338">&lt;S135&gt;/sum1</a>' incorporates:</span></td></tr>
<tr name="3339" id="3339">
<td><a id="l3339" class='ln'>3339</a></td><td><span class="ct">     *  DataStoreWrite: '<a class="ct blk" blk_line="3339">&lt;S6&gt;/Data Store Write2</a>'</span></td></tr>
<tr name="3340" id="3340">
<td><a id="l3340" class='ln'>3340</a></td><td><span class="ct">     *  Gain: '<a class="ct blk" blk_line="3340">&lt;S135&gt;/C</a>'</span></td></tr>
<tr name="3341" id="3341">
<td><a id="l3341" class='ln'>3341</a></td><td><span class="ct">     *  Gain: '<a class="ct blk" blk_line="3341">&lt;S135&gt;/D</a>'</span></td></tr>
<tr name="3342" id="3342">
<td><a id="l3342" class='ln'>3342</a></td><td><span class="ct">     *  UnitDelay: '<a class="ct blk" blk_line="3342">&lt;S135&gt;/Delay_x</a>'</span></td></tr>
<tr name="3343" id="3343">
<td><a id="l3343" class='ln'>3343</a></td><td><span class="ct">     */</span></td></tr>
<tr name="3344" id="3344">
<td><a id="l3344" class='ln'>3344</a></td><td>    <a id="3344c5" class="tk">TempC</a> = 0.0911855921F <a id="3344c27" class="tk">*</a> <a id="3344c29" class="tk">rtb_Output_hh</a> <a id="3344c43" class="tk">+</a> 0.0181762874F <a id="3344c59" class="tk">*</a></td></tr>
<tr name="3345" id="3345">
<td><a id="l3345" class='ln'>3345</a></td><td>      <a id="3345c7" class="tk">TEST_IPM_2_0_DW</a>.<a id="3345c23" class="tk">Delay_x_DSTATE_c</a>;</td></tr>
<tr name="3346" id="3346">
<td><a id="l3346" class='ln'>3346</a></td><td></td></tr>
<tr name="3347" id="3347">
<td><a id="l3347" class='ln'>3347</a></td><td>    <span class="ct">/* MinMax: '<a class="ct blk" blk_line="3347">&lt;S6&gt;/Max</a>' incorporates:</span></td></tr>
<tr name="3348" id="3348">
<td><a id="l3348" class='ln'>3348</a></td><td><span class="ct">     *  DataStoreWrite: '<a class="ct blk" blk_line="3348">&lt;S6&gt;/Data Store Write</a>'</span></td></tr>
<tr name="3349" id="3349">
<td><a id="l3349" class='ln'>3349</a></td><td><span class="ct">     *  DataStoreWrite: '<a class="ct blk" blk_line="3349">&lt;S6&gt;/Data Store Write1</a>'</span></td></tr>
<tr name="3350" id="3350">
<td><a id="l3350" class='ln'>3350</a></td><td><span class="ct">     *  DataStoreWrite: '<a class="ct blk" blk_line="3350">&lt;S6&gt;/Data Store Write2</a>'</span></td></tr>
<tr name="3351" id="3351">
<td><a id="l3351" class='ln'>3351</a></td><td><span class="ct">     */</span></td></tr>
<tr name="3352" id="3352">
<td><a id="l3352" class='ln'>3352</a></td><td>    <span class="kw">if</span> ((<a id="3352c10" class="tk">TempA</a> <a id="3352c16" class="tk">&gt;</a> <a id="3352c18" class="tk">TempB</a>) <a id="3352c25" class="tk">||</a> <a id="3352c28" class="tk">rtIsNaNF</a>(<a id="3352c37" class="tk">TempB</a>)) <span class="br">{</span></td></tr>
<tr name="3353" id="3353">
<td><a id="l3353" class='ln'>3353</a></td><td>      <a id="3353c7" class="tk">y</a> = <a id="3353c11" class="tk">TempA</a>;</td></tr>
<tr name="3354" id="3354">
<td><a id="l3354" class='ln'>3354</a></td><td>    <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="3355" id="3355">
<td><a id="l3355" class='ln'>3355</a></td><td>      <a id="3355c7" class="tk">y</a> = <a id="3355c11" class="tk">TempB</a>;</td></tr>
<tr name="3356" id="3356">
<td><a id="l3356" class='ln'>3356</a></td><td>    <span class="br">}</span></td></tr>
<tr name="3357" id="3357">
<td><a id="l3357" class='ln'>3357</a></td><td></td></tr>
<tr name="3358" id="3358">
<td><a id="l3358" class='ln'>3358</a></td><td>    <span class="kw">if</span> ((<a id="3358c10" class="tk">!</a>(<a id="3358c12" class="tk">y</a> <a id="3358c14" class="tk">&gt;</a> <a id="3358c16" class="tk">TempC</a>)) <a id="3358c24" class="tk">&amp;&amp;</a> (<a id="3358c28" class="tk">!</a><a id="3358c29" class="tk">rtIsNaNF</a>(<a id="3358c38" class="tk">TempC</a>))) <span class="br">{</span></td></tr>
<tr name="3359" id="3359">
<td><a id="l3359" class='ln'>3359</a></td><td>      <a id="3359c7" class="tk">y</a> = <a id="3359c11" class="tk">TempC</a>;</td></tr>
<tr name="3360" id="3360">
<td><a id="l3360" class='ln'>3360</a></td><td>    <span class="br">}</span></td></tr>
<tr name="3361" id="3361">
<td><a id="l3361" class='ln'>3361</a></td><td></td></tr>
<tr name="3362" id="3362">
<td><a id="l3362" class='ln'>3362</a></td><td>    <span class="ct">/* End of MinMax: '<a class="ct blk" blk_line="3362">&lt;S6&gt;/Max</a>' */</span></td></tr>
<tr name="3363" id="3363">
<td><a id="l3363" class='ln'>3363</a></td><td></td></tr>
<tr name="3364" id="3364">
<td><a id="l3364" class='ln'>3364</a></td><td>    <span class="ct">/* MATLAB Function: '<a class="ct blk" blk_line="3364">&lt;S6&gt;/MATLAB Function3</a>' incorporates:</span></td></tr>
<tr name="3365" id="3365">
<td><a id="l3365" class='ln'>3365</a></td><td><span class="ct">     *  DataStoreRead: '<a class="ct blk" blk_line="3365">&lt;S6&gt;/Data Store Read</a>'</span></td></tr>
<tr name="3366" id="3366">
<td><a id="l3366" class='ln'>3366</a></td><td><span class="ct">     *  DataStoreRead: '<a class="ct blk" blk_line="3366">&lt;S6&gt;/Data Store Read1</a>'</span></td></tr>
<tr name="3367" id="3367">
<td><a id="l3367" class='ln'>3367</a></td><td><span class="ct">     *  DataStoreRead: '<a class="ct blk" blk_line="3367">&lt;S6&gt;/Data Store Read2</a>'</span></td></tr>
<tr name="3368" id="3368">
<td><a id="l3368" class='ln'>3368</a></td><td><span class="ct">     *  DataStoreRead: '<a class="ct blk" blk_line="3368">&lt;S6&gt;/Data Store Read8</a>'</span></td></tr>
<tr name="3369" id="3369">
<td><a id="l3369" class='ln'>3369</a></td><td><span class="ct">     *  DataStoreRead: '<a class="ct blk" blk_line="3369">&lt;S6&gt;/Data Store Read9</a>'</span></td></tr>
<tr name="3370" id="3370">
<td><a id="l3370" class='ln'>3370</a></td><td><span class="ct">     */</span></td></tr>
<tr name="3371" id="3371">
<td><a id="l3371" class='ln'>3371</a></td><td>    <span class="kw">if</span> (<a id="3371c9" class="tk">y</a> <a id="3371c11" class="tk">&gt;=</a> 95.0F) <span class="br">{</span></td></tr>
<tr name="3372" id="3372">
<td><a id="l3372" class='ln'>3372</a></td><td>      <a id="3372c7" class="tk">PROTECT</a> <a id="3372c15" class="tk">|=</a> 4U;</td></tr>
<tr name="3373" id="3373">
<td><a id="l3373" class='ln'>3373</a></td><td>      <a id="3373c7" class="tk">STOP</a> = 1U;</td></tr>
<tr name="3374" id="3374">
<td><a id="l3374" class='ln'>3374</a></td><td>    <span class="br">}</span></td></tr>
<tr name="3375" id="3375">
<td><a id="l3375" class='ln'>3375</a></td><td></td></tr>
<tr name="3376" id="3376">
<td><a id="l3376" class='ln'>3376</a></td><td>    <span class="kw">if</span> ((<a id="3376c10" class="tk">Udc_FBK</a> <a id="3376c18" class="tk">&gt;=</a> <a id="3376c21" class="tk">UDCPROTECT</a> <a id="3376c32" class="tk">+</a> 15.0F) <a id="3376c41" class="tk">||</a> (<a id="3376c45" class="tk">Udc_FBK</a> <a id="3376c53" class="tk">&lt;=</a> <a id="3376c56" class="tk">UDCPROTECT</a> <a id="3376c67" class="tk">-</a> 45.0F)) <span class="br">{</span></td></tr>
<tr name="3377" id="3377">
<td><a id="l3377" class='ln'>3377</a></td><td>      <a id="3377c7" class="tk">PROTECT</a> <a id="3377c15" class="tk">|=</a> 2U;</td></tr>
<tr name="3378" id="3378">
<td><a id="l3378" class='ln'>3378</a></td><td>      <a id="3378c7" class="tk">STOP</a> = 1U;</td></tr>
<tr name="3379" id="3379">
<td><a id="l3379" class='ln'>3379</a></td><td>    <span class="br">}</span></td></tr>
<tr name="3380" id="3380">
<td><a id="l3380" class='ln'>3380</a></td><td></td></tr>
<tr name="3381" id="3381">
<td><a id="l3381" class='ln'>3381</a></td><td>    <span class="kw">if</span> (((<a id="3381c11" class="tk">N_FBK</a> <a id="3381c17" class="tk">&gt;=</a> <a id="3381c20" class="tk">N_REF</a> <a id="3381c26" class="tk">+</a> 300.0F) <a id="3381c36" class="tk">||</a> (<a id="3381c40" class="tk">N_FBK</a> <a id="3381c46" class="tk">&lt;=</a> <a id="3381c49" class="tk">N_REF</a> <a id="3381c55" class="tk">-</a> 300.0F)) <a id="3381c66" class="tk">&amp;&amp;</a> (<a id="3381c70" class="tk">ControlMode</a></td></tr>
<tr name="3382" id="3382">
<td><a id="l3382" class='ln'>3382</a></td><td>         <a id="3382c10" class="tk">==</a> 4U)) <span class="br">{</span></td></tr>
<tr name="3383" id="3383">
<td><a id="l3383" class='ln'>3383</a></td><td>      <a id="3383c7" class="tk">PROTECT</a> <a id="3383c15" class="tk">|=</a> 8U;</td></tr>
<tr name="3384" id="3384">
<td><a id="l3384" class='ln'>3384</a></td><td>      <a id="3384c7" class="tk">STOP</a> = 1U;</td></tr>
<tr name="3385" id="3385">
<td><a id="l3385" class='ln'>3385</a></td><td>    <span class="br">}</span></td></tr>
<tr name="3386" id="3386">
<td><a id="l3386" class='ln'>3386</a></td><td></td></tr>
<tr name="3387" id="3387">
<td><a id="l3387" class='ln'>3387</a></td><td>    <span class="kw">if</span> (((<a id="3387c11" class="tk">Udc_FBK</a> <a id="3387c19" class="tk">&gt;=</a> <a id="3387c22" class="tk">Udc_REF</a> <a id="3387c30" class="tk">+</a> 15.0F) <a id="3387c39" class="tk">||</a> (<a id="3387c43" class="tk">Udc_FBK</a> <a id="3387c51" class="tk">&lt;=</a> <a id="3387c54" class="tk">Udc_REF</a> <a id="3387c62" class="tk">-</a> 15.0F)) <a id="3387c72" class="tk">&amp;&amp;</a></td></tr>
<tr name="3388" id="3388">
<td><a id="l3388" class='ln'>3388</a></td><td>        ((<a id="3388c11" class="tk">ControlMode</a> <a id="3388c23" class="tk">==</a> 3U) <a id="3388c30" class="tk">||</a> (<a id="3388c34" class="tk">ControlMode</a> <a id="3388c46" class="tk">==</a> 6U))) <span class="br">{</span></td></tr>
<tr name="3389" id="3389">
<td><a id="l3389" class='ln'>3389</a></td><td>      <a id="3389c7" class="tk">PROTECT</a> <a id="3389c15" class="tk">|=</a> 4U;</td></tr>
<tr name="3390" id="3390">
<td><a id="l3390" class='ln'>3390</a></td><td>      <a id="3390c7" class="tk">STOP</a> = 1U;</td></tr>
<tr name="3391" id="3391">
<td><a id="l3391" class='ln'>3391</a></td><td>    <span class="br">}</span></td></tr>
<tr name="3392" id="3392">
<td><a id="l3392" class='ln'>3392</a></td><td></td></tr>
<tr name="3393" id="3393">
<td><a id="l3393" class='ln'>3393</a></td><td>    <span class="ct">/* End of MATLAB Function: '<a class="ct blk" blk_line="3393">&lt;S6&gt;/MATLAB Function3</a>' */</span></td></tr>
<tr name="3394" id="3394">
<td><a id="l3394" class='ln'>3394</a></td><td></td></tr>
<tr name="3395" id="3395">
<td><a id="l3395" class='ln'>3395</a></td><td>    <span class="ct">/* Sum: '<a class="ct blk" blk_line="3395">&lt;S135&gt;/A*x(k) + B*u(k)</a>' incorporates:</span></td></tr>
<tr name="3396" id="3396">
<td><a id="l3396" class='ln'>3396</a></td><td><span class="ct">     *  Gain: '<a class="ct blk" blk_line="3396">&lt;S135&gt;/A</a>'</span></td></tr>
<tr name="3397" id="3397">
<td><a id="l3397" class='ln'>3397</a></td><td><span class="ct">     *  Gain: '<a class="ct blk" blk_line="3397">&lt;S135&gt;/B</a>'</span></td></tr>
<tr name="3398" id="3398">
<td><a id="l3398" class='ln'>3398</a></td><td><span class="ct">     *  UnitDelay: '<a class="ct blk" blk_line="3398">&lt;S135&gt;/Delay_x</a>'</span></td></tr>
<tr name="3399" id="3399">
<td><a id="l3399" class='ln'>3399</a></td><td><span class="ct">     */</span></td></tr>
<tr name="3400" id="3400">
<td><a id="l3400" class='ln'>3400</a></td><td>    <a id="3400c5" class="tk">TEST_IPM_2_0_DW</a>.<a id="3400c21" class="tk">Delay_x_DSTATE_c</a> = 0.817628801F <a id="3400c53" class="tk">*</a></td></tr>
<tr name="3401" id="3401">
<td><a id="l3401" class='ln'>3401</a></td><td>      <a id="3401c7" class="tk">TEST_IPM_2_0_DW</a>.<a id="3401c23" class="tk">Delay_x_DSTATE_c</a> <a id="3401c40" class="tk">+</a> 9.11856F <a id="3401c51" class="tk">*</a> <a id="3401c53" class="tk">rtb_Output_hh</a>;</td></tr>
<tr name="3402" id="3402">
<td><a id="l3402" class='ln'>3402</a></td><td></td></tr>
<tr name="3403" id="3403">
<td><a id="l3403" class='ln'>3403</a></td><td>    <span class="ct">/* Sum: '<a class="ct blk" blk_line="3403">&lt;S134&gt;/A*x(k) + B*u(k)</a>' incorporates:</span></td></tr>
<tr name="3404" id="3404">
<td><a id="l3404" class='ln'>3404</a></td><td><span class="ct">     *  Gain: '<a class="ct blk" blk_line="3404">&lt;S134&gt;/A</a>'</span></td></tr>
<tr name="3405" id="3405">
<td><a id="l3405" class='ln'>3405</a></td><td><span class="ct">     *  Gain: '<a class="ct blk" blk_line="3405">&lt;S134&gt;/B</a>'</span></td></tr>
<tr name="3406" id="3406">
<td><a id="l3406" class='ln'>3406</a></td><td><span class="ct">     *  UnitDelay: '<a class="ct blk" blk_line="3406">&lt;S134&gt;/Delay_x</a>'</span></td></tr>
<tr name="3407" id="3407">
<td><a id="l3407" class='ln'>3407</a></td><td><span class="ct">     */</span></td></tr>
<tr name="3408" id="3408">
<td><a id="l3408" class='ln'>3408</a></td><td>    <a id="3408c5" class="tk">TEST_IPM_2_0_DW</a>.<a id="3408c21" class="tk">Delay_x_DSTATE_a</a> = 0.817628801F <a id="3408c53" class="tk">*</a></td></tr>
<tr name="3409" id="3409">
<td><a id="l3409" class='ln'>3409</a></td><td>      <a id="3409c7" class="tk">TEST_IPM_2_0_DW</a>.<a id="3409c23" class="tk">Delay_x_DSTATE_a</a> <a id="3409c40" class="tk">+</a> 9.11856F <a id="3409c51" class="tk">*</a> <a id="3409c53" class="tk">rtb_Output_be</a>;</td></tr>
<tr name="3410" id="3410">
<td><a id="l3410" class='ln'>3410</a></td><td></td></tr>
<tr name="3411" id="3411">
<td><a id="l3411" class='ln'>3411</a></td><td>    <span class="ct">/* Sum: '<a class="ct blk" blk_line="3411">&lt;S133&gt;/A*x(k) + B*u(k)</a>' incorporates:</span></td></tr>
<tr name="3412" id="3412">
<td><a id="l3412" class='ln'>3412</a></td><td><span class="ct">     *  Gain: '<a class="ct blk" blk_line="3412">&lt;S133&gt;/A</a>'</span></td></tr>
<tr name="3413" id="3413">
<td><a id="l3413" class='ln'>3413</a></td><td><span class="ct">     *  Gain: '<a class="ct blk" blk_line="3413">&lt;S133&gt;/B</a>'</span></td></tr>
<tr name="3414" id="3414">
<td><a id="l3414" class='ln'>3414</a></td><td><span class="ct">     *  UnitDelay: '<a class="ct blk" blk_line="3414">&lt;S133&gt;/Delay_x</a>'</span></td></tr>
<tr name="3415" id="3415">
<td><a id="l3415" class='ln'>3415</a></td><td><span class="ct">     */</span></td></tr>
<tr name="3416" id="3416">
<td><a id="l3416" class='ln'>3416</a></td><td>    <a id="3416c5" class="tk">TEST_IPM_2_0_DW</a>.<a id="3416c21" class="tk">Delay_x_DSTATE</a> = 0.817628801F <a id="3416c51" class="tk">*</a></td></tr>
<tr name="3417" id="3417">
<td><a id="l3417" class='ln'>3417</a></td><td>      <a id="3417c7" class="tk">TEST_IPM_2_0_DW</a>.<a id="3417c23" class="tk">Delay_x_DSTATE</a> <a id="3417c38" class="tk">+</a> 9.11856F <a id="3417c49" class="tk">*</a> <a id="3417c51" class="tk">rtb_Output_b</a>;</td></tr>
<tr name="3418" id="3418">
<td><a id="l3418" class='ln'>3418</a></td><td></td></tr>
<tr name="3419" id="3419">
<td><a id="l3419" class='ln'>3419</a></td><td>    <span class="ct">/* Sum: '<a class="ct blk" blk_line="3419">&lt;S139&gt;/sum1</a>' incorporates:</span></td></tr>
<tr name="3420" id="3420">
<td><a id="l3420" class='ln'>3420</a></td><td><span class="ct">     *  DataStoreRead: '<a class="ct blk" blk_line="3420">&lt;S6&gt;/Data Store Read3</a>'</span></td></tr>
<tr name="3421" id="3421">
<td><a id="l3421" class='ln'>3421</a></td><td><span class="ct">     *  DataStoreWrite: '<a class="ct blk" blk_line="3421">&lt;S6&gt;/Data Store Write7</a>'</span></td></tr>
<tr name="3422" id="3422">
<td><a id="l3422" class='ln'>3422</a></td><td><span class="ct">     *  Gain: '<a class="ct blk" blk_line="3422">&lt;S139&gt;/C</a>'</span></td></tr>
<tr name="3423" id="3423">
<td><a id="l3423" class='ln'>3423</a></td><td><span class="ct">     *  Gain: '<a class="ct blk" blk_line="3423">&lt;S139&gt;/D</a>'</span></td></tr>
<tr name="3424" id="3424">
<td><a id="l3424" class='ln'>3424</a></td><td><span class="ct">     *  UnitDelay: '<a class="ct blk" blk_line="3424">&lt;S139&gt;/Delay_x</a>'</span></td></tr>
<tr name="3425" id="3425">
<td><a id="l3425" class='ln'>3425</a></td><td><span class="ct">     */</span></td></tr>
<tr name="3426" id="3426">
<td><a id="l3426" class='ln'>3426</a></td><td>    <a id="3426c5" class="tk">Id_Filter</a> = 0.00199601054F <a id="3426c32" class="tk">*</a> <a id="3426c34" class="tk">Id_REF</a> <a id="3426c41" class="tk">+</a> 0.0199600793F <a id="3426c57" class="tk">*</a></td></tr>
<tr name="3427" id="3427">
<td><a id="l3427" class='ln'>3427</a></td><td>      <a id="3427c7" class="tk">TEST_IPM_2_0_DW</a>.<a id="3427c23" class="tk">Delay_x_DSTATE_h</a>;</td></tr>
<tr name="3428" id="3428">
<td><a id="l3428" class='ln'>3428</a></td><td></td></tr>
<tr name="3429" id="3429">
<td><a id="l3429" class='ln'>3429</a></td><td>    <span class="ct">/* Sum: '<a class="ct blk" blk_line="3429">&lt;S139&gt;/A*x(k) + B*u(k)</a>' incorporates:</span></td></tr>
<tr name="3430" id="3430">
<td><a id="l3430" class='ln'>3430</a></td><td><span class="ct">     *  DataStoreRead: '<a class="ct blk" blk_line="3430">&lt;S6&gt;/Data Store Read3</a>'</span></td></tr>
<tr name="3431" id="3431">
<td><a id="l3431" class='ln'>3431</a></td><td><span class="ct">     *  Gain: '<a class="ct blk" blk_line="3431">&lt;S139&gt;/A</a>'</span></td></tr>
<tr name="3432" id="3432">
<td><a id="l3432" class='ln'>3432</a></td><td><span class="ct">     *  Gain: '<a class="ct blk" blk_line="3432">&lt;S139&gt;/B</a>'</span></td></tr>
<tr name="3433" id="3433">
<td><a id="l3433" class='ln'>3433</a></td><td><span class="ct">     *  UnitDelay: '<a class="ct blk" blk_line="3433">&lt;S139&gt;/Delay_x</a>'</span></td></tr>
<tr name="3434" id="3434">
<td><a id="l3434" class='ln'>3434</a></td><td><span class="ct">     */</span></td></tr>
<tr name="3435" id="3435">
<td><a id="l3435" class='ln'>3435</a></td><td>    <a id="3435c5" class="tk">TEST_IPM_2_0_DW</a>.<a id="3435c21" class="tk">Delay_x_DSTATE_h</a> = 0.996008F <a id="3435c50" class="tk">*</a></td></tr>
<tr name="3436" id="3436">
<td><a id="l3436" class='ln'>3436</a></td><td>      <a id="3436c7" class="tk">TEST_IPM_2_0_DW</a>.<a id="3436c23" class="tk">Delay_x_DSTATE_h</a> <a id="3436c40" class="tk">+</a> 0.199601069F <a id="3436c55" class="tk">*</a> <a id="3436c57" class="tk">Id_REF</a>;</td></tr>
<tr name="3437" id="3437">
<td><a id="l3437" class='ln'>3437</a></td><td></td></tr>
<tr name="3438" id="3438">
<td><a id="l3438" class='ln'>3438</a></td><td>    <span class="ct">/* Sum: '<a class="ct blk" blk_line="3438">&lt;S140&gt;/sum1</a>' incorporates:</span></td></tr>
<tr name="3439" id="3439">
<td><a id="l3439" class='ln'>3439</a></td><td><span class="ct">     *  DataStoreRead: '<a class="ct blk" blk_line="3439">&lt;S6&gt;/Data Store Read7</a>'</span></td></tr>
<tr name="3440" id="3440">
<td><a id="l3440" class='ln'>3440</a></td><td><span class="ct">     *  DataStoreWrite: '<a class="ct blk" blk_line="3440">&lt;S6&gt;/Data Store Write8</a>'</span></td></tr>
<tr name="3441" id="3441">
<td><a id="l3441" class='ln'>3441</a></td><td><span class="ct">     *  Gain: '<a class="ct blk" blk_line="3441">&lt;S140&gt;/C</a>'</span></td></tr>
<tr name="3442" id="3442">
<td><a id="l3442" class='ln'>3442</a></td><td><span class="ct">     *  Gain: '<a class="ct blk" blk_line="3442">&lt;S140&gt;/D</a>'</span></td></tr>
<tr name="3443" id="3443">
<td><a id="l3443" class='ln'>3443</a></td><td><span class="ct">     *  UnitDelay: '<a class="ct blk" blk_line="3443">&lt;S140&gt;/Delay_x</a>'</span></td></tr>
<tr name="3444" id="3444">
<td><a id="l3444" class='ln'>3444</a></td><td><span class="ct">     */</span></td></tr>
<tr name="3445" id="3445">
<td><a id="l3445" class='ln'>3445</a></td><td>    <a id="3445c5" class="tk">Iq_Filter</a> = 0.00199601054F <a id="3445c32" class="tk">*</a> <a id="3445c34" class="tk">Iq_REF</a> <a id="3445c41" class="tk">+</a> 0.0199600793F <a id="3445c57" class="tk">*</a></td></tr>
<tr name="3446" id="3446">
<td><a id="l3446" class='ln'>3446</a></td><td>      <a id="3446c7" class="tk">TEST_IPM_2_0_DW</a>.<a id="3446c23" class="tk">Delay_x_DSTATE_e</a>;</td></tr>
<tr name="3447" id="3447">
<td><a id="l3447" class='ln'>3447</a></td><td></td></tr>
<tr name="3448" id="3448">
<td><a id="l3448" class='ln'>3448</a></td><td>    <span class="ct">/* Sum: '<a class="ct blk" blk_line="3448">&lt;S140&gt;/A*x(k) + B*u(k)</a>' incorporates:</span></td></tr>
<tr name="3449" id="3449">
<td><a id="l3449" class='ln'>3449</a></td><td><span class="ct">     *  DataStoreRead: '<a class="ct blk" blk_line="3449">&lt;S6&gt;/Data Store Read7</a>'</span></td></tr>
<tr name="3450" id="3450">
<td><a id="l3450" class='ln'>3450</a></td><td><span class="ct">     *  Gain: '<a class="ct blk" blk_line="3450">&lt;S140&gt;/A</a>'</span></td></tr>
<tr name="3451" id="3451">
<td><a id="l3451" class='ln'>3451</a></td><td><span class="ct">     *  Gain: '<a class="ct blk" blk_line="3451">&lt;S140&gt;/B</a>'</span></td></tr>
<tr name="3452" id="3452">
<td><a id="l3452" class='ln'>3452</a></td><td><span class="ct">     *  UnitDelay: '<a class="ct blk" blk_line="3452">&lt;S140&gt;/Delay_x</a>'</span></td></tr>
<tr name="3453" id="3453">
<td><a id="l3453" class='ln'>3453</a></td><td><span class="ct">     */</span></td></tr>
<tr name="3454" id="3454">
<td><a id="l3454" class='ln'>3454</a></td><td>    <a id="3454c5" class="tk">TEST_IPM_2_0_DW</a>.<a id="3454c21" class="tk">Delay_x_DSTATE_e</a> = 0.996008F <a id="3454c50" class="tk">*</a></td></tr>
<tr name="3455" id="3455">
<td><a id="l3455" class='ln'>3455</a></td><td>      <a id="3455c7" class="tk">TEST_IPM_2_0_DW</a>.<a id="3455c23" class="tk">Delay_x_DSTATE_e</a> <a id="3455c40" class="tk">+</a> 0.199601069F <a id="3455c55" class="tk">*</a> <a id="3455c57" class="tk">Iq_REF</a>;</td></tr>
<tr name="3456" id="3456">
<td><a id="l3456" class='ln'>3456</a></td><td>  <span class="br">}</span></td></tr>
<tr name="3457" id="3457">
<td><a id="l3457" class='ln'>3457</a></td><td></td></tr>
<tr name="3458" id="3458">
<td><a id="l3458" class='ln'>3458</a></td><td>  <span class="ct">/* Outputs for Atomic SubSystem: '<a class="ct blk" blk_line="3458">&lt;Root&gt;/SpeedREF</a>' */</span></td></tr>
<tr name="3459" id="3459">
<td><a id="l3459" class='ln'>3459</a></td><td>  <span class="ct">/* Saturate: '<a class="ct blk" blk_line="3459">&lt;S5&gt;/Saturation</a>' incorporates:</span></td></tr>
<tr name="3460" id="3460">
<td><a id="l3460" class='ln'>3460</a></td><td><span class="ct">   *  DataStoreRead: '<a class="ct blk" blk_line="3460">&lt;S5&gt;/Data Store Read</a>'</span></td></tr>
<tr name="3461" id="3461">
<td><a id="l3461" class='ln'>3461</a></td><td><span class="ct">   */</span></td></tr>
<tr name="3462" id="3462">
<td><a id="l3462" class='ln'>3462</a></td><td>  <span class="kw">if</span> (<a id="3462c7" class="tk">N_Dem</a> <a id="3462c13" class="tk">&gt;</a> 6000.0F) <span class="br">{</span></td></tr>
<tr name="3463" id="3463">
<td><a id="l3463" class='ln'>3463</a></td><td>    <a id="3463c5" class="tk">rtb_Output_b</a> = 6000.0F;</td></tr>
<tr name="3464" id="3464">
<td><a id="l3464" class='ln'>3464</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="3464c14" class="tk">N_Dem</a> <a id="3464c20" class="tk">&lt;</a> <a id="3464c22" class="tk">-</a>6000.0F) <span class="br">{</span></td></tr>
<tr name="3465" id="3465">
<td><a id="l3465" class='ln'>3465</a></td><td>    <a id="3465c5" class="tk">rtb_Output_b</a> = <a id="3465c20" class="tk">-</a>6000.0F;</td></tr>
<tr name="3466" id="3466">
<td><a id="l3466" class='ln'>3466</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="3467" id="3467">
<td><a id="l3467" class='ln'>3467</a></td><td>    <a id="3467c5" class="tk">rtb_Output_b</a> = <a id="3467c20" class="tk">N_Dem</a>;</td></tr>
<tr name="3468" id="3468">
<td><a id="l3468" class='ln'>3468</a></td><td>  <span class="br">}</span></td></tr>
<tr name="3469" id="3469">
<td><a id="l3469" class='ln'>3469</a></td><td></td></tr>
<tr name="3470" id="3470">
<td><a id="l3470" class='ln'>3470</a></td><td>  <span class="ct">/* End of Saturate: '<a class="ct blk" blk_line="3470">&lt;S5&gt;/Saturation</a>' */</span></td></tr>
<tr name="3471" id="3471">
<td><a id="l3471" class='ln'>3471</a></td><td></td></tr>
<tr name="3472" id="3472">
<td><a id="l3472" class='ln'>3472</a></td><td>  <span class="ct">/* MATLAB Function: '<a class="ct blk" blk_line="3472">&lt;S119&gt;/MATLAB Function</a>' incorporates:</span></td></tr>
<tr name="3473" id="3473">
<td><a id="l3473" class='ln'>3473</a></td><td><span class="ct">   *  DataStoreRead: '<a class="ct blk" blk_line="3473">&lt;S5&gt;/Data Store Read2</a>'</span></td></tr>
<tr name="3474" id="3474">
<td><a id="l3474" class='ln'>3474</a></td><td><span class="ct">   *  UnitDelay: '<a class="ct blk" blk_line="3474">&lt;S119&gt;/Unit Delay</a>'</span></td></tr>
<tr name="3475" id="3475">
<td><a id="l3475" class='ln'>3475</a></td><td><span class="ct">   */</span></td></tr>
<tr name="3476" id="3476">
<td><a id="l3476" class='ln'>3476</a></td><td>  <a id="3476c3" class="tk">TEST_IPM_2_0_MATLABFunction_k</a>(<a id="3476c33" class="tk">rtb_Output_b</a>, <a id="3476c47" class="tk">N_Step</a>,</td></tr>
<tr name="3477" id="3477">
<td><a id="l3477" class='ln'>3477</a></td><td>    <a id="3477c5" class="tk">TEST_IPM_2_0_DW</a>.<a id="3477c21" class="tk">UnitDelay_DSTATE_h</a>, <a id="3477c41" class="tk">&amp;</a><a id="3477c42" class="tk">TEST_IPM_2_0_DW</a>.<a id="3477c58" class="tk">UnitDelay_DSTATE_h</a>);</td></tr>
<tr name="3478" id="3478">
<td><a id="l3478" class='ln'>3478</a></td><td></td></tr>
<tr name="3479" id="3479">
<td><a id="l3479" class='ln'>3479</a></td><td>  <span class="ct">/* Saturate: '<a class="ct blk" blk_line="3479">&lt;S5&gt;/Saturation1</a>' incorporates:</span></td></tr>
<tr name="3480" id="3480">
<td><a id="l3480" class='ln'>3480</a></td><td><span class="ct">   *  UnitDelay: '<a class="ct blk" blk_line="3480">&lt;S119&gt;/Unit Delay</a>'</span></td></tr>
<tr name="3481" id="3481">
<td><a id="l3481" class='ln'>3481</a></td><td><span class="ct">   */</span></td></tr>
<tr name="3482" id="3482">
<td><a id="l3482" class='ln'>3482</a></td><td>  <span class="kw">if</span> (<a id="3482c7" class="tk">TEST_IPM_2_0_DW</a>.<a id="3482c23" class="tk">UnitDelay_DSTATE_h</a> <a id="3482c42" class="tk">&gt;</a> 6000.0F) <span class="br">{</span></td></tr>
<tr name="3483" id="3483">
<td><a id="l3483" class='ln'>3483</a></td><td>    <a id="3483c5" class="tk">N_REF</a> = 6000.0F;</td></tr>
<tr name="3484" id="3484">
<td><a id="l3484" class='ln'>3484</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="3484c14" class="tk">TEST_IPM_2_0_DW</a>.<a id="3484c30" class="tk">UnitDelay_DSTATE_h</a> <a id="3484c49" class="tk">&lt;</a> <a id="3484c51" class="tk">-</a>6000.0F) <span class="br">{</span></td></tr>
<tr name="3485" id="3485">
<td><a id="l3485" class='ln'>3485</a></td><td>    <a id="3485c5" class="tk">N_REF</a> = <a id="3485c13" class="tk">-</a>6000.0F;</td></tr>
<tr name="3486" id="3486">
<td><a id="l3486" class='ln'>3486</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="3487" id="3487">
<td><a id="l3487" class='ln'>3487</a></td><td>    <a id="3487c5" class="tk">N_REF</a> = <a id="3487c13" class="tk">TEST_IPM_2_0_DW</a>.<a id="3487c29" class="tk">UnitDelay_DSTATE_h</a>;</td></tr>
<tr name="3488" id="3488">
<td><a id="l3488" class='ln'>3488</a></td><td>  <span class="br">}</span></td></tr>
<tr name="3489" id="3489">
<td><a id="l3489" class='ln'>3489</a></td><td></td></tr>
<tr name="3490" id="3490">
<td><a id="l3490" class='ln'>3490</a></td><td>  <span class="ct">/* End of Saturate: '<a class="ct blk" blk_line="3490">&lt;S5&gt;/Saturation1</a>' */</span></td></tr>
<tr name="3491" id="3491">
<td><a id="l3491" class='ln'>3491</a></td><td>  <span class="ct">/* End of Outputs for SubSystem: '<a class="ct blk" blk_line="3491">&lt;Root&gt;/SpeedREF</a>' */</span></td></tr>
<tr name="3492" id="3492">
<td><a id="l3492" class='ln'>3492</a></td><td></td></tr>
<tr name="3493" id="3493">
<td><a id="l3493" class='ln'>3493</a></td><td>  <span class="ct">/* Outputs for Atomic SubSystem: '<a class="ct blk" blk_line="3493">&lt;Root&gt;/UdcREF</a>' */</span></td></tr>
<tr name="3494" id="3494">
<td><a id="l3494" class='ln'>3494</a></td><td>  <span class="ct">/* Saturate: '<a class="ct blk" blk_line="3494">&lt;S7&gt;/Saturation</a>' incorporates:</span></td></tr>
<tr name="3495" id="3495">
<td><a id="l3495" class='ln'>3495</a></td><td><span class="ct">   *  DataStoreRead: '<a class="ct blk" blk_line="3495">&lt;S7&gt;/Data Store Read1</a>'</span></td></tr>
<tr name="3496" id="3496">
<td><a id="l3496" class='ln'>3496</a></td><td><span class="ct">   */</span></td></tr>
<tr name="3497" id="3497">
<td><a id="l3497" class='ln'>3497</a></td><td>  <span class="kw">if</span> (<a id="3497c7" class="tk">Udc_Dem</a> <a id="3497c15" class="tk">&gt;</a> 50.0F) <span class="br">{</span></td></tr>
<tr name="3498" id="3498">
<td><a id="l3498" class='ln'>3498</a></td><td>    <a id="3498c5" class="tk">rtb_Output_b</a> = 50.0F;</td></tr>
<tr name="3499" id="3499">
<td><a id="l3499" class='ln'>3499</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="3499c14" class="tk">Udc_Dem</a> <a id="3499c22" class="tk">&lt;</a> 0.0F) <span class="br">{</span></td></tr>
<tr name="3500" id="3500">
<td><a id="l3500" class='ln'>3500</a></td><td>    <a id="3500c5" class="tk">rtb_Output_b</a> = 0.0F;</td></tr>
<tr name="3501" id="3501">
<td><a id="l3501" class='ln'>3501</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="3502" id="3502">
<td><a id="l3502" class='ln'>3502</a></td><td>    <a id="3502c5" class="tk">rtb_Output_b</a> = <a id="3502c20" class="tk">Udc_Dem</a>;</td></tr>
<tr name="3503" id="3503">
<td><a id="l3503" class='ln'>3503</a></td><td>  <span class="br">}</span></td></tr>
<tr name="3504" id="3504">
<td><a id="l3504" class='ln'>3504</a></td><td></td></tr>
<tr name="3505" id="3505">
<td><a id="l3505" class='ln'>3505</a></td><td>  <span class="ct">/* End of Saturate: '<a class="ct blk" blk_line="3505">&lt;S7&gt;/Saturation</a>' */</span></td></tr>
<tr name="3506" id="3506">
<td><a id="l3506" class='ln'>3506</a></td><td></td></tr>
<tr name="3507" id="3507">
<td><a id="l3507" class='ln'>3507</a></td><td>  <span class="ct">/* MATLAB Function: '<a class="ct blk" blk_line="3507">&lt;S141&gt;/MATLAB Function</a>' incorporates:</span></td></tr>
<tr name="3508" id="3508">
<td><a id="l3508" class='ln'>3508</a></td><td><span class="ct">   *  DataStoreRead: '<a class="ct blk" blk_line="3508">&lt;S7&gt;/Data Store Read3</a>'</span></td></tr>
<tr name="3509" id="3509">
<td><a id="l3509" class='ln'>3509</a></td><td><span class="ct">   *  UnitDelay: '<a class="ct blk" blk_line="3509">&lt;S141&gt;/Unit Delay</a>'</span></td></tr>
<tr name="3510" id="3510">
<td><a id="l3510" class='ln'>3510</a></td><td><span class="ct">   */</span></td></tr>
<tr name="3511" id="3511">
<td><a id="l3511" class='ln'>3511</a></td><td>  <a id="3511c3" class="tk">TEST_IPM_2_0_MATLABFunction_k</a>(<a id="3511c33" class="tk">rtb_Output_b</a>, <a id="3511c47" class="tk">Udc_Step</a>,</td></tr>
<tr name="3512" id="3512">
<td><a id="l3512" class='ln'>3512</a></td><td>    <a id="3512c5" class="tk">TEST_IPM_2_0_DW</a>.<a id="3512c21" class="tk">UnitDelay_DSTATE</a>, <a id="3512c39" class="tk">&amp;</a><a id="3512c40" class="tk">TEST_IPM_2_0_DW</a>.<a id="3512c56" class="tk">UnitDelay_DSTATE</a>);</td></tr>
<tr name="3513" id="3513">
<td><a id="l3513" class='ln'>3513</a></td><td></td></tr>
<tr name="3514" id="3514">
<td><a id="l3514" class='ln'>3514</a></td><td>  <span class="ct">/* Saturate: '<a class="ct blk" blk_line="3514">&lt;S7&gt;/Saturation1</a>' incorporates:</span></td></tr>
<tr name="3515" id="3515">
<td><a id="l3515" class='ln'>3515</a></td><td><span class="ct">   *  UnitDelay: '<a class="ct blk" blk_line="3515">&lt;S141&gt;/Unit Delay</a>'</span></td></tr>
<tr name="3516" id="3516">
<td><a id="l3516" class='ln'>3516</a></td><td><span class="ct">   */</span></td></tr>
<tr name="3517" id="3517">
<td><a id="l3517" class='ln'>3517</a></td><td>  <span class="kw">if</span> (<a id="3517c7" class="tk">TEST_IPM_2_0_DW</a>.<a id="3517c23" class="tk">UnitDelay_DSTATE</a> <a id="3517c40" class="tk">&gt;</a> 50.0F) <span class="br">{</span></td></tr>
<tr name="3518" id="3518">
<td><a id="l3518" class='ln'>3518</a></td><td>    <a id="3518c5" class="tk">Udc_REF</a> = 50.0F;</td></tr>
<tr name="3519" id="3519">
<td><a id="l3519" class='ln'>3519</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="3519c14" class="tk">TEST_IPM_2_0_DW</a>.<a id="3519c30" class="tk">UnitDelay_DSTATE</a> <a id="3519c47" class="tk">&lt;</a> 0.0F) <span class="br">{</span></td></tr>
<tr name="3520" id="3520">
<td><a id="l3520" class='ln'>3520</a></td><td>    <a id="3520c5" class="tk">Udc_REF</a> = 0.0F;</td></tr>
<tr name="3521" id="3521">
<td><a id="l3521" class='ln'>3521</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="3522" id="3522">
<td><a id="l3522" class='ln'>3522</a></td><td>    <a id="3522c5" class="tk">Udc_REF</a> = <a id="3522c15" class="tk">TEST_IPM_2_0_DW</a>.<a id="3522c31" class="tk">UnitDelay_DSTATE</a>;</td></tr>
<tr name="3523" id="3523">
<td><a id="l3523" class='ln'>3523</a></td><td>  <span class="br">}</span></td></tr>
<tr name="3524" id="3524">
<td><a id="l3524" class='ln'>3524</a></td><td></td></tr>
<tr name="3525" id="3525">
<td><a id="l3525" class='ln'>3525</a></td><td>  <span class="ct">/* End of Saturate: '<a class="ct blk" blk_line="3525">&lt;S7&gt;/Saturation1</a>' */</span></td></tr>
<tr name="3526" id="3526">
<td><a id="l3526" class='ln'>3526</a></td><td>  <span class="ct">/* End of Outputs for SubSystem: '<a class="ct blk" blk_line="3526">&lt;Root&gt;/UdcREF</a>' */</span></td></tr>
<tr name="3527" id="3527">
<td><a id="l3527" class='ln'>3527</a></td><td>  <span class="kw">if</span> (<a id="3527c7" class="tk">TEST_IPM_2_0_M</a>-&gt;<a id="3527c23" class="tk">Timing</a>.<a id="3527c30" class="tk">TaskCounters</a>.<a id="3527c43" class="tk">TID</a>[1] <a id="3527c50" class="tk">==</a> 0) <span class="br">{</span></td></tr>
<tr name="3528" id="3528">
<td><a id="l3528" class='ln'>3528</a></td><td>    <span class="ct">/* Sum: '<a class="ct blk" blk_line="3528">&lt;S136&gt;/sum1</a>' incorporates:</span></td></tr>
<tr name="3529" id="3529">
<td><a id="l3529" class='ln'>3529</a></td><td><span class="ct">     *  DataStoreRead: '<a class="ct blk" blk_line="3529">&lt;S6&gt;/Data Store Read4</a>'</span></td></tr>
<tr name="3530" id="3530">
<td><a id="l3530" class='ln'>3530</a></td><td><span class="ct">     *  DataStoreWrite: '<a class="ct blk" blk_line="3530">&lt;S6&gt;/Data Store Write4</a>'</span></td></tr>
<tr name="3531" id="3531">
<td><a id="l3531" class='ln'>3531</a></td><td><span class="ct">     *  Gain: '<a class="ct blk" blk_line="3531">&lt;S136&gt;/C</a>'</span></td></tr>
<tr name="3532" id="3532">
<td><a id="l3532" class='ln'>3532</a></td><td><span class="ct">     *  Gain: '<a class="ct blk" blk_line="3532">&lt;S136&gt;/D</a>'</span></td></tr>
<tr name="3533" id="3533">
<td><a id="l3533" class='ln'>3533</a></td><td><span class="ct">     *  UnitDelay: '<a class="ct blk" blk_line="3533">&lt;S136&gt;/Delay_x</a>'</span></td></tr>
<tr name="3534" id="3534">
<td><a id="l3534" class='ln'>3534</a></td><td><span class="ct">     */</span></td></tr>
<tr name="3535" id="3535">
<td><a id="l3535" class='ln'>3535</a></td><td>    <a id="3535c5" class="tk">UdComP_Filter</a> = 0.00199601054F <a id="3535c36" class="tk">*</a> <a id="3535c38" class="tk">UDOUT_Comp</a> <a id="3535c49" class="tk">+</a> 0.0199600793F <a id="3535c65" class="tk">*</a></td></tr>
<tr name="3536" id="3536">
<td><a id="l3536" class='ln'>3536</a></td><td>      <a id="3536c7" class="tk">TEST_IPM_2_0_DW</a>.<a id="3536c23" class="tk">Delay_x_DSTATE_f</a>;</td></tr>
<tr name="3537" id="3537">
<td><a id="l3537" class='ln'>3537</a></td><td></td></tr>
<tr name="3538" id="3538">
<td><a id="l3538" class='ln'>3538</a></td><td>    <span class="ct">/* Sum: '<a class="ct blk" blk_line="3538">&lt;S136&gt;/A*x(k) + B*u(k)</a>' incorporates:</span></td></tr>
<tr name="3539" id="3539">
<td><a id="l3539" class='ln'>3539</a></td><td><span class="ct">     *  DataStoreRead: '<a class="ct blk" blk_line="3539">&lt;S6&gt;/Data Store Read4</a>'</span></td></tr>
<tr name="3540" id="3540">
<td><a id="l3540" class='ln'>3540</a></td><td><span class="ct">     *  Gain: '<a class="ct blk" blk_line="3540">&lt;S136&gt;/A</a>'</span></td></tr>
<tr name="3541" id="3541">
<td><a id="l3541" class='ln'>3541</a></td><td><span class="ct">     *  Gain: '<a class="ct blk" blk_line="3541">&lt;S136&gt;/B</a>'</span></td></tr>
<tr name="3542" id="3542">
<td><a id="l3542" class='ln'>3542</a></td><td><span class="ct">     *  UnitDelay: '<a class="ct blk" blk_line="3542">&lt;S136&gt;/Delay_x</a>'</span></td></tr>
<tr name="3543" id="3543">
<td><a id="l3543" class='ln'>3543</a></td><td><span class="ct">     */</span></td></tr>
<tr name="3544" id="3544">
<td><a id="l3544" class='ln'>3544</a></td><td>    <a id="3544c5" class="tk">TEST_IPM_2_0_DW</a>.<a id="3544c21" class="tk">Delay_x_DSTATE_f</a> = 0.996008F <a id="3544c50" class="tk">*</a></td></tr>
<tr name="3545" id="3545">
<td><a id="l3545" class='ln'>3545</a></td><td>      <a id="3545c7" class="tk">TEST_IPM_2_0_DW</a>.<a id="3545c23" class="tk">Delay_x_DSTATE_f</a> <a id="3545c40" class="tk">+</a> 0.199601069F <a id="3545c55" class="tk">*</a> <a id="3545c57" class="tk">UDOUT_Comp</a>;</td></tr>
<tr name="3546" id="3546">
<td><a id="l3546" class='ln'>3546</a></td><td></td></tr>
<tr name="3547" id="3547">
<td><a id="l3547" class='ln'>3547</a></td><td>    <span class="ct">/* Sum: '<a class="ct blk" blk_line="3547">&lt;S137&gt;/sum1</a>' incorporates:</span></td></tr>
<tr name="3548" id="3548">
<td><a id="l3548" class='ln'>3548</a></td><td><span class="ct">     *  DataStoreRead: '<a class="ct blk" blk_line="3548">&lt;S6&gt;/Data Store Read5</a>'</span></td></tr>
<tr name="3549" id="3549">
<td><a id="l3549" class='ln'>3549</a></td><td><span class="ct">     *  DataStoreWrite: '<a class="ct blk" blk_line="3549">&lt;S6&gt;/Data Store Write5</a>'</span></td></tr>
<tr name="3550" id="3550">
<td><a id="l3550" class='ln'>3550</a></td><td><span class="ct">     *  Gain: '<a class="ct blk" blk_line="3550">&lt;S137&gt;/C</a>'</span></td></tr>
<tr name="3551" id="3551">
<td><a id="l3551" class='ln'>3551</a></td><td><span class="ct">     *  Gain: '<a class="ct blk" blk_line="3551">&lt;S137&gt;/D</a>'</span></td></tr>
<tr name="3552" id="3552">
<td><a id="l3552" class='ln'>3552</a></td><td><span class="ct">     *  UnitDelay: '<a class="ct blk" blk_line="3552">&lt;S137&gt;/Delay_x</a>'</span></td></tr>
<tr name="3553" id="3553">
<td><a id="l3553" class='ln'>3553</a></td><td><span class="ct">     */</span></td></tr>
<tr name="3554" id="3554">
<td><a id="l3554" class='ln'>3554</a></td><td>    <a id="3554c5" class="tk">UqComP_Filter</a> = 0.00199601054F <a id="3554c36" class="tk">*</a> <a id="3554c38" class="tk">UQOUT_Comp</a> <a id="3554c49" class="tk">+</a> 0.0199600793F <a id="3554c65" class="tk">*</a></td></tr>
<tr name="3555" id="3555">
<td><a id="l3555" class='ln'>3555</a></td><td>      <a id="3555c7" class="tk">TEST_IPM_2_0_DW</a>.<a id="3555c23" class="tk">Delay_x_DSTATE_g</a>;</td></tr>
<tr name="3556" id="3556">
<td><a id="l3556" class='ln'>3556</a></td><td></td></tr>
<tr name="3557" id="3557">
<td><a id="l3557" class='ln'>3557</a></td><td>    <span class="ct">/* Sum: '<a class="ct blk" blk_line="3557">&lt;S137&gt;/A*x(k) + B*u(k)</a>' incorporates:</span></td></tr>
<tr name="3558" id="3558">
<td><a id="l3558" class='ln'>3558</a></td><td><span class="ct">     *  DataStoreRead: '<a class="ct blk" blk_line="3558">&lt;S6&gt;/Data Store Read5</a>'</span></td></tr>
<tr name="3559" id="3559">
<td><a id="l3559" class='ln'>3559</a></td><td><span class="ct">     *  Gain: '<a class="ct blk" blk_line="3559">&lt;S137&gt;/A</a>'</span></td></tr>
<tr name="3560" id="3560">
<td><a id="l3560" class='ln'>3560</a></td><td><span class="ct">     *  Gain: '<a class="ct blk" blk_line="3560">&lt;S137&gt;/B</a>'</span></td></tr>
<tr name="3561" id="3561">
<td><a id="l3561" class='ln'>3561</a></td><td><span class="ct">     *  UnitDelay: '<a class="ct blk" blk_line="3561">&lt;S137&gt;/Delay_x</a>'</span></td></tr>
<tr name="3562" id="3562">
<td><a id="l3562" class='ln'>3562</a></td><td><span class="ct">     */</span></td></tr>
<tr name="3563" id="3563">
<td><a id="l3563" class='ln'>3563</a></td><td>    <a id="3563c5" class="tk">TEST_IPM_2_0_DW</a>.<a id="3563c21" class="tk">Delay_x_DSTATE_g</a> = 0.996008F <a id="3563c50" class="tk">*</a></td></tr>
<tr name="3564" id="3564">
<td><a id="l3564" class='ln'>3564</a></td><td>      <a id="3564c7" class="tk">TEST_IPM_2_0_DW</a>.<a id="3564c23" class="tk">Delay_x_DSTATE_g</a> <a id="3564c40" class="tk">+</a> 0.199601069F <a id="3564c55" class="tk">*</a> <a id="3564c57" class="tk">UQOUT_Comp</a>;</td></tr>
<tr name="3565" id="3565">
<td><a id="l3565" class='ln'>3565</a></td><td></td></tr>
<tr name="3566" id="3566">
<td><a id="l3566" class='ln'>3566</a></td><td>    <span class="ct">/* Sum: '<a class="ct blk" blk_line="3566">&lt;S138&gt;/sum1</a>' incorporates:</span></td></tr>
<tr name="3567" id="3567">
<td><a id="l3567" class='ln'>3567</a></td><td><span class="ct">     *  DataStoreRead: '<a class="ct blk" blk_line="3567">&lt;S6&gt;/Data Store Read6</a>'</span></td></tr>
<tr name="3568" id="3568">
<td><a id="l3568" class='ln'>3568</a></td><td><span class="ct">     *  DataStoreWrite: '<a class="ct blk" blk_line="3568">&lt;S6&gt;/Data Store Write6</a>'</span></td></tr>
<tr name="3569" id="3569">
<td><a id="l3569" class='ln'>3569</a></td><td><span class="ct">     *  Gain: '<a class="ct blk" blk_line="3569">&lt;S138&gt;/C</a>'</span></td></tr>
<tr name="3570" id="3570">
<td><a id="l3570" class='ln'>3570</a></td><td><span class="ct">     *  Gain: '<a class="ct blk" blk_line="3570">&lt;S138&gt;/D</a>'</span></td></tr>
<tr name="3571" id="3571">
<td><a id="l3571" class='ln'>3571</a></td><td><span class="ct">     *  UnitDelay: '<a class="ct blk" blk_line="3571">&lt;S138&gt;/Delay_x</a>'</span></td></tr>
<tr name="3572" id="3572">
<td><a id="l3572" class='ln'>3572</a></td><td><span class="ct">     */</span></td></tr>
<tr name="3573" id="3573">
<td><a id="l3573" class='ln'>3573</a></td><td>    <a id="3573c5" class="tk">UsComP_Filter</a> = 0.00199601054F <a id="3573c36" class="tk">*</a> <a id="3573c38" class="tk">USOUT_Comp</a> <a id="3573c49" class="tk">+</a> 0.0199600793F <a id="3573c65" class="tk">*</a></td></tr>
<tr name="3574" id="3574">
<td><a id="l3574" class='ln'>3574</a></td><td>      <a id="3574c7" class="tk">TEST_IPM_2_0_DW</a>.<a id="3574c23" class="tk">Delay_x_DSTATE_gm</a>;</td></tr>
<tr name="3575" id="3575">
<td><a id="l3575" class='ln'>3575</a></td><td></td></tr>
<tr name="3576" id="3576">
<td><a id="l3576" class='ln'>3576</a></td><td>    <span class="ct">/* Sum: '<a class="ct blk" blk_line="3576">&lt;S138&gt;/A*x(k) + B*u(k)</a>' incorporates:</span></td></tr>
<tr name="3577" id="3577">
<td><a id="l3577" class='ln'>3577</a></td><td><span class="ct">     *  DataStoreRead: '<a class="ct blk" blk_line="3577">&lt;S6&gt;/Data Store Read6</a>'</span></td></tr>
<tr name="3578" id="3578">
<td><a id="l3578" class='ln'>3578</a></td><td><span class="ct">     *  Gain: '<a class="ct blk" blk_line="3578">&lt;S138&gt;/A</a>'</span></td></tr>
<tr name="3579" id="3579">
<td><a id="l3579" class='ln'>3579</a></td><td><span class="ct">     *  Gain: '<a class="ct blk" blk_line="3579">&lt;S138&gt;/B</a>'</span></td></tr>
<tr name="3580" id="3580">
<td><a id="l3580" class='ln'>3580</a></td><td><span class="ct">     *  UnitDelay: '<a class="ct blk" blk_line="3580">&lt;S138&gt;/Delay_x</a>'</span></td></tr>
<tr name="3581" id="3581">
<td><a id="l3581" class='ln'>3581</a></td><td><span class="ct">     */</span></td></tr>
<tr name="3582" id="3582">
<td><a id="l3582" class='ln'>3582</a></td><td>    <a id="3582c5" class="tk">TEST_IPM_2_0_DW</a>.<a id="3582c21" class="tk">Delay_x_DSTATE_gm</a> = 0.996008F <a id="3582c51" class="tk">*</a></td></tr>
<tr name="3583" id="3583">
<td><a id="l3583" class='ln'>3583</a></td><td>      <a id="3583c7" class="tk">TEST_IPM_2_0_DW</a>.<a id="3583c23" class="tk">Delay_x_DSTATE_gm</a> <a id="3583c41" class="tk">+</a> 0.199601069F <a id="3583c56" class="tk">*</a> <a id="3583c58" class="tk">USOUT_Comp</a>;</td></tr>
<tr name="3584" id="3584">
<td><a id="l3584" class='ln'>3584</a></td><td>  <span class="br">}</span></td></tr>
<tr name="3585" id="3585">
<td><a id="l3585" class='ln'>3585</a></td><td></td></tr>
<tr name="3586" id="3586">
<td><a id="l3586" class='ln'>3586</a></td><td>  <a id="3586c3" class="tk">rate_scheduler</a>();</td></tr>
<tr name="3587" id="3587">
<td><a id="l3587" class='ln'>3587</a></td><td><span class="br">}</span></td></tr>
<tr name="3588" id="3588">
<td><a id="l3588" class='ln'>3588</a></td><td></td></tr>
<tr name="3589" id="3589">
<td><a id="l3589" class='ln'>3589</a></td><td><span class="ct">/* Model initialize function */</span></td></tr>
<tr name="3590" id="3590">
<td><a id="l3590" class='ln'>3590</a></td><td><span class="pp">#pragma</span> <a id="3590c9" class="tk">CODE_SECTION</a> (<a id="3590c23" class="tk">TEST_IPM_2_0_initialize</a>, "ramfuncs")</td></tr>
<tr name="3591" id="3591">
<td><a id="l3591" class='ln'>3591</a></td><td></td></tr>
<tr name="3592" id="3592">
<td><a id="l3592" class='ln'>3592</a></td><td><span class="kw">void</span> <a id="3592c6" class="tk">TEST_IPM_2_0_initialize</a>(<span class="kw">void</span>)</td></tr>
<tr name="3593" id="3593">
<td><a id="l3593" class='ln'>3593</a></td><td><span class="br">{</span></td></tr>
<tr name="3594" id="3594">
<td><a id="l3594" class='ln'>3594</a></td><td>  <span class="ct">/* Registration code */</span></td></tr>
<tr name="3595" id="3595">
<td><a id="l3595" class='ln'>3595</a></td><td></td></tr>
<tr name="3596" id="3596">
<td><a id="l3596" class='ln'>3596</a></td><td>  <span class="ct">/* initialize non-finites */</span></td></tr>
<tr name="3597" id="3597">
<td><a id="l3597" class='ln'>3597</a></td><td>  <a id="3597c3" class="tk">rt_InitInfAndNaN</a>(<span class="kw">sizeof</span>(<a id="3597c27" class="tk">real_T</a>));</td></tr>
<tr name="3598" id="3598">
<td><a id="l3598" class='ln'>3598</a></td><td></td></tr>
<tr name="3599" id="3599">
<td><a id="l3599" class='ln'>3599</a></td><td>  <span class="ct">/* initialize real-time model */</span></td></tr>
<tr name="3600" id="3600">
<td><a id="l3600" class='ln'>3600</a></td><td>  (<span class="kw">void</span>) <a id="3600c10" class="tk">memset</a>((<span class="kw">void</span> <a id="3600c23" class="tk">*</a>)<a id="3600c25" class="tk">TEST_IPM_2_0_M</a>, 0,</td></tr>
<tr name="3601" id="3601">
<td><a id="l3601" class='ln'>3601</a></td><td>                <span class="kw">sizeof</span>(<a id="3601c24" class="tk">RT_MODEL_TEST_IPM_2_0_T</a>));</td></tr>
<tr name="3602" id="3602">
<td><a id="l3602" class='ln'>3602</a></td><td></td></tr>
<tr name="3603" id="3603">
<td><a id="l3603" class='ln'>3603</a></td><td>  <span class="ct">/* block I/O */</span></td></tr>
<tr name="3604" id="3604">
<td><a id="l3604" class='ln'>3604</a></td><td>  (<span class="kw">void</span>) <a id="3604c10" class="tk">memset</a>(((<span class="kw">void</span> <a id="3604c24" class="tk">*</a>) <a id="3604c27" class="tk">&amp;</a><a id="3604c28" class="tk">TEST_IPM_2_0_B</a>), 0,</td></tr>
<tr name="3605" id="3605">
<td><a id="l3605" class='ln'>3605</a></td><td>                <span class="kw">sizeof</span>(<a id="3605c24" class="tk">B_TEST_IPM_2_0_T</a>));</td></tr>
<tr name="3606" id="3606">
<td><a id="l3606" class='ln'>3606</a></td><td></td></tr>
<tr name="3607" id="3607">
<td><a id="l3607" class='ln'>3607</a></td><td>  <span class="ct">/* states (dwork) */</span></td></tr>
<tr name="3608" id="3608">
<td><a id="l3608" class='ln'>3608</a></td><td>  (<span class="kw">void</span>) <a id="3608c10" class="tk">memset</a>((<span class="kw">void</span> <a id="3608c23" class="tk">*</a>)<a id="3608c25" class="tk">&amp;</a><a id="3608c26" class="tk">TEST_IPM_2_0_DW</a>, 0,</td></tr>
<tr name="3609" id="3609">
<td><a id="l3609" class='ln'>3609</a></td><td>                <span class="kw">sizeof</span>(<a id="3609c24" class="tk">DW_TEST_IPM_2_0_T</a>));</td></tr>
<tr name="3610" id="3610">
<td><a id="l3610" class='ln'>3610</a></td><td></td></tr>
<tr name="3611" id="3611">
<td><a id="l3611" class='ln'>3611</a></td><td>  <span class="ct">/* exported global states */</span></td></tr>
<tr name="3612" id="3612">
<td><a id="l3612" class='ln'>3612</a></td><td>  <a id="3612c3" class="tk">MRAS_Rs</a> = 0.0F;</td></tr>
<tr name="3613" id="3613">
<td><a id="l3613" class='ln'>3613</a></td><td>  <a id="3613c3" class="tk">Tem_Dem</a> = 0.0F;</td></tr>
<tr name="3614" id="3614">
<td><a id="l3614" class='ln'>3614</a></td><td>  <a id="3614c3" class="tk">Tem_Step</a> = 0.0F;</td></tr>
<tr name="3615" id="3615">
<td><a id="l3615" class='ln'>3615</a></td><td>  <a id="3615c3" class="tk">DEKF_Rs</a> = 0.0F;</td></tr>
<tr name="3616" id="3616">
<td><a id="l3616" class='ln'>3616</a></td><td>  <a id="3616c3" class="tk">DEKF_Ldd</a> = 0.0F;</td></tr>
<tr name="3617" id="3617">
<td><a id="l3617" class='ln'>3617</a></td><td>  <a id="3617c3" class="tk">DEKF_Ldq</a> = 0.0F;</td></tr>
<tr name="3618" id="3618">
<td><a id="l3618" class='ln'>3618</a></td><td>  <a id="3618c3" class="tk">DEKF_Lqq</a> = 0.0F;</td></tr>
<tr name="3619" id="3619">
<td><a id="l3619" class='ln'>3619</a></td><td>  <a id="3619c3" class="tk">DEKF_IdhOb</a> = 0.0F;</td></tr>
<tr name="3620" id="3620">
<td><a id="l3620" class='ln'>3620</a></td><td>  <a id="3620c3" class="tk">DEKF_IqhOb</a> = 0.0F;</td></tr>
<tr name="3621" id="3621">
<td><a id="l3621" class='ln'>3621</a></td><td>  <a id="3621c3" class="tk">HFI_Imd</a> = 0.0F;</td></tr>
<tr name="3622" id="3622">
<td><a id="l3622" class='ln'>3622</a></td><td>  <a id="3622c3" class="tk">HFI_Umd</a> = 0.0F;</td></tr>
<tr name="3623" id="3623">
<td><a id="l3623" class='ln'>3623</a></td><td>  <a id="3623c3" class="tk">HFI_Umq</a> = 0.0F;</td></tr>
<tr name="3624" id="3624">
<td><a id="l3624" class='ln'>3624</a></td><td>  <a id="3624c3" class="tk">HFI_FRQ</a> = 0.0F;</td></tr>
<tr name="3625" id="3625">
<td><a id="l3625" class='ln'>3625</a></td><td>  <a id="3625c3" class="tk">HFI_Imq</a> = 0.0F;</td></tr>
<tr name="3626" id="3626">
<td><a id="l3626" class='ln'>3626</a></td><td>  <a id="3626c3" class="tk">DEKF_R</a> = 0.0F;</td></tr>
<tr name="3627" id="3627">
<td><a id="l3627" class='ln'>3627</a></td><td>  <a id="3627c3" class="tk">DEKF_Qx</a> = 0.0F;</td></tr>
<tr name="3628" id="3628">
<td><a id="l3628" class='ln'>3628</a></td><td>  <a id="3628c3" class="tk">DEKF_QpRs</a> = 0.0F;</td></tr>
<tr name="3629" id="3629">
<td><a id="l3629" class='ln'>3629</a></td><td>  <a id="3629c3" class="tk">DEKF_QpLdd</a> = 0.0F;</td></tr>
<tr name="3630" id="3630">
<td><a id="l3630" class='ln'>3630</a></td><td>  <a id="3630c3" class="tk">DEKF_QpLdq</a> = 0.0F;</td></tr>
<tr name="3631" id="3631">
<td><a id="l3631" class='ln'>3631</a></td><td>  <a id="3631c3" class="tk">DEKF_QpLqq</a> = 0.0F;</td></tr>
<tr name="3632" id="3632">
<td><a id="l3632" class='ln'>3632</a></td><td>  <a id="3632c3" class="tk">DEKF_Phiq0</a> = 0.0F;</td></tr>
<tr name="3633" id="3633">
<td><a id="l3633" class='ln'>3633</a></td><td>  <a id="3633c3" class="tk">Phi_dOb</a> = 0.0F;</td></tr>
<tr name="3634" id="3634">
<td><a id="l3634" class='ln'>3634</a></td><td>  <a id="3634c3" class="tk">Phi_Rs</a> = 0.0F;</td></tr>
<tr name="3635" id="3635">
<td><a id="l3635" class='ln'>3635</a></td><td>  <a id="3635c3" class="tk">Phi_qOb</a> = 0.0F;</td></tr>
<tr name="3636" id="3636">
<td><a id="l3636" class='ln'>3636</a></td><td>  <a id="3636c3" class="tk">DEKF_Gamma</a> = 0.0F;</td></tr>
<tr name="3637" id="3637">
<td><a id="l3637" class='ln'>3637</a></td><td>  <a id="3637c3" class="tk">DEKF_Udelay</a> = 0.0F;</td></tr>
<tr name="3638" id="3638">
<td><a id="l3638" class='ln'>3638</a></td><td>  <a id="3638c3" class="tk">INITV_RS</a> = 0.0F;</td></tr>
<tr name="3639" id="3639">
<td><a id="l3639" class='ln'>3639</a></td><td>  <a id="3639c3" class="tk">INITV_NDD</a> = 0.0F;</td></tr>
<tr name="3640" id="3640">
<td><a id="l3640" class='ln'>3640</a></td><td>  <a id="3640c3" class="tk">INITV_NDQ</a> = 0.0F;</td></tr>
<tr name="3641" id="3641">
<td><a id="l3641" class='ln'>3641</a></td><td>  <a id="3641c3" class="tk">INITV_NQQ</a> = 0.0F;</td></tr>
<tr name="3642" id="3642">
<td><a id="l3642" class='ln'>3642</a></td><td>  <a id="3642c3" class="tk">Id_Filter</a> = 0.0F;</td></tr>
<tr name="3643" id="3643">
<td><a id="l3643" class='ln'>3643</a></td><td>  <a id="3643c3" class="tk">Iq_Filter</a> = 0.0F;</td></tr>
<tr name="3644" id="3644">
<td><a id="l3644" class='ln'>3644</a></td><td>  <a id="3644c3" class="tk">Tr_Phidm</a> = 0.0F;</td></tr>
<tr name="3645" id="3645">
<td><a id="l3645" class='ln'>3645</a></td><td>  <a id="3645c3" class="tk">Tr_Lqap</a> = 0.0F;</td></tr>
<tr name="3646" id="3646">
<td><a id="l3646" class='ln'>3646</a></td><td>  <a id="3646c3" class="tk">Tr_Lqinc</a> = 0.0F;</td></tr>
<tr name="3647" id="3647">
<td><a id="l3647" class='ln'>3647</a></td><td>  <a id="3647c3" class="tk">Tr_Ldap</a> = 0.0F;</td></tr>
<tr name="3648" id="3648">
<td><a id="l3648" class='ln'>3648</a></td><td>  <a id="3648c3" class="tk">Tr_Ldinc</a> = 0.0F;</td></tr>
<tr name="3649" id="3649">
<td><a id="l3649" class='ln'>3649</a></td><td>  <a id="3649c3" class="tk">V_OFFSET</a> = 0.0F;</td></tr>
<tr name="3650" id="3650">
<td><a id="l3650" class='ln'>3650</a></td><td>  <a id="3650c3" class="tk">Tr_Ldqinc</a> = 0.0F;</td></tr>
<tr name="3651" id="3651">
<td><a id="l3651" class='ln'>3651</a></td><td>  <a id="3651c3" class="tk">Tr_Tem</a> = 0.0F;</td></tr>
<tr name="3652" id="3652">
<td><a id="l3652" class='ln'>3652</a></td><td>  <a id="3652c3" class="tk">Tr_Ttotal</a> = 0.0F;</td></tr>
<tr name="3653" id="3653">
<td><a id="l3653" class='ln'>3653</a></td><td>  <a id="3653c3" class="tk">MRAS_Ld</a> = 0.0F;</td></tr>
<tr name="3654" id="3654">
<td><a id="l3654" class='ln'>3654</a></td><td>  <a id="3654c3" class="tk">MRAS_Lq</a> = 0.0F;</td></tr>
<tr name="3655" id="3655">
<td><a id="l3655" class='ln'>3655</a></td><td>  <a id="3655c3" class="tk">MRAS_KR</a> = 0.0F;</td></tr>
<tr name="3656" id="3656">
<td><a id="l3656" class='ln'>3656</a></td><td>  <a id="3656c3" class="tk">MRAS_KLd</a> = 0.0F;</td></tr>
<tr name="3657" id="3657">
<td><a id="l3657" class='ln'>3657</a></td><td>  <a id="3657c3" class="tk">MRAS_KLq</a> = 0.0F;</td></tr>
<tr name="3658" id="3658">
<td><a id="l3658" class='ln'>3658</a></td><td>  <a id="3658c3" class="tk">MRAS_Idh</a> = 0.0F;</td></tr>
<tr name="3659" id="3659">
<td><a id="l3659" class='ln'>3659</a></td><td>  <a id="3659c3" class="tk">MRAS_Iqh</a> = 0.0F;</td></tr>
<tr name="3660" id="3660">
<td><a id="l3660" class='ln'>3660</a></td><td>  <a id="3660c3" class="tk">PI_Multi</a> = 0.0F;</td></tr>
<tr name="3661" id="3661">
<td><a id="l3661" class='ln'>3661</a></td><td>  <a id="3661c3" class="tk">THERMAL_Ud</a> = 0.0F;</td></tr>
<tr name="3662" id="3662">
<td><a id="l3662" class='ln'>3662</a></td><td>  <a id="3662c3" class="tk">THERMAL_Uq</a> = 0.0F;</td></tr>
<tr name="3663" id="3663">
<td><a id="l3663" class='ln'>3663</a></td><td>  <a id="3663c3" class="tk">THERMAL_IdRef</a> = 0.0F;</td></tr>
<tr name="3664" id="3664">
<td><a id="l3664" class='ln'>3664</a></td><td>  <a id="3664c3" class="tk">THERMAL_IqRef</a> = 0.0F;</td></tr>
<tr name="3665" id="3665">
<td><a id="l3665" class='ln'>3665</a></td><td>  <a id="3665c3" class="tk">THERMAL_IdFbk</a> = 0.0F;</td></tr>
<tr name="3666" id="3666">
<td><a id="l3666" class='ln'>3666</a></td><td>  <a id="3666c3" class="tk">THERMAL_IqFbk</a> = 0.0F;</td></tr>
<tr name="3667" id="3667">
<td><a id="l3667" class='ln'>3667</a></td><td>  <a id="3667c3" class="tk">THERMAL_N</a> = 0.0F;</td></tr>
<tr name="3668" id="3668">
<td><a id="l3668" class='ln'>3668</a></td><td>  <a id="3668c3" class="tk">THERMAL_Pele</a> = 0.0F;</td></tr>
<tr name="3669" id="3669">
<td><a id="l3669" class='ln'>3669</a></td><td>  <a id="3669c3" class="tk">Udc_Filter</a> = 0.0F;</td></tr>
<tr name="3670" id="3670">
<td><a id="l3670" class='ln'>3670</a></td><td>  <a id="3670c3" class="tk">W_OFFSET</a> = 0.0F;</td></tr>
<tr name="3671" id="3671">
<td><a id="l3671" class='ln'>3671</a></td><td>  <a id="3671c3" class="tk">Udc_REF</a> = 0.0F;</td></tr>
<tr name="3672" id="3672">
<td><a id="l3672" class='ln'>3672</a></td><td>  <a id="3672c3" class="tk">Udc_FBK</a> = 0.0F;</td></tr>
<tr name="3673" id="3673">
<td><a id="l3673" class='ln'>3673</a></td><td>  <a id="3673c3" class="tk">Udc_Kp</a> = 0.0F;</td></tr>
<tr name="3674" id="3674">
<td><a id="l3674" class='ln'>3674</a></td><td>  <a id="3674c3" class="tk">Udc_Ki</a> = 0.0F;</td></tr>
<tr name="3675" id="3675">
<td><a id="l3675" class='ln'>3675</a></td><td>  <a id="3675c3" class="tk">Udc_Integral</a> = 0.0F;</td></tr>
<tr name="3676" id="3676">
<td><a id="l3676" class='ln'>3676</a></td><td>  <a id="3676c3" class="tk">Udc_Dem</a> = 0.0F;</td></tr>
<tr name="3677" id="3677">
<td><a id="l3677" class='ln'>3677</a></td><td>  <a id="3677c3" class="tk">Udc_Step</a> = 0.0F;</td></tr>
<tr name="3678" id="3678">
<td><a id="l3678" class='ln'>3678</a></td><td>  <a id="3678c3" class="tk">FbL_Ld</a> = 0.0F;</td></tr>
<tr name="3679" id="3679">
<td><a id="l3679" class='ln'>3679</a></td><td>  <a id="3679c3" class="tk">FbL_Lq</a> = 0.0F;</td></tr>
<tr name="3680" id="3680">
<td><a id="l3680" class='ln'>3680</a></td><td>  <a id="3680c3" class="tk">FbL_Phif</a> = 0.0F;</td></tr>
<tr name="3681" id="3681">
<td><a id="l3681" class='ln'>3681</a></td><td>  <a id="3681c3" class="tk">FbL_Rs</a> = 0.0F;</td></tr>
<tr name="3682" id="3682">
<td><a id="l3682" class='ln'>3682</a></td><td>  <a id="3682c3" class="tk">FbL_Cdc</a> = 0.0F;</td></tr>
<tr name="3683" id="3683">
<td><a id="l3683" class='ln'>3683</a></td><td>  <a id="3683c3" class="tk">FbL_z1</a> = 0.0F;</td></tr>
<tr name="3684" id="3684">
<td><a id="l3684" class='ln'>3684</a></td><td>  <a id="3684c3" class="tk">FbL_z2</a> = 0.0F;</td></tr>
<tr name="3685" id="3685">
<td><a id="l3685" class='ln'>3685</a></td><td>  <a id="3685c3" class="tk">FbL_z3</a> = 0.0F;</td></tr>
<tr name="3686" id="3686">
<td><a id="l3686" class='ln'>3686</a></td><td>  <a id="3686c3" class="tk">FbL_ud</a> = 0.0F;</td></tr>
<tr name="3687" id="3687">
<td><a id="l3687" class='ln'>3687</a></td><td>  <a id="3687c3" class="tk">FbL_uq</a> = 0.0F;</td></tr>
<tr name="3688" id="3688">
<td><a id="l3688" class='ln'>3688</a></td><td>  <a id="3688c3" class="tk">FbL_Rdc</a> = 0.0F;</td></tr>
<tr name="3689" id="3689">
<td><a id="l3689" class='ln'>3689</a></td><td>  <a id="3689c3" class="tk">Ud_in</a> = 0.0F;</td></tr>
<tr name="3690" id="3690">
<td><a id="l3690" class='ln'>3690</a></td><td>  <a id="3690c3" class="tk">Uq_in</a> = 0.0F;</td></tr>
<tr name="3691" id="3691">
<td><a id="l3691" class='ln'>3691</a></td><td>  <a id="3691c3" class="tk">FbL_k0</a> = 0.0F;</td></tr>
<tr name="3692" id="3692">
<td><a id="l3692" class='ln'>3692</a></td><td>  <a id="3692c3" class="tk">FbL_k1</a> = 0.0F;</td></tr>
<tr name="3693" id="3693">
<td><a id="l3693" class='ln'>3693</a></td><td>  <a id="3693c3" class="tk">FbL_k2</a> = 0.0F;</td></tr>
<tr name="3694" id="3694">
<td><a id="l3694" class='ln'>3694</a></td><td>  <a id="3694c3" class="tk">FbL_k4</a> = 0.0F;</td></tr>
<tr name="3695" id="3695">
<td><a id="l3695" class='ln'>3695</a></td><td>  <a id="3695c3" class="tk">FbL_k5</a> = 0.0F;</td></tr>
<tr name="3696" id="3696">
<td><a id="l3696" class='ln'>3696</a></td><td>  <a id="3696c3" class="tk">FbL_k3</a> = 0.0F;</td></tr>
<tr name="3697" id="3697">
<td><a id="l3697" class='ln'>3697</a></td><td>  <a id="3697c3" class="tk">FbL_z1ref</a> = 0.0F;</td></tr>
<tr name="3698" id="3698">
<td><a id="l3698" class='ln'>3698</a></td><td>  <a id="3698c3" class="tk">FbL_v1</a> = 0.0F;</td></tr>
<tr name="3699" id="3699">
<td><a id="l3699" class='ln'>3699</a></td><td>  <a id="3699c3" class="tk">FbL_v2</a> = 0.0F;</td></tr>
<tr name="3700" id="3700">
<td><a id="l3700" class='ln'>3700</a></td><td>  <a id="3700c3" class="tk">FbL_z1_Integral</a> = 0.0F;</td></tr>
<tr name="3701" id="3701">
<td><a id="l3701" class='ln'>3701</a></td><td>  <a id="3701c3" class="tk">FbL_z3_Integral</a> = 0.0F;</td></tr>
<tr name="3702" id="3702">
<td><a id="l3702" class='ln'>3702</a></td><td>  <a id="3702c3" class="tk">FbL_Udc_Integral</a> = 0.0F;</td></tr>
<tr name="3703" id="3703">
<td><a id="l3703" class='ln'>3703</a></td><td>  <a id="3703c3" class="tk">FbL_iqMuti</a> = 0.0F;</td></tr>
<tr name="3704" id="3704">
<td><a id="l3704" class='ln'>3704</a></td><td>  <a id="3704c3" class="tk">FbL_Phif6Amp</a> = 0.0F;</td></tr>
<tr name="3705" id="3705">
<td><a id="l3705" class='ln'>3705</a></td><td>  <a id="3705c3" class="tk">FbL_Phif6Pha</a> = 0.0F;</td></tr>
<tr name="3706" id="3706">
<td><a id="l3706" class='ln'>3706</a></td><td>  <a id="3706c3" class="tk">FbL_Phif6wave</a> = 0.0F;</td></tr>
<tr name="3707" id="3707">
<td><a id="l3707" class='ln'>3707</a></td><td>  <a id="3707c3" class="tk">smc_c</a> = 0.0F;</td></tr>
<tr name="3708" id="3708">
<td><a id="l3708" class='ln'>3708</a></td><td>  <a id="3708c3" class="tk">smc_r</a> = 0.0F;</td></tr>
<tr name="3709" id="3709">
<td><a id="l3709" class='ln'>3709</a></td><td>  <a id="3709c3" class="tk">smc_b1</a> = 0.0F;</td></tr>
<tr name="3710" id="3710">
<td><a id="l3710" class='ln'>3710</a></td><td>  <a id="3710c3" class="tk">smc_b2</a> = 0.0F;</td></tr>
<tr name="3711" id="3711">
<td><a id="l3711" class='ln'>3711</a></td><td>  <a id="3711c3" class="tk">V_Current</a> = 0.0F;</td></tr>
<tr name="3712" id="3712">
<td><a id="l3712" class='ln'>3712</a></td><td>  <a id="3712c3" class="tk">smc_uqset</a> = 0.0F;</td></tr>
<tr name="3713" id="3713">
<td><a id="l3713" class='ln'>3713</a></td><td>  <a id="3713c3" class="tk">smc_x1_integral</a> = 0.0F;</td></tr>
<tr name="3714" id="3714">
<td><a id="l3714" class='ln'>3714</a></td><td>  <a id="3714c3" class="tk">smc_e1_integral</a> = 0.0F;</td></tr>
<tr name="3715" id="3715">
<td><a id="l3715" class='ln'>3715</a></td><td>  <a id="3715c3" class="tk">smc_z1_integral</a> = 0.0F;</td></tr>
<tr name="3716" id="3716">
<td><a id="l3716" class='ln'>3716</a></td><td>  <a id="3716c3" class="tk">smc_en</a> = 0.0F;</td></tr>
<tr name="3717" id="3717">
<td><a id="l3717" class='ln'>3717</a></td><td>  <a id="3717c3" class="tk">smc_f</a> = 0.0F;</td></tr>
<tr name="3718" id="3718">
<td><a id="l3718" class='ln'>3718</a></td><td>  <a id="3718c3" class="tk">FbL_smc_integral</a> = 0.0F;</td></tr>
<tr name="3719" id="3719">
<td><a id="l3719" class='ln'>3719</a></td><td>  <a id="3719c3" class="tk">FbL_smc_r1</a> = 0.0F;</td></tr>
<tr name="3720" id="3720">
<td><a id="l3720" class='ln'>3720</a></td><td>  <a id="3720c3" class="tk">FbL_smc_r2</a> = 0.0F;</td></tr>
<tr name="3721" id="3721">
<td><a id="l3721" class='ln'>3721</a></td><td>  <a id="3721c3" class="tk">W_Current</a> = 0.0F;</td></tr>
<tr name="3722" id="3722">
<td><a id="l3722" class='ln'>3722</a></td><td>  <a id="3722c3" class="tk">U_Current</a> = 0.0F;</td></tr>
<tr name="3723" id="3723">
<td><a id="l3723" class='ln'>3723</a></td><td>  <a id="3723c3" class="tk">Id_FBK</a> = 0.0F;</td></tr>
<tr name="3724" id="3724">
<td><a id="l3724" class='ln'>3724</a></td><td>  <a id="3724c3" class="tk">Iq_FBK</a> = 0.0F;</td></tr>
<tr name="3725" id="3725">
<td><a id="l3725" class='ln'>3725</a></td><td>  <a id="3725c3" class="tk">Id_REF</a> = 0.0F;</td></tr>
<tr name="3726" id="3726">
<td><a id="l3726" class='ln'>3726</a></td><td>  <a id="3726c3" class="tk">Iq_REF</a> = 0.0F;</td></tr>
<tr name="3727" id="3727">
<td><a id="l3727" class='ln'>3727</a></td><td>  <a id="3727c3" class="tk">Id_Kp</a> = 0.0F;</td></tr>
<tr name="3728" id="3728">
<td><a id="l3728" class='ln'>3728</a></td><td>  <a id="3728c3" class="tk">Iq_Kp</a> = 0.0F;</td></tr>
<tr name="3729" id="3729">
<td><a id="l3729" class='ln'>3729</a></td><td>  <a id="3729c3" class="tk">Id_Ki</a> = 0.0F;</td></tr>
<tr name="3730" id="3730">
<td><a id="l3730" class='ln'>3730</a></td><td>  <a id="3730c3" class="tk">Iq_Ki</a> = 0.0F;</td></tr>
<tr name="3731" id="3731">
<td><a id="l3731" class='ln'>3731</a></td><td>  <a id="3731c3" class="tk">ResloverAng</a> = 0.0F;</td></tr>
<tr name="3732" id="3732">
<td><a id="l3732" class='ln'>3732</a></td><td>  <a id="3732c3" class="tk">N_FBK</a> = 0.0F;</td></tr>
<tr name="3733" id="3733">
<td><a id="l3733" class='ln'>3733</a></td><td>  <a id="3733c3" class="tk">N_REF</a> = 0.0F;</td></tr>
<tr name="3734" id="3734">
<td><a id="l3734" class='ln'>3734</a></td><td>  <a id="3734c3" class="tk">N_Filter</a> = 0.0F;</td></tr>
<tr name="3735" id="3735">
<td><a id="l3735" class='ln'>3735</a></td><td>  <a id="3735c3" class="tk">N_Kp</a> = 0.0F;</td></tr>
<tr name="3736" id="3736">
<td><a id="l3736" class='ln'>3736</a></td><td>  <a id="3736c3" class="tk">N_Ki</a> = 0.0F;</td></tr>
<tr name="3737" id="3737">
<td><a id="l3737" class='ln'>3737</a></td><td>  <a id="3737c3" class="tk">ControlAng</a> = 0.0F;</td></tr>
<tr name="3738" id="3738">
<td><a id="l3738" class='ln'>3738</a></td><td>  <a id="3738c3" class="tk">N_Integral</a> = 0.0F;</td></tr>
<tr name="3739" id="3739">
<td><a id="l3739" class='ln'>3739</a></td><td>  <a id="3739c3" class="tk">Id_Integral</a> = 0.0F;</td></tr>
<tr name="3740" id="3740">
<td><a id="l3740" class='ln'>3740</a></td><td>  <a id="3740c3" class="tk">Iq_Integral</a> = 0.0F;</td></tr>
<tr name="3741" id="3741">
<td><a id="l3741" class='ln'>3741</a></td><td>  <a id="3741c3" class="tk">TempA</a> = 0.0F;</td></tr>
<tr name="3742" id="3742">
<td><a id="l3742" class='ln'>3742</a></td><td>  <a id="3742c3" class="tk">TempB</a> = 0.0F;</td></tr>
<tr name="3743" id="3743">
<td><a id="l3743" class='ln'>3743</a></td><td>  <a id="3743c3" class="tk">TempC</a> = 0.0F;</td></tr>
<tr name="3744" id="3744">
<td><a id="l3744" class='ln'>3744</a></td><td>  <a id="3744c3" class="tk">UDC</a> = 0.0F;</td></tr>
<tr name="3745" id="3745">
<td><a id="l3745" class='ln'>3745</a></td><td>  <a id="3745c3" class="tk">UDCPROTECT</a> = 0.0F;</td></tr>
<tr name="3746" id="3746">
<td><a id="l3746" class='ln'>3746</a></td><td>  <a id="3746c3" class="tk">VF_Ud</a> = 0.0F;</td></tr>
<tr name="3747" id="3747">
<td><a id="l3747" class='ln'>3747</a></td><td>  <a id="3747c3" class="tk">VF_Uq</a> = 0.0F;</td></tr>
<tr name="3748" id="3748">
<td><a id="l3748" class='ln'>3748</a></td><td>  <a id="3748c3" class="tk">VF_F</a> = 0.0F;</td></tr>
<tr name="3749" id="3749">
<td><a id="l3749" class='ln'>3749</a></td><td>  <a id="3749c3" class="tk">VF_F_Step</a> = 0.0F;</td></tr>
<tr name="3750" id="3750">
<td><a id="l3750" class='ln'>3750</a></td><td>  <a id="3750c3" class="tk">IF_F</a> = 0.0F;</td></tr>
<tr name="3751" id="3751">
<td><a id="l3751" class='ln'>3751</a></td><td>  <a id="3751c3" class="tk">IF_F_Step</a> = 0.0F;</td></tr>
<tr name="3752" id="3752">
<td><a id="l3752" class='ln'>3752</a></td><td>  <a id="3752c3" class="tk">UDOUT</a> = 0.0F;</td></tr>
<tr name="3753" id="3753">
<td><a id="l3753" class='ln'>3753</a></td><td>  <a id="3753c3" class="tk">UQOUT</a> = 0.0F;</td></tr>
<tr name="3754" id="3754">
<td><a id="l3754" class='ln'>3754</a></td><td>  <a id="3754c3" class="tk">USOUT</a> = 0.0F;</td></tr>
<tr name="3755" id="3755">
<td><a id="l3755" class='ln'>3755</a></td><td>  <a id="3755c3" class="tk">U_OFFSET</a> = 0.0F;</td></tr>
<tr name="3756" id="3756">
<td><a id="l3756" class='ln'>3756</a></td><td>  <a id="3756c3" class="tk">N_Dem</a> = 0.0F;</td></tr>
<tr name="3757" id="3757">
<td><a id="l3757" class='ln'>3757</a></td><td>  <a id="3757c3" class="tk">N_Step</a> = 0.0F;</td></tr>
<tr name="3758" id="3758">
<td><a id="l3758" class='ln'>3758</a></td><td>  <a id="3758c3" class="tk">ArrayId_FBK</a> = 0.0F;</td></tr>
<tr name="3759" id="3759">
<td><a id="l3759" class='ln'>3759</a></td><td>  <a id="3759c3" class="tk">ArrayIq_FBK</a> = 0.0F;</td></tr>
<tr name="3760" id="3760">
<td><a id="l3760" class='ln'>3760</a></td><td>  <a id="3760c3" class="tk">ArrayTheta</a> = 0.0F;</td></tr>
<tr name="3761" id="3761">
<td><a id="l3761" class='ln'>3761</a></td><td>  <a id="3761c3" class="tk">BufferOutId_FBK</a> = 0.0F;</td></tr>
<tr name="3762" id="3762">
<td><a id="l3762" class='ln'>3762</a></td><td>  <a id="3762c3" class="tk">BufferOutIq_FBK</a> = 0.0F;</td></tr>
<tr name="3763" id="3763">
<td><a id="l3763" class='ln'>3763</a></td><td>  <a id="3763c3" class="tk">BufferOutTheta</a> = 0.0F;</td></tr>
<tr name="3764" id="3764">
<td><a id="l3764" class='ln'>3764</a></td><td>  <a id="3764c3" class="tk">UDOUT_Comp</a> = 0.0F;</td></tr>
<tr name="3765" id="3765">
<td><a id="l3765" class='ln'>3765</a></td><td>  <a id="3765c3" class="tk">UQOUT_Comp</a> = 0.0F;</td></tr>
<tr name="3766" id="3766">
<td><a id="l3766" class='ln'>3766</a></td><td>  <a id="3766c3" class="tk">USOUT_Comp</a> = 0.0F;</td></tr>
<tr name="3767" id="3767">
<td><a id="l3767" class='ln'>3767</a></td><td>  <a id="3767c3" class="tk">K</a> = 0.0F;</td></tr>
<tr name="3768" id="3768">
<td><a id="l3768" class='ln'>3768</a></td><td>  <a id="3768c3" class="tk">Udelta</a> = 0.0F;</td></tr>
<tr name="3769" id="3769">
<td><a id="l3769" class='ln'>3769</a></td><td>  <a id="3769c3" class="tk">ArrayId_REF</a> = 0.0F;</td></tr>
<tr name="3770" id="3770">
<td><a id="l3770" class='ln'>3770</a></td><td>  <a id="3770c3" class="tk">ArrayIq_REF</a> = 0.0F;</td></tr>
<tr name="3771" id="3771">
<td><a id="l3771" class='ln'>3771</a></td><td>  <a id="3771c3" class="tk">BufferOutId_REF</a> = 0.0F;</td></tr>
<tr name="3772" id="3772">
<td><a id="l3772" class='ln'>3772</a></td><td>  <a id="3772c3" class="tk">BufferOutIq_REF</a> = 0.0F;</td></tr>
<tr name="3773" id="3773">
<td><a id="l3773" class='ln'>3773</a></td><td>  <a id="3773c3" class="tk">ArrayUdComP</a> = 0.0F;</td></tr>
<tr name="3774" id="3774">
<td><a id="l3774" class='ln'>3774</a></td><td>  <a id="3774c3" class="tk">ArrayUqComP</a> = 0.0F;</td></tr>
<tr name="3775" id="3775">
<td><a id="l3775" class='ln'>3775</a></td><td>  <a id="3775c3" class="tk">BufferOutUdComP</a> = 0.0F;</td></tr>
<tr name="3776" id="3776">
<td><a id="l3776" class='ln'>3776</a></td><td>  <a id="3776c3" class="tk">BufferOutUqComP</a> = 0.0F;</td></tr>
<tr name="3777" id="3777">
<td><a id="l3777" class='ln'>3777</a></td><td>  <a id="3777c3" class="tk">UdComP_Filter</a> = 0.0F;</td></tr>
<tr name="3778" id="3778">
<td><a id="l3778" class='ln'>3778</a></td><td>  <a id="3778c3" class="tk">UqComP_Filter</a> = 0.0F;</td></tr>
<tr name="3779" id="3779">
<td><a id="l3779" class='ln'>3779</a></td><td>  <a id="3779c3" class="tk">UsComP_Filter</a> = 0.0F;</td></tr>
<tr name="3780" id="3780">
<td><a id="l3780" class='ln'>3780</a></td><td>  <a id="3780c3" class="tk">N_400Hz</a> = 0.0F;</td></tr>
<tr name="3781" id="3781">
<td><a id="l3781" class='ln'>3781</a></td><td>  <a id="3781c3" class="tk">DEKF_Idh</a> = 0.0F;</td></tr>
<tr name="3782" id="3782">
<td><a id="l3782" class='ln'>3782</a></td><td>  <a id="3782c3" class="tk">DEKF_Id0</a> = 0.0F;</td></tr>
<tr name="3783" id="3783">
<td><a id="l3783" class='ln'>3783</a></td><td>  <a id="3783c3" class="tk">DEKF_Iqh</a> = 0.0F;</td></tr>
<tr name="3784" id="3784">
<td><a id="l3784" class='ln'>3784</a></td><td>  <a id="3784c3" class="tk">DEKF_Iq0</a> = 0.0F;</td></tr>
<tr name="3785" id="3785">
<td><a id="l3785" class='ln'>3785</a></td><td>  <a id="3785c3" class="tk">DEKF_Udh</a> = 0.0F;</td></tr>
<tr name="3786" id="3786">
<td><a id="l3786" class='ln'>3786</a></td><td>  <a id="3786c3" class="tk">DEKF_Ud0</a> = 0.0F;</td></tr>
<tr name="3787" id="3787">
<td><a id="l3787" class='ln'>3787</a></td><td>  <a id="3787c3" class="tk">DEKF_Uqh</a> = 0.0F;</td></tr>
<tr name="3788" id="3788">
<td><a id="l3788" class='ln'>3788</a></td><td>  <a id="3788c3" class="tk">DEKF_Uq0</a> = 0.0F;</td></tr>
<tr name="3789" id="3789">
<td><a id="l3789" class='ln'>3789</a></td><td>  <a id="3789c3" class="tk">DEKF_Phid0</a> = 0.0F;</td></tr>
<tr name="3790" id="3790">
<td><a id="l3790" class='ln'>3790</a></td><td>  <a id="3790c3" class="tk">N_NOFILTER</a> = 0.0F;</td></tr>
<tr name="3791" id="3791">
<td><a id="l3791" class='ln'>3791</a></td><td>  <a id="3791c3" class="tk">STOP</a> = 0U;</td></tr>
<tr name="3792" id="3792">
<td><a id="l3792" class='ln'>3792</a></td><td>  <a id="3792c3" class="tk">ResloverA0</a> = 0U;</td></tr>
<tr name="3793" id="3793">
<td><a id="l3793" class='ln'>3793</a></td><td>  <a id="3793c3" class="tk">DEKF_FLAG</a> = 0U;</td></tr>
<tr name="3794" id="3794">
<td><a id="l3794" class='ln'>3794</a></td><td>  <a id="3794c3" class="tk">ResloverA1</a> = 0U;</td></tr>
<tr name="3795" id="3795">
<td><a id="l3795" class='ln'>3795</a></td><td>  <a id="3795c3" class="tk">ResloverSAMPLE</a> = 0U;</td></tr>
<tr name="3796" id="3796">
<td><a id="l3796" class='ln'>3796</a></td><td>  <a id="3796c3" class="tk">DEKF_Clear</a> = 0U;</td></tr>
<tr name="3797" id="3797">
<td><a id="l3797" class='ln'>3797</a></td><td>  <a id="3797c3" class="tk">IGBT_Fault</a> = 0U;</td></tr>
<tr name="3798" id="3798">
<td><a id="l3798" class='ln'>3798</a></td><td>  <a id="3798c3" class="tk">REVERSE_FLAG</a> = 0U;</td></tr>
<tr name="3799" id="3799">
<td><a id="l3799" class='ln'>3799</a></td><td>  <a id="3799c3" class="tk">ResloverRESET</a> = 0U;</td></tr>
<tr name="3800" id="3800">
<td><a id="l3800" class='ln'>3800</a></td><td>  <a id="3800c3" class="tk">ResloverFRQ</a> = 0U;</td></tr>
<tr name="3801" id="3801">
<td><a id="l3801" class='ln'>3801</a></td><td>  <a id="3801c3" class="tk">InitMode</a> = 0U;</td></tr>
<tr name="3802" id="3802">
<td><a id="l3802" class='ln'>3802</a></td><td>  <a id="3802c3" class="tk">ResloverRES</a> = 0U;</td></tr>
<tr name="3803" id="3803">
<td><a id="l3803" class='ln'>3803</a></td><td>  <a id="3803c3" class="tk">ChartFlag</a> = 0U;</td></tr>
<tr name="3804" id="3804">
<td><a id="l3804" class='ln'>3804</a></td><td>  <a id="3804c3" class="tk">U_AD</a> = 0U;</td></tr>
<tr name="3805" id="3805">
<td><a id="l3805" class='ln'>3805</a></td><td>  <a id="3805c3" class="tk">ResloverMid</a> = 0U;</td></tr>
<tr name="3806" id="3806">
<td><a id="l3806" class='ln'>3806</a></td><td>  <a id="3806c3" class="tk">ResloverFaultRead</a> = 0U;</td></tr>
<tr name="3807" id="3807">
<td><a id="l3807" class='ln'>3807</a></td><td>  <a id="3807c3" class="tk">PROTECT</a> = 0U;</td></tr>
<tr name="3808" id="3808">
<td><a id="l3808" class='ln'>3808</a></td><td>  <a id="3808c3" class="tk">V_AD</a> = 0U;</td></tr>
<tr name="3809" id="3809">
<td><a id="l3809" class='ln'>3809</a></td><td>  <a id="3809c3" class="tk">ControlMode</a> = 0U;</td></tr>
<tr name="3810" id="3810">
<td><a id="l3810" class='ln'>3810</a></td><td>  <a id="3810c3" class="tk">FLAG_MTPA</a> = 0U;</td></tr>
<tr name="3811" id="3811">
<td><a id="l3811" class='ln'>3811</a></td><td>  <a id="3811c3" class="tk">W_AD</a> = 0U;</td></tr>
<tr name="3812" id="3812">
<td><a id="l3812" class='ln'>3812</a></td><td>  <a id="3812c3" class="tk">COMPARE_A</a> = 0U;</td></tr>
<tr name="3813" id="3813">
<td><a id="l3813" class='ln'>3813</a></td><td>  <a id="3813c3" class="tk">COMPARE_B</a> = 0U;</td></tr>
<tr name="3814" id="3814">
<td><a id="l3814" class='ln'>3814</a></td><td>  <a id="3814c3" class="tk">COMPARE_C</a> = 0U;</td></tr>
<tr name="3815" id="3815">
<td><a id="l3815" class='ln'>3815</a></td><td>  <a id="3815c3" class="tk">SPIC_Tx</a> = 0U;</td></tr>
<tr name="3816" id="3816">
<td><a id="l3816" class='ln'>3816</a></td><td>  <a id="3816c3" class="tk">SPIC_Rx</a> = 0U;</td></tr>
<tr name="3817" id="3817">
<td><a id="l3817" class='ln'>3817</a></td><td>  <a id="3817c3" class="tk">BufferFlag</a> = 0U;</td></tr>
<tr name="3818" id="3818">
<td><a id="l3818" class='ln'>3818</a></td><td>  <a id="3818c3" class="tk">FLAG_5742</a> = 0U;</td></tr>
<tr name="3819" id="3819">
<td><a id="l3819" class='ln'>3819</a></td><td>  <a id="3819c3" class="tk">ResloverWR</a> = 0U;</td></tr>
<tr name="3820" id="3820">
<td><a id="l3820" class='ln'>3820</a></td><td></td></tr>
<tr name="3821" id="3821">
<td><a id="l3821" class='ln'>3821</a></td><td>  <span class="ct">/* Start for S-Function (c2802xadc): '<a class="ct blk" blk_line="3821">&lt;S6&gt;/ADC_TempA</a>' */</span></td></tr>
<tr name="3822" id="3822">
<td><a id="l3822" class='ln'>3822</a></td><td>  <span class="kw">if</span> (<a id="3822c7" class="tk">MW_adcAInitFlag</a> <a id="3822c23" class="tk">==</a> 0) <span class="br">{</span></td></tr>
<tr name="3823" id="3823">
<td><a id="l3823" class='ln'>3823</a></td><td>    <a id="3823c5" class="tk">InitAdcA</a>();</td></tr>
<tr name="3824" id="3824">
<td><a id="l3824" class='ln'>3824</a></td><td>    <a id="3824c5" class="tk">MW_adcAInitFlag</a> = 1;</td></tr>
<tr name="3825" id="3825">
<td><a id="l3825" class='ln'>3825</a></td><td>  <span class="br">}</span></td></tr>
<tr name="3826" id="3826">
<td><a id="l3826" class='ln'>3826</a></td><td></td></tr>
<tr name="3827" id="3827">
<td><a id="l3827" class='ln'>3827</a></td><td>  <a id="3827c3" class="tk">config_ADCA_SOC3</a> ();</td></tr>
<tr name="3828" id="3828">
<td><a id="l3828" class='ln'>3828</a></td><td></td></tr>
<tr name="3829" id="3829">
<td><a id="l3829" class='ln'>3829</a></td><td>  <span class="ct">/* Start for S-Function (c2802xadc): '<a class="ct blk" blk_line="3829">&lt;S6&gt;/ADC_TempB</a>' */</span></td></tr>
<tr name="3830" id="3830">
<td><a id="l3830" class='ln'>3830</a></td><td>  <span class="kw">if</span> (<a id="3830c7" class="tk">MW_adcAInitFlag</a> <a id="3830c23" class="tk">==</a> 0) <span class="br">{</span></td></tr>
<tr name="3831" id="3831">
<td><a id="l3831" class='ln'>3831</a></td><td>    <a id="3831c5" class="tk">InitAdcA</a>();</td></tr>
<tr name="3832" id="3832">
<td><a id="l3832" class='ln'>3832</a></td><td>    <a id="3832c5" class="tk">MW_adcAInitFlag</a> = 1;</td></tr>
<tr name="3833" id="3833">
<td><a id="l3833" class='ln'>3833</a></td><td>  <span class="br">}</span></td></tr>
<tr name="3834" id="3834">
<td><a id="l3834" class='ln'>3834</a></td><td></td></tr>
<tr name="3835" id="3835">
<td><a id="l3835" class='ln'>3835</a></td><td>  <a id="3835c3" class="tk">config_ADCA_SOC4</a> ();</td></tr>
<tr name="3836" id="3836">
<td><a id="l3836" class='ln'>3836</a></td><td></td></tr>
<tr name="3837" id="3837">
<td><a id="l3837" class='ln'>3837</a></td><td>  <span class="ct">/* Start for S-Function (c2802xadc): '<a class="ct blk" blk_line="3837">&lt;S6&gt;/ADC_TempC</a>' */</span></td></tr>
<tr name="3838" id="3838">
<td><a id="l3838" class='ln'>3838</a></td><td>  <span class="kw">if</span> (<a id="3838c7" class="tk">MW_adcAInitFlag</a> <a id="3838c23" class="tk">==</a> 0) <span class="br">{</span></td></tr>
<tr name="3839" id="3839">
<td><a id="l3839" class='ln'>3839</a></td><td>    <a id="3839c5" class="tk">InitAdcA</a>();</td></tr>
<tr name="3840" id="3840">
<td><a id="l3840" class='ln'>3840</a></td><td>    <a id="3840c5" class="tk">MW_adcAInitFlag</a> = 1;</td></tr>
<tr name="3841" id="3841">
<td><a id="l3841" class='ln'>3841</a></td><td>  <span class="br">}</span></td></tr>
<tr name="3842" id="3842">
<td><a id="l3842" class='ln'>3842</a></td><td></td></tr>
<tr name="3843" id="3843">
<td><a id="l3843" class='ln'>3843</a></td><td>  <a id="3843c3" class="tk">config_ADCA_SOC5</a> ();</td></tr>
<tr name="3844" id="3844">
<td><a id="l3844" class='ln'>3844</a></td><td></td></tr>
<tr name="3845" id="3845">
<td><a id="l3845" class='ln'>3845</a></td><td>  <span class="ct">/* Start for S-Function (idletask): '<a class="ct blk" blk_line="3845">&lt;Root&gt;/Idle Task</a>' incorporates:</span></td></tr>
<tr name="3846" id="3846">
<td><a id="l3846" class='ln'>3846</a></td><td><span class="ct">   *  SubSystem: '<a class="ct blk" blk_line="3846">&lt;Root&gt;/BackgroundTask</a>'</span></td></tr>
<tr name="3847" id="3847">
<td><a id="l3847" class='ln'>3847</a></td><td><span class="ct">   */</span></td></tr>
<tr name="3848" id="3848">
<td><a id="l3848" class='ln'>3848</a></td><td>  <a id="3848c3" class="tk">TEST_IPM_2_BackgroundTask_Start</a>();</td></tr>
<tr name="3849" id="3849">
<td><a id="l3849" class='ln'>3849</a></td><td></td></tr>
<tr name="3850" id="3850">
<td><a id="l3850" class='ln'>3850</a></td><td>  <span class="ct">/* End of Start for S-Function (idletask): '<a class="ct blk" blk_line="3850">&lt;Root&gt;/Idle Task</a>' */</span></td></tr>
<tr name="3851" id="3851">
<td><a id="l3851" class='ln'>3851</a></td><td></td></tr>
<tr name="3852" id="3852">
<td><a id="l3852" class='ln'>3852</a></td><td>  <span class="ct">/* Start for S-Function (c28xisr_c2000): '<a class="ct blk" blk_line="3852">&lt;Root&gt;/C28x Hardware Interrupt</a>' incorporates:</span></td></tr>
<tr name="3853" id="3853">
<td><a id="l3853" class='ln'>3853</a></td><td><span class="ct">   *  SubSystem: '<a class="ct blk" blk_line="3853">&lt;Root&gt;/INT</a>'</span></td></tr>
<tr name="3854" id="3854">
<td><a id="l3854" class='ln'>3854</a></td><td><span class="ct">   */</span></td></tr>
<tr name="3855" id="3855">
<td><a id="l3855" class='ln'>3855</a></td><td></td></tr>
<tr name="3856" id="3856">
<td><a id="l3856" class='ln'>3856</a></td><td>  <span class="ct">/* Start for function-call system: '<a class="ct blk" blk_line="3856">&lt;Root&gt;/INT</a>' */</span></td></tr>
<tr name="3857" id="3857">
<td><a id="l3857" class='ln'>3857</a></td><td>  <span class="br">{</span></td></tr>
<tr name="3858" id="3858">
<td><a id="l3858" class='ln'>3858</a></td><td>    <a id="3858c5" class="tk">codertarget_tic2000_blocks_SP_T</a> <a id="3858c37" class="tk">*</a><a id="3858c38" class="tk">obj</a>;</td></tr>
<tr name="3859" id="3859">
<td><a id="l3859" class='ln'>3859</a></td><td>    <a id="3859c5" class="tk">uint32_T</a> <a id="3859c14" class="tk">SSPinNameLoc</a>;</td></tr>
<tr name="3860" id="3860">
<td><a id="l3860" class='ln'>3860</a></td><td>    <a id="3860c5" class="tk">uint32_T</a> <a id="3860c14" class="tk">SPIPinsLoc</a>;</td></tr>
<tr name="3861" id="3861">
<td><a id="l3861" class='ln'>3861</a></td><td></td></tr>
<tr name="3862" id="3862">
<td><a id="l3862" class='ln'>3862</a></td><td>    <span class="ct">/* Start for Chart: '<a class="ct blk" blk_line="3862">&lt;S3&gt;/Chart</a>' incorporates:</span></td></tr>
<tr name="3863" id="3863">
<td><a id="l3863" class='ln'>3863</a></td><td><span class="ct">     *  SubSystem: '<a class="ct blk" blk_line="3863">&lt;S3&gt;/GPIO UP</a>'</span></td></tr>
<tr name="3864" id="3864">
<td><a id="l3864" class='ln'>3864</a></td><td><span class="ct">     */</span></td></tr>
<tr name="3865" id="3865">
<td><a id="l3865" class='ln'>3865</a></td><td>    <span class="ct">/* Start for S-Function (c280xgpio_di): '<a class="ct blk" blk_line="3865">&lt;S26&gt;/Digital Input</a>' */</span></td></tr>
<tr name="3866" id="3866">
<td><a id="l3866" class='ln'>3866</a></td><td>    <a id="3866c5" class="tk">EALLOW</a>;</td></tr>
<tr name="3867" id="3867">
<td><a id="l3867" class='ln'>3867</a></td><td>    <a id="3867c5" class="tk">GpioCtrlRegs</a>.<a id="3867c18" class="tk">GPBMUX1</a>.<a id="3867c26" class="tk">all</a> <a id="3867c30" class="tk">&amp;=</a> 0xF0FFFF;</td></tr>
<tr name="3868" id="3868">
<td><a id="l3868" class='ln'>3868</a></td><td>    <a id="3868c5" class="tk">GpioCtrlRegs</a>.<a id="3868c18" class="tk">GPBDIR</a>.<a id="3868c25" class="tk">all</a> <a id="3868c29" class="tk">&amp;=</a> 0xFFFF0CFF;</td></tr>
<tr name="3869" id="3869">
<td><a id="l3869" class='ln'>3869</a></td><td>    <a id="3869c5" class="tk">EDIS</a>;</td></tr>
<tr name="3870" id="3870">
<td><a id="l3870" class='ln'>3870</a></td><td></td></tr>
<tr name="3871" id="3871">
<td><a id="l3871" class='ln'>3871</a></td><td>    <span class="ct">/* Start for S-Function (c280xgpio_do): '<a class="ct blk" blk_line="3871">&lt;S26&gt;/Digital Output</a>' incorporates:</span></td></tr>
<tr name="3872" id="3872">
<td><a id="l3872" class='ln'>3872</a></td><td><span class="ct">     *  Constant: '<a class="ct blk" blk_line="3872">&lt;S26&gt;/Constant</a>'</span></td></tr>
<tr name="3873" id="3873">
<td><a id="l3873" class='ln'>3873</a></td><td><span class="ct">     */</span></td></tr>
<tr name="3874" id="3874">
<td><a id="l3874" class='ln'>3874</a></td><td>    <a id="3874c5" class="tk">EALLOW</a>;</td></tr>
<tr name="3875" id="3875">
<td><a id="l3875" class='ln'>3875</a></td><td>    <a id="3875c5" class="tk">GpioCtrlRegs</a>.<a id="3875c18" class="tk">GPDMUX2</a>.<a id="3875c26" class="tk">all</a> <a id="3875c30" class="tk">&amp;=</a> 0xFFFFFFF3;</td></tr>
<tr name="3876" id="3876">
<td><a id="l3876" class='ln'>3876</a></td><td>    <a id="3876c5" class="tk">GpioCtrlRegs</a>.<a id="3876c18" class="tk">GPDDIR</a>.<a id="3876c25" class="tk">all</a> <a id="3876c29" class="tk">|=</a> 0x20000;</td></tr>
<tr name="3877" id="3877">
<td><a id="l3877" class='ln'>3877</a></td><td>    <a id="3877c5" class="tk">EDIS</a>;</td></tr>
<tr name="3878" id="3878">
<td><a id="l3878" class='ln'>3878</a></td><td></td></tr>
<tr name="3879" id="3879">
<td><a id="l3879" class='ln'>3879</a></td><td>    <span class="ct">/* Start for Chart: '<a class="ct blk" blk_line="3879">&lt;S3&gt;/Chart</a>' incorporates:</span></td></tr>
<tr name="3880" id="3880">
<td><a id="l3880" class='ln'>3880</a></td><td><span class="ct">     *  SubSystem: '<a class="ct blk" blk_line="3880">&lt;S3&gt;/Current Sampling</a>'</span></td></tr>
<tr name="3881" id="3881">
<td><a id="l3881" class='ln'>3881</a></td><td><span class="ct">     */</span></td></tr>
<tr name="3882" id="3882">
<td><a id="l3882" class='ln'>3882</a></td><td>    <span class="ct">/* Start for S-Function (c280xgpio_do): '<a class="ct blk" blk_line="3882">&lt;S22&gt;/Digital Output1</a>' incorporates:</span></td></tr>
<tr name="3883" id="3883">
<td><a id="l3883" class='ln'>3883</a></td><td><span class="ct">     *  Constant: '<a class="ct blk" blk_line="3883">&lt;S22&gt;/ResloverSAMPLE</a>'</span></td></tr>
<tr name="3884" id="3884">
<td><a id="l3884" class='ln'>3884</a></td><td><span class="ct">     */</span></td></tr>
<tr name="3885" id="3885">
<td><a id="l3885" class='ln'>3885</a></td><td>    <a id="3885c5" class="tk">EALLOW</a>;</td></tr>
<tr name="3886" id="3886">
<td><a id="l3886" class='ln'>3886</a></td><td>    <a id="3886c5" class="tk">GpioCtrlRegs</a>.<a id="3886c18" class="tk">GPBMUX2</a>.<a id="3886c26" class="tk">all</a> <a id="3886c30" class="tk">&amp;=</a> 0xFFFFCFFF;</td></tr>
<tr name="3887" id="3887">
<td><a id="l3887" class='ln'>3887</a></td><td>    <a id="3887c5" class="tk">GpioCtrlRegs</a>.<a id="3887c18" class="tk">GPBDIR</a>.<a id="3887c25" class="tk">all</a> <a id="3887c29" class="tk">|=</a> 0x400000;</td></tr>
<tr name="3888" id="3888">
<td><a id="l3888" class='ln'>3888</a></td><td>    <a id="3888c5" class="tk">EDIS</a>;</td></tr>
<tr name="3889" id="3889">
<td><a id="l3889" class='ln'>3889</a></td><td></td></tr>
<tr name="3890" id="3890">
<td><a id="l3890" class='ln'>3890</a></td><td>    <span class="ct">/* Start for S-Function (c2802xadc): '<a class="ct blk" blk_line="3890">&lt;S22&gt;/ADC_Wind1_U</a>' */</span></td></tr>
<tr name="3891" id="3891">
<td><a id="l3891" class='ln'>3891</a></td><td>    <span class="kw">if</span> (<a id="3891c9" class="tk">MW_adcBInitFlag</a> <a id="3891c25" class="tk">==</a> 0) <span class="br">{</span></td></tr>
<tr name="3892" id="3892">
<td><a id="l3892" class='ln'>3892</a></td><td>      <a id="3892c7" class="tk">InitAdcB</a>();</td></tr>
<tr name="3893" id="3893">
<td><a id="l3893" class='ln'>3893</a></td><td>      <a id="3893c7" class="tk">MW_adcBInitFlag</a> = 1;</td></tr>
<tr name="3894" id="3894">
<td><a id="l3894" class='ln'>3894</a></td><td>    <span class="br">}</span></td></tr>
<tr name="3895" id="3895">
<td><a id="l3895" class='ln'>3895</a></td><td></td></tr>
<tr name="3896" id="3896">
<td><a id="l3896" class='ln'>3896</a></td><td>    <a id="3896c5" class="tk">config_ADCB_SOC0</a> ();</td></tr>
<tr name="3897" id="3897">
<td><a id="l3897" class='ln'>3897</a></td><td></td></tr>
<tr name="3898" id="3898">
<td><a id="l3898" class='ln'>3898</a></td><td>    <span class="ct">/* Start for S-Function (c2802xadc): '<a class="ct blk" blk_line="3898">&lt;S22&gt;/ADC_Wind1_V</a>' */</span></td></tr>
<tr name="3899" id="3899">
<td><a id="l3899" class='ln'>3899</a></td><td>    <span class="kw">if</span> (<a id="3899c9" class="tk">MW_adcBInitFlag</a> <a id="3899c25" class="tk">==</a> 0) <span class="br">{</span></td></tr>
<tr name="3900" id="3900">
<td><a id="l3900" class='ln'>3900</a></td><td>      <a id="3900c7" class="tk">InitAdcB</a>();</td></tr>
<tr name="3901" id="3901">
<td><a id="l3901" class='ln'>3901</a></td><td>      <a id="3901c7" class="tk">MW_adcBInitFlag</a> = 1;</td></tr>
<tr name="3902" id="3902">
<td><a id="l3902" class='ln'>3902</a></td><td>    <span class="br">}</span></td></tr>
<tr name="3903" id="3903">
<td><a id="l3903" class='ln'>3903</a></td><td></td></tr>
<tr name="3904" id="3904">
<td><a id="l3904" class='ln'>3904</a></td><td>    <a id="3904c5" class="tk">config_ADCB_SOC1</a> ();</td></tr>
<tr name="3905" id="3905">
<td><a id="l3905" class='ln'>3905</a></td><td></td></tr>
<tr name="3906" id="3906">
<td><a id="l3906" class='ln'>3906</a></td><td>    <span class="ct">/* Start for S-Function (c280xgpio_do): '<a class="ct blk" blk_line="3906">&lt;S22&gt;/Digital Output2</a>' incorporates:</span></td></tr>
<tr name="3907" id="3907">
<td><a id="l3907" class='ln'>3907</a></td><td><span class="ct">     *  Constant: '<a class="ct blk" blk_line="3907">&lt;S22&gt;/ResloverSAMPLE1</a>'</span></td></tr>
<tr name="3908" id="3908">
<td><a id="l3908" class='ln'>3908</a></td><td><span class="ct">     */</span></td></tr>
<tr name="3909" id="3909">
<td><a id="l3909" class='ln'>3909</a></td><td>    <a id="3909c5" class="tk">EALLOW</a>;</td></tr>
<tr name="3910" id="3910">
<td><a id="l3910" class='ln'>3910</a></td><td>    <a id="3910c5" class="tk">GpioCtrlRegs</a>.<a id="3910c18" class="tk">GPBMUX2</a>.<a id="3910c26" class="tk">all</a> <a id="3910c30" class="tk">&amp;=</a> 0xFFFFF3FF;</td></tr>
<tr name="3911" id="3911">
<td><a id="l3911" class='ln'>3911</a></td><td>    <a id="3911c5" class="tk">GpioCtrlRegs</a>.<a id="3911c18" class="tk">GPBDIR</a>.<a id="3911c25" class="tk">all</a> <a id="3911c29" class="tk">|=</a> 0x200000;</td></tr>
<tr name="3912" id="3912">
<td><a id="l3912" class='ln'>3912</a></td><td>    <a id="3912c5" class="tk">EDIS</a>;</td></tr>
<tr name="3913" id="3913">
<td><a id="l3913" class='ln'>3913</a></td><td></td></tr>
<tr name="3914" id="3914">
<td><a id="l3914" class='ln'>3914</a></td><td>    <span class="ct">/* Start for S-Function (c2802xadc): '<a class="ct blk" blk_line="3914">&lt;S22&gt;/ADC_Wind1_W</a>' */</span></td></tr>
<tr name="3915" id="3915">
<td><a id="l3915" class='ln'>3915</a></td><td>    <span class="kw">if</span> (<a id="3915c9" class="tk">MW_adcBInitFlag</a> <a id="3915c25" class="tk">==</a> 0) <span class="br">{</span></td></tr>
<tr name="3916" id="3916">
<td><a id="l3916" class='ln'>3916</a></td><td>      <a id="3916c7" class="tk">InitAdcB</a>();</td></tr>
<tr name="3917" id="3917">
<td><a id="l3917" class='ln'>3917</a></td><td>      <a id="3917c7" class="tk">MW_adcBInitFlag</a> = 1;</td></tr>
<tr name="3918" id="3918">
<td><a id="l3918" class='ln'>3918</a></td><td>    <span class="br">}</span></td></tr>
<tr name="3919" id="3919">
<td><a id="l3919" class='ln'>3919</a></td><td></td></tr>
<tr name="3920" id="3920">
<td><a id="l3920" class='ln'>3920</a></td><td>    <a id="3920c5" class="tk">config_ADCB_SOC2</a> ();</td></tr>
<tr name="3921" id="3921">
<td><a id="l3921" class='ln'>3921</a></td><td></td></tr>
<tr name="3922" id="3922">
<td><a id="l3922" class='ln'>3922</a></td><td>    <span class="ct">/* Start for S-Function (c2802xadc): '<a class="ct blk" blk_line="3922">&lt;S22&gt;/ADC_Udc</a>' */</span></td></tr>
<tr name="3923" id="3923">
<td><a id="l3923" class='ln'>3923</a></td><td>    <span class="kw">if</span> (<a id="3923c9" class="tk">MW_adcAInitFlag</a> <a id="3923c25" class="tk">==</a> 0) <span class="br">{</span></td></tr>
<tr name="3924" id="3924">
<td><a id="l3924" class='ln'>3924</a></td><td>      <a id="3924c7" class="tk">InitAdcA</a>();</td></tr>
<tr name="3925" id="3925">
<td><a id="l3925" class='ln'>3925</a></td><td>      <a id="3925c7" class="tk">MW_adcAInitFlag</a> = 1;</td></tr>
<tr name="3926" id="3926">
<td><a id="l3926" class='ln'>3926</a></td><td>    <span class="br">}</span></td></tr>
<tr name="3927" id="3927">
<td><a id="l3927" class='ln'>3927</a></td><td></td></tr>
<tr name="3928" id="3928">
<td><a id="l3928" class='ln'>3928</a></td><td>    <a id="3928c5" class="tk">config_ADCA_SOC6</a> ();</td></tr>
<tr name="3929" id="3929">
<td><a id="l3929" class='ln'>3929</a></td><td></td></tr>
<tr name="3930" id="3930">
<td><a id="l3930" class='ln'>3930</a></td><td>    <span class="ct">/* Start for Chart: '<a class="ct blk" blk_line="3930">&lt;S3&gt;/Chart</a>' incorporates:</span></td></tr>
<tr name="3931" id="3931">
<td><a id="l3931" class='ln'>3931</a></td><td><span class="ct">     *  SubSystem: '<a class="ct blk" blk_line="3931">&lt;S3&gt;/AD2S1210 Init</a>'</span></td></tr>
<tr name="3932" id="3932">
<td><a id="l3932" class='ln'>3932</a></td><td><span class="ct">     */</span></td></tr>
<tr name="3933" id="3933">
<td><a id="l3933" class='ln'>3933</a></td><td>    <span class="ct">/* Start for Chart: '<a class="ct blk" blk_line="3933">&lt;S19&gt;/AD2S1210</a>' incorporates:</span></td></tr>
<tr name="3934" id="3934">
<td><a id="l3934" class='ln'>3934</a></td><td><span class="ct">     *  SubSystem: '<a class="ct blk" blk_line="3934">&lt;S19&gt;/Function-Call Subsystem</a>'</span></td></tr>
<tr name="3935" id="3935">
<td><a id="l3935" class='ln'>3935</a></td><td><span class="ct">     */</span></td></tr>
<tr name="3936" id="3936">
<td><a id="l3936" class='ln'>3936</a></td><td>    <a id="3936c5" class="tk">TES_FunctionCallSubsystem_Start</a>();</td></tr>
<tr name="3937" id="3937">
<td><a id="l3937" class='ln'>3937</a></td><td></td></tr>
<tr name="3938" id="3938">
<td><a id="l3938" class='ln'>3938</a></td><td>    <span class="ct">/* Start for Chart: '<a class="ct blk" blk_line="3938">&lt;S19&gt;/AD2S1210</a>' incorporates:</span></td></tr>
<tr name="3939" id="3939">
<td><a id="l3939" class='ln'>3939</a></td><td><span class="ct">     *  SubSystem: '<a class="ct blk" blk_line="3939">&lt;S19&gt;/Function-Call Subsystem3</a>'</span></td></tr>
<tr name="3940" id="3940">
<td><a id="l3940" class='ln'>3940</a></td><td><span class="ct">     */</span></td></tr>
<tr name="3941" id="3941">
<td><a id="l3941" class='ln'>3941</a></td><td>    <span class="ct">/* Start for S-Function (c280xgpio_do): '<a class="ct blk" blk_line="3941">&lt;S35&gt;/Digital Output</a>' */</span></td></tr>
<tr name="3942" id="3942">
<td><a id="l3942" class='ln'>3942</a></td><td>    <a id="3942c5" class="tk">EALLOW</a>;</td></tr>
<tr name="3943" id="3943">
<td><a id="l3943" class='ln'>3943</a></td><td>    <a id="3943c5" class="tk">GpioCtrlRegs</a>.<a id="3943c18" class="tk">GPBMUX2</a>.<a id="3943c26" class="tk">all</a> <a id="3943c30" class="tk">&amp;=</a> 0xFFCFFFFF;</td></tr>
<tr name="3944" id="3944">
<td><a id="l3944" class='ln'>3944</a></td><td>    <a id="3944c5" class="tk">GpioCtrlRegs</a>.<a id="3944c18" class="tk">GPBDIR</a>.<a id="3944c25" class="tk">all</a> <a id="3944c29" class="tk">|=</a> 0x4000000;</td></tr>
<tr name="3945" id="3945">
<td><a id="l3945" class='ln'>3945</a></td><td>    <a id="3945c5" class="tk">EDIS</a>;</td></tr>
<tr name="3946" id="3946">
<td><a id="l3946" class='ln'>3946</a></td><td></td></tr>
<tr name="3947" id="3947">
<td><a id="l3947" class='ln'>3947</a></td><td>    <span class="ct">/* Start for S-Function (c280xgpio_do): '<a class="ct blk" blk_line="3947">&lt;S35&gt;/Digital Output1</a>' */</span></td></tr>
<tr name="3948" id="3948">
<td><a id="l3948" class='ln'>3948</a></td><td>    <a id="3948c5" class="tk">EALLOW</a>;</td></tr>
<tr name="3949" id="3949">
<td><a id="l3949" class='ln'>3949</a></td><td>    <a id="3949c5" class="tk">GpioCtrlRegs</a>.<a id="3949c18" class="tk">GPBMUX2</a>.<a id="3949c26" class="tk">all</a> <a id="3949c30" class="tk">&amp;=</a> 0xFF3FFFFF;</td></tr>
<tr name="3950" id="3950">
<td><a id="l3950" class='ln'>3950</a></td><td>    <a id="3950c5" class="tk">GpioCtrlRegs</a>.<a id="3950c18" class="tk">GPBDIR</a>.<a id="3950c25" class="tk">all</a> <a id="3950c29" class="tk">|=</a> 0x8000000;</td></tr>
<tr name="3951" id="3951">
<td><a id="l3951" class='ln'>3951</a></td><td>    <a id="3951c5" class="tk">EDIS</a>;</td></tr>
<tr name="3952" id="3952">
<td><a id="l3952" class='ln'>3952</a></td><td></td></tr>
<tr name="3953" id="3953">
<td><a id="l3953" class='ln'>3953</a></td><td>    <span class="ct">/* Start for Chart: '<a class="ct blk" blk_line="3953">&lt;S19&gt;/AD2S1210</a>' incorporates:</span></td></tr>
<tr name="3954" id="3954">
<td><a id="l3954" class='ln'>3954</a></td><td><span class="ct">     *  SubSystem: '<a class="ct blk" blk_line="3954">&lt;S19&gt;/Function-Call Subsystem1</a>'</span></td></tr>
<tr name="3955" id="3955">
<td><a id="l3955" class='ln'>3955</a></td><td><span class="ct">     */</span></td></tr>
<tr name="3956" id="3956">
<td><a id="l3956" class='ln'>3956</a></td><td>    <a id="3956c5" class="tk">TE_FunctionCallSubsystem1_Start</a>();</td></tr>
<tr name="3957" id="3957">
<td><a id="l3957" class='ln'>3957</a></td><td></td></tr>
<tr name="3958" id="3958">
<td><a id="l3958" class='ln'>3958</a></td><td>    <span class="ct">/* Start for Chart: '<a class="ct blk" blk_line="3958">&lt;S19&gt;/AD2S1210</a>' incorporates:</span></td></tr>
<tr name="3959" id="3959">
<td><a id="l3959" class='ln'>3959</a></td><td><span class="ct">     *  SubSystem: '<a class="ct blk" blk_line="3959">&lt;S19&gt;/Function-Call Subsystem2</a>'</span></td></tr>
<tr name="3960" id="3960">
<td><a id="l3960" class='ln'>3960</a></td><td><span class="ct">     */</span></td></tr>
<tr name="3961" id="3961">
<td><a id="l3961" class='ln'>3961</a></td><td>    <a id="3961c5" class="tk">TE_FunctionCallSubsystem2_Start</a>();</td></tr>
<tr name="3962" id="3962">
<td><a id="l3962" class='ln'>3962</a></td><td></td></tr>
<tr name="3963" id="3963">
<td><a id="l3963" class='ln'>3963</a></td><td>    <span class="ct">/* Start for Chart: '<a class="ct blk" blk_line="3963">&lt;S19&gt;/AD2S1210</a>' incorporates:</span></td></tr>
<tr name="3964" id="3964">
<td><a id="l3964" class='ln'>3964</a></td><td><span class="ct">     *  SubSystem: '<a class="ct blk" blk_line="3964">&lt;S19&gt;/Function-Call Subsystem4</a>'</span></td></tr>
<tr name="3965" id="3965">
<td><a id="l3965" class='ln'>3965</a></td><td><span class="ct">     */</span></td></tr>
<tr name="3966" id="3966">
<td><a id="l3966" class='ln'>3966</a></td><td>    <span class="ct">/* Start for S-Function (c280xgpio_do): '<a class="ct blk" blk_line="3966">&lt;S36&gt;/Digital Output</a>' */</span></td></tr>
<tr name="3967" id="3967">
<td><a id="l3967" class='ln'>3967</a></td><td>    <a id="3967c5" class="tk">EALLOW</a>;</td></tr>
<tr name="3968" id="3968">
<td><a id="l3968" class='ln'>3968</a></td><td>    <a id="3968c5" class="tk">GpioCtrlRegs</a>.<a id="3968c18" class="tk">GPBMUX2</a>.<a id="3968c26" class="tk">all</a> <a id="3968c30" class="tk">&amp;=</a> 0xFFCFFFFF;</td></tr>
<tr name="3969" id="3969">
<td><a id="l3969" class='ln'>3969</a></td><td>    <a id="3969c5" class="tk">GpioCtrlRegs</a>.<a id="3969c18" class="tk">GPBDIR</a>.<a id="3969c25" class="tk">all</a> <a id="3969c29" class="tk">|=</a> 0x4000000;</td></tr>
<tr name="3970" id="3970">
<td><a id="l3970" class='ln'>3970</a></td><td>    <a id="3970c5" class="tk">EDIS</a>;</td></tr>
<tr name="3971" id="3971">
<td><a id="l3971" class='ln'>3971</a></td><td></td></tr>
<tr name="3972" id="3972">
<td><a id="l3972" class='ln'>3972</a></td><td>    <span class="ct">/* Start for S-Function (c280xgpio_do): '<a class="ct blk" blk_line="3972">&lt;S36&gt;/Digital Output1</a>' */</span></td></tr>
<tr name="3973" id="3973">
<td><a id="l3973" class='ln'>3973</a></td><td>    <a id="3973c5" class="tk">EALLOW</a>;</td></tr>
<tr name="3974" id="3974">
<td><a id="l3974" class='ln'>3974</a></td><td>    <a id="3974c5" class="tk">GpioCtrlRegs</a>.<a id="3974c18" class="tk">GPBMUX2</a>.<a id="3974c26" class="tk">all</a> <a id="3974c30" class="tk">&amp;=</a> 0xFF3FFFFF;</td></tr>
<tr name="3975" id="3975">
<td><a id="l3975" class='ln'>3975</a></td><td>    <a id="3975c5" class="tk">GpioCtrlRegs</a>.<a id="3975c18" class="tk">GPBDIR</a>.<a id="3975c25" class="tk">all</a> <a id="3975c29" class="tk">|=</a> 0x8000000;</td></tr>
<tr name="3976" id="3976">
<td><a id="l3976" class='ln'>3976</a></td><td>    <a id="3976c5" class="tk">EDIS</a>;</td></tr>
<tr name="3977" id="3977">
<td><a id="l3977" class='ln'>3977</a></td><td></td></tr>
<tr name="3978" id="3978">
<td><a id="l3978" class='ln'>3978</a></td><td>    <span class="ct">/* Start for S-Function (c280xgpio_do): '<a class="ct blk" blk_line="3978">&lt;S36&gt;/Digital Output2</a>' */</span></td></tr>
<tr name="3979" id="3979">
<td><a id="l3979" class='ln'>3979</a></td><td>    <a id="3979c5" class="tk">EALLOW</a>;</td></tr>
<tr name="3980" id="3980">
<td><a id="l3980" class='ln'>3980</a></td><td>    <a id="3980c5" class="tk">GpioCtrlRegs</a>.<a id="3980c18" class="tk">GPBMUX2</a>.<a id="3980c26" class="tk">all</a> <a id="3980c30" class="tk">&amp;=</a> 0xFFFFF3FF;</td></tr>
<tr name="3981" id="3981">
<td><a id="l3981" class='ln'>3981</a></td><td>    <a id="3981c5" class="tk">GpioCtrlRegs</a>.<a id="3981c18" class="tk">GPBDIR</a>.<a id="3981c25" class="tk">all</a> <a id="3981c29" class="tk">|=</a> 0x200000;</td></tr>
<tr name="3982" id="3982">
<td><a id="l3982" class='ln'>3982</a></td><td>    <a id="3982c5" class="tk">EDIS</a>;</td></tr>
<tr name="3983" id="3983">
<td><a id="l3983" class='ln'>3983</a></td><td></td></tr>
<tr name="3984" id="3984">
<td><a id="l3984" class='ln'>3984</a></td><td>    <span class="ct">/* Start for Chart: '<a class="ct blk" blk_line="3984">&lt;S3&gt;/Chart</a>' incorporates:</span></td></tr>
<tr name="3985" id="3985">
<td><a id="l3985" class='ln'>3985</a></td><td><span class="ct">     *  SubSystem: '<a class="ct blk" blk_line="3985">&lt;S3&gt;/Read Rotor Position</a>'</span></td></tr>
<tr name="3986" id="3986">
<td><a id="l3986" class='ln'>3986</a></td><td><span class="ct">     */</span></td></tr>
<tr name="3987" id="3987">
<td><a id="l3987" class='ln'>3987</a></td><td>    <span class="ct">/* DataStoreRead: '<a class="ct blk" blk_line="3987">&lt;S29&gt;/Data Store Read</a>' */</span></td></tr>
<tr name="3988" id="3988">
<td><a id="l3988" class='ln'>3988</a></td><td>    <a id="3988c5" class="tk">TEST_IP_SPIMasterTransfer_Start</a>(<a id="3988c37" class="tk">&amp;</a><a id="3988c38" class="tk">TEST_IPM_2_0_DW</a>.<a id="3988c54" class="tk">SPIMasterTransfer_p</a>);</td></tr>
<tr name="3989" id="3989">
<td><a id="l3989" class='ln'>3989</a></td><td></td></tr>
<tr name="3990" id="3990">
<td><a id="l3990" class='ln'>3990</a></td><td>    <span class="ct">/* Start for MATLABSystem: '<a class="ct blk" blk_line="3990">&lt;S29&gt;/SPI Master Transfer1</a>' */</span></td></tr>
<tr name="3991" id="3991">
<td><a id="l3991" class='ln'>3991</a></td><td>    <a id="3991c5" class="tk">TEST_IPM_2_0_DW</a>.<a id="3991c21" class="tk">obj</a>.<a id="3991c25" class="tk">matlabCodegenIsDeleted</a> = true;</td></tr>
<tr name="3992" id="3992">
<td><a id="l3992" class='ln'>3992</a></td><td>    <a id="3992c5" class="tk">TEST_IPM_2_0_DW</a>.<a id="3992c21" class="tk">obj</a>.<a id="3992c25" class="tk">isInitialized</a> = 0L;</td></tr>
<tr name="3993" id="3993">
<td><a id="l3993" class='ln'>3993</a></td><td>    <a id="3993c5" class="tk">TEST_IPM_2_0_DW</a>.<a id="3993c21" class="tk">obj</a>.<a id="3993c25" class="tk">matlabCodegenIsDeleted</a> = false;</td></tr>
<tr name="3994" id="3994">
<td><a id="l3994" class='ln'>3994</a></td><td>    <a id="3994c5" class="tk">obj</a> = <a id="3994c11" class="tk">&amp;</a><a id="3994c12" class="tk">TEST_IPM_2_0_DW</a>.<a id="3994c28" class="tk">obj</a>;</td></tr>
<tr name="3995" id="3995">
<td><a id="l3995" class='ln'>3995</a></td><td>    <a id="3995c5" class="tk">TEST_IPM_2_0_DW</a>.<a id="3995c21" class="tk">obj</a>.<a id="3995c25" class="tk">isSetupComplete</a> = false;</td></tr>
<tr name="3996" id="3996">
<td><a id="l3996" class='ln'>3996</a></td><td>    <a id="3996c5" class="tk">TEST_IPM_2_0_DW</a>.<a id="3996c21" class="tk">obj</a>.<a id="3996c25" class="tk">isInitialized</a> = 1L;</td></tr>
<tr name="3997" id="3997">
<td><a id="l3997" class='ln'>3997</a></td><td>    <a id="3997c5" class="tk">SSPinNameLoc</a> = <a id="3997c20" class="tk">MW_UNDEFINED_VALUE</a>;</td></tr>
<tr name="3998" id="3998">
<td><a id="l3998" class='ln'>3998</a></td><td>    <a id="3998c5" class="tk">SPIPinsLoc</a> = <a id="3998c18" class="tk">MW_UNDEFINED_VALUE</a>;</td></tr>
<tr name="3999" id="3999">
<td><a id="l3999" class='ln'>3999</a></td><td>    <a id="3999c5" class="tk">obj</a>-&gt;<a id="3999c10" class="tk">MW_SPI_HANDLE</a> = <a id="3999c26" class="tk">MW_SPI_Open</a>(2UL, <a id="3999c43" class="tk">SPIPinsLoc</a>, <a id="3999c55" class="tk">SPIPinsLoc</a>, <a id="3999c67" class="tk">SPIPinsLoc</a>,</td></tr>
<tr name="4000" id="4000">
<td><a id="l4000" class='ln'>4000</a></td><td>      <a id="4000c7" class="tk">SSPinNameLoc</a>, true, 0U);</td></tr>
<tr name="4001" id="4001">
<td><a id="l4001" class='ln'>4001</a></td><td>    <a id="4001c5" class="tk">TEST_IPM_2_0_DW</a>.<a id="4001c21" class="tk">obj</a>.<a id="4001c25" class="tk">isSetupComplete</a> = true;</td></tr>
<tr name="4002" id="4002">
<td><a id="l4002" class='ln'>4002</a></td><td></td></tr>
<tr name="4003" id="4003">
<td><a id="l4003" class='ln'>4003</a></td><td>    <span class="ct">/* Start for S-Function (c280xgpio_do): '<a class="ct blk" blk_line="4003">&lt;S29&gt;/Digital Output1</a>' incorporates:</span></td></tr>
<tr name="4004" id="4004">
<td><a id="l4004" class='ln'>4004</a></td><td><span class="ct">     *  Constant: '<a class="ct blk" blk_line="4004">&lt;S29&gt;/ResloverWR1</a>'</span></td></tr>
<tr name="4005" id="4005">
<td><a id="l4005" class='ln'>4005</a></td><td><span class="ct">     */</span></td></tr>
<tr name="4006" id="4006">
<td><a id="l4006" class='ln'>4006</a></td><td>    <a id="4006c5" class="tk">EALLOW</a>;</td></tr>
<tr name="4007" id="4007">
<td><a id="l4007" class='ln'>4007</a></td><td>    <a id="4007c5" class="tk">GpioCtrlRegs</a>.<a id="4007c18" class="tk">GPBMUX2</a>.<a id="4007c26" class="tk">all</a> <a id="4007c30" class="tk">&amp;=</a> 0xFFFFF3FF;</td></tr>
<tr name="4008" id="4008">
<td><a id="l4008" class='ln'>4008</a></td><td>    <a id="4008c5" class="tk">GpioCtrlRegs</a>.<a id="4008c18" class="tk">GPBDIR</a>.<a id="4008c25" class="tk">all</a> <a id="4008c29" class="tk">|=</a> 0x200000;</td></tr>
<tr name="4009" id="4009">
<td><a id="l4009" class='ln'>4009</a></td><td>    <a id="4009c5" class="tk">EDIS</a>;</td></tr>
<tr name="4010" id="4010">
<td><a id="l4010" class='ln'>4010</a></td><td></td></tr>
<tr name="4011" id="4011">
<td><a id="l4011" class='ln'>4011</a></td><td>    <span class="ct">/* Start for S-Function (c280xgpio_do): '<a class="ct blk" blk_line="4011">&lt;S29&gt;/Digital Output2</a>' incorporates:</span></td></tr>
<tr name="4012" id="4012">
<td><a id="l4012" class='ln'>4012</a></td><td><span class="ct">     *  Constant: '<a class="ct blk" blk_line="4012">&lt;S29&gt;/ResloverWR2</a>'</span></td></tr>
<tr name="4013" id="4013">
<td><a id="l4013" class='ln'>4013</a></td><td><span class="ct">     */</span></td></tr>
<tr name="4014" id="4014">
<td><a id="l4014" class='ln'>4014</a></td><td>    <a id="4014c5" class="tk">EALLOW</a>;</td></tr>
<tr name="4015" id="4015">
<td><a id="l4015" class='ln'>4015</a></td><td>    <a id="4015c5" class="tk">GpioCtrlRegs</a>.<a id="4015c18" class="tk">GPBMUX2</a>.<a id="4015c26" class="tk">all</a> <a id="4015c30" class="tk">&amp;=</a> 0xFFFFCFFF;</td></tr>
<tr name="4016" id="4016">
<td><a id="l4016" class='ln'>4016</a></td><td>    <a id="4016c5" class="tk">GpioCtrlRegs</a>.<a id="4016c18" class="tk">GPBDIR</a>.<a id="4016c25" class="tk">all</a> <a id="4016c29" class="tk">|=</a> 0x400000;</td></tr>
<tr name="4017" id="4017">
<td><a id="l4017" class='ln'>4017</a></td><td>    <a id="4017c5" class="tk">EDIS</a>;</td></tr>
<tr name="4018" id="4018">
<td><a id="l4018" class='ln'>4018</a></td><td></td></tr>
<tr name="4019" id="4019">
<td><a id="l4019" class='ln'>4019</a></td><td>    <span class="ct">/* Start for Chart: '<a class="ct blk" blk_line="4019">&lt;S3&gt;/Chart</a>' incorporates:</span></td></tr>
<tr name="4020" id="4020">
<td><a id="l4020" class='ln'>4020</a></td><td><span class="ct">     *  SubSystem: '<a class="ct blk" blk_line="4020">&lt;S3&gt;/ePWM</a>'</span></td></tr>
<tr name="4021" id="4021">
<td><a id="l4021" class='ln'>4021</a></td><td><span class="ct">     */</span></td></tr>
<tr name="4022" id="4022">
<td><a id="l4022" class='ln'>4022</a></td><td>    <a id="4022c5" class="tk">TEST_IPM_2_0_ePWM_Start</a>();</td></tr>
<tr name="4023" id="4023">
<td><a id="l4023" class='ln'>4023</a></td><td></td></tr>
<tr name="4024" id="4024">
<td><a id="l4024" class='ln'>4024</a></td><td>    <span class="ct">/* Start for Chart: '<a class="ct blk" blk_line="4024">&lt;S3&gt;/Chart</a>' incorporates:</span></td></tr>
<tr name="4025" id="4025">
<td><a id="l4025" class='ln'>4025</a></td><td><span class="ct">     *  SubSystem: '<a class="ct blk" blk_line="4025">&lt;S3&gt;/MAX5742</a>'</span></td></tr>
<tr name="4026" id="4026">
<td><a id="l4026" class='ln'>4026</a></td><td><span class="ct">     */</span></td></tr>
<tr name="4027" id="4027">
<td><a id="l4027" class='ln'>4027</a></td><td>    <span class="ct">/* Start for MATLAB Function: '<a class="ct blk" blk_line="4027">&lt;S27&gt;/MAX1</a>' incorporates:</span></td></tr>
<tr name="4028" id="4028">
<td><a id="l4028" class='ln'>4028</a></td><td><span class="ct">     *  SubSystem: '<a class="ct blk" blk_line="4028">&lt;S27&gt;/Subsystem</a>'</span></td></tr>
<tr name="4029" id="4029">
<td><a id="l4029" class='ln'>4029</a></td><td><span class="ct">     */</span></td></tr>
<tr name="4030" id="4030">
<td><a id="l4030" class='ln'>4030</a></td><td>    <a id="4030c5" class="tk">TEST_IPM_2_0_SPITransmit2_Start</a>(<a id="4030c37" class="tk">&amp;</a><a id="4030c38" class="tk">TEST_IPM_2_0_DW</a>.<a id="4030c54" class="tk">SPITransmit2</a>);</td></tr>
<tr name="4031" id="4031">
<td><a id="l4031" class='ln'>4031</a></td><td></td></tr>
<tr name="4032" id="4032">
<td><a id="l4032" class='ln'>4032</a></td><td>    <span class="ct">/* Start for MATLAB Function: '<a class="ct blk" blk_line="4032">&lt;S27&gt;/MAX1</a>' incorporates:</span></td></tr>
<tr name="4033" id="4033">
<td><a id="l4033" class='ln'>4033</a></td><td><span class="ct">     *  SubSystem: '<a class="ct blk" blk_line="4033">&lt;S27&gt;/Subsystem1</a>'</span></td></tr>
<tr name="4034" id="4034">
<td><a id="l4034" class='ln'>4034</a></td><td><span class="ct">     */</span></td></tr>
<tr name="4035" id="4035">
<td><a id="l4035" class='ln'>4035</a></td><td>    <a id="4035c5" class="tk">TEST_IPM_2_0_SPITransmit2_Start</a>(<a id="4035c37" class="tk">&amp;</a><a id="4035c38" class="tk">TEST_IPM_2_0_DW</a>.<a id="4035c54" class="tk">SPITransmit3</a>);</td></tr>
<tr name="4036" id="4036">
<td><a id="l4036" class='ln'>4036</a></td><td></td></tr>
<tr name="4037" id="4037">
<td><a id="l4037" class='ln'>4037</a></td><td>    <span class="ct">/* Start for MATLAB Function: '<a class="ct blk" blk_line="4037">&lt;S27&gt;/MAX1</a>' incorporates:</span></td></tr>
<tr name="4038" id="4038">
<td><a id="l4038" class='ln'>4038</a></td><td><span class="ct">     *  SubSystem: '<a class="ct blk" blk_line="4038">&lt;S27&gt;/Subsystem2</a>'</span></td></tr>
<tr name="4039" id="4039">
<td><a id="l4039" class='ln'>4039</a></td><td><span class="ct">     */</span></td></tr>
<tr name="4040" id="4040">
<td><a id="l4040" class='ln'>4040</a></td><td>    <a id="4040c5" class="tk">TEST_IPM_2_0_SPITransmit2_Start</a>(<a id="4040c37" class="tk">&amp;</a><a id="4040c38" class="tk">TEST_IPM_2_0_DW</a>.<a id="4040c54" class="tk">SPITransmit3_p</a>);</td></tr>
<tr name="4041" id="4041">
<td><a id="l4041" class='ln'>4041</a></td><td></td></tr>
<tr name="4042" id="4042">
<td><a id="l4042" class='ln'>4042</a></td><td>    <span class="ct">/* Start for MATLAB Function: '<a class="ct blk" blk_line="4042">&lt;S27&gt;/MAX1</a>' incorporates:</span></td></tr>
<tr name="4043" id="4043">
<td><a id="l4043" class='ln'>4043</a></td><td><span class="ct">     *  SubSystem: '<a class="ct blk" blk_line="4043">&lt;S27&gt;/Subsystem3</a>'</span></td></tr>
<tr name="4044" id="4044">
<td><a id="l4044" class='ln'>4044</a></td><td><span class="ct">     */</span></td></tr>
<tr name="4045" id="4045">
<td><a id="l4045" class='ln'>4045</a></td><td>    <a id="4045c5" class="tk">TEST_IPM_2_0_SPITransmit2_Start</a>(<a id="4045c37" class="tk">&amp;</a><a id="4045c38" class="tk">TEST_IPM_2_0_DW</a>.<a id="4045c54" class="tk">SPITransmit1</a>);</td></tr>
<tr name="4046" id="4046">
<td><a id="l4046" class='ln'>4046</a></td><td></td></tr>
<tr name="4047" id="4047">
<td><a id="l4047" class='ln'>4047</a></td><td>    <span class="ct">/* Start for Chart: '<a class="ct blk" blk_line="4047">&lt;S3&gt;/Chart</a>' incorporates:</span></td></tr>
<tr name="4048" id="4048">
<td><a id="l4048" class='ln'>4048</a></td><td><span class="ct">     *  SubSystem: '<a class="ct blk" blk_line="4048">&lt;S3&gt;/GPIO Down</a>'</span></td></tr>
<tr name="4049" id="4049">
<td><a id="l4049" class='ln'>4049</a></td><td><span class="ct">     */</span></td></tr>
<tr name="4050" id="4050">
<td><a id="l4050" class='ln'>4050</a></td><td>    <span class="ct">/* Start for S-Function (c280xgpio_do): '<a class="ct blk" blk_line="4050">&lt;S25&gt;/Digital Output</a>' incorporates:</span></td></tr>
<tr name="4051" id="4051">
<td><a id="l4051" class='ln'>4051</a></td><td><span class="ct">     *  Constant: '<a class="ct blk" blk_line="4051">&lt;S25&gt;/Constant</a>'</span></td></tr>
<tr name="4052" id="4052">
<td><a id="l4052" class='ln'>4052</a></td><td><span class="ct">     */</span></td></tr>
<tr name="4053" id="4053">
<td><a id="l4053" class='ln'>4053</a></td><td>    <a id="4053c5" class="tk">EALLOW</a>;</td></tr>
<tr name="4054" id="4054">
<td><a id="l4054" class='ln'>4054</a></td><td>    <a id="4054c5" class="tk">GpioCtrlRegs</a>.<a id="4054c18" class="tk">GPDMUX2</a>.<a id="4054c26" class="tk">all</a> <a id="4054c30" class="tk">&amp;=</a> 0xFFFFFFF3;</td></tr>
<tr name="4055" id="4055">
<td><a id="l4055" class='ln'>4055</a></td><td>    <a id="4055c5" class="tk">GpioCtrlRegs</a>.<a id="4055c18" class="tk">GPDDIR</a>.<a id="4055c25" class="tk">all</a> <a id="4055c29" class="tk">|=</a> 0x20000;</td></tr>
<tr name="4056" id="4056">
<td><a id="l4056" class='ln'>4056</a></td><td>    <a id="4056c5" class="tk">EDIS</a>;</td></tr>
<tr name="4057" id="4057">
<td><a id="l4057" class='ln'>4057</a></td><td>  <span class="br">}</span></td></tr>
<tr name="4058" id="4058">
<td><a id="l4058" class='ln'>4058</a></td><td></td></tr>
<tr name="4059" id="4059">
<td><a id="l4059" class='ln'>4059</a></td><td>  <span class="ct">/* End of Start for S-Function (c28xisr_c2000): '<a class="ct blk" blk_line="4059">&lt;Root&gt;/C28x Hardware Interrupt</a>' */</span></td></tr>
<tr name="4060" id="4060">
<td><a id="l4060" class='ln'>4060</a></td><td></td></tr>
<tr name="4061" id="4061">
<td><a id="l4061" class='ln'>4061</a></td><td>  <span class="ct">/* Start for S-Function (c2000cla): '<a class="ct blk" blk_line="4061">&lt;Root&gt;/CLA Task</a>' */</span></td></tr>
<tr name="4062" id="4062">
<td><a id="l4062" class='ln'>4062</a></td><td></td></tr>
<tr name="4063" id="4063">
<td><a id="l4063" class='ln'>4063</a></td><td>  <span class="ct">/*  CLA Initialize*/</span></td></tr>
<tr name="4064" id="4064">
<td><a id="l4064" class='ln'>4064</a></td><td>  <a id="4064c3" class="tk">EALLOW</a>;</td></tr>
<tr name="4065" id="4065">
<td><a id="l4065" class='ln'>4065</a></td><td></td></tr>
<tr name="4066" id="4066">
<td><a id="l4066" class='ln'>4066</a></td><td>  <span class="ct">/* Enable CLA */</span></td></tr>
<tr name="4067" id="4067">
<td><a id="l4067" class='ln'>4067</a></td><td>  <a id="4067c3" class="tk">CpuSysRegs</a>.<a id="4067c14" class="tk">PCLKCR0</a>.<a id="4067c22" class="tk">bit</a>.<a id="4067c26" class="tk">CLA1</a> = 1;</td></tr>
<tr name="4068" id="4068">
<td><a id="l4068" class='ln'>4068</a></td><td></td></tr>
<tr name="4069" id="4069">
<td><a id="l4069" class='ln'>4069</a></td><td>  <span class="ct">/* Initialize and wait for CLA1ToCPUMsgRAM */</span></td></tr>
<tr name="4070" id="4070">
<td><a id="l4070" class='ln'>4070</a></td><td>  <a id="4070c3" class="tk">MemCfgRegs</a>.<a id="4070c14" class="tk">MSGxINIT</a>.<a id="4070c23" class="tk">bit</a>.<a id="4070c27" class="tk">INIT_CLA1TOCPU</a> = 1;</td></tr>
<tr name="4071" id="4071">
<td><a id="l4071" class='ln'>4071</a></td><td>  <span class="kw">while</span> (<a id="4071c10" class="tk">MemCfgRegs</a>.<a id="4071c21" class="tk">MSGxINITDONE</a>.<a id="4071c34" class="tk">bit</a>.<a id="4071c38" class="tk">INITDONE_CLA1TOCPU</a> <a id="4071c57" class="tk">!=</a> 1) <span class="br">{</span></td></tr>
<tr name="4072" id="4072">
<td><a id="l4072" class='ln'>4072</a></td><td>  <span class="br">}</span></td></tr>
<tr name="4073" id="4073">
<td><a id="l4073" class='ln'>4073</a></td><td></td></tr>
<tr name="4074" id="4074">
<td><a id="l4074" class='ln'>4074</a></td><td>  ;</td></tr>
<tr name="4075" id="4075">
<td><a id="l4075" class='ln'>4075</a></td><td></td></tr>
<tr name="4076" id="4076">
<td><a id="l4076" class='ln'>4076</a></td><td>  <span class="ct">/* Initialize and wait for CPUToCLA1MsgRAM */</span></td></tr>
<tr name="4077" id="4077">
<td><a id="l4077" class='ln'>4077</a></td><td>  <a id="4077c3" class="tk">MemCfgRegs</a>.<a id="4077c14" class="tk">MSGxINIT</a>.<a id="4077c23" class="tk">bit</a>.<a id="4077c27" class="tk">INIT_CPUTOCLA1</a> = 1;</td></tr>
<tr name="4078" id="4078">
<td><a id="l4078" class='ln'>4078</a></td><td>  <span class="kw">while</span> (<a id="4078c10" class="tk">MemCfgRegs</a>.<a id="4078c21" class="tk">MSGxINITDONE</a>.<a id="4078c34" class="tk">bit</a>.<a id="4078c38" class="tk">INITDONE_CPUTOCLA1</a> <a id="4078c57" class="tk">!=</a> 1) <span class="br">{</span></td></tr>
<tr name="4079" id="4079">
<td><a id="l4079" class='ln'>4079</a></td><td>  <span class="br">}</span></td></tr>
<tr name="4080" id="4080">
<td><a id="l4080" class='ln'>4080</a></td><td></td></tr>
<tr name="4081" id="4081">
<td><a id="l4081" class='ln'>4081</a></td><td>  ;</td></tr>
<tr name="4082" id="4082">
<td><a id="l4082" class='ln'>4082</a></td><td>  <a id="4082c3" class="tk">MemCfgRegs</a>.<a id="4082c14" class="tk">LSxMSEL</a>.<a id="4082c22" class="tk">all</a> = 0x555;</td></tr>
<tr name="4083" id="4083">
<td><a id="l4083" class='ln'>4083</a></td><td>  <a id="4083c3" class="tk">MemCfgRegs</a>.<a id="4083c14" class="tk">LSxCLAPGM</a>.<a id="4083c24" class="tk">bit</a>.<a id="4083c28" class="tk">CLAPGM_LS5</a> = 1;</td></tr>
<tr name="4084" id="4084">
<td><a id="l4084" class='ln'>4084</a></td><td>  <a id="4084c3" class="tk">MemCfgRegs</a>.<a id="4084c14" class="tk">LSxCLAPGM</a>.<a id="4084c24" class="tk">bit</a>.<a id="4084c28" class="tk">CLAPGM_LS0</a> = 0;</td></tr>
<tr name="4085" id="4085">
<td><a id="l4085" class='ln'>4085</a></td><td>  <a id="4085c3" class="tk">MemCfgRegs</a>.<a id="4085c14" class="tk">LSxCLAPGM</a>.<a id="4085c24" class="tk">bit</a>.<a id="4085c28" class="tk">CLAPGM_LS1</a> = 0;</td></tr>
<tr name="4086" id="4086">
<td><a id="l4086" class='ln'>4086</a></td><td>  <a id="4086c3" class="tk">Cla1Regs</a>.<a id="4086c12" class="tk">MCTL</a>.<a id="4086c17" class="tk">bit</a>.<a id="4086c21" class="tk">IACKE</a> = 1;</td></tr>
<tr name="4087" id="4087">
<td><a id="l4087" class='ln'>4087</a></td><td>  <a id="4087c3" class="tk">EDIS</a>;</td></tr>
<tr name="4088" id="4088">
<td><a id="l4088" class='ln'>4088</a></td><td>  <a id="4088c3" class="tk">EALLOW</a>;</td></tr>
<tr name="4089" id="4089">
<td><a id="l4089" class='ln'>4089</a></td><td>  <a id="4089c3" class="tk">Cla1Regs</a>.<a id="4089c12" class="tk">MVECT1</a> = (<a id="4089c22" class="tk">Uint16</a>)(<a id="4089c30" class="tk">&amp;</a><a id="4089c31" class="tk">Cla1Task1</a>);</td></tr>
<tr name="4090" id="4090">
<td><a id="l4090" class='ln'>4090</a></td><td>  <a id="4090c3" class="tk">DmaClaSrcSelRegs</a>.<a id="4090c20" class="tk">CLA1TASKSRCSEL1</a>.<a id="4090c36" class="tk">bit</a>.<a id="4090c40" class="tk">TASK1</a> = <a id="4090c48" class="tk">CLA_TRIG_ADCAINT1</a>;</td></tr>
<tr name="4091" id="4091">
<td><a id="l4091" class='ln'>4091</a></td><td>  <a id="4091c3" class="tk">Cla1Regs</a>.<a id="4091c12" class="tk">MIER</a>.<a id="4091c17" class="tk">bit</a>.<a id="4091c21" class="tk">INT1</a> = 1;</td></tr>
<tr name="4092" id="4092">
<td><a id="l4092" class='ln'>4092</a></td><td>  <a id="4092c3" class="tk">EDIS</a>;</td></tr>
<tr name="4093" id="4093">
<td><a id="l4093" class='ln'>4093</a></td><td></td></tr>
<tr name="4094" id="4094">
<td><a id="l4094" class='ln'>4094</a></td><td>  <span class="ct">/* End of Start for S-Function (c2000cla): '<a class="ct blk" blk_line="4094">&lt;Root&gt;/CLA Task</a>' */</span></td></tr>
<tr name="4095" id="4095">
<td><a id="l4095" class='ln'>4095</a></td><td></td></tr>
<tr name="4096" id="4096">
<td><a id="l4096" class='ln'>4096</a></td><td>  <span class="ct">/* Start for DataStoreMemory: '<a class="ct blk" blk_line="4096">&lt;Root&gt;/Data Store Memory112</a>' */</span></td></tr>
<tr name="4097" id="4097">
<td><a id="l4097" class='ln'>4097</a></td><td>  <a id="4097c3" class="tk">HFI_FRQ</a> = 10.0F;</td></tr>
<tr name="4098" id="4098">
<td><a id="l4098" class='ln'>4098</a></td><td></td></tr>
<tr name="4099" id="4099">
<td><a id="l4099" class='ln'>4099</a></td><td>  <span class="ct">/* Start for DataStoreMemory: '<a class="ct blk" blk_line="4099">&lt;Root&gt;/Data Store Memory125</a>' */</span></td></tr>
<tr name="4100" id="4100">
<td><a id="l4100" class='ln'>4100</a></td><td>  <a id="4100c3" class="tk">Phi_Rs</a> = 0.02F;</td></tr>
<tr name="4101" id="4101">
<td><a id="l4101" class='ln'>4101</a></td><td></td></tr>
<tr name="4102" id="4102">
<td><a id="l4102" class='ln'>4102</a></td><td>  <span class="ct">/* Start for DataStoreMemory: '<a class="ct blk" blk_line="4102">&lt;Root&gt;/Data Store Memory127</a>' */</span></td></tr>
<tr name="4103" id="4103">
<td><a id="l4103" class='ln'>4103</a></td><td>  <a id="4103c3" class="tk">DEKF_Gamma</a> = <a id="4103c16" class="tk">-</a>0.01255F;</td></tr>
<tr name="4104" id="4104">
<td><a id="l4104" class='ln'>4104</a></td><td></td></tr>
<tr name="4105" id="4105">
<td><a id="l4105" class='ln'>4105</a></td><td>  <span class="ct">/* Start for DataStoreMemory: '<a class="ct blk" blk_line="4105">&lt;Root&gt;/Data Store Memory128</a>' */</span></td></tr>
<tr name="4106" id="4106">
<td><a id="l4106" class='ln'>4106</a></td><td>  <a id="4106c3" class="tk">DEKF_Udelay</a> = 1.5F;</td></tr>
<tr name="4107" id="4107">
<td><a id="l4107" class='ln'>4107</a></td><td></td></tr>
<tr name="4108" id="4108">
<td><a id="l4108" class='ln'>4108</a></td><td>  <span class="ct">/* Start for DataStoreMemory: '<a class="ct blk" blk_line="4108">&lt;Root&gt;/Data Store Memory129</a>' */</span></td></tr>
<tr name="4109" id="4109">
<td><a id="l4109" class='ln'>4109</a></td><td>  <a id="4109c3" class="tk">INITV_RS</a> = 0.01F;</td></tr>
<tr name="4110" id="4110">
<td><a id="l4110" class='ln'>4110</a></td><td></td></tr>
<tr name="4111" id="4111">
<td><a id="l4111" class='ln'>4111</a></td><td>  <span class="ct">/* Start for DataStoreMemory: '<a class="ct blk" blk_line="4111">&lt;Root&gt;/Data Store Memory130</a>' */</span></td></tr>
<tr name="4112" id="4112">
<td><a id="l4112" class='ln'>4112</a></td><td>  <a id="4112c3" class="tk">INITV_NDD</a> = 35874.0F;</td></tr>
<tr name="4113" id="4113">
<td><a id="l4113" class='ln'>4113</a></td><td></td></tr>
<tr name="4114" id="4114">
<td><a id="l4114" class='ln'>4114</a></td><td>  <span class="ct">/* Start for DataStoreMemory: '<a class="ct blk" blk_line="4114">&lt;Root&gt;/Data Store Memory131</a>' */</span></td></tr>
<tr name="4115" id="4115">
<td><a id="l4115" class='ln'>4115</a></td><td>  <a id="4115c3" class="tk">INITV_NDQ</a> = <a id="4115c15" class="tk">-</a>4548.43066F;</td></tr>
<tr name="4116" id="4116">
<td><a id="l4116" class='ln'>4116</a></td><td></td></tr>
<tr name="4117" id="4117">
<td><a id="l4117" class='ln'>4117</a></td><td>  <span class="ct">/* Start for DataStoreMemory: '<a class="ct blk" blk_line="4117">&lt;Root&gt;/Data Store Memory132</a>' */</span></td></tr>
<tr name="4118" id="4118">
<td><a id="l4118" class='ln'>4118</a></td><td>  <a id="4118c3" class="tk">INITV_NQQ</a> = 52556.0F;</td></tr>
<tr name="4119" id="4119">
<td><a id="l4119" class='ln'>4119</a></td><td></td></tr>
<tr name="4120" id="4120">
<td><a id="l4120" class='ln'>4120</a></td><td>  <span class="ct">/* Start for DataStoreMemory: '<a class="ct blk" blk_line="4120">&lt;Root&gt;/Data Store Memory135</a>' */</span></td></tr>
<tr name="4121" id="4121">
<td><a id="l4121" class='ln'>4121</a></td><td>  <a id="4121c3" class="tk">Tr_Phidm</a> = 0.02F;</td></tr>
<tr name="4122" id="4122">
<td><a id="l4122" class='ln'>4122</a></td><td></td></tr>
<tr name="4123" id="4123">
<td><a id="l4123" class='ln'>4123</a></td><td>  <span class="ct">/* Start for DataStoreMemory: '<a class="ct blk" blk_line="4123">&lt;Root&gt;/Data Store Memory136</a>' */</span></td></tr>
<tr name="4124" id="4124">
<td><a id="l4124" class='ln'>4124</a></td><td>  <a id="4124c3" class="tk">Tr_Lqap</a> = 0.02F;</td></tr>
<tr name="4125" id="4125">
<td><a id="l4125" class='ln'>4125</a></td><td></td></tr>
<tr name="4126" id="4126">
<td><a id="l4126" class='ln'>4126</a></td><td>  <span class="ct">/* Start for DataStoreMemory: '<a class="ct blk" blk_line="4126">&lt;Root&gt;/Data Store Memory137</a>' */</span></td></tr>
<tr name="4127" id="4127">
<td><a id="l4127" class='ln'>4127</a></td><td>  <a id="4127c3" class="tk">Tr_Lqinc</a> = 0.02F;</td></tr>
<tr name="4128" id="4128">
<td><a id="l4128" class='ln'>4128</a></td><td></td></tr>
<tr name="4129" id="4129">
<td><a id="l4129" class='ln'>4129</a></td><td>  <span class="ct">/* Start for DataStoreMemory: '<a class="ct blk" blk_line="4129">&lt;Root&gt;/Data Store Memory138</a>' */</span></td></tr>
<tr name="4130" id="4130">
<td><a id="l4130" class='ln'>4130</a></td><td>  <a id="4130c3" class="tk">Tr_Ldap</a> = 0.02F;</td></tr>
<tr name="4131" id="4131">
<td><a id="l4131" class='ln'>4131</a></td><td></td></tr>
<tr name="4132" id="4132">
<td><a id="l4132" class='ln'>4132</a></td><td>  <span class="ct">/* Start for DataStoreMemory: '<a class="ct blk" blk_line="4132">&lt;Root&gt;/Data Store Memory139</a>' */</span></td></tr>
<tr name="4133" id="4133">
<td><a id="l4133" class='ln'>4133</a></td><td>  <a id="4133c3" class="tk">Tr_Ldinc</a> = 0.02F;</td></tr>
<tr name="4134" id="4134">
<td><a id="l4134" class='ln'>4134</a></td><td></td></tr>
<tr name="4135" id="4135">
<td><a id="l4135" class='ln'>4135</a></td><td>  <span class="ct">/* Start for DataStoreMemory: '<a class="ct blk" blk_line="4135">&lt;Root&gt;/Data Store Memory14</a>' */</span></td></tr>
<tr name="4136" id="4136">
<td><a id="l4136" class='ln'>4136</a></td><td>  <a id="4136c3" class="tk">V_OFFSET</a> = 2048.0F;</td></tr>
<tr name="4137" id="4137">
<td><a id="l4137" class='ln'>4137</a></td><td></td></tr>
<tr name="4138" id="4138">
<td><a id="l4138" class='ln'>4138</a></td><td>  <span class="ct">/* Start for DataStoreMemory: '<a class="ct blk" blk_line="4138">&lt;Root&gt;/Data Store Memory140</a>' */</span></td></tr>
<tr name="4139" id="4139">
<td><a id="l4139" class='ln'>4139</a></td><td>  <a id="4139c3" class="tk">Tr_Ldqinc</a> = 0.02F;</td></tr>
<tr name="4140" id="4140">
<td><a id="l4140" class='ln'>4140</a></td><td></td></tr>
<tr name="4141" id="4141">
<td><a id="l4141" class='ln'>4141</a></td><td>  <span class="ct">/* Start for DataStoreMemory: '<a class="ct blk" blk_line="4141">&lt;Root&gt;/Data Store Memory141</a>' */</span></td></tr>
<tr name="4142" id="4142">
<td><a id="l4142" class='ln'>4142</a></td><td>  <a id="4142c3" class="tk">Tr_Tem</a> = 0.02F;</td></tr>
<tr name="4143" id="4143">
<td><a id="l4143" class='ln'>4143</a></td><td></td></tr>
<tr name="4144" id="4144">
<td><a id="l4144" class='ln'>4144</a></td><td>  <span class="ct">/* Start for DataStoreMemory: '<a class="ct blk" blk_line="4144">&lt;Root&gt;/Data Store Memory142</a>' */</span></td></tr>
<tr name="4145" id="4145">
<td><a id="l4145" class='ln'>4145</a></td><td>  <a id="4145c3" class="tk">Tr_Ttotal</a> = 0.02F;</td></tr>
<tr name="4146" id="4146">
<td><a id="l4146" class='ln'>4146</a></td><td></td></tr>
<tr name="4147" id="4147">
<td><a id="l4147" class='ln'>4147</a></td><td>  <span class="ct">/* Start for DataStoreMemory: '<a class="ct blk" blk_line="4147">&lt;Root&gt;/Data Store Memory15</a>' */</span></td></tr>
<tr name="4148" id="4148">
<td><a id="l4148" class='ln'>4148</a></td><td>  <a id="4148c3" class="tk">ResloverFRQ</a> = 20U;</td></tr>
<tr name="4149" id="4149">
<td><a id="l4149" class='ln'>4149</a></td><td></td></tr>
<tr name="4150" id="4150">
<td><a id="l4150" class='ln'>4150</a></td><td>  <span class="ct">/* Start for DataStoreMemory: '<a class="ct blk" blk_line="4150">&lt;Root&gt;/Data Store Memory150</a>' */</span></td></tr>
<tr name="4151" id="4151">
<td><a id="l4151" class='ln'>4151</a></td><td>  <a id="4151c3" class="tk">PI_Multi</a> = 0.5F;</td></tr>
<tr name="4152" id="4152">
<td><a id="l4152" class='ln'>4152</a></td><td></td></tr>
<tr name="4153" id="4153">
<td><a id="l4153" class='ln'>4153</a></td><td>  <span class="ct">/* Start for DataStoreMemory: '<a class="ct blk" blk_line="4153">&lt;Root&gt;/Data Store Memory16</a>' */</span></td></tr>
<tr name="4154" id="4154">
<td><a id="l4154" class='ln'>4154</a></td><td>  <a id="4154c3" class="tk">W_OFFSET</a> = 2048.0F;</td></tr>
<tr name="4155" id="4155">
<td><a id="l4155" class='ln'>4155</a></td><td></td></tr>
<tr name="4156" id="4156">
<td><a id="l4156" class='ln'>4156</a></td><td>  <span class="ct">/* Start for DataStoreMemory: '<a class="ct blk" blk_line="4156">&lt;Root&gt;/Data Store Memory19</a>' */</span></td></tr>
<tr name="4157" id="4157">
<td><a id="l4157" class='ln'>4157</a></td><td>  <a id="4157c3" class="tk">ResloverRES</a> = 125U;</td></tr>
<tr name="4158" id="4158">
<td><a id="l4158" class='ln'>4158</a></td><td></td></tr>
<tr name="4159" id="4159">
<td><a id="l4159" class='ln'>4159</a></td><td>  <span class="ct">/* Start for DataStoreMemory: '<a class="ct blk" blk_line="4159">&lt;Root&gt;/Data Store Memory33</a>' */</span></td></tr>
<tr name="4160" id="4160">
<td><a id="l4160" class='ln'>4160</a></td><td>  <a id="4160c3" class="tk">ResloverMid</a> = 20U;</td></tr>
<tr name="4161" id="4161">
<td><a id="l4161" class='ln'>4161</a></td><td></td></tr>
<tr name="4162" id="4162">
<td><a id="l4162" class='ln'>4162</a></td><td>  <span class="ct">/* Start for DataStoreMemory: '<a class="ct blk" blk_line="4162">&lt;Root&gt;/Data Store Memory6</a>' */</span></td></tr>
<tr name="4163" id="4163">
<td><a id="l4163" class='ln'>4163</a></td><td>  <a id="4163c3" class="tk">U_OFFSET</a> = 2048.0F;</td></tr>
<tr name="4164" id="4164">
<td><a id="l4164" class='ln'>4164</a></td><td></td></tr>
<tr name="4165" id="4165">
<td><a id="l4165" class='ln'>4165</a></td><td>  <span class="ct">/* Start for Atomic SubSystem: '<a class="ct blk" blk_line="4165">&lt;Root&gt;/Initialize Function</a>' */</span></td></tr>
<tr name="4166" id="4166">
<td><a id="l4166" class='ln'>4166</a></td><td></td></tr>
<tr name="4167" id="4167">
<td><a id="l4167" class='ln'>4167</a></td><td>  <span class="ct">/* Start for S-Function (c280xgpio_do): '<a class="ct blk" blk_line="4167">&lt;S4&gt;/Digital Output</a>' incorporates:</span></td></tr>
<tr name="4168" id="4168">
<td><a id="l4168" class='ln'>4168</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4168">&lt;S4&gt;/Buzzer</a>'</span></td></tr>
<tr name="4169" id="4169">
<td><a id="l4169" class='ln'>4169</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4170" id="4170">
<td><a id="l4170" class='ln'>4170</a></td><td>  <a id="4170c3" class="tk">EALLOW</a>;</td></tr>
<tr name="4171" id="4171">
<td><a id="l4171" class='ln'>4171</a></td><td>  <a id="4171c3" class="tk">GpioCtrlRegs</a>.<a id="4171c16" class="tk">GPBMUX1</a>.<a id="4171c24" class="tk">all</a> <a id="4171c28" class="tk">&amp;=</a> 0xFFFFFFCF;</td></tr>
<tr name="4172" id="4172">
<td><a id="l4172" class='ln'>4172</a></td><td>  <a id="4172c3" class="tk">GpioCtrlRegs</a>.<a id="4172c16" class="tk">GPBDIR</a>.<a id="4172c23" class="tk">all</a> <a id="4172c27" class="tk">|=</a> 0x4;</td></tr>
<tr name="4173" id="4173">
<td><a id="l4173" class='ln'>4173</a></td><td>  <a id="4173c3" class="tk">EDIS</a>;</td></tr>
<tr name="4174" id="4174">
<td><a id="l4174" class='ln'>4174</a></td><td></td></tr>
<tr name="4175" id="4175">
<td><a id="l4175" class='ln'>4175</a></td><td>  <span class="ct">/* Constant: '<a class="ct blk" blk_line="4175">&lt;S4&gt;/Constant11</a>' */</span></td></tr>
<tr name="4176" id="4176">
<td><a id="l4176" class='ln'>4176</a></td><td>  <a id="4176c3" class="tk">TEST_IPM_2_0_SPITransmit2_Start</a>(<a id="4176c35" class="tk">&amp;</a><a id="4176c36" class="tk">TEST_IPM_2_0_DW</a>.<a id="4176c52" class="tk">SPITransmit</a>);</td></tr>
<tr name="4177" id="4177">
<td><a id="l4177" class='ln'>4177</a></td><td></td></tr>
<tr name="4178" id="4178">
<td><a id="l4178" class='ln'>4178</a></td><td>  <span class="ct">/* End of Start for SubSystem: '<a class="ct blk" blk_line="4178">&lt;Root&gt;/Initialize Function</a>' */</span></td></tr>
<tr name="4179" id="4179">
<td><a id="l4179" class='ln'>4179</a></td><td></td></tr>
<tr name="4180" id="4180">
<td><a id="l4180" class='ln'>4180</a></td><td>  <span class="ct">/* SystemInitialize for S-Function (idletask): '<a class="ct blk" blk_line="4180">&lt;Root&gt;/Idle Task</a>' incorporates:</span></td></tr>
<tr name="4181" id="4181">
<td><a id="l4181" class='ln'>4181</a></td><td><span class="ct">   *  SubSystem: '<a class="ct blk" blk_line="4181">&lt;Root&gt;/BackgroundTask</a>'</span></td></tr>
<tr name="4182" id="4182">
<td><a id="l4182" class='ln'>4182</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4183" id="4183">
<td><a id="l4183" class='ln'>4183</a></td><td>  <a id="4183c3" class="tk">TEST_IPM_2__BackgroundTask_Init</a>();</td></tr>
<tr name="4184" id="4184">
<td><a id="l4184" class='ln'>4184</a></td><td></td></tr>
<tr name="4185" id="4185">
<td><a id="l4185" class='ln'>4185</a></td><td>  <span class="ct">/* End of SystemInitialize for S-Function (idletask): '<a class="ct blk" blk_line="4185">&lt;Root&gt;/Idle Task</a>' */</span></td></tr>
<tr name="4186" id="4186">
<td><a id="l4186" class='ln'>4186</a></td><td></td></tr>
<tr name="4187" id="4187">
<td><a id="l4187" class='ln'>4187</a></td><td>  <span class="ct">/* SystemInitialize for S-Function (c28xisr_c2000): '<a class="ct blk" blk_line="4187">&lt;Root&gt;/C28x Hardware Interrupt</a>' incorporates:</span></td></tr>
<tr name="4188" id="4188">
<td><a id="l4188" class='ln'>4188</a></td><td><span class="ct">   *  SubSystem: '<a class="ct blk" blk_line="4188">&lt;Root&gt;/INT</a>'</span></td></tr>
<tr name="4189" id="4189">
<td><a id="l4189" class='ln'>4189</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4190" id="4190">
<td><a id="l4190" class='ln'>4190</a></td><td></td></tr>
<tr name="4191" id="4191">
<td><a id="l4191" class='ln'>4191</a></td><td>  <span class="ct">/* System initialize for function-call system: '<a class="ct blk" blk_line="4191">&lt;Root&gt;/INT</a>' */</span></td></tr>
<tr name="4192" id="4192">
<td><a id="l4192" class='ln'>4192</a></td><td>  <a id="4192c3" class="tk">TEST_IPM_2_0_DW</a>.<a id="4192c19" class="tk">is_active_c3_TEST_IPM_2_0</a> = 0U;</td></tr>
<tr name="4193" id="4193">
<td><a id="l4193" class='ln'>4193</a></td><td>  <a id="4193c3" class="tk">TEST_IPM_2_0_DW</a>.<a id="4193c19" class="tk">is_c3_TEST_IPM_2_0</a> = <a id="4193c40" class="tk">TEST_IPM_2_0_IN_NO_ACTIVE_CHILD</a>;</td></tr>
<tr name="4194" id="4194">
<td><a id="l4194" class='ln'>4194</a></td><td></td></tr>
<tr name="4195" id="4195">
<td><a id="l4195" class='ln'>4195</a></td><td>  <span class="ct">/* SystemInitialize for Chart: '<a class="ct blk" blk_line="4195">&lt;S3&gt;/Chart</a>' incorporates:</span></td></tr>
<tr name="4196" id="4196">
<td><a id="l4196" class='ln'>4196</a></td><td><span class="ct">   *  SubSystem: '<a class="ct blk" blk_line="4196">&lt;S3&gt;/AD2S1210 Init</a>'</span></td></tr>
<tr name="4197" id="4197">
<td><a id="l4197" class='ln'>4197</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4198" id="4198">
<td><a id="l4198" class='ln'>4198</a></td><td>  <span class="ct">/* SystemInitialize for Chart: '<a class="ct blk" blk_line="4198">&lt;S19&gt;/AD2S1210</a>' */</span></td></tr>
<tr name="4199" id="4199">
<td><a id="l4199" class='ln'>4199</a></td><td>  <a id="4199c3" class="tk">TEST_IPM_2_0_DW</a>.<a id="4199c19" class="tk">is_active_c1_TEST_IPM_2_0</a> = 0U;</td></tr>
<tr name="4200" id="4200">
<td><a id="l4200" class='ln'>4200</a></td><td>  <a id="4200c3" class="tk">TEST_IPM_2_0_DW</a>.<a id="4200c19" class="tk">is_c1_TEST_IPM_2_0</a> = <a id="4200c40" class="tk">TEST_IPM_2_0_IN_NO_ACTIVE_CHILD</a>;</td></tr>
<tr name="4201" id="4201">
<td><a id="l4201" class='ln'>4201</a></td><td></td></tr>
<tr name="4202" id="4202">
<td><a id="l4202" class='ln'>4202</a></td><td>  <span class="ct">/* SystemInitialize for Chart: '<a class="ct blk" blk_line="4202">&lt;S3&gt;/Chart</a>' incorporates:</span></td></tr>
<tr name="4203" id="4203">
<td><a id="l4203" class='ln'>4203</a></td><td><span class="ct">   *  SubSystem: '<a class="ct blk" blk_line="4203">&lt;S3&gt;/Current Bias Init</a>'</span></td></tr>
<tr name="4204" id="4204">
<td><a id="l4204" class='ln'>4204</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4205" id="4205">
<td><a id="l4205" class='ln'>4205</a></td><td>  <span class="ct">/* SystemInitialize for MATLAB Function: '<a class="ct blk" blk_line="4205">&lt;S21&gt;/MATLAB Function</a>' */</span></td></tr>
<tr name="4206" id="4206">
<td><a id="l4206" class='ln'>4206</a></td><td>  <a id="4206c3" class="tk">TEST_IPM_2_0_DW</a>.<a id="4206c19" class="tk">Tick_b</a> = 0U;</td></tr>
<tr name="4207" id="4207">
<td><a id="l4207" class='ln'>4207</a></td><td></td></tr>
<tr name="4208" id="4208">
<td><a id="l4208" class='ln'>4208</a></td><td>  <span class="ct">/* SystemInitialize for Chart: '<a class="ct blk" blk_line="4208">&lt;S3&gt;/Chart</a>' incorporates:</span></td></tr>
<tr name="4209" id="4209">
<td><a id="l4209" class='ln'>4209</a></td><td><span class="ct">   *  SubSystem: '<a class="ct blk" blk_line="4209">&lt;S3&gt;/Read Rotor Position</a>'</span></td></tr>
<tr name="4210" id="4210">
<td><a id="l4210" class='ln'>4210</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4211" id="4211">
<td><a id="l4211" class='ln'>4211</a></td><td>  <span class="ct">/* SystemInitialize for MATLAB Function: '<a class="ct blk" blk_line="4211">&lt;S29&gt;/MATLAB Function</a>' */</span></td></tr>
<tr name="4212" id="4212">
<td><a id="l4212" class='ln'>4212</a></td><td>  <a id="4212c3" class="tk">TEST_IPM_2_0_DW</a>.<a id="4212c19" class="tk">Tick</a> = 0U;</td></tr>
<tr name="4213" id="4213">
<td><a id="l4213" class='ln'>4213</a></td><td></td></tr>
<tr name="4214" id="4214">
<td><a id="l4214" class='ln'>4214</a></td><td>  <span class="ct">/* SystemInitialize for Chart: '<a class="ct blk" blk_line="4214">&lt;S3&gt;/Chart</a>' incorporates:</span></td></tr>
<tr name="4215" id="4215">
<td><a id="l4215" class='ln'>4215</a></td><td><span class="ct">   *  SubSystem: '<a class="ct blk" blk_line="4215">&lt;S3&gt;/Motor Control</a>'</span></td></tr>
<tr name="4216" id="4216">
<td><a id="l4216" class='ln'>4216</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4217" id="4217">
<td><a id="l4217" class='ln'>4217</a></td><td>  <span class="ct">/* SystemInitialize for IfAction SubSystem: '<a class="ct blk" blk_line="4217">&lt;S28&gt;/TorqueMode</a>' */</span></td></tr>
<tr name="4218" id="4218">
<td><a id="l4218" class='ln'>4218</a></td><td>  <span class="ct">/* SystemInitialize for Atomic SubSystem: '<a class="ct blk" blk_line="4218">&lt;S57&gt;/Current_PI1</a>' */</span></td></tr>
<tr name="4219" id="4219">
<td><a id="l4219" class='ln'>4219</a></td><td>  <span class="ct">/* SystemInitialize for MATLAB Function: '<a class="ct blk" blk_line="4219">&lt;S91&gt;/MATLAB Function5</a>' */</span></td></tr>
<tr name="4220" id="4220">
<td><a id="l4220" class='ln'>4220</a></td><td>  <a id="4220c3" class="tk">TEST_IPM_2_0_DW</a>.<a id="4220c19" class="tk">HFI_COUNT</a> = 0.0F;</td></tr>
<tr name="4221" id="4221">
<td><a id="l4221" class='ln'>4221</a></td><td></td></tr>
<tr name="4222" id="4222">
<td><a id="l4222" class='ln'>4222</a></td><td>  <span class="ct">/* End of SystemInitialize for SubSystem: '<a class="ct blk" blk_line="4222">&lt;S57&gt;/Current_PI1</a>' */</span></td></tr>
<tr name="4223" id="4223">
<td><a id="l4223" class='ln'>4223</a></td><td>  <span class="ct">/* End of SystemInitialize for SubSystem: '<a class="ct blk" blk_line="4223">&lt;S28&gt;/TorqueMode</a>' */</span></td></tr>
<tr name="4224" id="4224">
<td><a id="l4224" class='ln'>4224</a></td><td></td></tr>
<tr name="4225" id="4225">
<td><a id="l4225" class='ln'>4225</a></td><td>  <span class="ct">/* SystemInitialize for IfAction SubSystem: '<a class="ct blk" blk_line="4225">&lt;S28&gt;/SpeedMode</a>' */</span></td></tr>
<tr name="4226" id="4226">
<td><a id="l4226" class='ln'>4226</a></td><td>  <span class="ct">/* SystemInitialize for MATLAB Function: '<a class="ct blk" blk_line="4226">&lt;S55&gt;/MATLAB Function</a>' */</span></td></tr>
<tr name="4227" id="4227">
<td><a id="l4227" class='ln'>4227</a></td><td>  <a id="4227c3" class="tk">TEST_IPM_2_0_DW</a>.<a id="4227c19" class="tk">count_f</a> = 0U;</td></tr>
<tr name="4228" id="4228">
<td><a id="l4228" class='ln'>4228</a></td><td></td></tr>
<tr name="4229" id="4229">
<td><a id="l4229" class='ln'>4229</a></td><td>  <span class="ct">/* End of SystemInitialize for SubSystem: '<a class="ct blk" blk_line="4229">&lt;S28&gt;/SpeedMode</a>' */</span></td></tr>
<tr name="4230" id="4230">
<td><a id="l4230" class='ln'>4230</a></td><td></td></tr>
<tr name="4231" id="4231">
<td><a id="l4231" class='ln'>4231</a></td><td>  <span class="ct">/* SystemInitialize for IfAction SubSystem: '<a class="ct blk" blk_line="4231">&lt;S28&gt;/FbLMode</a>' */</span></td></tr>
<tr name="4232" id="4232">
<td><a id="l4232" class='ln'>4232</a></td><td>  <span class="ct">/* SystemInitialize for MATLAB Function: '<a class="ct blk" blk_line="4232">&lt;S51&gt;/MATLAB Function2</a>' */</span></td></tr>
<tr name="4233" id="4233">
<td><a id="l4233" class='ln'>4233</a></td><td>  <a id="4233c3" class="tk">TEST_IPM_2_0_DW</a>.<a id="4233c19" class="tk">t</a> = 0.0F;</td></tr>
<tr name="4234" id="4234">
<td><a id="l4234" class='ln'>4234</a></td><td></td></tr>
<tr name="4235" id="4235">
<td><a id="l4235" class='ln'>4235</a></td><td>  <span class="ct">/* End of SystemInitialize for SubSystem: '<a class="ct blk" blk_line="4235">&lt;S28&gt;/FbLMode</a>' */</span></td></tr>
<tr name="4236" id="4236">
<td><a id="l4236" class='ln'>4236</a></td><td></td></tr>
<tr name="4237" id="4237">
<td><a id="l4237" class='ln'>4237</a></td><td>  <span class="ct">/* SystemInitialize for Chart: '<a class="ct blk" blk_line="4237">&lt;S3&gt;/Chart</a>' incorporates:</span></td></tr>
<tr name="4238" id="4238">
<td><a id="l4238" class='ln'>4238</a></td><td><span class="ct">   *  SubSystem: '<a class="ct blk" blk_line="4238">&lt;S3&gt;/MAX5742</a>'</span></td></tr>
<tr name="4239" id="4239">
<td><a id="l4239" class='ln'>4239</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4240" id="4240">
<td><a id="l4240" class='ln'>4240</a></td><td>  <span class="ct">/* SystemInitialize for MATLAB Function: '<a class="ct blk" blk_line="4240">&lt;S27&gt;/MAX1</a>' */</span></td></tr>
<tr name="4241" id="4241">
<td><a id="l4241" class='ln'>4241</a></td><td>  <a id="4241c3" class="tk">TEST_IPM_2_0_DW</a>.<a id="4241c19" class="tk">count</a> = 1U;</td></tr>
<tr name="4242" id="4242">
<td><a id="l4242" class='ln'>4242</a></td><td></td></tr>
<tr name="4243" id="4243">
<td><a id="l4243" class='ln'>4243</a></td><td>  <span class="ct">/* End of SystemInitialize for S-Function (c28xisr_c2000): '<a class="ct blk" blk_line="4243">&lt;Root&gt;/C28x Hardware Interrupt</a>' */</span></td></tr>
<tr name="4244" id="4244">
<td><a id="l4244" class='ln'>4244</a></td><td></td></tr>
<tr name="4245" id="4245">
<td><a id="l4245" class='ln'>4245</a></td><td>  <span class="ct">/* SystemInitialize for Atomic SubSystem: '<a class="ct blk" blk_line="4245">&lt;Root&gt;/Initialize Function</a>' */</span></td></tr>
<tr name="4246" id="4246">
<td><a id="l4246" class='ln'>4246</a></td><td>  <span class="ct">/* S-Function (User_Defined_Code): '<a class="ct blk" blk_line="4246">&lt;S4&gt;/S-Function</a>' */</span></td></tr>
<tr name="4247" id="4247">
<td><a id="l4247" class='ln'>4247</a></td><td>  <span class="ct">/*CCCCC */</span></td></tr>
<tr name="4248" id="4248">
<td><a id="l4248" class='ln'>4248</a></td><td>  <span class="ct">/*  */</span></td></tr>
<tr name="4249" id="4249">
<td><a id="l4249" class='ln'>4249</a></td><td>  <a id="4249c3" class="tk">DELAY_US</a>(5000L);</td></tr>
<tr name="4250" id="4250">
<td><a id="l4250" class='ln'>4250</a></td><td></td></tr>
<tr name="4251" id="4251">
<td><a id="l4251" class='ln'>4251</a></td><td>  <span class="ct">/* S-Function (User_Defined_Code): '<a class="ct blk" blk_line="4251">&lt;S4&gt;/S-Function1</a>' */</span></td></tr>
<tr name="4252" id="4252">
<td><a id="l4252" class='ln'>4252</a></td><td>  <span class="ct">/*CCCCC */</span></td></tr>
<tr name="4253" id="4253">
<td><a id="l4253" class='ln'>4253</a></td><td>  <span class="ct">/*  */</span></td></tr>
<tr name="4254" id="4254">
<td><a id="l4254" class='ln'>4254</a></td><td>  <span class="kw">__asm</span>(" MSETFLG RNDF32=1");</td></tr>
<tr name="4255" id="4255">
<td><a id="l4255" class='ln'>4255</a></td><td></td></tr>
<tr name="4256" id="4256">
<td><a id="l4256" class='ln'>4256</a></td><td>  <span class="ct">/* S-Function (c280xgpio_do): '<a class="ct blk" blk_line="4256">&lt;S4&gt;/Digital Output</a>' incorporates:</span></td></tr>
<tr name="4257" id="4257">
<td><a id="l4257" class='ln'>4257</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4257">&lt;S4&gt;/Buzzer</a>'</span></td></tr>
<tr name="4258" id="4258">
<td><a id="l4258" class='ln'>4258</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4259" id="4259">
<td><a id="l4259" class='ln'>4259</a></td><td>  <span class="br">{</span></td></tr>
<tr name="4260" id="4260">
<td><a id="l4260" class='ln'>4260</a></td><td>    <span class="kw">if</span> (0U)</td></tr>
<tr name="4261" id="4261">
<td><a id="l4261" class='ln'>4261</a></td><td>      <a id="4261c7" class="tk">GpioDataRegs</a>.<a id="4261c20" class="tk">GPBSET</a>.<a id="4261c27" class="tk">bit</a>.<a id="4261c31" class="tk">GPIO34</a> = 1;</td></tr>
<tr name="4262" id="4262">
<td><a id="l4262" class='ln'>4262</a></td><td>    <span class="kw">else</span></td></tr>
<tr name="4263" id="4263">
<td><a id="l4263" class='ln'>4263</a></td><td>      <a id="4263c7" class="tk">GpioDataRegs</a>.<a id="4263c20" class="tk">GPBCLEAR</a>.<a id="4263c29" class="tk">bit</a>.<a id="4263c33" class="tk">GPIO34</a> = 1;</td></tr>
<tr name="4264" id="4264">
<td><a id="l4264" class='ln'>4264</a></td><td>  <span class="br">}</span></td></tr>
<tr name="4265" id="4265">
<td><a id="l4265" class='ln'>4265</a></td><td></td></tr>
<tr name="4266" id="4266">
<td><a id="l4266" class='ln'>4266</a></td><td>  <span class="ct">/* Constant: '<a class="ct blk" blk_line="4266">&lt;S4&gt;/Constant11</a>' */</span></td></tr>
<tr name="4267" id="4267">
<td><a id="l4267" class='ln'>4267</a></td><td>  <a id="4267c3" class="tk">TEST_IPM_2_0_SPITransmit2</a>(65296U, <a id="4267c37" class="tk">&amp;</a><a id="4267c38" class="tk">TEST_IPM_2_0_DW</a>.<a id="4267c54" class="tk">SPITransmit</a>);</td></tr>
<tr name="4268" id="4268">
<td><a id="l4268" class='ln'>4268</a></td><td></td></tr>
<tr name="4269" id="4269">
<td><a id="l4269" class='ln'>4269</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4269">&lt;S4&gt;/Data Store Write</a>' incorporates:</span></td></tr>
<tr name="4270" id="4270">
<td><a id="l4270" class='ln'>4270</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4270">&lt;S4&gt;/Constant</a>'</span></td></tr>
<tr name="4271" id="4271">
<td><a id="l4271" class='ln'>4271</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4272" id="4272">
<td><a id="l4272" class='ln'>4272</a></td><td>  <a id="4272c3" class="tk">InitMode</a> = 1U;</td></tr>
<tr name="4273" id="4273">
<td><a id="l4273" class='ln'>4273</a></td><td></td></tr>
<tr name="4274" id="4274">
<td><a id="l4274" class='ln'>4274</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4274">&lt;S4&gt;/Data Store Write2</a>' incorporates:</span></td></tr>
<tr name="4275" id="4275">
<td><a id="l4275" class='ln'>4275</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4275">&lt;S4&gt;/Constant1</a>'</span></td></tr>
<tr name="4276" id="4276">
<td><a id="l4276" class='ln'>4276</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4277" id="4277">
<td><a id="l4277" class='ln'>4277</a></td><td>  <a id="4277c3" class="tk">ResloverFRQ</a> = 40U;</td></tr>
<tr name="4278" id="4278">
<td><a id="l4278" class='ln'>4278</a></td><td></td></tr>
<tr name="4279" id="4279">
<td><a id="l4279" class='ln'>4279</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4279">&lt;S4&gt;/Data Store Write10</a>' incorporates:</span></td></tr>
<tr name="4280" id="4280">
<td><a id="l4280" class='ln'>4280</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4280">&lt;S4&gt;/Constant10</a>'</span></td></tr>
<tr name="4281" id="4281">
<td><a id="l4281" class='ln'>4281</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4282" id="4282">
<td><a id="l4282" class='ln'>4282</a></td><td>  <a id="4282c3" class="tk">N_Filter</a> = 5.0F;</td></tr>
<tr name="4283" id="4283">
<td><a id="l4283" class='ln'>4283</a></td><td></td></tr>
<tr name="4284" id="4284">
<td><a id="l4284" class='ln'>4284</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4284">&lt;S4&gt;/Data Store Write12</a>' incorporates:</span></td></tr>
<tr name="4285" id="4285">
<td><a id="l4285" class='ln'>4285</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4285">&lt;S4&gt;/Constant12</a>'</span></td></tr>
<tr name="4286" id="4286">
<td><a id="l4286" class='ln'>4286</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4287" id="4287">
<td><a id="l4287" class='ln'>4287</a></td><td>  <a id="4287c3" class="tk">ResloverMid</a> = 7556U;</td></tr>
<tr name="4288" id="4288">
<td><a id="l4288" class='ln'>4288</a></td><td></td></tr>
<tr name="4289" id="4289">
<td><a id="l4289" class='ln'>4289</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4289">&lt;S4&gt;/Data Store Write14</a>' incorporates:</span></td></tr>
<tr name="4290" id="4290">
<td><a id="l4290" class='ln'>4290</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4290">&lt;S4&gt;/Constant13</a>'</span></td></tr>
<tr name="4291" id="4291">
<td><a id="l4291" class='ln'>4291</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4292" id="4292">
<td><a id="l4292" class='ln'>4292</a></td><td>  <a id="4292c3" class="tk">K</a> = 0.25F;</td></tr>
<tr name="4293" id="4293">
<td><a id="l4293" class='ln'>4293</a></td><td></td></tr>
<tr name="4294" id="4294">
<td><a id="l4294" class='ln'>4294</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4294">&lt;S4&gt;/Data Store Write15</a>' incorporates:</span></td></tr>
<tr name="4295" id="4295">
<td><a id="l4295" class='ln'>4295</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4295">&lt;S4&gt;/Constant15</a>'</span></td></tr>
<tr name="4296" id="4296">
<td><a id="l4296" class='ln'>4296</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4297" id="4297">
<td><a id="l4297" class='ln'>4297</a></td><td>  <a id="4297c3" class="tk">N_Step</a> = 0.3F;</td></tr>
<tr name="4298" id="4298">
<td><a id="l4298" class='ln'>4298</a></td><td></td></tr>
<tr name="4299" id="4299">
<td><a id="l4299" class='ln'>4299</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4299">&lt;S4&gt;/Data Store Write11</a>' incorporates:</span></td></tr>
<tr name="4300" id="4300">
<td><a id="l4300" class='ln'>4300</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4300">&lt;S4&gt;/Constant16</a>'</span></td></tr>
<tr name="4301" id="4301">
<td><a id="l4301" class='ln'>4301</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4302" id="4302">
<td><a id="l4302" class='ln'>4302</a></td><td>  <a id="4302c3" class="tk">HFI_Umd</a> = 0.0F;</td></tr>
<tr name="4303" id="4303">
<td><a id="l4303" class='ln'>4303</a></td><td></td></tr>
<tr name="4304" id="4304">
<td><a id="l4304" class='ln'>4304</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4304">&lt;S4&gt;/Data Store Write16</a>' incorporates:</span></td></tr>
<tr name="4305" id="4305">
<td><a id="l4305" class='ln'>4305</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4305">&lt;S4&gt;/Constant17</a>'</span></td></tr>
<tr name="4306" id="4306">
<td><a id="l4306" class='ln'>4306</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4307" id="4307">
<td><a id="l4307" class='ln'>4307</a></td><td>  <a id="4307c3" class="tk">HFI_Umq</a> = 0.0F;</td></tr>
<tr name="4308" id="4308">
<td><a id="l4308" class='ln'>4308</a></td><td></td></tr>
<tr name="4309" id="4309">
<td><a id="l4309" class='ln'>4309</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4309">&lt;S4&gt;/Data Store Write17</a>' incorporates:</span></td></tr>
<tr name="4310" id="4310">
<td><a id="l4310" class='ln'>4310</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4310">&lt;S4&gt;/Constant18</a>'</span></td></tr>
<tr name="4311" id="4311">
<td><a id="l4311" class='ln'>4311</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4312" id="4312">
<td><a id="l4312" class='ln'>4312</a></td><td>  <a id="4312c3" class="tk">HFI_FRQ</a> = 400.0F;</td></tr>
<tr name="4313" id="4313">
<td><a id="l4313" class='ln'>4313</a></td><td></td></tr>
<tr name="4314" id="4314">
<td><a id="l4314" class='ln'>4314</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4314">&lt;S4&gt;/Data Store Write27</a>' incorporates:</span></td></tr>
<tr name="4315" id="4315">
<td><a id="l4315" class='ln'>4315</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4315">&lt;S4&gt;/Constant19</a>'</span></td></tr>
<tr name="4316" id="4316">
<td><a id="l4316" class='ln'>4316</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4317" id="4317">
<td><a id="l4317" class='ln'>4317</a></td><td>  <a id="4317c3" class="tk">Tr_Ldqinc</a> = <a id="4317c15" class="tk">-</a>8.0E-6F;</td></tr>
<tr name="4318" id="4318">
<td><a id="l4318" class='ln'>4318</a></td><td></td></tr>
<tr name="4319" id="4319">
<td><a id="l4319" class='ln'>4319</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4319">&lt;S4&gt;/Data Store Write1</a>' incorporates:</span></td></tr>
<tr name="4320" id="4320">
<td><a id="l4320" class='ln'>4320</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4320">&lt;S4&gt;/Constant2</a>'</span></td></tr>
<tr name="4321" id="4321">
<td><a id="l4321" class='ln'>4321</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4322" id="4322">
<td><a id="l4322" class='ln'>4322</a></td><td>  <a id="4322c3" class="tk">ResloverRES</a> = 125U;</td></tr>
<tr name="4323" id="4323">
<td><a id="l4323" class='ln'>4323</a></td><td></td></tr>
<tr name="4324" id="4324">
<td><a id="l4324" class='ln'>4324</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4324">&lt;S4&gt;/Data Store Write19</a>' incorporates:</span></td></tr>
<tr name="4325" id="4325">
<td><a id="l4325" class='ln'>4325</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4325">&lt;S4&gt;/Constant20</a>'</span></td></tr>
<tr name="4326" id="4326">
<td><a id="l4326" class='ln'>4326</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4327" id="4327">
<td><a id="l4327" class='ln'>4327</a></td><td>  <a id="4327c3" class="tk">DEKF_R</a> = 5000.0F;</td></tr>
<tr name="4328" id="4328">
<td><a id="l4328" class='ln'>4328</a></td><td></td></tr>
<tr name="4329" id="4329">
<td><a id="l4329" class='ln'>4329</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4329">&lt;S4&gt;/Data Store Write20</a>' incorporates:</span></td></tr>
<tr name="4330" id="4330">
<td><a id="l4330" class='ln'>4330</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4330">&lt;S4&gt;/Constant21</a>'</span></td></tr>
<tr name="4331" id="4331">
<td><a id="l4331" class='ln'>4331</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4332" id="4332">
<td><a id="l4332" class='ln'>4332</a></td><td>  <a id="4332c3" class="tk">DEKF_Qx</a> = 1.0F;</td></tr>
<tr name="4333" id="4333">
<td><a id="l4333" class='ln'>4333</a></td><td></td></tr>
<tr name="4334" id="4334">
<td><a id="l4334" class='ln'>4334</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4334">&lt;S4&gt;/Data Store Write23</a>' incorporates:</span></td></tr>
<tr name="4335" id="4335">
<td><a id="l4335" class='ln'>4335</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4335">&lt;S4&gt;/Constant22</a>'</span></td></tr>
<tr name="4336" id="4336">
<td><a id="l4336" class='ln'>4336</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4337" id="4337">
<td><a id="l4337" class='ln'>4337</a></td><td>  <a id="4337c3" class="tk">DEKF_QpRs</a> = 2.0E-6F;</td></tr>
<tr name="4338" id="4338">
<td><a id="l4338" class='ln'>4338</a></td><td></td></tr>
<tr name="4339" id="4339">
<td><a id="l4339" class='ln'>4339</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4339">&lt;S4&gt;/Data Store Write22</a>' incorporates:</span></td></tr>
<tr name="4340" id="4340">
<td><a id="l4340" class='ln'>4340</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4340">&lt;S4&gt;/Constant23</a>'</span></td></tr>
<tr name="4341" id="4341">
<td><a id="l4341" class='ln'>4341</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4342" id="4342">
<td><a id="l4342" class='ln'>4342</a></td><td>  <a id="4342c3" class="tk">DEKF_QpLdd</a> = 3.587F;</td></tr>
<tr name="4343" id="4343">
<td><a id="l4343" class='ln'>4343</a></td><td></td></tr>
<tr name="4344" id="4344">
<td><a id="l4344" class='ln'>4344</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4344">&lt;S4&gt;/Data Store Write21</a>' incorporates:</span></td></tr>
<tr name="4345" id="4345">
<td><a id="l4345" class='ln'>4345</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4345">&lt;S4&gt;/Constant24</a>'</span></td></tr>
<tr name="4346" id="4346">
<td><a id="l4346" class='ln'>4346</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4347" id="4347">
<td><a id="l4347" class='ln'>4347</a></td><td>  <a id="4347c3" class="tk">DEKF_QpLdq</a> = 0.448F;</td></tr>
<tr name="4348" id="4348">
<td><a id="l4348" class='ln'>4348</a></td><td></td></tr>
<tr name="4349" id="4349">
<td><a id="l4349" class='ln'>4349</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4349">&lt;S4&gt;/Data Store Write24</a>' incorporates:</span></td></tr>
<tr name="4350" id="4350">
<td><a id="l4350" class='ln'>4350</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4350">&lt;S4&gt;/Constant25</a>'</span></td></tr>
<tr name="4351" id="4351">
<td><a id="l4351" class='ln'>4351</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4352" id="4352">
<td><a id="l4352" class='ln'>4352</a></td><td>  <a id="4352c3" class="tk">DEKF_QpLqq</a> = 12.556F;</td></tr>
<tr name="4353" id="4353">
<td><a id="l4353" class='ln'>4353</a></td><td></td></tr>
<tr name="4354" id="4354">
<td><a id="l4354" class='ln'>4354</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4354">&lt;S4&gt;/Data Store Write26</a>' incorporates:</span></td></tr>
<tr name="4355" id="4355">
<td><a id="l4355" class='ln'>4355</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4355">&lt;S4&gt;/Constant26</a>'</span></td></tr>
<tr name="4356" id="4356">
<td><a id="l4356" class='ln'>4356</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4357" id="4357">
<td><a id="l4357" class='ln'>4357</a></td><td>  <a id="4357c3" class="tk">Tr_Ldinc</a> = 9.5E-5F;</td></tr>
<tr name="4358" id="4358">
<td><a id="l4358" class='ln'>4358</a></td><td></td></tr>
<tr name="4359" id="4359">
<td><a id="l4359" class='ln'>4359</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4359">&lt;S4&gt;/Data Store Write28</a>' incorporates:</span></td></tr>
<tr name="4360" id="4360">
<td><a id="l4360" class='ln'>4360</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4360">&lt;S4&gt;/Constant27</a>'</span></td></tr>
<tr name="4361" id="4361">
<td><a id="l4361" class='ln'>4361</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4362" id="4362">
<td><a id="l4362" class='ln'>4362</a></td><td>  <a id="4362c3" class="tk">Tr_Lqinc</a> = 0.00024F;</td></tr>
<tr name="4363" id="4363">
<td><a id="l4363" class='ln'>4363</a></td><td></td></tr>
<tr name="4364" id="4364">
<td><a id="l4364" class='ln'>4364</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4364">&lt;S4&gt;/Data Store Write29</a>' incorporates:</span></td></tr>
<tr name="4365" id="4365">
<td><a id="l4365" class='ln'>4365</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4365">&lt;S4&gt;/Constant28</a>'</span></td></tr>
<tr name="4366" id="4366">
<td><a id="l4366" class='ln'>4366</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4367" id="4367">
<td><a id="l4367" class='ln'>4367</a></td><td>  <a id="4367c3" class="tk">Tr_Lqap</a> = 0.00035F;</td></tr>
<tr name="4368" id="4368">
<td><a id="l4368" class='ln'>4368</a></td><td></td></tr>
<tr name="4369" id="4369">
<td><a id="l4369" class='ln'>4369</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4369">&lt;S4&gt;/Data Store Write25</a>' incorporates:</span></td></tr>
<tr name="4370" id="4370">
<td><a id="l4370" class='ln'>4370</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4370">&lt;S4&gt;/Constant29</a>'</span></td></tr>
<tr name="4371" id="4371">
<td><a id="l4371" class='ln'>4371</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4372" id="4372">
<td><a id="l4372" class='ln'>4372</a></td><td>  <a id="4372c3" class="tk">Tr_Ldap</a> = 9.7E-5F;</td></tr>
<tr name="4373" id="4373">
<td><a id="l4373" class='ln'>4373</a></td><td></td></tr>
<tr name="4374" id="4374">
<td><a id="l4374" class='ln'>4374</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4374">&lt;S4&gt;/Data Store Write18</a>' incorporates:</span></td></tr>
<tr name="4375" id="4375">
<td><a id="l4375" class='ln'>4375</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4375">&lt;S4&gt;/Constant30</a>'</span></td></tr>
<tr name="4376" id="4376">
<td><a id="l4376" class='ln'>4376</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4377" id="4377">
<td><a id="l4377" class='ln'>4377</a></td><td>  <a id="4377c3" class="tk">Tr_Phidm</a> = 0.057F;</td></tr>
<tr name="4378" id="4378">
<td><a id="l4378" class='ln'>4378</a></td><td></td></tr>
<tr name="4379" id="4379">
<td><a id="l4379" class='ln'>4379</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4379">&lt;S4&gt;/Data Store Write30</a>' incorporates:</span></td></tr>
<tr name="4380" id="4380">
<td><a id="l4380" class='ln'>4380</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4380">&lt;S4&gt;/Constant31</a>'</span></td></tr>
<tr name="4381" id="4381">
<td><a id="l4381" class='ln'>4381</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4382" id="4382">
<td><a id="l4382" class='ln'>4382</a></td><td>  <a id="4382c3" class="tk">Udc_Filter</a> = 50.0F;</td></tr>
<tr name="4383" id="4383">
<td><a id="l4383" class='ln'>4383</a></td><td></td></tr>
<tr name="4384" id="4384">
<td><a id="l4384" class='ln'>4384</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4384">&lt;S4&gt;/Data Store Write31</a>' incorporates:</span></td></tr>
<tr name="4385" id="4385">
<td><a id="l4385" class='ln'>4385</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4385">&lt;S4&gt;/Constant32</a>'</span></td></tr>
<tr name="4386" id="4386">
<td><a id="l4386" class='ln'>4386</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4387" id="4387">
<td><a id="l4387" class='ln'>4387</a></td><td>  <a id="4387c3" class="tk">Udc_Step</a> = 10.0F;</td></tr>
<tr name="4388" id="4388">
<td><a id="l4388" class='ln'>4388</a></td><td></td></tr>
<tr name="4389" id="4389">
<td><a id="l4389" class='ln'>4389</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4389">&lt;S4&gt;/Data Store Write32</a>' incorporates:</span></td></tr>
<tr name="4390" id="4390">
<td><a id="l4390" class='ln'>4390</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4390">&lt;S4&gt;/Constant33</a>'</span></td></tr>
<tr name="4391" id="4391">
<td><a id="l4391" class='ln'>4391</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4392" id="4392">
<td><a id="l4392" class='ln'>4392</a></td><td>  <a id="4392c3" class="tk">Udc_Kp</a> = 0.01F;</td></tr>
<tr name="4393" id="4393">
<td><a id="l4393" class='ln'>4393</a></td><td></td></tr>
<tr name="4394" id="4394">
<td><a id="l4394" class='ln'>4394</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4394">&lt;S4&gt;/Data Store Write33</a>' incorporates:</span></td></tr>
<tr name="4395" id="4395">
<td><a id="l4395" class='ln'>4395</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4395">&lt;S4&gt;/Constant34</a>'</span></td></tr>
<tr name="4396" id="4396">
<td><a id="l4396" class='ln'>4396</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4397" id="4397">
<td><a id="l4397" class='ln'>4397</a></td><td>  <a id="4397c3" class="tk">Udc_Ki</a> = 0.6F;</td></tr>
<tr name="4398" id="4398">
<td><a id="l4398" class='ln'>4398</a></td><td></td></tr>
<tr name="4399" id="4399">
<td><a id="l4399" class='ln'>4399</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4399">&lt;S4&gt;/Data Store Write34</a>' incorporates:</span></td></tr>
<tr name="4400" id="4400">
<td><a id="l4400" class='ln'>4400</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4400">&lt;S4&gt;/Constant35</a>'</span></td></tr>
<tr name="4401" id="4401">
<td><a id="l4401" class='ln'>4401</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4402" id="4402">
<td><a id="l4402" class='ln'>4402</a></td><td>  <a id="4402c3" class="tk">FbL_Ld</a> = 4.4E-5F;</td></tr>
<tr name="4403" id="4403">
<td><a id="l4403" class='ln'>4403</a></td><td></td></tr>
<tr name="4404" id="4404">
<td><a id="l4404" class='ln'>4404</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4404">&lt;S4&gt;/Data Store Write35</a>' incorporates:</span></td></tr>
<tr name="4405" id="4405">
<td><a id="l4405" class='ln'>4405</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4405">&lt;S4&gt;/Constant36</a>'</span></td></tr>
<tr name="4406" id="4406">
<td><a id="l4406" class='ln'>4406</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4407" id="4407">
<td><a id="l4407" class='ln'>4407</a></td><td>  <a id="4407c3" class="tk">FbL_Lq</a> = 6.0E-5F;</td></tr>
<tr name="4408" id="4408">
<td><a id="l4408" class='ln'>4408</a></td><td></td></tr>
<tr name="4409" id="4409">
<td><a id="l4409" class='ln'>4409</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4409">&lt;S4&gt;/Data Store Write36</a>' incorporates:</span></td></tr>
<tr name="4410" id="4410">
<td><a id="l4410" class='ln'>4410</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4410">&lt;S4&gt;/Constant37</a>'</span></td></tr>
<tr name="4411" id="4411">
<td><a id="l4411" class='ln'>4411</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4412" id="4412">
<td><a id="l4412" class='ln'>4412</a></td><td>  <a id="4412c3" class="tk">FbL_Phif</a> = 0.0243F;</td></tr>
<tr name="4413" id="4413">
<td><a id="l4413" class='ln'>4413</a></td><td></td></tr>
<tr name="4414" id="4414">
<td><a id="l4414" class='ln'>4414</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4414">&lt;S4&gt;/Data Store Write37</a>' incorporates:</span></td></tr>
<tr name="4415" id="4415">
<td><a id="l4415" class='ln'>4415</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4415">&lt;S4&gt;/Constant38</a>'</span></td></tr>
<tr name="4416" id="4416">
<td><a id="l4416" class='ln'>4416</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4417" id="4417">
<td><a id="l4417" class='ln'>4417</a></td><td>  <a id="4417c3" class="tk">FbL_Rs</a> = 0.1087F;</td></tr>
<tr name="4418" id="4418">
<td><a id="l4418" class='ln'>4418</a></td><td></td></tr>
<tr name="4419" id="4419">
<td><a id="l4419" class='ln'>4419</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4419">&lt;S4&gt;/Data Store Write38</a>' incorporates:</span></td></tr>
<tr name="4420" id="4420">
<td><a id="l4420" class='ln'>4420</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4420">&lt;S4&gt;/Constant39</a>'</span></td></tr>
<tr name="4421" id="4421">
<td><a id="l4421" class='ln'>4421</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4422" id="4422">
<td><a id="l4422" class='ln'>4422</a></td><td>  <a id="4422c3" class="tk">FbL_Cdc</a> = 0.0008F;</td></tr>
<tr name="4423" id="4423">
<td><a id="l4423" class='ln'>4423</a></td><td></td></tr>
<tr name="4424" id="4424">
<td><a id="l4424" class='ln'>4424</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4424">&lt;S4&gt;/Data Store Write39</a>' incorporates:</span></td></tr>
<tr name="4425" id="4425">
<td><a id="l4425" class='ln'>4425</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4425">&lt;S4&gt;/Constant40</a>'</span></td></tr>
<tr name="4426" id="4426">
<td><a id="l4426" class='ln'>4426</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4427" id="4427">
<td><a id="l4427" class='ln'>4427</a></td><td>  <a id="4427c3" class="tk">FbL_k0</a> = 1.35E+8F;</td></tr>
<tr name="4428" id="4428">
<td><a id="l4428" class='ln'>4428</a></td><td></td></tr>
<tr name="4429" id="4429">
<td><a id="l4429" class='ln'>4429</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4429">&lt;S4&gt;/Data Store Write40</a>' incorporates:</span></td></tr>
<tr name="4430" id="4430">
<td><a id="l4430" class='ln'>4430</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4430">&lt;S4&gt;/Constant41</a>'</span></td></tr>
<tr name="4431" id="4431">
<td><a id="l4431" class='ln'>4431</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4432" id="4432">
<td><a id="l4432" class='ln'>4432</a></td><td>  <a id="4432c3" class="tk">FbL_k1</a> = 990000.0F;</td></tr>
<tr name="4433" id="4433">
<td><a id="l4433" class='ln'>4433</a></td><td></td></tr>
<tr name="4434" id="4434">
<td><a id="l4434" class='ln'>4434</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4434">&lt;S4&gt;/Data Store Write41</a>' incorporates:</span></td></tr>
<tr name="4435" id="4435">
<td><a id="l4435" class='ln'>4435</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4435">&lt;S4&gt;/Constant42</a>'</span></td></tr>
<tr name="4436" id="4436">
<td><a id="l4436" class='ln'>4436</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4437" id="4437">
<td><a id="l4437" class='ln'>4437</a></td><td>  <a id="4437c3" class="tk">FbL_k2</a> = 5000.0F;</td></tr>
<tr name="4438" id="4438">
<td><a id="l4438" class='ln'>4438</a></td><td></td></tr>
<tr name="4439" id="4439">
<td><a id="l4439" class='ln'>4439</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4439">&lt;S4&gt;/Data Store Write42</a>' incorporates:</span></td></tr>
<tr name="4440" id="4440">
<td><a id="l4440" class='ln'>4440</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4440">&lt;S4&gt;/Constant43</a>'</span></td></tr>
<tr name="4441" id="4441">
<td><a id="l4441" class='ln'>4441</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4442" id="4442">
<td><a id="l4442" class='ln'>4442</a></td><td>  <a id="4442c3" class="tk">FbL_k4</a> = 160000.0F;</td></tr>
<tr name="4443" id="4443">
<td><a id="l4443" class='ln'>4443</a></td><td></td></tr>
<tr name="4444" id="4444">
<td><a id="l4444" class='ln'>4444</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4444">&lt;S4&gt;/Data Store Write43</a>' incorporates:</span></td></tr>
<tr name="4445" id="4445">
<td><a id="l4445" class='ln'>4445</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4445">&lt;S4&gt;/Constant44</a>'</span></td></tr>
<tr name="4446" id="4446">
<td><a id="l4446" class='ln'>4446</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4447" id="4447">
<td><a id="l4447" class='ln'>4447</a></td><td>  <a id="4447c3" class="tk">FbL_k5</a> = 800.0F;</td></tr>
<tr name="4448" id="4448">
<td><a id="l4448" class='ln'>4448</a></td><td></td></tr>
<tr name="4449" id="4449">
<td><a id="l4449" class='ln'>4449</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4449">&lt;S4&gt;/Data Store Write44</a>' incorporates:</span></td></tr>
<tr name="4450" id="4450">
<td><a id="l4450" class='ln'>4450</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4450">&lt;S4&gt;/Constant45</a>'</span></td></tr>
<tr name="4451" id="4451">
<td><a id="l4451" class='ln'>4451</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4452" id="4452">
<td><a id="l4452" class='ln'>4452</a></td><td>  <a id="4452c3" class="tk">FbL_k3</a> = 0.005F;</td></tr>
<tr name="4453" id="4453">
<td><a id="l4453" class='ln'>4453</a></td><td></td></tr>
<tr name="4454" id="4454">
<td><a id="l4454" class='ln'>4454</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4454">&lt;S4&gt;/Data Store Write45</a>' incorporates:</span></td></tr>
<tr name="4455" id="4455">
<td><a id="l4455" class='ln'>4455</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4455">&lt;S4&gt;/Constant46</a>'</span></td></tr>
<tr name="4456" id="4456">
<td><a id="l4456" class='ln'>4456</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4457" id="4457">
<td><a id="l4457" class='ln'>4457</a></td><td>  <a id="4457c3" class="tk">FbL_Rdc</a> = 30.0F;</td></tr>
<tr name="4458" id="4458">
<td><a id="l4458" class='ln'>4458</a></td><td></td></tr>
<tr name="4459" id="4459">
<td><a id="l4459" class='ln'>4459</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4459">&lt;S4&gt;/Data Store Write4</a>' incorporates:</span></td></tr>
<tr name="4460" id="4460">
<td><a id="l4460" class='ln'>4460</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4460">&lt;S4&gt;/Constant47</a>'</span></td></tr>
<tr name="4461" id="4461">
<td><a id="l4461" class='ln'>4461</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4462" id="4462">
<td><a id="l4462" class='ln'>4462</a></td><td>  <a id="4462c3" class="tk">Id_Kp</a> = 0.075F;</td></tr>
<tr name="4463" id="4463">
<td><a id="l4463" class='ln'>4463</a></td><td></td></tr>
<tr name="4464" id="4464">
<td><a id="l4464" class='ln'>4464</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4464">&lt;S4&gt;/Data Store Write3</a>' incorporates:</span></td></tr>
<tr name="4465" id="4465">
<td><a id="l4465" class='ln'>4465</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4465">&lt;S4&gt;/Constant48</a>'</span></td></tr>
<tr name="4466" id="4466">
<td><a id="l4466" class='ln'>4466</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4467" id="4467">
<td><a id="l4467" class='ln'>4467</a></td><td>  <a id="4467c3" class="tk">Id_Ki</a> = 100.0F;</td></tr>
<tr name="4468" id="4468">
<td><a id="l4468" class='ln'>4468</a></td><td></td></tr>
<tr name="4469" id="4469">
<td><a id="l4469" class='ln'>4469</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4469">&lt;S4&gt;/Data Store Write6</a>' incorporates:</span></td></tr>
<tr name="4470" id="4470">
<td><a id="l4470" class='ln'>4470</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4470">&lt;S4&gt;/Constant49</a>'</span></td></tr>
<tr name="4471" id="4471">
<td><a id="l4471" class='ln'>4471</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4472" id="4472">
<td><a id="l4472" class='ln'>4472</a></td><td>  <a id="4472c3" class="tk">Iq_Kp</a> = 0.075F;</td></tr>
<tr name="4473" id="4473">
<td><a id="l4473" class='ln'>4473</a></td><td></td></tr>
<tr name="4474" id="4474">
<td><a id="l4474" class='ln'>4474</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4474">&lt;S4&gt;/Data Store Write5</a>' incorporates:</span></td></tr>
<tr name="4475" id="4475">
<td><a id="l4475" class='ln'>4475</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4475">&lt;S4&gt;/Constant50</a>'</span></td></tr>
<tr name="4476" id="4476">
<td><a id="l4476" class='ln'>4476</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4477" id="4477">
<td><a id="l4477" class='ln'>4477</a></td><td>  <a id="4477c3" class="tk">Iq_Ki</a> = 100.0F;</td></tr>
<tr name="4478" id="4478">
<td><a id="l4478" class='ln'>4478</a></td><td></td></tr>
<tr name="4479" id="4479">
<td><a id="l4479" class='ln'>4479</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4479">&lt;S4&gt;/Data Store Write46</a>' incorporates:</span></td></tr>
<tr name="4480" id="4480">
<td><a id="l4480" class='ln'>4480</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4480">&lt;S4&gt;/Constant51</a>'</span></td></tr>
<tr name="4481" id="4481">
<td><a id="l4481" class='ln'>4481</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4482" id="4482">
<td><a id="l4482" class='ln'>4482</a></td><td>  <a id="4482c3" class="tk">FbL_iqMuti</a> = 1.0F;</td></tr>
<tr name="4483" id="4483">
<td><a id="l4483" class='ln'>4483</a></td><td></td></tr>
<tr name="4484" id="4484">
<td><a id="l4484" class='ln'>4484</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4484">&lt;S4&gt;/Data Store Write13</a>' incorporates:</span></td></tr>
<tr name="4485" id="4485">
<td><a id="l4485" class='ln'>4485</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4485">&lt;S4&gt;/Constant52</a>'</span></td></tr>
<tr name="4486" id="4486">
<td><a id="l4486" class='ln'>4486</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4487" id="4487">
<td><a id="l4487" class='ln'>4487</a></td><td>  <a id="4487c3" class="tk">Udelta</a> = 0.0F;</td></tr>
<tr name="4488" id="4488">
<td><a id="l4488" class='ln'>4488</a></td><td></td></tr>
<tr name="4489" id="4489">
<td><a id="l4489" class='ln'>4489</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4489">&lt;S4&gt;/Data Store Write47</a>' incorporates:</span></td></tr>
<tr name="4490" id="4490">
<td><a id="l4490" class='ln'>4490</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4490">&lt;S4&gt;/Constant53</a>'</span></td></tr>
<tr name="4491" id="4491">
<td><a id="l4491" class='ln'>4491</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4492" id="4492">
<td><a id="l4492" class='ln'>4492</a></td><td>  <a id="4492c3" class="tk">smc_uqset</a> = 30.0F;</td></tr>
<tr name="4493" id="4493">
<td><a id="l4493" class='ln'>4493</a></td><td></td></tr>
<tr name="4494" id="4494">
<td><a id="l4494" class='ln'>4494</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4494">&lt;S4&gt;/Data Store Write48</a>' incorporates:</span></td></tr>
<tr name="4495" id="4495">
<td><a id="l4495" class='ln'>4495</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4495">&lt;S4&gt;/Constant54</a>'</span></td></tr>
<tr name="4496" id="4496">
<td><a id="l4496" class='ln'>4496</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4497" id="4497">
<td><a id="l4497" class='ln'>4497</a></td><td>  <a id="4497c3" class="tk">smc_b2</a> = 2.25E+6F;</td></tr>
<tr name="4498" id="4498">
<td><a id="l4498" class='ln'>4498</a></td><td></td></tr>
<tr name="4499" id="4499">
<td><a id="l4499" class='ln'>4499</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4499">&lt;S4&gt;/Data Store Write49</a>' incorporates:</span></td></tr>
<tr name="4500" id="4500">
<td><a id="l4500" class='ln'>4500</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4500">&lt;S4&gt;/Constant55</a>'</span></td></tr>
<tr name="4501" id="4501">
<td><a id="l4501" class='ln'>4501</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4502" id="4502">
<td><a id="l4502" class='ln'>4502</a></td><td>  <a id="4502c3" class="tk">smc_b1</a> = 3000.0F;</td></tr>
<tr name="4503" id="4503">
<td><a id="l4503" class='ln'>4503</a></td><td></td></tr>
<tr name="4504" id="4504">
<td><a id="l4504" class='ln'>4504</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4504">&lt;S4&gt;/Data Store Write50</a>' incorporates:</span></td></tr>
<tr name="4505" id="4505">
<td><a id="l4505" class='ln'>4505</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4505">&lt;S4&gt;/Constant56</a>'</span></td></tr>
<tr name="4506" id="4506">
<td><a id="l4506" class='ln'>4506</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4507" id="4507">
<td><a id="l4507" class='ln'>4507</a></td><td>  <a id="4507c3" class="tk">smc_r</a> = 0.03F;</td></tr>
<tr name="4508" id="4508">
<td><a id="l4508" class='ln'>4508</a></td><td></td></tr>
<tr name="4509" id="4509">
<td><a id="l4509" class='ln'>4509</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4509">&lt;S4&gt;/Data Store Write51</a>' incorporates:</span></td></tr>
<tr name="4510" id="4510">
<td><a id="l4510" class='ln'>4510</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4510">&lt;S4&gt;/Constant57</a>'</span></td></tr>
<tr name="4511" id="4511">
<td><a id="l4511" class='ln'>4511</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4512" id="4512">
<td><a id="l4512" class='ln'>4512</a></td><td>  <a id="4512c3" class="tk">smc_c</a> = 100.0F;</td></tr>
<tr name="4513" id="4513">
<td><a id="l4513" class='ln'>4513</a></td><td></td></tr>
<tr name="4514" id="4514">
<td><a id="l4514" class='ln'>4514</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4514">&lt;S4&gt;/Data Store Write52</a>' incorporates:</span></td></tr>
<tr name="4515" id="4515">
<td><a id="l4515" class='ln'>4515</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4515">&lt;S4&gt;/Constant58</a>'</span></td></tr>
<tr name="4516" id="4516">
<td><a id="l4516" class='ln'>4516</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4517" id="4517">
<td><a id="l4517" class='ln'>4517</a></td><td>  <a id="4517c3" class="tk">smc_en</a> = 0.0F;</td></tr>
<tr name="4518" id="4518">
<td><a id="l4518" class='ln'>4518</a></td><td></td></tr>
<tr name="4519" id="4519">
<td><a id="l4519" class='ln'>4519</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4519">&lt;S4&gt;/Data Store Write53</a>' incorporates:</span></td></tr>
<tr name="4520" id="4520">
<td><a id="l4520" class='ln'>4520</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4520">&lt;S4&gt;/Constant59</a>'</span></td></tr>
<tr name="4521" id="4521">
<td><a id="l4521" class='ln'>4521</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4522" id="4522">
<td><a id="l4522" class='ln'>4522</a></td><td>  <a id="4522c3" class="tk">FbL_smc_r1</a> = <a id="4522c16" class="tk">-</a>0.05F;</td></tr>
<tr name="4523" id="4523">
<td><a id="l4523" class='ln'>4523</a></td><td></td></tr>
<tr name="4524" id="4524">
<td><a id="l4524" class='ln'>4524</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4524">&lt;S4&gt;/Data Store Write54</a>' incorporates:</span></td></tr>
<tr name="4525" id="4525">
<td><a id="l4525" class='ln'>4525</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4525">&lt;S4&gt;/Constant60</a>'</span></td></tr>
<tr name="4526" id="4526">
<td><a id="l4526" class='ln'>4526</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4527" id="4527">
<td><a id="l4527" class='ln'>4527</a></td><td>  <a id="4527c3" class="tk">FbL_smc_r2</a> = <a id="4527c16" class="tk">-</a>1.0F;</td></tr>
<tr name="4528" id="4528">
<td><a id="l4528" class='ln'>4528</a></td><td></td></tr>
<tr name="4529" id="4529">
<td><a id="l4529" class='ln'>4529</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4529">&lt;S4&gt;/Data Store Write8</a>' incorporates:</span></td></tr>
<tr name="4530" id="4530">
<td><a id="l4530" class='ln'>4530</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4530">&lt;S4&gt;/Constant7</a>'</span></td></tr>
<tr name="4531" id="4531">
<td><a id="l4531" class='ln'>4531</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4532" id="4532">
<td><a id="l4532" class='ln'>4532</a></td><td>  <a id="4532c3" class="tk">N_Kp</a> = 0.78330195F;</td></tr>
<tr name="4533" id="4533">
<td><a id="l4533" class='ln'>4533</a></td><td></td></tr>
<tr name="4534" id="4534">
<td><a id="l4534" class='ln'>4534</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4534">&lt;S4&gt;/Data Store Write7</a>' incorporates:</span></td></tr>
<tr name="4535" id="4535">
<td><a id="l4535" class='ln'>4535</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4535">&lt;S4&gt;/Constant8</a>'</span></td></tr>
<tr name="4536" id="4536">
<td><a id="l4536" class='ln'>4536</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4537" id="4537">
<td><a id="l4537" class='ln'>4537</a></td><td>  <a id="4537c3" class="tk">N_Ki</a> = 2.46081567F;</td></tr>
<tr name="4538" id="4538">
<td><a id="l4538" class='ln'>4538</a></td><td></td></tr>
<tr name="4539" id="4539">
<td><a id="l4539" class='ln'>4539</a></td><td>  <span class="ct">/* DataStoreWrite: '<a class="ct blk" blk_line="4539">&lt;S4&gt;/Data Store Write9</a>' incorporates:</span></td></tr>
<tr name="4540" id="4540">
<td><a id="l4540" class='ln'>4540</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="4540">&lt;S4&gt;/Constant9</a>'</span></td></tr>
<tr name="4541" id="4541">
<td><a id="l4541" class='ln'>4541</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4542" id="4542">
<td><a id="l4542" class='ln'>4542</a></td><td>  <a id="4542c3" class="tk">ControlMode</a> = 5U;</td></tr>
<tr name="4543" id="4543">
<td><a id="l4543" class='ln'>4543</a></td><td></td></tr>
<tr name="4544" id="4544">
<td><a id="l4544" class='ln'>4544</a></td><td>  <span class="ct">/* End of SystemInitialize for SubSystem: '<a class="ct blk" blk_line="4544">&lt;Root&gt;/Initialize Function</a>' */</span></td></tr>
<tr name="4545" id="4545">
<td><a id="l4545" class='ln'>4545</a></td><td><span class="br">}</span></td></tr>
<tr name="4546" id="4546">
<td><a id="l4546" class='ln'>4546</a></td><td></td></tr>
<tr name="4547" id="4547">
<td><a id="l4547" class='ln'>4547</a></td><td><span class="ct">/* Model terminate function */</span></td></tr>
<tr name="4548" id="4548">
<td><a id="l4548" class='ln'>4548</a></td><td><span class="pp">#pragma</span> <a id="4548c9" class="tk">CODE_SECTION</a> (<a id="4548c23" class="tk">TEST_IPM_2_0_terminate</a>, "ramfuncs")</td></tr>
<tr name="4549" id="4549">
<td><a id="l4549" class='ln'>4549</a></td><td></td></tr>
<tr name="4550" id="4550">
<td><a id="l4550" class='ln'>4550</a></td><td><span class="kw">void</span> <a id="4550c6" class="tk">TEST_IPM_2_0_terminate</a>(<span class="kw">void</span>)</td></tr>
<tr name="4551" id="4551">
<td><a id="l4551" class='ln'>4551</a></td><td><span class="br">{</span></td></tr>
<tr name="4552" id="4552">
<td><a id="l4552" class='ln'>4552</a></td><td>  <span class="ct">/* Terminate for S-Function (c28xisr_c2000): '<a class="ct blk" blk_line="4552">&lt;Root&gt;/C28x Hardware Interrupt</a>' incorporates:</span></td></tr>
<tr name="4553" id="4553">
<td><a id="l4553" class='ln'>4553</a></td><td><span class="ct">   *  SubSystem: '<a class="ct blk" blk_line="4553">&lt;Root&gt;/INT</a>'</span></td></tr>
<tr name="4554" id="4554">
<td><a id="l4554" class='ln'>4554</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4555" id="4555">
<td><a id="l4555" class='ln'>4555</a></td><td></td></tr>
<tr name="4556" id="4556">
<td><a id="l4556" class='ln'>4556</a></td><td>  <span class="ct">/* Termination for function-call system: '<a class="ct blk" blk_line="4556">&lt;Root&gt;/INT</a>' */</span></td></tr>
<tr name="4557" id="4557">
<td><a id="l4557" class='ln'>4557</a></td><td></td></tr>
<tr name="4558" id="4558">
<td><a id="l4558" class='ln'>4558</a></td><td>  <span class="ct">/* Terminate for Chart: '<a class="ct blk" blk_line="4558">&lt;S3&gt;/Chart</a>' incorporates:</span></td></tr>
<tr name="4559" id="4559">
<td><a id="l4559" class='ln'>4559</a></td><td><span class="ct">   *  SubSystem: '<a class="ct blk" blk_line="4559">&lt;S3&gt;/AD2S1210 Init</a>'</span></td></tr>
<tr name="4560" id="4560">
<td><a id="l4560" class='ln'>4560</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4561" id="4561">
<td><a id="l4561" class='ln'>4561</a></td><td>  <span class="ct">/* Terminate for Chart: '<a class="ct blk" blk_line="4561">&lt;S19&gt;/AD2S1210</a>' incorporates:</span></td></tr>
<tr name="4562" id="4562">
<td><a id="l4562" class='ln'>4562</a></td><td><span class="ct">   *  SubSystem: '<a class="ct blk" blk_line="4562">&lt;S19&gt;/Function-Call Subsystem2</a>'</span></td></tr>
<tr name="4563" id="4563">
<td><a id="l4563" class='ln'>4563</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4564" id="4564">
<td><a id="l4564" class='ln'>4564</a></td><td>  <a id="4564c3" class="tk">TES_FunctionCallSubsystem2_Term</a>();</td></tr>
<tr name="4565" id="4565">
<td><a id="l4565" class='ln'>4565</a></td><td></td></tr>
<tr name="4566" id="4566">
<td><a id="l4566" class='ln'>4566</a></td><td>  <span class="ct">/* Terminate for Chart: '<a class="ct blk" blk_line="4566">&lt;S3&gt;/Chart</a>' incorporates:</span></td></tr>
<tr name="4567" id="4567">
<td><a id="l4567" class='ln'>4567</a></td><td><span class="ct">   *  SubSystem: '<a class="ct blk" blk_line="4567">&lt;S3&gt;/Read Rotor Position</a>'</span></td></tr>
<tr name="4568" id="4568">
<td><a id="l4568" class='ln'>4568</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4569" id="4569">
<td><a id="l4569" class='ln'>4569</a></td><td>  <a id="4569c3" class="tk">TEST_IPM_SPIMasterTransfer_Term</a>(<a id="4569c35" class="tk">&amp;</a><a id="4569c36" class="tk">TEST_IPM_2_0_DW</a>.<a id="4569c52" class="tk">SPIMasterTransfer_p</a>);</td></tr>
<tr name="4570" id="4570">
<td><a id="l4570" class='ln'>4570</a></td><td></td></tr>
<tr name="4571" id="4571">
<td><a id="l4571" class='ln'>4571</a></td><td>  <span class="ct">/* Terminate for MATLABSystem: '<a class="ct blk" blk_line="4571">&lt;S29&gt;/SPI Master Transfer1</a>' */</span></td></tr>
<tr name="4572" id="4572">
<td><a id="l4572" class='ln'>4572</a></td><td>  <a id="4572c3" class="tk">matlabCodegenHandle_matlabCod_d</a>(<a id="4572c35" class="tk">&amp;</a><a id="4572c36" class="tk">TEST_IPM_2_0_DW</a>.<a id="4572c52" class="tk">obj</a>);</td></tr>
<tr name="4573" id="4573">
<td><a id="l4573" class='ln'>4573</a></td><td></td></tr>
<tr name="4574" id="4574">
<td><a id="l4574" class='ln'>4574</a></td><td>  <span class="ct">/* Terminate for Chart: '<a class="ct blk" blk_line="4574">&lt;S3&gt;/Chart</a>' incorporates:</span></td></tr>
<tr name="4575" id="4575">
<td><a id="l4575" class='ln'>4575</a></td><td><span class="ct">   *  SubSystem: '<a class="ct blk" blk_line="4575">&lt;S3&gt;/MAX5742</a>'</span></td></tr>
<tr name="4576" id="4576">
<td><a id="l4576" class='ln'>4576</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4577" id="4577">
<td><a id="l4577" class='ln'>4577</a></td><td>  <span class="ct">/* Terminate for MATLAB Function: '<a class="ct blk" blk_line="4577">&lt;S27&gt;/MAX1</a>' incorporates:</span></td></tr>
<tr name="4578" id="4578">
<td><a id="l4578" class='ln'>4578</a></td><td><span class="ct">   *  SubSystem: '<a class="ct blk" blk_line="4578">&lt;S27&gt;/Subsystem</a>'</span></td></tr>
<tr name="4579" id="4579">
<td><a id="l4579" class='ln'>4579</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4580" id="4580">
<td><a id="l4580" class='ln'>4580</a></td><td>  <a id="4580c3" class="tk">TEST_IPM_2_0_SPITransmit2_Term</a>(<a id="4580c34" class="tk">&amp;</a><a id="4580c35" class="tk">TEST_IPM_2_0_DW</a>.<a id="4580c51" class="tk">SPITransmit2</a>);</td></tr>
<tr name="4581" id="4581">
<td><a id="l4581" class='ln'>4581</a></td><td></td></tr>
<tr name="4582" id="4582">
<td><a id="l4582" class='ln'>4582</a></td><td>  <span class="ct">/* Terminate for MATLAB Function: '<a class="ct blk" blk_line="4582">&lt;S27&gt;/MAX1</a>' incorporates:</span></td></tr>
<tr name="4583" id="4583">
<td><a id="l4583" class='ln'>4583</a></td><td><span class="ct">   *  SubSystem: '<a class="ct blk" blk_line="4583">&lt;S27&gt;/Subsystem1</a>'</span></td></tr>
<tr name="4584" id="4584">
<td><a id="l4584" class='ln'>4584</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4585" id="4585">
<td><a id="l4585" class='ln'>4585</a></td><td>  <a id="4585c3" class="tk">TEST_IPM_2_0_SPITransmit2_Term</a>(<a id="4585c34" class="tk">&amp;</a><a id="4585c35" class="tk">TEST_IPM_2_0_DW</a>.<a id="4585c51" class="tk">SPITransmit3</a>);</td></tr>
<tr name="4586" id="4586">
<td><a id="l4586" class='ln'>4586</a></td><td></td></tr>
<tr name="4587" id="4587">
<td><a id="l4587" class='ln'>4587</a></td><td>  <span class="ct">/* Terminate for MATLAB Function: '<a class="ct blk" blk_line="4587">&lt;S27&gt;/MAX1</a>' incorporates:</span></td></tr>
<tr name="4588" id="4588">
<td><a id="l4588" class='ln'>4588</a></td><td><span class="ct">   *  SubSystem: '<a class="ct blk" blk_line="4588">&lt;S27&gt;/Subsystem2</a>'</span></td></tr>
<tr name="4589" id="4589">
<td><a id="l4589" class='ln'>4589</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4590" id="4590">
<td><a id="l4590" class='ln'>4590</a></td><td>  <a id="4590c3" class="tk">TEST_IPM_2_0_SPITransmit2_Term</a>(<a id="4590c34" class="tk">&amp;</a><a id="4590c35" class="tk">TEST_IPM_2_0_DW</a>.<a id="4590c51" class="tk">SPITransmit3_p</a>);</td></tr>
<tr name="4591" id="4591">
<td><a id="l4591" class='ln'>4591</a></td><td></td></tr>
<tr name="4592" id="4592">
<td><a id="l4592" class='ln'>4592</a></td><td>  <span class="ct">/* Terminate for MATLAB Function: '<a class="ct blk" blk_line="4592">&lt;S27&gt;/MAX1</a>' incorporates:</span></td></tr>
<tr name="4593" id="4593">
<td><a id="l4593" class='ln'>4593</a></td><td><span class="ct">   *  SubSystem: '<a class="ct blk" blk_line="4593">&lt;S27&gt;/Subsystem3</a>'</span></td></tr>
<tr name="4594" id="4594">
<td><a id="l4594" class='ln'>4594</a></td><td><span class="ct">   */</span></td></tr>
<tr name="4595" id="4595">
<td><a id="l4595" class='ln'>4595</a></td><td>  <a id="4595c3" class="tk">TEST_IPM_2_0_SPITransmit2_Term</a>(<a id="4595c34" class="tk">&amp;</a><a id="4595c35" class="tk">TEST_IPM_2_0_DW</a>.<a id="4595c51" class="tk">SPITransmit1</a>);</td></tr>
<tr name="4596" id="4596">
<td><a id="l4596" class='ln'>4596</a></td><td></td></tr>
<tr name="4597" id="4597">
<td><a id="l4597" class='ln'>4597</a></td><td>  <span class="ct">/* End of Terminate for S-Function (c28xisr_c2000): '<a class="ct blk" blk_line="4597">&lt;Root&gt;/C28x Hardware Interrupt</a>' */</span></td></tr>
<tr name="4598" id="4598">
<td><a id="l4598" class='ln'>4598</a></td><td></td></tr>
<tr name="4599" id="4599">
<td><a id="l4599" class='ln'>4599</a></td><td>  <span class="ct">/* Terminate for Atomic SubSystem: '<a class="ct blk" blk_line="4599">&lt;Root&gt;/Initialize Function</a>' */</span></td></tr>
<tr name="4600" id="4600">
<td><a id="l4600" class='ln'>4600</a></td><td>  <a id="4600c3" class="tk">TEST_IPM_2_0_SPITransmit2_Term</a>(<a id="4600c34" class="tk">&amp;</a><a id="4600c35" class="tk">TEST_IPM_2_0_DW</a>.<a id="4600c51" class="tk">SPITransmit</a>);</td></tr>
<tr name="4601" id="4601">
<td><a id="l4601" class='ln'>4601</a></td><td></td></tr>
<tr name="4602" id="4602">
<td><a id="l4602" class='ln'>4602</a></td><td>  <span class="ct">/* End of Terminate for SubSystem: '<a class="ct blk" blk_line="4602">&lt;Root&gt;/Initialize Function</a>' */</span></td></tr>
<tr name="4603" id="4603">
<td><a id="l4603" class='ln'>4603</a></td><td><span class="br">}</span></td></tr>
<tr name="4604" id="4604">
<td><a id="l4604" class='ln'>4604</a></td><td></td></tr>
<tr name="4605" id="4605">
<td><a id="l4605" class='ln'>4605</a></td><td><span class="ct">/*</span></td></tr>
<tr name="4606" id="4606">
<td><a id="l4606" class='ln'>4606</a></td><td><span class="ct"> * File trailer for generated code.</span></td></tr>
<tr name="4607" id="4607">
<td><a id="l4607" class='ln'>4607</a></td><td><span class="ct"> *</span></td></tr>
<tr name="4608" id="4608">
<td><a id="l4608" class='ln'>4608</a></td><td><span class="ct"> * [EOF]</span></td></tr>
<tr name="4609" id="4609">
<td><a id="l4609" class='ln'>4609</a></td><td><span class="ct"> */</span></td></tr>
<tr name="4610" id="4610">
<td><a id="l4610" class='ln'>4610</a></td><td></td></tr>
</table>
</pre>
</body>
</html>
