// Seed: 2603657747
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire  id_5;
  logic id_6;
endmodule
module module_1 (
    output logic id_0,
    input  tri0  id_1
);
  wire id_3[-1  *  1 : -1], id_4;
  always
    if (1)
      if (1) return id_3 - -1;
      else id_3 += id_1;
    else id_0 <= !-1'b0;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
endmodule
