Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: DESERIAL_TB.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DESERIAL_TB.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DESERIAL_TB"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : DESERIAL_TB
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/media/data/git/jcfpga/DESERIAL/DIGIF.vhd" into library work
Parsing entity <DIGIF>.
Parsing architecture <Behavioral> of entity <digif>.
Parsing VHDL file "/media/data/git/jcfpga/DESERIAL/DESERIAL.vhd" into library work
Parsing entity <DESERIAL>.
Parsing architecture <Behavioral> of entity <deserial>.
Parsing VHDL file "/media/data/git/jcfpga/DESERIAL/DESERIAL_TB.vhd" into library work
Parsing entity <DESERIAL_TB>.
Parsing architecture <Behavioral> of entity <deserial_tb>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <DESERIAL_TB> (architecture <Behavioral>) from library <work>.

Elaborating entity <DIGIF> (architecture <Behavioral>) from library <work>.

Elaborating entity <DESERIAL> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DESERIAL_TB>.
    Related source file is "/media/data/git/jcfpga/DESERIAL/DESERIAL_TB.vhd".
    Found 1-bit register for signal <RESET_DIGIF_SYNCED>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DESERIAL_TB> synthesized.

Synthesizing Unit <DIGIF>.
    Related source file is "/media/data/git/jcfpga/DESERIAL/DIGIF.vhd".
    Found 1-bit register for signal <R_EDGE_FLAG>.
    Found 6-bit register for signal <rising_edge_process.txbuf_m>.
    Found 6-bit register for signal <rising_edge_process.txbuf_l>.
    Found 5-bit register for signal <rising_edge_process.sck_counter>.
    Found 1-bit register for signal <MSB_SDA_RISE>.
    Found 1-bit register for signal <LSB_SDA_RISE>.
    Found 6-bit register for signal <rising_edge_process.preamble_var>.
    Found 4-bit register for signal <rising_edge_process.preamble_counter>.
    Found 1-bit register for signal <R_EDGE_FLAG_DAT>.
    Found 1-bit register for signal <mux_sck_rise>.
    Found 1-bit register for signal <falling_edge_process.sck_toggle>.
    Found 1-bit register for signal <F_EDGE_FLAG>.
    Found 6-bit register for signal <falling_edge_process.txbuf_m>.
    Found 6-bit register for signal <falling_edge_process.txbuf_l>.
    Found 1-bit register for signal <MSB_SDA_FALL>.
    Found 1-bit register for signal <LSB_SDA_FALL>.
    Found 6-bit register for signal <falling_edge_process.preamble_var>.
    Found 5-bit register for signal <falling_edge_process.sck_counter>.
    Found 5-bit register for signal <falling_edge_process.preamble_counter>.
    Found 1-bit register for signal <F_EDGE_FLAG_DAT>.
    Found 1-bit register for signal <mux_sck_fall>.
    Found 1-bit register for signal <rising_edge_process.sck_toggle>.
    Found 4-bit adder for signal <rising_edge_process.preamble_counter[3]_GND_4_o_add_3_OUT> created at line 99.
    Found 5-bit adder for signal <rising_edge_process.sck_counter[4]_GND_4_o_add_7_OUT> created at line 132.
    Found 5-bit adder for signal <falling_edge_process.preamble_counter[4]_GND_4_o_add_31_OUT> created at line 193.
    Found 5-bit adder for signal <falling_edge_process.sck_counter[4]_GND_4_o_add_35_OUT> created at line 228.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  67 D-type flip-flop(s).
	inferred  20 Multiplexer(s).
Unit <DIGIF> synthesized.

Synthesizing Unit <DESERIAL>.
    Related source file is "/media/data/git/jcfpga/DESERIAL/DESERIAL.vhd".
    Found 1-bit register for signal <LOCK_RISE>.
    Found 1-bit register for signal <LOCK_FALL>.
    Found 3-bit register for signal <SHIFT_RISE>.
    Found 3-bit register for signal <SHIFT_FALL>.
    Found 1-bit register for signal <DESERIALIZED_DATA_INT<11>>.
    Found 1-bit register for signal <DESERIALIZED_DATA_INT<9>>.
    Found 1-bit register for signal <DESERIALIZED_DATA_INT<7>>.
    Found 1-bit register for signal <DESERIALIZED_DATA_INT<5>>.
    Found 1-bit register for signal <DESERIALIZED_DATA_INT<3>>.
    Found 1-bit register for signal <DESERIALIZED_DATA_INT<1>>.
    Found 2-bit register for signal <deserialization_rising_edge.DESER_MSB_BUF_R<1:0>>.
    Found 2-bit register for signal <deserialization_rising_edge.DESER_LSB_BUF_R<1:0>>.
    Found 1-bit register for signal <deserialization_rising_edge.digif_rst_flag>.
    Found 1-bit register for signal <F_EDGE_FLAG>.
    Found 1-bit register for signal <DESERIALIZED_DATA_INT<10>>.
    Found 1-bit register for signal <DESERIALIZED_DATA_INT<8>>.
    Found 1-bit register for signal <DESERIALIZED_DATA_INT<6>>.
    Found 1-bit register for signal <DESERIALIZED_DATA_INT<4>>.
    Found 1-bit register for signal <DESERIALIZED_DATA_INT<2>>.
    Found 1-bit register for signal <DESERIALIZED_DATA_INT<0>>.
    Found 2-bit register for signal <deserialization_falling_edge.DESER_MSB_BUF_F<1:0>>.
    Found 2-bit register for signal <deserialization_falling_edge.DESER_LSB_BUF_F<1:0>>.
    Found 1-bit register for signal <deserialization_falling_edge.digif_rst_flag>.
    Found 1-bit register for signal <syncprocess_re.digif_rst_old>.
    Found 12-bit register for signal <DESERIALIZED_DATA_DESHIFT_RISE>.
    Found 1-bit register for signal <syncprocess_fe.digif_rst_old>.
    Found 12-bit register for signal <DESERIALIZED_DATA_DESHIFT_FALL>.
    Found 1-bit register for signal <CLOCK_DIV>.
    Found 3-bit register for signal <clockdiv.cnt>.
    Found 1-bit register for signal <clockdiv.lock_old>.
    Found 1-bit register for signal <clockdiv.old_rst>.
    Found 12-bit register for signal <DESERIALIZED_DATA_RE>.
    Found 12-bit register for signal <DESERIALIZED_DATA_FE>.
    Found 1-bit register for signal <R_EDGE_FLAG>.
    Found 3-bit adder for signal <clockdiv.cnt[2]_GND_7_o_add_45_OUT> created at line 333.
WARNING:Xst:737 - Found 1-bit latch for signal <SHIFT<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SHIFT<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DESERIALIZED_DATA_DESHIFT<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DESERIALIZED_DATA_DESHIFT<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DESERIALIZED_DATA_DESHIFT<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DESERIALIZED_DATA_DESHIFT<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DESERIALIZED_DATA_DESHIFT<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DESERIALIZED_DATA_DESHIFT<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DESERIALIZED_DATA_DESHIFT<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DESERIALIZED_DATA_DESHIFT<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DESERIALIZED_DATA_DESHIFT<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DESERIALIZED_DATA_DESHIFT<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DESERIALIZED_DATA_DESHIFT<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DESERIALIZED_DATA_DESHIFT<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  88 D-type flip-flop(s).
	inferred  14 Latch(s).
	inferred  29 Multiplexer(s).
Unit <DESERIAL> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 3-bit adder                                           : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 3
# Registers                                            : 57
 1-bit register                                        : 36
 12-bit register                                       : 4
 2-bit register                                        : 4
 3-bit register                                        : 3
 4-bit register                                        : 1
 5-bit register                                        : 3
 6-bit register                                        : 6
# Latches                                              : 14
 1-bit latch                                           : 14
# Multiplexers                                         : 49
 1-bit 2-to-1 multiplexer                              : 32
 12-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 7
 6-bit 2-to-1 multiplexer                              : 6
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <deserialization_falling_edge.DESER_LSB_BUF_F_0> in Unit <DESERIAL_INST> is equivalent to the following FF/Latch, which will be removed : <DESERIALIZED_DATA_INT_0> 
INFO:Xst:2261 - The FF/Latch <deserialization_rising_edge.DESER_LSB_BUF_R_1> in Unit <DESERIAL_INST> is equivalent to the following FF/Latch, which will be removed : <DESERIALIZED_DATA_INT_3> 
INFO:Xst:2261 - The FF/Latch <deserialization_falling_edge.DESER_MSB_BUF_F_1> in Unit <DESERIAL_INST> is equivalent to the following FF/Latch, which will be removed : <DESERIALIZED_DATA_INT_8> 
INFO:Xst:2261 - The FF/Latch <deserialization_rising_edge.DESER_MSB_BUF_R_1> in Unit <DESERIAL_INST> is equivalent to the following FF/Latch, which will be removed : <DESERIALIZED_DATA_INT_9> 
INFO:Xst:2261 - The FF/Latch <deserialization_rising_edge.DESER_LSB_BUF_R_0> in Unit <DESERIAL_INST> is equivalent to the following FF/Latch, which will be removed : <DESERIALIZED_DATA_INT_1> 
INFO:Xst:2261 - The FF/Latch <deserialization_falling_edge.DESER_MSB_BUF_F_0> in Unit <DESERIAL_INST> is equivalent to the following FF/Latch, which will be removed : <DESERIALIZED_DATA_INT_6> 
INFO:Xst:2261 - The FF/Latch <deserialization_falling_edge.DESER_LSB_BUF_F_1> in Unit <DESERIAL_INST> is equivalent to the following FF/Latch, which will be removed : <DESERIALIZED_DATA_INT_2> 
INFO:Xst:2261 - The FF/Latch <deserialization_rising_edge.DESER_MSB_BUF_R_0> in Unit <DESERIAL_INST> is equivalent to the following FF/Latch, which will be removed : <DESERIALIZED_DATA_INT_7> 
WARNING:Xst:2677 - Node <SHIFT_RISE_1> of sequential type is unconnected in block <DESERIAL_INST>.
WARNING:Xst:2677 - Node <SHIFT_RISE_2> of sequential type is unconnected in block <DESERIAL_INST>.
WARNING:Xst:2677 - Node <SHIFT_FALL_1> of sequential type is unconnected in block <DESERIAL_INST>.
WARNING:Xst:2677 - Node <SHIFT_FALL_2> of sequential type is unconnected in block <DESERIAL_INST>.

Synthesizing (advanced) Unit <DIGIF>.
The following registers are absorbed into counter <rising_edge_process.sck_counter>: 1 register on signal <rising_edge_process.sck_counter>.
The following registers are absorbed into counter <rising_edge_process.preamble_counter>: 1 register on signal <rising_edge_process.preamble_counter>.
The following registers are absorbed into counter <falling_edge_process.preamble_counter>: 1 register on signal <falling_edge_process.preamble_counter>.
The following registers are absorbed into counter <falling_edge_process.sck_counter>: 1 register on signal <falling_edge_process.sck_counter>.
Unit <DIGIF> synthesized (advanced).
WARNING:Xst:2677 - Node <SHIFT_RISE_1> of sequential type is unconnected in block <DESERIAL>.
WARNING:Xst:2677 - Node <SHIFT_RISE_2> of sequential type is unconnected in block <DESERIAL>.
WARNING:Xst:2677 - Node <SHIFT_FALL_1> of sequential type is unconnected in block <DESERIAL>.
WARNING:Xst:2677 - Node <SHIFT_FALL_2> of sequential type is unconnected in block <DESERIAL>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 3-bit adder                                           : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 3
# Counters                                             : 4
 4-bit up counter                                      : 1
 5-bit up counter                                      : 3
# Registers                                            : 133
 Flip-Flops                                            : 133
# Multiplexers                                         : 60
 1-bit 2-to-1 multiplexer                              : 44
 12-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 7
 6-bit 2-to-1 multiplexer                              : 6
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <deserialization_falling_edge.DESER_LSB_BUF_F_0> in Unit <DESERIAL> is equivalent to the following FF/Latch, which will be removed : <DESERIALIZED_DATA_INT_0> 
INFO:Xst:2261 - The FF/Latch <deserialization_rising_edge.DESER_LSB_BUF_R_1> in Unit <DESERIAL> is equivalent to the following FF/Latch, which will be removed : <DESERIALIZED_DATA_INT_3> 
INFO:Xst:2261 - The FF/Latch <deserialization_falling_edge.DESER_MSB_BUF_F_1> in Unit <DESERIAL> is equivalent to the following FF/Latch, which will be removed : <DESERIALIZED_DATA_INT_8> 
INFO:Xst:2261 - The FF/Latch <deserialization_rising_edge.DESER_MSB_BUF_R_1> in Unit <DESERIAL> is equivalent to the following FF/Latch, which will be removed : <DESERIALIZED_DATA_INT_9> 
INFO:Xst:2261 - The FF/Latch <deserialization_rising_edge.DESER_LSB_BUF_R_0> in Unit <DESERIAL> is equivalent to the following FF/Latch, which will be removed : <DESERIALIZED_DATA_INT_1> 
INFO:Xst:2261 - The FF/Latch <deserialization_falling_edge.DESER_MSB_BUF_F_0> in Unit <DESERIAL> is equivalent to the following FF/Latch, which will be removed : <DESERIALIZED_DATA_INT_6> 
INFO:Xst:2261 - The FF/Latch <deserialization_falling_edge.DESER_LSB_BUF_F_1> in Unit <DESERIAL> is equivalent to the following FF/Latch, which will be removed : <DESERIALIZED_DATA_INT_2> 
INFO:Xst:2261 - The FF/Latch <deserialization_rising_edge.DESER_MSB_BUF_R_0> in Unit <DESERIAL> is equivalent to the following FF/Latch, which will be removed : <DESERIALIZED_DATA_INT_7> 
WARNING:Xst:1710 - FF/Latch <falling_edge_process.txbuf_m_5> (without init value) has a constant value of 0 in block <DIGIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <falling_edge_process.txbuf_m_4> (without init value) has a constant value of 0 in block <DIGIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <falling_edge_process.txbuf_m_3> (without init value) has a constant value of 0 in block <DIGIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <falling_edge_process.txbuf_m_2> (without init value) has a constant value of 0 in block <DIGIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <falling_edge_process.txbuf_m_1> (without init value) has a constant value of 0 in block <DIGIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <falling_edge_process.txbuf_m_0> (without init value) has a constant value of 0 in block <DIGIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rising_edge_process.txbuf_l_5> (without init value) has a constant value of 0 in block <DIGIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rising_edge_process.txbuf_l_3> (without init value) has a constant value of 0 in block <DIGIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rising_edge_process.txbuf_l_1> (without init value) has a constant value of 0 in block <DIGIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <falling_edge_process.txbuf_l_5> (without init value) has a constant value of 0 in block <DIGIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <falling_edge_process.txbuf_l_3> (without init value) has a constant value of 0 in block <DIGIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <falling_edge_process.txbuf_l_1> (without init value) has a constant value of 0 in block <DIGIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <falling_edge_process.preamble_var_3> (without init value) has a constant value of 0 in block <DIGIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <falling_edge_process.preamble_var_1> (without init value) has a constant value of 0 in block <DIGIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <falling_edge_process.preamble_var_0> (without init value) has a constant value of 0 in block <DIGIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rising_edge_process.preamble_var_3> (without init value) has a constant value of 0 in block <DIGIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rising_edge_process.preamble_var_1> (without init value) has a constant value of 0 in block <DIGIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rising_edge_process.preamble_var_0> (without init value) has a constant value of 0 in block <DIGIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rising_edge_process.txbuf_m_5> (without init value) has a constant value of 0 in block <DIGIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rising_edge_process.txbuf_m_4> (without init value) has a constant value of 0 in block <DIGIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rising_edge_process.txbuf_m_3> (without init value) has a constant value of 0 in block <DIGIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rising_edge_process.txbuf_m_2> (without init value) has a constant value of 0 in block <DIGIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rising_edge_process.txbuf_m_1> (without init value) has a constant value of 0 in block <DIGIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rising_edge_process.txbuf_m_0> (without init value) has a constant value of 0 in block <DIGIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SHIFT_2> (without init value) has a constant value of 0 in block <DESERIAL>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <falling_edge_process.preamble_var_2> in Unit <DIGIF> is equivalent to the following FF/Latch, which will be removed : <falling_edge_process.preamble_var_5> 
INFO:Xst:2261 - The FF/Latch <rising_edge_process.preamble_var_2> in Unit <DIGIF> is equivalent to the following FF/Latch, which will be removed : <rising_edge_process.preamble_var_5> 

Optimizing unit <DESERIAL_TB> ...

Optimizing unit <DIGIF> ...
INFO:Xst:2261 - The FF/Latch <rising_edge_process.txbuf_l_0> in Unit <DIGIF> is equivalent to the following FF/Latch, which will be removed : <rising_edge_process.txbuf_l_2> 
INFO:Xst:2261 - The FF/Latch <falling_edge_process.txbuf_l_0> in Unit <DIGIF> is equivalent to the following FF/Latch, which will be removed : <falling_edge_process.txbuf_l_2> 
INFO:Xst:2261 - The FF/Latch <falling_edge_process.txbuf_l_0> in Unit <DIGIF> is equivalent to the following FF/Latch, which will be removed : <falling_edge_process.txbuf_l_2> 
INFO:Xst:2261 - The FF/Latch <rising_edge_process.txbuf_l_0> in Unit <DIGIF> is equivalent to the following FF/Latch, which will be removed : <rising_edge_process.txbuf_l_2> 

Optimizing unit <DESERIAL> ...
WARNING:Xst:1294 - Latch <SHIFT_0> is equivalent to a wire in block <DESERIAL>.
WARNING:Xst:1293 - FF/Latch <clockdiv.cnt_2> has a constant value of 0 in block <DESERIAL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clockdiv.cnt_2> has a constant value of 0 in block <DESERIAL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DIGIF_INST/falling_edge_process.preamble_counter_3> has a constant value of 0 in block <DESERIAL_TB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DIGIF_INST/falling_edge_process.preamble_counter_2> has a constant value of 0 in block <DESERIAL_TB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DIGIF_INST/falling_edge_process.preamble_counter_4> has a constant value of 0 in block <DESERIAL_TB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DIGIF_INST/falling_edge_process.sck_counter_4> has a constant value of 0 in block <DESERIAL_TB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DIGIF_INST/falling_edge_process.sck_counter_3> has a constant value of 0 in block <DESERIAL_TB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DIGIF_INST/rising_edge_process.preamble_counter_2> has a constant value of 0 in block <DESERIAL_TB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DIGIF_INST/rising_edge_process.preamble_counter_3> has a constant value of 0 in block <DESERIAL_TB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DIGIF_INST/rising_edge_process.sck_counter_4> has a constant value of 0 in block <DESERIAL_TB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DIGIF_INST/rising_edge_process.sck_counter_3> has a constant value of 0 in block <DESERIAL_TB>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:3203 - The FF/Latch <DIGIF_INST/rising_edge_process.preamble_counter_1> in Unit <DESERIAL_TB> is the opposite to the following FF/Latch, which will be removed : <DIGIF_INST/rising_edge_process.preamble_var_4> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DESERIAL_TB, actual ratio is 0.
FlipFlop DESERIAL_INST/F_EDGE_FLAG has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 106
 Flip-Flops                                            : 106

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : DESERIAL_TB.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 141
#      INV                         : 14
#      LUT2                        : 13
#      LUT3                        : 38
#      LUT4                        : 13
#      LUT5                        : 29
#      LUT6                        : 31
#      MUXF7                       : 3
# FlipFlops/Latches                : 118
#      FD                          : 16
#      FD_1                        : 16
#      FDC                         : 1
#      FDC_1                       : 3
#      FDCE                        : 1
#      FDCE_1                      : 3
#      FDE                         : 15
#      FDE_1                       : 15
#      FDR                         : 9
#      FDR_1                       : 10
#      FDRE                        : 12
#      FDRE_1                      : 2
#      FDSE                        : 1
#      FDSE_1                      : 2
#      LD                          : 12
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 2
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             118  out of  54576     0%  
 Number of Slice LUTs:                  138  out of  27288     0%  
    Number used as Logic:               138  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    142
   Number with an unused Flip Flop:      24  out of    142    16%  
   Number with an unused LUT:             4  out of    142     2%  
   Number of fully used LUT-FF pairs:   114  out of    142    80%  
   Number of unique control sets:        18

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    218     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------+---------------------------------------------------+-------+
Clock Signal                             | Clock buffer(FF name)                             | Load  |
-----------------------------------------+---------------------------------------------------+-------+
CLOCK                                    | BUFGP                                             | 82    |
DESERIAL_INST/LOCK(DESERIAL_INST/LOCK1:O)| NONE(*)(DESERIAL_INST/DESERIALIZED_DATA_DESHIFT_1)| 12    |
DESERIAL_INST/CLOCK_DIV                  | BUFG                                              | 24    |
-----------------------------------------+---------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.451ns (Maximum Frequency: 134.212MHz)
   Minimum input arrival time before clock: 5.497ns
   Maximum output required time after clock: 4.988ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK'
  Clock period: 7.451ns (frequency: 134.212MHz)
  Total number of paths / destination ports: 584 / 130
-------------------------------------------------------------------------
Delay:               3.725ns (Levels of Logic = 4)
  Source:            DESERIAL_INST/deserialization_falling_edge.DESER_MSB_BUF_F_1 (FF)
  Destination:       DESERIAL_INST/LOCK_RISE (FF)
  Source Clock:      CLOCK falling
  Destination Clock: CLOCK rising

  Data Path: DESERIAL_INST/deserialization_falling_edge.DESER_MSB_BUF_F_1 to DESERIAL_INST/LOCK_RISE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q            7   0.447   1.021  DESERIAL_INST/deserialization_falling_edge.DESER_MSB_BUF_F_1 (DESERIAL_INST/deserialization_falling_edge.DESER_MSB_BUF_F_1)
     LUT6:I2->O            2   0.203   0.721  DESERIAL_INST/DESERIALIZED_DATA_DEMUX[11]_PREAMBLE[5]_equal_14_o1_SW0 (N2)
     LUT5:I3->O            1   0.203   0.000  DESERIAL_INST/DESERIALIZED_DATA_DEMUX[11]_PREAMBLE[5]_equal_14_o1_SW1_G (N32)
     MUXF7:I1->O           4   0.140   0.684  DESERIAL_INST/DESERIALIZED_DATA_DEMUX[11]_PREAMBLE[5]_equal_14_o1_SW1 (N11)
     LUT6:I5->O            1   0.205   0.000  DESERIAL_INST/Mmux_LOCK_RISE_GND_7_o_MUX_107_o11 (DESERIAL_INST/LOCK_RISE_GND_7_o_MUX_107_o)
     FDCE:D                    0.102          DESERIAL_INST/LOCK_RISE
    ----------------------------------------
    Total                      3.725ns (1.300ns logic, 2.425ns route)
                                       (34.9% logic, 65.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK'
  Total number of paths / destination ports: 122 / 98
-------------------------------------------------------------------------
Offset:              5.497ns (Levels of Logic = 5)
  Source:            RESET (PAD)
  Destination:       DESERIAL_INST/LOCK_FALL (FF)
  Destination Clock: CLOCK falling

  Data Path: RESET to DESERIAL_INST/LOCK_FALL
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            66   1.222   2.018  RESET_IBUF (RESET_IBUF)
     LUT6:I0->O            2   0.203   0.721  DESERIAL_INST/DESERIALIZED_DATA_DEMUX[11]_PREAMBLE[5]_equal_14_o1_SW0 (N2)
     LUT5:I3->O            1   0.203   0.000  DESERIAL_INST/DESERIALIZED_DATA_DEMUX[11]_PREAMBLE[5]_equal_14_o1_SW1_G (N32)
     MUXF7:I1->O           4   0.140   0.684  DESERIAL_INST/DESERIALIZED_DATA_DEMUX[11]_PREAMBLE[5]_equal_14_o1_SW1 (N11)
     LUT6:I5->O            1   0.205   0.000  DESERIAL_INST/Mmux_LOCK_FALL_GND_7_o_MUX_125_o11 (DESERIAL_INST/LOCK_FALL_GND_7_o_MUX_125_o)
     FDCE_1:D                  0.102          DESERIAL_INST/LOCK_FALL
    ----------------------------------------
    Total                      5.497ns (2.075ns logic, 3.422ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              4.988ns (Levels of Logic = 2)
  Source:            DESERIAL_INST/CLOCK_DIV (FF)
  Destination:       DATA_PAR<11> (PAD)
  Source Clock:      CLOCK falling

  Data Path: DESERIAL_INST/CLOCK_DIV to DATA_PAR<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.447   1.186  DESERIAL_INST/CLOCK_DIV (DESERIAL_INST/CLOCK_DIV)
     LUT3:I0->O            1   0.205   0.579  DESERIAL_INST/Mmux_DESERIALIZED_DATA13 (DATA_PAR_0_OBUF)
     OBUF:I->O                 2.571          DATA_PAR_0_OBUF (DATA_PAR<0>)
    ----------------------------------------
    Total                      4.988ns (3.223ns logic, 1.765ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DESERIAL_INST/CLOCK_DIV'
  Total number of paths / destination ports: 24 / 12
-------------------------------------------------------------------------
Offset:              4.484ns (Levels of Logic = 2)
  Source:            DESERIAL_INST/DESERIALIZED_DATA_FE_11 (FF)
  Destination:       DATA_PAR<11> (PAD)
  Source Clock:      DESERIAL_INST/CLOCK_DIV falling

  Data Path: DESERIAL_INST/DESERIALIZED_DATA_FE_11 to DATA_PAR<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             1   0.447   0.684  DESERIAL_INST/DESERIALIZED_DATA_FE_11 (DESERIAL_INST/DESERIALIZED_DATA_FE_11)
     LUT3:I1->O            1   0.203   0.579  DESERIAL_INST/Mmux_DESERIALIZED_DATA31 (DATA_PAR_11_OBUF)
     OBUF:I->O                 2.571          DATA_PAR_11_OBUF (DATA_PAR<11>)
    ----------------------------------------
    Total                      4.484ns (3.221ns logic, 1.263ns route)
                                       (71.8% logic, 28.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    3.708|    3.725|    3.725|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DESERIAL_INST/CLOCK_DIV
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
CLOCK             |    2.408|    2.092|    2.408|         |
DESERIAL_INST/LOCK|         |    1.764|    1.764|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock DESERIAL_INST/LOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    2.209|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.98 secs
 
--> 


Total memory usage is 386748 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   59 (   0 filtered)
Number of infos    :   24 (   0 filtered)

