/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  reg [21:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  reg [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [7:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_37z;
  wire [2:0] celloutsig_0_38z;
  wire [14:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [14:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = in_data[70] ? celloutsig_0_1z : celloutsig_0_7z[1];
  assign celloutsig_0_19z = celloutsig_0_11z ? celloutsig_0_13z[6] : celloutsig_0_8z;
  assign celloutsig_1_1z = ~(in_data[140] & in_data[177]);
  assign celloutsig_1_17z = ~(celloutsig_1_11z & celloutsig_1_10z[6]);
  assign celloutsig_0_37z = ~celloutsig_0_13z[3];
  assign celloutsig_0_4z = ~celloutsig_0_3z[6];
  assign celloutsig_1_4z = ~((celloutsig_1_0z | in_data[178]) & (celloutsig_1_1z | celloutsig_1_2z));
  assign celloutsig_1_12z = ~((1'h0 | celloutsig_1_5z[6]) & (celloutsig_1_5z[2] | celloutsig_1_9z));
  assign celloutsig_1_18z = { in_data[141:138], celloutsig_1_2z, 1'h0, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_17z, celloutsig_1_0z } + { celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_17z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_17z };
  assign celloutsig_0_12z = { celloutsig_0_10z[3:2], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z } + { celloutsig_0_10z[2:0], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_16z = celloutsig_1_10z[3:0] / { 1'h1, celloutsig_1_10z[5:3] };
  assign celloutsig_0_3z = { celloutsig_0_0z[3:0], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z } / { 1'h1, in_data[56:43] };
  assign celloutsig_1_13z = { celloutsig_1_11z, celloutsig_1_5z[6:2], 1'h1, celloutsig_1_5z[0], celloutsig_1_0z } == { celloutsig_1_10z[4:3], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_8z } == { celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_5z[6:2], 1'h1, celloutsig_1_5z[0], celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_0_2z = in_data[47:43] == { celloutsig_0_0z[4:1], celloutsig_0_1z };
  assign celloutsig_0_5z = { in_data[84:78], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z } >= { celloutsig_0_0z[3:2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_6z = { celloutsig_0_0z[4:1], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z } >= in_data[57:50];
  assign celloutsig_1_15z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } > { celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_12z };
  assign celloutsig_0_1z = { celloutsig_0_0z[2:1], celloutsig_0_0z } <= { in_data[25:24], celloutsig_0_0z };
  assign celloutsig_1_8z = in_data[163:157] && { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_38z = celloutsig_0_0z[1] ? { celloutsig_0_14z[1:0], celloutsig_0_4z } : { celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_33z };
  assign celloutsig_0_0z = - in_data[20:15];
  assign celloutsig_1_10z = - { celloutsig_1_5z[3:2], 1'h1, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_14z = - { celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_1_11z = | { in_data[157:151], celloutsig_1_0z };
  assign celloutsig_1_2z = celloutsig_1_1z & in_data[174];
  assign celloutsig_1_14z = | celloutsig_1_10z[6:1];
  assign celloutsig_0_33z = ~^ { celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_28z };
  assign celloutsig_1_9z = ~^ { celloutsig_1_3z[1:0], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_8z = ~^ celloutsig_0_7z;
  assign celloutsig_0_9z = ~^ { celloutsig_0_7z[4], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_21z = ~^ celloutsig_0_12z[9:1];
  assign celloutsig_0_10z = in_data[63:58] >> celloutsig_0_0z;
  assign celloutsig_0_28z = { celloutsig_0_13z[9:4], celloutsig_0_9z, celloutsig_0_9z } <<< celloutsig_0_12z[9:2];
  assign celloutsig_0_7z = { celloutsig_0_3z[11:8], celloutsig_0_6z } - in_data[4:0];
  always_latch
    if (clkin_data[64]) celloutsig_1_3z = 3'h0;
    else if (!clkin_data[0]) celloutsig_1_3z = { in_data[121], celloutsig_1_2z, celloutsig_1_0z };
  always_latch
    if (clkin_data[32]) celloutsig_0_13z = 22'h000000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_13z = { celloutsig_0_3z[14:1], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_10z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_18z = 3'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_18z = { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_11z };
  assign celloutsig_1_0z = ~((in_data[97] & in_data[131]) | (in_data[100] & in_data[97]));
  assign celloutsig_1_6z = ~((celloutsig_1_2z & celloutsig_1_1z) | (celloutsig_1_0z & celloutsig_1_5z[6]));
  assign { celloutsig_1_5z[0], celloutsig_1_5z[6:2] } = { celloutsig_1_0z, in_data[180:176] } ~^ { celloutsig_1_1z, in_data[137:133] };
  assign celloutsig_1_5z[1] = 1'h1;
  assign { out_data[142:128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
