
*** Running vivado
    with args -log design_1_floating_point_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_floating_point_0_3.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_floating_point_0_3.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1173.352 ; gain = 237.977 ; free physical = 7476 ; free virtual = 27270
INFO: [Synth 8-638] synthesizing module 'design_1_floating_point_0_3' [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/ip/design_1_floating_point_0_3/synth/design_1_floating_point_0_3.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'design_1_floating_point_0_3' (21#1) [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/ip/design_1_floating_point_0_3/synth/design_1_floating_point_0_3.vhd:74]
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1255.828 ; gain = 320.453 ; free physical = 7369 ; free virtual = 27163
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1255.828 ; gain = 320.453 ; free physical = 7320 ; free virtual = 27115
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1629.441 ; gain = 0.004 ; free physical = 6930 ; free virtual = 26725
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1629.441 ; gain = 694.066 ; free physical = 7892 ; free virtual = 27694
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1629.441 ; gain = 694.066 ; free physical = 7892 ; free virtual = 27694
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1629.441 ; gain = 694.066 ; free physical = 7892 ; free virtual = 27694
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1629.441 ; gain = 694.066 ; free physical = 7886 ; free virtual = 27688
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1629.445 ; gain = 694.070 ; free physical = 7866 ; free virtual = 27668
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1862.633 ; gain = 927.258 ; free physical = 7381 ; free virtual = 27182
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1874.648 ; gain = 939.273 ; free physical = 7369 ; free virtual = 27170
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1884.664 ; gain = 949.289 ; free physical = 7356 ; free virtual = 27157
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1884.668 ; gain = 949.293 ; free physical = 7345 ; free virtual = 27146
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1884.668 ; gain = 949.293 ; free physical = 7344 ; free virtual = 27146
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1884.668 ; gain = 949.293 ; free physical = 7335 ; free virtual = 27137
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1884.668 ; gain = 949.293 ; free physical = 7335 ; free virtual = 27137
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1884.668 ; gain = 949.293 ; free physical = 7333 ; free virtual = 27135
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1884.668 ; gain = 949.293 ; free physical = 7333 ; free virtual = 27135

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |     1|
|2     |DSP_ALU_1       |     1|
|3     |DSP_A_B_DATA    |     1|
|4     |DSP_A_B_DATA_1  |     1|
|5     |DSP_C_DATA      |     2|
|6     |DSP_MULTIPLIER  |     2|
|7     |DSP_M_DATA      |     2|
|8     |DSP_OUTPUT      |     1|
|9     |DSP_OUTPUT_1    |     1|
|10    |DSP_PREADD      |     2|
|11    |DSP_PREADD_DATA |     2|
|12    |LUT1            |     4|
|13    |LUT2            |    21|
|14    |LUT3            |   117|
|15    |LUT4            |    17|
|16    |LUT5            |    11|
|17    |LUT6            |    24|
|18    |MUXCY           |    50|
|19    |SRL16E          |    16|
|20    |XORCY           |    43|
|21    |FDE             |     5|
|22    |FDRE            |   303|
+------+----------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1884.668 ; gain = 949.293 ; free physical = 7333 ; free virtual = 27135
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1908.664 ; gain = 856.777 ; free physical = 7255 ; free virtual = 27057
