// Seed: 3711382659
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  assign module_1.id_2 = 0;
endmodule
module module_1;
  always id_1 = 1'd0;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    output uwire id_0,
    output wire  id_1,
    output tri0  id_2,
    input  tri0  id_3,
    output tri1  id_4
    , id_27,
    input  tri0  id_5,
    input  uwire id_6,
    input  wire  id_7,
    input  uwire id_8,
    input  tri0  id_9,
    input  tri   id_10,
    input  wire  id_11,
    input  tri   id_12,
    input  tri0  id_13,
    input  wand  id_14,
    output tri0  id_15,
    input  tri1  id_16,
    input  wand  id_17,
    output uwire id_18,
    input  uwire id_19,
    input  wor   id_20,
    input  tri0  id_21,
    input  wor   id_22,
    output uwire id_23,
    input  tri1  id_24,
    input  wor   id_25
);
  wire id_28;
  module_0 modCall_1 (
      id_28,
      id_28,
      id_27
  );
endmodule
