

================================================================
== Vitis HLS Report for 'AxiStream2MatStream_2_s'
================================================================
* Date:           Wed Mar 20 05:12:14 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.018 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        9|  2073608|  90.000 ns|  20.736 ms|    9|  2073608|       no|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+---------+---------+
        |                                                          |                                                |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                         Instance                         |                     Module                     |   min   |   max   |    min    |    max    | min |   max   |   Type  |
        +----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+---------+---------+
        |grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58  |AxiStream2MatStream_2_Pipeline_MMIterInLoopRow  |        6|  2073605|  60.000 ns|  20.736 ms|    6|  2073605|       no|
        +----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     53|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|    2874|  13070|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     70|    -|
|Register         |        -|    -|     148|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|    3022|  13193|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|       2|     24|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+------------------------------------------------+---------+----+------+-------+-----+
    |                         Instance                         |                     Module                     | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +----------------------------------------------------------+------------------------------------------------+---------+----+------+-------+-----+
    |grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58  |AxiStream2MatStream_2_Pipeline_MMIterInLoopRow  |        0|   0|  2709|  13020|    0|
    |mul_32s_32s_32_2_1_U32                                    |mul_32s_32s_32_2_1                              |        0|   3|   165|     50|    0|
    +----------------------------------------------------------+------------------------------------------------+---------+----+------+-------+-----+
    |Total                                                     |                                                |        0|   3|  2874|  13070|    0|
    +----------------------------------------------------------+------------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |sub_fu_85_p2     |         +|   0|  0|  39|          32|           2|
    |sub3_fu_91_p2    |         -|   0|  0|  12|          11|          10|
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|  53|          44|          13|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  25|          5|    1|          5|
    |ap_done                   |   9|          2|    1|          2|
    |cols_bound_per_npc_blk_n  |   9|          2|    1|          2|
    |imgInput0_data_write      |   9|          2|    1|          2|
    |ldata_read                |   9|          2|    1|          2|
    |rows_blk_n                |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  70|         15|    6|         15|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                 | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                              |   4|   0|    4|          0|
    |ap_done_reg                                                            |   1|   0|    1|          0|
    |bound_reg_118                                                          |  32|   0|   32|          0|
    |cols_bound_per_npc_read_reg_98                                         |  32|   0|   32|          0|
    |grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg  |   1|   0|    1|          0|
    |last_blk_width_read_reg_110                                            |   4|   0|    4|          0|
    |rows_read_reg_105                                                      |  32|   0|   32|          0|
    |sub3_reg_128                                                           |  10|   0|   10|          0|
    |sub_reg_123                                                            |  32|   0|   32|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                  | 148|   0|  148|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|  AxiStream2MatStream<2>|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|  AxiStream2MatStream<2>|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|  AxiStream2MatStream<2>|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|  AxiStream2MatStream<2>|  return value|
|ap_continue                        |   in|    1|  ap_ctrl_hs|  AxiStream2MatStream<2>|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|  AxiStream2MatStream<2>|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|  AxiStream2MatStream<2>|  return value|
|ldata_dout                         |   in|  512|     ap_fifo|                   ldata|       pointer|
|ldata_num_data_valid               |   in|    3|     ap_fifo|                   ldata|       pointer|
|ldata_fifo_cap                     |   in|    3|     ap_fifo|                   ldata|       pointer|
|ldata_empty_n                      |   in|    1|     ap_fifo|                   ldata|       pointer|
|ldata_read                         |  out|    1|     ap_fifo|                   ldata|       pointer|
|imgInput0_data_din                 |  out|   24|     ap_fifo|          imgInput0_data|       pointer|
|imgInput0_data_num_data_valid      |   in|    3|     ap_fifo|          imgInput0_data|       pointer|
|imgInput0_data_fifo_cap            |   in|    3|     ap_fifo|          imgInput0_data|       pointer|
|imgInput0_data_full_n              |   in|    1|     ap_fifo|          imgInput0_data|       pointer|
|imgInput0_data_write               |  out|    1|     ap_fifo|          imgInput0_data|       pointer|
|rows_dout                          |   in|   32|     ap_fifo|                    rows|       pointer|
|rows_num_data_valid                |   in|    3|     ap_fifo|                    rows|       pointer|
|rows_fifo_cap                      |   in|    3|     ap_fifo|                    rows|       pointer|
|rows_empty_n                       |   in|    1|     ap_fifo|                    rows|       pointer|
|rows_read                          |  out|    1|     ap_fifo|                    rows|       pointer|
|cols_bound_per_npc_dout            |   in|   32|     ap_fifo|      cols_bound_per_npc|       pointer|
|cols_bound_per_npc_num_data_valid  |   in|    3|     ap_fifo|      cols_bound_per_npc|       pointer|
|cols_bound_per_npc_fifo_cap        |   in|    3|     ap_fifo|      cols_bound_per_npc|       pointer|
|cols_bound_per_npc_empty_n         |   in|    1|     ap_fifo|      cols_bound_per_npc|       pointer|
|cols_bound_per_npc_read            |  out|    1|     ap_fifo|      cols_bound_per_npc|       pointer|
|last_blk_width                     |   in|    4|     ap_none|          last_blk_width|       pointer|
+-----------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 5 [1/1] (3.63ns)   --->   "%cols_bound_per_npc_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %cols_bound_per_npc"   --->   Operation 5 'read' 'cols_bound_per_npc_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 6 [1/1] (3.63ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %rows"   --->   Operation 6 'read' 'rows_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 7 [1/1] (3.63ns)   --->   "%last_blk_width_read = read i4 @_ssdm_op_Read.ap_auto.volatile.i4P0A, i4 %last_blk_width"   --->   Operation 7 'read' 'last_blk_width_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 8 [2/2] (6.91ns)   --->   "%bound = mul i32 %cols_bound_per_npc_read, i32 %rows_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1052]   --->   Operation 8 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%last_blk_width_cast2_cast_cast_cast_cast = sext i4 %last_blk_width_read"   --->   Operation 9 'sext' 'last_blk_width_cast2_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%last_blk_width_cast2_cast_cast_cast_cast_cast = zext i5 %last_blk_width_cast2_cast_cast_cast_cast"   --->   Operation 10 'zext' 'last_blk_width_cast2_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/2] (6.91ns)   --->   "%bound = mul i32 %cols_bound_per_npc_read, i32 %rows_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1052]   --->   Operation 11 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 12 [1/1] (2.55ns)   --->   "%sub = add i32 %cols_bound_per_npc_read, i32 4294967295"   --->   Operation 12 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 13 [1/1] (1.73ns)   --->   "%sub3 = sub i10 512, i10 %last_blk_width_cast2_cast_cast_cast_cast_cast"   --->   Operation 13 'sub' 'sub3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 14 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln1052 = call void @AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow, i32 %bound, i4 %last_blk_width_read, i32 %cols_bound_per_npc_read, i512 %ldata, i32 %sub, i4 %last_blk_width_read, i10 %sub3, i4 %last_blk_width_read, i24 %imgInput0_data" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1052]   --->   Operation 15 'call' 'call_ln1052' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_bound_per_npc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgInput0_data, void @empty_19, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %ldata, void @empty_19, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln1052 = call void @AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow, i32 %bound, i4 %last_blk_width_read, i32 %cols_bound_per_npc_read, i512 %ldata, i32 %sub, i4 %last_blk_width_read, i10 %sub3, i4 %last_blk_width_read, i24 %imgInput0_data" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1052]   --->   Operation 20 'call' 'call_ln1052' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln1088 = ret" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1088]   --->   Operation 21 'ret' 'ret_ln1088' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ldata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgInput0_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cols_bound_per_npc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ last_blk_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_bound_per_npc_read                       (read         ) [ 00111]
rows_read                                     (read         ) [ 00110]
last_blk_width_read                           (read         ) [ 00011]
last_blk_width_cast2_cast_cast_cast_cast      (sext         ) [ 00000]
last_blk_width_cast2_cast_cast_cast_cast_cast (zext         ) [ 00000]
bound                                         (mul          ) [ 00001]
sub                                           (add          ) [ 00001]
sub3                                          (sub          ) [ 00001]
empty                                         (wait         ) [ 00000]
specinterface_ln0                             (specinterface) [ 00000]
specinterface_ln0                             (specinterface) [ 00000]
specinterface_ln0                             (specinterface) [ 00000]
specinterface_ln0                             (specinterface) [ 00000]
call_ln1052                                   (call         ) [ 00000]
ret_ln1088                                    (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ldata">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imgInput0_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput0_data"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rows">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cols_bound_per_npc">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_bound_per_npc"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="last_blk_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_blk_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="cols_bound_per_npc_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_bound_per_npc_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="rows_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="last_blk_width_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="4" slack="0"/>
<pin id="54" dir="0" index="1" bw="4" slack="0"/>
<pin id="55" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="last_blk_width_read/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="4" slack="1"/>
<pin id="62" dir="0" index="3" bw="32" slack="2"/>
<pin id="63" dir="0" index="4" bw="512" slack="0"/>
<pin id="64" dir="0" index="5" bw="32" slack="0"/>
<pin id="65" dir="0" index="6" bw="4" slack="1"/>
<pin id="66" dir="0" index="7" bw="10" slack="0"/>
<pin id="67" dir="0" index="8" bw="4" slack="1"/>
<pin id="68" dir="0" index="9" bw="24" slack="0"/>
<pin id="69" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1052/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="1"/>
<pin id="75" dir="0" index="1" bw="32" slack="1"/>
<pin id="76" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="last_blk_width_cast2_cast_cast_cast_cast_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="1"/>
<pin id="80" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="last_blk_width_cast2_cast_cast_cast_cast/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="last_blk_width_cast2_cast_cast_cast_cast_cast_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="0"/>
<pin id="83" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="last_blk_width_cast2_cast_cast_cast_cast_cast/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="sub_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="2"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="sub3_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="10" slack="0"/>
<pin id="93" dir="0" index="1" bw="5" slack="0"/>
<pin id="94" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub3/3 "/>
</bind>
</comp>

<comp id="98" class="1005" name="cols_bound_per_npc_read_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="1"/>
<pin id="100" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_bound_per_npc_read "/>
</bind>
</comp>

<comp id="105" class="1005" name="rows_read_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="1"/>
<pin id="107" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="110" class="1005" name="last_blk_width_read_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="1"/>
<pin id="112" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="last_blk_width_read "/>
</bind>
</comp>

<comp id="118" class="1005" name="bound_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="1"/>
<pin id="120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="123" class="1005" name="sub_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="128" class="1005" name="sub3_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="10" slack="1"/>
<pin id="130" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sub3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="10" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="70"><net_src comp="20" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="58" pin=4"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="58" pin=9"/></net>

<net id="77"><net_src comp="73" pin="2"/><net_sink comp="58" pin=1"/></net>

<net id="84"><net_src comp="78" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="90"><net_src comp="85" pin="2"/><net_sink comp="58" pin=5"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="81" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="97"><net_src comp="91" pin="2"/><net_sink comp="58" pin=7"/></net>

<net id="101"><net_src comp="40" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="103"><net_src comp="98" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="104"><net_src comp="98" pin="1"/><net_sink comp="58" pin=3"/></net>

<net id="108"><net_src comp="46" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="113"><net_src comp="52" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="115"><net_src comp="110" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="116"><net_src comp="110" pin="1"/><net_sink comp="58" pin=6"/></net>

<net id="117"><net_src comp="110" pin="1"/><net_sink comp="58" pin=8"/></net>

<net id="121"><net_src comp="73" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="126"><net_src comp="85" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="58" pin=5"/></net>

<net id="131"><net_src comp="91" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="58" pin=7"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ldata | {}
	Port: imgInput0_data | {3 4 }
 - Input state : 
	Port: AxiStream2MatStream<2> : ldata | {3 4 }
	Port: AxiStream2MatStream<2> : imgInput0_data | {}
	Port: AxiStream2MatStream<2> : rows | {1 }
	Port: AxiStream2MatStream<2> : cols_bound_per_npc | {1 }
	Port: AxiStream2MatStream<2> : last_blk_width | {2 }
  - Chain level:
	State 1
	State 2
	State 3
		last_blk_width_cast2_cast_cast_cast_cast_cast : 1
		sub3 : 2
		call_ln1052 : 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------|---------|---------|---------|
| Operation|                      Functional Unit                     |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------------------------|---------|---------|---------|
|   call   | grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58 |    0    |   2976  |   6090  |
|----------|----------------------------------------------------------|---------|---------|---------|
|    mul   |                         grp_fu_73                        |    3    |   165   |    50   |
|----------|----------------------------------------------------------|---------|---------|---------|
|    add   |                         sub_fu_85                        |    0    |    0    |    39   |
|----------|----------------------------------------------------------|---------|---------|---------|
|    sub   |                        sub3_fu_91                        |    0    |    0    |    13   |
|----------|----------------------------------------------------------|---------|---------|---------|
|          |            cols_bound_per_npc_read_read_fu_40            |    0    |    0    |    0    |
|   read   |                   rows_read_read_fu_46                   |    0    |    0    |    0    |
|          |              last_blk_width_read_read_fu_52              |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|   sext   |      last_blk_width_cast2_cast_cast_cast_cast_fu_78      |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|   zext   |    last_blk_width_cast2_cast_cast_cast_cast_cast_fu_81   |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|   Total  |                                                          |    3    |   3141  |   6192  |
|----------|----------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|         bound_reg_118        |   32   |
|cols_bound_per_npc_read_reg_98|   32   |
|  last_blk_width_read_reg_110 |    4   |
|       rows_read_reg_105      |   32   |
|         sub3_reg_128         |   10   |
|          sub_reg_123         |   32   |
+------------------------------+--------+
|             Total            |   142  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Comp                           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58 |  p1  |   2  |  32  |   64   ||    9    |
| grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58 |  p5  |   2  |  32  |   64   ||    9    |
| grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58 |  p7  |   2  |  10  |   20   ||    9    |
|----------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Total                          |      |      |      |   148  ||  4.764  ||    27   |
|----------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |  3141  |  6192  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   142  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    4   |  3283  |  6219  |
+-----------+--------+--------+--------+--------+
