// developed by Mahmoud Khairy, Purdue Univ
// abdallm@purdue.edu

#ifndef VOLTA_OPCODE_H
#define VOLTA_OPCODE_H

#include <string>
#include <unordered_map>
#include "trace_opcode.h"

#define VOLTA_BINART_VERSION 70

// Volta SM_70 ISA
// see: https://docs.nvidia.com/cuda/cuda-binary-utilities/index.html
static const std::unordered_map<std::string, OpcodeChar> Volta_OpcodeMap = {
    
    // Floating Point 32 Instructions
    {"FADD",        OpcodeChar(OP_FADD,        SP_OP)},
    {"FADD32I",     OpcodeChar(OP_FADD32I,     SP_OP)},
    {"FCHK",        OpcodeChar(OP_FCHK,        SP_OP)},
    {"FFMA32I",     OpcodeChar(OP_FFMA32I,     SP_OP)},
    {"FFMA",        OpcodeChar(OP_FFMA,        SP_OP)},
    {"FMNMX",       OpcodeChar(OP_FMNMX,       SP_OP)},
    {"FMUL",        OpcodeChar(OP_FMUL,        SP_OP)},
    {"FMUL32I",     OpcodeChar(OP_FMUL32I,     SP_OP)},
    {"FSEL",        OpcodeChar(OP_FSEL,        SP_OP)},
    {"FSET",        OpcodeChar(OP_FSET,        SP_OP)},
    {"FSETP",       OpcodeChar(OP_FSETP,       SP_OP)},
    {"FSWZADD",     OpcodeChar(OP_FSWZADD,     SP_OP)},
    
    // SFU
    {"MUFU",        OpcodeChar(OP_MUFU,        SFU_OP)},

    // Floating Point 16 Instructions
    {"HADD2",       OpcodeChar(OP_HADD2,       SP_OP)},
    {"HADD2_32I",   OpcodeChar(OP_HADD2_32I,   SP_OP)},
    {"HFMA2",       OpcodeChar(OP_HFMA2,       SP_OP)},
    {"HFMA2_32I",   OpcodeChar(OP_HFMA2_32I,   SP_OP)},
    {"HMUL2",       OpcodeChar(OP_HMUL2,       SP_OP)},
    {"HMUL2_32I",   OpcodeChar(OP_HMUL2_32I,   SP_OP)},
    {"HSET2",       OpcodeChar(OP_HSET2,       SP_OP)},
    {"HSETP2",      OpcodeChar(OP_HSETP2,      SP_OP)},

    // Tensor Core Instructions
    // Execute Tensor Core Instructions on SPECIALIZED_UNIT_3
    {"HMMA",        OpcodeChar(OP_HMMA,        SPECIALIZED_UNIT_3_OP)},

    // Double Point Instructions
    {"DADD",        OpcodeChar(OP_DADD,        DP_OP)},
    {"DFMA",        OpcodeChar(OP_DFMA,        DP_OP)},
    {"DMUL",        OpcodeChar(OP_DMUL,        DP_OP)},
    {"DSETP",       OpcodeChar(OP_DSETP,       DP_OP)},

    // Integer Instructions
    {"BMSK",        OpcodeChar(OP_BMSK,        INTP_OP)},
    {"BREV",        OpcodeChar(OP_BREV,        INTP_OP)},
    {"FLO",         OpcodeChar(OP_FLO,         INTP_OP)},
    {"IABS",        OpcodeChar(OP_IABS,        INTP_OP)},
    {"IADD",        OpcodeChar(OP_IADD,        INTP_OP)},
    {"IADD3",       OpcodeChar(OP_IADD3,       INTP_OP)},
    {"IADD32I",     OpcodeChar(OP_IADD32I,     INTP_OP)},
    {"IDP",         OpcodeChar(OP_IDP,         INTP_OP)},
    {"IDP4A",       OpcodeChar(OP_IDP4A,       INTP_OP)},
    {"IMAD",        OpcodeChar(OP_IMAD,        INTP_OP)},
    {"IMMA",        OpcodeChar(OP_IMMA,        INTP_OP)},
    {"IMNMX",       OpcodeChar(OP_IMNMX,       INTP_OP)},
    {"IMUL",        OpcodeChar(OP_IMUL,        INTP_OP)},
    {"IMUL32I",     OpcodeChar(OP_IMUL32I,     INTP_OP)},
    {"ISCADD",      OpcodeChar(OP_ISCADD,      INTP_OP)},
    {"ISCADD32I",   OpcodeChar(OP_ISCADD32I,   INTP_OP)},
    {"ISETP",       OpcodeChar(OP_ISETP,       INTP_OP)},
    {"LEA",         OpcodeChar(OP_LEA,         INTP_OP)},
    {"LOP",         OpcodeChar(OP_LOP,         INTP_OP)},
    {"LOP3",        OpcodeChar(OP_LOP3,        INTP_OP)},
    {"LOP32I",      OpcodeChar(OP_LOP32I,      INTP_OP)},
    {"POPC",        OpcodeChar(OP_POPC,        INTP_OP)},
    {"SHF",         OpcodeChar(OP_SHF,         INTP_OP)},
    {"SHR",         OpcodeChar(OP_SHR,         INTP_OP)},
    {"VABSDIFF",    OpcodeChar(OP_VABSDIFF,    INTP_OP)},
    {"VABSDIFF4",   OpcodeChar(OP_VABSDIFF4,   INTP_OP)},

    // Conversion Instructions
    // {"F2F",         OpcodeChar(OP_F2F,         ALU_OP)},
    // {"F2I",         OpcodeChar(OP_F2I,         ALU_OP)},
    // {"I2F",         OpcodeChar(OP_I2F,         ALU_OP)},
    // {"I2I",         OpcodeChar(OP_I2I,         ALU_OP)},
    // {"I2IP",        OpcodeChar(OP_I2IP,        ALU_OP)},
    // {"FRND",        OpcodeChar(OP_FRND,        ALU_OP)},
    {"F2F",         OpcodeChar(OP_F2F,         SP_OP)},
    {"F2I",         OpcodeChar(OP_F2I,         SP_OP)},
    {"I2F",         OpcodeChar(OP_I2F,         SP_OP)},
    {"I2I",         OpcodeChar(OP_I2I,         INTP_OP)},
    {"I2IP",        OpcodeChar(OP_I2IP,        INTP_OP)},
    {"FRND",        OpcodeChar(OP_FRND,        INTP_OP)},

    // Movement Instructions
    // {"MOV",         OpcodeChar(OP_MOV,         ALU_OP)},
    // {"MOV32I",      OpcodeChar(OP_MOV32I,      ALU_OP)},
    // {"PRMT",        OpcodeChar(OP_PRMT,        ALU_OP)},
    // {"SEL",         OpcodeChar(OP_SEL,         ALU_OP)},
    // {"SGXT",        OpcodeChar(OP_SGXT,        ALU_OP)},
    // {"SHFL",        OpcodeChar(OP_SHFL,        ALU_OP)},
    {"MOV",         OpcodeChar(OP_MOV,         INTP_OP)},
    {"MOV32I",      OpcodeChar(OP_MOV32I,      INTP_OP)},
    {"PRMT",        OpcodeChar(OP_PRMT,        INTP_OP)},
    {"SEL",         OpcodeChar(OP_SEL,         INTP_OP)},
    {"SGXT",        OpcodeChar(OP_SGXT,        INTP_OP)},
    {"SHFL",        OpcodeChar(OP_SHFL,        INTP_OP)},
    {"CCTL",        OpcodeChar(OP_CCTL,        SP_OP)},
    {"CCTLL",       OpcodeChar(OP_CCTLL,       SP_OP)},

    // Predicate Instructions
    // {"PLOP3",       OpcodeChar(OP_PLOP3,       ALU_OP)},
    // {"PSETP",       OpcodeChar(OP_PSETP,       ALU_OP)},
    // {"P2R",         OpcodeChar(OP_P2R,         ALU_OP)},
    // {"R2P",         OpcodeChar(OP_R2P,         ALU_OP)},
    {"PLOP3",       OpcodeChar(OP_PLOP3,       INTP_OP)},
    {"PSETP",       OpcodeChar(OP_PSETP,       INTP_OP)},
    {"P2R",         OpcodeChar(OP_P2R,         INTP_OP)},
    {"R2P",         OpcodeChar(OP_R2P,         INTP_OP)},

    // Load/Store Instructions
    {"LD",          OpcodeChar(OP_LD,          LOAD_OP)},
    // For now, we ignore constant loads, consider it as ALU_OP, TO DO
    // {"LDC",         OpcodeChar(OP_LDC,         ALU_OP)},
    {"LDC",         OpcodeChar(OP_LDC,         INTP_OP)},
    {"LDG",         OpcodeChar(OP_LDG,         LOAD_OP)},
    {"LDL",         OpcodeChar(OP_LDL,         LOAD_OP)},
    {"LDS",         OpcodeChar(OP_LDS,         LOAD_OP)},
    {"ST",          OpcodeChar(OP_ST,          STORE_OP)},
    {"STG",         OpcodeChar(OP_STG,         STORE_OP)},
    {"STL",         OpcodeChar(OP_STL,         STORE_OP)},
    {"STS",         OpcodeChar(OP_STS,         STORE_OP)},
    // {"MATCH",       OpcodeChar(OP_MATCH,       ALU_OP)},
    // {"QSPC",        OpcodeChar(OP_QSPC,        ALU_OP)},
    {"MATCH",       OpcodeChar(OP_MATCH,       SP_OP)},
    {"QSPC",        OpcodeChar(OP_QSPC,        SP_OP)},
    {"ATOM",        OpcodeChar(OP_ATOM,        STORE_OP)},
    {"ATOMS",       OpcodeChar(OP_ATOMS,       STORE_OP)},
    {"ATOMG",       OpcodeChar(OP_ATOMG,       STORE_OP)},
    {"RED",         OpcodeChar(OP_RED,         STORE_OP)},
    // {"CCTL",        OpcodeChar(OP_CCTL,        ALU_OP)},
    // {"CCTLL",       OpcodeChar(OP_CCTLL,       ALU_OP)},
    // {"ERRBAR",      OpcodeChar(OP_ERRBAR,      ALU_OP)},
    
    {"ERRBAR",      OpcodeChar(OP_ERRBAR,      SP_OP)},
    // {"MEMBAR",      OpcodeChar(OP_MEMBAR,      MEMORY_BARRIER_OP)},
    // {"CCTLT",       OpcodeChar(OP_CCTLT,       ALU_OP)},
    {"MEMBAR",      OpcodeChar(OP_MEMBAR,      SP_OP)},
    {"CCTLT",       OpcodeChar(OP_CCTLT,       SP_OP)},

    // Texture Instructions
    // For now, we ignore texture loads, consider it as ALU_OP
    {"TEX",         OpcodeChar(OP_TEX,         SPECIALIZED_UNIT_2_OP)},
    {"TLD",         OpcodeChar(OP_TLD,         SPECIALIZED_UNIT_2_OP)},
    {"TLD4",        OpcodeChar(OP_TLD4,        SPECIALIZED_UNIT_2_OP)},
    {"TMML",        OpcodeChar(OP_TMML,        SPECIALIZED_UNIT_2_OP)},
    {"TXD",         OpcodeChar(OP_TXD,         SPECIALIZED_UNIT_2_OP)},
    {"TXQ",         OpcodeChar(OP_TXQ,         SPECIALIZED_UNIT_2_OP)},

    // Control Instructions
    // execute branch insts on a dedicated branch unit (SPECIALIZED_UNIT_1)
    {"BMOV",        OpcodeChar(OP_BMOV,        SPECIALIZED_UNIT_1_OP)},
    {"BPT",         OpcodeChar(OP_BPT,         SPECIALIZED_UNIT_1_OP)},
    {"BRA",         OpcodeChar(OP_BRA,         SPECIALIZED_UNIT_1_OP)},
    {"BREAK",       OpcodeChar(OP_BREAK,       SPECIALIZED_UNIT_1_OP)},
    {"BRX",         OpcodeChar(OP_BRX,         SPECIALIZED_UNIT_1_OP)},
    {"BSSY",        OpcodeChar(OP_BSSY,        SPECIALIZED_UNIT_1_OP)},
    {"BSYNC",       OpcodeChar(OP_BSYNC,       SPECIALIZED_UNIT_1_OP)},
    {"CALL",        OpcodeChar(OP_CALL,        SPECIALIZED_UNIT_1_OP)},
    // {"EXIT",        OpcodeChar(OP_EXIT,        EXIT_OPS)},
    {"EXIT",        OpcodeChar(OP_EXIT,        SP_OP)},
    {"JMP",         OpcodeChar(OP_JMP,         SPECIALIZED_UNIT_1_OP)},
    {"JMX",         OpcodeChar(OP_JMX,         SPECIALIZED_UNIT_1_OP)},
    {"KILL",        OpcodeChar(OP_KILL,        SPECIALIZED_UNIT_1_OP)},
    {"NANOSLEEP",   OpcodeChar(OP_NANOSLEEP,   SPECIALIZED_UNIT_1_OP)},
    {"RET",         OpcodeChar(OP_RET,         SPECIALIZED_UNIT_1_OP)},
    {"RPCMOV",      OpcodeChar(OP_RPCMOV,      SPECIALIZED_UNIT_1_OP)},
    {"RTT",         OpcodeChar(OP_RTT,         SPECIALIZED_UNIT_1_OP)},
    {"WARPSYNC",    OpcodeChar(OP_WARPSYNC,    SPECIALIZED_UNIT_1_OP)},
    {"YIELD",       OpcodeChar(OP_YIELD,       SPECIALIZED_UNIT_1_OP)},

    // Miscellaneous Instructions
    // {"B2R",         OpcodeChar(OP_B2R,         ALU_OP)},
    // {"BAR",         OpcodeChar(OP_BAR,         BARRIER_OP)},
    // {"CS2R",        OpcodeChar(OP_CS2R,        ALU_OP)},
    // {"CSMTEST",     OpcodeChar(OP_CSMTEST,     ALU_OP)},
    // {"DEPBAR",      OpcodeChar(OP_DEPBAR,      ALU_OP)},
    // {"GETLMEMBASE", OpcodeChar(OP_GETLMEMBASE, ALU_OP)},
    // {"LEPC",        OpcodeChar(OP_LEPC,        ALU_OP)},
    // {"NOP",         OpcodeChar(OP_NOP,         ALU_OP)},
    // {"PMTRIG",      OpcodeChar(OP_PMTRIG,      ALU_OP)},
    // {"R2B",         OpcodeChar(OP_R2B,         ALU_OP)},
    // {"S2R",         OpcodeChar(OP_S2R,         ALU_OP)},
    // {"SETCTAID",    OpcodeChar(OP_SETCTAID,    ALU_OP)},
    // {"SETLMEMBASE", OpcodeChar(OP_SETLMEMBASE, ALU_OP)},
    // {"VOTE",        OpcodeChar(OP_VOTE,        ALU_OP)},
    // {"VOTE_VTG",    OpcodeChar(OP_VOTE_VTG,    ALU_OP)},
    {"B2R",         OpcodeChar(OP_B2R,         SP_OP)},
    {"BAR",         OpcodeChar(OP_BAR,         SP_OP)},
    {"CS2R",        OpcodeChar(OP_CS2R,        INTP_OP)},
    {"CSMTEST",     OpcodeChar(OP_CSMTEST,     SP_OP)},
    {"DEPBAR",      OpcodeChar(OP_DEPBAR,      SP_OP)},
    {"GETLMEMBASE", OpcodeChar(OP_GETLMEMBASE, SP_OP)},
    {"LEPC",        OpcodeChar(OP_LEPC,        SP_OP)},
    {"NOP",         OpcodeChar(OP_NOP,         SP_OP)},
    {"PMTRIG",      OpcodeChar(OP_PMTRIG,      SP_OP)},
    {"R2B",         OpcodeChar(OP_R2B,         SP_OP)},
    {"S2R",         OpcodeChar(OP_S2R,         SP_OP)},
    {"SETCTAID",    OpcodeChar(OP_SETCTAID,    SP_OP)},
    {"SETLMEMBASE", OpcodeChar(OP_SETLMEMBASE, SP_OP)},
    {"VOTE",        OpcodeChar(OP_VOTE,        SP_OP)},
    {"VOTE_VTG",    OpcodeChar(OP_VOTE_VTG,    SP_OP)},

};

#endif
