# Makefile number 3

all: $(NAME)

CC=gcc
SRC=main.c school.c
OBJ=$(SRC:.c=.o)
NAME=school

$(NAME): $(OBJ)
	$(CC) $(OBJ) -o $(NAME)
