#ifndef __PMU_H
#define __PMU_H

#define MSR_IA32_PERFEVTSEL0		0x00000186
#define MSR_IA32_PERFEVTSEL1		0x00000187
#define MSR_IA32_PERFEVTSEL2		0x00000188
#define MSR_IA32_PERFEVTSEL3		0x00000189

#define MSR_IA32_PMC0		0x000000c1
#define MSR_IA32_PMC1		0x000000c2
#define MSR_IA32_PMC2		0x000000c3
#define MSR_IA32_PMC3		0x000000c4
#define MSR_IA32_PMC4		0x000000c5
#define MSR_IA32_PMC5		0x000000c6
#define MSR_IA32_PMC6		0x000000c7
#define MSR_IA32_PMC7		0x000000c8

#define MSR_IA32_A_PMC0		0x000004c1
#define MSR_IA32_A_PMC1		0x000004c2
#define MSR_IA32_A_PMC2		0x000004c3
#define MSR_IA32_A_PMC3		0x000004c4
#define MSR_IA32_A_PMC4		0x000004c5
#define MSR_IA32_A_PMC5		0x000004c6
#define MSR_IA32_A_PMC6		0x000004c7
#define MSR_IA32_A_PMC7		0x000004c8

#define MSR_CORE_PERF_GLOBAL_STATUS_RESET	0x00000390

#define VAL 1


#endif

