<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Clock.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DTHByte_Tests_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DTHByte_Tests_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="DTHByte_Tests_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1575064187" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1575064187">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1575064187" xil_pn:in_ck="2932570159184399273" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1575064187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AlarmController.vhd"/>
      <outfile xil_pn:name="AudioDriver.vhd"/>
      <outfile xil_pn:name="AudioDriver_testbench.vhd"/>
      <outfile xil_pn:name="BCDToSevSegDecoder.vhd"/>
      <outfile xil_pn:name="BinToHexadecimalConverter_testbench.vhd"/>
      <outfile xil_pn:name="Clock.vhd"/>
      <outfile xil_pn:name="ClockController.vhd"/>
      <outfile xil_pn:name="ClockController_Tests.vhd"/>
      <outfile xil_pn:name="ClockFSM.vhd"/>
      <outfile xil_pn:name="DTHByte.vhd"/>
      <outfile xil_pn:name="DTHByte_Tests.vhd"/>
      <outfile xil_pn:name="DecToHexadecimal.vhd"/>
      <outfile xil_pn:name="FDIV.vhd"/>
      <outfile xil_pn:name="FSMClockUnit.vhd"/>
      <outfile xil_pn:name="FSMClockUnit_Tests.vhd"/>
      <outfile xil_pn:name="InputDriver.vhd"/>
      <outfile xil_pn:name="InputDriver_Tests.vhd"/>
      <outfile xil_pn:name="PWM.vhd"/>
      <outfile xil_pn:name="PWM_testbench.vhd"/>
      <outfile xil_pn:name="ROM.vhd"/>
      <outfile xil_pn:name="ROM_Melody.vhd"/>
      <outfile xil_pn:name="ROM_testbench.vhd"/>
      <outfile xil_pn:name="SevSegDriver.vhd"/>
      <outfile xil_pn:name="ToneGenerator.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1575064187" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="72024944142561628" xil_pn:start_ts="1575064187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575064187" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7776580702868193830" xil_pn:start_ts="1575064187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575064187" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="738560581921027641" xil_pn:start_ts="1575064187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575064187" xil_pn:in_ck="2932570159184399273" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1575064187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AlarmController.vhd"/>
      <outfile xil_pn:name="AudioDriver.vhd"/>
      <outfile xil_pn:name="AudioDriver_testbench.vhd"/>
      <outfile xil_pn:name="BCDToSevSegDecoder.vhd"/>
      <outfile xil_pn:name="BinToHexadecimalConverter_testbench.vhd"/>
      <outfile xil_pn:name="Clock.vhd"/>
      <outfile xil_pn:name="ClockController.vhd"/>
      <outfile xil_pn:name="ClockController_Tests.vhd"/>
      <outfile xil_pn:name="ClockFSM.vhd"/>
      <outfile xil_pn:name="DTHByte.vhd"/>
      <outfile xil_pn:name="DTHByte_Tests.vhd"/>
      <outfile xil_pn:name="DecToHexadecimal.vhd"/>
      <outfile xil_pn:name="FDIV.vhd"/>
      <outfile xil_pn:name="FSMClockUnit.vhd"/>
      <outfile xil_pn:name="FSMClockUnit_Tests.vhd"/>
      <outfile xil_pn:name="InputDriver.vhd"/>
      <outfile xil_pn:name="InputDriver_Tests.vhd"/>
      <outfile xil_pn:name="PWM.vhd"/>
      <outfile xil_pn:name="PWM_testbench.vhd"/>
      <outfile xil_pn:name="ROM.vhd"/>
      <outfile xil_pn:name="ROM_Melody.vhd"/>
      <outfile xil_pn:name="ROM_testbench.vhd"/>
      <outfile xil_pn:name="SevSegDriver.vhd"/>
      <outfile xil_pn:name="ToneGenerator.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1575064192" xil_pn:in_ck="2932570159184399273" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-223767983496177320" xil_pn:start_ts="1575064187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DTHByte_Tests_beh.prj"/>
      <outfile xil_pn:name="DTHByte_Tests_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1575064192" xil_pn:in_ck="-7992141240367428299" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-9142453444771878779" xil_pn:start_ts="1575064192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DTHByte_Tests_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
