// Seed: 1286234348
macromodule module_0 (
    id_1
);
  inout wire id_1;
  parameter id_2 = id_1 && id_2 == (1'b0);
  assign module_2.id_1 = 0;
  assign module_1.id_3 = 0;
  wire id_3;
  module_3 modCall_1 (
      id_3,
      id_2
  );
endmodule
module module_1 (
    input tri1  id_0,
    input tri0  id_1,
    input logic id_2,
    input wire  id_3
);
  wire id_5;
  initial begin : LABEL_0
    id_6 <= id_2;
  end
  module_0 modCall_1 (id_5);
endmodule
module module_2 (
    input tri0 id_0,
    input wire id_1,
    output supply0 id_2
);
  or primCall (id_2, id_4, id_1, id_0);
  wire id_4;
  module_0 modCall_1 (id_4);
endmodule
program module_3 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_1;
endmodule
