strict digraph "" {
	node [label="\N"];
	"18:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f067a08a0d0>",
		clk_sens=True,
		fillcolor=gold,
		label="18:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['r_next']"];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f067a08a1d0>",
		fillcolor=turquoise,
		label="19:BL
r_reg <= r_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f067a08a210>]",
		style=filled,
		typ=Block];
	"18:AL" -> "19:BL"	[cond="[]",
		lineno=None];
	"Leaf_18:AL"	[def_var="['r_reg']",
		label="Leaf_18:AL"];
	"19:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
}
