TimeQuest Timing Analyzer report for MIPS32
Sun Aug 24 00:53:10 2014
Quartus II 64-Bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'Clk'
 12. Slow Model Hold: 'Clk'
 13. Slow Model Minimum Pulse Width: 'Clk'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'Clk'
 24. Fast Model Hold: 'Clk'
 25. Fast Model Minimum Pulse Width: 'Clk'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name      ; MIPS32                                            ;
; Device Family      ; Cyclone II                                        ;
; Device Name        ; EP2C35F672C6                                      ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Unavailable                                       ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 140.83 MHz ; 140.83 MHz      ; Clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; Clk   ; -6.101 ; -803.123      ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; Clk   ; 0.516 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; Clk   ; -1.880 ; -995.340              ;
+-------+--------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Clk'                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.101 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; -0.001     ; 7.136      ;
; -5.920 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; -0.001     ; 6.955      ;
; -5.726 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUSrc_EX                                                                                                 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; 0.000      ; 6.762      ;
; -5.674 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[3]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; -0.001     ; 6.709      ;
; -5.666 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[9]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; -0.001     ; 6.701      ;
; -5.378 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[1]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; 0.000      ; 6.414      ;
; -5.363 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[4]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; -0.001     ; 6.398      ;
; -5.347 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5]                                                                             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; -0.001     ; 6.382      ;
; -5.325 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[5]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; -0.001     ; 6.360      ;
; -5.314 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]                                                                             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; 0.000      ; 6.350      ;
; -5.121 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[8]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; -0.001     ; 6.156      ;
; -5.043 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; 0.000      ; 6.079      ;
; -5.010 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[3]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; 0.000      ; 6.046      ;
; -4.962 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[13]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; -0.001     ; 5.997      ;
; -4.947 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[7]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; -0.001     ; 5.982      ;
; -4.933 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg0 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[15]   ; Clk          ; Clk         ; 1.000        ; -0.055     ; 5.914      ;
; -4.933 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg1 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[15]   ; Clk          ; Clk         ; 1.000        ; -0.055     ; 5.914      ;
; -4.933 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg2 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[15]   ; Clk          ; Clk         ; 1.000        ; -0.055     ; 5.914      ;
; -4.933 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg3 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[15]   ; Clk          ; Clk         ; 1.000        ; -0.055     ; 5.914      ;
; -4.933 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg4 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[15]   ; Clk          ; Clk         ; 1.000        ; -0.055     ; 5.914      ;
; -4.933 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg5 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[15]   ; Clk          ; Clk         ; 1.000        ; -0.055     ; 5.914      ;
; -4.933 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg6 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[15]   ; Clk          ; Clk         ; 1.000        ; -0.055     ; 5.914      ;
; -4.933 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg7 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[15]   ; Clk          ; Clk         ; 1.000        ; -0.055     ; 5.914      ;
; -4.929 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[1]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; 0.000      ; 5.965      ;
; -4.927 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[11]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; -0.001     ; 5.962      ;
; -4.926 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[4]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; 0.000      ; 5.962      ;
; -4.901 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[2]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; 0.000      ; 5.937      ;
; -4.900 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; Clk          ; Clk         ; 1.000        ; -0.001     ; 5.935      ;
; -4.830 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3]                                                                             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; 0.000      ; 5.866      ;
; -4.815 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[0]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; 0.000      ; 5.851      ;
; -4.744 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[6]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; 0.000      ; 5.780      ;
; -4.731 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[10]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; -0.001     ; 5.766      ;
; -4.726 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg0 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[0]    ; Clk          ; Clk         ; 1.000        ; -0.045     ; 5.717      ;
; -4.726 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg1 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[0]    ; Clk          ; Clk         ; 1.000        ; -0.045     ; 5.717      ;
; -4.726 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg2 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[0]    ; Clk          ; Clk         ; 1.000        ; -0.045     ; 5.717      ;
; -4.726 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg3 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[0]    ; Clk          ; Clk         ; 1.000        ; -0.045     ; 5.717      ;
; -4.726 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg4 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[0]    ; Clk          ; Clk         ; 1.000        ; -0.045     ; 5.717      ;
; -4.726 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg5 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[0]    ; Clk          ; Clk         ; 1.000        ; -0.045     ; 5.717      ;
; -4.726 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg6 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[0]    ; Clk          ; Clk         ; 1.000        ; -0.045     ; 5.717      ;
; -4.726 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg7 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[0]    ; Clk          ; Clk         ; 1.000        ; -0.045     ; 5.717      ;
; -4.724 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg0 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[11]   ; Clk          ; Clk         ; 1.000        ; -0.054     ; 5.706      ;
; -4.724 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg1 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[11]   ; Clk          ; Clk         ; 1.000        ; -0.054     ; 5.706      ;
; -4.724 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg2 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[11]   ; Clk          ; Clk         ; 1.000        ; -0.054     ; 5.706      ;
; -4.724 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg3 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[11]   ; Clk          ; Clk         ; 1.000        ; -0.054     ; 5.706      ;
; -4.724 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg4 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[11]   ; Clk          ; Clk         ; 1.000        ; -0.054     ; 5.706      ;
; -4.724 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg5 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[11]   ; Clk          ; Clk         ; 1.000        ; -0.054     ; 5.706      ;
; -4.724 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg6 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[11]   ; Clk          ; Clk         ; 1.000        ; -0.054     ; 5.706      ;
; -4.724 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg7 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[11]   ; Clk          ; Clk         ; 1.000        ; -0.054     ; 5.706      ;
; -4.719 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; Clk          ; Clk         ; 1.000        ; -0.001     ; 5.754      ;
; -4.713 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] ; Clk          ; Clk         ; 1.000        ; -0.001     ; 5.748      ;
; -4.693 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[15]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; 0.000      ; 5.729      ;
; -4.682 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] ; Clk          ; Clk         ; 1.000        ; -0.001     ; 5.717      ;
; -4.673 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[2]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; 0.000      ; 5.709      ;
; -4.666 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[25]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; 0.000      ; 5.702      ;
; -4.653 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[5]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; 0.000      ; 5.689      ;
; -4.644 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg0 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[11]   ; Clk          ; Clk         ; 1.000        ; -0.054     ; 5.626      ;
; -4.644 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg1 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[11]   ; Clk          ; Clk         ; 1.000        ; -0.054     ; 5.626      ;
; -4.644 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg2 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[11]   ; Clk          ; Clk         ; 1.000        ; -0.054     ; 5.626      ;
; -4.644 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg3 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[11]   ; Clk          ; Clk         ; 1.000        ; -0.054     ; 5.626      ;
; -4.644 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg4 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[11]   ; Clk          ; Clk         ; 1.000        ; -0.054     ; 5.626      ;
; -4.644 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg5 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[11]   ; Clk          ; Clk         ; 1.000        ; -0.054     ; 5.626      ;
; -4.644 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg6 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[11]   ; Clk          ; Clk         ; 1.000        ; -0.054     ; 5.626      ;
; -4.644 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg7 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[11]   ; Clk          ; Clk         ; 1.000        ; -0.054     ; 5.626      ;
; -4.641 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[20]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; -0.009     ; 5.668      ;
; -4.631 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[23]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; 0.000      ; 5.667      ;
; -4.629 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[12]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; -0.001     ; 5.664      ;
; -4.610 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] ; Clk          ; Clk         ; 1.000        ; -0.001     ; 5.645      ;
; -4.604 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[14]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; 0.009      ; 5.649      ;
; -4.589 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[8]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; 0.019      ; 5.644      ;
; -4.545 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[31]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; -0.009     ; 5.572      ;
; -4.534 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[28]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; -0.009     ; 5.561      ;
; -4.532 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] ; Clk          ; Clk         ; 1.000        ; -0.001     ; 5.567      ;
; -4.525 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUSrc_EX                                                                                                 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; Clk          ; Clk         ; 1.000        ; 0.000      ; 5.561      ;
; -4.504 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[19]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; -0.001     ; 5.539      ;
; -4.501 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] ; Clk          ; Clk         ; 1.000        ; -0.001     ; 5.536      ;
; -4.490 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[21]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; -0.009     ; 5.517      ;
; -4.487 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[6]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; 0.000      ; 5.523      ;
; -4.479 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[18]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; -0.016     ; 5.499      ;
; -4.473 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[3]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; Clk          ; Clk         ; 1.000        ; -0.001     ; 5.508      ;
; -4.467 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[9]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; 0.019      ; 5.522      ;
; -4.465 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[10]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; 0.019      ; 5.520      ;
; -4.465 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[9]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; Clk          ; Clk         ; 1.000        ; -0.001     ; 5.500      ;
; -4.449 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[19]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; -0.016     ; 5.469      ;
; -4.438 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[21] ; Clk          ; Clk         ; 1.000        ; -0.001     ; 5.473      ;
; -4.437 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg0 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[6]    ; Clk          ; Clk         ; 1.000        ; -0.045     ; 5.428      ;
; -4.437 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg1 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[6]    ; Clk          ; Clk         ; 1.000        ; -0.045     ; 5.428      ;
; -4.437 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg2 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[6]    ; Clk          ; Clk         ; 1.000        ; -0.045     ; 5.428      ;
; -4.437 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg3 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[6]    ; Clk          ; Clk         ; 1.000        ; -0.045     ; 5.428      ;
; -4.437 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg4 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[6]    ; Clk          ; Clk         ; 1.000        ; -0.045     ; 5.428      ;
; -4.437 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg5 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[6]    ; Clk          ; Clk         ; 1.000        ; -0.045     ; 5.428      ;
; -4.437 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg6 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[6]    ; Clk          ; Clk         ; 1.000        ; -0.045     ; 5.428      ;
; -4.437 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg7 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[6]    ; Clk          ; Clk         ; 1.000        ; -0.045     ; 5.428      ;
; -4.432 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[17]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; -0.001     ; 5.467      ;
; -4.429 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] ; Clk          ; Clk         ; 1.000        ; -0.001     ; 5.464      ;
; -4.425 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[31]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; -0.016     ; 5.445      ;
; -4.419 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[22] ; Clk          ; Clk         ; 1.000        ; -0.001     ; 5.454      ;
; -4.415 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27] ; Clk          ; Clk         ; 1.000        ; -0.001     ; 5.450      ;
; -4.406 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[27]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; Clk          ; Clk         ; 1.000        ; -0.009     ; 5.433      ;
; -4.384 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg0 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[1]    ; Clk          ; Clk         ; 1.000        ; -0.045     ; 5.375      ;
; -4.384 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg1 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[1]    ; Clk          ; Clk         ; 1.000        ; -0.045     ; 5.375      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Clk'                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.516 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[20]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]        ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.523 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[3]     ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[3]       ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[2] ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.790      ;
; 0.652 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]  ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]                                      ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.918      ;
; 0.654 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2]  ; IF_PC_Reg:IF_PC_Reg|PC_IF[2]                                      ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.920      ;
; 0.658 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]       ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]         ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.924      ;
; 0.666 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]       ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]         ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.932      ;
; 0.671 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]       ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2]    ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.937      ;
; 0.671 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]       ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]    ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.937      ;
; 0.671 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]       ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]         ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.936      ;
; 0.683 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]       ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[8]         ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.949      ;
; 0.698 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[26]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[26]        ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.965      ;
; 0.698 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemWrite_EX           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemWrite_MEM          ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.964      ;
; 0.701 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[19]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[19]        ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.968      ;
; 0.704 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]        ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.971      ;
; 0.711 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[17]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[17]        ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.978      ;
; 0.712 ; IF_PC_Reg:IF_PC_Reg|PC_IF[31]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.977      ;
; 0.792 ; IF_PC_Reg:IF_PC_Reg|PC_IF[8]                                    ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]         ; Clk          ; Clk         ; 0.000        ; 0.000      ; 1.058      ;
; 0.798 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]       ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]    ; Clk          ; Clk         ; 0.000        ; 0.000      ; 1.064      ;
; 0.799 ; IF_PC_Reg:IF_PC_Reg|PC_IF[7]                                    ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]         ; Clk          ; Clk         ; 0.000        ; 0.000      ; 1.065      ;
; 0.800 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[17]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[1] ; Clk          ; Clk         ; 0.000        ; 0.000      ; 1.066      ;
; 0.802 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]       ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]    ; Clk          ; Clk         ; 0.000        ; 0.000      ; 1.068      ;
; 0.803 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[24]   ; Clk          ; Clk         ; 0.000        ; 0.000      ; 1.069      ;
; 0.805 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[18]   ; Clk          ; Clk         ; 0.000        ; 0.000      ; 1.071      ;
; 0.826 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[12] ; IF_PC_Reg:IF_PC_Reg|PC_IF[12]                                     ; Clk          ; Clk         ; 0.000        ; 0.001      ; 1.093      ;
; 0.836 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[28] ; IF_PC_Reg:IF_PC_Reg|PC_IF[28]                                     ; Clk          ; Clk         ; 0.000        ; 0.001      ; 1.103      ;
; 0.837 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[23]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[23]        ; Clk          ; Clk         ; 0.000        ; 0.001      ; 1.104      ;
; 0.838 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]     ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM        ; Clk          ; Clk         ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[31]        ; Clk          ; Clk         ; 0.000        ; 0.000      ; 1.105      ;
; 0.842 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[21]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[21]        ; Clk          ; Clk         ; 0.000        ; 0.001      ; 1.109      ;
; 0.842 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[22]        ; Clk          ; Clk         ; 0.000        ; 0.001      ; 1.109      ;
; 0.851 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]       ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]         ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.116      ;
; 0.884 ; IF_PC_Reg:IF_PC_Reg|PC_IF[5]                                    ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26]      ; Clk          ; Clk         ; 0.000        ; 0.000      ; 1.150      ;
; 0.892 ; IF_PC_Reg:IF_PC_Reg|PC_IF[5]                                    ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[5]       ; Clk          ; Clk         ; 0.000        ; 0.000      ; 1.158      ;
; 0.892 ; IF_PC_Reg:IF_PC_Reg|PC_IF[5]                                    ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]      ; Clk          ; Clk         ; 0.000        ; 0.000      ; 1.158      ;
; 0.919 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[14]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[14]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.184      ;
; 0.926 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]       ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]         ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.191      ;
; 0.931 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[25]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[25]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.196      ;
; 0.933 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[11]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[11]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.198      ;
; 0.934 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]       ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]         ; Clk          ; Clk         ; 0.000        ; -0.002     ; 1.198      ;
; 0.939 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|RegWrite_EX           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|RegWrite_MEM          ; Clk          ; Clk         ; 0.000        ; 0.010      ; 1.215      ;
; 0.952 ; IF_PC_Reg:IF_PC_Reg|PC_IF[14]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[14]        ; Clk          ; Clk         ; 0.000        ; 0.000      ; 1.218      ;
; 0.952 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[21]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[21]   ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.217      ;
; 0.953 ; IF_PC_Reg:IF_PC_Reg|PC_IF[19]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[19]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.218      ;
; 0.953 ; IF_PC_Reg:IF_PC_Reg|PC_IF[21]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[21]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.218      ;
; 0.953 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[29]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[29]        ; Clk          ; Clk         ; 0.000        ; 0.001      ; 1.220      ;
; 0.955 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[23]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[23]   ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.220      ;
; 0.957 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[26]      ; Clk          ; Clk         ; 0.000        ; 0.002      ; 1.225      ;
; 0.965 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[24]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]        ; Clk          ; Clk         ; 0.000        ; 0.000      ; 1.231      ;
; 0.971 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]       ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[9]    ; Clk          ; Clk         ; 0.000        ; 0.001      ; 1.238      ;
; 0.971 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[16]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.236      ;
; 0.973 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[9]  ; IF_PC_Reg:IF_PC_Reg|PC_IF[9]                                      ; Clk          ; Clk         ; 0.000        ; 0.001      ; 1.240      ;
; 0.973 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[13] ; IF_PC_Reg:IF_PC_Reg|PC_IF[13]                                     ; Clk          ; Clk         ; 0.000        ; 0.001      ; 1.240      ;
; 0.973 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[30] ; IF_PC_Reg:IF_PC_Reg|PC_IF[30]                                     ; Clk          ; Clk         ; 0.000        ; 0.001      ; 1.240      ;
; 0.976 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[10] ; IF_PC_Reg:IF_PC_Reg|PC_IF[10]                                     ; Clk          ; Clk         ; 0.000        ; 0.001      ; 1.243      ;
; 0.979 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[11] ; IF_PC_Reg:IF_PC_Reg|PC_IF[11]                                     ; Clk          ; Clk         ; 0.000        ; 0.001      ; 1.246      ;
; 0.979 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[29]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[29]   ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.244      ;
; 0.980 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[14]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[14]   ; Clk          ; Clk         ; 0.000        ; 0.001      ; 1.247      ;
; 0.980 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[16]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[16]   ; Clk          ; Clk         ; 0.000        ; 0.001      ; 1.247      ;
; 0.982 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[7]       ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7]    ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.247      ;
; 0.983 ; IF_PC_Reg:IF_PC_Reg|PC_IF[16]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]        ; Clk          ; Clk         ; 0.000        ; 0.000      ; 1.249      ;
; 0.984 ; IF_PC_Reg:IF_PC_Reg|PC_IF[9]                                    ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]         ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.249      ;
; 0.985 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[25]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[25]   ; Clk          ; Clk         ; 0.000        ; 0.001      ; 1.252      ;
; 0.986 ; IF_PC_Reg:IF_PC_Reg|PC_IF[11]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[11]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.251      ;
; 0.986 ; IF_PC_Reg:IF_PC_Reg|PC_IF[18]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.251      ;
; 0.986 ; IF_PC_Reg:IF_PC_Reg|PC_IF[24]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[24]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.251      ;
; 0.986 ; IF_PC_Reg:IF_PC_Reg|PC_IF[29]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[29]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.251      ;
; 0.986 ; IF_PC_Reg:IF_PC_Reg|PC_IF[30]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.251      ;
; 0.987 ; IF_PC_Reg:IF_PC_Reg|PC_IF[27]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[27]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.252      ;
; 0.988 ; IF_PC_Reg:IF_PC_Reg|PC_IF[15]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]        ; Clk          ; Clk         ; 0.000        ; 0.000      ; 1.254      ;
; 0.990 ; IF_PC_Reg:IF_PC_Reg|PC_IF[10]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.255      ;
; 0.991 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[13]   ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.256      ;
; 0.993 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[15]   ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.258      ;
; 0.994 ; IF_PC_Reg:IF_PC_Reg|PC_IF[22]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.259      ;
; 0.994 ; IF_PC_Reg:IF_PC_Reg|PC_IF[25]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[25]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.259      ;
; 0.996 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[27]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[27]   ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.261      ;
; 0.997 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[30]   ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.262      ;
; 0.999 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[11]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[11]   ; Clk          ; Clk         ; 0.000        ; 0.001      ; 1.266      ;
; 1.005 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]       ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[7]         ; Clk          ; Clk         ; 0.000        ; 0.001      ; 1.272      ;
; 1.012 ; IF_PC_Reg:IF_PC_Reg|PC_IF[28]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.277      ;
; 1.013 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[12]   ; Clk          ; Clk         ; 0.000        ; 0.001      ; 1.280      ;
; 1.014 ; IF_PC_Reg:IF_PC_Reg|PC_IF[26]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[26]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.279      ;
; 1.017 ; IF_PC_Reg:IF_PC_Reg|PC_IF[13]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[13]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.282      ;
; 1.019 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[19]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[19]   ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.284      ;
; 1.019 ; IF_PC_Reg:IF_PC_Reg|PC_IF[20]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[20]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.284      ;
; 1.019 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[22]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[22]   ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.284      ;
; 1.019 ; IF_PC_Reg:IF_PC_Reg|PC_IF[23]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[23]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.284      ;
; 1.025 ; IF_PC_Reg:IF_PC_Reg|PC_IF[12]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[12]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.290      ;
; 1.025 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[28]   ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.290      ;
; 1.026 ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]                                    ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26]      ; Clk          ; Clk         ; 0.000        ; 0.000      ; 1.292      ;
; 1.039 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[10]   ; Clk          ; Clk         ; 0.000        ; 0.001      ; 1.306      ;
; 1.044 ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]                                    ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]      ; Clk          ; Clk         ; 0.000        ; 0.000      ; 1.310      ;
; 1.047 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[21] ; IF_PC_Reg:IF_PC_Reg|PC_IF[21]                                     ; Clk          ; Clk         ; 0.000        ; 0.001      ; 1.314      ;
; 1.050 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[27] ; IF_PC_Reg:IF_PC_Reg|PC_IF[27]                                     ; Clk          ; Clk         ; 0.000        ; 0.001      ; 1.317      ;
; 1.050 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[31] ; IF_PC_Reg:IF_PC_Reg|PC_IF[31]                                     ; Clk          ; Clk         ; 0.000        ; 0.001      ; 1.317      ;
; 1.054 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[18] ; IF_PC_Reg:IF_PC_Reg|PC_IF[18]                                     ; Clk          ; Clk         ; 0.000        ; 0.001      ; 1.321      ;
; 1.056 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[26] ; IF_PC_Reg:IF_PC_Reg|PC_IF[26]                                     ; Clk          ; Clk         ; 0.000        ; 0.001      ; 1.323      ;
; 1.061 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[22] ; IF_PC_Reg:IF_PC_Reg|PC_IF[22]                                     ; Clk          ; Clk         ; 0.000        ; 0.001      ; 1.328      ;
; 1.063 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.328      ;
; 1.066 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[12]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.331      ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clk'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~porta_address_reg7 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; PCSrc_MEM             ; Clk        ; 4.860 ; 4.860 ; Rise       ; Clk             ;
; RegWrite_WB           ; Clk        ; 5.293 ; 5.293 ; Fall       ; Clk             ;
; Write_Data_WB[*]      ; Clk        ; 4.391 ; 4.391 ; Fall       ; Clk             ;
;  Write_Data_WB[0]     ; Clk        ; 3.531 ; 3.531 ; Fall       ; Clk             ;
;  Write_Data_WB[1]     ; Clk        ; 4.059 ; 4.059 ; Fall       ; Clk             ;
;  Write_Data_WB[2]     ; Clk        ; 3.798 ; 3.798 ; Fall       ; Clk             ;
;  Write_Data_WB[3]     ; Clk        ; 3.851 ; 3.851 ; Fall       ; Clk             ;
;  Write_Data_WB[4]     ; Clk        ; 3.655 ; 3.655 ; Fall       ; Clk             ;
;  Write_Data_WB[5]     ; Clk        ; 3.756 ; 3.756 ; Fall       ; Clk             ;
;  Write_Data_WB[6]     ; Clk        ; 4.058 ; 4.058 ; Fall       ; Clk             ;
;  Write_Data_WB[7]     ; Clk        ; 3.847 ; 3.847 ; Fall       ; Clk             ;
;  Write_Data_WB[8]     ; Clk        ; 3.585 ; 3.585 ; Fall       ; Clk             ;
;  Write_Data_WB[9]     ; Clk        ; 4.391 ; 4.391 ; Fall       ; Clk             ;
;  Write_Data_WB[10]    ; Clk        ; 3.753 ; 3.753 ; Fall       ; Clk             ;
;  Write_Data_WB[11]    ; Clk        ; 4.090 ; 4.090 ; Fall       ; Clk             ;
;  Write_Data_WB[12]    ; Clk        ; 4.390 ; 4.390 ; Fall       ; Clk             ;
;  Write_Data_WB[13]    ; Clk        ; 4.052 ; 4.052 ; Fall       ; Clk             ;
;  Write_Data_WB[14]    ; Clk        ; 3.733 ; 3.733 ; Fall       ; Clk             ;
;  Write_Data_WB[15]    ; Clk        ; 3.750 ; 3.750 ; Fall       ; Clk             ;
;  Write_Data_WB[16]    ; Clk        ; 4.068 ; 4.068 ; Fall       ; Clk             ;
;  Write_Data_WB[17]    ; Clk        ; 3.834 ; 3.834 ; Fall       ; Clk             ;
;  Write_Data_WB[18]    ; Clk        ; 3.814 ; 3.814 ; Fall       ; Clk             ;
;  Write_Data_WB[19]    ; Clk        ; 3.756 ; 3.756 ; Fall       ; Clk             ;
;  Write_Data_WB[20]    ; Clk        ; 3.922 ; 3.922 ; Fall       ; Clk             ;
;  Write_Data_WB[21]    ; Clk        ; 4.002 ; 4.002 ; Fall       ; Clk             ;
;  Write_Data_WB[22]    ; Clk        ; 3.710 ; 3.710 ; Fall       ; Clk             ;
;  Write_Data_WB[23]    ; Clk        ; 3.840 ; 3.840 ; Fall       ; Clk             ;
;  Write_Data_WB[24]    ; Clk        ; 3.859 ; 3.859 ; Fall       ; Clk             ;
;  Write_Data_WB[25]    ; Clk        ; 4.272 ; 4.272 ; Fall       ; Clk             ;
;  Write_Data_WB[26]    ; Clk        ; 4.021 ; 4.021 ; Fall       ; Clk             ;
;  Write_Data_WB[27]    ; Clk        ; 3.759 ; 3.759 ; Fall       ; Clk             ;
;  Write_Data_WB[28]    ; Clk        ; 4.067 ; 4.067 ; Fall       ; Clk             ;
;  Write_Data_WB[29]    ; Clk        ; 3.544 ; 3.544 ; Fall       ; Clk             ;
;  Write_Data_WB[30]    ; Clk        ; 3.530 ; 3.530 ; Fall       ; Clk             ;
;  Write_Data_WB[31]    ; Clk        ; 3.566 ; 3.566 ; Fall       ; Clk             ;
; Write_Register_WB[*]  ; Clk        ; 5.808 ; 5.808 ; Fall       ; Clk             ;
;  Write_Register_WB[0] ; Clk        ; 5.595 ; 5.595 ; Fall       ; Clk             ;
;  Write_Register_WB[1] ; Clk        ; 5.657 ; 5.657 ; Fall       ; Clk             ;
;  Write_Register_WB[2] ; Clk        ; 5.720 ; 5.720 ; Fall       ; Clk             ;
;  Write_Register_WB[3] ; Clk        ; 5.808 ; 5.808 ; Fall       ; Clk             ;
;  Write_Register_WB[4] ; Clk        ; 5.027 ; 5.027 ; Fall       ; Clk             ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; PCSrc_MEM             ; Clk        ; -3.354 ; -3.354 ; Rise       ; Clk             ;
; RegWrite_WB           ; Clk        ; -4.674 ; -4.674 ; Fall       ; Clk             ;
; Write_Data_WB[*]      ; Clk        ; -3.241 ; -3.241 ; Fall       ; Clk             ;
;  Write_Data_WB[0]     ; Clk        ; -3.261 ; -3.261 ; Fall       ; Clk             ;
;  Write_Data_WB[1]     ; Clk        ; -3.523 ; -3.523 ; Fall       ; Clk             ;
;  Write_Data_WB[2]     ; Clk        ; -3.512 ; -3.512 ; Fall       ; Clk             ;
;  Write_Data_WB[3]     ; Clk        ; -3.576 ; -3.576 ; Fall       ; Clk             ;
;  Write_Data_WB[4]     ; Clk        ; -3.361 ; -3.361 ; Fall       ; Clk             ;
;  Write_Data_WB[5]     ; Clk        ; -3.246 ; -3.246 ; Fall       ; Clk             ;
;  Write_Data_WB[6]     ; Clk        ; -3.759 ; -3.759 ; Fall       ; Clk             ;
;  Write_Data_WB[7]     ; Clk        ; -3.557 ; -3.557 ; Fall       ; Clk             ;
;  Write_Data_WB[8]     ; Clk        ; -3.313 ; -3.313 ; Fall       ; Clk             ;
;  Write_Data_WB[9]     ; Clk        ; -3.841 ; -3.841 ; Fall       ; Clk             ;
;  Write_Data_WB[10]    ; Clk        ; -3.483 ; -3.483 ; Fall       ; Clk             ;
;  Write_Data_WB[11]    ; Clk        ; -3.805 ; -3.805 ; Fall       ; Clk             ;
;  Write_Data_WB[12]    ; Clk        ; -3.829 ; -3.829 ; Fall       ; Clk             ;
;  Write_Data_WB[13]    ; Clk        ; -3.767 ; -3.767 ; Fall       ; Clk             ;
;  Write_Data_WB[14]    ; Clk        ; -3.461 ; -3.461 ; Fall       ; Clk             ;
;  Write_Data_WB[15]    ; Clk        ; -3.454 ; -3.454 ; Fall       ; Clk             ;
;  Write_Data_WB[16]    ; Clk        ; -3.493 ; -3.493 ; Fall       ; Clk             ;
;  Write_Data_WB[17]    ; Clk        ; -3.294 ; -3.294 ; Fall       ; Clk             ;
;  Write_Data_WB[18]    ; Clk        ; -3.517 ; -3.517 ; Fall       ; Clk             ;
;  Write_Data_WB[19]    ; Clk        ; -3.474 ; -3.474 ; Fall       ; Clk             ;
;  Write_Data_WB[20]    ; Clk        ; -3.338 ; -3.338 ; Fall       ; Clk             ;
;  Write_Data_WB[21]    ; Clk        ; -3.454 ; -3.454 ; Fall       ; Clk             ;
;  Write_Data_WB[22]    ; Clk        ; -3.440 ; -3.440 ; Fall       ; Clk             ;
;  Write_Data_WB[23]    ; Clk        ; -3.566 ; -3.566 ; Fall       ; Clk             ;
;  Write_Data_WB[24]    ; Clk        ; -3.325 ; -3.325 ; Fall       ; Clk             ;
;  Write_Data_WB[25]    ; Clk        ; -3.702 ; -3.702 ; Fall       ; Clk             ;
;  Write_Data_WB[26]    ; Clk        ; -3.455 ; -3.455 ; Fall       ; Clk             ;
;  Write_Data_WB[27]    ; Clk        ; -3.456 ; -3.456 ; Fall       ; Clk             ;
;  Write_Data_WB[28]    ; Clk        ; -3.487 ; -3.487 ; Fall       ; Clk             ;
;  Write_Data_WB[29]    ; Clk        ; -3.263 ; -3.263 ; Fall       ; Clk             ;
;  Write_Data_WB[30]    ; Clk        ; -3.241 ; -3.241 ; Fall       ; Clk             ;
;  Write_Data_WB[31]    ; Clk        ; -3.283 ; -3.283 ; Fall       ; Clk             ;
; Write_Register_WB[*]  ; Clk        ; -3.216 ; -3.216 ; Fall       ; Clk             ;
;  Write_Register_WB[0] ; Clk        ; -3.216 ; -3.216 ; Fall       ; Clk             ;
;  Write_Register_WB[1] ; Clk        ; -3.356 ; -3.356 ; Fall       ; Clk             ;
;  Write_Register_WB[2] ; Clk        ; -3.230 ; -3.230 ; Fall       ; Clk             ;
;  Write_Register_WB[3] ; Clk        ; -3.255 ; -3.255 ; Fall       ; Clk             ;
;  Write_Register_WB[4] ; Clk        ; -3.334 ; -3.334 ; Fall       ; Clk             ;
+-----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Clock to Output Times                                                              ;
+------------------------+------------+-------+-------+------------+-----------------+
; Data Port              ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------+------------+-------+-------+------------+-----------------+
; ALU_Result_MEM[*]      ; Clk        ; 8.268 ; 8.268 ; Rise       ; Clk             ;
;  ALU_Result_MEM[0]     ; Clk        ; 7.153 ; 7.153 ; Rise       ; Clk             ;
;  ALU_Result_MEM[1]     ; Clk        ; 6.656 ; 6.656 ; Rise       ; Clk             ;
;  ALU_Result_MEM[2]     ; Clk        ; 7.751 ; 7.751 ; Rise       ; Clk             ;
;  ALU_Result_MEM[3]     ; Clk        ; 7.476 ; 7.476 ; Rise       ; Clk             ;
;  ALU_Result_MEM[4]     ; Clk        ; 7.430 ; 7.430 ; Rise       ; Clk             ;
;  ALU_Result_MEM[5]     ; Clk        ; 7.114 ; 7.114 ; Rise       ; Clk             ;
;  ALU_Result_MEM[6]     ; Clk        ; 6.709 ; 6.709 ; Rise       ; Clk             ;
;  ALU_Result_MEM[7]     ; Clk        ; 7.200 ; 7.200 ; Rise       ; Clk             ;
;  ALU_Result_MEM[8]     ; Clk        ; 7.140 ; 7.140 ; Rise       ; Clk             ;
;  ALU_Result_MEM[9]     ; Clk        ; 7.534 ; 7.534 ; Rise       ; Clk             ;
;  ALU_Result_MEM[10]    ; Clk        ; 7.479 ; 7.479 ; Rise       ; Clk             ;
;  ALU_Result_MEM[11]    ; Clk        ; 7.015 ; 7.015 ; Rise       ; Clk             ;
;  ALU_Result_MEM[12]    ; Clk        ; 7.121 ; 7.121 ; Rise       ; Clk             ;
;  ALU_Result_MEM[13]    ; Clk        ; 6.941 ; 6.941 ; Rise       ; Clk             ;
;  ALU_Result_MEM[14]    ; Clk        ; 7.194 ; 7.194 ; Rise       ; Clk             ;
;  ALU_Result_MEM[15]    ; Clk        ; 7.731 ; 7.731 ; Rise       ; Clk             ;
;  ALU_Result_MEM[16]    ; Clk        ; 7.349 ; 7.349 ; Rise       ; Clk             ;
;  ALU_Result_MEM[17]    ; Clk        ; 7.218 ; 7.218 ; Rise       ; Clk             ;
;  ALU_Result_MEM[18]    ; Clk        ; 7.202 ; 7.202 ; Rise       ; Clk             ;
;  ALU_Result_MEM[19]    ; Clk        ; 7.127 ; 7.127 ; Rise       ; Clk             ;
;  ALU_Result_MEM[20]    ; Clk        ; 8.268 ; 8.268 ; Rise       ; Clk             ;
;  ALU_Result_MEM[21]    ; Clk        ; 7.422 ; 7.422 ; Rise       ; Clk             ;
;  ALU_Result_MEM[22]    ; Clk        ; 7.704 ; 7.704 ; Rise       ; Clk             ;
;  ALU_Result_MEM[23]    ; Clk        ; 7.479 ; 7.479 ; Rise       ; Clk             ;
;  ALU_Result_MEM[24]    ; Clk        ; 6.996 ; 6.996 ; Rise       ; Clk             ;
;  ALU_Result_MEM[25]    ; Clk        ; 6.969 ; 6.969 ; Rise       ; Clk             ;
;  ALU_Result_MEM[26]    ; Clk        ; 7.180 ; 7.180 ; Rise       ; Clk             ;
;  ALU_Result_MEM[27]    ; Clk        ; 7.000 ; 7.000 ; Rise       ; Clk             ;
;  ALU_Result_MEM[28]    ; Clk        ; 6.962 ; 6.962 ; Rise       ; Clk             ;
;  ALU_Result_MEM[29]    ; Clk        ; 6.979 ; 6.979 ; Rise       ; Clk             ;
;  ALU_Result_MEM[30]    ; Clk        ; 7.488 ; 7.488 ; Rise       ; Clk             ;
;  ALU_Result_MEM[31]    ; Clk        ; 8.259 ; 8.259 ; Rise       ; Clk             ;
; Branch_MEM             ; Clk        ; 6.943 ; 6.943 ; Rise       ; Clk             ;
; Instruction_EX[*]      ; Clk        ; 7.392 ; 7.392 ; Rise       ; Clk             ;
;  Instruction_EX[2]     ; Clk        ; 6.510 ; 6.510 ; Rise       ; Clk             ;
;  Instruction_EX[3]     ; Clk        ; 7.134 ; 7.134 ; Rise       ; Clk             ;
;  Instruction_EX[5]     ; Clk        ; 6.501 ; 6.501 ; Rise       ; Clk             ;
;  Instruction_EX[11]    ; Clk        ; 7.392 ; 7.392 ; Rise       ; Clk             ;
;  Instruction_EX[12]    ; Clk        ; 7.392 ; 7.392 ; Rise       ; Clk             ;
;  Instruction_EX[16]    ; Clk        ; 6.945 ; 6.945 ; Rise       ; Clk             ;
;  Instruction_EX[17]    ; Clk        ; 7.052 ; 7.052 ; Rise       ; Clk             ;
;  Instruction_EX[18]    ; Clk        ; 6.677 ; 6.677 ; Rise       ; Clk             ;
;  Instruction_EX[21]    ; Clk        ; 7.296 ; 7.296 ; Rise       ; Clk             ;
;  Instruction_EX[22]    ; Clk        ; 6.670 ; 6.670 ; Rise       ; Clk             ;
;  Instruction_EX[23]    ; Clk        ; 6.887 ; 6.887 ; Rise       ; Clk             ;
;  Instruction_EX[25]    ; Clk        ; 6.884 ; 6.884 ; Rise       ; Clk             ;
;  Instruction_EX[26]    ; Clk        ; 6.920 ; 6.920 ; Rise       ; Clk             ;
;  Instruction_EX[27]    ; Clk        ; 6.437 ; 6.437 ; Rise       ; Clk             ;
;  Instruction_EX[28]    ; Clk        ; 6.651 ; 6.651 ; Rise       ; Clk             ;
;  Instruction_EX[29]    ; Clk        ; 6.739 ; 6.739 ; Rise       ; Clk             ;
;  Instruction_EX[31]    ; Clk        ; 6.436 ; 6.436 ; Rise       ; Clk             ;
; MemRead_MEM            ; Clk        ; 6.020 ; 6.020 ; Rise       ; Clk             ;
; MemWrite_MEM           ; Clk        ; 6.787 ; 6.787 ; Rise       ; Clk             ;
; MemtoReg_MEM           ; Clk        ; 6.100 ; 6.100 ; Rise       ; Clk             ;
; PC_Plus_4_EX[*]        ; Clk        ; 7.959 ; 7.959 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[2]       ; Clk        ; 7.173 ; 7.173 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[3]       ; Clk        ; 7.158 ; 7.158 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[4]       ; Clk        ; 6.931 ; 6.931 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[5]       ; Clk        ; 6.661 ; 6.661 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[6]       ; Clk        ; 7.144 ; 7.144 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[7]       ; Clk        ; 7.691 ; 7.691 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[8]       ; Clk        ; 7.183 ; 7.183 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[9]       ; Clk        ; 7.440 ; 7.440 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[10]      ; Clk        ; 7.557 ; 7.557 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[11]      ; Clk        ; 7.160 ; 7.160 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[12]      ; Clk        ; 7.418 ; 7.418 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[13]      ; Clk        ; 7.959 ; 7.959 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[14]      ; Clk        ; 6.670 ; 6.670 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[15]      ; Clk        ; 7.478 ; 7.478 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[16]      ; Clk        ; 7.585 ; 7.585 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[17]      ; Clk        ; 7.234 ; 7.234 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[18]      ; Clk        ; 7.172 ; 7.172 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[19]      ; Clk        ; 6.718 ; 6.718 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[20]      ; Clk        ; 7.452 ; 7.452 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[21]      ; Clk        ; 6.964 ; 6.964 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[22]      ; Clk        ; 7.641 ; 7.641 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[23]      ; Clk        ; 7.226 ; 7.226 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[24]      ; Clk        ; 7.169 ; 7.169 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[25]      ; Clk        ; 7.418 ; 7.418 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[26]      ; Clk        ; 7.179 ; 7.179 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[27]      ; Clk        ; 7.153 ; 7.153 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[28]      ; Clk        ; 7.419 ; 7.419 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[29]      ; Clk        ; 7.389 ; 7.389 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[30]      ; Clk        ; 6.697 ; 6.697 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[31]      ; Clk        ; 7.188 ; 7.188 ; Rise       ; Clk             ;
; RegWrite_MEM           ; Clk        ; 6.672 ; 6.672 ; Rise       ; Clk             ;
; Write_Data_MEM         ; Clk        ; 6.937 ; 6.937 ; Rise       ; Clk             ;
; Write_Register_MEM[*]  ; Clk        ; 8.075 ; 8.075 ; Rise       ; Clk             ;
;  Write_Register_MEM[0] ; Clk        ; 6.672 ; 6.672 ; Rise       ; Clk             ;
;  Write_Register_MEM[1] ; Clk        ; 8.075 ; 8.075 ; Rise       ; Clk             ;
;  Write_Register_MEM[2] ; Clk        ; 6.701 ; 6.701 ; Rise       ; Clk             ;
; Zero_MEM               ; Clk        ; 7.207 ; 7.207 ; Rise       ; Clk             ;
+------------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                      ;
+------------------------+------------+-------+-------+------------+-----------------+
; Data Port              ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------+------------+-------+-------+------------+-----------------+
; ALU_Result_MEM[*]      ; Clk        ; 6.656 ; 6.656 ; Rise       ; Clk             ;
;  ALU_Result_MEM[0]     ; Clk        ; 7.153 ; 7.153 ; Rise       ; Clk             ;
;  ALU_Result_MEM[1]     ; Clk        ; 6.656 ; 6.656 ; Rise       ; Clk             ;
;  ALU_Result_MEM[2]     ; Clk        ; 7.751 ; 7.751 ; Rise       ; Clk             ;
;  ALU_Result_MEM[3]     ; Clk        ; 7.476 ; 7.476 ; Rise       ; Clk             ;
;  ALU_Result_MEM[4]     ; Clk        ; 7.430 ; 7.430 ; Rise       ; Clk             ;
;  ALU_Result_MEM[5]     ; Clk        ; 7.114 ; 7.114 ; Rise       ; Clk             ;
;  ALU_Result_MEM[6]     ; Clk        ; 6.709 ; 6.709 ; Rise       ; Clk             ;
;  ALU_Result_MEM[7]     ; Clk        ; 7.200 ; 7.200 ; Rise       ; Clk             ;
;  ALU_Result_MEM[8]     ; Clk        ; 7.140 ; 7.140 ; Rise       ; Clk             ;
;  ALU_Result_MEM[9]     ; Clk        ; 7.534 ; 7.534 ; Rise       ; Clk             ;
;  ALU_Result_MEM[10]    ; Clk        ; 7.479 ; 7.479 ; Rise       ; Clk             ;
;  ALU_Result_MEM[11]    ; Clk        ; 7.015 ; 7.015 ; Rise       ; Clk             ;
;  ALU_Result_MEM[12]    ; Clk        ; 7.121 ; 7.121 ; Rise       ; Clk             ;
;  ALU_Result_MEM[13]    ; Clk        ; 6.941 ; 6.941 ; Rise       ; Clk             ;
;  ALU_Result_MEM[14]    ; Clk        ; 7.194 ; 7.194 ; Rise       ; Clk             ;
;  ALU_Result_MEM[15]    ; Clk        ; 7.731 ; 7.731 ; Rise       ; Clk             ;
;  ALU_Result_MEM[16]    ; Clk        ; 7.349 ; 7.349 ; Rise       ; Clk             ;
;  ALU_Result_MEM[17]    ; Clk        ; 7.218 ; 7.218 ; Rise       ; Clk             ;
;  ALU_Result_MEM[18]    ; Clk        ; 7.202 ; 7.202 ; Rise       ; Clk             ;
;  ALU_Result_MEM[19]    ; Clk        ; 7.127 ; 7.127 ; Rise       ; Clk             ;
;  ALU_Result_MEM[20]    ; Clk        ; 8.268 ; 8.268 ; Rise       ; Clk             ;
;  ALU_Result_MEM[21]    ; Clk        ; 7.422 ; 7.422 ; Rise       ; Clk             ;
;  ALU_Result_MEM[22]    ; Clk        ; 7.704 ; 7.704 ; Rise       ; Clk             ;
;  ALU_Result_MEM[23]    ; Clk        ; 7.479 ; 7.479 ; Rise       ; Clk             ;
;  ALU_Result_MEM[24]    ; Clk        ; 6.996 ; 6.996 ; Rise       ; Clk             ;
;  ALU_Result_MEM[25]    ; Clk        ; 6.969 ; 6.969 ; Rise       ; Clk             ;
;  ALU_Result_MEM[26]    ; Clk        ; 7.180 ; 7.180 ; Rise       ; Clk             ;
;  ALU_Result_MEM[27]    ; Clk        ; 7.000 ; 7.000 ; Rise       ; Clk             ;
;  ALU_Result_MEM[28]    ; Clk        ; 6.962 ; 6.962 ; Rise       ; Clk             ;
;  ALU_Result_MEM[29]    ; Clk        ; 6.979 ; 6.979 ; Rise       ; Clk             ;
;  ALU_Result_MEM[30]    ; Clk        ; 7.488 ; 7.488 ; Rise       ; Clk             ;
;  ALU_Result_MEM[31]    ; Clk        ; 8.259 ; 8.259 ; Rise       ; Clk             ;
; Branch_MEM             ; Clk        ; 6.943 ; 6.943 ; Rise       ; Clk             ;
; Instruction_EX[*]      ; Clk        ; 6.436 ; 6.436 ; Rise       ; Clk             ;
;  Instruction_EX[2]     ; Clk        ; 6.510 ; 6.510 ; Rise       ; Clk             ;
;  Instruction_EX[3]     ; Clk        ; 7.134 ; 7.134 ; Rise       ; Clk             ;
;  Instruction_EX[5]     ; Clk        ; 6.501 ; 6.501 ; Rise       ; Clk             ;
;  Instruction_EX[11]    ; Clk        ; 7.392 ; 7.392 ; Rise       ; Clk             ;
;  Instruction_EX[12]    ; Clk        ; 7.392 ; 7.392 ; Rise       ; Clk             ;
;  Instruction_EX[16]    ; Clk        ; 6.945 ; 6.945 ; Rise       ; Clk             ;
;  Instruction_EX[17]    ; Clk        ; 7.052 ; 7.052 ; Rise       ; Clk             ;
;  Instruction_EX[18]    ; Clk        ; 6.677 ; 6.677 ; Rise       ; Clk             ;
;  Instruction_EX[21]    ; Clk        ; 7.296 ; 7.296 ; Rise       ; Clk             ;
;  Instruction_EX[22]    ; Clk        ; 6.670 ; 6.670 ; Rise       ; Clk             ;
;  Instruction_EX[23]    ; Clk        ; 6.887 ; 6.887 ; Rise       ; Clk             ;
;  Instruction_EX[25]    ; Clk        ; 6.884 ; 6.884 ; Rise       ; Clk             ;
;  Instruction_EX[26]    ; Clk        ; 6.920 ; 6.920 ; Rise       ; Clk             ;
;  Instruction_EX[27]    ; Clk        ; 6.437 ; 6.437 ; Rise       ; Clk             ;
;  Instruction_EX[28]    ; Clk        ; 6.651 ; 6.651 ; Rise       ; Clk             ;
;  Instruction_EX[29]    ; Clk        ; 6.739 ; 6.739 ; Rise       ; Clk             ;
;  Instruction_EX[31]    ; Clk        ; 6.436 ; 6.436 ; Rise       ; Clk             ;
; MemRead_MEM            ; Clk        ; 6.020 ; 6.020 ; Rise       ; Clk             ;
; MemWrite_MEM           ; Clk        ; 6.787 ; 6.787 ; Rise       ; Clk             ;
; MemtoReg_MEM           ; Clk        ; 6.100 ; 6.100 ; Rise       ; Clk             ;
; PC_Plus_4_EX[*]        ; Clk        ; 6.661 ; 6.661 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[2]       ; Clk        ; 7.173 ; 7.173 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[3]       ; Clk        ; 7.158 ; 7.158 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[4]       ; Clk        ; 6.931 ; 6.931 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[5]       ; Clk        ; 6.661 ; 6.661 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[6]       ; Clk        ; 7.144 ; 7.144 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[7]       ; Clk        ; 7.691 ; 7.691 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[8]       ; Clk        ; 7.183 ; 7.183 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[9]       ; Clk        ; 7.440 ; 7.440 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[10]      ; Clk        ; 7.557 ; 7.557 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[11]      ; Clk        ; 7.160 ; 7.160 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[12]      ; Clk        ; 7.418 ; 7.418 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[13]      ; Clk        ; 7.959 ; 7.959 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[14]      ; Clk        ; 6.670 ; 6.670 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[15]      ; Clk        ; 7.478 ; 7.478 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[16]      ; Clk        ; 7.585 ; 7.585 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[17]      ; Clk        ; 7.234 ; 7.234 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[18]      ; Clk        ; 7.172 ; 7.172 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[19]      ; Clk        ; 6.718 ; 6.718 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[20]      ; Clk        ; 7.452 ; 7.452 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[21]      ; Clk        ; 6.964 ; 6.964 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[22]      ; Clk        ; 7.641 ; 7.641 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[23]      ; Clk        ; 7.226 ; 7.226 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[24]      ; Clk        ; 7.169 ; 7.169 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[25]      ; Clk        ; 7.418 ; 7.418 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[26]      ; Clk        ; 7.179 ; 7.179 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[27]      ; Clk        ; 7.153 ; 7.153 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[28]      ; Clk        ; 7.419 ; 7.419 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[29]      ; Clk        ; 7.389 ; 7.389 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[30]      ; Clk        ; 6.697 ; 6.697 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[31]      ; Clk        ; 7.188 ; 7.188 ; Rise       ; Clk             ;
; RegWrite_MEM           ; Clk        ; 6.672 ; 6.672 ; Rise       ; Clk             ;
; Write_Data_MEM         ; Clk        ; 6.937 ; 6.937 ; Rise       ; Clk             ;
; Write_Register_MEM[*]  ; Clk        ; 6.672 ; 6.672 ; Rise       ; Clk             ;
;  Write_Register_MEM[0] ; Clk        ; 6.672 ; 6.672 ; Rise       ; Clk             ;
;  Write_Register_MEM[1] ; Clk        ; 8.075 ; 8.075 ; Rise       ; Clk             ;
;  Write_Register_MEM[2] ; Clk        ; 6.701 ; 6.701 ; Rise       ; Clk             ;
; Zero_MEM               ; Clk        ; 7.207 ; 7.207 ; Rise       ; Clk             ;
+------------------------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; Clk   ; -2.327 ; -317.625      ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; Clk   ; 0.237 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; Clk   ; -1.880 ; -995.340              ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Clk'                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.327 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg0  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[15] ; Clk          ; Clk         ; 1.000        ; -0.060     ; 3.299      ;
; -2.327 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg1  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[15] ; Clk          ; Clk         ; 1.000        ; -0.060     ; 3.299      ;
; -2.327 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg2  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[15] ; Clk          ; Clk         ; 1.000        ; -0.060     ; 3.299      ;
; -2.327 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg3  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[15] ; Clk          ; Clk         ; 1.000        ; -0.060     ; 3.299      ;
; -2.327 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg4  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[15] ; Clk          ; Clk         ; 1.000        ; -0.060     ; 3.299      ;
; -2.327 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg5  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[15] ; Clk          ; Clk         ; 1.000        ; -0.060     ; 3.299      ;
; -2.327 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg6  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[15] ; Clk          ; Clk         ; 1.000        ; -0.060     ; 3.299      ;
; -2.327 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg7  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[15] ; Clk          ; Clk         ; 1.000        ; -0.060     ; 3.299      ;
; -2.295 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]                                                                                                ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM         ; Clk          ; Clk         ; 1.000        ; -0.001     ; 3.326      ;
; -2.229 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg0  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[11] ; Clk          ; Clk         ; 1.000        ; -0.059     ; 3.202      ;
; -2.229 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg1  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[11] ; Clk          ; Clk         ; 1.000        ; -0.059     ; 3.202      ;
; -2.229 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg2  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[11] ; Clk          ; Clk         ; 1.000        ; -0.059     ; 3.202      ;
; -2.229 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg3  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[11] ; Clk          ; Clk         ; 1.000        ; -0.059     ; 3.202      ;
; -2.229 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg4  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[11] ; Clk          ; Clk         ; 1.000        ; -0.059     ; 3.202      ;
; -2.229 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg5  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[11] ; Clk          ; Clk         ; 1.000        ; -0.059     ; 3.202      ;
; -2.229 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg6  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[11] ; Clk          ; Clk         ; 1.000        ; -0.059     ; 3.202      ;
; -2.229 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg7  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[11] ; Clk          ; Clk         ; 1.000        ; -0.059     ; 3.202      ;
; -2.214 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg0  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[0]  ; Clk          ; Clk         ; 1.000        ; -0.051     ; 3.195      ;
; -2.214 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg1  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[0]  ; Clk          ; Clk         ; 1.000        ; -0.051     ; 3.195      ;
; -2.214 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg2  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[0]  ; Clk          ; Clk         ; 1.000        ; -0.051     ; 3.195      ;
; -2.214 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg3  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[0]  ; Clk          ; Clk         ; 1.000        ; -0.051     ; 3.195      ;
; -2.214 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg4  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[0]  ; Clk          ; Clk         ; 1.000        ; -0.051     ; 3.195      ;
; -2.214 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg5  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[0]  ; Clk          ; Clk         ; 1.000        ; -0.051     ; 3.195      ;
; -2.214 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg6  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[0]  ; Clk          ; Clk         ; 1.000        ; -0.051     ; 3.195      ;
; -2.214 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg7  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[0]  ; Clk          ; Clk         ; 1.000        ; -0.051     ; 3.195      ;
; -2.203 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0]                                                                                                ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM         ; Clk          ; Clk         ; 1.000        ; -0.001     ; 3.234      ;
; -2.166 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg0  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[11] ; Clk          ; Clk         ; 1.000        ; -0.060     ; 3.138      ;
; -2.166 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg1  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[11] ; Clk          ; Clk         ; 1.000        ; -0.060     ; 3.138      ;
; -2.166 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg2  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[11] ; Clk          ; Clk         ; 1.000        ; -0.060     ; 3.138      ;
; -2.166 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg3  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[11] ; Clk          ; Clk         ; 1.000        ; -0.060     ; 3.138      ;
; -2.166 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg4  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[11] ; Clk          ; Clk         ; 1.000        ; -0.060     ; 3.138      ;
; -2.166 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg5  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[11] ; Clk          ; Clk         ; 1.000        ; -0.060     ; 3.138      ;
; -2.166 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg6  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[11] ; Clk          ; Clk         ; 1.000        ; -0.060     ; 3.138      ;
; -2.166 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg7  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[11] ; Clk          ; Clk         ; 1.000        ; -0.060     ; 3.138      ;
; -2.099 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUSrc_EX                                                                                                  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM         ; Clk          ; Clk         ; 1.000        ; 0.000      ; 3.131      ;
; -2.095 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg0  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[6]  ; Clk          ; Clk         ; 1.000        ; -0.051     ; 3.076      ;
; -2.095 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg1  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[6]  ; Clk          ; Clk         ; 1.000        ; -0.051     ; 3.076      ;
; -2.095 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg2  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[6]  ; Clk          ; Clk         ; 1.000        ; -0.051     ; 3.076      ;
; -2.095 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg3  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[6]  ; Clk          ; Clk         ; 1.000        ; -0.051     ; 3.076      ;
; -2.095 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg4  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[6]  ; Clk          ; Clk         ; 1.000        ; -0.051     ; 3.076      ;
; -2.095 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg5  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[6]  ; Clk          ; Clk         ; 1.000        ; -0.051     ; 3.076      ;
; -2.095 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg6  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[6]  ; Clk          ; Clk         ; 1.000        ; -0.051     ; 3.076      ;
; -2.095 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg7  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[6]  ; Clk          ; Clk         ; 1.000        ; -0.051     ; 3.076      ;
; -2.092 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[3]                                                                                          ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM         ; Clk          ; Clk         ; 1.000        ; -0.001     ; 3.123      ;
; -2.044 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg0  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[1]  ; Clk          ; Clk         ; 1.000        ; -0.051     ; 3.025      ;
; -2.044 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg1  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[1]  ; Clk          ; Clk         ; 1.000        ; -0.051     ; 3.025      ;
; -2.044 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg2  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[1]  ; Clk          ; Clk         ; 1.000        ; -0.051     ; 3.025      ;
; -2.044 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg3  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[1]  ; Clk          ; Clk         ; 1.000        ; -0.051     ; 3.025      ;
; -2.044 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg4  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[1]  ; Clk          ; Clk         ; 1.000        ; -0.051     ; 3.025      ;
; -2.044 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg5  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[1]  ; Clk          ; Clk         ; 1.000        ; -0.051     ; 3.025      ;
; -2.044 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg6  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[1]  ; Clk          ; Clk         ; 1.000        ; -0.051     ; 3.025      ;
; -2.044 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg7  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[1]  ; Clk          ; Clk         ; 1.000        ; -0.051     ; 3.025      ;
; -2.039 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[9]                                                                                          ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM         ; Clk          ; Clk         ; 1.000        ; -0.001     ; 3.070      ;
; -2.021 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg0  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[2]  ; Clk          ; Clk         ; 1.000        ; -0.051     ; 3.002      ;
; -2.021 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg1  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[2]  ; Clk          ; Clk         ; 1.000        ; -0.051     ; 3.002      ;
; -2.021 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg2  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[2]  ; Clk          ; Clk         ; 1.000        ; -0.051     ; 3.002      ;
; -2.021 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg3  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[2]  ; Clk          ; Clk         ; 1.000        ; -0.051     ; 3.002      ;
; -2.021 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg4  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[2]  ; Clk          ; Clk         ; 1.000        ; -0.051     ; 3.002      ;
; -2.021 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg5  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[2]  ; Clk          ; Clk         ; 1.000        ; -0.051     ; 3.002      ;
; -2.021 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg6  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[2]  ; Clk          ; Clk         ; 1.000        ; -0.051     ; 3.002      ;
; -2.021 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg7  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[2]  ; Clk          ; Clk         ; 1.000        ; -0.051     ; 3.002      ;
; -2.013 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg0  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[8]  ; Clk          ; Clk         ; 1.000        ; -0.059     ; 2.986      ;
; -2.013 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg1  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[8]  ; Clk          ; Clk         ; 1.000        ; -0.059     ; 2.986      ;
; -2.013 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg2  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[8]  ; Clk          ; Clk         ; 1.000        ; -0.059     ; 2.986      ;
; -2.013 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg3  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[8]  ; Clk          ; Clk         ; 1.000        ; -0.059     ; 2.986      ;
; -2.013 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg4  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[8]  ; Clk          ; Clk         ; 1.000        ; -0.059     ; 2.986      ;
; -2.013 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg5  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[8]  ; Clk          ; Clk         ; 1.000        ; -0.059     ; 2.986      ;
; -2.013 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg6  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[8]  ; Clk          ; Clk         ; 1.000        ; -0.059     ; 2.986      ;
; -2.013 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg7  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[8]  ; Clk          ; Clk         ; 1.000        ; -0.059     ; 2.986      ;
; -2.007 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg0  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[10] ; Clk          ; Clk         ; 1.000        ; -0.059     ; 2.980      ;
; -2.007 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg1  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[10] ; Clk          ; Clk         ; 1.000        ; -0.059     ; 2.980      ;
; -2.007 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg2  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[10] ; Clk          ; Clk         ; 1.000        ; -0.059     ; 2.980      ;
; -2.007 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg3  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[10] ; Clk          ; Clk         ; 1.000        ; -0.059     ; 2.980      ;
; -2.007 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg4  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[10] ; Clk          ; Clk         ; 1.000        ; -0.059     ; 2.980      ;
; -2.007 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg5  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[10] ; Clk          ; Clk         ; 1.000        ; -0.059     ; 2.980      ;
; -2.007 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg6  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[10] ; Clk          ; Clk         ; 1.000        ; -0.059     ; 2.980      ;
; -2.007 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg7  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[10] ; Clk          ; Clk         ; 1.000        ; -0.059     ; 2.980      ;
; -1.983 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg0  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[12] ; Clk          ; Clk         ; 1.000        ; -0.059     ; 2.956      ;
; -1.983 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg1  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[12] ; Clk          ; Clk         ; 1.000        ; -0.059     ; 2.956      ;
; -1.983 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg2  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[12] ; Clk          ; Clk         ; 1.000        ; -0.059     ; 2.956      ;
; -1.983 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg3  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[12] ; Clk          ; Clk         ; 1.000        ; -0.059     ; 2.956      ;
; -1.983 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg4  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[12] ; Clk          ; Clk         ; 1.000        ; -0.059     ; 2.956      ;
; -1.983 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg5  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[12] ; Clk          ; Clk         ; 1.000        ; -0.059     ; 2.956      ;
; -1.983 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg6  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[12] ; Clk          ; Clk         ; 1.000        ; -0.059     ; 2.956      ;
; -1.983 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg7  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[12] ; Clk          ; Clk         ; 1.000        ; -0.059     ; 2.956      ;
; -1.967 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg0  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[7]  ; Clk          ; Clk         ; 1.000        ; -0.060     ; 2.939      ;
; -1.967 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg1  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[7]  ; Clk          ; Clk         ; 1.000        ; -0.060     ; 2.939      ;
; -1.967 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg2  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[7]  ; Clk          ; Clk         ; 1.000        ; -0.060     ; 2.939      ;
; -1.967 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg3  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[7]  ; Clk          ; Clk         ; 1.000        ; -0.060     ; 2.939      ;
; -1.967 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg4  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[7]  ; Clk          ; Clk         ; 1.000        ; -0.060     ; 2.939      ;
; -1.967 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg5  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[7]  ; Clk          ; Clk         ; 1.000        ; -0.060     ; 2.939      ;
; -1.967 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg6  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[7]  ; Clk          ; Clk         ; 1.000        ; -0.060     ; 2.939      ;
; -1.967 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg7  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[7]  ; Clk          ; Clk         ; 1.000        ; -0.060     ; 2.939      ;
; -1.962 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[1]                                                                                          ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM         ; Clk          ; Clk         ; 1.000        ; 0.000      ; 2.994      ;
; -1.954 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[4]                                                                                          ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM         ; Clk          ; Clk         ; 1.000        ; -0.001     ; 2.985      ;
; -1.947 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~porta_address_reg0 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[25] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.912      ;
; -1.947 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~porta_address_reg1 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[25] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.912      ;
; -1.947 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~porta_address_reg2 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[25] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.912      ;
; -1.947 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~porta_address_reg3 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[25] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.912      ;
; -1.947 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~porta_address_reg4 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[25] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.912      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Clk'                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.237 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[20]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]        ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.240 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[3]     ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[3]       ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[2] ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.291 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]  ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]                                      ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.443      ;
; 0.295 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2]  ; IF_PC_Reg:IF_PC_Reg|PC_IF[2]                                      ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.447      ;
; 0.314 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]       ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]         ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.466      ;
; 0.319 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[26]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[26]        ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.471      ;
; 0.319 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemWrite_EX           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemWrite_MEM          ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.471      ;
; 0.322 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]       ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[8]         ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.475      ;
; 0.322 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[19]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[19]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.473      ;
; 0.323 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.474      ;
; 0.323 ; IF_PC_Reg:IF_PC_Reg|PC_IF[31]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]        ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.476      ;
; 0.324 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]       ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]         ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.476      ;
; 0.328 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[17]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[17]        ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]       ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2]    ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]       ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]    ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.481      ;
; 0.330 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]       ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]         ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.482      ;
; 0.355 ; IF_PC_Reg:IF_PC_Reg|PC_IF[8]                                    ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]         ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.507      ;
; 0.357 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]       ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]    ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[17]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[1] ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; IF_PC_Reg:IF_PC_Reg|PC_IF[7]                                    ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]         ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[24]   ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.511      ;
; 0.361 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]       ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]    ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[18]   ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.369 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[12] ; IF_PC_Reg:IF_PC_Reg|PC_IF[12]                                     ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.373 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[28] ; IF_PC_Reg:IF_PC_Reg|PC_IF[28]                                     ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.526      ;
; 0.398 ; IF_PC_Reg:IF_PC_Reg|PC_IF[5]                                    ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26]      ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.551      ;
; 0.405 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[31]        ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.557      ;
; 0.406 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[23]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[23]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.557      ;
; 0.407 ; IF_PC_Reg:IF_PC_Reg|PC_IF[5]                                    ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[5]       ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.560      ;
; 0.407 ; IF_PC_Reg:IF_PC_Reg|PC_IF[5]                                    ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]      ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.560      ;
; 0.408 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[21]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[21]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.559      ;
; 0.408 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[22]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.559      ;
; 0.410 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]       ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]         ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.562      ;
; 0.416 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[14]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[14]        ; Clk          ; Clk         ; 0.000        ; -0.002     ; 0.566      ;
; 0.416 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]     ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM        ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.568      ;
; 0.422 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]       ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]         ; Clk          ; Clk         ; 0.000        ; -0.002     ; 0.572      ;
; 0.423 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]       ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]         ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.574      ;
; 0.424 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[25]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[25]        ; Clk          ; Clk         ; 0.000        ; -0.003     ; 0.573      ;
; 0.425 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|RegWrite_EX           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|RegWrite_MEM          ; Clk          ; Clk         ; 0.000        ; 0.010      ; 0.587      ;
; 0.426 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[11]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[11]        ; Clk          ; Clk         ; 0.000        ; -0.002     ; 0.576      ;
; 0.433 ; IF_PC_Reg:IF_PC_Reg|PC_IF[21]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[21]        ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.585      ;
; 0.434 ; IF_PC_Reg:IF_PC_Reg|PC_IF[14]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[14]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.585      ;
; 0.435 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[10] ; IF_PC_Reg:IF_PC_Reg|PC_IF[10]                                     ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.587      ;
; 0.435 ; IF_PC_Reg:IF_PC_Reg|PC_IF[19]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[19]        ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.587      ;
; 0.436 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[21]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[21]   ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.587      ;
; 0.437 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[13] ; IF_PC_Reg:IF_PC_Reg|PC_IF[13]                                     ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.589      ;
; 0.437 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[14]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[14]   ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.590      ;
; 0.437 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[23]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[23]   ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.588      ;
; 0.438 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[29]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[29]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.589      ;
; 0.438 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[26]      ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.591      ;
; 0.439 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]       ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[9]    ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.592      ;
; 0.439 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[11] ; IF_PC_Reg:IF_PC_Reg|PC_IF[11]                                     ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.591      ;
; 0.439 ; IF_PC_Reg:IF_PC_Reg|PC_IF[27]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[27]        ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.592      ;
; 0.439 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[29]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[29]   ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.590      ;
; 0.440 ; IF_PC_Reg:IF_PC_Reg|PC_IF[11]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[11]        ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.593      ;
; 0.440 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[16]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[16]   ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.593      ;
; 0.440 ; IF_PC_Reg:IF_PC_Reg|PC_IF[18]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]        ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.592      ;
; 0.440 ; IF_PC_Reg:IF_PC_Reg|PC_IF[29]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[29]        ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.593      ;
; 0.440 ; IF_PC_Reg:IF_PC_Reg|PC_IF[30]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]        ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.593      ;
; 0.441 ; IF_PC_Reg:IF_PC_Reg|PC_IF[10]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]        ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.594      ;
; 0.441 ; IF_PC_Reg:IF_PC_Reg|PC_IF[24]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[24]        ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.593      ;
; 0.442 ; IF_PC_Reg:IF_PC_Reg|PC_IF[16]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.593      ;
; 0.442 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[30] ; IF_PC_Reg:IF_PC_Reg|PC_IF[30]                                     ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.595      ;
; 0.443 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[7]       ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7]    ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.595      ;
; 0.443 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[25]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[25]   ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.596      ;
; 0.444 ; IF_PC_Reg:IF_PC_Reg|PC_IF[15]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.595      ;
; 0.445 ; IF_PC_Reg:IF_PC_Reg|PC_IF[22]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]        ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.597      ;
; 0.446 ; IF_PC_Reg:IF_PC_Reg|PC_IF[9]                                    ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]         ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.599      ;
; 0.446 ; IF_PC_Reg:IF_PC_Reg|PC_IF[25]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[25]        ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.598      ;
; 0.447 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[13]   ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.599      ;
; 0.447 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[15]   ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.599      ;
; 0.447 ; IF_PC_Reg:IF_PC_Reg|PC_IF[28]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]        ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.600      ;
; 0.448 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[9]  ; IF_PC_Reg:IF_PC_Reg|PC_IF[9]                                      ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.600      ;
; 0.449 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[12]   ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.602      ;
; 0.449 ; IF_PC_Reg:IF_PC_Reg|PC_IF[13]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[13]        ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.602      ;
; 0.449 ; IF_PC_Reg:IF_PC_Reg|PC_IF[26]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[26]        ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.602      ;
; 0.450 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[27]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[27]   ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.601      ;
; 0.450 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[30]   ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.601      ;
; 0.451 ; IF_PC_Reg:IF_PC_Reg|PC_IF[20]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[20]        ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.603      ;
; 0.452 ; IF_PC_Reg:IF_PC_Reg|PC_IF[23]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[23]        ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.604      ;
; 0.454 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[22]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[22]   ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.605      ;
; 0.455 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[11]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[11]   ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.608      ;
; 0.455 ; IF_PC_Reg:IF_PC_Reg|PC_IF[12]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[12]        ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.608      ;
; 0.455 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[19]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[19]   ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.606      ;
; 0.456 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[24]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]        ; Clk          ; Clk         ; 0.000        ; -0.002     ; 0.606      ;
; 0.458 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[28]   ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.609      ;
; 0.461 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[16]        ; Clk          ; Clk         ; 0.000        ; -0.002     ; 0.611      ;
; 0.464 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[21] ; IF_PC_Reg:IF_PC_Reg|PC_IF[21]                                     ; Clk          ; Clk         ; 0.000        ; 0.002      ; 0.618      ;
; 0.464 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[27] ; IF_PC_Reg:IF_PC_Reg|PC_IF[27]                                     ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.617      ;
; 0.466 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[10]   ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.619      ;
; 0.469 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[18] ; IF_PC_Reg:IF_PC_Reg|PC_IF[18]                                     ; Clk          ; Clk         ; 0.000        ; 0.002      ; 0.623      ;
; 0.470 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[26] ; IF_PC_Reg:IF_PC_Reg|PC_IF[26]                                     ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.623      ;
; 0.471 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]       ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[7]         ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.622      ;
; 0.471 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[22] ; IF_PC_Reg:IF_PC_Reg|PC_IF[22]                                     ; Clk          ; Clk         ; 0.000        ; 0.002      ; 0.625      ;
; 0.476 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[15] ; IF_PC_Reg:IF_PC_Reg|PC_IF[15]                                     ; Clk          ; Clk         ; 0.000        ; 0.002      ; 0.630      ;
; 0.476 ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]                                    ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26]      ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.629      ;
; 0.478 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[31] ; IF_PC_Reg:IF_PC_Reg|PC_IF[31]                                     ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.631      ;
; 0.479 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[25] ; IF_PC_Reg:IF_PC_Reg|PC_IF[25]                                     ; Clk          ; Clk         ; 0.000        ; 0.002      ; 0.633      ;
; 0.489 ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]                                    ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]      ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.642      ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clk'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~porta_address_reg7 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; PCSrc_MEM             ; Clk        ; 2.504 ; 2.504 ; Rise       ; Clk             ;
; RegWrite_WB           ; Clk        ; 2.725 ; 2.725 ; Fall       ; Clk             ;
; Write_Data_WB[*]      ; Clk        ; 2.313 ; 2.313 ; Fall       ; Clk             ;
;  Write_Data_WB[0]     ; Clk        ; 1.916 ; 1.916 ; Fall       ; Clk             ;
;  Write_Data_WB[1]     ; Clk        ; 2.161 ; 2.161 ; Fall       ; Clk             ;
;  Write_Data_WB[2]     ; Clk        ; 2.042 ; 2.042 ; Fall       ; Clk             ;
;  Write_Data_WB[3]     ; Clk        ; 2.063 ; 2.063 ; Fall       ; Clk             ;
;  Write_Data_WB[4]     ; Clk        ; 2.010 ; 2.010 ; Fall       ; Clk             ;
;  Write_Data_WB[5]     ; Clk        ; 2.014 ; 2.014 ; Fall       ; Clk             ;
;  Write_Data_WB[6]     ; Clk        ; 2.174 ; 2.174 ; Fall       ; Clk             ;
;  Write_Data_WB[7]     ; Clk        ; 2.043 ; 2.043 ; Fall       ; Clk             ;
;  Write_Data_WB[8]     ; Clk        ; 1.959 ; 1.959 ; Fall       ; Clk             ;
;  Write_Data_WB[9]     ; Clk        ; 2.289 ; 2.289 ; Fall       ; Clk             ;
;  Write_Data_WB[10]    ; Clk        ; 2.008 ; 2.008 ; Fall       ; Clk             ;
;  Write_Data_WB[11]    ; Clk        ; 2.194 ; 2.194 ; Fall       ; Clk             ;
;  Write_Data_WB[12]    ; Clk        ; 2.313 ; 2.313 ; Fall       ; Clk             ;
;  Write_Data_WB[13]    ; Clk        ; 2.140 ; 2.140 ; Fall       ; Clk             ;
;  Write_Data_WB[14]    ; Clk        ; 1.999 ; 1.999 ; Fall       ; Clk             ;
;  Write_Data_WB[15]    ; Clk        ; 2.005 ; 2.005 ; Fall       ; Clk             ;
;  Write_Data_WB[16]    ; Clk        ; 2.139 ; 2.139 ; Fall       ; Clk             ;
;  Write_Data_WB[17]    ; Clk        ; 2.078 ; 2.078 ; Fall       ; Clk             ;
;  Write_Data_WB[18]    ; Clk        ; 2.048 ; 2.048 ; Fall       ; Clk             ;
;  Write_Data_WB[19]    ; Clk        ; 2.016 ; 2.016 ; Fall       ; Clk             ;
;  Write_Data_WB[20]    ; Clk        ; 2.087 ; 2.087 ; Fall       ; Clk             ;
;  Write_Data_WB[21]    ; Clk        ; 2.100 ; 2.100 ; Fall       ; Clk             ;
;  Write_Data_WB[22]    ; Clk        ; 1.980 ; 1.980 ; Fall       ; Clk             ;
;  Write_Data_WB[23]    ; Clk        ; 2.084 ; 2.084 ; Fall       ; Clk             ;
;  Write_Data_WB[24]    ; Clk        ; 2.097 ; 2.097 ; Fall       ; Clk             ;
;  Write_Data_WB[25]    ; Clk        ; 2.255 ; 2.255 ; Fall       ; Clk             ;
;  Write_Data_WB[26]    ; Clk        ; 2.101 ; 2.101 ; Fall       ; Clk             ;
;  Write_Data_WB[27]    ; Clk        ; 2.021 ; 2.021 ; Fall       ; Clk             ;
;  Write_Data_WB[28]    ; Clk        ; 2.137 ; 2.137 ; Fall       ; Clk             ;
;  Write_Data_WB[29]    ; Clk        ; 1.919 ; 1.919 ; Fall       ; Clk             ;
;  Write_Data_WB[30]    ; Clk        ; 1.893 ; 1.893 ; Fall       ; Clk             ;
;  Write_Data_WB[31]    ; Clk        ; 1.948 ; 1.948 ; Fall       ; Clk             ;
; Write_Register_WB[*]  ; Clk        ; 2.904 ; 2.904 ; Fall       ; Clk             ;
;  Write_Register_WB[0] ; Clk        ; 2.844 ; 2.844 ; Fall       ; Clk             ;
;  Write_Register_WB[1] ; Clk        ; 2.883 ; 2.883 ; Fall       ; Clk             ;
;  Write_Register_WB[2] ; Clk        ; 2.878 ; 2.878 ; Fall       ; Clk             ;
;  Write_Register_WB[3] ; Clk        ; 2.904 ; 2.904 ; Fall       ; Clk             ;
;  Write_Register_WB[4] ; Clk        ; 2.582 ; 2.582 ; Fall       ; Clk             ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; PCSrc_MEM             ; Clk        ; -1.814 ; -1.814 ; Rise       ; Clk             ;
; RegWrite_WB           ; Clk        ; -2.411 ; -2.411 ; Fall       ; Clk             ;
; Write_Data_WB[*]      ; Clk        ; -1.743 ; -1.743 ; Fall       ; Clk             ;
;  Write_Data_WB[0]     ; Clk        ; -1.776 ; -1.776 ; Fall       ; Clk             ;
;  Write_Data_WB[1]     ; Clk        ; -1.907 ; -1.907 ; Fall       ; Clk             ;
;  Write_Data_WB[2]     ; Clk        ; -1.890 ; -1.890 ; Fall       ; Clk             ;
;  Write_Data_WB[3]     ; Clk        ; -1.922 ; -1.922 ; Fall       ; Clk             ;
;  Write_Data_WB[4]     ; Clk        ; -1.852 ; -1.852 ; Fall       ; Clk             ;
;  Write_Data_WB[5]     ; Clk        ; -1.764 ; -1.764 ; Fall       ; Clk             ;
;  Write_Data_WB[6]     ; Clk        ; -2.011 ; -2.011 ; Fall       ; Clk             ;
;  Write_Data_WB[7]     ; Clk        ; -1.887 ; -1.887 ; Fall       ; Clk             ;
;  Write_Data_WB[8]     ; Clk        ; -1.816 ; -1.816 ; Fall       ; Clk             ;
;  Write_Data_WB[9]     ; Clk        ; -2.030 ; -2.030 ; Fall       ; Clk             ;
;  Write_Data_WB[10]    ; Clk        ; -1.866 ; -1.866 ; Fall       ; Clk             ;
;  Write_Data_WB[11]    ; Clk        ; -2.041 ; -2.041 ; Fall       ; Clk             ;
;  Write_Data_WB[12]    ; Clk        ; -2.046 ; -2.046 ; Fall       ; Clk             ;
;  Write_Data_WB[13]    ; Clk        ; -1.987 ; -1.987 ; Fall       ; Clk             ;
;  Write_Data_WB[14]    ; Clk        ; -1.856 ; -1.856 ; Fall       ; Clk             ;
;  Write_Data_WB[15]    ; Clk        ; -1.849 ; -1.849 ; Fall       ; Clk             ;
;  Write_Data_WB[16]    ; Clk        ; -1.857 ; -1.857 ; Fall       ; Clk             ;
;  Write_Data_WB[17]    ; Clk        ; -1.806 ; -1.806 ; Fall       ; Clk             ;
;  Write_Data_WB[18]    ; Clk        ; -1.890 ; -1.890 ; Fall       ; Clk             ;
;  Write_Data_WB[19]    ; Clk        ; -1.865 ; -1.865 ; Fall       ; Clk             ;
;  Write_Data_WB[20]    ; Clk        ; -1.803 ; -1.803 ; Fall       ; Clk             ;
;  Write_Data_WB[21]    ; Clk        ; -1.834 ; -1.834 ; Fall       ; Clk             ;
;  Write_Data_WB[22]    ; Clk        ; -1.837 ; -1.837 ; Fall       ; Clk             ;
;  Write_Data_WB[23]    ; Clk        ; -1.942 ; -1.942 ; Fall       ; Clk             ;
;  Write_Data_WB[24]    ; Clk        ; -1.833 ; -1.833 ; Fall       ; Clk             ;
;  Write_Data_WB[25]    ; Clk        ; -1.972 ; -1.972 ; Fall       ; Clk             ;
;  Write_Data_WB[26]    ; Clk        ; -1.825 ; -1.825 ; Fall       ; Clk             ;
;  Write_Data_WB[27]    ; Clk        ; -1.858 ; -1.858 ; Fall       ; Clk             ;
;  Write_Data_WB[28]    ; Clk        ; -1.857 ; -1.857 ; Fall       ; Clk             ;
;  Write_Data_WB[29]    ; Clk        ; -1.768 ; -1.768 ; Fall       ; Clk             ;
;  Write_Data_WB[30]    ; Clk        ; -1.743 ; -1.743 ; Fall       ; Clk             ;
;  Write_Data_WB[31]    ; Clk        ; -1.793 ; -1.793 ; Fall       ; Clk             ;
; Write_Register_WB[*]  ; Clk        ; -1.745 ; -1.745 ; Fall       ; Clk             ;
;  Write_Register_WB[0] ; Clk        ; -1.760 ; -1.760 ; Fall       ; Clk             ;
;  Write_Register_WB[1] ; Clk        ; -1.820 ; -1.820 ; Fall       ; Clk             ;
;  Write_Register_WB[2] ; Clk        ; -1.745 ; -1.745 ; Fall       ; Clk             ;
;  Write_Register_WB[3] ; Clk        ; -1.758 ; -1.758 ; Fall       ; Clk             ;
;  Write_Register_WB[4] ; Clk        ; -1.807 ; -1.807 ; Fall       ; Clk             ;
+-----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Clock to Output Times                                                              ;
+------------------------+------------+-------+-------+------------+-----------------+
; Data Port              ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------+------------+-------+-------+------------+-----------------+
; ALU_Result_MEM[*]      ; Clk        ; 4.551 ; 4.551 ; Rise       ; Clk             ;
;  ALU_Result_MEM[0]     ; Clk        ; 3.992 ; 3.992 ; Rise       ; Clk             ;
;  ALU_Result_MEM[1]     ; Clk        ; 3.765 ; 3.765 ; Rise       ; Clk             ;
;  ALU_Result_MEM[2]     ; Clk        ; 4.213 ; 4.213 ; Rise       ; Clk             ;
;  ALU_Result_MEM[3]     ; Clk        ; 4.091 ; 4.091 ; Rise       ; Clk             ;
;  ALU_Result_MEM[4]     ; Clk        ; 4.092 ; 4.092 ; Rise       ; Clk             ;
;  ALU_Result_MEM[5]     ; Clk        ; 3.920 ; 3.920 ; Rise       ; Clk             ;
;  ALU_Result_MEM[6]     ; Clk        ; 3.795 ; 3.795 ; Rise       ; Clk             ;
;  ALU_Result_MEM[7]     ; Clk        ; 3.973 ; 3.973 ; Rise       ; Clk             ;
;  ALU_Result_MEM[8]     ; Clk        ; 3.929 ; 3.929 ; Rise       ; Clk             ;
;  ALU_Result_MEM[9]     ; Clk        ; 4.138 ; 4.138 ; Rise       ; Clk             ;
;  ALU_Result_MEM[10]    ; Clk        ; 4.126 ; 4.126 ; Rise       ; Clk             ;
;  ALU_Result_MEM[11]    ; Clk        ; 3.956 ; 3.956 ; Rise       ; Clk             ;
;  ALU_Result_MEM[12]    ; Clk        ; 3.920 ; 3.920 ; Rise       ; Clk             ;
;  ALU_Result_MEM[13]    ; Clk        ; 3.907 ; 3.907 ; Rise       ; Clk             ;
;  ALU_Result_MEM[14]    ; Clk        ; 4.027 ; 4.027 ; Rise       ; Clk             ;
;  ALU_Result_MEM[15]    ; Clk        ; 4.210 ; 4.210 ; Rise       ; Clk             ;
;  ALU_Result_MEM[16]    ; Clk        ; 4.076 ; 4.076 ; Rise       ; Clk             ;
;  ALU_Result_MEM[17]    ; Clk        ; 3.987 ; 3.987 ; Rise       ; Clk             ;
;  ALU_Result_MEM[18]    ; Clk        ; 3.979 ; 3.979 ; Rise       ; Clk             ;
;  ALU_Result_MEM[19]    ; Clk        ; 3.930 ; 3.930 ; Rise       ; Clk             ;
;  ALU_Result_MEM[20]    ; Clk        ; 4.551 ; 4.551 ; Rise       ; Clk             ;
;  ALU_Result_MEM[21]    ; Clk        ; 4.061 ; 4.061 ; Rise       ; Clk             ;
;  ALU_Result_MEM[22]    ; Clk        ; 4.195 ; 4.195 ; Rise       ; Clk             ;
;  ALU_Result_MEM[23]    ; Clk        ; 4.088 ; 4.088 ; Rise       ; Clk             ;
;  ALU_Result_MEM[24]    ; Clk        ; 3.939 ; 3.939 ; Rise       ; Clk             ;
;  ALU_Result_MEM[25]    ; Clk        ; 3.924 ; 3.924 ; Rise       ; Clk             ;
;  ALU_Result_MEM[26]    ; Clk        ; 4.014 ; 4.014 ; Rise       ; Clk             ;
;  ALU_Result_MEM[27]    ; Clk        ; 3.904 ; 3.904 ; Rise       ; Clk             ;
;  ALU_Result_MEM[28]    ; Clk        ; 3.927 ; 3.927 ; Rise       ; Clk             ;
;  ALU_Result_MEM[29]    ; Clk        ; 3.902 ; 3.902 ; Rise       ; Clk             ;
;  ALU_Result_MEM[30]    ; Clk        ; 4.101 ; 4.101 ; Rise       ; Clk             ;
;  ALU_Result_MEM[31]    ; Clk        ; 4.549 ; 4.549 ; Rise       ; Clk             ;
; Branch_MEM             ; Clk        ; 3.851 ; 3.851 ; Rise       ; Clk             ;
; Instruction_EX[*]      ; Clk        ; 4.181 ; 4.181 ; Rise       ; Clk             ;
;  Instruction_EX[2]     ; Clk        ; 3.677 ; 3.677 ; Rise       ; Clk             ;
;  Instruction_EX[3]     ; Clk        ; 3.999 ; 3.999 ; Rise       ; Clk             ;
;  Instruction_EX[5]     ; Clk        ; 3.720 ; 3.720 ; Rise       ; Clk             ;
;  Instruction_EX[11]    ; Clk        ; 4.181 ; 4.181 ; Rise       ; Clk             ;
;  Instruction_EX[12]    ; Clk        ; 4.181 ; 4.181 ; Rise       ; Clk             ;
;  Instruction_EX[16]    ; Clk        ; 3.915 ; 3.915 ; Rise       ; Clk             ;
;  Instruction_EX[17]    ; Clk        ; 3.946 ; 3.946 ; Rise       ; Clk             ;
;  Instruction_EX[18]    ; Clk        ; 3.787 ; 3.787 ; Rise       ; Clk             ;
;  Instruction_EX[21]    ; Clk        ; 4.030 ; 4.030 ; Rise       ; Clk             ;
;  Instruction_EX[22]    ; Clk        ; 3.717 ; 3.717 ; Rise       ; Clk             ;
;  Instruction_EX[23]    ; Clk        ; 3.897 ; 3.897 ; Rise       ; Clk             ;
;  Instruction_EX[25]    ; Clk        ; 3.810 ; 3.810 ; Rise       ; Clk             ;
;  Instruction_EX[26]    ; Clk        ; 3.874 ; 3.874 ; Rise       ; Clk             ;
;  Instruction_EX[27]    ; Clk        ; 3.692 ; 3.692 ; Rise       ; Clk             ;
;  Instruction_EX[28]    ; Clk        ; 3.772 ; 3.772 ; Rise       ; Clk             ;
;  Instruction_EX[29]    ; Clk        ; 3.778 ; 3.778 ; Rise       ; Clk             ;
;  Instruction_EX[31]    ; Clk        ; 3.694 ; 3.694 ; Rise       ; Clk             ;
; MemRead_MEM            ; Clk        ; 3.431 ; 3.431 ; Rise       ; Clk             ;
; MemWrite_MEM           ; Clk        ; 3.841 ; 3.841 ; Rise       ; Clk             ;
; MemtoReg_MEM           ; Clk        ; 3.494 ; 3.494 ; Rise       ; Clk             ;
; PC_Plus_4_EX[*]        ; Clk        ; 4.393 ; 4.393 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[2]       ; Clk        ; 4.019 ; 4.019 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[3]       ; Clk        ; 4.004 ; 4.004 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[4]       ; Clk        ; 3.912 ; 3.912 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[5]       ; Clk        ; 3.778 ; 3.778 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[6]       ; Clk        ; 4.008 ; 4.008 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[7]       ; Clk        ; 4.271 ; 4.271 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[8]       ; Clk        ; 3.962 ; 3.962 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[9]       ; Clk        ; 4.147 ; 4.147 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[10]      ; Clk        ; 4.169 ; 4.169 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[11]      ; Clk        ; 4.018 ; 4.018 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[12]      ; Clk        ; 4.149 ; 4.149 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[13]      ; Clk        ; 4.393 ; 4.393 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[14]      ; Clk        ; 3.785 ; 3.785 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[15]      ; Clk        ; 4.178 ; 4.178 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[16]      ; Clk        ; 4.192 ; 4.192 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[17]      ; Clk        ; 4.000 ; 4.000 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[18]      ; Clk        ; 4.012 ; 4.012 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[19]      ; Clk        ; 3.811 ; 3.811 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[20]      ; Clk        ; 4.095 ; 4.095 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[21]      ; Clk        ; 3.918 ; 3.918 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[22]      ; Clk        ; 4.248 ; 4.248 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[23]      ; Clk        ; 4.050 ; 4.050 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[24]      ; Clk        ; 4.018 ; 4.018 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[25]      ; Clk        ; 4.135 ; 4.135 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[26]      ; Clk        ; 3.960 ; 3.960 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[27]      ; Clk        ; 4.016 ; 4.016 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[28]      ; Clk        ; 4.070 ; 4.070 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[29]      ; Clk        ; 4.118 ; 4.118 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[30]      ; Clk        ; 3.791 ; 3.791 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[31]      ; Clk        ; 4.031 ; 4.031 ; Rise       ; Clk             ;
; RegWrite_MEM           ; Clk        ; 3.720 ; 3.720 ; Rise       ; Clk             ;
; Write_Data_MEM         ; Clk        ; 3.915 ; 3.915 ; Rise       ; Clk             ;
; Write_Register_MEM[*]  ; Clk        ; 4.461 ; 4.461 ; Rise       ; Clk             ;
;  Write_Register_MEM[0] ; Clk        ; 3.786 ; 3.786 ; Rise       ; Clk             ;
;  Write_Register_MEM[1] ; Clk        ; 4.461 ; 4.461 ; Rise       ; Clk             ;
;  Write_Register_MEM[2] ; Clk        ; 3.776 ; 3.776 ; Rise       ; Clk             ;
; Zero_MEM               ; Clk        ; 4.001 ; 4.001 ; Rise       ; Clk             ;
+------------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                      ;
+------------------------+------------+-------+-------+------------+-----------------+
; Data Port              ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------+------------+-------+-------+------------+-----------------+
; ALU_Result_MEM[*]      ; Clk        ; 3.765 ; 3.765 ; Rise       ; Clk             ;
;  ALU_Result_MEM[0]     ; Clk        ; 3.992 ; 3.992 ; Rise       ; Clk             ;
;  ALU_Result_MEM[1]     ; Clk        ; 3.765 ; 3.765 ; Rise       ; Clk             ;
;  ALU_Result_MEM[2]     ; Clk        ; 4.213 ; 4.213 ; Rise       ; Clk             ;
;  ALU_Result_MEM[3]     ; Clk        ; 4.091 ; 4.091 ; Rise       ; Clk             ;
;  ALU_Result_MEM[4]     ; Clk        ; 4.092 ; 4.092 ; Rise       ; Clk             ;
;  ALU_Result_MEM[5]     ; Clk        ; 3.920 ; 3.920 ; Rise       ; Clk             ;
;  ALU_Result_MEM[6]     ; Clk        ; 3.795 ; 3.795 ; Rise       ; Clk             ;
;  ALU_Result_MEM[7]     ; Clk        ; 3.973 ; 3.973 ; Rise       ; Clk             ;
;  ALU_Result_MEM[8]     ; Clk        ; 3.929 ; 3.929 ; Rise       ; Clk             ;
;  ALU_Result_MEM[9]     ; Clk        ; 4.138 ; 4.138 ; Rise       ; Clk             ;
;  ALU_Result_MEM[10]    ; Clk        ; 4.126 ; 4.126 ; Rise       ; Clk             ;
;  ALU_Result_MEM[11]    ; Clk        ; 3.956 ; 3.956 ; Rise       ; Clk             ;
;  ALU_Result_MEM[12]    ; Clk        ; 3.920 ; 3.920 ; Rise       ; Clk             ;
;  ALU_Result_MEM[13]    ; Clk        ; 3.907 ; 3.907 ; Rise       ; Clk             ;
;  ALU_Result_MEM[14]    ; Clk        ; 4.027 ; 4.027 ; Rise       ; Clk             ;
;  ALU_Result_MEM[15]    ; Clk        ; 4.210 ; 4.210 ; Rise       ; Clk             ;
;  ALU_Result_MEM[16]    ; Clk        ; 4.076 ; 4.076 ; Rise       ; Clk             ;
;  ALU_Result_MEM[17]    ; Clk        ; 3.987 ; 3.987 ; Rise       ; Clk             ;
;  ALU_Result_MEM[18]    ; Clk        ; 3.979 ; 3.979 ; Rise       ; Clk             ;
;  ALU_Result_MEM[19]    ; Clk        ; 3.930 ; 3.930 ; Rise       ; Clk             ;
;  ALU_Result_MEM[20]    ; Clk        ; 4.551 ; 4.551 ; Rise       ; Clk             ;
;  ALU_Result_MEM[21]    ; Clk        ; 4.061 ; 4.061 ; Rise       ; Clk             ;
;  ALU_Result_MEM[22]    ; Clk        ; 4.195 ; 4.195 ; Rise       ; Clk             ;
;  ALU_Result_MEM[23]    ; Clk        ; 4.088 ; 4.088 ; Rise       ; Clk             ;
;  ALU_Result_MEM[24]    ; Clk        ; 3.939 ; 3.939 ; Rise       ; Clk             ;
;  ALU_Result_MEM[25]    ; Clk        ; 3.924 ; 3.924 ; Rise       ; Clk             ;
;  ALU_Result_MEM[26]    ; Clk        ; 4.014 ; 4.014 ; Rise       ; Clk             ;
;  ALU_Result_MEM[27]    ; Clk        ; 3.904 ; 3.904 ; Rise       ; Clk             ;
;  ALU_Result_MEM[28]    ; Clk        ; 3.927 ; 3.927 ; Rise       ; Clk             ;
;  ALU_Result_MEM[29]    ; Clk        ; 3.902 ; 3.902 ; Rise       ; Clk             ;
;  ALU_Result_MEM[30]    ; Clk        ; 4.101 ; 4.101 ; Rise       ; Clk             ;
;  ALU_Result_MEM[31]    ; Clk        ; 4.549 ; 4.549 ; Rise       ; Clk             ;
; Branch_MEM             ; Clk        ; 3.851 ; 3.851 ; Rise       ; Clk             ;
; Instruction_EX[*]      ; Clk        ; 3.677 ; 3.677 ; Rise       ; Clk             ;
;  Instruction_EX[2]     ; Clk        ; 3.677 ; 3.677 ; Rise       ; Clk             ;
;  Instruction_EX[3]     ; Clk        ; 3.999 ; 3.999 ; Rise       ; Clk             ;
;  Instruction_EX[5]     ; Clk        ; 3.720 ; 3.720 ; Rise       ; Clk             ;
;  Instruction_EX[11]    ; Clk        ; 4.181 ; 4.181 ; Rise       ; Clk             ;
;  Instruction_EX[12]    ; Clk        ; 4.181 ; 4.181 ; Rise       ; Clk             ;
;  Instruction_EX[16]    ; Clk        ; 3.915 ; 3.915 ; Rise       ; Clk             ;
;  Instruction_EX[17]    ; Clk        ; 3.946 ; 3.946 ; Rise       ; Clk             ;
;  Instruction_EX[18]    ; Clk        ; 3.787 ; 3.787 ; Rise       ; Clk             ;
;  Instruction_EX[21]    ; Clk        ; 4.030 ; 4.030 ; Rise       ; Clk             ;
;  Instruction_EX[22]    ; Clk        ; 3.717 ; 3.717 ; Rise       ; Clk             ;
;  Instruction_EX[23]    ; Clk        ; 3.897 ; 3.897 ; Rise       ; Clk             ;
;  Instruction_EX[25]    ; Clk        ; 3.810 ; 3.810 ; Rise       ; Clk             ;
;  Instruction_EX[26]    ; Clk        ; 3.874 ; 3.874 ; Rise       ; Clk             ;
;  Instruction_EX[27]    ; Clk        ; 3.692 ; 3.692 ; Rise       ; Clk             ;
;  Instruction_EX[28]    ; Clk        ; 3.772 ; 3.772 ; Rise       ; Clk             ;
;  Instruction_EX[29]    ; Clk        ; 3.778 ; 3.778 ; Rise       ; Clk             ;
;  Instruction_EX[31]    ; Clk        ; 3.694 ; 3.694 ; Rise       ; Clk             ;
; MemRead_MEM            ; Clk        ; 3.431 ; 3.431 ; Rise       ; Clk             ;
; MemWrite_MEM           ; Clk        ; 3.841 ; 3.841 ; Rise       ; Clk             ;
; MemtoReg_MEM           ; Clk        ; 3.494 ; 3.494 ; Rise       ; Clk             ;
; PC_Plus_4_EX[*]        ; Clk        ; 3.778 ; 3.778 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[2]       ; Clk        ; 4.019 ; 4.019 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[3]       ; Clk        ; 4.004 ; 4.004 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[4]       ; Clk        ; 3.912 ; 3.912 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[5]       ; Clk        ; 3.778 ; 3.778 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[6]       ; Clk        ; 4.008 ; 4.008 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[7]       ; Clk        ; 4.271 ; 4.271 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[8]       ; Clk        ; 3.962 ; 3.962 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[9]       ; Clk        ; 4.147 ; 4.147 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[10]      ; Clk        ; 4.169 ; 4.169 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[11]      ; Clk        ; 4.018 ; 4.018 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[12]      ; Clk        ; 4.149 ; 4.149 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[13]      ; Clk        ; 4.393 ; 4.393 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[14]      ; Clk        ; 3.785 ; 3.785 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[15]      ; Clk        ; 4.178 ; 4.178 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[16]      ; Clk        ; 4.192 ; 4.192 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[17]      ; Clk        ; 4.000 ; 4.000 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[18]      ; Clk        ; 4.012 ; 4.012 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[19]      ; Clk        ; 3.811 ; 3.811 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[20]      ; Clk        ; 4.095 ; 4.095 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[21]      ; Clk        ; 3.918 ; 3.918 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[22]      ; Clk        ; 4.248 ; 4.248 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[23]      ; Clk        ; 4.050 ; 4.050 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[24]      ; Clk        ; 4.018 ; 4.018 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[25]      ; Clk        ; 4.135 ; 4.135 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[26]      ; Clk        ; 3.960 ; 3.960 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[27]      ; Clk        ; 4.016 ; 4.016 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[28]      ; Clk        ; 4.070 ; 4.070 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[29]      ; Clk        ; 4.118 ; 4.118 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[30]      ; Clk        ; 3.791 ; 3.791 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[31]      ; Clk        ; 4.031 ; 4.031 ; Rise       ; Clk             ;
; RegWrite_MEM           ; Clk        ; 3.720 ; 3.720 ; Rise       ; Clk             ;
; Write_Data_MEM         ; Clk        ; 3.915 ; 3.915 ; Rise       ; Clk             ;
; Write_Register_MEM[*]  ; Clk        ; 3.776 ; 3.776 ; Rise       ; Clk             ;
;  Write_Register_MEM[0] ; Clk        ; 3.786 ; 3.786 ; Rise       ; Clk             ;
;  Write_Register_MEM[1] ; Clk        ; 4.461 ; 4.461 ; Rise       ; Clk             ;
;  Write_Register_MEM[2] ; Clk        ; 3.776 ; 3.776 ; Rise       ; Clk             ;
; Zero_MEM               ; Clk        ; 4.001 ; 4.001 ; Rise       ; Clk             ;
+------------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -6.101   ; 0.237 ; N/A      ; N/A     ; -1.880              ;
;  Clk             ; -6.101   ; 0.237 ; N/A      ; N/A     ; -1.880              ;
; Design-wide TNS  ; -803.123 ; 0.0   ; 0.0      ; 0.0     ; -995.34             ;
;  Clk             ; -803.123 ; 0.000 ; N/A      ; N/A     ; -995.340            ;
+------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; PCSrc_MEM             ; Clk        ; 4.860 ; 4.860 ; Rise       ; Clk             ;
; RegWrite_WB           ; Clk        ; 5.293 ; 5.293 ; Fall       ; Clk             ;
; Write_Data_WB[*]      ; Clk        ; 4.391 ; 4.391 ; Fall       ; Clk             ;
;  Write_Data_WB[0]     ; Clk        ; 3.531 ; 3.531 ; Fall       ; Clk             ;
;  Write_Data_WB[1]     ; Clk        ; 4.059 ; 4.059 ; Fall       ; Clk             ;
;  Write_Data_WB[2]     ; Clk        ; 3.798 ; 3.798 ; Fall       ; Clk             ;
;  Write_Data_WB[3]     ; Clk        ; 3.851 ; 3.851 ; Fall       ; Clk             ;
;  Write_Data_WB[4]     ; Clk        ; 3.655 ; 3.655 ; Fall       ; Clk             ;
;  Write_Data_WB[5]     ; Clk        ; 3.756 ; 3.756 ; Fall       ; Clk             ;
;  Write_Data_WB[6]     ; Clk        ; 4.058 ; 4.058 ; Fall       ; Clk             ;
;  Write_Data_WB[7]     ; Clk        ; 3.847 ; 3.847 ; Fall       ; Clk             ;
;  Write_Data_WB[8]     ; Clk        ; 3.585 ; 3.585 ; Fall       ; Clk             ;
;  Write_Data_WB[9]     ; Clk        ; 4.391 ; 4.391 ; Fall       ; Clk             ;
;  Write_Data_WB[10]    ; Clk        ; 3.753 ; 3.753 ; Fall       ; Clk             ;
;  Write_Data_WB[11]    ; Clk        ; 4.090 ; 4.090 ; Fall       ; Clk             ;
;  Write_Data_WB[12]    ; Clk        ; 4.390 ; 4.390 ; Fall       ; Clk             ;
;  Write_Data_WB[13]    ; Clk        ; 4.052 ; 4.052 ; Fall       ; Clk             ;
;  Write_Data_WB[14]    ; Clk        ; 3.733 ; 3.733 ; Fall       ; Clk             ;
;  Write_Data_WB[15]    ; Clk        ; 3.750 ; 3.750 ; Fall       ; Clk             ;
;  Write_Data_WB[16]    ; Clk        ; 4.068 ; 4.068 ; Fall       ; Clk             ;
;  Write_Data_WB[17]    ; Clk        ; 3.834 ; 3.834 ; Fall       ; Clk             ;
;  Write_Data_WB[18]    ; Clk        ; 3.814 ; 3.814 ; Fall       ; Clk             ;
;  Write_Data_WB[19]    ; Clk        ; 3.756 ; 3.756 ; Fall       ; Clk             ;
;  Write_Data_WB[20]    ; Clk        ; 3.922 ; 3.922 ; Fall       ; Clk             ;
;  Write_Data_WB[21]    ; Clk        ; 4.002 ; 4.002 ; Fall       ; Clk             ;
;  Write_Data_WB[22]    ; Clk        ; 3.710 ; 3.710 ; Fall       ; Clk             ;
;  Write_Data_WB[23]    ; Clk        ; 3.840 ; 3.840 ; Fall       ; Clk             ;
;  Write_Data_WB[24]    ; Clk        ; 3.859 ; 3.859 ; Fall       ; Clk             ;
;  Write_Data_WB[25]    ; Clk        ; 4.272 ; 4.272 ; Fall       ; Clk             ;
;  Write_Data_WB[26]    ; Clk        ; 4.021 ; 4.021 ; Fall       ; Clk             ;
;  Write_Data_WB[27]    ; Clk        ; 3.759 ; 3.759 ; Fall       ; Clk             ;
;  Write_Data_WB[28]    ; Clk        ; 4.067 ; 4.067 ; Fall       ; Clk             ;
;  Write_Data_WB[29]    ; Clk        ; 3.544 ; 3.544 ; Fall       ; Clk             ;
;  Write_Data_WB[30]    ; Clk        ; 3.530 ; 3.530 ; Fall       ; Clk             ;
;  Write_Data_WB[31]    ; Clk        ; 3.566 ; 3.566 ; Fall       ; Clk             ;
; Write_Register_WB[*]  ; Clk        ; 5.808 ; 5.808 ; Fall       ; Clk             ;
;  Write_Register_WB[0] ; Clk        ; 5.595 ; 5.595 ; Fall       ; Clk             ;
;  Write_Register_WB[1] ; Clk        ; 5.657 ; 5.657 ; Fall       ; Clk             ;
;  Write_Register_WB[2] ; Clk        ; 5.720 ; 5.720 ; Fall       ; Clk             ;
;  Write_Register_WB[3] ; Clk        ; 5.808 ; 5.808 ; Fall       ; Clk             ;
;  Write_Register_WB[4] ; Clk        ; 5.027 ; 5.027 ; Fall       ; Clk             ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; PCSrc_MEM             ; Clk        ; -1.814 ; -1.814 ; Rise       ; Clk             ;
; RegWrite_WB           ; Clk        ; -2.411 ; -2.411 ; Fall       ; Clk             ;
; Write_Data_WB[*]      ; Clk        ; -1.743 ; -1.743 ; Fall       ; Clk             ;
;  Write_Data_WB[0]     ; Clk        ; -1.776 ; -1.776 ; Fall       ; Clk             ;
;  Write_Data_WB[1]     ; Clk        ; -1.907 ; -1.907 ; Fall       ; Clk             ;
;  Write_Data_WB[2]     ; Clk        ; -1.890 ; -1.890 ; Fall       ; Clk             ;
;  Write_Data_WB[3]     ; Clk        ; -1.922 ; -1.922 ; Fall       ; Clk             ;
;  Write_Data_WB[4]     ; Clk        ; -1.852 ; -1.852 ; Fall       ; Clk             ;
;  Write_Data_WB[5]     ; Clk        ; -1.764 ; -1.764 ; Fall       ; Clk             ;
;  Write_Data_WB[6]     ; Clk        ; -2.011 ; -2.011 ; Fall       ; Clk             ;
;  Write_Data_WB[7]     ; Clk        ; -1.887 ; -1.887 ; Fall       ; Clk             ;
;  Write_Data_WB[8]     ; Clk        ; -1.816 ; -1.816 ; Fall       ; Clk             ;
;  Write_Data_WB[9]     ; Clk        ; -2.030 ; -2.030 ; Fall       ; Clk             ;
;  Write_Data_WB[10]    ; Clk        ; -1.866 ; -1.866 ; Fall       ; Clk             ;
;  Write_Data_WB[11]    ; Clk        ; -2.041 ; -2.041 ; Fall       ; Clk             ;
;  Write_Data_WB[12]    ; Clk        ; -2.046 ; -2.046 ; Fall       ; Clk             ;
;  Write_Data_WB[13]    ; Clk        ; -1.987 ; -1.987 ; Fall       ; Clk             ;
;  Write_Data_WB[14]    ; Clk        ; -1.856 ; -1.856 ; Fall       ; Clk             ;
;  Write_Data_WB[15]    ; Clk        ; -1.849 ; -1.849 ; Fall       ; Clk             ;
;  Write_Data_WB[16]    ; Clk        ; -1.857 ; -1.857 ; Fall       ; Clk             ;
;  Write_Data_WB[17]    ; Clk        ; -1.806 ; -1.806 ; Fall       ; Clk             ;
;  Write_Data_WB[18]    ; Clk        ; -1.890 ; -1.890 ; Fall       ; Clk             ;
;  Write_Data_WB[19]    ; Clk        ; -1.865 ; -1.865 ; Fall       ; Clk             ;
;  Write_Data_WB[20]    ; Clk        ; -1.803 ; -1.803 ; Fall       ; Clk             ;
;  Write_Data_WB[21]    ; Clk        ; -1.834 ; -1.834 ; Fall       ; Clk             ;
;  Write_Data_WB[22]    ; Clk        ; -1.837 ; -1.837 ; Fall       ; Clk             ;
;  Write_Data_WB[23]    ; Clk        ; -1.942 ; -1.942 ; Fall       ; Clk             ;
;  Write_Data_WB[24]    ; Clk        ; -1.833 ; -1.833 ; Fall       ; Clk             ;
;  Write_Data_WB[25]    ; Clk        ; -1.972 ; -1.972 ; Fall       ; Clk             ;
;  Write_Data_WB[26]    ; Clk        ; -1.825 ; -1.825 ; Fall       ; Clk             ;
;  Write_Data_WB[27]    ; Clk        ; -1.858 ; -1.858 ; Fall       ; Clk             ;
;  Write_Data_WB[28]    ; Clk        ; -1.857 ; -1.857 ; Fall       ; Clk             ;
;  Write_Data_WB[29]    ; Clk        ; -1.768 ; -1.768 ; Fall       ; Clk             ;
;  Write_Data_WB[30]    ; Clk        ; -1.743 ; -1.743 ; Fall       ; Clk             ;
;  Write_Data_WB[31]    ; Clk        ; -1.793 ; -1.793 ; Fall       ; Clk             ;
; Write_Register_WB[*]  ; Clk        ; -1.745 ; -1.745 ; Fall       ; Clk             ;
;  Write_Register_WB[0] ; Clk        ; -1.760 ; -1.760 ; Fall       ; Clk             ;
;  Write_Register_WB[1] ; Clk        ; -1.820 ; -1.820 ; Fall       ; Clk             ;
;  Write_Register_WB[2] ; Clk        ; -1.745 ; -1.745 ; Fall       ; Clk             ;
;  Write_Register_WB[3] ; Clk        ; -1.758 ; -1.758 ; Fall       ; Clk             ;
;  Write_Register_WB[4] ; Clk        ; -1.807 ; -1.807 ; Fall       ; Clk             ;
+-----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Clock to Output Times                                                              ;
+------------------------+------------+-------+-------+------------+-----------------+
; Data Port              ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------+------------+-------+-------+------------+-----------------+
; ALU_Result_MEM[*]      ; Clk        ; 8.268 ; 8.268 ; Rise       ; Clk             ;
;  ALU_Result_MEM[0]     ; Clk        ; 7.153 ; 7.153 ; Rise       ; Clk             ;
;  ALU_Result_MEM[1]     ; Clk        ; 6.656 ; 6.656 ; Rise       ; Clk             ;
;  ALU_Result_MEM[2]     ; Clk        ; 7.751 ; 7.751 ; Rise       ; Clk             ;
;  ALU_Result_MEM[3]     ; Clk        ; 7.476 ; 7.476 ; Rise       ; Clk             ;
;  ALU_Result_MEM[4]     ; Clk        ; 7.430 ; 7.430 ; Rise       ; Clk             ;
;  ALU_Result_MEM[5]     ; Clk        ; 7.114 ; 7.114 ; Rise       ; Clk             ;
;  ALU_Result_MEM[6]     ; Clk        ; 6.709 ; 6.709 ; Rise       ; Clk             ;
;  ALU_Result_MEM[7]     ; Clk        ; 7.200 ; 7.200 ; Rise       ; Clk             ;
;  ALU_Result_MEM[8]     ; Clk        ; 7.140 ; 7.140 ; Rise       ; Clk             ;
;  ALU_Result_MEM[9]     ; Clk        ; 7.534 ; 7.534 ; Rise       ; Clk             ;
;  ALU_Result_MEM[10]    ; Clk        ; 7.479 ; 7.479 ; Rise       ; Clk             ;
;  ALU_Result_MEM[11]    ; Clk        ; 7.015 ; 7.015 ; Rise       ; Clk             ;
;  ALU_Result_MEM[12]    ; Clk        ; 7.121 ; 7.121 ; Rise       ; Clk             ;
;  ALU_Result_MEM[13]    ; Clk        ; 6.941 ; 6.941 ; Rise       ; Clk             ;
;  ALU_Result_MEM[14]    ; Clk        ; 7.194 ; 7.194 ; Rise       ; Clk             ;
;  ALU_Result_MEM[15]    ; Clk        ; 7.731 ; 7.731 ; Rise       ; Clk             ;
;  ALU_Result_MEM[16]    ; Clk        ; 7.349 ; 7.349 ; Rise       ; Clk             ;
;  ALU_Result_MEM[17]    ; Clk        ; 7.218 ; 7.218 ; Rise       ; Clk             ;
;  ALU_Result_MEM[18]    ; Clk        ; 7.202 ; 7.202 ; Rise       ; Clk             ;
;  ALU_Result_MEM[19]    ; Clk        ; 7.127 ; 7.127 ; Rise       ; Clk             ;
;  ALU_Result_MEM[20]    ; Clk        ; 8.268 ; 8.268 ; Rise       ; Clk             ;
;  ALU_Result_MEM[21]    ; Clk        ; 7.422 ; 7.422 ; Rise       ; Clk             ;
;  ALU_Result_MEM[22]    ; Clk        ; 7.704 ; 7.704 ; Rise       ; Clk             ;
;  ALU_Result_MEM[23]    ; Clk        ; 7.479 ; 7.479 ; Rise       ; Clk             ;
;  ALU_Result_MEM[24]    ; Clk        ; 6.996 ; 6.996 ; Rise       ; Clk             ;
;  ALU_Result_MEM[25]    ; Clk        ; 6.969 ; 6.969 ; Rise       ; Clk             ;
;  ALU_Result_MEM[26]    ; Clk        ; 7.180 ; 7.180 ; Rise       ; Clk             ;
;  ALU_Result_MEM[27]    ; Clk        ; 7.000 ; 7.000 ; Rise       ; Clk             ;
;  ALU_Result_MEM[28]    ; Clk        ; 6.962 ; 6.962 ; Rise       ; Clk             ;
;  ALU_Result_MEM[29]    ; Clk        ; 6.979 ; 6.979 ; Rise       ; Clk             ;
;  ALU_Result_MEM[30]    ; Clk        ; 7.488 ; 7.488 ; Rise       ; Clk             ;
;  ALU_Result_MEM[31]    ; Clk        ; 8.259 ; 8.259 ; Rise       ; Clk             ;
; Branch_MEM             ; Clk        ; 6.943 ; 6.943 ; Rise       ; Clk             ;
; Instruction_EX[*]      ; Clk        ; 7.392 ; 7.392 ; Rise       ; Clk             ;
;  Instruction_EX[2]     ; Clk        ; 6.510 ; 6.510 ; Rise       ; Clk             ;
;  Instruction_EX[3]     ; Clk        ; 7.134 ; 7.134 ; Rise       ; Clk             ;
;  Instruction_EX[5]     ; Clk        ; 6.501 ; 6.501 ; Rise       ; Clk             ;
;  Instruction_EX[11]    ; Clk        ; 7.392 ; 7.392 ; Rise       ; Clk             ;
;  Instruction_EX[12]    ; Clk        ; 7.392 ; 7.392 ; Rise       ; Clk             ;
;  Instruction_EX[16]    ; Clk        ; 6.945 ; 6.945 ; Rise       ; Clk             ;
;  Instruction_EX[17]    ; Clk        ; 7.052 ; 7.052 ; Rise       ; Clk             ;
;  Instruction_EX[18]    ; Clk        ; 6.677 ; 6.677 ; Rise       ; Clk             ;
;  Instruction_EX[21]    ; Clk        ; 7.296 ; 7.296 ; Rise       ; Clk             ;
;  Instruction_EX[22]    ; Clk        ; 6.670 ; 6.670 ; Rise       ; Clk             ;
;  Instruction_EX[23]    ; Clk        ; 6.887 ; 6.887 ; Rise       ; Clk             ;
;  Instruction_EX[25]    ; Clk        ; 6.884 ; 6.884 ; Rise       ; Clk             ;
;  Instruction_EX[26]    ; Clk        ; 6.920 ; 6.920 ; Rise       ; Clk             ;
;  Instruction_EX[27]    ; Clk        ; 6.437 ; 6.437 ; Rise       ; Clk             ;
;  Instruction_EX[28]    ; Clk        ; 6.651 ; 6.651 ; Rise       ; Clk             ;
;  Instruction_EX[29]    ; Clk        ; 6.739 ; 6.739 ; Rise       ; Clk             ;
;  Instruction_EX[31]    ; Clk        ; 6.436 ; 6.436 ; Rise       ; Clk             ;
; MemRead_MEM            ; Clk        ; 6.020 ; 6.020 ; Rise       ; Clk             ;
; MemWrite_MEM           ; Clk        ; 6.787 ; 6.787 ; Rise       ; Clk             ;
; MemtoReg_MEM           ; Clk        ; 6.100 ; 6.100 ; Rise       ; Clk             ;
; PC_Plus_4_EX[*]        ; Clk        ; 7.959 ; 7.959 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[2]       ; Clk        ; 7.173 ; 7.173 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[3]       ; Clk        ; 7.158 ; 7.158 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[4]       ; Clk        ; 6.931 ; 6.931 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[5]       ; Clk        ; 6.661 ; 6.661 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[6]       ; Clk        ; 7.144 ; 7.144 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[7]       ; Clk        ; 7.691 ; 7.691 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[8]       ; Clk        ; 7.183 ; 7.183 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[9]       ; Clk        ; 7.440 ; 7.440 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[10]      ; Clk        ; 7.557 ; 7.557 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[11]      ; Clk        ; 7.160 ; 7.160 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[12]      ; Clk        ; 7.418 ; 7.418 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[13]      ; Clk        ; 7.959 ; 7.959 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[14]      ; Clk        ; 6.670 ; 6.670 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[15]      ; Clk        ; 7.478 ; 7.478 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[16]      ; Clk        ; 7.585 ; 7.585 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[17]      ; Clk        ; 7.234 ; 7.234 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[18]      ; Clk        ; 7.172 ; 7.172 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[19]      ; Clk        ; 6.718 ; 6.718 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[20]      ; Clk        ; 7.452 ; 7.452 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[21]      ; Clk        ; 6.964 ; 6.964 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[22]      ; Clk        ; 7.641 ; 7.641 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[23]      ; Clk        ; 7.226 ; 7.226 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[24]      ; Clk        ; 7.169 ; 7.169 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[25]      ; Clk        ; 7.418 ; 7.418 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[26]      ; Clk        ; 7.179 ; 7.179 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[27]      ; Clk        ; 7.153 ; 7.153 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[28]      ; Clk        ; 7.419 ; 7.419 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[29]      ; Clk        ; 7.389 ; 7.389 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[30]      ; Clk        ; 6.697 ; 6.697 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[31]      ; Clk        ; 7.188 ; 7.188 ; Rise       ; Clk             ;
; RegWrite_MEM           ; Clk        ; 6.672 ; 6.672 ; Rise       ; Clk             ;
; Write_Data_MEM         ; Clk        ; 6.937 ; 6.937 ; Rise       ; Clk             ;
; Write_Register_MEM[*]  ; Clk        ; 8.075 ; 8.075 ; Rise       ; Clk             ;
;  Write_Register_MEM[0] ; Clk        ; 6.672 ; 6.672 ; Rise       ; Clk             ;
;  Write_Register_MEM[1] ; Clk        ; 8.075 ; 8.075 ; Rise       ; Clk             ;
;  Write_Register_MEM[2] ; Clk        ; 6.701 ; 6.701 ; Rise       ; Clk             ;
; Zero_MEM               ; Clk        ; 7.207 ; 7.207 ; Rise       ; Clk             ;
+------------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                      ;
+------------------------+------------+-------+-------+------------+-----------------+
; Data Port              ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------+------------+-------+-------+------------+-----------------+
; ALU_Result_MEM[*]      ; Clk        ; 3.765 ; 3.765 ; Rise       ; Clk             ;
;  ALU_Result_MEM[0]     ; Clk        ; 3.992 ; 3.992 ; Rise       ; Clk             ;
;  ALU_Result_MEM[1]     ; Clk        ; 3.765 ; 3.765 ; Rise       ; Clk             ;
;  ALU_Result_MEM[2]     ; Clk        ; 4.213 ; 4.213 ; Rise       ; Clk             ;
;  ALU_Result_MEM[3]     ; Clk        ; 4.091 ; 4.091 ; Rise       ; Clk             ;
;  ALU_Result_MEM[4]     ; Clk        ; 4.092 ; 4.092 ; Rise       ; Clk             ;
;  ALU_Result_MEM[5]     ; Clk        ; 3.920 ; 3.920 ; Rise       ; Clk             ;
;  ALU_Result_MEM[6]     ; Clk        ; 3.795 ; 3.795 ; Rise       ; Clk             ;
;  ALU_Result_MEM[7]     ; Clk        ; 3.973 ; 3.973 ; Rise       ; Clk             ;
;  ALU_Result_MEM[8]     ; Clk        ; 3.929 ; 3.929 ; Rise       ; Clk             ;
;  ALU_Result_MEM[9]     ; Clk        ; 4.138 ; 4.138 ; Rise       ; Clk             ;
;  ALU_Result_MEM[10]    ; Clk        ; 4.126 ; 4.126 ; Rise       ; Clk             ;
;  ALU_Result_MEM[11]    ; Clk        ; 3.956 ; 3.956 ; Rise       ; Clk             ;
;  ALU_Result_MEM[12]    ; Clk        ; 3.920 ; 3.920 ; Rise       ; Clk             ;
;  ALU_Result_MEM[13]    ; Clk        ; 3.907 ; 3.907 ; Rise       ; Clk             ;
;  ALU_Result_MEM[14]    ; Clk        ; 4.027 ; 4.027 ; Rise       ; Clk             ;
;  ALU_Result_MEM[15]    ; Clk        ; 4.210 ; 4.210 ; Rise       ; Clk             ;
;  ALU_Result_MEM[16]    ; Clk        ; 4.076 ; 4.076 ; Rise       ; Clk             ;
;  ALU_Result_MEM[17]    ; Clk        ; 3.987 ; 3.987 ; Rise       ; Clk             ;
;  ALU_Result_MEM[18]    ; Clk        ; 3.979 ; 3.979 ; Rise       ; Clk             ;
;  ALU_Result_MEM[19]    ; Clk        ; 3.930 ; 3.930 ; Rise       ; Clk             ;
;  ALU_Result_MEM[20]    ; Clk        ; 4.551 ; 4.551 ; Rise       ; Clk             ;
;  ALU_Result_MEM[21]    ; Clk        ; 4.061 ; 4.061 ; Rise       ; Clk             ;
;  ALU_Result_MEM[22]    ; Clk        ; 4.195 ; 4.195 ; Rise       ; Clk             ;
;  ALU_Result_MEM[23]    ; Clk        ; 4.088 ; 4.088 ; Rise       ; Clk             ;
;  ALU_Result_MEM[24]    ; Clk        ; 3.939 ; 3.939 ; Rise       ; Clk             ;
;  ALU_Result_MEM[25]    ; Clk        ; 3.924 ; 3.924 ; Rise       ; Clk             ;
;  ALU_Result_MEM[26]    ; Clk        ; 4.014 ; 4.014 ; Rise       ; Clk             ;
;  ALU_Result_MEM[27]    ; Clk        ; 3.904 ; 3.904 ; Rise       ; Clk             ;
;  ALU_Result_MEM[28]    ; Clk        ; 3.927 ; 3.927 ; Rise       ; Clk             ;
;  ALU_Result_MEM[29]    ; Clk        ; 3.902 ; 3.902 ; Rise       ; Clk             ;
;  ALU_Result_MEM[30]    ; Clk        ; 4.101 ; 4.101 ; Rise       ; Clk             ;
;  ALU_Result_MEM[31]    ; Clk        ; 4.549 ; 4.549 ; Rise       ; Clk             ;
; Branch_MEM             ; Clk        ; 3.851 ; 3.851 ; Rise       ; Clk             ;
; Instruction_EX[*]      ; Clk        ; 3.677 ; 3.677 ; Rise       ; Clk             ;
;  Instruction_EX[2]     ; Clk        ; 3.677 ; 3.677 ; Rise       ; Clk             ;
;  Instruction_EX[3]     ; Clk        ; 3.999 ; 3.999 ; Rise       ; Clk             ;
;  Instruction_EX[5]     ; Clk        ; 3.720 ; 3.720 ; Rise       ; Clk             ;
;  Instruction_EX[11]    ; Clk        ; 4.181 ; 4.181 ; Rise       ; Clk             ;
;  Instruction_EX[12]    ; Clk        ; 4.181 ; 4.181 ; Rise       ; Clk             ;
;  Instruction_EX[16]    ; Clk        ; 3.915 ; 3.915 ; Rise       ; Clk             ;
;  Instruction_EX[17]    ; Clk        ; 3.946 ; 3.946 ; Rise       ; Clk             ;
;  Instruction_EX[18]    ; Clk        ; 3.787 ; 3.787 ; Rise       ; Clk             ;
;  Instruction_EX[21]    ; Clk        ; 4.030 ; 4.030 ; Rise       ; Clk             ;
;  Instruction_EX[22]    ; Clk        ; 3.717 ; 3.717 ; Rise       ; Clk             ;
;  Instruction_EX[23]    ; Clk        ; 3.897 ; 3.897 ; Rise       ; Clk             ;
;  Instruction_EX[25]    ; Clk        ; 3.810 ; 3.810 ; Rise       ; Clk             ;
;  Instruction_EX[26]    ; Clk        ; 3.874 ; 3.874 ; Rise       ; Clk             ;
;  Instruction_EX[27]    ; Clk        ; 3.692 ; 3.692 ; Rise       ; Clk             ;
;  Instruction_EX[28]    ; Clk        ; 3.772 ; 3.772 ; Rise       ; Clk             ;
;  Instruction_EX[29]    ; Clk        ; 3.778 ; 3.778 ; Rise       ; Clk             ;
;  Instruction_EX[31]    ; Clk        ; 3.694 ; 3.694 ; Rise       ; Clk             ;
; MemRead_MEM            ; Clk        ; 3.431 ; 3.431 ; Rise       ; Clk             ;
; MemWrite_MEM           ; Clk        ; 3.841 ; 3.841 ; Rise       ; Clk             ;
; MemtoReg_MEM           ; Clk        ; 3.494 ; 3.494 ; Rise       ; Clk             ;
; PC_Plus_4_EX[*]        ; Clk        ; 3.778 ; 3.778 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[2]       ; Clk        ; 4.019 ; 4.019 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[3]       ; Clk        ; 4.004 ; 4.004 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[4]       ; Clk        ; 3.912 ; 3.912 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[5]       ; Clk        ; 3.778 ; 3.778 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[6]       ; Clk        ; 4.008 ; 4.008 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[7]       ; Clk        ; 4.271 ; 4.271 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[8]       ; Clk        ; 3.962 ; 3.962 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[9]       ; Clk        ; 4.147 ; 4.147 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[10]      ; Clk        ; 4.169 ; 4.169 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[11]      ; Clk        ; 4.018 ; 4.018 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[12]      ; Clk        ; 4.149 ; 4.149 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[13]      ; Clk        ; 4.393 ; 4.393 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[14]      ; Clk        ; 3.785 ; 3.785 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[15]      ; Clk        ; 4.178 ; 4.178 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[16]      ; Clk        ; 4.192 ; 4.192 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[17]      ; Clk        ; 4.000 ; 4.000 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[18]      ; Clk        ; 4.012 ; 4.012 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[19]      ; Clk        ; 3.811 ; 3.811 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[20]      ; Clk        ; 4.095 ; 4.095 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[21]      ; Clk        ; 3.918 ; 3.918 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[22]      ; Clk        ; 4.248 ; 4.248 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[23]      ; Clk        ; 4.050 ; 4.050 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[24]      ; Clk        ; 4.018 ; 4.018 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[25]      ; Clk        ; 4.135 ; 4.135 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[26]      ; Clk        ; 3.960 ; 3.960 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[27]      ; Clk        ; 4.016 ; 4.016 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[28]      ; Clk        ; 4.070 ; 4.070 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[29]      ; Clk        ; 4.118 ; 4.118 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[30]      ; Clk        ; 3.791 ; 3.791 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[31]      ; Clk        ; 4.031 ; 4.031 ; Rise       ; Clk             ;
; RegWrite_MEM           ; Clk        ; 3.720 ; 3.720 ; Rise       ; Clk             ;
; Write_Data_MEM         ; Clk        ; 3.915 ; 3.915 ; Rise       ; Clk             ;
; Write_Register_MEM[*]  ; Clk        ; 3.776 ; 3.776 ; Rise       ; Clk             ;
;  Write_Register_MEM[0] ; Clk        ; 3.786 ; 3.786 ; Rise       ; Clk             ;
;  Write_Register_MEM[1] ; Clk        ; 4.461 ; 4.461 ; Rise       ; Clk             ;
;  Write_Register_MEM[2] ; Clk        ; 3.776 ; 3.776 ; Rise       ; Clk             ;
; Zero_MEM               ; Clk        ; 4.001 ; 4.001 ; Rise       ; Clk             ;
+------------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clk        ; Clk      ; 9064     ; 0        ; 0        ; 64       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clk        ; Clk      ; 9064     ; 0        ; 0        ; 64       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 39    ; 39   ;
; Unconstrained Input Port Paths  ; 138   ; 138  ;
; Unconstrained Output Ports      ; 89    ; 89   ;
; Unconstrained Output Port Paths ; 89    ; 89   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Sun Aug 24 00:53:09 2014
Info: Command: quartus_sta MIPS32 -c MIPS32
Info: qsta_default_script.tcl version: #4
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MIPS32.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Clk Clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.101
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.101      -803.123 Clk 
Info (332146): Worst-case hold slack is 0.516
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.516         0.000 Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -995.340 Clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.327
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.327      -317.625 Clk 
Info (332146): Worst-case hold slack is 0.237
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.237         0.000 Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -995.340 Clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 399 megabytes
    Info: Processing ended: Sun Aug 24 00:53:10 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


