<!-- Creator     : groff version 1.22.3 -->
<!-- CreationDate: Sun Aug 27 16:00:33 2017 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title></title>
</head>
<body>

<hr>


<p>COUGAR(1) ALLIANCE USER COMMANDS COUGAR(1)</p>

<p style="margin-top: 1em">NAME <br>
cougar - Hierarchical netlist extractor</p>

<p style="margin-top: 1em">SYNOPSIS <br>
cougar [ -v ] [ -c ] [ -f ] [ -t ] [ -ar ] [ -ac ]
input_name [ output_name ]</p>

<p style="margin-top: 1em">DESCRIPTION <br>
Lynx changed its name to Cougar during May 2002 in order to
avoid name conflict with the famous text-mode Web browser.
Cougar is a hierarchical layout extractor. It builds a <br>
netlist of interconnections from a symbolic layout view. The
input argument is the name of the symbolic layout cell to be
extracted, using as input format the one selected by <br>
the MBK_IN_PH(1) environment variable. If output is present,
the resulting netlist will be given this name. If no output
is given, then input will also be the generated netlist <br>
name. The output format is specified by the MBK_OUT_LO(1)
environment variable. <br>
As most of the Alliance cad tools, cougar uses mbk(1)
environment variables. MBK_CATA_LIB(1), MBK_WORK_LIB(1),
MBK_IN_PH(1), MBK_OUT_LO(1), RDS_TECHNO_NAME(1).</p>

<p style="margin-top: 1em">Cougar computes capacitances
attached to the signals if the -ac option is set. At the
moment, the value of these capacitances is computed for a
typical one micron technology, and <br>
cannot be changed by the user through a technology file. The
extracted netlist can be simulated for performance
evaluation. <br>
The typical capacitances are given below in 10e-18 farad /
lamda^2 :</p>

<p style="margin-top: 1em">POLY 100</p>

<p style="margin-top: 1em">ALU1 50</p>

<p style="margin-top: 1em">ALU2 25</p>

<p style="margin-top: 1em">OPTIONS <br>
Cougar checks the two basic ALLIANCE rules regarding
connector names: <br>
If two physical connectors are connected to the same net,
they must have the same name. <br>
If two physical connectors have the same name, they must be
internally connected to the same net. <br>
As a result only one logical connector will appear in the
netlist. A fatal error occurs if one of those two rules is
violated ( even for power and ground connectors )</p>

<p style="margin-top: 1em">When no options are specified,
the current hierarchical level is extracted. The resulting
netlist is the list of interconnections of the current
layout hierarchy level. Three <br>
options are available to change cougar behaviour :</p>

<p style="margin-top: 1em">-t Notifies a transistor level
extraction, the symbolic layout cell is flattened to
transistor layout before extraction.</p>

<p style="margin-top: 1em">-f The symbolic layout cell is
flattened to the catalog level before extraction. Use
&quot;man catal&quot; for detail on the catalog file. If the
catalog is empty, or doesn&rsquo;t <br>
exist, the netlist is an interconection of transistors, if
it isn&rsquo;t, the netlist is an interconection of gates or
blocks whose names are defined in the catalog.</p>

<p style="margin-top: 1em">-v Verbose mode on. Each step of
the extraction is displayed on the standard output, along
with some statistics.</p>

<p style="margin-top: 1em">-c Generates a core file
representing the conflictuel net, when cougar detects two
external connectors with different names on the same signal,
or when it finds two external <br>
connectors having the same name but not internally connected
to the same net, or when it cannot correctly extract an L
shaped transistor.</p>

<p style="margin-top: 1em">-ac Extract capacitance to
ground on losig.</p>

<p style="margin-top: 1em">-ar Extract interconnect
resistance and capacitance to ground. Value of resistance
foreach layer can be changed in the RDS file.</p>

<p style="margin-top: 1em">EXAMPLES <br>
prompt&gt; cougar -v amd2901 <br>
Gives a logical netlist of the chip amd2901, for one
hierarchical level, using verbose mode. This would be
typically used to verify the work of the ring(1) router, in
<br>
conjunction with lvx on the specificated netlist and the
extracted one.</p>

<p style="margin-top: 1em">prompt&gt; cat
$MBK_WORK_LIB/$MBK_CATAL_NAME <br>
a2_y <br>
a2p_y <br>
. <br>
. <br>
prompt&gt; cougar -f amd2901 <br>
Gives a logical netlist of the chip amd2901, after a flatten
operation stopping on the cells specified in the catalog (
the standard cell library in our case ).</p>

<p style="margin-top: 1em">prompt&gt; cougar -t amd2901
<br>
Gives a logical netlist of the amd2901 chip at the
transistor level. This is useful with yagle(1), to retrieve
logical equations from a layout.</p>

<p style="margin-top: 1em">SEE ALSO <br>
al(5), MBK_CATA_LIB(1), MBK_WORK_LIB(1), MBK_CATAL_NAME(1),
MBK_IN_PH(1), catal(5), RDS_TECHNO_NAME(1).</p>

<p style="margin-top: 1em">ASIM/LIP6 October 1, 1997
COUGAR(1)</p>
<hr>
</body>
</html>
