###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Sun Nov 20 20:28:59 2016
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [9]                   (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/tx_rs/\pkt_ctrl_d_reg[3] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.580
= Slack Time                   -1.300
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^        |         | 0.000 |       |   0.000 |   -1.300 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^          | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.072 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^          | CLKBUF1 | 0.212 | 0.297 |   0.525 |   -0.776 | 
     | FECTS_clks_clk___L3_I5           | A ^ -> Y ^          | CLKBUF1 | 0.145 | 0.247 |   0.772 |   -0.529 | 
     | FECTS_clks_clk___L4_I11          | A ^ -> Y ^          | CLKBUF1 | 0.071 | 0.176 |   0.947 |   -0.353 | 
     | FECTS_clks_clk___L5_I13          | A ^ -> Y ^          | CLKBUF1 | 0.040 | 0.146 |   1.093 |   -0.207 | 
     | FECTS_clks_clk___L6_I7           | A ^ -> Y ^          | CLKBUF1 | 0.043 | 0.143 |   1.236 |   -0.065 | 
     | FECTS_clks_clk___L7_I13          | A ^ -> Y ^          | CLKBUF1 | 0.024 | 0.130 |   1.365 |    0.065 | 
     | tx_core/tx_rs/U144               | A ^ -> Y ^          | BUFX2   | 0.201 | 0.204 |   1.569 |    0.269 | 
     | tx_core/tx_rs/\pkt_ctrl_d_reg[3] | CLK ^ -> Q ^        | DFFSR   | 0.082 | 0.303 |   1.872 |    0.571 | 
     | tx_core/tx_rs/U376               | A ^ -> Y v          | INVX1   | 0.051 | 0.056 |   1.928 |    0.627 | 
     | tx_core/tx_rs/U377               | B v -> Y ^          | NOR2X1  | 0.067 | 0.066 |   1.994 |    0.694 | 
     | tx_core/tx_rs/U378               | C ^ -> Y v          | NAND3X1 | 0.056 | 0.050 |   2.044 |    0.743 | 
     | tx_core/tx_rs/U379               | B v -> Y v          | OR2X2   | 0.114 | 0.172 |   2.216 |    0.915 | 
     | tx_core/tx_rs/U415               | A v -> Y ^          | INVX2   | 0.068 | 0.079 |   2.294 |    0.994 | 
     | tx_core/tx_rs/U416               | B ^ -> Y v          | NAND3X1 | 0.165 | 0.143 |   2.437 |    1.137 | 
     | tx_core/tx_rs/U71                | A v -> Y ^          | NOR2X1  | 0.167 | 0.164 |   2.601 |    1.301 | 
     | tx_core/tx_rs/U73                | A ^ -> Y v          | INVX4   | 0.081 | 0.080 |   2.681 |    1.380 | 
     | tx_core/tx_rs/U519               | B v -> Y ^          | OAI21X1 | 0.610 | 0.467 |   3.148 |    1.847 | 
     | tx_core/tx_rs/U520               | A ^ -> Y v          | INVX4   | 0.128 | 0.095 |   3.242 |    1.942 | 
     | tx_core/tx_rs/U582               | C v -> Y ^          | OAI21X1 | 0.461 | 0.366 |   3.608 |    2.308 | 
     | tx_core/tx_rs/U583               | A ^ -> Y v          | INVX4   | 0.141 | 0.136 |   3.744 |    2.443 | 
     | tx_core/tx_rs/U584               | C v -> Y ^          | OAI21X1 | 0.583 | 0.450 |   4.194 |    2.894 | 
     | tx_core/tx_rs/U587               | B ^ -> Y v          | AOI22X1 | 0.176 | 0.195 |   4.389 |    3.089 | 
     | tx_core/tx_rs/U598               | B v -> Y ^          | NAND3X1 | 0.171 | 0.189 |   4.579 |    3.278 | 
     |                                  | \xgmii_tx.TXD [9] ^ |         | 0.171 | 0.002 |   4.580 |    3.280 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [13]                  (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/tx_rs/\pkt_ctrl_d_reg[3] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.528
= Slack Time                   -1.248
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -1.248 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^           | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.020 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^           | CLKBUF1 | 0.212 | 0.297 |   0.525 |   -0.723 | 
     | FECTS_clks_clk___L3_I5           | A ^ -> Y ^           | CLKBUF1 | 0.145 | 0.247 |   0.772 |   -0.477 | 
     | FECTS_clks_clk___L4_I11          | A ^ -> Y ^           | CLKBUF1 | 0.071 | 0.176 |   0.947 |   -0.301 | 
     | FECTS_clks_clk___L5_I13          | A ^ -> Y ^           | CLKBUF1 | 0.040 | 0.146 |   1.093 |   -0.155 | 
     | FECTS_clks_clk___L6_I7           | A ^ -> Y ^           | CLKBUF1 | 0.043 | 0.143 |   1.236 |   -0.013 | 
     | FECTS_clks_clk___L7_I13          | A ^ -> Y ^           | CLKBUF1 | 0.024 | 0.130 |   1.365 |    0.117 | 
     | tx_core/tx_rs/U144               | A ^ -> Y ^           | BUFX2   | 0.201 | 0.204 |   1.569 |    0.321 | 
     | tx_core/tx_rs/\pkt_ctrl_d_reg[3] | CLK ^ -> Q ^         | DFFSR   | 0.082 | 0.303 |   1.872 |    0.624 | 
     | tx_core/tx_rs/U376               | A ^ -> Y v           | INVX1   | 0.051 | 0.056 |   1.928 |    0.679 | 
     | tx_core/tx_rs/U377               | B v -> Y ^           | NOR2X1  | 0.067 | 0.066 |   1.994 |    0.746 | 
     | tx_core/tx_rs/U378               | C ^ -> Y v           | NAND3X1 | 0.056 | 0.050 |   2.044 |    0.795 | 
     | tx_core/tx_rs/U379               | B v -> Y v           | OR2X2   | 0.114 | 0.172 |   2.216 |    0.967 | 
     | tx_core/tx_rs/U415               | A v -> Y ^           | INVX2   | 0.068 | 0.079 |   2.294 |    1.046 | 
     | tx_core/tx_rs/U416               | B ^ -> Y v           | NAND3X1 | 0.165 | 0.143 |   2.437 |    1.189 | 
     | tx_core/tx_rs/U71                | A v -> Y ^           | NOR2X1  | 0.167 | 0.164 |   2.601 |    1.353 | 
     | tx_core/tx_rs/U73                | A ^ -> Y v           | INVX4   | 0.081 | 0.080 |   2.681 |    1.432 | 
     | tx_core/tx_rs/U519               | B v -> Y ^           | OAI21X1 | 0.610 | 0.467 |   3.148 |    1.899 | 
     | tx_core/tx_rs/U520               | A ^ -> Y v           | INVX4   | 0.128 | 0.095 |   3.242 |    1.994 | 
     | tx_core/tx_rs/U582               | C v -> Y ^           | OAI21X1 | 0.461 | 0.366 |   3.608 |    2.360 | 
     | tx_core/tx_rs/U583               | A ^ -> Y v           | INVX4   | 0.141 | 0.136 |   3.744 |    2.496 | 
     | tx_core/tx_rs/U584               | C v -> Y ^           | OAI21X1 | 0.583 | 0.450 |   4.194 |    2.946 | 
     | tx_core/tx_rs/U817               | B ^ -> Y v           | AOI22X1 | 0.168 | 0.179 |   4.374 |    3.125 | 
     | tx_core/tx_rs/U207               | B v -> Y ^           | NAND3X1 | 0.130 | 0.154 |   4.527 |    3.279 | 
     |                                  | \xgmii_tx.TXD [13] ^ |         | 0.130 | 0.001 |   4.528 |    3.280 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [12]                  (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/tx_rs/\pkt_ctrl_d_reg[3] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.528
= Slack Time                   -1.248
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -1.248 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^           | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.020 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^           | CLKBUF1 | 0.212 | 0.297 |   0.525 |   -0.723 | 
     | FECTS_clks_clk___L3_I5           | A ^ -> Y ^           | CLKBUF1 | 0.145 | 0.247 |   0.772 |   -0.476 | 
     | FECTS_clks_clk___L4_I11          | A ^ -> Y ^           | CLKBUF1 | 0.071 | 0.176 |   0.947 |   -0.301 | 
     | FECTS_clks_clk___L5_I13          | A ^ -> Y ^           | CLKBUF1 | 0.040 | 0.146 |   1.093 |   -0.155 | 
     | FECTS_clks_clk___L6_I7           | A ^ -> Y ^           | CLKBUF1 | 0.043 | 0.143 |   1.236 |   -0.012 | 
     | FECTS_clks_clk___L7_I13          | A ^ -> Y ^           | CLKBUF1 | 0.024 | 0.130 |   1.365 |    0.118 | 
     | tx_core/tx_rs/U144               | A ^ -> Y ^           | BUFX2   | 0.201 | 0.204 |   1.569 |    0.321 | 
     | tx_core/tx_rs/\pkt_ctrl_d_reg[3] | CLK ^ -> Q ^         | DFFSR   | 0.082 | 0.303 |   1.872 |    0.624 | 
     | tx_core/tx_rs/U376               | A ^ -> Y v           | INVX1   | 0.051 | 0.056 |   1.928 |    0.680 | 
     | tx_core/tx_rs/U377               | B v -> Y ^           | NOR2X1  | 0.067 | 0.066 |   1.994 |    0.746 | 
     | tx_core/tx_rs/U378               | C ^ -> Y v           | NAND3X1 | 0.056 | 0.050 |   2.044 |    0.796 | 
     | tx_core/tx_rs/U379               | B v -> Y v           | OR2X2   | 0.114 | 0.172 |   2.216 |    0.968 | 
     | tx_core/tx_rs/U415               | A v -> Y ^           | INVX2   | 0.068 | 0.079 |   2.294 |    1.047 | 
     | tx_core/tx_rs/U416               | B ^ -> Y v           | NAND3X1 | 0.165 | 0.143 |   2.437 |    1.190 | 
     | tx_core/tx_rs/U71                | A v -> Y ^           | NOR2X1  | 0.167 | 0.164 |   2.601 |    1.353 | 
     | tx_core/tx_rs/U73                | A ^ -> Y v           | INVX4   | 0.081 | 0.080 |   2.681 |    1.433 | 
     | tx_core/tx_rs/U519               | B v -> Y ^           | OAI21X1 | 0.610 | 0.467 |   3.148 |    1.900 | 
     | tx_core/tx_rs/U520               | A ^ -> Y v           | INVX4   | 0.128 | 0.095 |   3.242 |    1.994 | 
     | tx_core/tx_rs/U582               | C v -> Y ^           | OAI21X1 | 0.461 | 0.366 |   3.608 |    2.361 | 
     | tx_core/tx_rs/U583               | A ^ -> Y v           | INVX4   | 0.141 | 0.136 |   3.744 |    2.496 | 
     | tx_core/tx_rs/U584               | C v -> Y ^           | OAI21X1 | 0.583 | 0.450 |   4.194 |    2.946 | 
     | tx_core/tx_rs/U604               | B ^ -> Y v           | AOI22X1 | 0.170 | 0.187 |   4.381 |    3.133 | 
     | tx_core/tx_rs/U609               | B v -> Y ^           | NAND3X1 | 0.116 | 0.146 |   4.527 |    3.279 | 
     |                                  | \xgmii_tx.TXD [12] ^ |         | 0.116 | 0.001 |   4.528 |    3.280 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [11]                  (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/tx_rs/\pkt_ctrl_d_reg[3] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.528
= Slack Time                   -1.248
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -1.248 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^           | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.020 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^           | CLKBUF1 | 0.212 | 0.297 |   0.525 |   -0.723 | 
     | FECTS_clks_clk___L3_I5           | A ^ -> Y ^           | CLKBUF1 | 0.145 | 0.247 |   0.772 |   -0.476 | 
     | FECTS_clks_clk___L4_I11          | A ^ -> Y ^           | CLKBUF1 | 0.071 | 0.176 |   0.947 |   -0.300 | 
     | FECTS_clks_clk___L5_I13          | A ^ -> Y ^           | CLKBUF1 | 0.040 | 0.146 |   1.093 |   -0.155 | 
     | FECTS_clks_clk___L6_I7           | A ^ -> Y ^           | CLKBUF1 | 0.043 | 0.143 |   1.236 |   -0.012 | 
     | FECTS_clks_clk___L7_I13          | A ^ -> Y ^           | CLKBUF1 | 0.024 | 0.130 |   1.365 |    0.118 | 
     | tx_core/tx_rs/U144               | A ^ -> Y ^           | BUFX2   | 0.201 | 0.204 |   1.569 |    0.322 | 
     | tx_core/tx_rs/\pkt_ctrl_d_reg[3] | CLK ^ -> Q ^         | DFFSR   | 0.082 | 0.303 |   1.872 |    0.624 | 
     | tx_core/tx_rs/U376               | A ^ -> Y v           | INVX1   | 0.051 | 0.056 |   1.928 |    0.680 | 
     | tx_core/tx_rs/U377               | B v -> Y ^           | NOR2X1  | 0.067 | 0.066 |   1.994 |    0.747 | 
     | tx_core/tx_rs/U378               | C ^ -> Y v           | NAND3X1 | 0.056 | 0.050 |   2.044 |    0.796 | 
     | tx_core/tx_rs/U379               | B v -> Y v           | OR2X2   | 0.114 | 0.172 |   2.216 |    0.968 | 
     | tx_core/tx_rs/U415               | A v -> Y ^           | INVX2   | 0.068 | 0.079 |   2.294 |    1.047 | 
     | tx_core/tx_rs/U416               | B ^ -> Y v           | NAND3X1 | 0.165 | 0.143 |   2.437 |    1.190 | 
     | tx_core/tx_rs/U71                | A v -> Y ^           | NOR2X1  | 0.167 | 0.164 |   2.601 |    1.354 | 
     | tx_core/tx_rs/U73                | A ^ -> Y v           | INVX4   | 0.081 | 0.080 |   2.681 |    1.433 | 
     | tx_core/tx_rs/U519               | B v -> Y ^           | OAI21X1 | 0.610 | 0.467 |   3.148 |    1.900 | 
     | tx_core/tx_rs/U520               | A ^ -> Y v           | INVX4   | 0.128 | 0.095 |   3.242 |    1.995 | 
     | tx_core/tx_rs/U582               | C v -> Y ^           | OAI21X1 | 0.461 | 0.366 |   3.608 |    2.361 | 
     | tx_core/tx_rs/U583               | A ^ -> Y v           | INVX4   | 0.141 | 0.136 |   3.744 |    2.496 | 
     | tx_core/tx_rs/U584               | C v -> Y ^           | OAI21X1 | 0.583 | 0.450 |   4.194 |    2.947 | 
     | tx_core/tx_rs/U791               | B ^ -> Y v           | AOI22X1 | 0.159 | 0.166 |   4.361 |    3.113 | 
     | tx_core/tx_rs/U221               | B v -> Y ^           | NAND3X1 | 0.150 | 0.166 |   4.527 |    3.279 | 
     |                                  | \xgmii_tx.TXD [11] ^ |         | 0.150 | 0.001 |   4.528 |    3.280 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [8]                   (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/tx_rs/\pkt_ctrl_d_reg[3] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.526
= Slack Time                   -1.246
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^        |         | 0.000 |       |   0.000 |   -1.246 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^          | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.018 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^          | CLKBUF1 | 0.212 | 0.297 |   0.525 |   -0.721 | 
     | FECTS_clks_clk___L3_I5           | A ^ -> Y ^          | CLKBUF1 | 0.145 | 0.247 |   0.772 |   -0.474 | 
     | FECTS_clks_clk___L4_I11          | A ^ -> Y ^          | CLKBUF1 | 0.071 | 0.176 |   0.947 |   -0.299 | 
     | FECTS_clks_clk___L5_I13          | A ^ -> Y ^          | CLKBUF1 | 0.040 | 0.146 |   1.093 |   -0.153 | 
     | FECTS_clks_clk___L6_I7           | A ^ -> Y ^          | CLKBUF1 | 0.043 | 0.143 |   1.236 |   -0.010 | 
     | FECTS_clks_clk___L7_I13          | A ^ -> Y ^          | CLKBUF1 | 0.024 | 0.130 |   1.365 |    0.120 | 
     | tx_core/tx_rs/U144               | A ^ -> Y ^          | BUFX2   | 0.201 | 0.204 |   1.569 |    0.323 | 
     | tx_core/tx_rs/\pkt_ctrl_d_reg[3] | CLK ^ -> Q ^        | DFFSR   | 0.082 | 0.303 |   1.872 |    0.626 | 
     | tx_core/tx_rs/U376               | A ^ -> Y v          | INVX1   | 0.051 | 0.056 |   1.928 |    0.682 | 
     | tx_core/tx_rs/U377               | B v -> Y ^          | NOR2X1  | 0.067 | 0.066 |   1.994 |    0.748 | 
     | tx_core/tx_rs/U378               | C ^ -> Y v          | NAND3X1 | 0.056 | 0.050 |   2.044 |    0.798 | 
     | tx_core/tx_rs/U379               | B v -> Y v          | OR2X2   | 0.114 | 0.172 |   2.216 |    0.970 | 
     | tx_core/tx_rs/U415               | A v -> Y ^          | INVX2   | 0.068 | 0.079 |   2.294 |    1.049 | 
     | tx_core/tx_rs/U416               | B ^ -> Y v          | NAND3X1 | 0.165 | 0.143 |   2.437 |    1.192 | 
     | tx_core/tx_rs/U71                | A v -> Y ^          | NOR2X1  | 0.167 | 0.164 |   2.601 |    1.355 | 
     | tx_core/tx_rs/U73                | A ^ -> Y v          | INVX4   | 0.081 | 0.080 |   2.681 |    1.435 | 
     | tx_core/tx_rs/U519               | B v -> Y ^          | OAI21X1 | 0.610 | 0.467 |   3.148 |    1.902 | 
     | tx_core/tx_rs/U520               | A ^ -> Y v          | INVX4   | 0.128 | 0.095 |   3.242 |    1.996 | 
     | tx_core/tx_rs/U582               | C v -> Y ^          | OAI21X1 | 0.461 | 0.366 |   3.608 |    2.363 | 
     | tx_core/tx_rs/U583               | A ^ -> Y v          | INVX4   | 0.141 | 0.136 |   3.744 |    2.498 | 
     | tx_core/tx_rs/U584               | C v -> Y ^          | OAI21X1 | 0.583 | 0.450 |   4.194 |    2.948 | 
     | tx_core/tx_rs/U1270              | B ^ -> Y v          | AOI22X1 | 0.161 | 0.168 |   4.362 |    3.117 | 
     | tx_core/tx_rs/U11                | B v -> Y ^          | NAND3X1 | 0.145 | 0.162 |   4.525 |    3.279 | 
     |                                  | \xgmii_tx.TXD [8] ^ |         | 0.145 | 0.001 |   4.526 |    3.280 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [10]                  (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/tx_rs/\pkt_ctrl_d_reg[3] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.520
= Slack Time                   -1.240
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -1.240 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^           | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.012 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^           | CLKBUF1 | 0.212 | 0.297 |   0.525 |   -0.715 | 
     | FECTS_clks_clk___L3_I5           | A ^ -> Y ^           | CLKBUF1 | 0.145 | 0.247 |   0.772 |   -0.469 | 
     | FECTS_clks_clk___L4_I11          | A ^ -> Y ^           | CLKBUF1 | 0.071 | 0.176 |   0.947 |   -0.293 | 
     | FECTS_clks_clk___L5_I13          | A ^ -> Y ^           | CLKBUF1 | 0.040 | 0.146 |   1.093 |   -0.147 | 
     | FECTS_clks_clk___L6_I7           | A ^ -> Y ^           | CLKBUF1 | 0.043 | 0.143 |   1.236 |   -0.005 | 
     | FECTS_clks_clk___L7_I13          | A ^ -> Y ^           | CLKBUF1 | 0.024 | 0.130 |   1.365 |    0.125 | 
     | tx_core/tx_rs/U144               | A ^ -> Y ^           | BUFX2   | 0.201 | 0.204 |   1.569 |    0.329 | 
     | tx_core/tx_rs/\pkt_ctrl_d_reg[3] | CLK ^ -> Q ^         | DFFSR   | 0.082 | 0.303 |   1.872 |    0.632 | 
     | tx_core/tx_rs/U376               | A ^ -> Y v           | INVX1   | 0.051 | 0.056 |   1.928 |    0.687 | 
     | tx_core/tx_rs/U377               | B v -> Y ^           | NOR2X1  | 0.067 | 0.066 |   1.994 |    0.754 | 
     | tx_core/tx_rs/U378               | C ^ -> Y v           | NAND3X1 | 0.056 | 0.050 |   2.044 |    0.803 | 
     | tx_core/tx_rs/U379               | B v -> Y v           | OR2X2   | 0.114 | 0.172 |   2.216 |    0.975 | 
     | tx_core/tx_rs/U415               | A v -> Y ^           | INVX2   | 0.068 | 0.079 |   2.294 |    1.054 | 
     | tx_core/tx_rs/U416               | B ^ -> Y v           | NAND3X1 | 0.165 | 0.143 |   2.437 |    1.197 | 
     | tx_core/tx_rs/U71                | A v -> Y ^           | NOR2X1  | 0.167 | 0.164 |   2.601 |    1.361 | 
     | tx_core/tx_rs/U73                | A ^ -> Y v           | INVX4   | 0.081 | 0.080 |   2.681 |    1.440 | 
     | tx_core/tx_rs/U519               | B v -> Y ^           | OAI21X1 | 0.610 | 0.467 |   3.148 |    1.907 | 
     | tx_core/tx_rs/U520               | A ^ -> Y v           | INVX4   | 0.128 | 0.095 |   3.242 |    2.002 | 
     | tx_core/tx_rs/U582               | C v -> Y ^           | OAI21X1 | 0.461 | 0.366 |   3.608 |    2.368 | 
     | tx_core/tx_rs/U583               | A ^ -> Y v           | INVX4   | 0.141 | 0.136 |   3.744 |    2.504 | 
     | tx_core/tx_rs/U584               | C v -> Y ^           | OAI21X1 | 0.583 | 0.450 |   4.194 |    2.954 | 
     | tx_core/tx_rs/U765               | B ^ -> Y v           | AOI21X1 | 0.147 | 0.146 |   4.340 |    3.100 | 
     | tx_core/tx_rs/U230               | B v -> Y ^           | NAND3X1 | 0.172 | 0.178 |   4.518 |    3.278 | 
     |                                  | \xgmii_tx.TXD [10] ^ |         | 0.172 | 0.002 |   4.520 |    3.280 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [15]                  (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/tx_rs/\pkt_ctrl_d_reg[3] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.517
= Slack Time                   -1.237
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -1.237 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^           | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.009 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^           | CLKBUF1 | 0.212 | 0.297 |   0.525 |   -0.712 | 
     | FECTS_clks_clk___L3_I5           | A ^ -> Y ^           | CLKBUF1 | 0.145 | 0.247 |   0.772 |   -0.465 | 
     | FECTS_clks_clk___L4_I11          | A ^ -> Y ^           | CLKBUF1 | 0.071 | 0.176 |   0.947 |   -0.290 | 
     | FECTS_clks_clk___L5_I13          | A ^ -> Y ^           | CLKBUF1 | 0.040 | 0.146 |   1.093 |   -0.144 | 
     | FECTS_clks_clk___L6_I7           | A ^ -> Y ^           | CLKBUF1 | 0.043 | 0.143 |   1.236 |   -0.001 | 
     | FECTS_clks_clk___L7_I13          | A ^ -> Y ^           | CLKBUF1 | 0.024 | 0.130 |   1.365 |    0.129 | 
     | tx_core/tx_rs/U144               | A ^ -> Y ^           | BUFX2   | 0.201 | 0.204 |   1.569 |    0.332 | 
     | tx_core/tx_rs/\pkt_ctrl_d_reg[3] | CLK ^ -> Q ^         | DFFSR   | 0.082 | 0.303 |   1.872 |    0.635 | 
     | tx_core/tx_rs/U376               | A ^ -> Y v           | INVX1   | 0.051 | 0.056 |   1.928 |    0.691 | 
     | tx_core/tx_rs/U377               | B v -> Y ^           | NOR2X1  | 0.067 | 0.066 |   1.994 |    0.757 | 
     | tx_core/tx_rs/U378               | C ^ -> Y v           | NAND3X1 | 0.056 | 0.050 |   2.044 |    0.807 | 
     | tx_core/tx_rs/U379               | B v -> Y v           | OR2X2   | 0.114 | 0.172 |   2.216 |    0.979 | 
     | tx_core/tx_rs/U415               | A v -> Y ^           | INVX2   | 0.068 | 0.079 |   2.294 |    1.058 | 
     | tx_core/tx_rs/U416               | B ^ -> Y v           | NAND3X1 | 0.165 | 0.143 |   2.437 |    1.201 | 
     | tx_core/tx_rs/U71                | A v -> Y ^           | NOR2X1  | 0.167 | 0.164 |   2.601 |    1.364 | 
     | tx_core/tx_rs/U73                | A ^ -> Y v           | INVX4   | 0.081 | 0.080 |   2.681 |    1.444 | 
     | tx_core/tx_rs/U519               | B v -> Y ^           | OAI21X1 | 0.610 | 0.467 |   3.148 |    1.911 | 
     | tx_core/tx_rs/U520               | A ^ -> Y v           | INVX4   | 0.128 | 0.095 |   3.242 |    2.005 | 
     | tx_core/tx_rs/U582               | C v -> Y ^           | OAI21X1 | 0.461 | 0.366 |   3.608 |    2.371 | 
     | tx_core/tx_rs/U583               | A ^ -> Y v           | INVX4   | 0.141 | 0.136 |   3.744 |    2.507 | 
     | tx_core/tx_rs/U584               | C v -> Y ^           | OAI21X1 | 0.583 | 0.450 |   4.194 |    2.957 | 
     | tx_core/tx_rs/U843               | B ^ -> Y v           | AOI22X1 | 0.160 | 0.172 |   4.367 |    3.130 | 
     | tx_core/tx_rs/U195               | B v -> Y ^           | NAND3X1 | 0.128 | 0.150 |   4.516 |    3.279 | 
     |                                  | \xgmii_tx.TXD [15] ^ |         | 0.128 | 0.001 |   4.517 |    3.280 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [14]                  (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/tx_rs/\pkt_ctrl_d_reg[3] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.515
= Slack Time                   -1.235
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -1.235 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^           | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.007 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^           | CLKBUF1 | 0.212 | 0.297 |   0.525 |   -0.710 | 
     | FECTS_clks_clk___L3_I5           | A ^ -> Y ^           | CLKBUF1 | 0.145 | 0.247 |   0.772 |   -0.463 | 
     | FECTS_clks_clk___L4_I11          | A ^ -> Y ^           | CLKBUF1 | 0.071 | 0.176 |   0.947 |   -0.287 | 
     | FECTS_clks_clk___L5_I13          | A ^ -> Y ^           | CLKBUF1 | 0.040 | 0.146 |   1.093 |   -0.142 | 
     | FECTS_clks_clk___L6_I7           | A ^ -> Y ^           | CLKBUF1 | 0.043 | 0.143 |   1.236 |    0.001 | 
     | FECTS_clks_clk___L7_I13          | A ^ -> Y ^           | CLKBUF1 | 0.024 | 0.130 |   1.365 |    0.131 | 
     | tx_core/tx_rs/U144               | A ^ -> Y ^           | BUFX2   | 0.201 | 0.204 |   1.569 |    0.334 | 
     | tx_core/tx_rs/\pkt_ctrl_d_reg[3] | CLK ^ -> Q ^         | DFFSR   | 0.082 | 0.303 |   1.872 |    0.637 | 
     | tx_core/tx_rs/U376               | A ^ -> Y v           | INVX1   | 0.051 | 0.056 |   1.928 |    0.693 | 
     | tx_core/tx_rs/U377               | B v -> Y ^           | NOR2X1  | 0.067 | 0.066 |   1.994 |    0.759 | 
     | tx_core/tx_rs/U378               | C ^ -> Y v           | NAND3X1 | 0.056 | 0.050 |   2.044 |    0.809 | 
     | tx_core/tx_rs/U379               | B v -> Y v           | OR2X2   | 0.114 | 0.172 |   2.216 |    0.981 | 
     | tx_core/tx_rs/U415               | A v -> Y ^           | INVX2   | 0.068 | 0.079 |   2.294 |    1.060 | 
     | tx_core/tx_rs/U416               | B ^ -> Y v           | NAND3X1 | 0.165 | 0.143 |   2.437 |    1.203 | 
     | tx_core/tx_rs/U71                | A v -> Y ^           | NOR2X1  | 0.167 | 0.164 |   2.601 |    1.366 | 
     | tx_core/tx_rs/U73                | A ^ -> Y v           | INVX4   | 0.081 | 0.080 |   2.681 |    1.446 | 
     | tx_core/tx_rs/U519               | B v -> Y ^           | OAI21X1 | 0.610 | 0.467 |   3.148 |    1.913 | 
     | tx_core/tx_rs/U520               | A ^ -> Y v           | INVX4   | 0.128 | 0.095 |   3.242 |    2.007 | 
     | tx_core/tx_rs/U582               | C v -> Y ^           | OAI21X1 | 0.461 | 0.366 |   3.608 |    2.374 | 
     | tx_core/tx_rs/U583               | A ^ -> Y v           | INVX4   | 0.141 | 0.136 |   3.744 |    2.509 | 
     | tx_core/tx_rs/U584               | C v -> Y ^           | OAI21X1 | 0.583 | 0.450 |   4.194 |    2.960 | 
     | tx_core/tx_rs/U615               | B ^ -> Y v           | AOI22X1 | 0.164 | 0.180 |   4.374 |    3.139 | 
     | tx_core/tx_rs/U620               | B v -> Y ^           | NAND3X1 | 0.112 | 0.140 |   4.514 |    3.280 | 
     |                                  | \xgmii_tx.TXD [14] ^ |         | 0.112 | 0.000 |   4.515 |    3.280 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [0]                 (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.480
= Slack Time                   -1.200
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -1.200 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^            | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.972 | 
     | FECTS_clks_clk___L2_I2             | A ^ -> Y ^            | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.732 | 
     | FECTS_clks_clk___L3_I6             | A ^ -> Y ^            | CLKBUF1 | 0.218 | 0.252 |   0.720 |   -0.480 | 
     | FECTS_clks_clk___L4_I16            | A ^ -> Y ^            | CLKBUF1 | 0.113 | 0.222 |   0.942 |   -0.258 | 
     | tx_core/dma_reg_tx/U1720           | A ^ -> Y ^            | BUFX2   | 0.075 | 0.130 |   1.072 |   -0.128 | 
     | tx_core/dma_reg_tx/U1597           | A ^ -> Y ^            | BUFX2   | 0.037 | 0.084 |   1.156 |   -0.044 | 
     | tx_core/dma_reg_tx/U1596           | A ^ -> Y ^            | BUFX2   | 0.101 | 0.136 |   1.292 |    0.092 | 
     | tx_core/dma_reg_tx/n3590__L1_I0    | A ^ -> Y ^            | CLKBUF1 | 0.199 | 0.242 |   1.534 |    0.335 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2]   | CLK ^ -> Q v          | DFFSR   | 0.106 | 0.355 |   1.890 |    0.690 | 
     | tx_core/dma_reg_tx/U3409           | A v -> Y ^            | INVX2   | 0.066 | 0.071 |   1.961 |    0.761 | 
     | tx_core/dma_reg_tx/U1813           | A ^ -> Y v            | NOR2X1  | 0.088 | 0.090 |   2.051 |    0.851 | 
     | tx_core/dma_reg_tx/U1822           | A v -> Y ^            | NAND2X1 | 0.068 | 0.080 |   2.131 |    0.931 | 
     | tx_core/dma_reg_tx/FE_PSC128_n2153 | A ^ -> Y ^            | BUFX4   | 0.296 | 0.245 |   2.377 |    1.177 | 
     | tx_core/dma_reg_tx/FE_OFCC32_n2153 | A ^ -> Y ^            | BUFX4   | 0.984 | 0.597 |   2.973 |    1.773 | 
     | tx_core/dma_reg_tx/U2303           | D ^ -> Y v            | OAI22X1 | 0.242 | 0.694 |   3.668 |    2.468 | 
     | tx_core/dma_reg_tx/U2304           | B v -> Y ^            | NOR2X1  | 0.108 | 0.115 |   3.783 |    2.583 | 
     | tx_core/dma_reg_tx/U2312           | B ^ -> Y v            | AOI22X1 | 0.185 | 0.176 |   3.958 |    2.758 | 
     | tx_core/dma_reg_tx/U3541           | A v -> Y ^            | INVX4   | 0.102 | 0.119 |   4.078 |    2.878 | 
     | tx_core/axi_master/U107            | A ^ -> Y v            | AOI22X1 | 0.244 | 0.130 |   4.208 |    3.008 | 
     | tx_core/axi_master/U103            | A v -> Y ^            | NAND2X1 | 0.250 | 0.269 |   4.477 |    3.277 | 
     |                                    | \m_r_ach.ARADDR [0] ^ |         | 0.250 | 0.003 |   4.480 |    3.280 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [10]                (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.461
= Slack Time                   -1.181
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -1.181 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^             | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.953 | 
     | FECTS_clks_clk___L2_I2                       | A ^ -> Y ^             | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.714 | 
     | FECTS_clks_clk___L3_I6                       | A ^ -> Y ^             | CLKBUF1 | 0.218 | 0.252 |   0.720 |   -0.462 | 
     | FECTS_clks_clk___L4_I16                      | A ^ -> Y ^             | CLKBUF1 | 0.113 | 0.222 |   0.942 |   -0.240 | 
     | tx_core/dma_reg_tx/U1720                     | A ^ -> Y ^             | BUFX2   | 0.075 | 0.130 |   1.072 |   -0.110 | 
     | tx_core/dma_reg_tx/U1597                     | A ^ -> Y ^             | BUFX2   | 0.037 | 0.084 |   1.156 |   -0.025 | 
     | tx_core/dma_reg_tx/U1596                     | A ^ -> Y ^             | BUFX2   | 0.101 | 0.136 |   1.292 |    0.111 | 
     | tx_core/dma_reg_tx/n3590__L1_I0              | A ^ -> Y ^             | CLKBUF1 | 0.199 | 0.242 |   1.534 |    0.353 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2]             | CLK ^ -> Q v           | DFFSR   | 0.106 | 0.355 |   1.890 |    0.708 | 
     | tx_core/dma_reg_tx/U3409                     | A v -> Y ^             | INVX2   | 0.066 | 0.071 |   1.961 |    0.780 | 
     | tx_core/dma_reg_tx/U1813                     | A ^ -> Y v             | NOR2X1  | 0.088 | 0.090 |   2.051 |    0.870 | 
     | tx_core/dma_reg_tx/U1822                     | A v -> Y ^             | NAND2X1 | 0.068 | 0.080 |   2.131 |    0.950 | 
     | tx_core/dma_reg_tx/FE_PSC128_n2153           | A ^ -> Y ^             | BUFX4   | 0.296 | 0.245 |   2.377 |    1.195 | 
     | tx_core/dma_reg_tx/FE_OFCC32_n2153           | A ^ -> Y ^             | BUFX4   | 0.984 | 0.597 |   2.973 |    1.792 | 
     | tx_core/dma_reg_tx/FE_PSC164_FE_OFCN32_n2153 | A ^ -> Y ^             | BUFX4   | 0.425 | 0.540 |   3.514 |    2.332 | 
     | tx_core/dma_reg_tx/U2571                     | D ^ -> Y v             | OAI22X1 | 0.178 | 0.161 |   3.674 |    2.493 | 
     | tx_core/dma_reg_tx/U2572                     | B v -> Y ^             | NOR2X1  | 0.099 | 0.104 |   3.779 |    2.597 | 
     | tx_core/dma_reg_tx/U2586                     | B ^ -> Y v             | AOI22X1 | 0.162 | 0.159 |   3.938 |    2.757 | 
     | tx_core/dma_reg_tx/U3561                     | A v -> Y ^             | INVX4   | 0.097 | 0.112 |   4.050 |    2.869 | 
     | tx_core/axi_master/U102                      | A ^ -> Y v             | AOI22X1 | 0.243 | 0.125 |   4.175 |    2.993 | 
     | tx_core/axi_master/U100                      | A v -> Y ^             | NAND2X1 | 0.269 | 0.283 |   4.458 |    3.276 | 
     |                                              | \m_r_ach.ARADDR [10] ^ |         | 0.269 | 0.004 |   4.461 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [11]                (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.444
= Slack Time                   -1.164
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -1.164 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^             | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.936 | 
     | FECTS_clks_clk___L2_I2                       | A ^ -> Y ^             | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.697 | 
     | FECTS_clks_clk___L3_I6                       | A ^ -> Y ^             | CLKBUF1 | 0.218 | 0.252 |   0.720 |   -0.444 | 
     | FECTS_clks_clk___L4_I16                      | A ^ -> Y ^             | CLKBUF1 | 0.113 | 0.222 |   0.942 |   -0.223 | 
     | tx_core/dma_reg_tx/U1720                     | A ^ -> Y ^             | BUFX2   | 0.075 | 0.130 |   1.072 |   -0.092 | 
     | tx_core/dma_reg_tx/U1597                     | A ^ -> Y ^             | BUFX2   | 0.037 | 0.084 |   1.156 |   -0.008 | 
     | tx_core/dma_reg_tx/U1596                     | A ^ -> Y ^             | BUFX2   | 0.101 | 0.136 |   1.292 |    0.128 | 
     | tx_core/dma_reg_tx/n3590__L1_I0              | A ^ -> Y ^             | CLKBUF1 | 0.199 | 0.242 |   1.534 |    0.370 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2]             | CLK ^ -> Q v           | DFFSR   | 0.106 | 0.355 |   1.890 |    0.726 | 
     | tx_core/dma_reg_tx/U3409                     | A v -> Y ^             | INVX2   | 0.066 | 0.071 |   1.961 |    0.797 | 
     | tx_core/dma_reg_tx/U1813                     | A ^ -> Y v             | NOR2X1  | 0.088 | 0.090 |   2.051 |    0.887 | 
     | tx_core/dma_reg_tx/U1822                     | A v -> Y ^             | NAND2X1 | 0.068 | 0.080 |   2.131 |    0.967 | 
     | tx_core/dma_reg_tx/FE_PSC128_n2153           | A ^ -> Y ^             | BUFX4   | 0.296 | 0.245 |   2.377 |    1.212 | 
     | tx_core/dma_reg_tx/FE_OFCC32_n2153           | A ^ -> Y ^             | BUFX4   | 0.984 | 0.597 |   2.973 |    1.809 | 
     | tx_core/dma_reg_tx/FE_PSC164_FE_OFCN32_n2153 | A ^ -> Y ^             | BUFX4   | 0.425 | 0.540 |   3.514 |    2.349 | 
     | tx_core/dma_reg_tx/U2611                     | D ^ -> Y v             | OAI22X1 | 0.117 | 0.183 |   3.697 |    2.533 | 
     | tx_core/dma_reg_tx/U2612                     | B v -> Y ^             | NOR2X1  | 0.099 | 0.102 |   3.799 |    2.635 | 
     | tx_core/dma_reg_tx/U2613                     | D ^ -> Y v             | AOI22X1 | 0.121 | 0.109 |   3.908 |    2.744 | 
     | tx_core/dma_reg_tx/U3563                     | A v -> Y ^             | INVX4   | 0.085 | 0.092 |   4.000 |    2.836 | 
     | tx_core/axi_master/U99                       | A ^ -> Y v             | AOI22X1 | 0.274 | 0.144 |   4.144 |    2.980 | 
     | tx_core/axi_master/U97                       | A v -> Y ^             | NAND2X1 | 0.276 | 0.293 |   4.437 |    3.273 | 
     |                                              | \m_r_ach.ARADDR [11] ^ |         | 0.276 | 0.007 |   4.444 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [1]                 (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.438
= Slack Time                   -1.158
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -1.158 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^            | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.930 | 
     | FECTS_clks_clk___L2_I2             | A ^ -> Y ^            | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.690 | 
     | FECTS_clks_clk___L3_I6             | A ^ -> Y ^            | CLKBUF1 | 0.218 | 0.252 |   0.720 |   -0.438 | 
     | FECTS_clks_clk___L4_I16            | A ^ -> Y ^            | CLKBUF1 | 0.113 | 0.222 |   0.942 |   -0.216 | 
     | tx_core/dma_reg_tx/U1720           | A ^ -> Y ^            | BUFX2   | 0.075 | 0.130 |   1.072 |   -0.086 | 
     | tx_core/dma_reg_tx/U1597           | A ^ -> Y ^            | BUFX2   | 0.037 | 0.084 |   1.156 |   -0.002 | 
     | tx_core/dma_reg_tx/U1596           | A ^ -> Y ^            | BUFX2   | 0.101 | 0.136 |   1.292 |    0.134 | 
     | tx_core/dma_reg_tx/n3590__L1_I0    | A ^ -> Y ^            | CLKBUF1 | 0.199 | 0.242 |   1.534 |    0.377 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2]   | CLK ^ -> Q v          | DFFSR   | 0.106 | 0.355 |   1.890 |    0.732 | 
     | tx_core/dma_reg_tx/FE_PSC2812_N41  | A v -> Y v            | BUFX2   | 0.055 | 0.125 |   2.015 |    0.857 | 
     | tx_core/dma_reg_tx/U1806           | B v -> Y ^            | NOR2X1  | 0.094 | 0.088 |   2.103 |    0.945 | 
     | tx_core/dma_reg_tx/U1807           | A ^ -> Y v            | NAND2X1 | 0.052 | 0.054 |   2.157 |    0.999 | 
     | tx_core/dma_reg_tx/FE_PSC129_n2145 | A v -> Y v            | BUFX4   | 0.593 | 0.375 |   2.532 |    1.374 | 
     | tx_core/dma_reg_tx/FE_OFCC48_n2145 | A v -> Y v            | CLKBUF1 | 0.470 | 0.782 |   3.314 |    2.156 | 
     | tx_core/dma_reg_tx/U2320           | B v -> Y ^            | OAI22X1 | 0.177 | 0.405 |   3.719 |    2.561 | 
     | tx_core/dma_reg_tx/U2322           | A ^ -> Y v            | NOR2X1  | 0.103 | 0.123 |   3.842 |    2.685 | 
     | tx_core/dma_reg_tx/U2327           | C v -> Y ^            | AOI22X1 | 0.156 | 0.151 |   3.994 |    2.836 | 
     | tx_core/dma_reg_tx/U3543           | A ^ -> Y v            | INVX4   | 0.093 | 0.094 |   4.088 |    2.930 | 
     | tx_core/axi_master/U72             | A v -> Y ^            | AOI22X1 | 0.214 | 0.141 |   4.228 |    3.071 | 
     | tx_core/axi_master/U70             | A ^ -> Y v            | NAND2X1 | 0.216 | 0.205 |   4.434 |    3.276 | 
     |                                    | \m_r_ach.ARADDR [1] v |         | 0.216 | 0.004 |   4.438 |    3.280 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [2]                 (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.436
= Slack Time                   -1.156
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -1.156 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^            | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.928 | 
     | FECTS_clks_clk___L2_I2             | A ^ -> Y ^            | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.689 | 
     | FECTS_clks_clk___L3_I6             | A ^ -> Y ^            | CLKBUF1 | 0.218 | 0.252 |   0.720 |   -0.436 | 
     | FECTS_clks_clk___L4_I16            | A ^ -> Y ^            | CLKBUF1 | 0.113 | 0.222 |   0.942 |   -0.214 | 
     | tx_core/dma_reg_tx/U1720           | A ^ -> Y ^            | BUFX2   | 0.075 | 0.130 |   1.072 |   -0.084 | 
     | tx_core/dma_reg_tx/U1597           | A ^ -> Y ^            | BUFX2   | 0.037 | 0.084 |   1.156 |    0.000 | 
     | tx_core/dma_reg_tx/U1596           | A ^ -> Y ^            | BUFX2   | 0.101 | 0.136 |   1.292 |    0.136 | 
     | tx_core/dma_reg_tx/n3590__L1_I0    | A ^ -> Y ^            | CLKBUF1 | 0.199 | 0.242 |   1.534 |    0.378 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2]   | CLK ^ -> Q v          | DFFSR   | 0.106 | 0.355 |   1.890 |    0.734 | 
     | tx_core/dma_reg_tx/FE_PSC2812_N41  | A v -> Y v            | BUFX2   | 0.055 | 0.125 |   2.015 |    0.859 | 
     | tx_core/dma_reg_tx/U1806           | B v -> Y ^            | NOR2X1  | 0.094 | 0.088 |   2.103 |    0.947 | 
     | tx_core/dma_reg_tx/U1807           | A ^ -> Y v            | NAND2X1 | 0.052 | 0.054 |   2.157 |    1.001 | 
     | tx_core/dma_reg_tx/FE_PSC129_n2145 | A v -> Y v            | BUFX4   | 0.593 | 0.375 |   2.532 |    1.376 | 
     | tx_core/dma_reg_tx/FE_OFCC48_n2145 | A v -> Y v            | CLKBUF1 | 0.470 | 0.782 |   3.314 |    2.158 | 
     | tx_core/dma_reg_tx/U2335           | B v -> Y ^            | OAI22X1 | 0.174 | 0.396 |   3.711 |    2.554 | 
     | tx_core/dma_reg_tx/U2337           | A ^ -> Y v            | NOR2X1  | 0.106 | 0.126 |   3.837 |    2.681 | 
     | tx_core/dma_reg_tx/U2342           | C v -> Y ^            | AOI22X1 | 0.183 | 0.173 |   4.009 |    2.853 | 
     | tx_core/dma_reg_tx/U3545           | A ^ -> Y v            | INVX4   | 0.089 | 0.089 |   4.098 |    2.942 | 
     | tx_core/axi_master/U39             | A v -> Y ^            | AOI22X1 | 0.225 | 0.144 |   4.242 |    3.086 | 
     | tx_core/axi_master/U37             | A ^ -> Y v            | NAND2X1 | 0.197 | 0.186 |   4.428 |    3.271 | 
     |                                    | \m_r_ach.ARADDR [2] v |         | 0.197 | 0.009 |   4.436 |    3.280 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [3]                 (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.436
= Slack Time                   -1.156
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -1.156 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^            | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.928 | 
     | FECTS_clks_clk___L2_I2             | A ^ -> Y ^            | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.688 | 
     | FECTS_clks_clk___L3_I6             | A ^ -> Y ^            | CLKBUF1 | 0.218 | 0.252 |   0.720 |   -0.436 | 
     | FECTS_clks_clk___L4_I16            | A ^ -> Y ^            | CLKBUF1 | 0.113 | 0.222 |   0.942 |   -0.214 | 
     | tx_core/dma_reg_tx/U1720           | A ^ -> Y ^            | BUFX2   | 0.075 | 0.130 |   1.072 |   -0.084 | 
     | tx_core/dma_reg_tx/U1597           | A ^ -> Y ^            | BUFX2   | 0.037 | 0.084 |   1.156 |    0.000 | 
     | tx_core/dma_reg_tx/U1596           | A ^ -> Y ^            | BUFX2   | 0.101 | 0.136 |   1.292 |    0.136 | 
     | tx_core/dma_reg_tx/n3590__L1_I0    | A ^ -> Y ^            | CLKBUF1 | 0.199 | 0.242 |   1.534 |    0.378 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2]   | CLK ^ -> Q v          | DFFSR   | 0.106 | 0.355 |   1.890 |    0.734 | 
     | tx_core/dma_reg_tx/FE_PSC2812_N41  | A v -> Y v            | BUFX2   | 0.055 | 0.125 |   2.015 |    0.859 | 
     | tx_core/dma_reg_tx/U1806           | B v -> Y ^            | NOR2X1  | 0.094 | 0.088 |   2.103 |    0.947 | 
     | tx_core/dma_reg_tx/U1807           | A ^ -> Y v            | NAND2X1 | 0.052 | 0.054 |   2.157 |    1.001 | 
     | tx_core/dma_reg_tx/FE_PSC129_n2145 | A v -> Y v            | BUFX4   | 0.593 | 0.375 |   2.532 |    1.376 | 
     | tx_core/dma_reg_tx/FE_OFCC48_n2145 | A v -> Y v            | CLKBUF1 | 0.470 | 0.782 |   3.314 |    2.158 | 
     | tx_core/dma_reg_tx/U2350           | B v -> Y ^            | OAI22X1 | 0.184 | 0.417 |   3.731 |    2.575 | 
     | tx_core/dma_reg_tx/U2352           | A ^ -> Y v            | NOR2X1  | 0.106 | 0.127 |   3.858 |    2.702 | 
     | tx_core/dma_reg_tx/U2361           | C v -> Y ^            | AOI22X1 | 0.181 | 0.171 |   4.028 |    2.872 | 
     | tx_core/dma_reg_tx/U3547           | A ^ -> Y v            | INVX4   | 0.083 | 0.081 |   4.109 |    2.953 | 
     | tx_core/axi_master/U30             | A v -> Y ^            | AOI22X1 | 0.229 | 0.143 |   4.253 |    3.097 | 
     | tx_core/axi_master/U28             | A ^ -> Y v            | NAND2X1 | 0.186 | 0.177 |   4.430 |    3.274 | 
     |                                    | \m_r_ach.ARADDR [3] v |         | 0.186 | 0.006 |   4.436 |    3.280 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [4]                 (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.432
= Slack Time                   -1.152
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -1.152 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^            | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.924 | 
     | FECTS_clks_clk___L2_I2             | A ^ -> Y ^            | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.684 | 
     | FECTS_clks_clk___L3_I6             | A ^ -> Y ^            | CLKBUF1 | 0.218 | 0.252 |   0.720 |   -0.432 | 
     | FECTS_clks_clk___L4_I16            | A ^ -> Y ^            | CLKBUF1 | 0.113 | 0.222 |   0.942 |   -0.210 | 
     | tx_core/dma_reg_tx/U1720           | A ^ -> Y ^            | BUFX2   | 0.075 | 0.130 |   1.072 |   -0.080 | 
     | tx_core/dma_reg_tx/U1597           | A ^ -> Y ^            | BUFX2   | 0.037 | 0.084 |   1.156 |    0.005 | 
     | tx_core/dma_reg_tx/U1596           | A ^ -> Y ^            | BUFX2   | 0.101 | 0.136 |   1.292 |    0.140 | 
     | tx_core/dma_reg_tx/n3590__L1_I0    | A ^ -> Y ^            | CLKBUF1 | 0.199 | 0.242 |   1.534 |    0.383 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2]   | CLK ^ -> Q v          | DFFSR   | 0.106 | 0.355 |   1.890 |    0.738 | 
     | tx_core/dma_reg_tx/FE_PSC2812_N41  | A v -> Y v            | BUFX2   | 0.055 | 0.125 |   2.015 |    0.863 | 
     | tx_core/dma_reg_tx/U1806           | B v -> Y ^            | NOR2X1  | 0.094 | 0.088 |   2.103 |    0.952 | 
     | tx_core/dma_reg_tx/U1807           | A ^ -> Y v            | NAND2X1 | 0.052 | 0.054 |   2.157 |    1.005 | 
     | tx_core/dma_reg_tx/FE_PSC129_n2145 | A v -> Y v            | BUFX4   | 0.593 | 0.375 |   2.532 |    1.380 | 
     | tx_core/dma_reg_tx/FE_OFCC48_n2145 | A v -> Y v            | CLKBUF1 | 0.470 | 0.782 |   3.314 |    2.162 | 
     | tx_core/dma_reg_tx/U2362           | B v -> Y ^            | OAI22X1 | 0.176 | 0.418 |   3.732 |    2.580 | 
     | tx_core/dma_reg_tx/U2366           | A ^ -> Y v            | NOR2X1  | 0.093 | 0.113 |   3.845 |    2.693 | 
     | tx_core/dma_reg_tx/U2416           | A v -> Y ^            | AOI22X1 | 0.177 | 0.175 |   4.020 |    2.869 | 
     | tx_core/dma_reg_tx/U3549           | A ^ -> Y v            | INVX4   | 0.078 | 0.073 |   4.093 |    2.941 | 
     | tx_core/axi_master/U27             | A v -> Y ^            | AOI22X1 | 0.233 | 0.144 |   4.237 |    3.085 | 
     | tx_core/axi_master/U25             | A ^ -> Y v            | NAND2X1 | 0.199 | 0.189 |   4.426 |    3.274 | 
     |                                    | \m_r_ach.ARADDR [4] v |         | 0.199 | 0.006 |   4.432 |    3.280 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [5]                 (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.431
= Slack Time                   -1.151
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -1.151 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^            | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.923 | 
     | FECTS_clks_clk___L2_I2             | A ^ -> Y ^            | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.684 | 
     | FECTS_clks_clk___L3_I6             | A ^ -> Y ^            | CLKBUF1 | 0.218 | 0.252 |   0.720 |   -0.432 | 
     | FECTS_clks_clk___L4_I16            | A ^ -> Y ^            | CLKBUF1 | 0.113 | 0.222 |   0.942 |   -0.210 | 
     | tx_core/dma_reg_tx/U1720           | A ^ -> Y ^            | BUFX2   | 0.075 | 0.130 |   1.072 |   -0.080 | 
     | tx_core/dma_reg_tx/U1597           | A ^ -> Y ^            | BUFX2   | 0.037 | 0.084 |   1.156 |    0.005 | 
     | tx_core/dma_reg_tx/U1596           | A ^ -> Y ^            | BUFX2   | 0.101 | 0.136 |   1.292 |    0.141 | 
     | tx_core/dma_reg_tx/n3590__L1_I0    | A ^ -> Y ^            | CLKBUF1 | 0.199 | 0.242 |   1.534 |    0.383 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2]   | CLK ^ -> Q v          | DFFSR   | 0.106 | 0.355 |   1.890 |    0.738 | 
     | tx_core/dma_reg_tx/FE_PSC2812_N41  | A v -> Y v            | BUFX2   | 0.055 | 0.125 |   2.015 |    0.863 | 
     | tx_core/dma_reg_tx/U1806           | B v -> Y ^            | NOR2X1  | 0.094 | 0.088 |   2.103 |    0.952 | 
     | tx_core/dma_reg_tx/U1807           | A ^ -> Y v            | NAND2X1 | 0.052 | 0.054 |   2.157 |    1.006 | 
     | tx_core/dma_reg_tx/FE_PSC129_n2145 | A v -> Y v            | BUFX4   | 0.593 | 0.375 |   2.532 |    1.380 | 
     | tx_core/dma_reg_tx/FE_OFCC48_n2145 | A v -> Y v            | CLKBUF1 | 0.470 | 0.782 |   3.314 |    2.163 | 
     | tx_core/dma_reg_tx/U2417           | B v -> Y ^            | OAI22X1 | 0.180 | 0.421 |   3.735 |    2.583 | 
     | tx_core/dma_reg_tx/U2421           | A ^ -> Y v            | NOR2X1  | 0.091 | 0.109 |   3.844 |    2.692 | 
     | tx_core/dma_reg_tx/U2443           | A v -> Y ^            | AOI22X1 | 0.190 | 0.184 |   4.027 |    2.876 | 
     | tx_core/dma_reg_tx/U3551           | A ^ -> Y v            | INVX4   | 0.079 | 0.073 |   4.100 |    2.949 | 
     | tx_core/axi_master/U24             | A v -> Y ^            | AOI22X1 | 0.224 | 0.137 |   4.237 |    3.086 | 
     | tx_core/axi_master/U22             | A ^ -> Y v            | NAND2X1 | 0.198 | 0.187 |   4.425 |    3.273 | 
     |                                    | \m_r_ach.ARADDR [5] v |         | 0.198 | 0.007 |   4.431 |    3.280 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [8]                 (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.429
= Slack Time                   -1.149
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -1.149 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^            | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.921 | 
     | FECTS_clks_clk___L2_I2             | A ^ -> Y ^            | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.681 | 
     | FECTS_clks_clk___L3_I6             | A ^ -> Y ^            | CLKBUF1 | 0.218 | 0.252 |   0.720 |   -0.429 | 
     | FECTS_clks_clk___L4_I16            | A ^ -> Y ^            | CLKBUF1 | 0.113 | 0.222 |   0.942 |   -0.207 | 
     | tx_core/dma_reg_tx/U1720           | A ^ -> Y ^            | BUFX2   | 0.075 | 0.130 |   1.072 |   -0.077 | 
     | tx_core/dma_reg_tx/U1597           | A ^ -> Y ^            | BUFX2   | 0.037 | 0.084 |   1.156 |    0.007 | 
     | tx_core/dma_reg_tx/U1596           | A ^ -> Y ^            | BUFX2   | 0.101 | 0.136 |   1.292 |    0.143 | 
     | tx_core/dma_reg_tx/n3590__L1_I0    | A ^ -> Y ^            | CLKBUF1 | 0.199 | 0.242 |   1.534 |    0.386 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2]   | CLK ^ -> Q v          | DFFSR   | 0.106 | 0.355 |   1.890 |    0.741 | 
     | tx_core/dma_reg_tx/U3409           | A v -> Y ^            | INVX2   | 0.066 | 0.071 |   1.961 |    0.813 | 
     | tx_core/dma_reg_tx/U1813           | A ^ -> Y v            | NOR2X1  | 0.088 | 0.090 |   2.051 |    0.902 | 
     | tx_core/dma_reg_tx/U1822           | A v -> Y ^            | NAND2X1 | 0.068 | 0.080 |   2.131 |    0.982 | 
     | tx_core/dma_reg_tx/FE_PSC128_n2153 | A ^ -> Y ^            | BUFX4   | 0.296 | 0.245 |   2.377 |    1.228 | 
     | tx_core/dma_reg_tx/FE_OFCC32_n2153 | A ^ -> Y ^            | BUFX4   | 0.984 | 0.597 |   2.973 |    1.825 | 
     | tx_core/dma_reg_tx/U2519           | D ^ -> Y v            | OAI22X1 | 0.224 | 0.566 |   3.539 |    2.390 | 
     | tx_core/dma_reg_tx/U2520           | B v -> Y ^            | NOR2X1  | 0.115 | 0.123 |   3.662 |    2.513 | 
     | tx_core/dma_reg_tx/U2534           | B ^ -> Y v            | AOI22X1 | 0.184 | 0.177 |   3.838 |    2.690 | 
     | tx_core/dma_reg_tx/U3557           | A v -> Y ^            | INVX4   | 0.107 | 0.127 |   3.965 |    2.817 | 
     | tx_core/axi_master/U15             | A ^ -> Y v            | AOI22X1 | 0.286 | 0.157 |   4.122 |    2.974 | 
     | tx_core/axi_master/U13             | A v -> Y ^            | NAND2X1 | 0.280 | 0.303 |   4.425 |    3.276 | 
     |                                    | \m_r_ach.ARADDR [8] ^ |         | 0.280 | 0.003 |   4.429 |    3.280 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [20]                (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.401
= Slack Time                   -1.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -1.121 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^             | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.893 | 
     | FECTS_clks_clk___L2_I2                       | A ^ -> Y ^             | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.654 | 
     | FECTS_clks_clk___L3_I6                       | A ^ -> Y ^             | CLKBUF1 | 0.218 | 0.252 |   0.720 |   -0.401 | 
     | FECTS_clks_clk___L4_I16                      | A ^ -> Y ^             | CLKBUF1 | 0.113 | 0.222 |   0.942 |   -0.179 | 
     | tx_core/dma_reg_tx/U1720                     | A ^ -> Y ^             | BUFX2   | 0.075 | 0.130 |   1.072 |   -0.049 | 
     | tx_core/dma_reg_tx/U1597                     | A ^ -> Y ^             | BUFX2   | 0.037 | 0.084 |   1.156 |    0.035 | 
     | tx_core/dma_reg_tx/U1596                     | A ^ -> Y ^             | BUFX2   | 0.101 | 0.136 |   1.292 |    0.171 | 
     | tx_core/dma_reg_tx/n3590__L1_I0              | A ^ -> Y ^             | CLKBUF1 | 0.199 | 0.242 |   1.534 |    0.413 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2]             | CLK ^ -> Q v           | DFFSR   | 0.106 | 0.355 |   1.890 |    0.769 | 
     | tx_core/dma_reg_tx/U3409                     | A v -> Y ^             | INVX2   | 0.066 | 0.071 |   1.961 |    0.840 | 
     | tx_core/dma_reg_tx/U1813                     | A ^ -> Y v             | NOR2X1  | 0.088 | 0.090 |   2.051 |    0.930 | 
     | tx_core/dma_reg_tx/U1822                     | A v -> Y ^             | NAND2X1 | 0.068 | 0.080 |   2.131 |    1.010 | 
     | tx_core/dma_reg_tx/FE_PSC128_n2153           | A ^ -> Y ^             | BUFX4   | 0.296 | 0.245 |   2.377 |    1.256 | 
     | tx_core/dma_reg_tx/FE_OFCC32_n2153           | A ^ -> Y ^             | BUFX4   | 0.984 | 0.597 |   2.973 |    1.852 | 
     | tx_core/dma_reg_tx/FE_PSC164_FE_OFCN32_n2153 | A ^ -> Y ^             | BUFX4   | 0.425 | 0.540 |   3.514 |    2.393 | 
     | tx_core/dma_reg_tx/U2872                     | D ^ -> Y v             | OAI22X1 | 0.176 | 0.155 |   3.668 |    2.547 | 
     | tx_core/dma_reg_tx/U2877                     | B v -> Y ^             | NOR2X1  | 0.095 | 0.100 |   3.768 |    2.647 | 
     | tx_core/dma_reg_tx/U2878                     | D ^ -> Y v             | AOI22X1 | 0.174 | 0.151 |   3.919 |    2.798 | 
     | tx_core/dma_reg_tx/U3581                     | A v -> Y ^             | INVX4   | 0.082 | 0.092 |   4.011 |    2.890 | 
     | tx_core/axi_master/U69                       | A ^ -> Y v             | AOI22X1 | 0.229 | 0.108 |   4.119 |    2.998 | 
     | tx_core/axi_master/U67                       | A v -> Y ^             | NAND2X1 | 0.268 | 0.278 |   4.397 |    3.276 | 
     |                                              | \m_r_ach.ARADDR [20] ^ |         | 0.268 | 0.004 |   4.401 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [21]                (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.394
= Slack Time                   -1.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -1.114 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^             | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.886 | 
     | FECTS_clks_clk___L2_I2                       | A ^ -> Y ^             | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.647 | 
     | FECTS_clks_clk___L3_I6                       | A ^ -> Y ^             | CLKBUF1 | 0.218 | 0.252 |   0.720 |   -0.394 | 
     | FECTS_clks_clk___L4_I16                      | A ^ -> Y ^             | CLKBUF1 | 0.113 | 0.222 |   0.942 |   -0.172 | 
     | tx_core/dma_reg_tx/U1720                     | A ^ -> Y ^             | BUFX2   | 0.075 | 0.130 |   1.072 |   -0.042 | 
     | tx_core/dma_reg_tx/U1597                     | A ^ -> Y ^             | BUFX2   | 0.037 | 0.084 |   1.156 |    0.042 | 
     | tx_core/dma_reg_tx/U1596                     | A ^ -> Y ^             | BUFX2   | 0.101 | 0.136 |   1.292 |    0.178 | 
     | tx_core/dma_reg_tx/n3590__L1_I0              | A ^ -> Y ^             | CLKBUF1 | 0.199 | 0.242 |   1.534 |    0.420 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2]             | CLK ^ -> Q v           | DFFSR   | 0.106 | 0.355 |   1.890 |    0.776 | 
     | tx_core/dma_reg_tx/U3409                     | A v -> Y ^             | INVX2   | 0.066 | 0.071 |   1.961 |    0.847 | 
     | tx_core/dma_reg_tx/U1813                     | A ^ -> Y v             | NOR2X1  | 0.088 | 0.090 |   2.051 |    0.937 | 
     | tx_core/dma_reg_tx/U1822                     | A v -> Y ^             | NAND2X1 | 0.068 | 0.080 |   2.131 |    1.017 | 
     | tx_core/dma_reg_tx/FE_PSC128_n2153           | A ^ -> Y ^             | BUFX4   | 0.296 | 0.245 |   2.377 |    1.263 | 
     | tx_core/dma_reg_tx/FE_OFCC32_n2153           | A ^ -> Y ^             | BUFX4   | 0.984 | 0.597 |   2.973 |    1.859 | 
     | tx_core/dma_reg_tx/FE_PSC164_FE_OFCN32_n2153 | A ^ -> Y ^             | BUFX4   | 0.425 | 0.540 |   3.514 |    2.400 | 
     | tx_core/dma_reg_tx/U2886                     | D ^ -> Y v             | OAI22X1 | 0.186 | 0.139 |   3.653 |    2.539 | 
     | tx_core/dma_reg_tx/U2891                     | B v -> Y ^             | NOR2X1  | 0.097 | 0.102 |   3.755 |    2.641 | 
     | tx_core/dma_reg_tx/U3157                     | B ^ -> Y v             | AOI22X1 | 0.205 | 0.188 |   3.943 |    2.829 | 
     | tx_core/dma_reg_tx/U3583                     | A v -> Y ^             | INVX4   | 0.088 | 0.105 |   4.048 |    2.934 | 
     | tx_core/axi_master/U66                       | A ^ -> Y v             | AOI22X1 | 0.212 | 0.098 |   4.146 |    3.032 | 
     | tx_core/axi_master/U64                       | A v -> Y ^             | NAND2X1 | 0.231 | 0.244 |   4.390 |    3.276 | 
     |                                              | \m_r_ach.ARADDR [21] ^ |         | 0.231 | 0.004 |   4.394 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [36]                       (^) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.392
= Slack Time                   -1.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.112 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.884 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.666 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.428 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.163 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.116 | 0.204 |   1.154 |    0.042 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.228 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.425 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v                   | DFFSR   | 0.087 | 0.311 |   1.849 |    0.737 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^                     | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.854 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v                     | NAND3X1 | 0.099 | 0.100 |   2.066 |    0.954 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^                     | INVX2   | 0.069 | 0.075 |   2.141 |    1.028 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v                     | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.098 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^                     | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.201 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v                     | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.285 | 
     | tx_core/axi_master/U261                         | A v -> Y ^                     | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.469 | 
     | tx_core/axi_master/U154                         | B ^ -> Y v                     | NOR2X1  | 0.099 | 0.118 |   2.699 |    1.587 | 
     | tx_core/axi_master/U262                         | B v -> Y ^                     | NAND2X1 | 0.126 | 0.125 |   2.824 |    1.712 | 
     | tx_core/axi_master/U236                         | A ^ -> Y v                     | INVX2   | 0.077 | 0.081 |   2.905 |    1.793 | 
     | tx_core/axi_master/U408                         | B v -> Y ^                     | NAND2X1 | 0.158 | 0.139 |   3.045 |    1.932 | 
     | tx_core/axi_master/U132                         | A ^ -> Y v                     | INVX1   | 0.110 | 0.117 |   3.162 |    2.050 | 
     | tx_core/axi_master/FE_OFCC81_n345               | A v -> Y v                     | BUFX4   | 0.713 | 0.554 |   3.716 |    2.604 | 
     | tx_core/axi_master/U483                         | A v -> Y ^                     | OAI22X1 | 0.445 | 0.667 |   4.383 |    3.270 | 
     |                                                 | \memif_pdfifo1.f0_wdata [36] ^ |         | 0.445 | 0.010 |   4.392 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [30]                (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.390
= Slack Time                   -1.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -1.110 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^             | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.882 | 
     | FECTS_clks_clk___L2_I2                       | A ^ -> Y ^             | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.642 | 
     | FECTS_clks_clk___L3_I6                       | A ^ -> Y ^             | CLKBUF1 | 0.218 | 0.252 |   0.720 |   -0.390 | 
     | FECTS_clks_clk___L4_I16                      | A ^ -> Y ^             | CLKBUF1 | 0.113 | 0.222 |   0.942 |   -0.168 | 
     | tx_core/dma_reg_tx/U1720                     | A ^ -> Y ^             | BUFX2   | 0.075 | 0.130 |   1.072 |   -0.038 | 
     | tx_core/dma_reg_tx/U1597                     | A ^ -> Y ^             | BUFX2   | 0.037 | 0.084 |   1.156 |    0.046 | 
     | tx_core/dma_reg_tx/U1596                     | A ^ -> Y ^             | BUFX2   | 0.101 | 0.136 |   1.292 |    0.182 | 
     | tx_core/dma_reg_tx/n3590__L1_I0              | A ^ -> Y ^             | CLKBUF1 | 0.199 | 0.242 |   1.534 |    0.425 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2]             | CLK ^ -> Q v           | DFFSR   | 0.106 | 0.355 |   1.890 |    0.780 | 
     | tx_core/dma_reg_tx/U3409                     | A v -> Y ^             | INVX2   | 0.066 | 0.071 |   1.961 |    0.851 | 
     | tx_core/dma_reg_tx/U1813                     | A ^ -> Y v             | NOR2X1  | 0.088 | 0.090 |   2.051 |    0.941 | 
     | tx_core/dma_reg_tx/U1822                     | A v -> Y ^             | NAND2X1 | 0.068 | 0.080 |   2.131 |    1.021 | 
     | tx_core/dma_reg_tx/FE_PSC128_n2153           | A ^ -> Y ^             | BUFX4   | 0.296 | 0.245 |   2.377 |    1.267 | 
     | tx_core/dma_reg_tx/FE_OFCC32_n2153           | A ^ -> Y ^             | BUFX4   | 0.984 | 0.597 |   2.973 |    1.863 | 
     | tx_core/dma_reg_tx/FE_PSC164_FE_OFCN32_n2153 | A ^ -> Y ^             | BUFX4   | 0.425 | 0.540 |   3.514 |    2.404 | 
     | tx_core/dma_reg_tx/U3384                     | D ^ -> Y v             | OAI22X1 | 0.178 | 0.136 |   3.650 |    2.540 | 
     | tx_core/dma_reg_tx/U3385                     | B v -> Y ^             | NOR2X1  | 0.098 | 0.104 |   3.753 |    2.644 | 
     | tx_core/dma_reg_tx/U3393                     | B ^ -> Y v             | AOI22X1 | 0.196 | 0.182 |   3.935 |    2.826 | 
     | tx_core/dma_reg_tx/U3601                     | A v -> Y ^             | INVX4   | 0.094 | 0.114 |   4.049 |    2.939 | 
     | tx_core/axi_master/U36                       | A ^ -> Y v             | AOI22X1 | 0.199 | 0.093 |   4.142 |    3.032 | 
     | tx_core/axi_master/U34                       | A v -> Y ^             | NAND2X1 | 0.237 | 0.242 |   4.384 |    3.274 | 
     |                                              | \m_r_ach.ARADDR [30] ^ |         | 0.237 | 0.006 |   4.390 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [50]                       (^) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.389
= Slack Time                   -1.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.109 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.881 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.663 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.424 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.159 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.116 | 0.204 |   1.154 |    0.045 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.232 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.429 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v                   | DFFSR   | 0.087 | 0.311 |   1.849 |    0.740 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^                     | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.857 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v                     | NAND3X1 | 0.099 | 0.100 |   2.066 |    0.957 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^                     | INVX2   | 0.069 | 0.075 |   2.141 |    1.032 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v                     | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.102 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^                     | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.205 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v                     | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.288 | 
     | tx_core/axi_master/U261                         | A v -> Y ^                     | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.472 | 
     | tx_core/axi_master/U154                         | B ^ -> Y v                     | NOR2X1  | 0.099 | 0.118 |   2.699 |    1.590 | 
     | tx_core/axi_master/U262                         | B v -> Y ^                     | NAND2X1 | 0.126 | 0.125 |   2.824 |    1.715 | 
     | tx_core/axi_master/U236                         | A ^ -> Y v                     | INVX2   | 0.077 | 0.081 |   2.905 |    1.796 | 
     | tx_core/axi_master/U408                         | B v -> Y ^                     | NAND2X1 | 0.158 | 0.139 |   3.045 |    1.936 | 
     | tx_core/axi_master/U132                         | A ^ -> Y v                     | INVX1   | 0.110 | 0.117 |   3.162 |    2.053 | 
     | tx_core/axi_master/FE_OFCC81_n345               | A v -> Y v                     | BUFX4   | 0.713 | 0.554 |   3.716 |    2.607 | 
     | tx_core/axi_master/U511                         | A v -> Y ^                     | OAI22X1 | 0.453 | 0.660 |   4.376 |    3.267 | 
     |                                                 | \memif_pdfifo1.f0_wdata [50] ^ |         | 0.453 | 0.013 |   4.389 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [37]                       (^) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.388
= Slack Time                   -1.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.108 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.880 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.663 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.424 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.159 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.116 | 0.204 |   1.154 |    0.046 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.232 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.429 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v                   | DFFSR   | 0.087 | 0.311 |   1.849 |    0.740 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^                     | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.858 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v                     | NAND3X1 | 0.099 | 0.100 |   2.066 |    0.957 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^                     | INVX2   | 0.069 | 0.075 |   2.141 |    1.032 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v                     | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.102 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^                     | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.205 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v                     | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.288 | 
     | tx_core/axi_master/U261                         | A v -> Y ^                     | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.473 | 
     | tx_core/axi_master/U154                         | B ^ -> Y v                     | NOR2X1  | 0.099 | 0.118 |   2.699 |    1.591 | 
     | tx_core/axi_master/U262                         | B v -> Y ^                     | NAND2X1 | 0.126 | 0.125 |   2.824 |    1.716 | 
     | tx_core/axi_master/U236                         | A ^ -> Y v                     | INVX2   | 0.077 | 0.081 |   2.905 |    1.797 | 
     | tx_core/axi_master/U408                         | B v -> Y ^                     | NAND2X1 | 0.158 | 0.139 |   3.045 |    1.936 | 
     | tx_core/axi_master/U132                         | A ^ -> Y v                     | INVX1   | 0.110 | 0.117 |   3.162 |    2.053 | 
     | tx_core/axi_master/FE_OFCC81_n345               | A v -> Y v                     | BUFX4   | 0.713 | 0.554 |   3.716 |    2.608 | 
     | tx_core/axi_master/U485                         | A v -> Y ^                     | OAI22X1 | 0.416 | 0.663 |   4.379 |    3.270 | 
     |                                                 | \memif_pdfifo1.f0_wdata [37] ^ |         | 0.416 | 0.010 |   4.388 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [32]                       (^) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.388
= Slack Time                   -1.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.108 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.880 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.662 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.423 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.158 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.116 | 0.204 |   1.154 |    0.046 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.233 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.430 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v                   | DFFSR   | 0.087 | 0.311 |   1.849 |    0.741 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^                     | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.859 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v                     | NAND3X1 | 0.099 | 0.100 |   2.066 |    0.958 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^                     | INVX2   | 0.069 | 0.075 |   2.141 |    1.033 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v                     | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.103 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^                     | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.206 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v                     | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.289 | 
     | tx_core/axi_master/U261                         | A v -> Y ^                     | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.474 | 
     | tx_core/axi_master/U154                         | B ^ -> Y v                     | NOR2X1  | 0.099 | 0.118 |   2.699 |    1.591 | 
     | tx_core/axi_master/U262                         | B v -> Y ^                     | NAND2X1 | 0.126 | 0.125 |   2.824 |    1.717 | 
     | tx_core/axi_master/U236                         | A ^ -> Y v                     | INVX2   | 0.077 | 0.081 |   2.905 |    1.798 | 
     | tx_core/axi_master/U408                         | B v -> Y ^                     | NAND2X1 | 0.158 | 0.139 |   3.045 |    1.937 | 
     | tx_core/axi_master/U132                         | A ^ -> Y v                     | INVX1   | 0.110 | 0.117 |   3.162 |    2.054 | 
     | tx_core/axi_master/FE_OFCC81_n345               | A v -> Y v                     | BUFX4   | 0.713 | 0.554 |   3.716 |    2.608 | 
     | tx_core/axi_master/U475                         | A v -> Y ^                     | OAI22X1 | 0.416 | 0.663 |   4.379 |    3.272 | 
     |                                                 | \memif_pdfifo1.f0_wdata [32] ^ |         | 0.416 | 0.008 |   4.388 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [12]                (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.384
= Slack Time                   -1.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -1.104 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^             | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.876 | 
     | FECTS_clks_clk___L2_I2                       | A ^ -> Y ^             | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.636 | 
     | FECTS_clks_clk___L3_I6                       | A ^ -> Y ^             | CLKBUF1 | 0.218 | 0.252 |   0.720 |   -0.384 | 
     | FECTS_clks_clk___L4_I16                      | A ^ -> Y ^             | CLKBUF1 | 0.113 | 0.222 |   0.942 |   -0.162 | 
     | tx_core/dma_reg_tx/U1720                     | A ^ -> Y ^             | BUFX2   | 0.075 | 0.130 |   1.072 |   -0.032 | 
     | tx_core/dma_reg_tx/U1597                     | A ^ -> Y ^             | BUFX2   | 0.037 | 0.084 |   1.156 |    0.052 | 
     | tx_core/dma_reg_tx/U1596                     | A ^ -> Y ^             | BUFX2   | 0.101 | 0.136 |   1.292 |    0.188 | 
     | tx_core/dma_reg_tx/n3590__L1_I0              | A ^ -> Y ^             | CLKBUF1 | 0.199 | 0.242 |   1.534 |    0.431 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2]             | CLK ^ -> Q v           | DFFSR   | 0.106 | 0.355 |   1.890 |    0.786 | 
     | tx_core/dma_reg_tx/U3409                     | A v -> Y ^             | INVX2   | 0.066 | 0.071 |   1.961 |    0.858 | 
     | tx_core/dma_reg_tx/U1813                     | A ^ -> Y v             | NOR2X1  | 0.088 | 0.090 |   2.051 |    0.947 | 
     | tx_core/dma_reg_tx/U1822                     | A v -> Y ^             | NAND2X1 | 0.068 | 0.080 |   2.131 |    1.027 | 
     | tx_core/dma_reg_tx/FE_PSC128_n2153           | A ^ -> Y ^             | BUFX4   | 0.296 | 0.245 |   2.377 |    1.273 | 
     | tx_core/dma_reg_tx/FE_OFCC32_n2153           | A ^ -> Y ^             | BUFX4   | 0.984 | 0.597 |   2.973 |    1.870 | 
     | tx_core/dma_reg_tx/FE_PSC164_FE_OFCN32_n2153 | A ^ -> Y ^             | BUFX4   | 0.425 | 0.540 |   3.514 |    2.410 | 
     | tx_core/dma_reg_tx/U2648                     | D ^ -> Y v             | OAI22X1 | 0.118 | 0.179 |   3.692 |    2.589 | 
     | tx_core/dma_reg_tx/U2653                     | B v -> Y ^             | NOR2X1  | 0.109 | 0.110 |   3.803 |    2.699 | 
     | tx_core/dma_reg_tx/U2654                     | D ^ -> Y v             | AOI22X1 | 0.093 | 0.089 |   3.891 |    2.787 | 
     | tx_core/dma_reg_tx/U3565                     | A v -> Y ^             | INVX2   | 0.090 | 0.094 |   3.986 |    2.882 | 
     | tx_core/axi_master/U96                       | A ^ -> Y v             | AOI22X1 | 0.279 | 0.145 |   4.131 |    3.027 | 
     | tx_core/axi_master/U94                       | A v -> Y ^             | NAND2X1 | 0.214 | 0.251 |   4.381 |    3.278 | 
     |                                              | \m_r_ach.ARADDR [12] ^ |         | 0.214 | 0.002 |   4.384 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [35]                       (^) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.370
= Slack Time                   -1.090
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.090 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.862 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.644 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.405 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.140 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.116 | 0.204 |   1.154 |    0.064 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.251 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.447 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v                   | DFFSR   | 0.087 | 0.311 |   1.849 |    0.759 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^                     | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.876 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v                     | NAND3X1 | 0.099 | 0.100 |   2.066 |    0.976 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^                     | INVX2   | 0.069 | 0.075 |   2.141 |    1.051 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v                     | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.120 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^                     | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.223 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v                     | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.307 | 
     | tx_core/axi_master/U261                         | A v -> Y ^                     | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.491 | 
     | tx_core/axi_master/U154                         | B ^ -> Y v                     | NOR2X1  | 0.099 | 0.118 |   2.699 |    1.609 | 
     | tx_core/axi_master/U262                         | B v -> Y ^                     | NAND2X1 | 0.126 | 0.125 |   2.824 |    1.734 | 
     | tx_core/axi_master/U236                         | A ^ -> Y v                     | INVX2   | 0.077 | 0.081 |   2.905 |    1.815 | 
     | tx_core/axi_master/U408                         | B v -> Y ^                     | NAND2X1 | 0.158 | 0.139 |   3.045 |    1.955 | 
     | tx_core/axi_master/U132                         | A ^ -> Y v                     | INVX1   | 0.110 | 0.117 |   3.162 |    2.072 | 
     | tx_core/axi_master/FE_OFCC81_n345               | A v -> Y v                     | BUFX4   | 0.713 | 0.554 |   3.716 |    2.626 | 
     | tx_core/axi_master/U481                         | A v -> Y ^                     | OAI22X1 | 0.433 | 0.643 |   4.359 |    3.269 | 
     |                                                 | \memif_pdfifo1.f0_wdata [35] ^ |         | 0.433 | 0.011 |   4.370 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [43]                       (^) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.368
= Slack Time                   -1.088
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.088 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.860 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.642 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.403 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.138 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.116 | 0.204 |   1.154 |    0.066 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.253 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.450 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v                   | DFFSR   | 0.087 | 0.311 |   1.849 |    0.761 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^                     | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.879 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v                     | NAND3X1 | 0.099 | 0.100 |   2.066 |    0.978 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^                     | INVX2   | 0.069 | 0.075 |   2.141 |    1.053 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v                     | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.123 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^                     | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.226 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v                     | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.309 | 
     | tx_core/axi_master/U261                         | A v -> Y ^                     | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.494 | 
     | tx_core/axi_master/U154                         | B ^ -> Y v                     | NOR2X1  | 0.099 | 0.118 |   2.699 |    1.611 | 
     | tx_core/axi_master/U262                         | B v -> Y ^                     | NAND2X1 | 0.126 | 0.125 |   2.824 |    1.737 | 
     | tx_core/axi_master/U236                         | A ^ -> Y v                     | INVX2   | 0.077 | 0.081 |   2.905 |    1.817 | 
     | tx_core/axi_master/U408                         | B v -> Y ^                     | NAND2X1 | 0.158 | 0.139 |   3.045 |    1.957 | 
     | tx_core/axi_master/U132                         | A ^ -> Y v                     | INVX1   | 0.110 | 0.117 |   3.162 |    2.074 | 
     | tx_core/axi_master/FE_OFCC81_n345               | A v -> Y v                     | BUFX4   | 0.713 | 0.554 |   3.716 |    2.628 | 
     | tx_core/axi_master/U497                         | A v -> Y ^                     | OAI22X1 | 0.396 | 0.644 |   4.360 |    3.272 | 
     |                                                 | \memif_pdfifo1.f0_wdata [43] ^ |         | 0.396 | 0.008 |   4.368 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [40]                       (^) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.367
= Slack Time                   -1.087
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.087 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.859 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.641 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.403 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.137 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.116 | 0.204 |   1.154 |    0.067 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.254 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.450 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v                   | DFFSR   | 0.087 | 0.311 |   1.849 |    0.762 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^                     | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.879 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v                     | NAND3X1 | 0.099 | 0.100 |   2.066 |    0.979 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^                     | INVX2   | 0.069 | 0.075 |   2.141 |    1.053 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v                     | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.123 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^                     | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.226 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v                     | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.310 | 
     | tx_core/axi_master/U261                         | A v -> Y ^                     | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.494 | 
     | tx_core/axi_master/U154                         | B ^ -> Y v                     | NOR2X1  | 0.099 | 0.118 |   2.699 |    1.612 | 
     | tx_core/axi_master/U262                         | B v -> Y ^                     | NAND2X1 | 0.126 | 0.125 |   2.824 |    1.737 | 
     | tx_core/axi_master/U236                         | A ^ -> Y v                     | INVX2   | 0.077 | 0.081 |   2.905 |    1.818 | 
     | tx_core/axi_master/U408                         | B v -> Y ^                     | NAND2X1 | 0.158 | 0.139 |   3.045 |    1.958 | 
     | tx_core/axi_master/U132                         | A ^ -> Y v                     | INVX1   | 0.110 | 0.117 |   3.162 |    2.075 | 
     | tx_core/axi_master/FE_OFCC81_n345               | A v -> Y v                     | BUFX4   | 0.713 | 0.554 |   3.716 |    2.629 | 
     | tx_core/axi_master/U491                         | A v -> Y ^                     | OAI22X1 | 0.432 | 0.641 |   4.357 |    3.270 | 
     |                                                 | \memif_pdfifo1.f0_wdata [40] ^ |         | 0.432 | 0.010 |   4.367 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [59]                       (^) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.367
= Slack Time                   -1.087
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.087 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.859 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.641 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.402 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.137 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.116 | 0.204 |   1.154 |    0.067 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.254 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.451 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v                   | DFFSR   | 0.087 | 0.311 |   1.849 |    0.762 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^                     | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.880 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v                     | NAND3X1 | 0.099 | 0.100 |   2.066 |    0.979 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^                     | INVX2   | 0.069 | 0.075 |   2.141 |    1.054 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v                     | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.124 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^                     | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.227 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v                     | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.310 | 
     | tx_core/axi_master/U261                         | A v -> Y ^                     | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.495 | 
     | tx_core/axi_master/U154                         | B ^ -> Y v                     | NOR2X1  | 0.099 | 0.118 |   2.699 |    1.612 | 
     | tx_core/axi_master/U262                         | B v -> Y ^                     | NAND2X1 | 0.126 | 0.125 |   2.824 |    1.738 | 
     | tx_core/axi_master/U236                         | A ^ -> Y v                     | INVX2   | 0.077 | 0.081 |   2.905 |    1.818 | 
     | tx_core/axi_master/U408                         | B v -> Y ^                     | NAND2X1 | 0.158 | 0.139 |   3.045 |    1.958 | 
     | tx_core/axi_master/U132                         | A ^ -> Y v                     | INVX1   | 0.110 | 0.117 |   3.162 |    2.075 | 
     | tx_core/axi_master/FE_OFCC81_n345               | A v -> Y v                     | BUFX4   | 0.713 | 0.554 |   3.716 |    2.629 | 
     | tx_core/axi_master/U529                         | A v -> Y ^                     | OAI22X1 | 0.395 | 0.642 |   4.358 |    3.271 | 
     |                                                 | \memif_pdfifo1.f0_wdata [59] ^ |         | 0.395 | 0.009 |   4.367 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [37]                       (^) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.366
= Slack Time                   -1.086
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.086 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.858 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.640 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.401 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.136 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.116 | 0.204 |   1.154 |    0.068 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.255 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.452 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v                   | DFFSR   | 0.087 | 0.311 |   1.849 |    0.763 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^                     | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.881 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v                     | NAND3X1 | 0.099 | 0.100 |   2.066 |    0.980 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^                     | INVX2   | 0.069 | 0.075 |   2.141 |    1.055 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v                     | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.125 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^                     | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.228 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v                     | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.311 | 
     | tx_core/axi_master/U261                         | A v -> Y ^                     | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.496 | 
     | tx_core/axi_master/U118                         | A ^ -> Y v                     | NOR2X1  | 0.165 | 0.192 |   2.773 |    1.688 | 
     | tx_core/axi_master/FE_PSC204_n6                 | A v -> Y v                     | BUFX2   | 0.055 | 0.144 |   2.917 |    1.831 | 
     | tx_core/axi_master/U115                         | A v -> Y ^                     | NAND2X1 | 0.137 | 0.126 |   3.043 |    1.957 | 
     | tx_core/axi_master/U238                         | A ^ -> Y v                     | INVX2   | 0.073 | 0.075 |   3.118 |    2.032 | 
     | tx_core/axi_master/FE_OFCC99_n279               | A v -> Y v                     | BUFX4   | 0.740 | 0.580 |   3.698 |    2.612 | 
     | tx_core/axi_master/U355                         | A v -> Y ^                     | OAI22X1 | 0.466 | 0.656 |   4.354 |    3.269 | 
     |                                                 | \memif_pdfifo2.f0_wdata [37] ^ |         | 0.466 | 0.011 |   4.366 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [6]                 (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.365
= Slack Time                   -1.085
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -1.085 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^            | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.857 | 
     | FECTS_clks_clk___L2_I2                       | A ^ -> Y ^            | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.617 | 
     | FECTS_clks_clk___L3_I6                       | A ^ -> Y ^            | CLKBUF1 | 0.218 | 0.252 |   0.720 |   -0.365 | 
     | FECTS_clks_clk___L4_I16                      | A ^ -> Y ^            | CLKBUF1 | 0.113 | 0.222 |   0.942 |   -0.143 | 
     | tx_core/dma_reg_tx/U1720                     | A ^ -> Y ^            | BUFX2   | 0.075 | 0.130 |   1.072 |   -0.013 | 
     | tx_core/dma_reg_tx/U1597                     | A ^ -> Y ^            | BUFX2   | 0.037 | 0.084 |   1.156 |    0.071 | 
     | tx_core/dma_reg_tx/U1596                     | A ^ -> Y ^            | BUFX2   | 0.101 | 0.136 |   1.292 |    0.207 | 
     | tx_core/dma_reg_tx/n3590__L1_I0              | A ^ -> Y ^            | CLKBUF1 | 0.199 | 0.242 |   1.534 |    0.450 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2]             | CLK ^ -> Q v          | DFFSR   | 0.106 | 0.355 |   1.890 |    0.805 | 
     | tx_core/dma_reg_tx/U3409                     | A v -> Y ^            | INVX2   | 0.066 | 0.071 |   1.961 |    0.877 | 
     | tx_core/dma_reg_tx/U1813                     | A ^ -> Y v            | NOR2X1  | 0.088 | 0.090 |   2.051 |    0.966 | 
     | tx_core/dma_reg_tx/U1822                     | A v -> Y ^            | NAND2X1 | 0.068 | 0.080 |   2.131 |    1.046 | 
     | tx_core/dma_reg_tx/FE_PSC128_n2153           | A ^ -> Y ^            | BUFX4   | 0.296 | 0.245 |   2.377 |    1.292 | 
     | tx_core/dma_reg_tx/FE_OFCC32_n2153           | A ^ -> Y ^            | BUFX4   | 0.984 | 0.597 |   2.973 |    1.889 | 
     | tx_core/dma_reg_tx/FE_PSC164_FE_OFCN32_n2153 | A ^ -> Y ^            | BUFX4   | 0.425 | 0.540 |   3.514 |    2.429 | 
     | tx_core/dma_reg_tx/U2464                     | D ^ -> Y v            | OAI22X1 | 0.118 | 0.186 |   3.699 |    2.615 | 
     | tx_core/dma_reg_tx/U2465                     | B v -> Y ^            | NOR2X1  | 0.106 | 0.108 |   3.808 |    2.723 | 
     | tx_core/dma_reg_tx/U2466                     | D ^ -> Y v            | AOI22X1 | 0.127 | 0.116 |   3.923 |    2.839 | 
     | tx_core/dma_reg_tx/U3553                     | A v -> Y ^            | INVX4   | 0.074 | 0.083 |   4.006 |    2.921 | 
     | tx_core/axi_master/U21                       | A ^ -> Y v            | AOI22X1 | 0.232 | 0.110 |   4.116 |    3.032 | 
     | tx_core/axi_master/U19                       | A v -> Y ^            | NAND2X1 | 0.226 | 0.243 |   4.359 |    3.275 | 
     |                                              | \m_r_ach.ARADDR [6] ^ |         | 0.226 | 0.005 |   4.365 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [13]                (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.363
= Slack Time                   -1.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -1.083 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^             | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.855 | 
     | FECTS_clks_clk___L2_I2                       | A ^ -> Y ^             | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.615 | 
     | FECTS_clks_clk___L3_I6                       | A ^ -> Y ^             | CLKBUF1 | 0.218 | 0.252 |   0.720 |   -0.363 | 
     | FECTS_clks_clk___L4_I16                      | A ^ -> Y ^             | CLKBUF1 | 0.113 | 0.222 |   0.942 |   -0.141 | 
     | tx_core/dma_reg_tx/U1720                     | A ^ -> Y ^             | BUFX2   | 0.075 | 0.130 |   1.072 |   -0.011 | 
     | tx_core/dma_reg_tx/U1597                     | A ^ -> Y ^             | BUFX2   | 0.037 | 0.084 |   1.156 |    0.073 | 
     | tx_core/dma_reg_tx/U1596                     | A ^ -> Y ^             | BUFX2   | 0.101 | 0.136 |   1.292 |    0.209 | 
     | tx_core/dma_reg_tx/n3590__L1_I0              | A ^ -> Y ^             | CLKBUF1 | 0.199 | 0.242 |   1.534 |    0.452 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2]             | CLK ^ -> Q v           | DFFSR   | 0.106 | 0.355 |   1.890 |    0.807 | 
     | tx_core/dma_reg_tx/U3409                     | A v -> Y ^             | INVX2   | 0.066 | 0.071 |   1.961 |    0.878 | 
     | tx_core/dma_reg_tx/U1813                     | A ^ -> Y v             | NOR2X1  | 0.088 | 0.090 |   2.051 |    0.968 | 
     | tx_core/dma_reg_tx/U1822                     | A v -> Y ^             | NAND2X1 | 0.068 | 0.080 |   2.131 |    1.048 | 
     | tx_core/dma_reg_tx/FE_PSC128_n2153           | A ^ -> Y ^             | BUFX4   | 0.296 | 0.245 |   2.377 |    1.294 | 
     | tx_core/dma_reg_tx/FE_OFCC32_n2153           | A ^ -> Y ^             | BUFX4   | 0.984 | 0.597 |   2.973 |    1.890 | 
     | tx_core/dma_reg_tx/FE_PSC164_FE_OFCN32_n2153 | A ^ -> Y ^             | BUFX4   | 0.425 | 0.540 |   3.514 |    2.431 | 
     | tx_core/dma_reg_tx/U2662                     | D ^ -> Y v             | OAI22X1 | 0.156 | 0.193 |   3.706 |    2.623 | 
     | tx_core/dma_reg_tx/U2667                     | B v -> Y ^             | NOR2X1  | 0.093 | 0.097 |   3.803 |    2.720 | 
     | tx_core/dma_reg_tx/U2681                     | B ^ -> Y v             | AOI22X1 | 0.121 | 0.123 |   3.926 |    2.843 | 
     | tx_core/dma_reg_tx/U3567                     | A v -> Y ^             | INVX4   | 0.068 | 0.074 |   4.000 |    2.917 | 
     | tx_core/axi_master/U93                       | A ^ -> Y v             | AOI22X1 | 0.250 | 0.120 |   4.120 |    3.038 | 
     | tx_core/axi_master/U91                       | A v -> Y ^             | NAND2X1 | 0.209 | 0.238 |   4.358 |    3.276 | 
     |                                              | \m_r_ach.ARADDR [13] ^ |         | 0.209 | 0.004 |   4.363 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [57]                       (^) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.363
= Slack Time                   -1.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.083 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.855 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.637 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.398 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.133 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.116 | 0.204 |   1.154 |    0.071 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.258 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.455 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v                   | DFFSR   | 0.087 | 0.311 |   1.849 |    0.766 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^                     | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.884 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v                     | NAND3X1 | 0.099 | 0.100 |   2.066 |    0.983 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^                     | INVX2   | 0.069 | 0.075 |   2.141 |    1.058 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v                     | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.128 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^                     | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.231 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v                     | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.314 | 
     | tx_core/axi_master/U261                         | A v -> Y ^                     | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.499 | 
     | tx_core/axi_master/U154                         | B ^ -> Y v                     | NOR2X1  | 0.099 | 0.118 |   2.699 |    1.616 | 
     | tx_core/axi_master/U262                         | B v -> Y ^                     | NAND2X1 | 0.126 | 0.125 |   2.824 |    1.742 | 
     | tx_core/axi_master/U236                         | A ^ -> Y v                     | INVX2   | 0.077 | 0.081 |   2.905 |    1.823 | 
     | tx_core/axi_master/U408                         | B v -> Y ^                     | NAND2X1 | 0.158 | 0.139 |   3.045 |    1.962 | 
     | tx_core/axi_master/U132                         | A ^ -> Y v                     | INVX1   | 0.110 | 0.117 |   3.162 |    2.079 | 
     | tx_core/axi_master/FE_OFCC81_n345               | A v -> Y v                     | BUFX4   | 0.713 | 0.554 |   3.716 |    2.633 | 
     | tx_core/axi_master/U525                         | A v -> Y ^                     | OAI22X1 | 0.432 | 0.637 |   4.353 |    3.270 | 
     |                                                 | \memif_pdfifo1.f0_wdata [57] ^ |         | 0.432 | 0.010 |   4.363 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [49]                       (^) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.362
= Slack Time                   -1.082
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.082 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.854 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.636 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.398 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.133 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.116 | 0.204 |   1.154 |    0.072 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.258 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.455 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v                   | DFFSR   | 0.087 | 0.311 |   1.849 |    0.767 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^                     | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.884 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v                     | NAND3X1 | 0.099 | 0.100 |   2.066 |    0.984 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^                     | INVX2   | 0.069 | 0.075 |   2.141 |    1.058 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v                     | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.128 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^                     | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.231 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v                     | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.315 | 
     | tx_core/axi_master/U261                         | A v -> Y ^                     | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.499 | 
     | tx_core/axi_master/U154                         | B ^ -> Y v                     | NOR2X1  | 0.099 | 0.118 |   2.699 |    1.617 | 
     | tx_core/axi_master/U262                         | B v -> Y ^                     | NAND2X1 | 0.126 | 0.125 |   2.824 |    1.742 | 
     | tx_core/axi_master/U236                         | A ^ -> Y v                     | INVX2   | 0.077 | 0.081 |   2.905 |    1.823 | 
     | tx_core/axi_master/U408                         | B v -> Y ^                     | NAND2X1 | 0.158 | 0.139 |   3.045 |    1.962 | 
     | tx_core/axi_master/U132                         | A ^ -> Y v                     | INVX1   | 0.110 | 0.117 |   3.162 |    2.080 | 
     | tx_core/axi_master/FE_OFCC81_n345               | A v -> Y v                     | BUFX4   | 0.713 | 0.554 |   3.716 |    2.634 | 
     | tx_core/axi_master/U509                         | A v -> Y ^                     | OAI22X1 | 0.412 | 0.638 |   4.354 |    3.272 | 
     |                                                 | \memif_pdfifo1.f0_wdata [49] ^ |         | 0.412 | 0.008 |   4.362 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [62]                       (^) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.357
= Slack Time                   -1.077
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.077 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.849 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.631 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.392 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.127 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.116 | 0.204 |   1.154 |    0.077 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.264 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.461 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v                   | DFFSR   | 0.087 | 0.311 |   1.849 |    0.772 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^                     | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.890 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v                     | NAND3X1 | 0.099 | 0.100 |   2.066 |    0.989 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^                     | INVX2   | 0.069 | 0.075 |   2.141 |    1.064 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v                     | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.134 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^                     | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.237 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v                     | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.320 | 
     | tx_core/axi_master/U261                         | A v -> Y ^                     | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.505 | 
     | tx_core/axi_master/U154                         | B ^ -> Y v                     | NOR2X1  | 0.099 | 0.118 |   2.699 |    1.622 | 
     | tx_core/axi_master/U262                         | B v -> Y ^                     | NAND2X1 | 0.126 | 0.125 |   2.824 |    1.748 | 
     | tx_core/axi_master/U236                         | A ^ -> Y v                     | INVX2   | 0.077 | 0.081 |   2.905 |    1.829 | 
     | tx_core/axi_master/U408                         | B v -> Y ^                     | NAND2X1 | 0.158 | 0.139 |   3.045 |    1.968 | 
     | tx_core/axi_master/U132                         | A ^ -> Y v                     | INVX1   | 0.110 | 0.117 |   3.162 |    2.085 | 
     | tx_core/axi_master/FE_OFCC81_n345               | A v -> Y v                     | BUFX4   | 0.713 | 0.554 |   3.716 |    2.639 | 
     | tx_core/axi_master/U535                         | A v -> Y ^                     | OAI22X1 | 0.406 | 0.632 |   4.348 |    3.271 | 
     |                                                 | \memif_pdfifo1.f0_wdata [62] ^ |         | 0.406 | 0.009 |   4.357 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [39]                       (^) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.355
= Slack Time                   -1.075
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.075 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.847 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.629 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.391 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.126 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.116 | 0.204 |   1.154 |    0.079 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.265 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.462 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v                   | DFFSR   | 0.087 | 0.311 |   1.849 |    0.774 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^                     | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.891 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v                     | NAND3X1 | 0.099 | 0.100 |   2.066 |    0.991 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^                     | INVX2   | 0.069 | 0.075 |   2.141 |    1.065 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v                     | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.135 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^                     | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.238 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v                     | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.322 | 
     | tx_core/axi_master/U261                         | A v -> Y ^                     | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.506 | 
     | tx_core/axi_master/U154                         | B ^ -> Y v                     | NOR2X1  | 0.099 | 0.118 |   2.699 |    1.624 | 
     | tx_core/axi_master/U262                         | B v -> Y ^                     | NAND2X1 | 0.126 | 0.125 |   2.824 |    1.749 | 
     | tx_core/axi_master/U236                         | A ^ -> Y v                     | INVX2   | 0.077 | 0.081 |   2.905 |    1.830 | 
     | tx_core/axi_master/U408                         | B v -> Y ^                     | NAND2X1 | 0.158 | 0.139 |   3.045 |    1.969 | 
     | tx_core/axi_master/U132                         | A ^ -> Y v                     | INVX1   | 0.110 | 0.117 |   3.162 |    2.087 | 
     | tx_core/axi_master/FE_OFCC81_n345               | A v -> Y v                     | BUFX4   | 0.713 | 0.554 |   3.716 |    2.641 | 
     | tx_core/axi_master/U489                         | A v -> Y ^                     | OAI22X1 | 0.380 | 0.631 |   4.347 |    3.272 | 
     |                                                 | \memif_pdfifo1.f0_wdata [39] ^ |         | 0.380 | 0.008 |   4.355 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [46]                       (^) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.353
= Slack Time                   -1.073
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.073 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.845 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.628 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.389 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.124 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.116 | 0.204 |   1.154 |    0.081 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.267 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.464 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v                   | DFFSR   | 0.087 | 0.311 |   1.849 |    0.775 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^                     | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.893 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v                     | NAND3X1 | 0.099 | 0.100 |   2.066 |    0.992 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^                     | INVX2   | 0.069 | 0.075 |   2.141 |    1.067 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v                     | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.137 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^                     | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.240 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v                     | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.323 | 
     | tx_core/axi_master/U261                         | A v -> Y ^                     | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.508 | 
     | tx_core/axi_master/U154                         | B ^ -> Y v                     | NOR2X1  | 0.099 | 0.118 |   2.699 |    1.625 | 
     | tx_core/axi_master/U262                         | B v -> Y ^                     | NAND2X1 | 0.126 | 0.125 |   2.824 |    1.751 | 
     | tx_core/axi_master/U236                         | A ^ -> Y v                     | INVX2   | 0.077 | 0.081 |   2.905 |    1.832 | 
     | tx_core/axi_master/U408                         | B v -> Y ^                     | NAND2X1 | 0.158 | 0.139 |   3.045 |    1.971 | 
     | tx_core/axi_master/U132                         | A ^ -> Y v                     | INVX1   | 0.110 | 0.117 |   3.162 |    2.088 | 
     | tx_core/axi_master/FE_OFCC81_n345               | A v -> Y v                     | BUFX4   | 0.713 | 0.554 |   3.716 |    2.643 | 
     | tx_core/axi_master/U503                         | A v -> Y ^                     | OAI22X1 | 0.377 | 0.631 |   4.347 |    3.274 | 
     |                                                 | \memif_pdfifo1.f0_wdata [46] ^ |         | 0.377 | 0.006 |   4.353 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [24]                (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.353
= Slack Time                   -1.073
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -1.073 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^             | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.845 | 
     | FECTS_clks_clk___L2_I2                       | A ^ -> Y ^             | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.605 | 
     | FECTS_clks_clk___L3_I6                       | A ^ -> Y ^             | CLKBUF1 | 0.218 | 0.252 |   0.720 |   -0.353 | 
     | FECTS_clks_clk___L4_I16                      | A ^ -> Y ^             | CLKBUF1 | 0.113 | 0.222 |   0.942 |   -0.131 | 
     | tx_core/dma_reg_tx/U1720                     | A ^ -> Y ^             | BUFX2   | 0.075 | 0.130 |   1.072 |   -0.001 | 
     | tx_core/dma_reg_tx/U1597                     | A ^ -> Y ^             | BUFX2   | 0.037 | 0.084 |   1.156 |    0.083 | 
     | tx_core/dma_reg_tx/U1596                     | A ^ -> Y ^             | BUFX2   | 0.101 | 0.136 |   1.292 |    0.219 | 
     | tx_core/dma_reg_tx/n3590__L1_I0              | A ^ -> Y ^             | CLKBUF1 | 0.199 | 0.242 |   1.534 |    0.461 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2]             | CLK ^ -> Q ^           | DFFSR   | 0.131 | 0.355 |   1.889 |    0.816 | 
     | tx_core/dma_reg_tx/FE_PSC2812_N41            | A ^ -> Y ^             | BUFX2   | 0.062 | 0.117 |   2.006 |    0.933 | 
     | tx_core/dma_reg_tx/U1808                     | B ^ -> Y v             | NOR2X1  | 0.094 | 0.076 |   2.082 |    1.010 | 
     | tx_core/dma_reg_tx/U1818                     | A v -> Y ^             | NAND2X1 | 0.075 | 0.088 |   2.171 |    1.098 | 
     | tx_core/dma_reg_tx/FE_PSC2808_n2150          | A ^ -> Y ^             | BUFX4   | 0.663 | 0.435 |   2.606 |    1.533 | 
     | tx_core/dma_reg_tx/FE_PSC170_FE_OFCN42_n2150 | A ^ -> Y ^             | BUFX4   | 0.451 | 0.637 |   3.243 |    2.170 | 
     | tx_core/dma_reg_tx/U3215                     | A ^ -> Y v             | OAI21X1 | 0.121 | 0.161 |   3.404 |    2.331 | 
     | tx_core/dma_reg_tx/U3468                     | A v -> Y ^             | INVX1   | 0.070 | 0.077 |   3.481 |    2.408 | 
     | tx_core/dma_reg_tx/U3216                     | C ^ -> Y v             | OAI21X1 | 0.111 | 0.052 |   3.533 |    2.460 | 
     | tx_core/dma_reg_tx/U3220                     | A v -> Y ^             | NOR2X1  | 0.101 | 0.087 |   3.620 |    2.547 | 
     | tx_core/dma_reg_tx/U3234                     | B ^ -> Y v             | AOI22X1 | 0.077 | 0.086 |   3.706 |    2.634 | 
     | tx_core/dma_reg_tx/FE_PSC2810_n2048          | A v -> Y v             | BUFX4   | 0.101 | 0.158 |   3.865 |    2.792 | 
     | tx_core/dma_reg_tx/U3589                     | A v -> Y ^             | INVX8   | 0.067 | 0.079 |   3.944 |    2.871 | 
     | tx_core/axi_master/U57                       | A ^ -> Y v             | AOI22X1 | 0.189 | 0.085 |   4.029 |    2.956 | 
     | tx_core/axi_master/U55                       | A v -> Y ^             | NAND2X1 | 0.345 | 0.316 |   4.345 |    3.272 | 
     |                                              | \m_r_ach.ARADDR [24] ^ |         | 0.345 | 0.008 |   4.353 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [52]                       (^) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.352
= Slack Time                   -1.072
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.072 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.844 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.626 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.387 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.122 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.116 | 0.204 |   1.154 |    0.082 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.269 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.466 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v                   | DFFSR   | 0.087 | 0.311 |   1.849 |    0.777 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^                     | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.894 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v                     | NAND3X1 | 0.099 | 0.100 |   2.066 |    0.994 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^                     | INVX2   | 0.069 | 0.075 |   2.141 |    1.069 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v                     | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.139 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^                     | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.242 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v                     | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.325 | 
     | tx_core/axi_master/U261                         | A v -> Y ^                     | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.509 | 
     | tx_core/axi_master/U154                         | B ^ -> Y v                     | NOR2X1  | 0.099 | 0.118 |   2.699 |    1.627 | 
     | tx_core/axi_master/U262                         | B v -> Y ^                     | NAND2X1 | 0.126 | 0.125 |   2.824 |    1.752 | 
     | tx_core/axi_master/U236                         | A ^ -> Y v                     | INVX2   | 0.077 | 0.081 |   2.905 |    1.833 | 
     | tx_core/axi_master/U408                         | B v -> Y ^                     | NAND2X1 | 0.158 | 0.139 |   3.045 |    1.973 | 
     | tx_core/axi_master/U132                         | A ^ -> Y v                     | INVX1   | 0.110 | 0.117 |   3.162 |    2.090 | 
     | tx_core/axi_master/FE_OFCC81_n345               | A v -> Y v                     | BUFX4   | 0.713 | 0.554 |   3.716 |    2.644 | 
     | tx_core/axi_master/U515                         | A v -> Y ^                     | OAI22X1 | 0.414 | 0.626 |   4.342 |    3.270 | 
     |                                                 | \memif_pdfifo1.f0_wdata [52] ^ |         | 0.414 | 0.010 |   4.352 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [47]                       (^) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.351
= Slack Time                   -1.071
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.071 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.843 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.625 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.386 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.121 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.116 | 0.204 |   1.154 |    0.083 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.270 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.466 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v                   | DFFSR   | 0.087 | 0.311 |   1.849 |    0.778 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^                     | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.895 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v                     | NAND3X1 | 0.099 | 0.100 |   2.066 |    0.995 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^                     | INVX2   | 0.069 | 0.075 |   2.141 |    1.070 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v                     | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.139 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^                     | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.242 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v                     | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.326 | 
     | tx_core/axi_master/U261                         | A v -> Y ^                     | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.510 | 
     | tx_core/axi_master/U154                         | B ^ -> Y v                     | NOR2X1  | 0.099 | 0.118 |   2.699 |    1.628 | 
     | tx_core/axi_master/U262                         | B v -> Y ^                     | NAND2X1 | 0.126 | 0.125 |   2.824 |    1.753 | 
     | tx_core/axi_master/U236                         | A ^ -> Y v                     | INVX2   | 0.077 | 0.081 |   2.905 |    1.834 | 
     | tx_core/axi_master/U408                         | B v -> Y ^                     | NAND2X1 | 0.158 | 0.139 |   3.045 |    1.974 | 
     | tx_core/axi_master/U132                         | A ^ -> Y v                     | INVX1   | 0.110 | 0.117 |   3.162 |    2.091 | 
     | tx_core/axi_master/FE_OFCC81_n345               | A v -> Y v                     | BUFX4   | 0.713 | 0.554 |   3.716 |    2.645 | 
     | tx_core/axi_master/U505                         | A v -> Y ^                     | OAI22X1 | 0.381 | 0.628 |   4.344 |    3.274 | 
     |                                                 | \memif_pdfifo1.f0_wdata [47] ^ |         | 0.381 | 0.006 |   4.351 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [47]                       (^) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.350
= Slack Time                   -1.070
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.070 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.842 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.624 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.386 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.121 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.116 | 0.204 |   1.154 |    0.084 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.270 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.467 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v                   | DFFSR   | 0.087 | 0.311 |   1.849 |    0.779 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^                     | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.896 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v                     | NAND3X1 | 0.099 | 0.100 |   2.066 |    0.996 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^                     | INVX2   | 0.069 | 0.075 |   2.141 |    1.070 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v                     | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.140 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^                     | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.243 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v                     | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.327 | 
     | tx_core/axi_master/U261                         | A v -> Y ^                     | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.511 | 
     | tx_core/axi_master/U118                         | A ^ -> Y v                     | NOR2X1  | 0.165 | 0.192 |   2.773 |    1.703 | 
     | tx_core/axi_master/FE_PSC204_n6                 | A v -> Y v                     | BUFX2   | 0.055 | 0.144 |   2.917 |    1.847 | 
     | tx_core/axi_master/U115                         | A v -> Y ^                     | NAND2X1 | 0.137 | 0.126 |   3.043 |    1.972 | 
     | tx_core/axi_master/U238                         | A ^ -> Y v                     | INVX2   | 0.073 | 0.075 |   3.118 |    2.048 | 
     | tx_core/axi_master/FE_OFCC99_n279               | A v -> Y v                     | BUFX4   | 0.740 | 0.580 |   3.698 |    2.627 | 
     | tx_core/axi_master/U375                         | A v -> Y ^                     | OAI22X1 | 0.447 | 0.643 |   4.340 |    3.270 | 
     |                                                 | \memif_pdfifo2.f0_wdata [47] ^ |         | 0.447 | 0.010 |   4.350 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [26]                (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.350
= Slack Time                   -1.070
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -1.070 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^             | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.842 | 
     | FECTS_clks_clk___L2_I2                       | A ^ -> Y ^             | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.602 | 
     | FECTS_clks_clk___L3_I6                       | A ^ -> Y ^             | CLKBUF1 | 0.218 | 0.252 |   0.720 |   -0.350 | 
     | FECTS_clks_clk___L4_I16                      | A ^ -> Y ^             | CLKBUF1 | 0.113 | 0.222 |   0.942 |   -0.128 | 
     | tx_core/dma_reg_tx/U1720                     | A ^ -> Y ^             | BUFX2   | 0.075 | 0.130 |   1.072 |    0.002 | 
     | tx_core/dma_reg_tx/U1597                     | A ^ -> Y ^             | BUFX2   | 0.037 | 0.084 |   1.156 |    0.086 | 
     | tx_core/dma_reg_tx/U1596                     | A ^ -> Y ^             | BUFX2   | 0.101 | 0.136 |   1.292 |    0.222 | 
     | tx_core/dma_reg_tx/n3590__L1_I0              | A ^ -> Y ^             | CLKBUF1 | 0.199 | 0.242 |   1.534 |    0.464 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2]             | CLK ^ -> Q ^           | DFFSR   | 0.131 | 0.355 |   1.889 |    0.819 | 
     | tx_core/dma_reg_tx/FE_PSC2812_N41            | A ^ -> Y ^             | BUFX2   | 0.062 | 0.117 |   2.006 |    0.936 | 
     | tx_core/dma_reg_tx/U1808                     | B ^ -> Y v             | NOR2X1  | 0.094 | 0.076 |   2.082 |    1.013 | 
     | tx_core/dma_reg_tx/U1818                     | A v -> Y ^             | NAND2X1 | 0.075 | 0.088 |   2.171 |    1.101 | 
     | tx_core/dma_reg_tx/FE_PSC2808_n2150          | A ^ -> Y ^             | BUFX4   | 0.663 | 0.435 |   2.606 |    1.536 | 
     | tx_core/dma_reg_tx/FE_PSC170_FE_OFCN42_n2150 | A ^ -> Y ^             | BUFX4   | 0.451 | 0.637 |   3.243 |    2.173 | 
     | tx_core/dma_reg_tx/U3329                     | A ^ -> Y v             | OAI21X1 | 0.136 | 0.158 |   3.401 |    2.331 | 
     | tx_core/dma_reg_tx/U3592                     | A v -> Y ^             | INVX1   | 0.073 | 0.080 |   3.481 |    2.411 | 
     | tx_core/dma_reg_tx/U3330                     | C ^ -> Y v             | OAI21X1 | 0.115 | 0.056 |   3.537 |    2.467 | 
     | tx_core/dma_reg_tx/U3332                     | A v -> Y ^             | NOR2X1  | 0.098 | 0.087 |   3.624 |    2.554 | 
     | tx_core/dma_reg_tx/U3333                     | D ^ -> Y v             | AOI22X1 | 0.229 | 0.189 |   3.814 |    2.744 | 
     | tx_core/dma_reg_tx/U3593                     | A v -> Y ^             | INVX4   | 0.109 | 0.135 |   3.949 |    2.879 | 
     | tx_core/axi_master/U51                       | A ^ -> Y v             | AOI22X1 | 0.213 | 0.105 |   4.054 |    2.984 | 
     | tx_core/axi_master/U49                       | A v -> Y ^             | NAND2X1 | 0.294 | 0.292 |   4.345 |    3.275 | 
     |                                              | \m_r_ach.ARADDR [26] ^ |         | 0.294 | 0.005 |   4.350 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [14]                (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.350
= Slack Time                   -1.070
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -1.070 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^             | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.842 | 
     | FECTS_clks_clk___L2_I2                       | A ^ -> Y ^             | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -0.602 | 
     | FECTS_clks_clk___L3_I6                       | A ^ -> Y ^             | CLKBUF1 | 0.218 | 0.252 |   0.720 |   -0.350 | 
     | FECTS_clks_clk___L4_I16                      | A ^ -> Y ^             | CLKBUF1 | 0.113 | 0.222 |   0.942 |   -0.128 | 
     | tx_core/dma_reg_tx/U1720                     | A ^ -> Y ^             | BUFX2   | 0.075 | 0.130 |   1.072 |    0.002 | 
     | tx_core/dma_reg_tx/U1597                     | A ^ -> Y ^             | BUFX2   | 0.037 | 0.084 |   1.156 |    0.086 | 
     | tx_core/dma_reg_tx/U1596                     | A ^ -> Y ^             | BUFX2   | 0.101 | 0.136 |   1.292 |    0.222 | 
     | tx_core/dma_reg_tx/n3590__L1_I0              | A ^ -> Y ^             | CLKBUF1 | 0.199 | 0.242 |   1.534 |    0.465 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2]             | CLK ^ -> Q v           | DFFSR   | 0.106 | 0.355 |   1.890 |    0.820 | 
     | tx_core/dma_reg_tx/U3409                     | A v -> Y ^             | INVX2   | 0.066 | 0.071 |   1.961 |    0.891 | 
     | tx_core/dma_reg_tx/U1813                     | A ^ -> Y v             | NOR2X1  | 0.088 | 0.090 |   2.051 |    0.981 | 
     | tx_core/dma_reg_tx/U1822                     | A v -> Y ^             | NAND2X1 | 0.068 | 0.080 |   2.131 |    1.061 | 
     | tx_core/dma_reg_tx/FE_PSC128_n2153           | A ^ -> Y ^             | BUFX4   | 0.296 | 0.245 |   2.377 |    1.307 | 
     | tx_core/dma_reg_tx/FE_OFCC32_n2153           | A ^ -> Y ^             | BUFX4   | 0.984 | 0.597 |   2.973 |    1.903 | 
     | tx_core/dma_reg_tx/FE_PSC164_FE_OFCN32_n2153 | A ^ -> Y ^             | BUFX4   | 0.425 | 0.540 |   3.514 |    2.444 | 
     | tx_core/dma_reg_tx/U2689                     | D ^ -> Y v             | OAI22X1 | 0.120 | 0.191 |   3.705 |    2.635 | 
     | tx_core/dma_reg_tx/U2690                     | B v -> Y ^             | NOR2X1  | 0.088 | 0.092 |   3.797 |    2.727 | 
     | tx_core/dma_reg_tx/U2704                     | B ^ -> Y v             | AOI22X1 | 0.117 | 0.120 |   3.917 |    2.847 | 
     | tx_core/dma_reg_tx/U3569                     | A v -> Y ^             | INVX4   | 0.095 | 0.101 |   4.017 |    2.948 | 
     | tx_core/axi_master/U90                       | A ^ -> Y v             | AOI22X1 | 0.237 | 0.120 |   4.138 |    3.068 | 
     | tx_core/axi_master/U88                       | A v -> Y ^             | NAND2X1 | 0.180 | 0.209 |   4.347 |    3.277 | 
     |                                              | \m_r_ach.ARADDR [14] ^ |         | 0.180 | 0.003 |   4.350 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [41]                       (^) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.349
= Slack Time                   -1.069
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.069 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.841 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.624 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.385 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.120 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.116 | 0.204 |   1.154 |    0.085 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.271 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.468 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v                   | DFFSR   | 0.087 | 0.311 |   1.849 |    0.779 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^                     | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.897 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v                     | NAND3X1 | 0.099 | 0.100 |   2.066 |    0.996 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^                     | INVX2   | 0.069 | 0.075 |   2.141 |    1.071 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v                     | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.141 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^                     | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.244 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v                     | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.327 | 
     | tx_core/axi_master/U261                         | A v -> Y ^                     | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.512 | 
     | tx_core/axi_master/U154                         | B ^ -> Y v                     | NOR2X1  | 0.099 | 0.118 |   2.699 |    1.629 | 
     | tx_core/axi_master/U262                         | B v -> Y ^                     | NAND2X1 | 0.126 | 0.125 |   2.824 |    1.755 | 
     | tx_core/axi_master/U236                         | A ^ -> Y v                     | INVX2   | 0.077 | 0.081 |   2.905 |    1.836 | 
     | tx_core/axi_master/U408                         | B v -> Y ^                     | NAND2X1 | 0.158 | 0.139 |   3.045 |    1.975 | 
     | tx_core/axi_master/U132                         | A ^ -> Y v                     | INVX1   | 0.110 | 0.117 |   3.162 |    2.092 | 
     | tx_core/axi_master/FE_OFCC81_n345               | A v -> Y v                     | BUFX4   | 0.713 | 0.554 |   3.716 |    2.647 | 
     | tx_core/axi_master/U493                         | A v -> Y ^                     | OAI22X1 | 0.378 | 0.627 |   4.343 |    3.273 | 
     |                                                 | \memif_pdfifo1.f0_wdata [41] ^ |         | 0.378 | 0.007 |   4.349 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [62]                       (^) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.349
= Slack Time                   -1.069
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.069 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.841 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.623 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.385 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.120 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.116 | 0.204 |   1.154 |    0.085 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.271 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.468 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v                   | DFFSR   | 0.087 | 0.311 |   1.849 |    0.780 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^                     | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.897 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v                     | NAND3X1 | 0.099 | 0.100 |   2.066 |    0.997 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^                     | INVX2   | 0.069 | 0.075 |   2.141 |    1.071 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v                     | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.141 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^                     | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.244 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v                     | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.328 | 
     | tx_core/axi_master/U261                         | A v -> Y ^                     | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.512 | 
     | tx_core/axi_master/U118                         | A ^ -> Y v                     | NOR2X1  | 0.165 | 0.192 |   2.773 |    1.704 | 
     | tx_core/axi_master/FE_PSC204_n6                 | A v -> Y v                     | BUFX2   | 0.055 | 0.144 |   2.917 |    1.848 | 
     | tx_core/axi_master/U115                         | A v -> Y ^                     | NAND2X1 | 0.137 | 0.126 |   3.043 |    1.974 | 
     | tx_core/axi_master/U238                         | A ^ -> Y v                     | INVX2   | 0.073 | 0.075 |   3.118 |    2.049 | 
     | tx_core/axi_master/FE_OFCC99_n279               | A v -> Y v                     | BUFX4   | 0.740 | 0.580 |   3.698 |    2.629 | 
     | tx_core/axi_master/U405                         | A v -> Y ^                     | OAI22X1 | 0.450 | 0.644 |   4.342 |    3.272 | 
     |                                                 | \memif_pdfifo2.f0_wdata [62] ^ |         | 0.450 | 0.008 |   4.349 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [42]                       (^) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.349
= Slack Time                   -1.069
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.069 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.841 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.623 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.384 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.119 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.116 | 0.204 |   1.154 |    0.085 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.272 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.469 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v                   | DFFSR   | 0.087 | 0.311 |   1.849 |    0.780 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^                     | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.897 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v                     | NAND3X1 | 0.099 | 0.100 |   2.066 |    0.997 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^                     | INVX2   | 0.069 | 0.075 |   2.141 |    1.072 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v                     | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.141 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^                     | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.244 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v                     | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.328 | 
     | tx_core/axi_master/U261                         | A v -> Y ^                     | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.512 | 
     | tx_core/axi_master/U154                         | B ^ -> Y v                     | NOR2X1  | 0.099 | 0.118 |   2.699 |    1.630 | 
     | tx_core/axi_master/U262                         | B v -> Y ^                     | NAND2X1 | 0.126 | 0.125 |   2.824 |    1.755 | 
     | tx_core/axi_master/U236                         | A ^ -> Y v                     | INVX2   | 0.077 | 0.081 |   2.905 |    1.836 | 
     | tx_core/axi_master/U408                         | B v -> Y ^                     | NAND2X1 | 0.158 | 0.139 |   3.045 |    1.976 | 
     | tx_core/axi_master/U132                         | A ^ -> Y v                     | INVX1   | 0.110 | 0.117 |   3.162 |    2.093 | 
     | tx_core/axi_master/FE_OFCC81_n345               | A v -> Y v                     | BUFX4   | 0.713 | 0.554 |   3.716 |    2.647 | 
     | tx_core/axi_master/U495                         | A v -> Y ^                     | OAI22X1 | 0.375 | 0.626 |   4.342 |    3.273 | 
     |                                                 | \memif_pdfifo1.f0_wdata [42] ^ |         | 0.375 | 0.007 |   4.349 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [54]                       (^) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.349
= Slack Time                   -1.069
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.069 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.841 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.623 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.384 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.119 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.116 | 0.204 |   1.154 |    0.085 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.272 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.469 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v                   | DFFSR   | 0.087 | 0.311 |   1.849 |    0.780 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^                     | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.898 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v                     | NAND3X1 | 0.099 | 0.100 |   2.066 |    0.997 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^                     | INVX2   | 0.069 | 0.075 |   2.141 |    1.072 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v                     | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.142 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^                     | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.245 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v                     | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.328 | 
     | tx_core/axi_master/U261                         | A v -> Y ^                     | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.513 | 
     | tx_core/axi_master/U154                         | B ^ -> Y v                     | NOR2X1  | 0.099 | 0.118 |   2.699 |    1.630 | 
     | tx_core/axi_master/U262                         | B v -> Y ^                     | NAND2X1 | 0.126 | 0.125 |   2.824 |    1.756 | 
     | tx_core/axi_master/U236                         | A ^ -> Y v                     | INVX2   | 0.077 | 0.081 |   2.905 |    1.836 | 
     | tx_core/axi_master/U408                         | B v -> Y ^                     | NAND2X1 | 0.158 | 0.139 |   3.045 |    1.976 | 
     | tx_core/axi_master/U132                         | A ^ -> Y v                     | INVX1   | 0.110 | 0.117 |   3.162 |    2.093 | 
     | tx_core/axi_master/FE_OFCC81_n345               | A v -> Y v                     | BUFX4   | 0.713 | 0.554 |   3.716 |    2.647 | 
     | tx_core/axi_master/U519                         | A v -> Y ^                     | OAI22X1 | 0.374 | 0.625 |   4.341 |    3.272 | 
     |                                                 | \memif_pdfifo1.f0_wdata [54] ^ |         | 0.374 | 0.008 |   4.349 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [63]                       (^) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.348
= Slack Time                   -1.068
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.068 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.840 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.623 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.384 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.119 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.116 | 0.204 |   1.154 |    0.086 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.272 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.469 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v                   | DFFSR   | 0.087 | 0.311 |   1.849 |    0.780 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^                     | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.898 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v                     | NAND3X1 | 0.099 | 0.100 |   2.066 |    0.997 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^                     | INVX2   | 0.069 | 0.075 |   2.141 |    1.072 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v                     | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.142 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^                     | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.245 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v                     | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.328 | 
     | tx_core/axi_master/U261                         | A v -> Y ^                     | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.513 | 
     | tx_core/axi_master/U154                         | B ^ -> Y v                     | NOR2X1  | 0.099 | 0.118 |   2.699 |    1.631 | 
     | tx_core/axi_master/U262                         | B v -> Y ^                     | NAND2X1 | 0.126 | 0.125 |   2.824 |    1.756 | 
     | tx_core/axi_master/U236                         | A ^ -> Y v                     | INVX2   | 0.077 | 0.081 |   2.905 |    1.837 | 
     | tx_core/axi_master/U408                         | B v -> Y ^                     | NAND2X1 | 0.158 | 0.139 |   3.045 |    1.976 | 
     | tx_core/axi_master/U132                         | A ^ -> Y v                     | INVX1   | 0.110 | 0.117 |   3.162 |    2.093 | 
     | tx_core/axi_master/FE_OFCC81_n345               | A v -> Y v                     | BUFX4   | 0.713 | 0.554 |   3.716 |    2.648 | 
     | tx_core/axi_master/U537                         | A v -> Y ^                     | OAI22X1 | 0.375 | 0.626 |   4.342 |    3.273 | 
     |                                                 | \memif_pdfifo1.f0_wdata [63] ^ |         | 0.375 | 0.007 |   4.348 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [34]                       (^) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.348
= Slack Time                   -1.068
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.068 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.840 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.622 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.384 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.118 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.116 | 0.204 |   1.154 |    0.086 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.273 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.469 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v                   | DFFSR   | 0.087 | 0.311 |   1.849 |    0.781 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^                     | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.898 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v                     | NAND3X1 | 0.099 | 0.100 |   2.066 |    0.998 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^                     | INVX2   | 0.069 | 0.075 |   2.141 |    1.072 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v                     | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.142 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^                     | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.245 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v                     | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.329 | 
     | tx_core/axi_master/U261                         | A v -> Y ^                     | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.513 | 
     | tx_core/axi_master/U154                         | B ^ -> Y v                     | NOR2X1  | 0.099 | 0.118 |   2.699 |    1.631 | 
     | tx_core/axi_master/U262                         | B v -> Y ^                     | NAND2X1 | 0.126 | 0.125 |   2.824 |    1.756 | 
     | tx_core/axi_master/U236                         | A ^ -> Y v                     | INVX2   | 0.077 | 0.081 |   2.905 |    1.837 | 
     | tx_core/axi_master/U408                         | B v -> Y ^                     | NAND2X1 | 0.158 | 0.139 |   3.045 |    1.977 | 
     | tx_core/axi_master/U132                         | A ^ -> Y v                     | INVX1   | 0.110 | 0.117 |   3.162 |    2.094 | 
     | tx_core/axi_master/FE_OFCC81_n345               | A v -> Y v                     | BUFX4   | 0.713 | 0.554 |   3.716 |    2.648 | 
     | tx_core/axi_master/U479                         | A v -> Y ^                     | OAI22X1 | 0.414 | 0.623 |   4.339 |    3.271 | 
     |                                                 | \memif_pdfifo1.f0_wdata [34] ^ |         | 0.414 | 0.009 |   4.348 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [51]                       (^) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (^) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.347
= Slack Time                   -1.067
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.067 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.839 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.621 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.382 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.117 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.116 | 0.204 |   1.154 |    0.087 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.274 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.470 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.107 | 0.307 |   1.844 |    0.777 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A ^ -> Y v                     | NOR2X1  | 0.109 | 0.120 |   1.964 |    0.897 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A v -> Y ^                     | NAND3X1 | 0.168 | 0.174 |   2.138 |    1.071 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A ^ -> Y v                     | INVX2   | 0.079 | 0.075 |   2.213 |    1.146 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A v -> Y ^                     | NAND3X1 | 0.115 | 0.126 |   2.339 |    1.272 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A ^ -> Y v                     | NOR2X1  | 0.115 | 0.112 |   2.451 |    1.384 | 
     | tx_core/axi_master/U258                         | C v -> Y ^                     | NAND3X1 | 0.129 | 0.127 |   2.577 |    1.511 | 
     | tx_core/axi_master/U261                         | A ^ -> Y v                     | NAND3X1 | 0.119 | 0.113 |   2.690 |    1.623 | 
     | tx_core/axi_master/U154                         | B v -> Y ^                     | NOR2X1  | 0.108 | 0.112 |   2.802 |    1.735 | 
     | tx_core/axi_master/U540                         | A ^ -> Y v                     | NAND2X1 | 0.051 | 0.052 |   2.854 |    1.787 | 
     | tx_core/axi_master/FE_PSC212_n818               | A v -> Y v                     | BUFX4   | 0.119 | 0.161 |   3.015 |    1.948 | 
     | tx_core/axi_master/U156                         | A v -> Y ^                     | INVX8   | 0.089 | 0.111 |   3.126 |    2.059 | 
     | tx_core/axi_master/FE_PSC156_n1504              | A ^ -> Y ^                     | BUFX4   | 0.759 | 0.507 |   3.633 |    2.566 | 
     | tx_core/axi_master/U643                         | S ^ -> Y v                     | MUX2X1  | 0.085 | 0.514 |   4.147 |    3.080 | 
     | tx_core/axi_master/U644                         | A v -> Y ^                     | INVX2   | 0.224 | 0.185 |   4.332 |    3.265 | 
     |                                                 | \memif_pdfifo0.f0_wdata [51] ^ |         | 0.224 | 0.015 |   4.347 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 

