Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Fri Nov 21 14:01:46 2025

Timing Constraint:
-------------------------------------------------------
create_clock -name {sys_clk} [get_ports {sys_clk}] -period {20.000} -waveform {0.000 10.000}

Inferred clocks commands :
-------------------------------------------------------
create_generated_clock -name {sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred} -master_clock {sys_clk} -source [get_ports {sys_clk}] -edges {1 2 3} -edge_shift {0.000000 40.101010 80.202020} [get_pins {u_pll_0/u_gpll.CLKOUT1}] -add
create_generated_clock -name {sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred} -master_clock {sys_clk} -source [get_ports {sys_clk}] -edges {1 2 3} -edge_shift {0.000000 -6.632997 -13.265993} [get_pins {u_pll_0/u_gpll.CLKOUT0}] -add
create_generated_clock -name {sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred} -master_clock {sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred} -source [get_pins {u_pll_0/u_gpll.CLKOUT0}] -edges {1 2 3} -edge_shift {0.000000 -2.693603 -5.387205} [get_pins {u_pll_1/u_gpll.CLKOUT0}] -add


IO Constraint :
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME           | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | CP_DIFFOUT_DYN_EN     | CP_DIFFIN_DYN_EN     | DIFFOUT_EN0     | DIFFOUT_EN1     | IN_MAG     | HYS     | DYN_TERM     | TX_VCM_0     | TX_VCM_1     | IO_REGISTER     | VIRTUAL_IO     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| tmds_clk_n         | output            | R17     | 3.3       | TMDS           | 5         | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| tmds_clk_p         | output            | R16     | 3.3       | TMDS           | 5         | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| tmds_data_n[0]     | output            | T15     | 3.3       | TMDS           | 5         | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| tmds_data_n[1]     | output            | K15     | 3.3       | TMDS           | 5         | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| tmds_data_n[2]     | output            | R15     | 3.3       | TMDS           | 5         | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| tmds_data_p[0]     | output            | T14     | 3.3       | TMDS           | 5         | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| tmds_data_p[1]     | output            | J14     | 3.3       | TMDS           | 5         | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| tmds_data_p[2]     | output            | P14     | 3.3       | TMDS           | 5         | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| sys_clk            | input             | P3      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-----------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst     | Clk_Inst_Name     | Net_Name        | Fanout     
+-----------------------------------------------------------------------------------------------+
| CLKOUT0             | u_pll_0/u_gpll      | clkbufg_0         | ntclkbufg_0     | 144        
| CLKOUT0             | u_pll_1/u_gpll      | clkbufg_1         | ntclkbufg_1     | 16         
| CLKOUT1             | u_pll_0/u_gpll      | clkbufg_2         | ntclkbufg_2     | 14         
+-----------------------------------------------------------------------------------------------+


Reset Signal:
+--------------------------------------------------------------------------------------------+
| Net_Name                           | Rst_Source_Inst                         | Fanout     
+--------------------------------------------------------------------------------------------+
| N6                                 | N6                                      | 14         
| sync_vg/N0_rnmt                    | sync_vg/N0                              | 59         
| sync_vg/y_act[11:0]_or             | sync_vg/y_act[11:0]_or_inv              | 12         
| _$$_GND_$$_                        | _$$_GND_$$_                             | 10         
| u_dvi_transmitter/reset            | u_dvi_transmitter/reset_syn/reset_2     | 23         
| u_dvi_transmitter/reset_syn/N0     | u_dvi_transmitter/reset_syn/N0          | 2          
+--------------------------------------------------------------------------------------------+


CE Signal:
+---------------------------------------------------------------------+
| Net_Name                  | CE_Source_Inst            | Fanout     
+---------------------------------------------------------------------+
| sync_vg/N82               | sync_vg/N82_17            | 11         
| video_display/move_en     | video_display/N105_34     | 22         
+---------------------------------------------------------------------+


Other High Fanout Signal:
+------------------------------------------------------------------------------------------------------+
| Net_Name                                    | Driver                                   | Fanout     
+------------------------------------------------------------------------------------------------------+
| ntclkbufg_0                                 | clkbufg_0                                | 144        
| sync_vg/N0_rnmt                             | sync_vg/N0                               | 60         
| u_dvi_transmitter/encoder_b/de_reg_rnmt     | u_dvi_transmitter/encoder_b/de_reg       | 44         
| _N1534_cpy                                  | N42_12_cpy                               | 38         
| _N1532_cpy                                  | N42_10_cpy                               | 24         
| _N1533                                      | N42_11                                   | 24         
| u_dvi_transmitter/encoder_g/n0q_m [3]       | u_dvi_transmitter/encoder_g/n0q_m[3]     | 23         
| u_dvi_transmitter/reset                     | u_dvi_transmitter/reset_syn/reset_2      | 23         
| video_display/move_en                       | video_display/N105_34                    | 22         
| u_dvi_transmitter/encoder_g/n1q_m [3]       | u_dvi_transmitter/encoder_g/n1q_m[3]     | 21         
| video_display/N6                            | video_display/N6_mux10_4                 | 20         
| sync_vg/h_count [11]                        | sync_vg/h_count[11]                      | 19         
| u_dvi_transmitter/encoder_b/n1q_m [3]       | u_dvi_transmitter/encoder_b/n1q_m[3]     | 16         
| u_dvi_transmitter/encoder_b/n0q_m [3]       | u_dvi_transmitter/encoder_b/n0q_m[3]     | 16         
| ntclkbufg_1                                 | clkbufg_1                                | 16         
| sync_vg/_N1163                              | sync_vg/N4_mux6_1                        | 15         
| _N1535                                      | N42_16                                   | 14         
| ntclkbufg_2                                 | clkbufg_2                                | 14         
| N6                                          | N6                                       | 14         
| u_dvi_transmitter/encoder_b/cnt [4]         | u_dvi_transmitter/encoder_b/cnt[4]       | 13         
| sync_vg/y_act[11:0]_or                      | sync_vg/y_act[11:0]_or_inv               | 12         
| sync_vg/_N38                                | sync_vg/N4_mux2_2                        | 12         
| u_dvi_transmitter/encoder_g/cnt [4]         | u_dvi_transmitter/encoder_g/cnt[4]       | 11         
| sync_vg/N82                                 | sync_vg/N82_17                           | 11         
| sync_vg/N62                                 | sync_vg/N62_mux11_3                      | 11         
| video_display/h_direct                      | video_display/h_direct                   | 11         
| video_display/v_direct                      | video_display/v_direct                   | 11         
| sync_vg/v_count [0]                         | sync_vg/v_count[0]                       | 10         
| video_display/block_x [0]                   | video_display/block_x[0]                 | 10         
| sync_vg/h_count [6]                         | sync_vg/h_count[6]                       | 10         
| video_display/block_y [3]                   | video_display/block_y[3]                 | 9          
| sync_vg/h_count [7]                         | sync_vg/h_count[7]                       | 9          
| u_dvi_transmitter/encoder_r/cnt [4]         | u_dvi_transmitter/encoder_r/cnt[4]       | 8          
| video_display/block_y [5]                   | video_display/block_y[5]                 | 8          
| video_display/block_y [6]                   | video_display/block_y[6]                 | 8          
| video_display/block_y [4]                   | video_display/block_y[4]                 | 8          
| sync_vg/v_count [1]                         | sync_vg/v_count[1]                       | 8          
| sync_vg/v_count [5]                         | sync_vg/v_count[5]                       | 8          
| u_dvi_transmitter/encoder_r/decision2       | u_dvi_transmitter/encoder_r/N95          | 7          
| video_display/block_x [1]                   | video_display/block_x[1]                 | 7          
| sync_vg/v_count [6]                         | sync_vg/v_count[6]                       | 7          
| video_display/block_x [4]                   | video_display/block_x[4]                 | 7          
| u_dvi_transmitter/encoder_g/decision2       | u_dvi_transmitter/encoder_g/N95          | 7          
| sync_vg/v_count [10]                        | sync_vg/v_count[10]                      | 7          
| sync_vg/v_count [3]                         | sync_vg/v_count[3]                       | 7          
| sync_vg/v_count [4]                         | sync_vg/v_count[4]                       | 7          
| video_display/block_x [7]                   | video_display/block_x[7]                 | 6          
| video_display/block_x [8]                   | video_display/block_x[8]                 | 6          
| video_display/block_x [9]                   | video_display/block_x[9]                 | 6          
| video_display/block_x [10]                  | video_display/block_x[10]                | 6          
| video_display/block_y [0]                   | video_display/block_y[0]                 | 6          
| sync_vg/v_count [2]                         | sync_vg/v_count[2]                       | 6          
| video_display/block_x [6]                   | video_display/block_x[6]                 | 6          
| video_display/block_x [5]                   | video_display/block_x[5]                 | 6          
| sync_vg/v_count [9]                         | sync_vg/v_count[9]                       | 6          
| sync_vg/v_count [8]                         | sync_vg/v_count[8]                       | 6          
| video_display/block_y [7]                   | video_display/block_y[7]                 | 6          
| video_display/block_y [8]                   | video_display/block_y[8]                 | 6          
| video_display/block_y [9]                   | video_display/block_y[9]                 | 6          
| video_display/block_y [10]                  | video_display/block_y[10]                | 6          
| sync_vg/v_count [7]                         | sync_vg/v_count[7]                       | 6          
| video_display/block_x [3]                   | video_display/block_x[3]                 | 6          
| sync_vg/h_count [0]                         | sync_vg/h_count[0]                       | 6          
| video_display/block_y [1]                   | video_display/block_y[1]                 | 5          
| sync_vg/N91_inv                             | sync_vg/N91_inv                          | 5          
| sync_vg/h_count [9]                         | sync_vg/h_count[9]                       | 5          
| sync_vg/h_count [8]                         | sync_vg/h_count[8]                       | 5          
| u_dvi_transmitter/encoder_b/cnt [3]         | u_dvi_transmitter/encoder_b/cnt[3]       | 5          
| u_dvi_transmitter/encoder_g/cnt [3]         | u_dvi_transmitter/encoder_g/cnt[3]       | 5          
| sync_vg/h_count [5]                         | sync_vg/h_count[5]                       | 5          
| sync_vg/h_count [4]                         | sync_vg/h_count[4]                       | 5          
| u_dvi_transmitter/encoder_b/N171            | u_dvi_transmitter/encoder_b/N171_4       | 5          
| sync_vg/h_count [3]                         | sync_vg/h_count[3]                       | 5          
| u_dvi_transmitter/blue_10bit [0]            | u_dvi_transmitter/encoder_b/dout[0]      | 5          
| u_dvi_transmitter/green_10bit [0]           | u_dvi_transmitter/encoder_g/dout[0]      | 5          
| rstn_1ms[0]                                 | rstn_1ms[0]                              | 5          
| u_dvi_transmitter/encoder_r/cnt [3]         | u_dvi_transmitter/encoder_r/cnt[3]       | 5          
| sync_vg/h_count [2]                         | sync_vg/h_count[2]                       | 5          
| sync_vg/h_count [1]                         | sync_vg/h_count[1]                       | 5          
| sync_vg/h_count [10]                        | sync_vg/h_count[10]                      | 5          
| u_dvi_transmitter/red_10bit [0]             | u_dvi_transmitter/encoder_r/dout[0]      | 5          
| rstn_1ms[6]                                 | rstn_1ms[6]                              | 4          
| rstn_1ms[7]                                 | rstn_1ms[7]                              | 4          
| rstn_1ms[8]                                 | rstn_1ms[8]                              | 4          
| rstn_1ms[9]                                 | rstn_1ms[9]                              | 4          
| rstn_1ms[10]                                | rstn_1ms[10]                             | 4          
| rstn_1ms[11]                                | rstn_1ms[11]                             | 4          
| rstn_1ms[12]                                | rstn_1ms[12]                             | 4          
| u_dvi_transmitter/encoder_r/cnt [2]         | u_dvi_transmitter/encoder_r/cnt[2]       | 4          
| u_dvi_transmitter/encoder_r/cnt [1]         | u_dvi_transmitter/encoder_r/cnt[1]       | 4          
| u_dvi_transmitter/encoder_g/cnt [2]         | u_dvi_transmitter/encoder_g/cnt[2]       | 4          
| act_x[3]                                    | sync_vg/x_act[3]                         | 4          
| act_x[4]                                    | sync_vg/x_act[4]                         | 4          
| video_display/block_x [2]                   | video_display/block_x[2]                 | 4          
| rstn_1ms[4]                                 | rstn_1ms[4]                              | 4          
| act_x[5]                                    | sync_vg/x_act[5]                         | 4          
| act_x[6]                                    | sync_vg/x_act[6]                         | 4          
| act_x[7]                                    | sync_vg/x_act[7]                         | 4          
| act_x[8]                                    | sync_vg/x_act[8]                         | 4          
| act_x[9]                                    | sync_vg/x_act[9]                         | 4          
+------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 80            | 0                  
| FF                    | 150      | 35600         | 1                  
| LUT                   | 288      | 17800         | 2                  
| Distributed RAM       | 0        | 5500          | 0                  
| DRM                   | 0        | 55            | 0                  
| IO                    | 9        | 150           | 6                  
| RCKB                  | 0        | 12            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 3        | 32            | 10                 
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 12            | 0                  
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 2        | 3             | 67                 
| PPLL                  | 0        | 3             | 0                  
| DDRPHY_CPD            | 0        | 6             | 0                  
| HCKB                  | 0        | 48            | 0                  
| IOCKB                 | 0        | 12            | 0                  
| MRCKB                 | 0        | 6             | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 3             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 24            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.05 sec.


Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                       
+-------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/User/Files/project_self/OPHW_25H/workspace/10_hdmi_block_move/project/synthesize/hdmi_block_move_syn.adf     
| Output     | E:/User/Files/project_self/OPHW_25H/workspace/10_hdmi_block_move/project/device_map/hdmi_block_move_map.adf     
|            | E:/User/Files/project_self/OPHW_25H/workspace/10_hdmi_block_move/project/device_map/hdmi_block_move_dmr.prt     
|            | E:/User/Files/project_self/OPHW_25H/workspace/10_hdmi_block_move/project/device_map/hdmi_block_move.dmr         
|            | E:/User/Files/project_self/OPHW_25H/workspace/10_hdmi_block_move/project/device_map/dmr.db                      
+-------------------------------------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 298 MB
Total CPU time to dev_map completion : 0h:0m:5s
Process Total CPU time to dev_map completion : 0h:0m:5s
Total real time to dev_map completion : 0h:0m:7s
