Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Mar 11 22:34:36 2025
| Host         : Siddesh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file rgb_no_overlap_timing_summary_routed.rpt -pb rgb_no_overlap_timing_summary_routed.pb -rpx rgb_no_overlap_timing_summary_routed.rpx -warn_on_violation
| Design       : rgb_no_overlap
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (4)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_prv_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            det
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.868ns  (logic 3.325ns (56.667%)  route 2.543ns (43.333%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE                         0.000     0.000 r  FSM_sequential_prv_state_reg[2]/C
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FSM_sequential_prv_state_reg[2]/Q
                         net (fo=4, routed)           0.831     1.250    prv_state[2]
    SLICE_X0Y0           LUT3 (Prop_lut3_I2_O)        0.299     1.549 r  det_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.712     3.261    det_OBUF
    U15                  OBUF (Prop_obuf_I_O)         2.607     5.868 r  det_OBUF_inst/O
                         net (fo=0)                   0.000     5.868    det
    U15                                                               r  det (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G
                            (input port)
  Destination:            FSM_sequential_prv_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.223ns  (logic 1.179ns (36.572%)  route 2.045ns (63.428%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  G (IN)
                         net (fo=0)                   0.000     0.000    G
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  G_IBUF_inst/O
                         net (fo=3, routed)           1.380     2.310    G_IBUF
    SLICE_X1Y0           LUT6 (Prop_lut6_I2_O)        0.124     2.434 r  FSM_sequential_prv_state[1]_i_2/O
                         net (fo=1, routed)           0.665     3.099    nxt_state__0[1]
    SLICE_X1Y0           LUT2 (Prop_lut2_I0_O)        0.124     3.223 r  FSM_sequential_prv_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.223    FSM_sequential_prv_state[1]_i_1_n_0
    SLICE_X1Y0           FDRE                                         r  FSM_sequential_prv_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            FSM_sequential_prv_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.106ns  (logic 1.208ns (38.899%)  route 1.898ns (61.101%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  R (IN)
                         net (fo=0)                   0.000     0.000    R
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  R_IBUF_inst/O
                         net (fo=3, routed)           1.406     2.340    R_IBUF
    SLICE_X0Y0           LUT6 (Prop_lut6_I5_O)        0.124     2.464 r  FSM_sequential_prv_state[2]_i_2/O
                         net (fo=1, routed)           0.492     2.956    nxt_state__0[2]
    SLICE_X1Y0           LUT2 (Prop_lut2_I0_O)        0.150     3.106 r  FSM_sequential_prv_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.106    FSM_sequential_prv_state[2]_i_1_n_0
    SLICE_X1Y0           FDRE                                         r  FSM_sequential_prv_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            FSM_sequential_prv_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.591ns  (logic 1.184ns (45.711%)  route 1.407ns (54.289%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  B (IN)
                         net (fo=0)                   0.000     0.000    B
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  B_IBUF_inst/O
                         net (fo=3, routed)           1.255     2.192    B_IBUF
    SLICE_X1Y0           LUT6 (Prop_lut6_I3_O)        0.124     2.316 r  FSM_sequential_prv_state[0]_i_2/O
                         net (fo=1, routed)           0.151     2.467    nxt_state__0[0]
    SLICE_X1Y0           LUT2 (Prop_lut2_I0_O)        0.124     2.591 r  FSM_sequential_prv_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.591    FSM_sequential_prv_state[0]_i_1_n_0
    SLICE_X1Y0           FDRE                                         r  FSM_sequential_prv_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_prv_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_prv_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.456ns  (logic 0.272ns (59.623%)  route 0.184ns (40.377%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE                         0.000     0.000 r  FSM_sequential_prv_state_reg[2]/C
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM_sequential_prv_state_reg[2]/Q
                         net (fo=4, routed)           0.134     0.262    prv_state[2]
    SLICE_X1Y0           LUT6 (Prop_lut6_I0_O)        0.099     0.361 r  FSM_sequential_prv_state[0]_i_2/O
                         net (fo=1, routed)           0.050     0.411    nxt_state__0[0]
    SLICE_X1Y0           LUT2 (Prop_lut2_I0_O)        0.045     0.456 r  FSM_sequential_prv_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.456    FSM_sequential_prv_state[0]_i_1_n_0
    SLICE_X1Y0           FDRE                                         r  FSM_sequential_prv_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_prv_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_prv_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.503ns  (logic 0.228ns (45.290%)  route 0.275ns (54.710%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE                         0.000     0.000 r  FSM_sequential_prv_state_reg[1]/C
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_sequential_prv_state_reg[1]/Q
                         net (fo=4, routed)           0.120     0.261    prv_state[1]
    SLICE_X0Y0           LUT6 (Prop_lut6_I1_O)        0.045     0.306 r  FSM_sequential_prv_state[2]_i_2/O
                         net (fo=1, routed)           0.155     0.461    nxt_state__0[2]
    SLICE_X1Y0           LUT2 (Prop_lut2_I0_O)        0.042     0.503 r  FSM_sequential_prv_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.503    FSM_sequential_prv_state[2]_i_1_n_0
    SLICE_X1Y0           FDRE                                         r  FSM_sequential_prv_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_sequential_prv_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.614ns  (logic 0.209ns (34.052%)  route 0.405ns (65.948%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U16                  IBUF (Prop_ibuf_I_O)         0.164     0.164 f  rst_IBUF_inst/O
                         net (fo=3, routed)           0.405     0.569    rst_IBUF
    SLICE_X1Y0           LUT2 (Prop_lut2_I1_O)        0.045     0.614 r  FSM_sequential_prv_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.614    FSM_sequential_prv_state[1]_i_1_n_0
    SLICE_X1Y0           FDRE                                         r  FSM_sequential_prv_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_prv_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            det
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.789ns  (logic 1.311ns (73.254%)  route 0.478ns (26.746%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE                         0.000     0.000 r  FSM_sequential_prv_state_reg[1]/C
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_sequential_prv_state_reg[1]/Q
                         net (fo=4, routed)           0.121     0.262    prv_state[1]
    SLICE_X0Y0           LUT3 (Prop_lut3_I0_O)        0.045     0.307 r  det_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.357     0.664    det_OBUF
    U15                  OBUF (Prop_obuf_I_O)         1.125     1.789 r  det_OBUF_inst/O
                         net (fo=0)                   0.000     1.789    det
    U15                                                               r  det (OUT)
  -------------------------------------------------------------------    -------------------





