.OS
.CODE
.ADDR x8200
LBL_8200 CONST R6, #16
LBL_8201 HICONST R6, #176
LBL_8202 CONST R0, #16
LBL_8203 HICONST R0, #208
LBL_8204 CONST R7, #16
LBL_8205 HICONST R7, #208
LBL_8206 CONST R1, #16
LBL_8207 HICONST R1, #176
LBL_8208 OR R4, R4, R6
LBL_8209 HICONST R3, #0
LBL_820a SLL R3, R3, #0
LBL_820b AND R5, R0, #-3
LBL_820c CONST R5, #0
LBL_820d ADD R5, R5, #1
LBL_820e CMP R1, R7
LBL_820f ADD R4, R2, #-11
LBL_8210 MOD R2, R7, R4
LBL_8211 CMPI R5, #5
LBL_8212 BRnp LBL_820d
LBL_8213 DIV R5, R4, R7
LBL_8214 HICONST R3, #150
LBL_8215 ADD R4, R0, #1
LBL_8216 SRA R4, R2, #12
LBL_8217 CMPU R6, R6
LBL_8218 MOD R4, R0, R2
LBL_8219 SRA R5, R0, #8
LBL_821a CONST R4, #24
LBL_821b HICONST R3, #207
LBL_821c CONST R2, #189
LBL_821d CONST R4, #0
LBL_821e ADD R4, R4, #1
LBL_821f OR R3, R2, R1
LBL_8220 ADD R2, R2, R5
LBL_8221 HICONST R5, #65
LBL_8222 HICONST R2, #4
LBL_8223 CMPI R4, #1
LBL_8224 BRnp LBL_821e
LBL_8225 SLL R2, R2, #5
LBL_8226 ADD R2, R7, 0
LBL_8227 CONST R4, #0
LBL_8228 ADD R4, R4, #1
LBL_8229 OR R3, R1, R1
LBL_822a CMP R7, R2
LBL_822b CMPI R5, #-62
LBL_822c ADD R7, R0, R3
LBL_822d SRA R3, R7, #12
LBL_822e CMPI R4, #4
LBL_822f BRnp LBL_8228
LBL_8230 SUB R5, R3, R1
LBL_8231 BRz LBL_8236
LBL_8232 HICONST R4, #79
LBL_8233 MOD R5, R1, R6
LBL_8234 HICONST R4, #246
LBL_8235 CONST R4, #242
LBL_8236 SRA R5, R1, #3
LBL_8237 CMP R6, R5
LBL_8238 NOT R4, R4
LBL_8239 CONST R4, #0
LBL_823a ADD R4, R4, #1
LBL_823b NOT R7, R5
LBL_823c DIV R7, R3, R2
LBL_823d DIV R7, R6, R0
LBL_823e DIV R7, R3, R5
LBL_823f NOT R3, R7
LBL_8240 SRL R7, R6, #8
LBL_8241 ADD R3, R7, R5
LBL_8242 HICONST R5, #200
LBL_8243 CMPI R4, #3
LBL_8244 BRnp LBL_823a
LBL_8245 CONST R3, #-120
LBL_8246 CONST R5, #-115
LBL_8247 HICONST R7, #23
LBL_8248 HICONST R3, #252
LBL_8249 CONST R3, #0
LBL_824a ADD R3, R3, #1
LBL_824b ADD R7, R4, #13
LBL_824c NOT R7, R6
LBL_824d SLL R5, R4, #4
LBL_824e SRA R5, R6, #14
LBL_824f MOD R5, R0, R5
LBL_8250 MOD R4, R5, R0
LBL_8251 CONST R5, #-215
LBL_8252 CMPIU R2, #83
LBL_8253 CMPI R3, #5
LBL_8254 BRnp LBL_824a
LBL_8255 DIV R7, R1, R1
LBL_8256 DIV R7, R5, R5
LBL_8257 ADD R5, R6, R5
LBL_8258 ADD R5, R1, 0
LBL_8259 ADD R4, R3, #-12
LBL_825a HICONST R1, #44
LBL_825b MOD R4, R6, R7
LBL_825c ADD R7, R1, #-15
LBL_825d MOD R1, R3, R4
LBL_825e CONST R7, #0
LBL_825f ADD R7, R7, #1
LBL_8260 SLL R4, R1, #12
LBL_8261 CONST R1, #-24
LBL_8262 NOT R4, R6
LBL_8263 SRA R3, R6, #5
LBL_8264 ADD R4, R3, R2
LBL_8265 XOR R4, R6, R5
LBL_8266 CONST R3, #95
LBL_8267 HICONST R3, #122
LBL_8268 CMPI R7, #2
LBL_8269 BRnp LBL_825f
LBL_826a CMPI R7, #53
LBL_826b CONST R4, #5
LBL_826c CONST R7, #0
LBL_826d ADD R7, R7, #1
LBL_826e SRL R3, R4, #11
LBL_826f SRL R1, R1, #9
LBL_8270 CMPU R0, R5
LBL_8271 HICONST R1, #183
LBL_8272 CMPI R7, #3
LBL_8273 BRnp LBL_826d
LBL_8274 AND R1, R6, R7
LBL_8275 CONST R7, #235
LBL_8276 SRL R1, R3, #7
LBL_8277 DIV R7, R5, R0
LBL_8278 CONST R7, #0
LBL_8279 ADD R7, R7, #1
LBL_827a SRA R4, R2, #3
LBL_827b HICONST R4, #112
LBL_827c CMPI R7, #1
LBL_827d BRnp LBL_8279
LBL_827e CONST R7, #-151
LBL_827f NOT R1, R2
LBL_8280 HICONST R7, #139
LBL_8281 HICONST R1, #98
LBL_8282 TRAP #30
LBL_8283 AND R7, R7, #-12
LBL_8284 CONST R1, #-74
LBL_8285 BRp LBL_8288
LBL_8286 MUL R7, R3, R5
LBL_8287 CONST R4, #-255
LBL_8288 SUB R7, R1, R4
LBL_8289 AND R3, R3, #15
LBL_828a CONST R1, #0
LBL_828b ADD R1, R1, #1
LBL_828c MUL R3, R2, R7
LBL_828d SRL R7, R3, #7
LBL_828e HICONST R3, #161
LBL_828f XOR R3, R7, R3
LBL_8290 CMPI R1, #6
LBL_8291 BRnp LBL_828b
LBL_8292 SRL R7, R2, #4
LBL_8293 HICONST R4, #213
LBL_8294 AND R7, R3, R5
LBL_8295 CONST R7, #228
LBL_8296 CMPI R4, #-38
LBL_8297 HICONST R4, #212
LBL_8298 CMPI R3, #-43
LBL_8299 SRL R3, R4, #3
LBL_829a CONST R1, #0
LBL_829b ADD R1, R1, #1
LBL_829c CMPIU R4, #108
LBL_829d ADD R3, R2, #-3
LBL_829e HICONST R4, #160
LBL_829f CMPIU R5, #116
LBL_82a0 CMPI R1, #6
LBL_82a1 BRnp LBL_829b
LBL_82a2 CONST R7, #-186
LBL_82a3 SRA R1, R0, #11
LBL_82a4 ADD R3, R5, R6
LBL_82a5 JMP LBL_82aa
LBL_82a6 SRL R1, R4, #5
LBL_82a7 HICONST R7, #24
LBL_82a8 CMPU R5, R0
LBL_82a9 ADD R3, R4, #-10
LBL_82aa SLL R7, R1, #15
LBL_82ab HICONST R3, #98
LBL_82ac DIV R1, R7, R0
LBL_82ad BRnz LBL_82b1
LBL_82ae BRzp LBL_82b0
LBL_82af AND R1, R6, #-15
LBL_82b0 HICONST R3, #30
LBL_82b1 BRn LBL_82b5
LBL_82b2 SRL R1, R3, #6
LBL_82b3 CONST R7, #-132
LBL_82b4 CONST R7, #30
LBL_82b5 AND R3, R5, R0
LBL_82b6 CMPI R3, #31
LBL_82b7 SLL R1, R0, #14
LBL_82b8 HICONST R4, #208
LBL_82b9 CMPIU R6, #68
LBL_82ba CONST R7, #0
LBL_82bb ADD R7, R7, #1
LBL_82bc SUB R4, R3, R6
LBL_82bd MUL R1, R2, R6
LBL_82be HICONST R1, #77
LBL_82bf NOT R3, R2
LBL_82c0 XOR R1, R4, R6
LBL_82c1 SRA R1, R3, #13
LBL_82c2 SRA R1, R3, #4
LBL_82c3 CMPU R5, R6
LBL_82c4 OR R4, R3, R4
LBL_82c5 CMPI R7, #3
LBL_82c6 BRnp LBL_82bb
LBL_82c7 MUL R3, R3, R4
LBL_82c8 CONST R3, #0
LBL_82c9 ADD R3, R3, #1
LBL_82ca ADD R1, R7, #13
LBL_82cb MOD R7, R7, R1
LBL_82cc SUB R1, R7, R1
LBL_82cd SRL R1, R7, #10
LBL_82ce CMPI R3, #3
LBL_82cf BRnp LBL_82c9
LBL_82d0 AND R7, R0, #-12
LBL_82d1 CONST R4, #-46
LBL_82d2 BRnz LBL_82d6
LBL_82d3 ADD R1, R1, R4
LBL_82d4 BRn LBL_82d9
LBL_82d5 CONST R3, #-245
LBL_82d6 CMPIU R1, #36
LBL_82d7 MOD R3, R3, R5
LBL_82d8 SRA R3, R7, #11
LBL_82d9 HICONST R1, #51
LBL_82da SRA R1, R5, #14
LBL_82db CONST R3, #-22
LBL_82dc SUB R4, R6, R2
LBL_82dd SRL R7, R4, #8
LBL_82de AND R3, R5, #4
LBL_82df SUB R7, R4, R3
LBL_82e0 CONST R7, #33
LBL_82e1 CMPIU R3, #85
LBL_82e2 MOD R1, R5, R7
LBL_82e3 SRA R1, R5, #1
LBL_82e4 CMP R0, R2
LBL_82e5 CONST R3, #-124
LBL_82e6 SRL R1, R7, #7
LBL_82e7 AND R7, R6, #-12
LBL_82e8 ADD R1, R5, R3
LBL_82e9 SRL R4, R4, #15
LBL_82ea NOT R3, R3
LBL_82eb OR R7, R6, R2
LBL_82ec XOR R3, R7, R1
LBL_82ed ADD R1, R2, 0
LBL_82ee SUB R2, R6, R3
LBL_82ef CMPIU R0, #66
LBL_82f0 HICONST R7, #126
LBL_82f1 NOT R2, R5
LBL_82f2 LEA R3, LBL_82fe
LBL_82f4 CMPI R1, #33
LBL_82f5 HICONST R4, #180
LBL_82f6 AND R4, R1, R4
LBL_82f7 MOD R7, R0, R5
LBL_82f8 CMPI R0, #-37
LBL_82f9 JMPR R3
LBL_82fa CMPU R5, R4
LBL_82fb SRA R4, R5, #11
LBL_82fc CONST R3, #-95
LBL_82fd NOT R4, R0
LBL_82fe ADD R2, R7, R4
LBL_82ff ADD R2, R3, R1
LBL_8300 BRz LBL_8304
LBL_8301 BRnp LBL_8305
LBL_8302 DIV R2, R4, R6
LBL_8303 ADD R7, R2, R7
LBL_8304 BRn LBL_8308
LBL_8305 BRz LBL_8308
LBL_8306 BRn LBL_8308
LBL_8307 CMPIU R7, #30
LBL_8308 SLL R2, R5, #15
LBL_8309 HICONST R3, #155
LBL_830a CMPI R4, #3
LBL_830b NOT R3, R7
LBL_830c BRnzp LBL_830e
LBL_830d NOT R7, R4
LBL_830e OR R4, R5, R7
LBL_830f AND R2, R7, #-16
LBL_8310 SLL R3, R0, #14
LBL_8311 HICONST R7, #227
LBL_8312 HICONST R7, #30
LBL_8313 SUB R3, R4, R6
LBL_8314 MOD R7, R4, R3
LBL_8315 HICONST R7, #238
LBL_8316 CONST R7, #-237
LBL_8317 BRn LBL_8319
LBL_8318 CMPU R3, R3
LBL_8319 CONST R3, #-131
LBL_831a SUB R7, R0, R2
LBL_831b ADD R7, R7, #15
LBL_831c BRp LBL_831f
LBL_831d ADD R7, R7, #4
LBL_831e AND R2, R3, R0
LBL_831f CONST R7, #107
LBL_8320 LEA R7, LBL_832c
LBL_8322 HICONST R2, #248
LBL_8323 JSRR R7
LBL_8324 CONST R2, #-15
LBL_8325 XOR R3, R0, R1
LBL_8326 OR R7, R3, R0
LBL_8327 CMP R6, R6
LBL_8328 SRL R2, R0, #15
LBL_8329 HICONST R4, #101
LBL_832a CONST R7, #19
LBL_832b CMP R3, R7
LBL_832c MOD R2, R0, R3
LBL_832d DIV R3, R4, R1
LBL_832e MOD R3, R2, R2
LBL_832f ADD R4, R2, #-4
LBL_8330 CONST R7, #-134
LBL_8331 DIV R2, R1, R4
LBL_8332 SLL R3, R1, #8
LBL_8333 CONST R2, #0
LBL_8334 ADD R2, R2, #1
LBL_8335 HICONST R4, #145
LBL_8336 HICONST R3, #187
LBL_8337 AND R4, R5, R0
LBL_8338 CMPI R2, #4
LBL_8339 BRnp LBL_8334
LBL_833a CONST R3, #0
LBL_833b ADD R3, R3, #1
LBL_833c HICONST R4, #109
LBL_833d MOD R7, R5, R0
LBL_833e CMPI R3, #5
LBL_833f BRnp LBL_833b
LBL_8340 TRAP #14
LBL_8341 CMPI R4, #-48
LBL_8342 BRnp LBL_8345
LBL_8343 SUB R3, R5, R2
LBL_8344 SUB R7, R4, R6
LBL_8345 HICONST R7, #74
LBL_8346 CONST R3, #-126
LBL_8347 ADD R3, R0, 0
LBL_8348 HICONST R2, #26
LBL_8349 CONST R4, #3
LBL_834a MOD R0, R3, R0
LBL_834b SLL R4, R6, #3
LBL_834c CMPU R4, R1
LBL_834d SRL R2, R2, #15
LBL_834e CMPU R6, R2
LBL_834f CONST R4, #-147
LBL_8350 AND R0, R6, #5
LBL_8351 CMPU R0, R4
LBL_8352 OR R4, R1, R0
LBL_8353 SLL R0, R3, #13
LBL_8354 CONST R7, #0
LBL_8355 ADD R7, R7, #1
LBL_8356 CONST R0, #-54
LBL_8357 CMPI R7, #7
LBL_8358 BRnp LBL_8355
LBL_8359 HICONST R0, #100
LBL_835a AND R0, R7, #-1
LBL_835b CONST R4, #45
LBL_835c ADD R7, R0, #-3
LBL_835d HICONST R4, #146
LBL_835e DIV R2, R4, R2
LBL_835f XOR R7, R3, R4
LBL_8360 BRnz LBL_8363
LBL_8361 SUB R7, R7, R0
LBL_8362 CONST R4, #66
LBL_8363 HICONST R7, #140
LBL_8364 CONST R4, #223
LBL_8365 BRz LBL_8369
LBL_8366 ADD R2, R3, R2
LBL_8367 ADD R7, R0, #-14
LBL_8368 ADD R7, R5, #-2
LBL_8369 CMPI R6, #-24
LBL_836a HICONST R0, #169
LBL_836b CMPIU R5, #14
LBL_836c CONST R2, #-156
LBL_836d ADD R7, R5, 0
LBL_836e MOD R4, R5, R6
LBL_836f BRz LBL_8373
LBL_8370 BRnzp LBL_8372
LBL_8371 MUL R2, R7, R2
LBL_8372 SLL R5, R7, #7
LBL_8373 BRn LBL_8375
LBL_8374 CONST R5, #-35
LBL_8375 SRA R4, R7, #11
LBL_8376 MOD R0, R4, R4
LBL_8377 SRA R5, R7, #7
LBL_8378 SRA R0, R0, #9
LBL_8379 SUB R4, R7, R5
LBL_837a CMPI R5, #25
LBL_837b CMPU R2, R3
LBL_837c SLL R4, R3, #9
LBL_837d HICONST R4, #30
LBL_837e CONST R0, #235
LBL_837f ADD R0, R1, #8
LBL_8380 CONST R2, #-41
LBL_8381 AND R4, R1, #14
LBL_8382 CONST R4, #-54
LBL_8383 CONST R0, #0
LBL_8384 ADD R0, R0, #1
LBL_8385 SUB R4, R7, R4
LBL_8386 MUL R2, R5, R7
LBL_8387 XOR R2, R3, R7
LBL_8388 CMP R3, R6
LBL_8389 CONST R5, #126
LBL_838a HICONST R4, #95
LBL_838b CMP R7, R7
LBL_838c ADD R5, R6, #-16
LBL_838d SUB R5, R6, R6
LBL_838e CMPI R0, #4
LBL_838f BRnp LBL_8384
LBL_8390 ADD R4, R1, R1
LBL_8391 NOT R4, R1
LBL_8392 SUB R2, R3, R7
LBL_8393 CONST R0, #0
LBL_8394 ADD R0, R0, #1
LBL_8395 CMPIU R6, #101
LBL_8396 DIV R5, R1, R6
LBL_8397 NOT R2, R7
LBL_8398 CMPI R0, #6
LBL_8399 BRnp LBL_8394
LBL_839a CONST R4, #126
LBL_839b MOD R4, R3, R3
LBL_839c ADD R2, R1, R3
LBL_839d HICONST R5, #221
LBL_839e CMP R5, R0
LBL_839f CONST R4, #152
LBL_83a0 AND R0, R5, #-5
LBL_83a1 CMPU R7, R6
LBL_83a2 CONST R0, #0
LBL_83a3 ADD R0, R0, #1
LBL_83a4 CMPU R4, R6
LBL_83a5 SUB R4, R4, R1
LBL_83a6 HICONST R2, #140
LBL_83a7 MOD R5, R4, R6
LBL_83a8 CMPI R5, #28
LBL_83a9 CMPU R5, R7
LBL_83aa MOD R5, R4, R4
LBL_83ab AND R5, R6, R1
LBL_83ac CMPI R0, #5
LBL_83ad BRnp LBL_83a3
LBL_83ae DIV R4, R5, R3
LBL_83af CMP R0, R2
LBL_83b0 BRnz LBL_83b3
LBL_83b1 DIV R4, R3, R4
LBL_83b2 MOD R0, R4, R7
LBL_83b3 HICONST R2, #131
LBL_83b4 CMP R1, R5
LBL_83b5 CONST R2, #0
LBL_83b6 ADD R2, R2, #1
LBL_83b7 XOR R0, R0, R6
LBL_83b8 CMPI R2, #5
LBL_83b9 BRnp LBL_83b6
LBL_83ba CONST R0, #0
LBL_83bb ADD R0, R0, #1
LBL_83bc SRL R4, R3, #7
LBL_83bd ADD R5, R7, R6
LBL_83be MUL R2, R7, R2
LBL_83bf SRL R5, R7, #6
LBL_83c0 ADD R5, R2, R6
LBL_83c1 CMPU R3, R5
LBL_83c2 CMPU R7, R2
LBL_83c3 XOR R4, R7, R2
LBL_83c4 CMPU R4, R7
LBL_83c5 CMPI R0, #5
LBL_83c6 BRnp LBL_83bb
LBL_83c7 CONST R5, #-76
LBL_83c8 OR R0, R7, R7
LBL_83c9 DIV R2, R1, R5
LBL_83ca OR R2, R0, R2
LBL_83cb AND R2, R4, R5
LBL_83cc CONST R2, #164
LBL_83cd SRA R5, R6, #12
LBL_83ce CONST R0, #0
LBL_83cf ADD R0, R0, #1
LBL_83d0 CONST R4, #-5
LBL_83d1 ADD R2, R6, R4
LBL_83d2 CONST R2, #-193
LBL_83d3 CMPIU R3, #23
LBL_83d4 MOD R4, R7, R3
LBL_83d5 CONST R4, #59
LBL_83d6 MOD R2, R1, R1
LBL_83d7 ADD R4, R3, #4
LBL_83d8 HICONST R5, #208
LBL_83d9 CONST R4, #113
LBL_83da CMPI R0, #1
LBL_83db BRnp LBL_83cf
LBL_83dc CMPU R1, R7
LBL_83dd BRnp LBL_83e2
LBL_83de NOT R0, R2
LBL_83df CONST R4, #219
LBL_83e0 ADD R5, R0, #-13
LBL_83e1 BRp LBL_83e6
LBL_83e2 OR R4, R4, R7
LBL_83e3 HICONST R5, #38
LBL_83e4 CONST R0, #-146
LBL_83e5 AND R4, R6, #-15
LBL_83e6 MUL R4, R7, R7
LBL_83e7 SUB R5, R2, R1
LBL_83e8 OR R2, R4, R3
LBL_83e9 MOD R2, R5, R3
LBL_83ea OR R5, R4, R1
LBL_83eb CONST R4, #0
LBL_83ec ADD R4, R4, #1
LBL_83ed MOD R5, R0, R3
LBL_83ee OR R2, R3, R2
LBL_83ef HICONST R5, #101
LBL_83f0 SRL R5, R3, #14
LBL_83f1 MOD R0, R2, R1
LBL_83f2 SUB R2, R5, R3
LBL_83f3 CONST R5, #-48
LBL_83f4 CMPI R2, #62
LBL_83f5 CMPI R4, #6
LBL_83f6 BRnp LBL_83ec
LBL_83f7 CONST R0, #0
LBL_83f8 ADD R0, R0, #1
LBL_83f9 SRL R4, R1, #2
LBL_83fa DIV R4, R6, R5
LBL_83fb ADD R2, R2, R5
LBL_83fc AND R2, R1, R1
LBL_83fd CONST R4, #-211
LBL_83fe CONST R5, #-72
LBL_83ff ADD R2, R6, #-1
LBL_8400 CMPI R0, #4
LBL_8401 BRnp LBL_83f8
LBL_8402 HICONST R5, #232
LBL_8403 SLL R0, R1, #12
LBL_8404 SLL R2, R6, #11
LBL_8405 XOR R4, R1, R3
LBL_8406 SRA R2, R5, #3
LBL_8407 ADD R5, R6, 0
LBL_8408 SRA R0, R2, #0
LBL_8409 HICONST R4, #201
LBL_840a HICONST R0, #231
LBL_840b CONST R4, #96
LBL_840c CONST R6, #-131
LBL_840d CMP R1, R3
LBL_840e AND R2, R0, R6
LBL_840f XOR R2, R2, R4
LBL_8410 CONST R4, #210
LBL_8411 XOR R4, R1, R2
LBL_8412 CMP R1, R6
LBL_8413 CONST R0, #210
LBL_8414 SUB R0, R2, R5
LBL_8415 CONST R0, #-32
LBL_8416 DIV R6, R5, R2
LBL_8417 CONST R4, #0
LBL_8418 ADD R4, R4, #1
LBL_8419 CMPI R2, #33
LBL_841a SRA R6, R2, #7
LBL_841b SLL R2, R3, #15
LBL_841c MOD R2, R0, R0
LBL_841d CONST R2, #254
LBL_841e MOD R0, R0, R6
LBL_841f CMPI R4, #4
LBL_8420 BRnp LBL_8418
LBL_8421 CONST R6, #0
LBL_8422 ADD R6, R6, #1
LBL_8423 SLL R0, R1, #4
LBL_8424 MOD R0, R1, R2
LBL_8425 SRA R4, R4, #7
LBL_8426 SRA R0, R2, #3
LBL_8427 ADD R2, R5, R7
LBL_8428 HICONST R2, #221
LBL_8429 MUL R4, R5, R3
LBL_842a SUB R2, R0, R3
LBL_842b CMPI R6, #7
LBL_842c BRnp LBL_8422
LBL_842d JMP LBL_8430
LBL_842e OR R6, R3, R4
LBL_842f JMP LBL_8434
LBL_8430 CMPIU R7, #45
LBL_8431 MOD R6, R3, R6
LBL_8432 CMPIU R7, #27
LBL_8433 SUB R6, R2, R1
LBL_8434 SRL R6, R1, #4
LBL_8435 SRL R6, R4, #11
LBL_8436 AND R2, R4, #4
LBL_8437 SRA R4, R1, #3
LBL_8438 CONST R4, #0
LBL_8439 ADD R4, R4, #1
LBL_843a DIV R0, R7, R0
LBL_843b SRL R2, R1, #4
LBL_843c SRA R2, R3, #9
LBL_843d CMPIU R1, #100
LBL_843e CMPI R0, #56
LBL_843f DIV R0, R6, R0
LBL_8440 CMPI R4, #4
LBL_8441 BRnp LBL_8439
LBL_8442 SLL R4, R5, #15
LBL_8443 CONST R4, #240
LBL_8444 HICONST R2, #205
LBL_8445 DIV R6, R7, R1
LBL_8446 ADD R2, R3, 0
LBL_8447 SUB R4, R4, R4
LBL_8448 CONST R0, #52
LBL_8449 CONST R6, #252
LBL_844a MUL R0, R2, R4
LBL_844b CONST R0, #0
LBL_844c ADD R0, R0, #1
LBL_844d CMP R2, R3
LBL_844e HICONST R6, #232
LBL_844f CMP R7, R4
LBL_8450 CMPI R0, #5
LBL_8451 BRnp LBL_844c
LBL_8452 ADD R3, R6, R3
LBL_8453 BRn LBL_8455
LBL_8454 XOR R3, R1, R0
LBL_8455 OR R6, R7, R7
LBL_8456 DIV R4, R5, R1
LBL_8457 HICONST R6, #19
LBL_8458 ADD R0, R7, R7
LBL_8459 CONST R3, #-243
LBL_845a BRnp LBL_845d
LBL_845b HICONST R6, #35
LBL_845c BRnz LBL_8461
LBL_845d BRnzp LBL_845f
LBL_845e BRz LBL_8461
LBL_845f AND R3, R6, #-8
LBL_8460 CMPIU R7, #3
LBL_8461 BRz LBL_8463
LBL_8462 CMPIU R4, #75
LBL_8463 HICONST R6, #176
LBL_8464 CMPU R5, R1
LBL_8465 SRL R0, R1, #9
LBL_8466 OR R6, R1, R2
LBL_8467 ADD R0, R2, 0
LBL_8468 HICONST R3, #121
LBL_8469 HICONST R2, #239
LBL_846a CONST R6, #-83
LBL_846b NOT R2, R6
LBL_846c CMPIU R5, #127
LBL_846d CMPI R1, #23
LBL_846e HICONST R4, #150
LBL_846f ADD R2, R0, 0
LBL_8470 CONST R0, #-24
LBL_8471 HICONST R4, #150
LBL_8472 HICONST R6, #175
LBL_8473 SRA R4, R0, #4
LBL_8474 BRnz LBL_8478
LBL_8475 CONST R3, #-169
LBL_8476 CMPI R3, #-7
LBL_8477 HICONST R3, #213
LBL_8478 CONST R0, #-239
LBL_8479 BRz LBL_847d
LBL_847a CONST R6, #191
LBL_847b ADD R4, R3, #6
LBL_847c BRnzp LBL_847f
LBL_847d DIV R4, R7, R1
LBL_847e XOR R6, R3, R7
LBL_847f MOD R0, R2, R3
LBL_8480 SRA R3, R5, #5
LBL_8481 SLL R4, R3, #8
LBL_8482 AND R0, R4, R5
LBL_8483 SRL R3, R5, #5
LBL_8484 HICONST R6, #5
LBL_8485 ADD R6, R0, #9
LBL_8486 BRnz LBL_8489
LBL_8487 XOR R0, R1, R1
LBL_8488 XOR R6, R6, R1
LBL_8489 MOD R0, R2, R1
LBL_848a CMPU R2, R4
LBL_848b CMPU R7, R1
LBL_848c DIV R3, R0, R6
LBL_848d CONST R0, #0
LBL_848e ADD R0, R0, #1
LBL_848f CMPIU R7, #78
LBL_8490 MOD R3, R5, R4
LBL_8491 CMPI R0, #1
LBL_8492 BRnp LBL_848e
LBL_8493 CMPU R4, R1
LBL_8494 ADD R4, R1, 0
LBL_8495 DIV R0, R4, R0
LBL_8496 DIV R0, R0, R1
LBL_8497 AND R6, R7, R2
LBL_8498 CMPI R2, #60
LBL_8499 MUL R6, R4, R5
LBL_849a SUB R6, R3, R3
LBL_849b SRL R1, R3, #7
LBL_849c SLL R1, R0, #11
LBL_849d XOR R0, R4, R3
LBL_849e DIV R1, R0, R6
LBL_849f CMPU R7, R1
LBL_84a0 XOR R1, R5, R6
LBL_84a1 CONST R3, #91
LBL_84a2 CMPIU R4, #18
LBL_84a3 CMPIU R1, #115
LBL_84a4 XOR R0, R1, R4
LBL_84a5 SRL R0, R5, #10
LBL_84a6 MUL R6, R7, R3
LBL_84a7 LEA R3, LBL_84b2
LBL_84a9 JMPR R3
LBL_84aa BRn LBL_84ae
LBL_84ab BRzp LBL_84b0
LBL_84ac MOD R1, R1, R5
LBL_84ad CONST R3, #-169
LBL_84ae HICONST R1, #204
LBL_84af SLL R3, R3, #12
LBL_84b0 BRn LBL_84b4
LBL_84b1 BRnz LBL_84b6
LBL_84b2 BRz LBL_84b5
LBL_84b3 MOD R3, R4, R7
LBL_84b4 DIV R1, R1, R6
LBL_84b5 HICONST R0, #181
LBL_84b6 BRp LBL_84ba
LBL_84b7 MUL R3, R5, R3
LBL_84b8 CONST R3, #-73
LBL_84b9 CMPI R7, #-58
LBL_84ba SUB R6, R5, R1
LBL_84bb CMPIU R3, #98
LBL_84bc SLL R3, R2, #3
LBL_84bd CONST R3, #0
LBL_84be ADD R3, R3, #1
LBL_84bf HICONST R6, #214
LBL_84c0 XOR R0, R5, R5
LBL_84c1 MOD R0, R7, R7
LBL_84c2 MOD R1, R5, R1
LBL_84c3 SUB R1, R2, R0
LBL_84c4 CMPIU R1, #43
LBL_84c5 XOR R0, R6, R6
LBL_84c6 CMPI R3, #7
LBL_84c7 BRnp LBL_84be
LBL_84c8 SLL R0, R7, #12
LBL_84c9 MUL R0, R2, R7
LBL_84ca DIV R3, R1, R6
LBL_84cb CMPI R7, #-45
LBL_84cc HICONST R3, #126
LBL_84cd HICONST R3, #168
LBL_84ce SUB R6, R2, R1
LBL_84cf CONST R6, #-86
LBL_84d0 MUL R3, R6, R4
LBL_84d1 ADD R0, R5, #-4
LBL_84d2 MOD R0, R5, R3
LBL_84d3 CONST R0, #11
LBL_84d4 CMP R6, R0
LBL_84d5 BRnp LBL_84d8
LBL_84d6 CMPI R6, #-60
LBL_84d7 BRp LBL_84d9
LBL_84d8 HICONST R3, #157
LBL_84d9 ADD R6, R4, R3
LBL_84da CONST R0, #209
LBL_84db CMPI R4, #-38
LBL_84dc CMPI R1, #-34
LBL_84dd DIV R6, R0, R0
LBL_84de HICONST R0, #21
LBL_84df SRL R0, R2, #0
LBL_84e0 ADD R6, R4, R7
LBL_84e1 BRzp LBL_84e3
LBL_84e2 SRA R1, R0, #3
LBL_84e3 CMP R7, R4
LBL_84e4 MOD R6, R3, R4
LBL_84e5 CONST R0, #0
LBL_84e6 ADD R0, R0, #1
LBL_84e7 HICONST R6, #152
LBL_84e8 HICONST R6, #65
LBL_84e9 DIV R1, R2, R1
LBL_84ea CONST R3, #18
LBL_84eb ADD R6, R2, R5
LBL_84ec SRA R1, R5, #10
LBL_84ed CMPI R0, #3
LBL_84ee BRnp LBL_84e6
LBL_84ef SRL R3, R0, #4
LBL_84f0 CMPIU R6, #36
LBL_84f1 HICONST R6, #148
LBL_84f2 BRz LBL_84f7
LBL_84f3 BRzp LBL_84f5
LBL_84f4 SRA R0, R3, #14
LBL_84f5 CMPU R6, R4
LBL_84f6 CMPIU R7, #93
LBL_84f7 SRL R3, R1, #1
LBL_84f8 JMP LBL_84fa
LBL_84f9 SUB R1, R1, R5
LBL_84fa BRzp LBL_84fe
LBL_84fb HICONST R1, #241
LBL_84fc CONST R3, #92
LBL_84fd SLL R0, R6, #0
LBL_84fe ADD R6, R2, #5
LBL_84ff SRA R1, R3, #1
LBL_8500 SRA R6, R4, #13
LBL_8501 BRp LBL_8503
LBL_8502 SLL R6, R6, #15
LBL_8503 AND R0, R3, #2
LBL_8504 BRnzp LBL_8506
LBL_8505 CONST R3, #38
LBL_8506 CONST R3, #-196
LBL_8507 SRA R1, R6, #6
LBL_8508 DIV R0, R0, R3
LBL_8509 CONST R1, #-177
LBL_850a NOT R6, R6
LBL_850b HICONST R6, #108
LBL_850c HICONST R6, #52
LBL_850d MUL R6, R7, R3
LBL_850e ADD R3, R1, R0
LBL_850f BRp LBL_8512
LBL_8510 OR R0, R6, R4
LBL_8511 MOD R6, R1, R0
LBL_8512 CONST R0, #-238
LBL_8513 CONST R6, #0
LBL_8514 ADD R6, R6, #1
LBL_8515 CMPI R1, #1
LBL_8516 ADD R0, R2, #-15
LBL_8517 CMPI R6, #3
LBL_8518 BRnp LBL_8514
LBL_8519 MOD R1, R5, R6
LBL_851a SRL R6, R0, #9
LBL_851b ADD R1, R7, #8
LBL_851c SRA R1, R1, #2
LBL_851d CMP R1, R0
LBL_851e CONST R6, #0
LBL_851f ADD R6, R6, #1
LBL_8520 DIV R3, R3, R7
LBL_8521 AND R1, R2, R3
LBL_8522 SLL R0, R3, #4
LBL_8523 CMPI R0, #-36
LBL_8524 CMPI R6, #3
LBL_8525 BRnp LBL_851f
LBL_8526 ADD R1, R7, #-11
LBL_8527 DIV R6, R1, R6
LBL_8528 SLL R6, R7, #15
LBL_8529 ADD R3, R4, #-7
LBL_852a SUB R3, R2, R7
LBL_852b HICONST R6, #38
LBL_852c HICONST R6, #251
LBL_852d CONST R1, #-189
LBL_852e SRL R1, R5, #14
LBL_852f CONST R3, #0
LBL_8530 ADD R3, R3, #1
LBL_8531 ADD R6, R7, R4
LBL_8532 HICONST R1, #34
LBL_8533 NOT R0, R2
LBL_8534 CMPI R3, #4
LBL_8535 BRnp LBL_8530
LBL_8536 DIV R1, R6, R4
LBL_8537 LEA R1, LBL_8542
LBL_8539 SRL R3, R3, #3
LBL_853a JMPR R1
LBL_853b HICONST R0, #55
LBL_853c MUL R0, R3, R0
LBL_853d XOR R3, R4, R2
LBL_853e DIV R0, R3, R6
LBL_853f MOD R1, R4, R7
LBL_8540 CONST R6, #-68
LBL_8541 SUB R3, R7, R1
LBL_8542 CMPI R2, #-49
LBL_8543 MUL R3, R6, R5
LBL_8544 CONST R3, #-227
LBL_8545 SUB R1, R6, R0
LBL_8546 MUL R0, R4, R1
LBL_8547 SRL R3, R5, #15
LBL_8548 CMP R6, R3
LBL_8549 CONST R0, #0
LBL_854a ADD R0, R0, #1
LBL_854b CMPI R6, #7
LBL_854c CMP R5, R4
LBL_854d MOD R1, R7, R7
LBL_854e CONST R6, #118
LBL_854f CMPI R0, #1
LBL_8550 BRnp LBL_854a
LBL_8551 HICONST R1, #10
LBL_8552 ADD R1, R7, 0
LBL_8553 CONST R3, #233
LBL_8554 MUL R3, R5, R7
LBL_8555 SRA R6, R3, #3
LBL_8556 MOD R6, R4, R0
LBL_8557 CONST R6, #-20
LBL_8558 ADD R6, R1, 0
LBL_8559 SRA R3, R4, #14
LBL_855a CONST R0, #176
LBL_855b CONST R3, #0
LBL_855c ADD R3, R3, #1
LBL_855d CONST R7, #-200
LBL_855e HICONST R0, #176
LBL_855f OR R1, R7, R1
LBL_8560 CMPI R3, #5
LBL_8561 BRnp LBL_855c
LBL_8562 CMPU R2, R5
LBL_8563 CONST R0, #0
LBL_8564 ADD R0, R0, #1
LBL_8565 DIV R3, R4, R5
LBL_8566 SRA R3, R7, #6
LBL_8567 NOT R3, R2
LBL_8568 CONST R3, #247
LBL_8569 SLL R3, R5, #15
LBL_856a CONST R3, #9
LBL_856b CMPI R0, #6
LBL_856c BRnp LBL_8564
LBL_856d HICONST R0, #63
LBL_856e SRL R1, R5, #6
LBL_856f BRnz LBL_8573
LBL_8570 CMPIU R2, #77
LBL_8571 MUL R7, R1, R4
LBL_8572 SRL R3, R1, #10
LBL_8573 TRAP #132
LBL_8574 BRn LBL_8578
LBL_8575 ADD R1, R6, #-5
LBL_8576 CONST R0, #-116
LBL_8577 MOD R1, R3, R0
LBL_8578 CMPU R3, R2
LBL_8579 DIV R3, R7, R6
LBL_857a HICONST R3, #219
LBL_857b CONST R7, #0
LBL_857c ADD R7, R7, #1
LBL_857d CONST R3, #167
LBL_857e CONST R1, #-252
LBL_857f CONST R3, #-205
LBL_8580 CONST R0, #-230
LBL_8581 CMPI R7, #7
LBL_8582 BRnp LBL_857c
LBL_8583 CONST R7, #0
LBL_8584 ADD R7, R7, #1
LBL_8585 DIV R3, R1, R4
LBL_8586 SRL R1, R4, #13
LBL_8587 AND R0, R4, R1
LBL_8588 SUB R0, R6, R4
LBL_8589 HICONST R3, #44
LBL_858a SRL R1, R4, #10
LBL_858b CMPIU R5, #31
LBL_858c CONST R0, #3
LBL_858d XOR R0, R6, R1
LBL_858e CMPI R7, #5
LBL_858f BRnp LBL_8584
LBL_8590 CMPU R2, R3
LBL_8591 DIV R7, R6, R2
LBL_8592 CONST R3, #-141
LBL_8593 CONST R7, #-6
LBL_8594 HICONST R0, #16
LBL_8595 CMPI R5, #-64
LBL_8596 BRnz LBL_859b
LBL_8597 AND R7, R6, R3
LBL_8598 CONST R7, #239
LBL_8599 CMPU R6, R0
LBL_859a AND R1, R3, R2
LBL_859b SRA R1, R5, #10
LBL_859c MOD R3, R0, R1
LBL_859d HICONST R1, #40
LBL_859e CONST R1, #-202
LBL_859f CONST R0, #-1
LBL_85a0 CONST R0, #0
LBL_85a1 ADD R0, R0, #1
LBL_85a2 HICONST R3, #117
LBL_85a3 ADD R1, R4, #4
LBL_85a4 CMP R4, R4
LBL_85a5 CMPI R0, #6
LBL_85a6 BRnp LBL_85a1
LBL_85a7 AND R1, R7, #15
LBL_85a8 ADD R0, R6, R3
LBL_85a9 DIV R0, R5, R4
LBL_85aa CMP R0, R1
LBL_85ab XOR R7, R2, R3
LBL_85ac SRA R1, R7, #15
LBL_85ad ADD R1, R2, 0
LBL_85ae SRA R2, R2, #9
LBL_85af CONST R3, #210
LBL_85b0 HICONST R0, #201
LBL_85b1 HICONST R2, #222
LBL_85b2 CONST R2, #0
LBL_85b3 ADD R2, R2, #1
LBL_85b4 AND R7, R6, #13
LBL_85b5 MOD R0, R3, R6
LBL_85b6 HICONST R0, #89
LBL_85b7 MOD R0, R7, R1
LBL_85b8 CMPI R2, #6
LBL_85b9 BRnp LBL_85b3
LBL_85ba MOD R0, R5, R4
LBL_85bb CONST R0, #0
LBL_85bc ADD R0, R0, #1
LBL_85bd ADD R7, R7, #10
LBL_85be XOR R2, R6, R2
LBL_85bf DIV R2, R6, R2
LBL_85c0 ADD R7, R4, #-1
LBL_85c1 HICONST R7, #226
LBL_85c2 HICONST R7, #102
LBL_85c3 CMP R5, R4
LBL_85c4 NOT R2, R5
LBL_85c5 CMPIU R1, #23
LBL_85c6 HICONST R3, #35
LBL_85c7 CMPI R0, #3
LBL_85c8 BRnp LBL_85bc
LBL_85c9 AND R7, R0, #14
LBL_85ca TRAP #75
LBL_85cb CONST R0, #-243
LBL_85cc BRz LBL_85d1
LBL_85cd BRnzp LBL_85cf
LBL_85ce SLL R2, R3, #15
LBL_85cf BRnzp LBL_85d4
LBL_85d0 OR R0, R2, R2
LBL_85d1 CMPU R6, R0
LBL_85d2 BRnz LBL_85d6
LBL_85d3 HICONST R2, #220
LBL_85d4 CMPI R2, #-42
LBL_85d5 SRA R3, R6, #11
LBL_85d6 HICONST R2, #94
LBL_85d7 CMPU R6, R0
LBL_85d8 CONST R7, #0
LBL_85d9 ADD R7, R7, #1
LBL_85da SRA R2, R3, #4
LBL_85db HICONST R3, #37
LBL_85dc SRA R0, R0, #3
LBL_85dd HICONST R2, #254
LBL_85de CMPU R6, R4
LBL_85df SRL R2, R5, #4
LBL_85e0 HICONST R3, #64
LBL_85e1 CMPI R7, #4
LBL_85e2 BRnp LBL_85d9
LBL_85e3 ADD R2, R5, R7
LBL_85e4 OR R2, R7, R4
LBL_85e5 CONST R0, #0
LBL_85e6 ADD R0, R0, #1
LBL_85e7 HICONST R3, #20
LBL_85e8 SUB R2, R6, R6
LBL_85e9 CONST R7, #165
LBL_85ea HICONST R2, #210
LBL_85eb CMPI R0, #2
LBL_85ec BRnp LBL_85e6
LBL_85ed SLL R0, R6, #4
LBL_85ee LEA R2, LBL_85f7
LBL_85f0 JSRR R2
LBL_85f1 BRzp LBL_85f4
LBL_85f2 ADD R2, R0, R7
LBL_85f3 AND R7, R4, R0
LBL_85f4 SLL R2, R3, #12
LBL_85f5 SRA R7, R1, #1
LBL_85f6 DIV R3, R5, R1
LBL_85f7 SRA R7, R2, #1
LBL_85f8 HICONST R7, #20
LBL_85f9 SRL R3, R3, #13
LBL_85fa BRnz LBL_85ff
LBL_85fb CMPU R7, R4
LBL_85fc CONST R3, #74
LBL_85fd CONST R7, #-45
LBL_85fe HICONST R7, #190
LBL_85ff CMPU R3, R3
LBL_8600 AND R7, R7, #-12
LBL_8601 TRAP #42
LBL_8602 BRz LBL_8604
LBL_8603 CMPI R5, #6
LBL_8604 CMPIU R1, #3
LBL_8605 HICONST R7, #80
LBL_8606 CONST R3, #0
LBL_8607 ADD R3, R3, #1
LBL_8608 CMP R2, R4
LBL_8609 ADD R0, R2, #9
LBL_860a CMPI R3, #4
LBL_860b BRnp LBL_8607
LBL_860c CMP R1, R4
LBL_860d HICONST R3, #196
LBL_860e BRnzp LBL_8613
LBL_860f SRL R0, R4, #8
LBL_8610 CONST R0, #203
LBL_8611 HICONST R2, #253
LBL_8612 BRzp LBL_8615
LBL_8613 CMPI R1, #-16
LBL_8614 BRn LBL_8617
LBL_8615 ADD R7, R5, R4
LBL_8616 NOT R0, R0
LBL_8617 JMP LBL_861c
LBL_8618 MOD R7, R5, R0
LBL_8619 AND R2, R2, #-16
LBL_861a AND R7, R5, R3
LBL_861b CMPIU R2, #103
LBL_861c ADD R0, R3, #5
LBL_861d DIV R0, R5, R2
LBL_861e CONST R3, #0
LBL_861f ADD R3, R3, #1
LBL_8620 DIV R7, R5, R4
LBL_8621 CMPI R5, #54
LBL_8622 SRL R7, R1, #14
LBL_8623 ADD R7, R4, R4
LBL_8624 ADD R0, R6, R1
LBL_8625 CONST R0, #241
LBL_8626 MOD R0, R4, R1
LBL_8627 CONST R2, #87
LBL_8628 DIV R0, R4, R5
LBL_8629 MUL R7, R6, R5
LBL_862a CMPI R3, #1
LBL_862b BRnp LBL_861f
LBL_862c SUB R0, R0, R3
LBL_862d CONST R0, #127
LBL_862e CONST R0, #0
LBL_862f ADD R0, R0, #1
LBL_8630 SRL R7, R5, #1
LBL_8631 NOT R7, R2
LBL_8632 NOT R7, R3
LBL_8633 SRL R7, R4, #6
LBL_8634 CONST R7, #-216
LBL_8635 CMPI R0, #1
LBL_8636 BRnp LBL_862f
LBL_8637 CONST R2, #0
LBL_8638 ADD R2, R2, #1
LBL_8639 MOD R3, R6, R5
LBL_863a SRA R3, R6, #3
LBL_863b AND R7, R0, R4
LBL_863c SRL R3, R6, #1
LBL_863d ADD R3, R6, #-15
LBL_863e SLL R3, R3, #12
LBL_863f DIV R7, R5, R6
LBL_8640 CMPI R2, #3
LBL_8641 BRnp LBL_8638
LBL_8642 CONST R3, #0
LBL_8643 ADD R3, R3, #1
LBL_8644 ADD R7, R6, #-4
LBL_8645 XOR R0, R7, R0
LBL_8646 ADD R0, R0, #-10
LBL_8647 CONST R7, #29
LBL_8648 MOD R0, R7, R2
LBL_8649 CMPI R3, #2
LBL_864a BRnp LBL_8643
LBL_864b MOD R0, R4, R6
LBL_864c SRA R7, R5, #15
LBL_864d ADD R3, R1, 0
LBL_864e CONST R1, #171
LBL_864f SRL R7, R3, #12
LBL_8650 CMPIU R5, #24
LBL_8651 CMPIU R1, #98
LBL_8652 DIV R2, R0, R6
LBL_8653 DIV R1, R5, R1
LBL_8654 CMPIU R5, #65
LBL_8655 CMPU R3, R0
LBL_8656 MOD R1, R7, R3
LBL_8657 CMPU R6, R7
LBL_8658 HICONST R1, #25
LBL_8659 SUB R1, R6, R2
LBL_865a SRA R0, R0, #13
LBL_865b CMPI R3, #-58
LBL_865c SRL R7, R7, #12
LBL_865d MUL R2, R2, R6
LBL_865e MOD R1, R3, R0
LBL_865f NOT R1, R2
LBL_8660 BRz LBL_8665
LBL_8661 CMP R3, R2
LBL_8662 BRp LBL_8666
LBL_8663 CMPU R7, R7
LBL_8664 HICONST R1, #158
LBL_8665 CONST R7, #128
LBL_8666 CMP R0, R7
LBL_8667 CONST R0, #251
LBL_8668 LEA R1, LBL_8671
LBL_866a SRA R2, R6, #13
LBL_866b CONST R2, #-218
LBL_866c SRL R7, R2, #8
LBL_866d CONST R2, #-183
LBL_866e JMPR R1
LBL_866f NOT R2, R4
LBL_8670 AND R2, R7, R4
LBL_8671 MUL R1, R1, R7
LBL_8672 CMPIU R1, #127
LBL_8673 BRnp LBL_8675
LBL_8674 CONST R0, #135
LBL_8675 BRn LBL_8677
LBL_8676 CONST R1, #14
LBL_8677 OR R7, R0, R7
LBL_8678 CMPIU R3, #98
LBL_8679 CONST R7, #-255
LBL_867a CMPIU R4, #84
LBL_867b ADD R2, R3, #-4
LBL_867c HICONST R7, #14
LBL_867d CMPU R1, R2
LBL_867e MOD R1, R3, R0
LBL_867f CONST R0, #0
LBL_8680 ADD R0, R0, #1
LBL_8681 CMPI R2, #-35
LBL_8682 CMPIU R2, #34
LBL_8683 HICONST R2, #240
LBL_8684 HICONST R1, #92
LBL_8685 CMPI R0, #6
LBL_8686 BRnp LBL_8680
LBL_8687 OR R7, R7, R7
LBL_8688 SUB R2, R7, R1
LBL_8689 XOR R7, R4, R3
LBL_868a CONST R1, #0
LBL_868b ADD R1, R1, #1
LBL_868c HICONST R0, #163
LBL_868d SUB R0, R6, R2
LBL_868e AND R0, R6, #9
LBL_868f CMP R2, R5
LBL_8690 SRL R2, R4, #0
LBL_8691 OR R2, R4, R4
LBL_8692 CMP R6, R0
LBL_8693 MOD R0, R7, R7
LBL_8694 CMPI R1, #4
LBL_8695 BRnp LBL_868b
LBL_8696 SRA R2, R4, #6
LBL_8697 TRAP #204
LBL_8698 CONST R2, #-183
LBL_8699 NOT R1, R3
LBL_869a ADD R2, R3, R7
LBL_869b ADD R0, R3, 0
LBL_869c CONST R2, #0
LBL_869d ADD R2, R2, #1
LBL_869e HICONST R3, #204
LBL_869f HICONST R1, #123
LBL_86a0 CMPI R2, #1
LBL_86a1 BRnp LBL_869d
LBL_86a2 SRL R2, R2, #7
LBL_86a3 CMPIU R4, #7
LBL_86a4 ADD R1, R1, R7
LBL_86a5 CONST R1, #0
LBL_86a6 ADD R1, R1, #1
LBL_86a7 CMP R6, R2
LBL_86a8 CMP R6, R0
LBL_86a9 HICONST R2, #114
LBL_86aa CMP R5, R7
LBL_86ab NOT R3, R5
LBL_86ac AND R7, R2, R4
LBL_86ad SRA R3, R2, #8
LBL_86ae CMPI R1, #7
LBL_86af BRnp LBL_86a6
LBL_86b0 CONST R7, #0
LBL_86b1 ADD R7, R7, #1
LBL_86b2 ADD R1, R0, R0
LBL_86b3 AND R1, R0, #-1
LBL_86b4 MUL R3, R0, R6
LBL_86b5 MOD R1, R3, R4
LBL_86b6 CONST R2, #-216
LBL_86b7 MOD R1, R4, R5
LBL_86b8 CONST R2, #73
LBL_86b9 ADD R1, R0, R0
LBL_86ba CONST R2, #-203
LBL_86bb CMPI R7, #2
LBL_86bc BRnp LBL_86b1
LBL_86bd ADD R2, R2, R7
LBL_86be HICONST R1, #35
LBL_86bf SUB R7, R5, R4
LBL_86c0 SRL R3, R5, #14
LBL_86c1 CMPU R4, R2
LBL_86c2 CMPU R7, R1
LBL_86c3 ADD R7, R5, 0
LBL_86c4 MUL R1, R3, R4
LBL_86c5 SRA R5, R5, #9
LBL_86c6 CONST R3, #102
LBL_86c7 CONST R3, #19
LBL_86c8 HICONST R1, #235
LBL_86c9 CMPU R0, R4
LBL_86ca AND R2, R0, #14
LBL_86cb BRz LBL_86ce
LBL_86cc SLL R5, R2, #13
LBL_86cd HICONST R1, #232
LBL_86ce NOT R1, R6
LBL_86cf CONST R1, #0
LBL_86d0 ADD R1, R1, #1
LBL_86d1 SRL R2, R2, #10
LBL_86d2 MOD R5, R4, R4
LBL_86d3 HICONST R3, #214
LBL_86d4 MUL R3, R5, R4
LBL_86d5 AND R2, R2, #0
LBL_86d6 MUL R2, R7, R5
LBL_86d7 CONST R2, #-64
LBL_86d8 NOT R2, R5
LBL_86d9 AND R2, R0, #13
LBL_86da SLL R3, R5, #5
LBL_86db CMPI R1, #6
LBL_86dc BRnp LBL_86d0
LBL_86dd HICONST R2, #20
LBL_86de CONST R3, #0
LBL_86df ADD R3, R3, #1
LBL_86e0 HICONST R2, #32
LBL_86e1 CMPIU R6, #20
LBL_86e2 CMPI R3, #2
LBL_86e3 BRnp LBL_86df
LBL_86e4 CMPU R2, R7
LBL_86e5 SRA R2, R6, #10
LBL_86e6 CONST R1, #0
LBL_86e7 ADD R1, R1, #1
LBL_86e8 CONST R3, #118
LBL_86e9 SRA R5, R2, #14
LBL_86ea CONST R2, #143
LBL_86eb CMP R6, R5
LBL_86ec HICONST R5, #211
LBL_86ed CMPI R7, #24
LBL_86ee CMPI R1, #7
LBL_86ef BRnp LBL_86e7
LBL_86f0 CONST R3, #0
LBL_86f1 ADD R3, R3, #1
LBL_86f2 CONST R1, #156
LBL_86f3 SRL R2, R1, #2
LBL_86f4 CMPI R3, #5
LBL_86f5 BRnp LBL_86f1
LBL_86f6 SRA R5, R5, #8
LBL_86f7 ADD R1, R5, R6
LBL_86f8 CONST R2, #20
LBL_86f9 CONST R5, #34
LBL_86fa BRzp LBL_86fc
LBL_86fb BRnp LBL_86ff
LBL_86fc CONST R1, #227
LBL_86fd NOT R3, R3
LBL_86fe AND R3, R2, R6
LBL_86ff DIV R5, R3, R2
LBL_8700 OR R1, R7, R1
LBL_8701 HICONST R1, #77
LBL_8702 HICONST R3, #8
LBL_8703 SRA R3, R1, #11
LBL_8704 CONST R1, #-33
LBL_8705 AND R1, R0, R5
LBL_8706 CMPIU R7, #16
LBL_8707 MUL R2, R2, R3
LBL_8708 CMPI R1, #14
LBL_8709 CONST R3, #0
LBL_870a ADD R3, R3, #1
LBL_870b SLL R5, R0, #13
LBL_870c CMPI R3, #3
LBL_870d BRnp LBL_870a
LBL_870e HICONST R3, #185
LBL_870f CONST R5, #0
LBL_8710 ADD R5, R5, #1
LBL_8711 SLL R2, R2, #12
LBL_8712 SLL R1, R7, #8
LBL_8713 CMPU R7, R7
LBL_8714 ADD R2, R1, #-4
LBL_8715 CMP R7, R4
LBL_8716 HICONST R2, #131
LBL_8717 AND R1, R2, R0
LBL_8718 CONST R1, #-13
LBL_8719 CMPI R5, #2
LBL_871a BRnp LBL_8710
LBL_871b SRL R3, R4, #1
LBL_871c CONST R5, #0
LBL_871d ADD R5, R5, #1
LBL_871e NOT R3, R3
LBL_871f CMPI R5, #6
LBL_8720 BRnp LBL_871d
LBL_8721 CONST R1, #-123
LBL_8722 CMP R1, R2
LBL_8723 ADD R1, R4, 0
LBL_8724 SRL R4, R1, #6
LBL_8725 BRz LBL_872a
LBL_8726 OR R4, R0, R0
LBL_8727 CMPU R4, R4
LBL_8728 OR R2, R4, R7
LBL_8729 CONST R2, #12
LBL_872a MUL R4, R3, R5
LBL_872b CMPI R1, #40
LBL_872c CMPU R4, R7
LBL_872d ADD R4, R6, #-12
LBL_872e CONST R3, #-59
LBL_872f SUB R5, R4, R1
LBL_8730 DIV R4, R2, R2
LBL_8731 HICONST R4, #161
LBL_8732 CMP R2, R3
LBL_8733 DIV R4, R2, R4
LBL_8734 CONST R2, #182
LBL_8735 CONST R2, #140
LBL_8736 HICONST R3, #221
LBL_8737 ADD R3, R4, R3
LBL_8738 CONST R5, #-1
LBL_8739 ADD R5, R2, R3
LBL_873a SRA R2, R4, #5
LBL_873b CMPI R7, #22
LBL_873c SLL R5, R4, #8
LBL_873d BRn LBL_873f
LBL_873e CMPI R1, #-8
LBL_873f CONST R3, #-11
LBL_8740 CONST R5, #-217
LBL_8741 CONST R3, #0
LBL_8742 ADD R3, R3, #1
LBL_8743 DIV R5, R6, R2
LBL_8744 ADD R5, R0, #-4
LBL_8745 CMPU R2, R6
LBL_8746 HICONST R5, #108
LBL_8747 HICONST R5, #119
LBL_8748 DIV R2, R2, R6
LBL_8749 CMP R4, R7
LBL_874a CONST R2, #-240
LBL_874b MUL R4, R5, R1
LBL_874c CMPI R3, #2
LBL_874d BRnp LBL_8742
LBL_874e BRnp LBL_8753
LBL_874f CONST R4, #-119
LBL_8750 SRL R3, R2, #4
LBL_8751 SUB R5, R2, R5
LBL_8752 CMPI R2, #52
LBL_8753 SRA R2, R1, #3
LBL_8754 CMPI R3, #-1
LBL_8755 SRA R4, R0, #12
LBL_8756 CONST R3, #-253
LBL_8757 SRA R3, R2, #4
LBL_8758 SRA R5, R1, #6
LBL_8759 ADD R2, R0, 0
LBL_875a SRA R4, R6, #15
LBL_875b ADD R4, R0, #7
LBL_875c SLL R0, R5, #10
LBL_875d CMP R4, R2
LBL_875e HICONST R5, #152
LBL_875f AND R4, R3, R3
LBL_8760 SRA R0, R1, #9
LBL_8761 HICONST R5, #98
LBL_8762 ADD R0, R3, R7
LBL_8763 CONST R4, #0
LBL_8764 ADD R4, R4, #1
LBL_8765 HICONST R5, #73
LBL_8766 CMPI R5, #6
LBL_8767 CMPI R4, #1
LBL_8768 BRnp LBL_8764
LBL_8769 CONST R0, #151
LBL_876a CONST R0, #-159
LBL_876b DIV R0, R4, R1
LBL_876c CONST R4, #-101
LBL_876d CMPU R7, R4
LBL_876e CONST R3, #0
LBL_876f ADD R3, R3, #1
LBL_8770 CONST R5, #226
LBL_8771 CMPI R3, #7
LBL_8772 BRnp LBL_876f
LBL_8773 HICONST R0, #91
LBL_8774 SRL R3, R5, #10
LBL_8775 CMPU R5, R3
LBL_8776 SUB R3, R0, R4
LBL_8777 ADD R3, R2, 0
LBL_8778 HICONST R5, #169
LBL_8779 ADD R2, R6, 0
LBL_877a CMPIU R1, #23
LBL_877b HICONST R5, #156
LBL_877c CONST R4, #-4
LBL_877d NOT R6, R1
LBL_877e ADD R6, R5, R2
LBL_877f DIV R0, R2, R0
LBL_8780 SUB R5, R1, R1
LBL_8781 CONST R5, #-226
LBL_8782 CONST R4, #0
LBL_8783 ADD R4, R4, #1
LBL_8784 ADD R0, R7, R5
LBL_8785 AND R6, R5, #10
LBL_8786 AND R0, R3, R5
LBL_8787 CMPIU R6, #89
LBL_8788 SRA R5, R3, #8
LBL_8789 CMP R6, R2
LBL_878a SRL R0, R2, #12
LBL_878b DIV R0, R2, R2
LBL_878c CONST R0, #156
LBL_878d CMPI R4, #5
LBL_878e BRnp LBL_8783
LBL_878f CONST R6, #0
LBL_8790 ADD R6, R6, #1
LBL_8791 AND R5, R7, #-15
LBL_8792 CONST R4, #-202
LBL_8793 DIV R5, R2, R0
LBL_8794 CONST R0, #-198
LBL_8795 SRL R5, R3, #8
LBL_8796 MUL R4, R1, R5
LBL_8797 CONST R4, #3
LBL_8798 HICONST R4, #119
LBL_8799 CMPIU R1, #7
LBL_879a CMPI R6, #2
LBL_879b BRnp LBL_8790
LBL_879c BRp LBL_879f
LBL_879d SLL R6, R3, #1
LBL_879e HICONST R4, #43
LBL_879f CMPU R4, R1
LBL_87a0 DIV R6, R6, R4
LBL_87a1 SUB R5, R1, R0
LBL_87a2 BRn LBL_87a6
LBL_87a3 CONST R0, #120
LBL_87a4 DIV R0, R4, R4
LBL_87a5 CONST R6, #29
LBL_87a6 SUB R0, R3, R5
LBL_87a7 ADD R5, R1, 0
LBL_87a8 CONST R4, #0
LBL_87a9 ADD R4, R4, #1
LBL_87aa ADD R6, R2, #8
LBL_87ab DIV R1, R7, R2
LBL_87ac CONST R6, #-34
LBL_87ad CONST R0, #3
LBL_87ae NOT R6, R7
LBL_87af CMPIU R2, #102
LBL_87b0 MOD R1, R7, R6
LBL_87b1 CMPIU R7, #86
LBL_87b2 CMPI R4, #4
LBL_87b3 BRnp LBL_87a9
LBL_87b4 MUL R1, R7, R6
LBL_87b5 CMPIU R4, #105
LBL_87b6 CMPI R1, #-34
LBL_87b7 CONST R4, #0
LBL_87b8 ADD R4, R4, #1
LBL_87b9 HICONST R6, #59
LBL_87ba XOR R0, R0, R5
LBL_87bb HICONST R1, #242
LBL_87bc HICONST R0, #48
LBL_87bd SUB R0, R2, R2
LBL_87be CMPU R3, R1
LBL_87bf CMP R1, R7
LBL_87c0 DIV R6, R0, R1
LBL_87c1 CONST R6, #-83
LBL_87c2 CONST R1, #9
LBL_87c3 CMPI R4, #2
LBL_87c4 BRnp LBL_87b8
LBL_87c5 NOT R0, R7
LBL_87c6 CONST R6, #0
LBL_87c7 ADD R6, R6, #1
LBL_87c8 DIV R1, R0, R4
LBL_87c9 SRL R1, R7, #8
LBL_87ca ADD R0, R5, #4
LBL_87cb MUL R1, R4, R3
LBL_87cc HICONST R4, #206
LBL_87cd CMPI R6, #4
LBL_87ce BRnp LBL_87c7
LBL_87cf MOD R1, R7, R7
LBL_87d0 SLL R0, R1, #1
LBL_87d1 CONST R4, #236
LBL_87d2 SRA R1, R0, #11
LBL_87d3 SRL R0, R7, #14
LBL_87d4 AND R4, R4, R5
LBL_87d5 SLL R4, R3, #9
LBL_87d6 CONST R0, #0
LBL_87d7 ADD R0, R0, #1
LBL_87d8 CONST R1, #191
LBL_87d9 CONST R6, #-189
LBL_87da CMPU R5, R2
LBL_87db HICONST R1, #235
LBL_87dc HICONST R6, #3
LBL_87dd CONST R6, #-106
LBL_87de CMPI R0, #7
LBL_87df BRnp LBL_87d7
LBL_87e0 CONST R6, #206
LBL_87e1 AND R6, R1, #-1
LBL_87e2 CMPU R4, R7
LBL_87e3 HICONST R6, #154
LBL_87e4 LEA R1, LBL_87f0
LBL_87e6 HICONST R4, #13
LBL_87e7 HICONST R0, #192
LBL_87e8 CMPIU R4, #89
LBL_87e9 ADD R6, R5, #7
LBL_87ea XOR R0, R0, R7
LBL_87eb JMPR R1
LBL_87ec SRL R1, R6, #2
LBL_87ed JMP LBL_87f1
LBL_87ee CONST R4, #181
LBL_87ef BRzp LBL_87f2
LBL_87f0 CMPIU R1, #57
LBL_87f1 BRnp LBL_87f3
LBL_87f2 CMPIU R5, #22
LBL_87f3 SRA R1, R6, #8
LBL_87f4 BRz LBL_87f7
LBL_87f5 CMPU R6, R0
LBL_87f6 XOR R0, R7, R6
LBL_87f7 SRL R4, R2, #6
LBL_87f8 SLL R4, R2, #15
LBL_87f9 CMP R2, R5
LBL_87fa CONST R4, #238
LBL_87fb CONST R6, #253
LBL_87fc CMPI R5, #-28
LBL_87fd HICONST R0, #76
LBL_87fe BRp LBL_8801
LBL_87ff CMPIU R6, #10
LBL_8800 MOD R4, R3, R4
LBL_8801 DIV R4, R5, R3
LBL_8802 CMPI R3, #-12
LBL_8803 SUB R6, R4, R7
LBL_8804 SLL R1, R2, #14
LBL_8805 SLL R1, R7, #10
LBL_8806 ADD R0, R3, 0
LBL_8807 XOR R4, R6, R0
LBL_8808 ADD R3, R0, 0
LBL_8809 BRnzp LBL_880d
LBL_880a JMP LBL_880f
LBL_880b CMPU R5, R2
LBL_880c SUB R1, R5, R3
LBL_880d HICONST R0, #185
LBL_880e AND R0, R2, #3
LBL_880f CMPIU R7, #66
LBL_8810 SLL R1, R6, #13
LBL_8811 CMPIU R0, #51
LBL_8812 DIV R0, R7, R3
LBL_8813 ADD R1, R3, 0
LBL_8814 SRA R4, R2, #15
LBL_8815 AND R0, R0, R2
LBL_8816 XOR R0, R0, R3
LBL_8817 SRA R6, R6, #3
LBL_8818 CONST R4, #-102
LBL_8819 ADD R4, R1, 0
LBL_881a SLL R0, R2, #9
LBL_881b BRnzp LBL_881d
LBL_881c BRnzp LBL_881e
LBL_881d MOD R3, R4, R4
LBL_881e CONST R3, #183
LBL_881f SRL R3, R5, #11
LBL_8820 HICONST R3, #129
LBL_8821 CONST R1, #0
LBL_8822 ADD R1, R1, #1
LBL_8823 MOD R0, R6, R6
LBL_8824 MOD R3, R3, R0
LBL_8825 CONST R3, #-127
LBL_8826 XOR R6, R7, R0
LBL_8827 CMPI R1, #4
LBL_8828 BRnp LBL_8822
LBL_8829 SRL R1, R5, #1
LBL_882a DIV R3, R4, R3
LBL_882b OR R0, R7, R7
LBL_882c ADD R6, R3, #-15
LBL_882d SLL R3, R0, #13
LBL_882e MOD R1, R7, R1
LBL_882f CONST R3, #0
LBL_8830 ADD R3, R3, #1
LBL_8831 SLL R6, R5, #13
LBL_8832 CMP R4, R6
LBL_8833 MOD R6, R5, R6
LBL_8834 MOD R0, R2, R0
LBL_8835 CMPIU R2, #18
LBL_8836 CMPI R3, #1
LBL_8837 BRnp LBL_8830
LBL_8838 CMPU R0, R1
LBL_8839 MOD R0, R2, R7
LBL_883a CMPIU R5, #19
LBL_883b CONST R3, #-18
LBL_883c CONST R6, #137
LBL_883d SRA R3, R7, #0
LBL_883e CONST R6, #0
LBL_883f ADD R6, R6, #1
LBL_8840 CMPI R1, #8
LBL_8841 DIV R1, R0, R3
LBL_8842 SLL R1, R7, #5
LBL_8843 DIV R1, R3, R0
LBL_8844 ADD R1, R3, #10
LBL_8845 DIV R0, R7, R4
LBL_8846 CMPI R6, #1
LBL_8847 BRnp LBL_883f
LBL_8848 SLL R6, R5, #7
LBL_8849 ADD R0, R7, 0
LBL_884a CONST R1, #-58
LBL_884b OR R3, R2, R2
LBL_884c MOD R3, R4, R7
LBL_884d DIV R6, R1, R2
LBL_884e HICONST R6, #239
LBL_884f CMPIU R0, #76
LBL_8850 SLL R1, R1, #1
LBL_8851 MOD R1, R0, R4
LBL_8852 SLL R7, R5, #4
LBL_8853 SUB R1, R4, R6
LBL_8854 DIV R7, R4, R0
LBL_8855 OR R3, R1, R2
LBL_8856 MUL R3, R2, R4
LBL_8857 BRnp LBL_885c
LBL_8858 CMP R3, R3
LBL_8859 CONST R7, #-243
LBL_885a CONST R7, #15
LBL_885b XOR R1, R3, R7
LBL_885c CMPU R0, R0
LBL_885d CONST R6, #-204
LBL_885e AND R7, R5, R3
LBL_885f SRA R1, R1, #10
LBL_8860 DIV R6, R2, R0
LBL_8861 HICONST R3, #47
LBL_8862 CONST R6, #0
LBL_8863 ADD R6, R6, #1
LBL_8864 CMP R2, R1
LBL_8865 CONST R3, #167
LBL_8866 CMPI R6, #5
LBL_8867 BRnp LBL_8863
LBL_8868 MOD R7, R1, R2
LBL_8869 MUL R7, R5, R4
LBL_886a HICONST R1, #94
LBL_886b HICONST R6, #230
LBL_886c DIV R6, R5, R1
LBL_886d NOT R7, R1
LBL_886e SRA R3, R7, #13
LBL_886f HICONST R6, #63
LBL_8870 CONST R1, #0
LBL_8871 ADD R1, R1, #1
LBL_8872 MOD R3, R0, R0
LBL_8873 CMPI R1, #1
LBL_8874 BRnp LBL_8871
LBL_8875 NOT R6, R0
LBL_8876 SUB R1, R1, R5
LBL_8877 LEA R6, LBL_8880
LBL_8879 ADD R3, R4, #-11
LBL_887a HICONST R3, #255
LBL_887b CMP R3, R2
LBL_887c AND R7, R4, #3
LBL_887d JMPR R6
LBL_887e SRL R7, R7, #5
LBL_887f HICONST R1, #32
LBL_8880 TRAP #63
LBL_8881 MOD R1, R6, R7
LBL_8882 CMPIU R3, #126
LBL_8883 CONST R6, #0
LBL_8884 ADD R6, R6, #1
LBL_8885 HICONST R7, #81
LBL_8886 HICONST R1, #118
LBL_8887 CMPU R4, R5
LBL_8888 CONST R1, #235
LBL_8889 AND R1, R4, #-2
LBL_888a SRL R1, R0, #10
LBL_888b MUL R3, R1, R1
LBL_888c CMP R5, R4
LBL_888d CMPI R6, #3
LBL_888e BRnp LBL_8884
LBL_888f DIV R1, R2, R7
LBL_8890 SUB R3, R6, R0
LBL_8891 DIV R3, R0, R6
LBL_8892 MUL R1, R7, R4
LBL_8893 CMPIU R1, #103
LBL_8894 CMPU R7, R0
LBL_8895 CONST R3, #0
LBL_8896 ADD R3, R3, #1
LBL_8897 CONST R6, #-95
LBL_8898 CMPI R3, #5
LBL_8899 BRnp LBL_8896
LBL_889a NOT R3, R3
LBL_889b CONST R3, #-182
LBL_889c SRL R6, R5, #2
LBL_889d CONST R6, #0
LBL_889e ADD R6, R6, #1
LBL_889f SRL R3, R3, #12
LBL_88a0 CMPI R6, #2
LBL_88a1 BRnp LBL_889e
LBL_88a2 JSR LBL_88c0
LBL_88a3 AND R7, R6, #15
LBL_88a4 BRzp LBL_88a9
LBL_88a5 CONST R7, #-206
LBL_88a6 CONST R3, #-154
LBL_88a7 AND R6, R6, R3
LBL_88a8 AND R1, R0, R7
LBL_88a9 SRL R1, R0, #7
LBL_88aa BRz LBL_88ae
LBL_88ab ADD R1, R5, R4
LBL_88ac CMPIU R4, #92
LBL_88ad CONST R1, #110
LBL_88ae JMP LBL_88b1
LBL_88af BRp LBL_88b2
LBL_88b0 BRz LBL_88b2
LBL_88b1 CMPI R1, #32
LBL_88b2 SRA R1, R7, #6
LBL_88b3 BRn LBL_88b5
LBL_88b4 BRnzp LBL_88b8
LBL_88b5 CONST R7, #245
LBL_88b6 BRnz LBL_88b8
LBL_88b7 SRA R3, R7, #2
LBL_88b8 MUL R6, R6, R7
LBL_88b9 CONST R6, #-31
LBL_88ba CONST R7, #-229
LBL_88bb DIV R1, R6, R5
LBL_88bc CMPU R7, R6
LBL_88bd HICONST R7, #160
LBL_88be BRnz LBL_88c1
LBL_88bf SRA R1, R2, #1
LBL_88c0 CMP R0, R0
LBL_88c1 SUB R6, R0, R2
LBL_88c2 CONST R6, #0
LBL_88c3 ADD R6, R6, #1
LBL_88c4 SLL R3, R4, #10
LBL_88c5 MOD R1, R0, R4
LBL_88c6 ADD R7, R7, R4
LBL_88c7 CMPI R6, #4
LBL_88c8 BRnp LBL_88c3
LBL_88c9 CONST R1, #30
LBL_88ca HICONST R6, #42
LBL_88cb CMPI R0, #16
LBL_88cc CONST R6, #0
LBL_88cd ADD R6, R6, #1
LBL_88ce AND R1, R4, #-14
LBL_88cf CMP R2, R3
LBL_88d0 ADD R3, R5, #3
LBL_88d1 SLL R3, R2, #12
LBL_88d2 SRL R7, R0, #15
LBL_88d3 AND R3, R2, #-7
LBL_88d4 CONST R1, #-149
LBL_88d5 OR R1, R4, R5
LBL_88d6 CMPI R6, #4
LBL_88d7 BRnp LBL_88cd
LBL_88d8 MOD R7, R7, R7
LBL_88d9 DIV R1, R5, R5
LBL_88da MOD R7, R5, R5
LBL_88db TRAP #176
LBL_88dc ADD R1, R6, R3
LBL_88dd ADD R3, R2, 0
LBL_88de CMPIU R4, #60
LBL_88df ADD R6, R3, #-2
LBL_88e0 SUB R6, R6, R2
LBL_88e1 OR R6, R7, R4
LBL_88e2 HICONST R6, #254
LBL_88e3 HICONST R6, #255
LBL_88e4 HICONST R2, #63
LBL_88e5 AND R1, R1, #11
LBL_88e6 BRn LBL_88e9
LBL_88e7 HICONST R2, #88
LBL_88e8 HICONST R1, #9
LBL_88e9 CONST R7, #-53
LBL_88ea SRL R2, R7, #10
LBL_88eb HICONST R7, #103
LBL_88ec HICONST R1, #50
LBL_88ed HICONST R7, #117
LBL_88ee AND R2, R6, #3
LBL_88ef MOD R7, R6, R1
LBL_88f0 CONST R1, #-248
LBL_88f1 DIV R2, R2, R4
LBL_88f2 HICONST R7, #19
LBL_88f3 HICONST R2, #177
LBL_88f4 CMPI R4, #-52
LBL_88f5 HICONST R1, #236
LBL_88f6 CMPU R1, R5
LBL_88f7 CONST R2, #50
LBL_88f8 CONST R1, #0
LBL_88f9 ADD R1, R1, #1
LBL_88fa AND R2, R0, R3
LBL_88fb MOD R7, R4, R3
LBL_88fc SLL R7, R3, #13
LBL_88fd OR R7, R3, R5
LBL_88fe NOT R2, R7
LBL_88ff CMPU R4, R7
LBL_8900 XOR R2, R0, R3
LBL_8901 CMPI R1, #6
LBL_8902 BRnp LBL_88f9
LBL_8903 CMPIU R4, #63
LBL_8904 BRzp LBL_8908
LBL_8905 CMPIU R5, #108
LBL_8906 CMPIU R3, #49
LBL_8907 BRnp LBL_890b
LBL_8908 SRL R7, R3, #11
LBL_8909 CMPI R4, #21
LBL_890a MOD R6, R4, R2
LBL_890b HICONST R1, #51
LBL_890c SRL R6, R1, #6
LBL_890d ADD R7, R3, 0
LBL_890e MUL R3, R6, R3
LBL_890f CONST R3, #0
LBL_8910 ADD R3, R3, #1
LBL_8911 DIV R6, R0, R5
LBL_8912 DIV R2, R4, R5
LBL_8913 HICONST R2, #115
LBL_8914 SRA R2, R1, #1
LBL_8915 MOD R2, R5, R2
LBL_8916 HICONST R2, #124
LBL_8917 MOD R1, R5, R4
LBL_8918 HICONST R1, #183
LBL_8919 CMPI R3, #7
LBL_891a BRnp LBL_8910
LBL_891b NOT R3, R5
LBL_891c SRA R1, R1, #4
LBL_891d DIV R3, R6, R4
LBL_891e MUL R1, R2, R4
LBL_891f CMPI R1, #63
LBL_8920 LEA R2, LBL_8928
LBL_8922 HICONST R1, #139
LBL_8923 XOR R6, R5, R3
LBL_8924 JMPR R2
LBL_8925 HICONST R3, #13
LBL_8926 CONST R6, #-37
LBL_8927 MUL R6, R4, R7
LBL_8928 MUL R1, R6, R3
LBL_8929 AND R1, R3, #-10
LBL_892a CMPIU R1, #103
LBL_892b CONST R6, #126
LBL_892c JMP LBL_892e
LBL_892d DIV R6, R4, R0
LBL_892e SUB R3, R5, R3
LBL_892f CONST R1, #0
LBL_8930 ADD R1, R1, #1
LBL_8931 DIV R3, R6, R4
LBL_8932 HICONST R3, #253
LBL_8933 DIV R2, R4, R2
LBL_8934 DIV R3, R3, R0
LBL_8935 DIV R3, R5, R3
LBL_8936 CMPI R5, #-47
LBL_8937 CMPI R5, #32
LBL_8938 MUL R6, R0, R0
LBL_8939 HICONST R6, #130
LBL_893a CMPI R1, #3
LBL_893b BRnp LBL_8930
LBL_893c CONST R3, #198
LBL_893d CONST R1, #77
LBL_893e CONST R1, #0
LBL_893f ADD R1, R1, #1
LBL_8940 DIV R2, R3, R2
LBL_8941 HICONST R3, #5
LBL_8942 MOD R2, R6, R4
LBL_8943 MOD R6, R4, R4
LBL_8944 DIV R3, R6, R6
LBL_8945 CMPI R1, #3
LBL_8946 BRnp LBL_893f
LBL_8947 CONST R6, #-137
LBL_8948 ADD R6, R7, R7
LBL_8949 CONST R3, #0
LBL_894a ADD R3, R3, #1
LBL_894b SRA R2, R6, #6
LBL_894c HICONST R1, #95
LBL_894d CONST R6, #-205
LBL_894e AND R1, R1, R4
LBL_894f SLL R1, R5, #15
LBL_8950 SLL R2, R0, #7
LBL_8951 SRL R6, R4, #4
LBL_8952 CONST R6, #175
LBL_8953 CMPI R3, #3
LBL_8954 BRnp LBL_894a
LBL_8955 SUB R1, R0, R6
LBL_8956 ADD R2, R7, 0
LBL_8957 MOD R1, R6, R6
LBL_8958 CONST R1, #218
LBL_8959 HICONST R6, #233
LBL_895a CMPI R6, #-43
LBL_895b CONST R3, #-151
LBL_895c CONST R1, #-87
LBL_895d ADD R6, R2, R2
LBL_895e CONST R6, #0
LBL_895f ADD R6, R6, #1
LBL_8960 MOD R1, R5, R0
LBL_8961 HICONST R3, #229
LBL_8962 CONST R3, #-19
LBL_8963 CONST R3, #-204
LBL_8964 OR R7, R0, R0
LBL_8965 CMPI R6, #1
LBL_8966 BRnp LBL_895f
LBL_8967 CONST R1, #0
LBL_8968 ADD R1, R1, #1
LBL_8969 SRL R6, R0, #11
LBL_896a OR R7, R5, R3
LBL_896b CMPI R1, #3
LBL_896c BRnp LBL_8968
LBL_896d BRnp LBL_8972
LBL_896e BRnzp LBL_8971
LBL_896f MOD R7, R2, R2
LBL_8970 BRnz LBL_8972
LBL_8971 MUL R1, R6, R2
LBL_8972 MUL R3, R0, R1
LBL_8973 ADD R7, R2, R6
LBL_8974 ADD R6, R3, #-11
LBL_8975 AND R3, R3, R0
LBL_8976 SRL R3, R6, #13
LBL_8977 SUB R3, R7, R3
LBL_8978 CONST R1, #33
LBL_8979 CONST R1, #216
LBL_897a CMP R1, R5
LBL_897b XOR R3, R4, R5
LBL_897c BRnz LBL_897e
LBL_897d HICONST R7, #100
LBL_897e MOD R1, R4, R4
LBL_897f MUL R3, R2, R1
LBL_8980 ADD R1, R2, 0
LBL_8981 HICONST R6, #0
LBL_8982 SUB R3, R1, R0
LBL_8983 SLL R7, R2, #12
LBL_8984 BRnzp LBL_8987
LBL_8985 BRnz LBL_8987
LBL_8986 CONST R3, #-252
LBL_8987 CONST R3, #69
LBL_8988 CONST R7, #0
LBL_8989 ADD R7, R7, #1
LBL_898a DIV R3, R2, R1
LBL_898b CMPI R4, #55
LBL_898c CONST R6, #-158
LBL_898d DIV R6, R5, R3
LBL_898e CMPIU R1, #24
LBL_898f AND R6, R6, R6
LBL_8990 MOD R6, R4, R4
LBL_8991 ADD R3, R1, #-14
LBL_8992 HICONST R3, #21
LBL_8993 CMPU R0, R5
LBL_8994 CMPI R7, #7
LBL_8995 BRnp LBL_8989
LBL_8996 DIV R3, R4, R4
LBL_8997 CMPI R6, #14
LBL_8998 HICONST R7, #232
LBL_8999 BRz LBL_899b
LBL_899a CONST R3, #-99
LBL_899b SRA R2, R7, #0
LBL_899c CONST R2, #0
LBL_899d ADD R2, R2, #1
LBL_899e DIV R3, R5, R4
LBL_899f CMPI R2, #2
LBL_89a0 BRnp LBL_899d
LBL_89a1 CONST R7, #0
LBL_89a2 ADD R7, R7, #1
LBL_89a3 ADD R2, R4, #2
LBL_89a4 MOD R3, R2, R0
LBL_89a5 AND R2, R1, R0
LBL_89a6 CONST R2, #65
LBL_89a7 SUB R3, R2, R5
LBL_89a8 CMPI R7, #6
LBL_89a9 BRnp LBL_89a2
LBL_89aa CONST R2, #0
LBL_89ab ADD R2, R2, #1
LBL_89ac MOD R3, R3, R7
LBL_89ad DIV R3, R7, R7
LBL_89ae CMP R7, R4
LBL_89af MUL R7, R4, R5
LBL_89b0 MOD R3, R5, R5
LBL_89b1 SRL R3, R5, #2
LBL_89b2 ADD R6, R7, R1
LBL_89b3 CMPU R6, R7
LBL_89b4 HICONST R6, #57
LBL_89b5 CMPI R2, #6
LBL_89b6 BRnp LBL_89ab
LBL_89b7 CMP R7, R6
LBL_89b8 SRA R3, R4, #2
LBL_89b9 CONST R3, #0
LBL_89ba ADD R3, R3, #1
LBL_89bb DIV R2, R0, R6
LBL_89bc HICONST R7, #89
LBL_89bd HICONST R6, #106
LBL_89be CONST R7, #140
LBL_89bf CMPIU R2, #45
LBL_89c0 XOR R6, R6, R4
LBL_89c1 CMPI R4, #-33
LBL_89c2 SLL R2, R6, #10
LBL_89c3 CMPI R3, #5
LBL_89c4 BRnp LBL_89ba
LBL_89c5 ADD R7, R5, R5
LBL_89c6 SRL R2, R3, #15
LBL_89c7 SRL R6, R6, #1
LBL_89c8 CONST R3, #0
LBL_89c9 ADD R3, R3, #1
LBL_89ca OR R7, R1, R7
LBL_89cb HICONST R7, #236
LBL_89cc SRL R7, R6, #6
LBL_89cd CMPI R3, #3
LBL_89ce BRnp LBL_89c9
LBL_89cf DIV R7, R5, R2
LBL_89d0 OR R6, R2, R0
LBL_89d1 CMPI R5, #3
LBL_89d2 ADD R2, R1, 0
LBL_89d3 BRp LBL_89d6
LBL_89d4 HICONST R6, #84
LBL_89d5 ADD R7, R1, R5
LBL_89d6 MOD R7, R6, R0
LBL_89d7 CONST R1, #0
LBL_89d8 ADD R1, R1, #1
LBL_89d9 CONST R3, #-94
LBL_89da SLL R3, R5, #12
LBL_89db SUB R3, R5, R6
LBL_89dc MOD R7, R4, R0
LBL_89dd MUL R7, R2, R5
LBL_89de SRL R3, R2, #0
LBL_89df MUL R3, R6, R0
LBL_89e0 CONST R7, #-33
LBL_89e1 CMPI R1, #1
LBL_89e2 BRnp LBL_89d8
LBL_89e3 CONST R7, #-223
LBL_89e4 JSR LBL_8a00
LBL_89e5 SRA R1, R3, #12
LBL_89e6 MOD R6, R3, R1
LBL_89e7 CONST R6, #-22
LBL_89e8 MOD R6, R1, R4
LBL_89e9 ADD R3, R0, #-15
LBL_89ea MUL R7, R5, R2
LBL_89eb CMPU R4, R3
LBL_89ec HICONST R7, #67
LBL_89ed SRL R6, R4, #11
LBL_89ee AND R3, R6, R0
LBL_89ef ADD R6, R0, #9
LBL_89f0 MUL R6, R0, R6
LBL_89f1 CMP R7, R0
LBL_89f2 SRA R7, R1, #4
LBL_89f3 CMPI R3, #-38
LBL_89f4 CMPIU R6, #14
LBL_89f5 CMPIU R4, #8
LBL_89f6 JMP LBL_89fa
LBL_89f7 SRL R3, R1, #13
LBL_89f8 ADD R7, R7, #3
LBL_89f9 CMP R3, R1
LBL_89fa HICONST R6, #198
LBL_89fb ADD R3, R7, #-6
LBL_89fc AND R1, R2, #-13
LBL_89fd AND R3, R3, #9
LBL_89fe MOD R7, R5, R2
LBL_89ff ADD R1, R3, R2
LBL_8a00 XOR R3, R3, R7
LBL_8a01 CONST R7, #182
LBL_8a02 CONST R6, #0
LBL_8a03 ADD R6, R6, #1
LBL_8a04 SLL R3, R3, #12
LBL_8a05 CONST R3, #64
LBL_8a06 SRL R1, R0, #15
LBL_8a07 SUB R3, R5, R2
LBL_8a08 NOT R7, R0
LBL_8a09 CMP R7, R0
LBL_8a0a CMPI R6, #4
LBL_8a0b BRnp LBL_8a03
LBL_8a0c CMPIU R5, #5
LBL_8a0d SRL R1, R7, #6
LBL_8a0e CMPU R0, R1
LBL_8a0f HICONST R7, #13
LBL_8a10 LEA R3, LBL_8a1c
LBL_8a12 CMPI R4, #63
LBL_8a13 CONST R7, #138
LBL_8a14 HICONST R6, #220
LBL_8a15 JMPR R3
LBL_8a16 MUL R3, R1, R3
LBL_8a17 SLL R6, R6, #2
LBL_8a18 CMPIU R4, #1
LBL_8a19 CMP R2, R1
LBL_8a1a AND R7, R7, #11
LBL_8a1b MUL R3, R1, R4
LBL_8a1c MOD R3, R0, R1
LBL_8a1d OR R3, R7, R4
LBL_8a1e MOD R7, R0, R6
LBL_8a1f ADD R7, R4, 0
LBL_8a20 CONST R4, #0
LBL_8a21 ADD R4, R4, #1
LBL_8a22 DIV R1, R1, R0
LBL_8a23 CONST R3, #-228
LBL_8a24 HICONST R3, #217
LBL_8a25 CMPI R6, #-48
LBL_8a26 HICONST R3, #149
LBL_8a27 CONST R6, #-210
LBL_8a28 XOR R1, R7, R0
LBL_8a29 CMPI R4, #4
LBL_8a2a BRnp LBL_8a21
LBL_8a2b HICONST R1, #23
LBL_8a2c MOD R4, R3, R7
LBL_8a2d DIV R3, R2, R2
LBL_8a2e CONST R4, #108
LBL_8a2f BRnz LBL_8a32
LBL_8a30 MOD R1, R3, R4
LBL_8a31 CMPU R5, R7
LBL_8a32 SRA R3, R3, #6
LBL_8a33 CONST R4, #152
LBL_8a34 HICONST R4, #37
LBL_8a35 HICONST R3, #171
LBL_8a36 CONST R6, #215
LBL_8a37 CONST R1, #-225
LBL_8a38 SRA R3, R4, #9
LBL_8a39 ADD R6, R0, 0
LBL_8a3a HICONST R0, #71
LBL_8a3b CONST R3, #183
LBL_8a3c CONST R1, #0
LBL_8a3d ADD R1, R1, #1
LBL_8a3e MOD R4, R3, R4
LBL_8a3f HICONST R0, #19
LBL_8a40 OR R4, R7, R5
LBL_8a41 MOD R3, R3, R6
LBL_8a42 CONST R4, #-228
LBL_8a43 SRA R3, R3, #7
LBL_8a44 DIV R0, R3, R2
LBL_8a45 SLL R0, R0, #1
LBL_8a46 AND R3, R3, #5
LBL_8a47 CMPI R1, #7
LBL_8a48 BRnp LBL_8a3d
LBL_8a49 CMPI R2, #-38
LBL_8a4a CMPIU R4, #38
LBL_8a4b CONST R1, #0
LBL_8a4c ADD R1, R1, #1
LBL_8a4d SUB R3, R0, R3
LBL_8a4e CONST R0, #113
LBL_8a4f CONST R3, #49
LBL_8a50 CMPIU R3, #109
LBL_8a51 CMPIU R4, #37
LBL_8a52 CMPIU R6, #85
LBL_8a53 MOD R3, R7, R5
LBL_8a54 HICONST R4, #126
LBL_8a55 CONST R0, #232
LBL_8a56 ADD R0, R7, R4
LBL_8a57 CMPI R1, #2
LBL_8a58 BRnp LBL_8a4c
LBL_8a59 SUB R4, R6, R0
LBL_8a5a ADD R4, R7, #-4
LBL_8a5b BRnp LBL_8a5e
LBL_8a5c BRnp LBL_8a5f
LBL_8a5d XOR R4, R7, R4
LBL_8a5e SUB R3, R0, R6
LBL_8a5f CONST R3, #72
LBL_8a60 CONST R0, #0
LBL_8a61 ADD R0, R0, #1
LBL_8a62 SLL R4, R4, #7
LBL_8a63 MOD R4, R6, R6
LBL_8a64 CMPI R0, #6
LBL_8a65 BRnp LBL_8a61
LBL_8a66 MOD R4, R1, R3
LBL_8a67 MOD R1, R2, R2
LBL_8a68 CMPI R3, #-22
LBL_8a69 SRL R1, R2, #5
LBL_8a6a CMPIU R6, #65
LBL_8a6b SUB R0, R1, R7
LBL_8a6c ADD R1, R5, R4
LBL_8a6d ADD R4, R3, #-13
LBL_8a6e CONST R4, #0
LBL_8a6f ADD R4, R4, #1
LBL_8a70 HICONST R3, #63
LBL_8a71 MOD R1, R7, R2
LBL_8a72 CONST R3, #-127
LBL_8a73 CMPI R4, #4
LBL_8a74 BRnp LBL_8a6f
LBL_8a75 CONST R4, #216
LBL_8a76 MOD R4, R1, R6
LBL_8a77 SLL R4, R3, #0
LBL_8a78 ADD R3, R2, 0
LBL_8a79 SRA R1, R5, #9
LBL_8a7a CMPI R0, #-22
LBL_8a7b ADD R0, R7, #11
LBL_8a7c DIV R1, R4, R4
LBL_8a7d ADD R4, R6, #-4
LBL_8a7e MOD R2, R5, R5
LBL_8a7f CONST R4, #0
LBL_8a80 ADD R4, R4, #1
LBL_8a81 SRL R0, R5, #12
LBL_8a82 CMPI R4, #5
LBL_8a83 BRnp LBL_8a80
LBL_8a84 SRL R4, R6, #5
LBL_8a85 BRp LBL_8a89
LBL_8a86 ADD R0, R5, #2
LBL_8a87 CMPU R2, R3
LBL_8a88 SRL R2, R5, #15
LBL_8a89 BRn LBL_8a8d
LBL_8a8a HICONST R0, #158
LBL_8a8b CONST R4, #-256
LBL_8a8c MUL R1, R0, R1
LBL_8a8d CMPI R5, #15
LBL_8a8e BRzp LBL_8a90
LBL_8a8f CMPIU R5, #52
LBL_8a90 BRn LBL_8a95
LBL_8a91 HICONST R0, #42
LBL_8a92 MUL R2, R2, R2
LBL_8a93 AND R4, R5, R6
LBL_8a94 BRnz LBL_8a97
LBL_8a95 MOD R2, R5, R2
LBL_8a96 HICONST R1, #140
LBL_8a97 MOD R0, R7, R0
LBL_8a98 SUB R4, R2, R1
LBL_8a99 ADD R4, R6, #-16
LBL_8a9a ADD R0, R3, #-1
LBL_8a9b ADD R4, R3, 0
LBL_8a9c CMP R5, R4
LBL_8a9d CMPI R6, #21
LBL_8a9e NOT R2, R4
LBL_8a9f BRnz LBL_8aa3
LBL_8aa0 HICONST R3, #204
LBL_8aa1 JMP LBL_8aa5
LBL_8aa2 CMPI R0, #63
LBL_8aa3 BRn LBL_8aa7
LBL_8aa4 BRz LBL_8aa6
LBL_8aa5 HICONST R3, #20
LBL_8aa6 CONST R0, #54
LBL_8aa7 HICONST R2, #230
LBL_8aa8 CONST R2, #-44
LBL_8aa9 HICONST R1, #127
LBL_8aaa ADD R3, R5, 0
LBL_8aab BRnzp LBL_8aad
LBL_8aac DIV R2, R1, R6
LBL_8aad OR R0, R0, R4
LBL_8aae CONST R1, #0
LBL_8aaf ADD R1, R1, #1
LBL_8ab0 SRL R2, R4, #5
LBL_8ab1 CMPIU R7, #25
LBL_8ab2 SRA R5, R0, #1
LBL_8ab3 CMPU R3, R2
LBL_8ab4 CONST R0, #-203
LBL_8ab5 SRL R2, R2, #0
LBL_8ab6 CONST R5, #-173
LBL_8ab7 CMPI R1, #1
LBL_8ab8 BRnp LBL_8aaf
LBL_8ab9 SUB R1, R2, R1
LBL_8aba CMPI R1, #43
LBL_8abb CONST R2, #0
LBL_8abc ADD R2, R2, #1
LBL_8abd CONST R5, #148
LBL_8abe HICONST R5, #191
LBL_8abf DIV R1, R4, R4
LBL_8ac0 SRL R0, R4, #6
LBL_8ac1 CONST R5, #36
LBL_8ac2 ADD R0, R1, #-6
LBL_8ac3 ADD R1, R6, #12
LBL_8ac4 CMPI R2, #1
LBL_8ac5 BRnp LBL_8abc
LBL_8ac6 CONST R0, #0
LBL_8ac7 ADD R0, R0, #1
LBL_8ac8 MUL R5, R5, R1
LBL_8ac9 MOD R5, R3, R3
LBL_8aca HICONST R1, #140
LBL_8acb SUB R5, R2, R2
LBL_8acc CMPIU R3, #91
LBL_8acd XOR R5, R6, R3
LBL_8ace HICONST R1, #76
LBL_8acf ADD R2, R5, R2
LBL_8ad0 HICONST R1, #207
LBL_8ad1 CMPI R0, #3
LBL_8ad2 BRnp LBL_8ac7
LBL_8ad3 CONST R5, #0
LBL_8ad4 ADD R5, R5, #1
LBL_8ad5 HICONST R2, #167
LBL_8ad6 HICONST R0, #248
LBL_8ad7 CMPI R0, #-38
LBL_8ad8 HICONST R1, #104
LBL_8ad9 SRA R0, R6, #14
LBL_8ada SLL R0, R4, #10
LBL_8adb NOT R1, R4
LBL_8adc CMPI R5, #5
LBL_8add BRnp LBL_8ad4
LBL_8ade NOT R5, R6
LBL_8adf HICONST R0, #31
LBL_8ae0 SRL R2, R4, #9
LBL_8ae1 BRp LBL_8ae4
LBL_8ae2 SRL R2, R1, #11
LBL_8ae3 MOD R0, R3, R6
LBL_8ae4 ADD R0, R7, #6
LBL_8ae5 CONST R1, #0
LBL_8ae6 ADD R1, R1, #1
LBL_8ae7 HICONST R5, #73
LBL_8ae8 CMPIU R5, #92
LBL_8ae9 HICONST R0, #251
LBL_8aea CMP R0, R5
LBL_8aeb HICONST R0, #22
LBL_8aec HICONST R0, #4
LBL_8aed MOD R5, R6, R3
LBL_8aee MUL R5, R3, R0
LBL_8aef DIV R2, R3, R3
LBL_8af0 SRA R0, R7, #7
LBL_8af1 CMPI R1, #2
LBL_8af2 BRnp LBL_8ae6
LBL_8af3 DIV R1, R7, R7
LBL_8af4 BRn LBL_8af6
LBL_8af5 HICONST R1, #51
LBL_8af6 AND R5, R2, #14
LBL_8af7 CONST R5, #0
LBL_8af8 ADD R5, R5, #1
LBL_8af9 SRA R1, R6, #7
LBL_8afa CMP R3, R0
LBL_8afb CMPIU R6, #127
LBL_8afc CMPI R5, #7
LBL_8afd BRnp LBL_8af8
LBL_8afe CONST R2, #-50
LBL_8aff CONST R0, #127
LBL_8b00 SLL R2, R0, #9
LBL_8b01 OR R1, R6, R6
LBL_8b02 SRA R5, R7, #0
LBL_8b03 HICONST R0, #146
LBL_8b04 CONST R0, #0
LBL_8b05 ADD R0, R0, #1
LBL_8b06 DIV R1, R6, R3
LBL_8b07 HICONST R1, #25
LBL_8b08 CMPI R4, #54
LBL_8b09 HICONST R2, #41
LBL_8b0a CMPI R0, #3
LBL_8b0b BRnp LBL_8b05
LBL_8b0c AND R0, R1, R2
LBL_8b0d ADD R2, R2, R4
LBL_8b0e ADD R0, R4, 0
LBL_8b0f ADD R5, R5, #-6
LBL_8b10 HICONST R1, #246
LBL_8b11 CONST R1, #0
LBL_8b12 ADD R1, R1, #1
LBL_8b13 ADD R2, R0, #-10
LBL_8b14 MOD R4, R5, R6
LBL_8b15 CMPI R1, #3
LBL_8b16 BRnp LBL_8b12
LBL_8b17 CMP R6, R5
LBL_8b18 ADD R5, R3, 0
LBL_8b19 CONST R4, #0
LBL_8b1a ADD R4, R4, #1
LBL_8b1b CONST R3, #-43
LBL_8b1c SUB R1, R0, R0
LBL_8b1d DIV R2, R7, R0
LBL_8b1e SLL R1, R1, #2
LBL_8b1f CMPI R4, #5
LBL_8b20 BRnp LBL_8b1a
LBL_8b21 HICONST R2, #64
LBL_8b22 MOD R4, R1, R7
LBL_8b23 MUL R4, R0, R1
LBL_8b24 MOD R2, R2, R7
LBL_8b25 LEA R3, LBL_8b2f
LBL_8b27 HICONST R2, #89
LBL_8b28 DIV R2, R0, R4
LBL_8b29 SUB R2, R5, R2
LBL_8b2a SRL R2, R6, #5
LBL_8b2b HICONST R2, #49
LBL_8b2c JMPR R3
LBL_8b2d HICONST R4, #58
LBL_8b2e CMPIU R2, #49
LBL_8b2f CMPI R6, #58
LBL_8b30 MUL R1, R3, R7
LBL_8b31 CONST R4, #96
LBL_8b32 NOT R1, R5
LBL_8b33 CONST R3, #0
LBL_8b34 ADD R3, R3, #1
LBL_8b35 DIV R4, R2, R1
LBL_8b36 MOD R1, R2, R4
LBL_8b37 MOD R1, R1, R2
LBL_8b38 HICONST R1, #95
LBL_8b39 CMPI R3, #6
LBL_8b3a BRnp LBL_8b34
LBL_8b3b ADD R1, R2, R5
LBL_8b3c CONST R3, #-38
LBL_8b3d NOT R3, R2
LBL_8b3e LEA R3, LBL_8b49
LBL_8b40 NOT R1, R6
LBL_8b41 HICONST R2, #111
LBL_8b42 CMPI R7, #-6
LBL_8b43 JMPR R3
LBL_8b44 CMP R4, R7
LBL_8b45 MOD R3, R0, R4
LBL_8b46 CMP R7, R0
LBL_8b47 CONST R2, #6
LBL_8b48 CMPU R6, R7
LBL_8b49 CMPU R6, R4
LBL_8b4a CONST R3, #0
LBL_8b4b ADD R3, R3, #1
LBL_8b4c MOD R1, R0, R7
LBL_8b4d CMPU R5, R4
LBL_8b4e SLL R1, R4, #7
LBL_8b4f SLL R1, R5, #3
LBL_8b50 SRL R2, R0, #4
LBL_8b51 CMPI R3, #4
LBL_8b52 BRnp LBL_8b4b
LBL_8b53 SRL R4, R1, #0
LBL_8b54 MOD R4, R2, R2
LBL_8b55 BRn LBL_8b59
LBL_8b56 CMPIU R7, #14
LBL_8b57 AND R3, R6, R6
LBL_8b58 SRA R3, R7, #0
LBL_8b59 DIV R3, R4, R6
LBL_8b5a CONST R2, #0
LBL_8b5b ADD R2, R2, #1
LBL_8b5c NOT R1, R5
LBL_8b5d ADD R1, R6, R1
LBL_8b5e ADD R4, R4, #8
LBL_8b5f ADD R1, R6, R7
LBL_8b60 CMP R0, R7
LBL_8b61 AND R4, R7, R6
LBL_8b62 SRL R1, R7, #0
LBL_8b63 ADD R3, R0, R0
LBL_8b64 CONST R1, #74
LBL_8b65 CONST R4, #140
LBL_8b66 CMPI R2, #6
LBL_8b67 BRnp LBL_8b5b
LBL_8b68 CONST R4, #175
LBL_8b69 SRL R3, R4, #8
LBL_8b6a CONST R1, #0
LBL_8b6b ADD R1, R1, #1
LBL_8b6c CONST R3, #-111
LBL_8b6d HICONST R2, #252
LBL_8b6e CMPU R6, R7
LBL_8b6f CMP R3, R2
LBL_8b70 CMPI R1, #1
LBL_8b71 BRnp LBL_8b6b
LBL_8b72 CONST R1, #0
LBL_8b73 ADD R1, R1, #1
LBL_8b74 SRA R4, R3, #7
LBL_8b75 CONST R2, #-13
LBL_8b76 CMPI R1, #5
LBL_8b77 BRnp LBL_8b73
LBL_8b78 SLL R3, R0, #0
LBL_8b79 MOD R2, R6, R2
LBL_8b7a SRL R1, R3, #7
LBL_8b7b CONST R3, #-48
LBL_8b7c CMP R4, R2
LBL_8b7d BRp LBL_8b81
LBL_8b7e CONST R2, #-58
LBL_8b7f BRnz LBL_8b82
LBL_8b80 MOD R2, R5, R1
LBL_8b81 DIV R4, R0, R3
LBL_8b82 HICONST R2, #61
LBL_8b83 ADD R2, R0, #0
LBL_8b84 CONST R2, #0
LBL_8b85 ADD R2, R2, #1
LBL_8b86 AND R3, R0, R4
LBL_8b87 ADD R4, R3, #8
LBL_8b88 CMP R0, R4
LBL_8b89 NOT R4, R4
LBL_8b8a CMPI R2, #7
LBL_8b8b BRnp LBL_8b85
LBL_8b8c HICONST R3, #246
LBL_8b8d BRz LBL_8b90
LBL_8b8e SRA R2, R7, #2
LBL_8b8f DIV R4, R2, R7
LBL_8b90 CONST R1, #68
LBL_8b91 SRA R4, R2, #0
LBL_8b92 CONST R4, #-252
LBL_8b93 MOD R4, R5, R3
LBL_8b94 DIV R2, R3, R0
LBL_8b95 CONST R3, #0
LBL_8b96 ADD R3, R3, #1
LBL_8b97 MUL R2, R2, R0
LBL_8b98 MOD R4, R2, R1
LBL_8b99 HICONST R4, #35
LBL_8b9a MOD R2, R4, R7
LBL_8b9b CMPI R6, #61
LBL_8b9c CONST R4, #196
LBL_8b9d ADD R2, R2, #4
LBL_8b9e OR R2, R0, R0
LBL_8b9f HICONST R4, #37
LBL_8ba0 CMPI R3, #7
LBL_8ba1 BRnp LBL_8b96
LBL_8ba2 MOD R3, R3, R7
LBL_8ba3 SLL R3, R3, #6
LBL_8ba4 OR R1, R4, R4
LBL_8ba5 OR R4, R5, R6
LBL_8ba6 HICONST R4, #222
LBL_8ba7 LEA R3, LBL_8bb0
LBL_8ba9 SLL R1, R6, #11
LBL_8baa SUB R4, R4, R1
LBL_8bab CONST R2, #14
LBL_8bac SLL R1, R5, #5
LBL_8bad JMPR R3
LBL_8bae SLL R2, R4, #5
LBL_8baf SLL R4, R5, #6
LBL_8bb0 BRnzp LBL_8bb2
LBL_8bb1 CONST R1, #242
LBL_8bb2 MUL R3, R7, R0
LBL_8bb3 JMP LBL_8bb8
LBL_8bb4 HICONST R4, #98
LBL_8bb5 CMPU R4, R4
LBL_8bb6 CMPIU R2, #86
LBL_8bb7 BRzp LBL_8bba
LBL_8bb8 CMPU R6, R6
LBL_8bb9 CONST R4, #-184
LBL_8bba ADD R3, R2, #15
LBL_8bbb HICONST R2, #243
LBL_8bbc CMPU R6, R3
LBL_8bbd CONST R2, #0
LBL_8bbe ADD R2, R2, #1
LBL_8bbf XOR R1, R4, R7
LBL_8bc0 HICONST R1, #212
LBL_8bc1 CMPI R2, #5
LBL_8bc2 BRnp LBL_8bbe
LBL_8bc3 CONST R4, #129
LBL_8bc4 DIV R1, R0, R0
LBL_8bc5 NOT R1, R7
LBL_8bc6 CONST R1, #114
LBL_8bc7 SUB R4, R0, R0
LBL_8bc8 BRnzp LBL_8bcc
LBL_8bc9 CMPU R2, R5
LBL_8bca DIV R4, R1, R7
LBL_8bcb HICONST R4, #193
LBL_8bcc SRA R1, R0, #8
LBL_8bcd CONST R2, #-244
LBL_8bce XOR R4, R6, R6
LBL_8bcf CONST R4, #233
LBL_8bd0 ADD R1, R3, R2
LBL_8bd1 SRA R3, R4, #14
LBL_8bd2 HICONST R2, #153
LBL_8bd3 HICONST R1, #216
LBL_8bd4 ADD R2, R3, R4
LBL_8bd5 HICONST R2, #158
LBL_8bd6 CMPI R2, #56
LBL_8bd7 SUB R1, R2, R3
LBL_8bd8 CONST R2, #-206
LBL_8bd9 HICONST R3, #183
LBL_8bda DIV R1, R2, R7
LBL_8bdb CONST R3, #-71
LBL_8bdc XOR R1, R0, R3
LBL_8bdd MOD R3, R0, R7
LBL_8bde CMPIU R5, #103
LBL_8bdf DIV R1, R0, R5
LBL_8be0 ADD R1, R5, 0
LBL_8be1 SRA R5, R5, #12
LBL_8be2 HICONST R3, #247
LBL_8be3 ADD R4, R6, #-15
LBL_8be4 HICONST R4, #159
LBL_8be5 NOT R5, R3
LBL_8be6 CONST R2, #0
LBL_8be7 ADD R2, R2, #1
LBL_8be8 DIV R3, R5, R4
LBL_8be9 ADD R5, R5, R7
LBL_8bea CMPI R6, #7
LBL_8beb CMPI R2, #2
LBL_8bec BRnp LBL_8be7
LBL_8bed CONST R5, #0
LBL_8bee ADD R5, R5, #1
LBL_8bef DIV R4, R4, R4
LBL_8bf0 CMPU R4, R1
LBL_8bf1 CMPI R5, #2
LBL_8bf2 BRnp LBL_8bee
LBL_8bf3 OR R4, R4, R7
LBL_8bf4 DIV R2, R4, R2
LBL_8bf5 ADD R2, R7, #-6
LBL_8bf6 XOR R2, R6, R7
LBL_8bf7 CONST R3, #0
LBL_8bf8 ADD R3, R3, #1
LBL_8bf9 OR R5, R2, R6
LBL_8bfa CONST R5, #-19
LBL_8bfb SLL R2, R4, #0
LBL_8bfc CMPU R4, R7
LBL_8bfd NOT R2, R5
LBL_8bfe CMPIU R4, #60
LBL_8bff CONST R5, #52
LBL_8c00 CMPI R3, #5
LBL_8c01 BRnp LBL_8bf8
LBL_8c02 HICONST R3, #254
LBL_8c03 CONST R3, #-208
LBL_8c04 HICONST R2, #170
LBL_8c05 SRA R4, R0, #15
LBL_8c06 SRA R2, R7, #10
LBL_8c07 SUB R2, R7, R5
LBL_8c08 OR R3, R4, R2
LBL_8c09 CONST R3, #-188
LBL_8c0a BRp LBL_8c0d
LBL_8c0b BRzp LBL_8c0e
LBL_8c0c ADD R2, R5, R2
LBL_8c0d MOD R3, R3, R5
LBL_8c0e HICONST R3, #38
LBL_8c0f HICONST R4, #87
LBL_8c10 CONST R5, #0
LBL_8c11 ADD R5, R5, #1
LBL_8c12 SLL R2, R3, #4
LBL_8c13 OR R4, R6, R3
LBL_8c14 SUB R4, R4, R7
LBL_8c15 CMPI R5, #4
LBL_8c16 BRnp LBL_8c11
LBL_8c17 LEA R4, LBL_8c23
LBL_8c19 DIV R5, R3, R7
LBL_8c1a AND R3, R5, R3
LBL_8c1b JMPR R4
LBL_8c1c MOD R4, R5, R7
LBL_8c1d AND R4, R6, #-16
LBL_8c1e SLL R4, R1, #12
LBL_8c1f MOD R4, R0, R0
LBL_8c20 CMP R6, R4
LBL_8c21 BRn LBL_8c24
LBL_8c22 CMPI R0, #-40
LBL_8c23 AND R2, R2, R2
LBL_8c24 CMPIU R2, #29
LBL_8c25 BRnp LBL_8c27
LBL_8c26 CMPI R2, #9
LBL_8c27 SLL R2, R0, #9
LBL_8c28 HICONST R2, #37
LBL_8c29 CONST R4, #0
LBL_8c2a ADD R4, R4, #1
LBL_8c2b DIV R5, R6, R5
LBL_8c2c DIV R2, R2, R6
LBL_8c2d SRL R2, R1, #12
LBL_8c2e NOT R3, R5
LBL_8c2f CONST R5, #-224
LBL_8c30 DIV R2, R1, R7
LBL_8c31 CONST R5, #-121
LBL_8c32 SLL R5, R0, #3
LBL_8c33 CMPI R4, #1
LBL_8c34 BRnp LBL_8c2a
LBL_8c35 ADD R2, R7, R2
LBL_8c36 DIV R5, R0, R6
LBL_8c37 HICONST R3, #106
LBL_8c38 AND R2, R0, R3
LBL_8c39 DIV R2, R7, R5
LBL_8c3a ADD R3, R3, #6
LBL_8c3b CONST R5, #123
LBL_8c3c SUB R3, R7, R5
LBL_8c3d MOD R5, R0, R5
LBL_8c3e HICONST R5, #218
LBL_8c3f SUB R2, R5, R5
LBL_8c40 CONST R4, #0
LBL_8c41 ADD R4, R4, #1
LBL_8c42 OR R5, R5, R7
LBL_8c43 CONST R3, #35
LBL_8c44 CONST R2, #-98
LBL_8c45 CMPI R2, #33
LBL_8c46 MUL R5, R7, R0
LBL_8c47 HICONST R3, #52
LBL_8c48 CMPI R4, #4
LBL_8c49 BRnp LBL_8c41
LBL_8c4a CONST R3, #0
LBL_8c4b ADD R3, R3, #1
LBL_8c4c CONST R4, #2
LBL_8c4d AND R4, R5, #5
LBL_8c4e MOD R4, R4, R0
LBL_8c4f CMPIU R4, #117
LBL_8c50 HICONST R2, #195
LBL_8c51 CMPIU R4, #123
LBL_8c52 CONST R2, #71
LBL_8c53 HICONST R2, #39
LBL_8c54 MOD R4, R7, R5
LBL_8c55 CMPI R3, #4
LBL_8c56 BRnp LBL_8c4b
LBL_8c57 SRA R3, R1, #11
LBL_8c58 CMPI R7, #23
LBL_8c59 DIV R4, R4, R5
LBL_8c5a CONST R4, #0
LBL_8c5b ADD R4, R4, #1
LBL_8c5c CMPU R5, R7
LBL_8c5d MOD R2, R0, R7
LBL_8c5e CMPI R4, #3
LBL_8c5f BRnp LBL_8c5b
LBL_8c60 CMPI R6, #-27
LBL_8c61 ADD R4, R3, R1
LBL_8c62 XOR R2, R5, R0
LBL_8c63 MUL R3, R2, R3
LBL_8c64 SRL R3, R6, #7
LBL_8c65 CONST R4, #-129
LBL_8c66 AND R3, R4, R0
LBL_8c67 HICONST R4, #57
LBL_8c68 CMPU R2, R4
LBL_8c69 HICONST R5, #37
LBL_8c6a OR R4, R4, R2
LBL_8c6b HICONST R4, #163
LBL_8c6c CMPI R2, #-45
LBL_8c6d HICONST R3, #40
LBL_8c6e CMPU R4, R0
LBL_8c6f AND R5, R7, R0
LBL_8c70 CONST R4, #134
LBL_8c71 CONST R4, #21
LBL_8c72 CONST R2, #236
LBL_8c73 CONST R2, #-21
LBL_8c74 CMP R1, R4
LBL_8c75 ADD R5, R5, #15
LBL_8c76 MOD R2, R6, R3
LBL_8c77 AND R2, R1, R5
LBL_8c78 HICONST R4, #164
LBL_8c79 HICONST R3, #20
LBL_8c7a NOT R3, R0
LBL_8c7b OR R5, R2, R5
LBL_8c7c SRA R2, R7, #0
LBL_8c7d AND R4, R7, #12
LBL_8c7e CONST R2, #99
LBL_8c7f CMP R4, R7
LBL_8c80 DIV R5, R3, R2
LBL_8c81 CONST R5, #-25
LBL_8c82 CMPIU R0, #108
LBL_8c83 XOR R5, R5, R0
LBL_8c84 CONST R2, #0
LBL_8c85 ADD R2, R2, #1
LBL_8c86 HICONST R4, #208
LBL_8c87 SRL R4, R5, #7
LBL_8c88 MOD R5, R6, R3
LBL_8c89 CONST R3, #-210
LBL_8c8a CMP R5, R7
LBL_8c8b SUB R5, R3, R6
LBL_8c8c MOD R5, R5, R3
LBL_8c8d HICONST R3, #151
LBL_8c8e CONST R4, #187
LBL_8c8f CMPU R3, R5
LBL_8c90 CMPI R2, #7
LBL_8c91 BRnp LBL_8c85
LBL_8c92 SRL R2, R2, #0
LBL_8c93 CMPU R4, R7
LBL_8c94 CONST R4, #-113
LBL_8c95 ADD R5, R1, 0
LBL_8c96 CMP R6, R7
LBL_8c97 CONST R4, #0
LBL_8c98 ADD R4, R4, #1
LBL_8c99 HICONST R2, #156
LBL_8c9a CONST R3, #48
LBL_8c9b OR R1, R2, R7
LBL_8c9c CMPI R4, #4
LBL_8c9d BRnp LBL_8c98
LBL_8c9e ADD R2, R1, #7
LBL_8c9f CONST R1, #0
LBL_8ca0 ADD R1, R1, #1
LBL_8ca1 CONST R3, #-18
LBL_8ca2 HICONST R2, #82
LBL_8ca3 CMPI R1, #4
LBL_8ca4 BRnp LBL_8ca0
LBL_8ca5 CONST R3, #245
LBL_8ca6 MOD R1, R0, R0
LBL_8ca7 BRnzp LBL_8ca9
LBL_8ca8 BRzp LBL_8cab
LBL_8ca9 ADD R2, R5, R0
LBL_8caa OR R3, R6, R7
LBL_8cab XOR R2, R4, R6
LBL_8cac CONST R1, #-128
LBL_8cad AND R1, R0, #15
LBL_8cae SLL R2, R7, #5
LBL_8caf SRA R3, R1, #11
LBL_8cb0 NOT R1, R2
LBL_8cb1 HICONST R4, #50
LBL_8cb2 CONST R3, #0
LBL_8cb3 ADD R3, R3, #1
LBL_8cb4 AND R2, R2, R1
LBL_8cb5 CMPIU R2, #31
LBL_8cb6 CONST R4, #232
LBL_8cb7 CMPI R3, #5
LBL_8cb8 BRnp LBL_8cb3
LBL_8cb9 CONST R1, #0
LBL_8cba ADD R1, R1, #1
LBL_8cbb ADD R2, R7, R5
LBL_8cbc SUB R4, R2, R2
LBL_8cbd SUB R2, R5, R0
LBL_8cbe CONST R3, #-13
LBL_8cbf CMPI R0, #37
LBL_8cc0 OR R3, R4, R2
LBL_8cc1 CMPI R5, #-27
LBL_8cc2 MUL R4, R7, R5
LBL_8cc3 CMPI R1, #2
LBL_8cc4 BRnp LBL_8cba
LBL_8cc5 CONST R2, #0
LBL_8cc6 ADD R2, R2, #1
LBL_8cc7 SRL R3, R5, #10
LBL_8cc8 OR R1, R0, R3
LBL_8cc9 SRA R3, R5, #3
LBL_8cca CONST R3, #-211
LBL_8ccb DIV R3, R3, R4
LBL_8ccc SRA R3, R1, #12
LBL_8ccd CMPI R2, #6
LBL_8cce BRnp LBL_8cc6
LBL_8ccf XOR R4, R6, R3
LBL_8cd0 SRA R3, R2, #12
LBL_8cd1 CONST R2, #88
LBL_8cd2 ADD R2, R4, R3
LBL_8cd3 CONST R2, #-71
LBL_8cd4 BRnp LBL_8cd7
LBL_8cd5 HICONST R3, #198
LBL_8cd6 DIV R4, R7, R7
LBL_8cd7 HICONST R2, #255
LBL_8cd8 DIV R4, R3, R5
LBL_8cd9 XOR R4, R5, R1
LBL_8cda SLL R2, R4, #5
LBL_8cdb CONST R1, #0
LBL_8cdc ADD R1, R1, #1
LBL_8cdd HICONST R2, #88
LBL_8cde CMPI R1, #7
LBL_8cdf BRnp LBL_8cdc
LBL_8ce0 CONST R1, #0
LBL_8ce1 ADD R1, R1, #1
LBL_8ce2 SUB R4, R6, R7
LBL_8ce3 CMPI R1, #6
LBL_8ce4 BRnp LBL_8ce1
LBL_8ce5 NOT R3, R3
LBL_8ce6 CONST R2, #247
LBL_8ce7 SLL R1, R3, #15
LBL_8ce8 SRL R2, R6, #4
LBL_8ce9 SRA R1, R6, #2
LBL_8cea MUL R4, R1, R0
LBL_8ceb BRnzp LBL_8cef
LBL_8cec HICONST R3, #204
LBL_8ced SUB R3, R0, R5
LBL_8cee JMP LBL_8cf0
LBL_8cef ADD R3, R3, R1
LBL_8cf0 XOR R1, R3, R4
LBL_8cf1 MOD R4, R4, R2
LBL_8cf2 ADD R1, R2, R5
LBL_8cf3 SRA R3, R3, #14
LBL_8cf4 HICONST R4, #249
LBL_8cf5 CONST R3, #0
LBL_8cf6 ADD R3, R3, #1
LBL_8cf7 CMP R0, R0
LBL_8cf8 CONST R1, #-43
LBL_8cf9 HICONST R1, #232
LBL_8cfa CMPI R3, #1
LBL_8cfb BRnp LBL_8cf6
LBL_8cfc CMP R4, R7
LBL_8cfd CMPI R7, #52
LBL_8cfe SRA R4, R6, #12
LBL_8cff CONST R3, #0
LBL_8d00 ADD R3, R3, #1
LBL_8d01 SRL R2, R7, #9
LBL_8d02 HICONST R1, #140
LBL_8d03 HICONST R4, #126
LBL_8d04 HICONST R2, #222
LBL_8d05 SUB R1, R4, R4
LBL_8d06 SRL R4, R2, #6
LBL_8d07 CONST R1, #13
LBL_8d08 HICONST R4, #94
LBL_8d09 HICONST R4, #12
LBL_8d0a SRL R2, R6, #12
LBL_8d0b CMPI R3, #4
LBL_8d0c BRnp LBL_8d00
LBL_8d0d SRA R4, R5, #13
LBL_8d0e CONST R4, #0
LBL_8d0f ADD R4, R4, #1
LBL_8d10 DIV R3, R7, R5
LBL_8d11 MUL R3, R1, R5
LBL_8d12 CMPI R4, #5
LBL_8d13 BRnp LBL_8d0f
LBL_8d14 AND R1, R0, R1
LBL_8d15 NOT R3, R0
LBL_8d16 CONST R4, #-27
LBL_8d17 CMPI R6, #25
LBL_8d18 DIV R2, R3, R1
LBL_8d19 CONST R2, #-105
LBL_8d1a SRL R1, R5, #5
LBL_8d1b ADD R4, R0, #0
LBL_8d1c HICONST R1, #86
LBL_8d1d CONST R1, #0
LBL_8d1e ADD R1, R1, #1
LBL_8d1f SUB R2, R2, R7
LBL_8d20 MOD R4, R7, R2
LBL_8d21 SLL R3, R6, #3
LBL_8d22 HICONST R3, #96
LBL_8d23 CMP R5, R5
LBL_8d24 HICONST R2, #78
LBL_8d25 CMPI R1, #2
LBL_8d26 BRnp LBL_8d1e
LBL_8d27 CONST R4, #0
LBL_8d28 ADD R4, R4, #1
LBL_8d29 SRA R3, R1, #12
LBL_8d2a ADD R1, R0, #12
LBL_8d2b CMPI R4, #2
LBL_8d2c BRnp LBL_8d28
LBL_8d2d HICONST R3, #234
LBL_8d2e SRL R3, R7, #3
LBL_8d2f CONST R2, #0
LBL_8d30 ADD R2, R2, #1
LBL_8d31 MOD R3, R6, R7
LBL_8d32 OR R1, R4, R5
LBL_8d33 MOD R1, R1, R3
LBL_8d34 CONST R1, #3
LBL_8d35 CMPI R4, #-23
LBL_8d36 SRL R3, R1, #15
LBL_8d37 HICONST R4, #226
LBL_8d38 CMPI R2, #4
LBL_8d39 BRnp LBL_8d30
LBL_8d3a XOR R2, R6, R6
LBL_8d3b CONST R1, #0
LBL_8d3c ADD R1, R1, #1
LBL_8d3d MOD R2, R3, R3
LBL_8d3e CMPU R7, R5
LBL_8d3f NOT R2, R4
LBL_8d40 NOT R2, R6
LBL_8d41 CMPIU R4, #34
LBL_8d42 HICONST R3, #249
LBL_8d43 HICONST R4, #202
LBL_8d44 MOD R4, R6, R5
LBL_8d45 CMPI R1, #2
LBL_8d46 BRnp LBL_8d3c
LBL_8d47 CONST R2, #208
LBL_8d48 BRnp LBL_8d4d
LBL_8d49 DIV R1, R6, R4
LBL_8d4a BRzp LBL_8d4e
LBL_8d4b BRnzp LBL_8d4f
LBL_8d4c HICONST R3, #165
LBL_8d4d BRnz LBL_8d51
LBL_8d4e CMP R0, R7
LBL_8d4f CONST R4, #115
LBL_8d50 CONST R1, #201
LBL_8d51 XOR R2, R5, R4
LBL_8d52 MUL R4, R4, R2
LBL_8d53 CONST R1, #-137
LBL_8d54 ADD R2, R7, #-16
LBL_8d55 ADD R4, R7, 0
LBL_8d56 CONST R3, #0
LBL_8d57 ADD R3, R3, #1
LBL_8d58 HICONST R7, #165
LBL_8d59 ADD R2, R4, R7
LBL_8d5a MUL R7, R1, R7
LBL_8d5b AND R2, R6, R4
LBL_8d5c SRA R1, R7, #14
LBL_8d5d HICONST R1, #90
LBL_8d5e CONST R1, #168
LBL_8d5f CMPI R3, #7
LBL_8d60 BRnp LBL_8d57
LBL_8d61 HICONST R7, #210
LBL_8d62 DIV R1, R5, R3
LBL_8d63 CONST R7, #0
LBL_8d64 ADD R7, R7, #1
LBL_8d65 SRA R2, R1, #5
LBL_8d66 HICONST R1, #218
LBL_8d67 CONST R1, #-116
LBL_8d68 CONST R1, #-138
LBL_8d69 DIV R1, R5, R3
LBL_8d6a CMP R0, R0
LBL_8d6b MOD R1, R5, R5
LBL_8d6c CONST R2, #-253
LBL_8d6d SUB R3, R2, R6
LBL_8d6e CMPI R7, #2
LBL_8d6f BRnp LBL_8d64
LBL_8d70 CONST R2, #70
LBL_8d71 CMP R7, R2
LBL_8d72 MOD R7, R2, R3
LBL_8d73 ADD R7, R0, #-13
LBL_8d74 NOT R1, R3
LBL_8d75 SLL R3, R3, #4
LBL_8d76 MOD R1, R6, R0
LBL_8d77 SLL R7, R1, #0
LBL_8d78 ADD R7, R1, #-6
LBL_8d79 CONST R7, #0
LBL_8d7a ADD R7, R7, #1
LBL_8d7b CMP R1, R1
LBL_8d7c AND R1, R3, #5
LBL_8d7d HICONST R3, #98
LBL_8d7e DIV R3, R5, R6
LBL_8d7f MOD R2, R4, R6
LBL_8d80 NOT R1, R2
LBL_8d81 SRA R2, R4, #14
LBL_8d82 XOR R3, R0, R2
LBL_8d83 XOR R2, R6, R0
LBL_8d84 CMPI R7, #6
LBL_8d85 BRnp LBL_8d7a
LBL_8d86 CMPU R3, R2
LBL_8d87 HICONST R3, #177
LBL_8d88 JMP LBL_8d8c
LBL_8d89 CMP R5, R5
LBL_8d8a SLL R7, R6, #0
LBL_8d8b CONST R2, #22
LBL_8d8c SLL R3, R1, #0
LBL_8d8d XOR R3, R7, R1
LBL_8d8e CMPU R1, R3
LBL_8d8f ADD R7, R5, 0
LBL_8d90 DIV R3, R0, R7
LBL_8d91 CONST R3, #0
LBL_8d92 ADD R3, R3, #1
LBL_8d93 ADD R5, R6, R6
LBL_8d94 CMPI R7, #40
LBL_8d95 HICONST R1, #162
LBL_8d96 CONST R2, #-81
LBL_8d97 XOR R1, R1, R5
LBL_8d98 CMPI R3, #7
LBL_8d99 BRnp LBL_8d92
LBL_8d9a MUL R2, R0, R3
LBL_8d9b SRA R1, R7, #3
LBL_8d9c ADD R3, R7, 0
LBL_8d9d AND R2, R6, R7
LBL_8d9e ADD R7, R1, #14
LBL_8d9f CONST R7, #0
LBL_8da0 ADD R7, R7, #1
LBL_8da1 OR R5, R6, R6
LBL_8da2 XOR R2, R4, R3
LBL_8da3 CONST R2, #-221
LBL_8da4 SUB R5, R6, R2
LBL_8da5 HICONST R5, #49
LBL_8da6 CMPI R0, #8
LBL_8da7 CMPI R7, #5
LBL_8da8 BRnp LBL_8da0
LBL_8da9 SRL R1, R0, #5
LBL_8daa CONST R5, #0
LBL_8dab ADD R5, R5, #1
LBL_8dac CMPU R3, R2
LBL_8dad SRA R1, R2, #14
LBL_8dae CMPI R5, #6
LBL_8daf BRnp LBL_8dab
LBL_8db0 MOD R7, R1, R5
LBL_8db1 ADD R7, R3, R0
LBL_8db2 CMPIU R6, #106
LBL_8db3 CMPI R7, #-64
LBL_8db4 BRnz LBL_8db6
LBL_8db5 CMPIU R4, #86
LBL_8db6 ADD R5, R1, R7
LBL_8db7 CONST R1, #0
LBL_8db8 ADD R1, R1, #1
LBL_8db9 ADD R7, R4, R4
LBL_8dba NOT R2, R2
LBL_8dbb MUL R2, R0, R7
LBL_8dbc SRA R7, R0, #4
LBL_8dbd HICONST R5, #101
LBL_8dbe NOT R2, R4
LBL_8dbf CONST R2, #-236
LBL_8dc0 CMPI R1, #4
LBL_8dc1 BRnp LBL_8db8
LBL_8dc2 CONST R5, #0
LBL_8dc3 ADD R5, R5, #1
LBL_8dc4 HICONST R1, #232
LBL_8dc5 MOD R1, R6, R6
LBL_8dc6 SUB R1, R7, R7
LBL_8dc7 CMPI R5, #4
LBL_8dc8 BRnp LBL_8dc3
LBL_8dc9 CONST R2, #168
LBL_8dca BRzp LBL_8dcd
LBL_8dcb BRp LBL_8dd0
LBL_8dcc SRA R1, R5, #1
LBL_8dcd CONST R5, #-121
LBL_8dce CONST R7, #101
LBL_8dcf ADD R5, R5, #2
LBL_8dd0 CMPU R1, R1
LBL_8dd1 SLL R5, R4, #7
LBL_8dd2 MOD R1, R7, R3
LBL_8dd3 ADD R1, R3, 0
LBL_8dd4 CMP R7, R0
LBL_8dd5 BRnzp LBL_8dd7
LBL_8dd6 CONST R2, #-88
LBL_8dd7 HICONST R2, #148
LBL_8dd8 SUB R7, R3, R6
LBL_8dd9 MOD R7, R2, R0
LBL_8dda SLL R7, R0, #13
LBL_8ddb CONST R5, #-132
LBL_8ddc SLL R5, R7, #13
LBL_8ddd BRnzp LBL_8de1
LBL_8dde CMPIU R7, #122
LBL_8ddf BRn LBL_8de1
LBL_8de0 BRnp LBL_8de3
LBL_8de1 HICONST R3, #11
LBL_8de2 DIV R7, R2, R4
LBL_8de3 SLL R2, R3, #12
LBL_8de4 CMPU R0, R5
LBL_8de5 ADD R2, R6, 0
LBL_8de6 CONST R7, #0
LBL_8de7 ADD R7, R7, #1
LBL_8de8 DIV R6, R2, R1
LBL_8de9 CMPU R5, R5
LBL_8dea CONST R3, #-198
LBL_8deb SRA R5, R4, #9
LBL_8dec SRL R5, R1, #13
LBL_8ded AND R6, R3, R2
LBL_8dee DIV R5, R1, R6
LBL_8def HICONST R5, #114
LBL_8df0 SRL R6, R3, #4
LBL_8df1 CMPI R7, #4
LBL_8df2 BRnp LBL_8de7
LBL_8df3 HICONST R5, #192
LBL_8df4 SRA R7, R0, #12
LBL_8df5 ADD R3, R6, R5
LBL_8df6 BRn LBL_8dfb
LBL_8df7 CONST R7, #72
LBL_8df8 NOT R3, R0
LBL_8df9 CONST R7, #105
LBL_8dfa SUB R5, R5, R2
LBL_8dfb CONST R7, #84
LBL_8dfc CONST R5, #0
LBL_8dfd ADD R5, R5, #1
LBL_8dfe HICONST R6, #107
LBL_8dff NOT R7, R2
LBL_8e00 XOR R6, R2, R0
LBL_8e01 CMPI R5, #7
LBL_8e02 BRnp LBL_8dfd
LBL_8e03 HICONST R3, #96
LBL_8e04 TRAP #48
LBL_8e05 TRAP #11
LBL_8e06 MOD R5, R3, R5
LBL_8e07 CONST R7, #0
LBL_8e08 ADD R7, R7, #1
LBL_8e09 CONST R5, #-229
LBL_8e0a NOT R6, R3
LBL_8e0b DIV R5, R0, R3
LBL_8e0c MUL R5, R0, R6
LBL_8e0d CONST R5, #106
LBL_8e0e SUB R6, R5, R2
LBL_8e0f CONST R5, #196
LBL_8e10 CMPI R7, #7
LBL_8e11 BRnp LBL_8e08
LBL_8e12 CMPIU R3, #36
LBL_8e13 DIV R3, R7, R2
LBL_8e14 AND R5, R3, R4
LBL_8e15 MOD R5, R2, R7
LBL_8e16 OR R7, R0, R5
LBL_8e17 ADD R6, R3, #10
LBL_8e18 HICONST R5, #189
LBL_8e19 AND R3, R3, R3
LBL_8e1a CONST R3, #0
LBL_8e1b ADD R3, R3, #1
LBL_8e1c CONST R6, #118
LBL_8e1d XOR R6, R1, R1
LBL_8e1e SUB R6, R6, R6
LBL_8e1f AND R6, R0, R5
LBL_8e20 AND R5, R2, #-4
LBL_8e21 SRA R5, R4, #4
LBL_8e22 CMPIU R0, #53
LBL_8e23 AND R5, R7, #7
LBL_8e24 MUL R5, R6, R7
LBL_8e25 CMPI R3, #4
LBL_8e26 BRnp LBL_8e1b
LBL_8e27 HICONST R3, #86
LBL_8e28 MUL R7, R1, R7
LBL_8e29 CMPU R4, R6
LBL_8e2a HICONST R6, #201
LBL_8e2b SRA R3, R2, #5
LBL_8e2c LEA R6, LBL_8e35
LBL_8e2e SRL R5, R7, #4
LBL_8e2f DIV R3, R1, R7
LBL_8e30 JMPR R6
LBL_8e31 MUL R3, R5, R1
LBL_8e32 SUB R5, R5, R7
LBL_8e33 HICONST R5, #21
LBL_8e34 ADD R7, R1, #-14
LBL_8e35 MUL R3, R1, R4
LBL_8e36 BRnp LBL_8e38
LBL_8e37 SLL R7, R0, #7
LBL_8e38 OR R3, R2, R4
LBL_8e39 SRL R5, R4, #11
LBL_8e3a SLL R6, R2, #6
LBL_8e3b MOD R5, R0, R0
LBL_8e3c TRAP #188
LBL_8e3d SRL R6, R5, #9
LBL_8e3e MUL R3, R1, R6
LBL_8e3f CONST R5, #-187
LBL_8e40 DIV R5, R6, R2
LBL_8e41 BRp LBL_8e46
LBL_8e42 CONST R5, #10
LBL_8e43 HICONST R7, #244
LBL_8e44 BRzp LBL_8e47
LBL_8e45 BRn LBL_8e4a
LBL_8e46 OR R5, R1, R3
LBL_8e47 BRp LBL_8e4a
LBL_8e48 MOD R3, R5, R3
LBL_8e49 DIV R5, R4, R4
LBL_8e4a TRAP #130
LBL_8e4b DIV R7, R4, R6
LBL_8e4c DIV R3, R1, R5
LBL_8e4d MOD R5, R5, R0
LBL_8e4e SRA R6, R0, #9
LBL_8e4f BRn LBL_8e53
LBL_8e50 ADD R5, R6, #-5
LBL_8e51 SRL R6, R5, #13
LBL_8e52 DIV R3, R0, R3
LBL_8e53 CMP R2, R2
LBL_8e54 MOD R5, R0, R0
LBL_8e55 MOD R6, R2, R6
LBL_8e56 ADD R7, R4, 0
LBL_8e57 SRA R6, R0, #10
LBL_8e58 ADD R5, R3, #-1
LBL_8e59 DIV R5, R5, R6
LBL_8e5a AND R3, R4, #-5
LBL_8e5b ADD R4, R1, 0
LBL_8e5c HICONST R1, #174
LBL_8e5d CONST R3, #0
LBL_8e5e ADD R3, R3, #1
LBL_8e5f MOD R5, R5, R6
LBL_8e60 CMPIU R6, #54
LBL_8e61 CMPI R3, #7
LBL_8e62 BRnp LBL_8e5e
LBL_8e63 NOT R5, R6
LBL_8e64 CMP R5, R5
LBL_8e65 DIV R5, R0, R6
LBL_8e66 SLL R6, R5, #11
LBL_8e67 MUL R6, R6, R6
LBL_8e68 HICONST R5, #208
LBL_8e69 AND R5, R7, #-13
LBL_8e6a HICONST R5, #79
LBL_8e6b CONST R1, #0
LBL_8e6c ADD R1, R1, #1
LBL_8e6d HICONST R5, #26
LBL_8e6e HICONST R3, #182
LBL_8e6f DIV R5, R0, R0
LBL_8e70 MOD R6, R4, R7
LBL_8e71 CMPI R1, #4
LBL_8e72 BRnp LBL_8e6c
LBL_8e73 SLL R5, R7, #9
LBL_8e74 CMPI R0, #29
LBL_8e75 ADD R5, R0, R7
LBL_8e76 SRA R6, R4, #14
LBL_8e77 CONST R5, #0
LBL_8e78 ADD R5, R5, #1
LBL_8e79 CONST R1, #-3
LBL_8e7a CMP R0, R1
LBL_8e7b CONST R3, #-242
LBL_8e7c CONST R3, #-140
LBL_8e7d SLL R6, R7, #7
LBL_8e7e CONST R6, #154
LBL_8e7f CMPU R1, R4
LBL_8e80 CMPI R5, #7
LBL_8e81 BRnp LBL_8e78
LBL_8e82 CONST R3, #-89
LBL_8e83 BRnp LBL_8e85
LBL_8e84 CONST R6, #-90
LBL_8e85 SUB R6, R5, R4
LBL_8e86 HICONST R1, #28
LBL_8e87 DIV R3, R2, R7
LBL_8e88 CONST R6, #0
LBL_8e89 ADD R6, R6, #1
LBL_8e8a AND R5, R4, #8
LBL_8e8b CMPI R6, #6
LBL_8e8c BRnp LBL_8e89
LBL_8e8d CONST R3, #11
LBL_8e8e BRn LBL_8e91
LBL_8e8f CONST R1, #-203
LBL_8e90 CONST R5, #11
LBL_8e91 XOR R6, R5, R5
LBL_8e92 HICONST R6, #46
LBL_8e93 HICONST R1, #199
LBL_8e94 SRL R1, R3, #13
LBL_8e95 DIV R1, R4, R4
LBL_8e96 OR R6, R7, R3
LBL_8e97 BRnz LBL_8e9a
LBL_8e98 JMP LBL_8e9d
LBL_8e99 BRnzp LBL_8e9c
LBL_8e9a DIV R3, R3, R2
LBL_8e9b AND R6, R6, R3
LBL_8e9c CONST R1, #168
LBL_8e9d CMP R5, R4
LBL_8e9e CONST R5, #0
LBL_8e9f ADD R5, R5, #1
LBL_8ea0 MOD R3, R2, R1
LBL_8ea1 CONST R6, #-74
LBL_8ea2 CMPI R5, #6
LBL_8ea3 BRnp LBL_8e9f
LBL_8ea4 SRA R3, R6, #8
LBL_8ea5 HICONST R6, #70
LBL_8ea6 CMPI R1, #49
LBL_8ea7 MUL R6, R4, R2
LBL_8ea8 CONST R6, #-226
LBL_8ea9 CMPI R3, #62
LBL_8eaa SRL R5, R6, #0
LBL_8eab CONST R1, #-147
LBL_8eac XOR R3, R4, R0
LBL_8ead AND R5, R4, R5
LBL_8eae CONST R3, #0
LBL_8eaf ADD R3, R3, #1
LBL_8eb0 MUL R5, R6, R1
LBL_8eb1 CONST R1, #222
LBL_8eb2 SRA R5, R1, #5
LBL_8eb3 SUB R6, R0, R7
LBL_8eb4 XOR R6, R0, R2
LBL_8eb5 MUL R5, R4, R0
LBL_8eb6 NOT R6, R6
LBL_8eb7 SRL R5, R7, #7
LBL_8eb8 CMPI R3, #7
LBL_8eb9 BRnp LBL_8eaf
LBL_8eba CMP R5, R2
LBL_8ebb HICONST R1, #98
LBL_8ebc BRp LBL_8ebe
LBL_8ebd MOD R3, R4, R7
LBL_8ebe CMPU R7, R2
LBL_8ebf MOD R1, R4, R3
LBL_8ec0 SRA R6, R1, #8
LBL_8ec1 HICONST R6, #136
LBL_8ec2 SRL R5, R1, #13
LBL_8ec3 CONST R1, #0
LBL_8ec4 ADD R1, R1, #1
LBL_8ec5 DIV R3, R2, R3
LBL_8ec6 HICONST R6, #17
LBL_8ec7 CONST R6, #161
LBL_8ec8 ADD R3, R0, R4
LBL_8ec9 CMPU R2, R3
LBL_8eca HICONST R5, #253
LBL_8ecb CMPI R1, #1
LBL_8ecc BRnp LBL_8ec4
LBL_8ecd MOD R6, R7, R1
LBL_8ece ADD R6, R1, #0
LBL_8ecf SRA R6, R7, #12
LBL_8ed0 CONST R6, #69
LBL_8ed1 XOR R3, R4, R5
LBL_8ed2 ADD R3, R2, 0
LBL_8ed3 XOR R2, R4, R6
LBL_8ed4 HICONST R5, #223
LBL_8ed5 HICONST R5, #60
LBL_8ed6 CONST R6, #0
LBL_8ed7 ADD R6, R6, #1
LBL_8ed8 SRL R1, R2, #4
LBL_8ed9 CONST R1, #-48
LBL_8eda CONST R5, #14
LBL_8edb XOR R2, R2, R3
LBL_8edc MOD R1, R7, R4
LBL_8edd CMPIU R0, #73
LBL_8ede AND R2, R7, R7
LBL_8edf CMPI R6, #6
LBL_8ee0 BRnp LBL_8ed7
LBL_8ee1 MUL R2, R6, R7
LBL_8ee2 AND R2, R4, R3
LBL_8ee3 MOD R2, R5, R1
LBL_8ee4 NOT R5, R6
LBL_8ee5 ADD R2, R1, R1
LBL_8ee6 CMPU R3, R1
LBL_8ee7 CONST R2, #0
LBL_8ee8 ADD R2, R2, #1
LBL_8ee9 NOT R1, R6
LBL_8eea MOD R1, R7, R3
LBL_8eeb HICONST R1, #132
LBL_8eec DIV R6, R5, R3
LBL_8eed OR R5, R1, R0
LBL_8eee CMPI R2, #6
LBL_8eef BRnp LBL_8ee8
LBL_8ef0 ADD R6, R2, #3
LBL_8ef1 SUB R1, R4, R3
LBL_8ef2 ADD R1, R5, R2
LBL_8ef3 MUL R2, R7, R0
LBL_8ef4 ADD R5, R7, #4
LBL_8ef5 CONST R6, #0
LBL_8ef6 ADD R6, R6, #1
LBL_8ef7 HICONST R2, #29
LBL_8ef8 ADD R5, R0, #0
LBL_8ef9 CMPI R6, #1
LBL_8efa BRnp LBL_8ef6
LBL_8efb BRnz LBL_8efe
LBL_8efc HICONST R6, #246
LBL_8efd CMP R1, R7
LBL_8efe AND R1, R5, #10
LBL_8eff CMPIU R7, #46
LBL_8f00 DIV R1, R2, R6
LBL_8f01 MOD R1, R1, R2
LBL_8f02 CONST R5, #0
LBL_8f03 ADD R5, R5, #1
LBL_8f04 CONST R2, #154
LBL_8f05 CONST R2, #132
LBL_8f06 SLL R2, R4, #12
LBL_8f07 SRA R2, R3, #2
LBL_8f08 DIV R2, R3, R3
LBL_8f09 CONST R1, #185
LBL_8f0a HICONST R2, #132
LBL_8f0b CMPI R5, #6
LBL_8f0c BRnp LBL_8f03
LBL_8f0d MOD R1, R3, R3
LBL_8f0e MOD R2, R0, R4
LBL_8f0f ADD R5, R1, #-4
LBL_8f10 HICONST R1, #136
LBL_8f11 CMPI R5, #-20
LBL_8f12 OR R1, R1, R3
LBL_8f13 CMPIU R7, #17
LBL_8f14 HICONST R5, #34
LBL_8f15 XOR R6, R6, R5
LBL_8f16 CMPI R1, #22
LBL_8f17 SRA R1, R2, #11
LBL_8f18 CONST R6, #77
LBL_8f19 BRnz LBL_8f1c
LBL_8f1a MOD R1, R0, R7
LBL_8f1b AND R1, R7, R4
LBL_8f1c MOD R6, R4, R3
LBL_8f1d SLL R2, R5, #5
LBL_8f1e CONST R1, #-191
LBL_8f1f HICONST R2, #146
LBL_8f20 CONST R5, #0
LBL_8f21 ADD R5, R5, #1
LBL_8f22 AND R6, R6, R1
LBL_8f23 CONST R1, #-36
LBL_8f24 AND R6, R3, #-9
LBL_8f25 HICONST R2, #13
LBL_8f26 CMPIU R0, #55
LBL_8f27 DIV R1, R0, R2
LBL_8f28 CONST R1, #79
LBL_8f29 CONST R6, #11
LBL_8f2a MUL R2, R3, R4
LBL_8f2b CMPI R5, #6
LBL_8f2c BRnp LBL_8f21
LBL_8f2d HICONST R5, #108
LBL_8f2e BRzp LBL_8f30
LBL_8f2f SRL R6, R3, #2
LBL_8f30 CONST R6, #40
LBL_8f31 OR R1, R2, R1
LBL_8f32 HICONST R2, #148
LBL_8f33 XOR R5, R4, R6
LBL_8f34 CMP R5, R1
LBL_8f35 DIV R6, R2, R2
LBL_8f36 CMPIU R0, #112
LBL_8f37 DIV R6, R1, R3
LBL_8f38 ADD R2, R4, 0
LBL_8f39 SRA R4, R3, #12
LBL_8f3a SRA R4, R5, #2
LBL_8f3b AND R6, R4, R6
LBL_8f3c DIV R6, R1, R3
LBL_8f3d SRL R6, R2, #7
LBL_8f3e MUL R5, R5, R4
LBL_8f3f CONST R6, #255
LBL_8f40 OR R5, R3, R7
LBL_8f41 CONST R1, #127
LBL_8f42 AND R1, R6, R5
LBL_8f43 HICONST R4, #246
LBL_8f44 BRnz LBL_8f47
LBL_8f45 ADD R6, R5, R2
LBL_8f46 HICONST R6, #110
LBL_8f47 HICONST R4, #152
LBL_8f48 SRA R5, R2, #10
LBL_8f49 SRL R1, R4, #10
LBL_8f4a BRp LBL_8f4d
LBL_8f4b CONST R5, #33
LBL_8f4c CMPI R5, #-18
LBL_8f4d CONST R1, #-151
LBL_8f4e HICONST R4, #44
LBL_8f4f BRp LBL_8f53
LBL_8f50 CMPU R0, R4
LBL_8f51 HICONST R1, #143
LBL_8f52 DIV R6, R4, R1
LBL_8f53 CONST R1, #-256
LBL_8f54 CONST R1, #-172
LBL_8f55 ADD R5, R3, R1
LBL_8f56 AND R4, R2, #-5
LBL_8f57 ADD R5, R2, 0
LBL_8f58 HICONST R6, #240
LBL_8f59 CONST R4, #-54
LBL_8f5a DIV R6, R3, R7
LBL_8f5b CONST R2, #54
LBL_8f5c BRn LBL_8f61
LBL_8f5d CMPI R2, #-42
LBL_8f5e CONST R4, #-141
LBL_8f5f BRnzp LBL_8f63
LBL_8f60 BRz LBL_8f64
LBL_8f61 BRz LBL_8f66
LBL_8f62 ADD R1, R4, R5
LBL_8f63 BRnz LBL_8f67
LBL_8f64 HICONST R6, #46
LBL_8f65 CMPIU R7, #38
LBL_8f66 CMP R7, R6
LBL_8f67 CMP R3, R4
LBL_8f68 CMPU R2, R4
LBL_8f69 MOD R4, R3, R7
LBL_8f6a HICONST R1, #139
LBL_8f6b MUL R2, R7, R4
LBL_8f6c SRA R1, R4, #7
LBL_8f6d MOD R2, R3, R7
LBL_8f6e ADD R4, R0, #-11
LBL_8f6f CMPIU R5, #7
LBL_8f70 MUL R6, R6, R0
LBL_8f71 CONST R1, #0
LBL_8f72 ADD R1, R1, #1
LBL_8f73 ADD R4, R7, R0
LBL_8f74 HICONST R6, #250
LBL_8f75 SRA R2, R3, #6
LBL_8f76 CONST R4, #-24
LBL_8f77 CMPI R1, #7
LBL_8f78 BRnp LBL_8f72
LBL_8f79 CONST R6, #71
LBL_8f7a NOT R2, R0
LBL_8f7b SRA R1, R1, #9
LBL_8f7c SRA R6, R2, #3
LBL_8f7d ADD R4, R0, #-13
LBL_8f7e SRA R1, R6, #12
LBL_8f7f CONST R4, #0
LBL_8f80 ADD R4, R4, #1
LBL_8f81 NOT R2, R2
LBL_8f82 CMPI R6, #24
LBL_8f83 CMPIU R5, #34
LBL_8f84 CMPI R4, #1
LBL_8f85 BRnp LBL_8f80
LBL_8f86 CONST R6, #130
LBL_8f87 HICONST R6, #67
LBL_8f88 BRnz LBL_8f8d
LBL_8f89 AND R2, R2, R7
LBL_8f8a OR R6, R4, R2
LBL_8f8b MOD R4, R0, R0
LBL_8f8c MOD R1, R0, R5
LBL_8f8d HICONST R4, #251
LBL_8f8e SLL R1, R2, #3
LBL_8f8f ADD R6, R3, R6
LBL_8f90 SRL R2, R1, #11
LBL_8f91 NOT R1, R2
LBL_8f92 ADD R4, R0, 0
LBL_8f93 LEA R0, LBL_8f9e
LBL_8f95 SRL R2, R7, #14
LBL_8f96 CMPU R5, R5
LBL_8f97 HICONST R6, #126
LBL_8f98 CONST R6, #-192
LBL_8f99 ADD R2, R3, #15
LBL_8f9a JMPR R0
LBL_8f9b DIV R0, R2, R0
LBL_8f9c CONST R2, #199
LBL_8f9d MOD R0, R6, R5
LBL_8f9e CONST R1, #229
LBL_8f9f CMPIU R7, #100
LBL_8fa0 MUL R6, R5, R3
LBL_8fa1 MOD R1, R0, R0
LBL_8fa2 AND R1, R7, #12
LBL_8fa3 CMP R1, R6
LBL_8fa4 ADD R6, R1, #-12
LBL_8fa5 ADD R0, R5, R7
LBL_8fa6 CONST R0, #-246
LBL_8fa7 CONST R0, #0
LBL_8fa8 ADD R0, R0, #1
LBL_8fa9 CONST R2, #-133
LBL_8faa CMPI R2, #-39
LBL_8fab SUB R2, R6, R3
LBL_8fac CMPI R0, #7
LBL_8fad BRnp LBL_8fa8
LBL_8fae HICONST R0, #174
LBL_8faf BRnzp LBL_8fb1
LBL_8fb0 HICONST R0, #29
LBL_8fb1 CMP R5, R5
LBL_8fb2 SLL R6, R7, #12
LBL_8fb3 CONST R0, #-27
LBL_8fb4 DIV R6, R0, R2
LBL_8fb5 CMP R3, R4
LBL_8fb6 SRL R1, R0, #8
LBL_8fb7 CONST R0, #40
LBL_8fb8 CONST R0, #0
LBL_8fb9 ADD R0, R0, #1
LBL_8fba DIV R2, R1, R5
LBL_8fbb CMPU R7, R5
LBL_8fbc MUL R1, R5, R1
LBL_8fbd CMPU R3, R1
LBL_8fbe CMPI R0, #6
LBL_8fbf BRnp LBL_8fb9
LBL_8fc0 BRzp LBL_8fc2
LBL_8fc1 CMPIU R1, #91
LBL_8fc2 SLL R2, R7, #3
LBL_8fc3 DIV R6, R7, R7
LBL_8fc4 MOD R1, R7, R5
LBL_8fc5 BRnzp LBL_8fca
LBL_8fc6 SRL R0, R3, #0
LBL_8fc7 ADD R6, R4, #-13
LBL_8fc8 SRA R1, R0, #3
LBL_8fc9 BRnp LBL_8fcc
LBL_8fca MUL R6, R0, R1
LBL_8fcb SRA R1, R5, #1
LBL_8fcc HICONST R1, #157
LBL_8fcd MOD R2, R2, R2
LBL_8fce AND R0, R7, #-9
LBL_8fcf CMP R2, R5
LBL_8fd0 ADD R1, R1, R3
LBL_8fd1 SRA R1, R2, #9
LBL_8fd2 SRL R6, R1, #10
LBL_8fd3 SLL R1, R5, #0
LBL_8fd4 SLL R0, R5, #8
LBL_8fd5 MOD R1, R4, R7
LBL_8fd6 HICONST R0, #136
LBL_8fd7 CMPIU R4, #81
LBL_8fd8 ADD R1, R3, 0
LBL_8fd9 MUL R6, R3, R1
LBL_8fda DIV R0, R7, R7
LBL_8fdb BRp LBL_8fdf
LBL_8fdc DIV R0, R0, R1
LBL_8fdd OR R3, R0, R1
LBL_8fde CMPIU R2, #107
LBL_8fdf ADD R0, R5, #15
LBL_8fe0 CONST R6, #0
LBL_8fe1 ADD R6, R6, #1
LBL_8fe2 HICONST R3, #52
LBL_8fe3 CMPI R6, #4
LBL_8fe4 BRnp LBL_8fe1
LBL_8fe5 ADD R2, R1, #9
LBL_8fe6 BRnp LBL_8fe8
LBL_8fe7 AND R6, R3, #-3
LBL_8fe8 ADD R6, R7, #-4
LBL_8fe9 CONST R6, #-74
LBL_8fea CMPI R4, #-19
LBL_8feb ADD R2, R3, R0
LBL_8fec SRA R6, R1, #10
LBL_8fed SRA R2, R3, #7
LBL_8fee SRL R6, R1, #7
LBL_8fef OR R6, R2, R1
LBL_8ff0 CMPI R4, #42
LBL_8ff1 SLL R0, R4, #11
LBL_8ff2 AND R6, R1, R4
LBL_8ff3 HICONST R3, #93
LBL_8ff4 OR R2, R6, R3
LBL_8ff5 BRp LBL_8ff7
LBL_8ff6 CONST R3, #-165
LBL_8ff7 ADD R3, R7, #1
LBL_8ff8 HICONST R2, #8
LBL_8ff9 CONST R0, #142
LBL_8ffa DIV R6, R0, R7
LBL_8ffb ADD R2, R0, R0
LBL_8ffc CMPIU R7, #37
LBL_8ffd MOD R0, R4, R5
LBL_8ffe AND R0, R0, #2
LBL_8fff CONST R3, #123
LBL_9000 SUB R6, R5, R2
LBL_9001 CONST R3, #209
LBL_9002 ADD R2, R1, 0
LBL_9003 CONST R6, #-239
LBL_9004 CMPI R5, #35
LBL_9005 CMP R4, R5
LBL_9006 CMP R5, R2
LBL_9007 CMP R2, R2
LBL_9008 HICONST R1, #253
LBL_9009 XOR R6, R5, R4
LBL_900a NOT R3, R1
LBL_900b ADD R6, R7, 0
LBL_900c SRL R0, R4, #1
LBL_900d CONST R7, #-214
LBL_900e CMPI R2, #62
LBL_900f CONST R3, #0
LBL_9010 ADD R3, R3, #1
LBL_9011 CMPU R1, R2
LBL_9012 ADD R0, R2, R7
LBL_9013 MOD R0, R5, R0
LBL_9014 CMPI R3, #7
LBL_9015 BRnp LBL_9010
LBL_9016 CMPIU R2, #15
LBL_9017 CONST R7, #-160
LBL_9018 CONST R3, #133
LBL_9019 CONST R3, #0
LBL_901a ADD R3, R3, #1
LBL_901b DIV R0, R6, R2
LBL_901c CONST R0, #183
LBL_901d CONST R1, #-21
LBL_901e MUL R1, R7, R2
LBL_901f AND R1, R6, R5
LBL_9020 SRA R7, R6, #0
LBL_9021 CMP R5, R4
LBL_9022 CMPI R3, #6
LBL_9023 BRnp LBL_901a
LBL_9024 NOT R0, R4
LBL_9025 CONST R3, #168
LBL_9026 CONST R3, #0
LBL_9027 ADD R3, R3, #1
LBL_9028 ADD R0, R7, R4
LBL_9029 MOD R7, R0, R5
LBL_902a MOD R1, R5, R0
LBL_902b HICONST R0, #129
LBL_902c DIV R0, R6, R7
LBL_902d SRA R7, R1, #8
LBL_902e ADD R7, R6, R6
LBL_902f SLL R0, R1, #0
LBL_9030 CMPI R3, #5
LBL_9031 BRnp LBL_9027
LBL_9032 MOD R1, R2, R1
LBL_9033 MOD R1, R2, R3
LBL_9034 HICONST R0, #49
LBL_9035 SUB R7, R0, R1
LBL_9036 MUL R3, R0, R0
LBL_9037 SRL R0, R7, #7
LBL_9038 SRL R7, R6, #13
LBL_9039 CONST R3, #0
LBL_903a ADD R3, R3, #1
LBL_903b SRA R0, R0, #5
LBL_903c SRA R0, R7, #12
LBL_903d CONST R7, #87
LBL_903e DIV R0, R7, R2
LBL_903f AND R1, R1, R7
LBL_9040 MOD R1, R7, R4
LBL_9041 CMPI R3, #7
LBL_9042 BRnp LBL_903a
LBL_9043 CONST R1, #-204
LBL_9044 CMP R0, R0
LBL_9045 SRA R7, R7, #11
LBL_9046 MUL R3, R3, R0
LBL_9047 DIV R3, R6, R5
LBL_9048 SLL R0, R1, #12
LBL_9049 DIV R7, R1, R7
LBL_904a HICONST R7, #178
LBL_904b SUB R7, R1, R2
LBL_904c JMP LBL_904e
LBL_904d AND R1, R6, R2
LBL_904e HICONST R3, #137
LBL_904f AND R7, R6, #-1
LBL_9050 OR R7, R0, R1
LBL_9051 BRp LBL_9055
LBL_9052 DIV R1, R6, R4
LBL_9053 CMP R1, R7
LBL_9054 AND R0, R3, #-13
LBL_9055 CONST R1, #-138
LBL_9056 CMPI R7, #8
LBL_9057 HICONST R0, #146
LBL_9058 ADD R1, R1, R7
LBL_9059 LEA R0, LBL_9063
LBL_905b HICONST R7, #183
LBL_905c JMPR R0
LBL_905d BRp LBL_9061
LBL_905e DIV R1, R0, R6
LBL_905f ADD R7, R7, #-16
LBL_9060 BRp LBL_9062
LBL_9061 CMPIU R0, #63
LBL_9062 SLL R1, R4, #9
LBL_9063 MOD R3, R1, R6
LBL_9064 CONST R1, #0
LBL_9065 ADD R1, R1, #1
LBL_9066 HICONST R3, #233
LBL_9067 AND R0, R0, #6
LBL_9068 SRA R3, R3, #6
LBL_9069 CMPI R1, #4
LBL_906a BRnp LBL_9065
LBL_906b HICONST R7, #54
LBL_906c CONST R1, #0
LBL_906d ADD R1, R1, #1
LBL_906e HICONST R0, #57
LBL_906f HICONST R3, #164
LBL_9070 CMP R6, R0
LBL_9071 CONST R0, #-43
LBL_9072 HICONST R3, #65
LBL_9073 DIV R0, R3, R7
LBL_9074 NOT R7, R4
LBL_9075 AND R7, R0, #4
LBL_9076 CMPI R1, #4
LBL_9077 BRnp LBL_906d
LBL_9078 NOT R3, R4
LBL_9079 SLL R3, R4, #10
LBL_907a HICONST R1, #117
LBL_907b ADD R7, R2, #-3
LBL_907c CONST R3, #-27
LBL_907d BRzp LBL_9080
LBL_907e DIV R7, R4, R3
LBL_907f XOR R0, R1, R3
LBL_9080 HICONST R7, #234
LBL_9081 CONST R3, #33
LBL_9082 ADD R7, R5, 0
LBL_9083 OR R0, R2, R2
LBL_9084 CONST R1, #0
LBL_9085 ADD R1, R1, #1
LBL_9086 SUB R0, R6, R5
LBL_9087 CMPI R1, #1
LBL_9088 BRnp LBL_9085
LBL_9089 CMPIU R4, #112
LBL_908a CONST R0, #0
LBL_908b ADD R0, R0, #1
LBL_908c CONST R1, #-161
LBL_908d MOD R1, R2, R6
LBL_908e CMPI R4, #11
LBL_908f HICONST R1, #134
LBL_9090 MUL R3, R1, R7
LBL_9091 SUB R5, R3, R6
LBL_9092 CONST R1, #212
LBL_9093 CONST R3, #7
LBL_9094 CMPI R0, #3
LBL_9095 BRnp LBL_908b
LBL_9096 CMPIU R3, #24
LBL_9097 BRz LBL_909c
LBL_9098 CONST R1, #204
LBL_9099 SLL R1, R2, #3
LBL_909a SRL R3, R7, #3
LBL_909b CONST R3, #-50
LBL_909c HICONST R3, #231
LBL_909d SRA R1, R4, #3
LBL_909e CONST R0, #0
LBL_909f ADD R0, R0, #1
LBL_90a0 MOD R3, R4, R7
LBL_90a1 HICONST R5, #140
LBL_90a2 HICONST R5, #136
LBL_90a3 CMPI R6, #-43
LBL_90a4 CMPIU R4, #56
LBL_90a5 CMPIU R4, #88
LBL_90a6 CMPU R1, R5
LBL_90a7 HICONST R1, #128
LBL_90a8 SLL R1, R1, #7
LBL_90a9 CMPI R0, #3
LBL_90aa BRnp LBL_909f
LBL_90ab DIV R0, R0, R3
LBL_90ac DIV R1, R2, R1
LBL_90ad SRL R1, R6, #15
LBL_90ae NOT R3, R0
LBL_90af BRp LBL_90b2
LBL_90b0 HICONST R0, #150
LBL_90b1 SUB R3, R3, R6
LBL_90b2 ADD R1, R5, R7
LBL_90b3 CMPI R1, #-62
LBL_90b4 SUB R5, R2, R5
LBL_90b5 MOD R5, R4, R6
LBL_90b6 CMPU R0, R7
LBL_90b7 CONST R1, #181
LBL_90b8 CMP R5, R4
LBL_90b9 CONST R5, #242
LBL_90ba CONST R1, #0
LBL_90bb ADD R1, R1, #1
LBL_90bc DIV R5, R4, R7
LBL_90bd CONST R0, #-114
LBL_90be MOD R3, R2, R2
LBL_90bf HICONST R3, #180
LBL_90c0 CMPI R1, #2
LBL_90c1 BRnp LBL_90bb
LBL_90c2 CONST R5, #59
LBL_90c3 CONST R1, #0
LBL_90c4 ADD R1, R1, #1
LBL_90c5 SRL R0, R5, #8
LBL_90c6 ADD R5, R7, R3
LBL_90c7 ADD R3, R7, R2
LBL_90c8 XOR R3, R6, R5
LBL_90c9 MUL R5, R0, R0
LBL_90ca CMPI R1, #5
LBL_90cb BRnp LBL_90c4
LBL_90cc AND R1, R4, R4
LBL_90cd ADD R0, R6, 0
LBL_90ce HICONST R5, #180
LBL_90cf SUB R1, R6, R7
LBL_90d0 CONST R5, #23
LBL_90d1 SRA R6, R2, #15
LBL_90d2 SRA R3, R2, #6
LBL_90d3 MOD R5, R1, R5
LBL_90d4 CONST R6, #0
LBL_90d5 ADD R6, R6, #1
LBL_90d6 CMPU R7, R3
LBL_90d7 OR R3, R0, R0
LBL_90d8 CONST R3, #-170
LBL_90d9 SUB R5, R5, R0
LBL_90da DIV R3, R1, R4
LBL_90db CMPIU R4, #79
LBL_90dc CONST R1, #131
LBL_90dd CMPI R0, #-64
LBL_90de CMPI R6, #2
LBL_90df BRnp LBL_90d5
LBL_90e0 AND R6, R3, #-14
LBL_90e1 AND R1, R0, R5
LBL_90e2 ADD R1, R4, 0
LBL_90e3 SUB R5, R6, R5
LBL_90e4 CONST R4, #0
LBL_90e5 ADD R4, R4, #1
LBL_90e6 ADD R6, R2, #-2
LBL_90e7 SUB R6, R2, R1
LBL_90e8 HICONST R5, #142
LBL_90e9 CONST R5, #176
LBL_90ea SRL R5, R0, #4
LBL_90eb HICONST R6, #134
LBL_90ec XOR R3, R6, R3
LBL_90ed CMP R2, R1
LBL_90ee CMPI R4, #4
LBL_90ef BRnp LBL_90e5
LBL_90f0 BRnzp LBL_90f4
LBL_90f1 HICONST R5, #6
LBL_90f2 CONST R5, #-88
LBL_90f3 HICONST R4, #79
LBL_90f4 SRL R3, R4, #6
LBL_90f5 SLL R3, R7, #12
LBL_90f6 HICONST R3, #117
LBL_90f7 DIV R6, R5, R0
LBL_90f8 HICONST R5, #77
LBL_90f9 ADD R5, R7, 0
LBL_90fa JSR LBL_9110
LBL_90fb BRn LBL_90fd
LBL_90fc ADD R3, R4, R1
LBL_90fd AND R3, R3, #-5
LBL_90fe AND R3, R5, #8
LBL_90ff MOD R3, R3, R0
LBL_9100 DIV R7, R4, R7
LBL_9101 XOR R7, R1, R1
LBL_9102 SUB R3, R5, R4
LBL_9103 MOD R7, R6, R2
LBL_9104 HICONST R7, #81
LBL_9105 DIV R7, R5, R2
LBL_9106 SLL R6, R2, #15
LBL_9107 CONST R4, #117
LBL_9108 BRn LBL_910a
LBL_9109 CONST R4, #79
LBL_910a BRp LBL_910e
LBL_910b CMPU R3, R5
LBL_910c SUB R3, R5, R2
LBL_910d BRnz LBL_910f
LBL_910e CONST R7, #-236
LBL_910f NOT R7, R0
LBL_9110 OR R3, R3, R3
LBL_9111 ADD R6, R0, 0
LBL_9112 MOD R7, R0, R4
LBL_9113 SLL R4, R7, #6
LBL_9114 CONST R0, #0
LBL_9115 ADD R0, R0, #1
LBL_9116 DIV R7, R1, R7
LBL_9117 CMPI R0, #7
LBL_9118 BRnp LBL_9115
LBL_9119 ADD R7, R3, #9
LBL_911a HICONST R4, #205
LBL_911b SUB R3, R6, R1
LBL_911c SRL R3, R1, #6
LBL_911d ADD R3, R1, 0
LBL_911e MUL R4, R1, R4
LBL_911f MOD R0, R6, R3
LBL_9120 CONST R7, #247
LBL_9121 CMPU R0, R2
LBL_9122 BRnp LBL_9125
LBL_9123 HICONST R7, #201
LBL_9124 SUB R0, R5, R1
LBL_9125 SLL R4, R2, #0
LBL_9126 DIV R1, R0, R7
LBL_9127 OR R0, R1, R7
LBL_9128 BRp LBL_912b
LBL_9129 CONST R4, #8
LBL_912a DIV R0, R0, R5
LBL_912b AND R1, R6, #15
LBL_912c ADD R4, R6, 0
LBL_912d CONST R1, #-175
LBL_912e DIV R0, R2, R7
LBL_912f MOD R0, R7, R1
LBL_9130 MOD R7, R0, R5
LBL_9131 OR R1, R6, R4
LBL_9132 NOT R6, R3
LBL_9133 CMPIU R2, #68
LBL_9134 HICONST R1, #155
LBL_9135 XOR R0, R2, R4
LBL_9136 MUL R0, R3, R4
LBL_9137 ADD R1, R0, R4
LBL_9138 ADD R1, R4, 0
LBL_9139 CMPI R4, #50
LBL_913a CONST R6, #0
LBL_913b ADD R6, R6, #1
LBL_913c HICONST R0, #92
LBL_913d CMPIU R3, #86
LBL_913e CMP R7, R2
LBL_913f SRA R4, R7, #11
LBL_9140 ADD R4, R4, R1
LBL_9141 MUL R4, R5, R3
LBL_9142 CMPI R6, #7
LBL_9143 BRnp LBL_913b
LBL_9144 CONST R0, #0
LBL_9145 ADD R0, R0, #1
LBL_9146 CONST R6, #-110
LBL_9147 HICONST R7, #134
LBL_9148 SUB R6, R5, R3
LBL_9149 ADD R4, R7, R1
LBL_914a HICONST R7, #148
LBL_914b CMPI R2, #25
LBL_914c OR R4, R5, R1
LBL_914d CMPI R0, #7
LBL_914e BRnp LBL_9145
LBL_914f MUL R6, R2, R3
LBL_9150 SLL R7, R7, #4
LBL_9151 NOT R0, R3
LBL_9152 HICONST R7, #224
LBL_9153 BRnp LBL_9158
LBL_9154 ADD R7, R3, #0
LBL_9155 CONST R4, #22
LBL_9156 CONST R6, #164
LBL_9157 MOD R4, R4, R2
LBL_9158 BRzp LBL_915a
LBL_9159 SRA R6, R6, #1
LBL_915a MOD R6, R3, R5
LBL_915b ADD R0, R5, #14
LBL_915c SRL R0, R5, #9
LBL_915d AND R0, R5, #1
LBL_915e ADD R7, R2, 0
LBL_915f XOR R0, R2, R4
LBL_9160 SRA R6, R6, #0
LBL_9161 HICONST R4, #171
LBL_9162 ADD R4, R3, 0
LBL_9163 BRnz LBL_9167
LBL_9164 CONST R2, #-132
LBL_9165 DIV R6, R5, R1
LBL_9166 HICONST R0, #11
LBL_9167 BRp LBL_916a
LBL_9168 HICONST R3, #188
LBL_9169 SUB R6, R1, R1
LBL_916a HICONST R2, #230
LBL_916b DIV R3, R3, R2
LBL_916c SRL R3, R3, #5
LBL_916d JMP LBL_9171
LBL_916e AND R6, R3, #4
LBL_916f SLL R3, R0, #15
LBL_9170 HICONST R6, #8
LBL_9171 CONST R0, #254
LBL_9172 HICONST R2, #65
LBL_9173 MUL R3, R7, R5
LBL_9174 AND R3, R2, R1
LBL_9175 CMPU R7, R3
LBL_9176 ADD R0, R4, R0
LBL_9177 HICONST R0, #184
LBL_9178 CONST R0, #-166
LBL_9179 ADD R2, R1, 0
LBL_917a CMPIU R7, #3
LBL_917b ADD R0, R3, R1
LBL_917c AND R6, R0, R2
LBL_917d CONST R3, #0
LBL_917e ADD R3, R3, #1
LBL_917f SLL R6, R4, #3
LBL_9180 CMPIU R2, #78
LBL_9181 CONST R0, #-177
LBL_9182 CMPI R0, #-18
LBL_9183 MUL R1, R2, R7
LBL_9184 HICONST R1, #46
LBL_9185 CONST R6, #37
LBL_9186 MOD R6, R7, R5
LBL_9187 CMPI R2, #31
LBL_9188 HICONST R6, #33
LBL_9189 CMPI R3, #7
LBL_918a BRnp LBL_917e
LBL_918b HICONST R3, #31
LBL_918c ADD R1, R7, 0
LBL_918d HICONST R0, #176
LBL_918e AND R7, R6, #0
LBL_918f HICONST R7, #130
LBL_9190 ADD R3, R5, 0
LBL_9191 CMPIU R6, #102
LBL_9192 BRnz LBL_9194
LBL_9193 AND R5, R0, #14
LBL_9194 NOT R7, R5
LBL_9195 MOD R5, R7, R5
LBL_9196 CONST R5, #99
LBL_9197 BRz LBL_9199
LBL_9198 MOD R7, R4, R4
LBL_9199 HICONST R6, #251
LBL_919a ADD R6, R4, 0
LBL_919b CMP R7, R4
LBL_919c HICONST R7, #64
LBL_919d BRnz LBL_91a0
LBL_919e OR R5, R4, R0
LBL_919f DIV R7, R2, R6
LBL_91a0 DIV R4, R1, R4
LBL_91a1 SRA R7, R2, #14
LBL_91a2 MUL R7, R7, R2
LBL_91a3 DIV R4, R0, R6
LBL_91a4 CONST R7, #69
LBL_91a5 CMPI R1, #-30
LBL_91a6 ADD R5, R6, R2
LBL_91a7 BRnz LBL_91a9
LBL_91a8 BRnp LBL_91ab
LBL_91a9 CONST R0, #36
LBL_91aa HICONST R7, #233
LBL_91ab CONST R0, #-54
LBL_91ac CMP R7, R5
LBL_91ad SRA R0, R5, #9
LBL_91ae HICONST R5, #111
LBL_91af DIV R0, R0, R7
LBL_91b0 AND R7, R4, #4
LBL_91b1 LEA R4, LBL_91bc
LBL_91b3 SRA R0, R5, #10
LBL_91b4 MOD R7, R5, R5
LBL_91b5 HICONST R5, #140
LBL_91b6 NOT R0, R5
LBL_91b7 SRL R7, R5, #5
LBL_91b8 JMPR R4
LBL_91b9 CMPI R6, #-33
LBL_91ba HICONST R0, #154
LBL_91bb MOD R7, R3, R3
LBL_91bc DIV R7, R7, R2
LBL_91bd ADD R0, R1, 0
LBL_91be HICONST R1, #19
LBL_91bf SRL R1, R2, #10
LBL_91c0 CONST R5, #-8
LBL_91c1 MOD R1, R5, R0
LBL_91c2 MUL R1, R0, R6
LBL_91c3 TRAP #241
LBL_91c4 CONST R7, #0
LBL_91c5 ADD R7, R7, #1
LBL_91c6 HICONST R5, #76
LBL_91c7 CMPI R7, #3
LBL_91c8 BRnp LBL_91c5
LBL_91c9 AND R4, R2, R4
LBL_91ca OR R1, R4, R0
LBL_91cb ADD R4, R2, 0
LBL_91cc CMPU R5, R1
LBL_91cd SLL R7, R4, #7
LBL_91ce SLL R5, R1, #5
LBL_91cf CONST R7, #0
LBL_91d0 ADD R7, R7, #1
LBL_91d1 DIV R2, R0, R3
LBL_91d2 CONST R1, #237
LBL_91d3 CONST R5, #-235
LBL_91d4 SUB R1, R2, R0
LBL_91d5 SRA R1, R3, #1
LBL_91d6 MOD R5, R0, R3
LBL_91d7 CMPI R7, #6
LBL_91d8 BRnp LBL_91d0
LBL_91d9 HICONST R1, #138
LBL_91da HICONST R2, #67
LBL_91db ADD R7, R0, 0
LBL_91dc AND R0, R1, R7
LBL_91dd CMPI R3, #8
LBL_91de HICONST R1, #201
LBL_91df MOD R2, R4, R7
LBL_91e0 ADD R0, R2, #14
LBL_91e1 SUB R5, R7, R1
LBL_91e2 HICONST R2, #211
LBL_91e3 SRL R5, R0, #12
LBL_91e4 CONST R2, #178
LBL_91e5 CMPIU R5, #63
LBL_91e6 SRL R2, R1, #7
LBL_91e7 NOT R0, R6
LBL_91e8 JMP LBL_91ed
LBL_91e9 CMPI R6, #18
LBL_91ea CMPIU R5, #118
LBL_91eb CONST R0, #-41
LBL_91ec CONST R2, #204
LBL_91ed MUL R5, R0, R0
LBL_91ee ADD R0, R2, #3
LBL_91ef DIV R0, R5, R1
LBL_91f0 HICONST R5, #186
LBL_91f1 HICONST R5, #209
LBL_91f2 SRL R2, R3, #0
LBL_91f3 HICONST R0, #173
LBL_91f4 HICONST R2, #167
LBL_91f5 BRp LBL_91f9
LBL_91f6 DIV R1, R2, R5
LBL_91f7 SUB R0, R3, R2
LBL_91f8 SRA R0, R3, #14
LBL_91f9 ADD R2, R6, #3
LBL_91fa OR R2, R0, R4
LBL_91fb ADD R1, R3, 0
LBL_91fc MUL R2, R4, R0
LBL_91fd SRL R0, R4, #7
LBL_91fe SUB R5, R4, R1
LBL_91ff HICONST R5, #237
LBL_9200 DIV R5, R2, R4
LBL_9201 HICONST R0, #16
LBL_9202 MOD R0, R7, R6
LBL_9203 DIV R2, R0, R4
LBL_9204 AND R2, R0, #-8
LBL_9205 HICONST R0, #168
LBL_9206 NOT R0, R4
LBL_9207 OR R2, R3, R5
LBL_9208 HICONST R3, #67
LBL_9209 MUL R3, R3, R3
LBL_920a CONST R5, #0
LBL_920b ADD R5, R5, #1
LBL_920c CMPIU R4, #115
LBL_920d CMPIU R0, #50
LBL_920e SUB R0, R3, R1
LBL_920f DIV R0, R7, R3
LBL_9210 MOD R0, R1, R2
LBL_9211 ADD R2, R4, #14
LBL_9212 AND R0, R4, R3
LBL_9213 AND R3, R0, #0
LBL_9214 CMPI R5, #3
LBL_9215 BRnp LBL_920b
LBL_9216 CMP R7, R4
LBL_9217 DIV R2, R1, R2
LBL_9218 CMPU R6, R3
LBL_9219 BRnz LBL_921e
LBL_921a CMPI R6, #13
LBL_921b NOT R0, R0
LBL_921c BRnz LBL_921e
LBL_921d DIV R3, R0, R3
LBL_921e MOD R3, R7, R3
LBL_921f BRp LBL_9222
LBL_9220 NOT R5, R0
LBL_9221 CONST R3, #198
LBL_9222 HICONST R2, #14
LBL_9223 CONST R5, #-2
LBL_9224 ADD R5, R6, R4
LBL_9225 BRnz LBL_9228
LBL_9226 HICONST R0, #232
LBL_9227 SRA R0, R7, #12
LBL_9228 AND R3, R3, R5
LBL_9229 DIV R5, R0, R4
LBL_922a CMPIU R4, #101
LBL_922b CMPU R6, R4
LBL_922c SUB R2, R0, R4
LBL_922d HICONST R0, #27
LBL_922e MOD R5, R3, R6
LBL_922f AND R3, R7, #-9
LBL_9230 MOD R2, R7, R0
LBL_9231 CONST R0, #-174
LBL_9232 AND R5, R6, R1
LBL_9233 CONST R5, #0
LBL_9234 ADD R5, R5, #1
LBL_9235 CONST R2, #151
LBL_9236 OR R3, R1, R2
LBL_9237 CONST R0, #38
LBL_9238 HICONST R0, #78
LBL_9239 CMPI R3, #50
LBL_923a CMPU R4, R1
LBL_923b CMPI R5, #3
LBL_923c BRnp LBL_9234
LBL_923d CMPIU R4, #75
LBL_923e MOD R3, R5, R2
LBL_923f SLL R0, R1, #15
LBL_9240 DIV R0, R6, R0
LBL_9241 HICONST R3, #8
LBL_9242 ADD R5, R3, R4
LBL_9243 CONST R0, #-4
LBL_9244 MUL R5, R6, R6
LBL_9245 MUL R2, R2, R6
LBL_9246 CONST R0, #63
LBL_9247 HICONST R5, #218
LBL_9248 CONST R0, #0
LBL_9249 ADD R0, R0, #1
LBL_924a CMP R1, R4
LBL_924b AND R5, R5, R1
LBL_924c DIV R3, R2, R2
LBL_924d CONST R5, #-47
LBL_924e CMPIU R1, #26
LBL_924f HICONST R3, #118
LBL_9250 DIV R2, R1, R7
LBL_9251 CMPI R0, #2
LBL_9252 BRnp LBL_9249
LBL_9253 DIV R3, R7, R4
LBL_9254 CONST R3, #216
LBL_9255 CMPU R5, R6
LBL_9256 HICONST R3, #120
LBL_9257 HICONST R3, #208
LBL_9258 SLL R5, R6, #0
LBL_9259 OR R3, R3, R3
LBL_925a XOR R3, R6, R7
LBL_925b DIV R0, R7, R6
LBL_925c HICONST R5, #178
LBL_925d HICONST R2, #107
LBL_925e DIV R3, R0, R4
LBL_925f CMPIU R3, #6
LBL_9260 CONST R5, #-67
LBL_9261 OR R0, R0, R7
LBL_9262 HICONST R0, #186
LBL_9263 CMP R3, R1
LBL_9264 HICONST R0, #190
LBL_9265 CONST R0, #143
LBL_9266 HICONST R3, #235
LBL_9267 HICONST R3, #49
LBL_9268 CMPIU R0, #65
LBL_9269 CONST R0, #-168
LBL_926a MOD R5, R7, R4
LBL_926b CONST R3, #-158
LBL_926c SRA R0, R7, #8
LBL_926d LEA R0, LBL_9276
LBL_926f AND R5, R5, R7
LBL_9270 MOD R5, R3, R2
LBL_9271 CMP R7, R3
LBL_9272 ADD R2, R1, #3
LBL_9273 CONST R3, #135
LBL_9274 JMPR R0
LBL_9275 MOD R3, R2, R3
LBL_9276 DIV R2, R7, R4
LBL_9277 CMPI R1, #-26
LBL_9278 ADD R2, R1, 0
LBL_9279 HICONST R3, #37
LBL_927a ADD R0, R5, R2
LBL_927b CMP R4, R5
LBL_927c BRnz LBL_9281
LBL_927d CMPU R6, R1
LBL_927e AND R0, R6, R7
LBL_927f SRA R3, R1, #13
LBL_9280 AND R1, R0, #3
LBL_9281 SRA R5, R3, #8
LBL_9282 AND R1, R7, R4
LBL_9283 ADD R1, R4, R0
LBL_9284 MUL R0, R3, R2
LBL_9285 HICONST R5, #19
LBL_9286 HICONST R0, #48
LBL_9287 BRz LBL_9289
LBL_9288 DIV R1, R1, R0
LBL_9289 ADD R1, R3, #0
LBL_928a SRL R1, R5, #5
LBL_928b HICONST R1, #205
LBL_928c DIV R3, R3, R3
LBL_928d CONST R0, #0
LBL_928e ADD R0, R0, #1
LBL_928f CONST R1, #-200
LBL_9290 CMPI R0, #6
LBL_9291 BRnp LBL_928e
LBL_9292 CONST R3, #-50
LBL_9293 CONST R3, #0
LBL_9294 ADD R3, R3, #1
LBL_9295 ADD R0, R6, #-14
LBL_9296 CMP R6, R6
LBL_9297 DIV R0, R7, R4
LBL_9298 CMPIU R5, #40
LBL_9299 SLL R0, R5, #15
LBL_929a DIV R0, R5, R6
LBL_929b SUB R5, R2, R4
LBL_929c CMPIU R2, #24
LBL_929d CMPI R3, #3
LBL_929e BRnp LBL_9294
LBL_929f CONST R3, #224
LBL_92a0 MUL R3, R2, R5
LBL_92a1 CMPU R6, R1
LBL_92a2 SRA R1, R5, #13
LBL_92a3 DIV R3, R6, R3
LBL_92a4 MOD R1, R6, R2
LBL_92a5 ADD R3, R6, R5
LBL_92a6 DIV R5, R1, R0
LBL_92a7 CONST R0, #0
LBL_92a8 ADD R0, R0, #1
LBL_92a9 HICONST R5, #228
LBL_92aa SUB R5, R2, R6
LBL_92ab SRA R1, R7, #7
LBL_92ac HICONST R5, #140
LBL_92ad NOT R5, R5
LBL_92ae AND R5, R1, #14
LBL_92af CONST R1, #77
LBL_92b0 AND R5, R2, R7
LBL_92b1 CMPI R0, #1
LBL_92b2 BRnp LBL_92a8
LBL_92b3 ADD R5, R1, R6
LBL_92b4 HICONST R0, #155
LBL_92b5 ADD R5, R7, 0
LBL_92b6 ADD R1, R7, #-8
LBL_92b7 SLL R3, R1, #13
LBL_92b8 CMPU R5, R5
LBL_92b9 HICONST R3, #243
LBL_92ba BRnz LBL_92be
LBL_92bb NOT R7, R5
LBL_92bc CMP R0, R3
LBL_92bd MUL R3, R2, R1
LBL_92be MUL R3, R0, R1
LBL_92bf CONST R3, #0
LBL_92c0 ADD R3, R3, #1
LBL_92c1 CMPU R4, R7
LBL_92c2 HICONST R7, #242
LBL_92c3 CMPIU R4, #35
LBL_92c4 SLL R7, R5, #10
LBL_92c5 CONST R1, #11
LBL_92c6 SRL R7, R6, #13
LBL_92c7 CMPI R3, #2
LBL_92c8 BRnp LBL_92c0
LBL_92c9 XOR R7, R4, R6
LBL_92ca SLL R3, R0, #11
LBL_92cb XOR R3, R6, R6
LBL_92cc CONST R0, #0
LBL_92cd ADD R0, R0, #1
LBL_92ce SRA R3, R7, #0
LBL_92cf CONST R3, #-256
LBL_92d0 CMPIU R7, #53
LBL_92d1 MOD R3, R4, R6
LBL_92d2 SLL R3, R6, #7
LBL_92d3 SRL R3, R3, #4
LBL_92d4 HICONST R3, #45
LBL_92d5 DIV R7, R4, R3
LBL_92d6 CMPI R0, #5
LBL_92d7 BRnp LBL_92cd
LBL_92d8 ADD R1, R0, #9
LBL_92d9 CMP R6, R0
LBL_92da MOD R3, R4, R3
LBL_92db ADD R1, R6, #-4
LBL_92dc CONST R7, #-205
LBL_92dd ADD R0, R5, 0
LBL_92de MOD R3, R6, R6
LBL_92df BRz LBL_92e1
LBL_92e0 MOD R7, R1, R5
LBL_92e1 MOD R3, R0, R7
LBL_92e2 DIV R1, R4, R7
LBL_92e3 OR R5, R4, R7
LBL_92e4 SRA R5, R3, #7
LBL_92e5 MOD R3, R2, R1
LBL_92e6 BRnp LBL_92e9
LBL_92e7 BRz LBL_92e9
LBL_92e8 BRzp LBL_92ec
LBL_92e9 CMPIU R3, #46
LBL_92ea HICONST R1, #95
LBL_92eb CMP R6, R4
LBL_92ec SRL R7, R4, #0
LBL_92ed CONST R5, #69
LBL_92ee NOT R7, R0
LBL_92ef SRL R1, R3, #15
LBL_92f0 DIV R3, R6, R7
LBL_92f1 CONST R1, #-127
LBL_92f2 HICONST R1, #158
LBL_92f3 HICONST R3, #79
LBL_92f4 AND R3, R2, R0
LBL_92f5 SRA R3, R3, #15
LBL_92f6 CONST R1, #-123
LBL_92f7 NOT R1, R4
LBL_92f8 OR R7, R6, R4
LBL_92f9 CMPU R7, R5
LBL_92fa CONST R3, #0
LBL_92fb ADD R3, R3, #1
LBL_92fc NOT R7, R0
LBL_92fd SLL R5, R4, #4
LBL_92fe AND R5, R7, R0
LBL_92ff MOD R7, R2, R0
LBL_9300 NOT R1, R1
LBL_9301 MOD R1, R0, R0
LBL_9302 AND R1, R4, R5
LBL_9303 CMP R4, R6
LBL_9304 CMPI R3, #4
LBL_9305 BRnp LBL_92fb
LBL_9306 CONST R7, #167
LBL_9307 ADD R5, R6, R1
LBL_9308 HICONST R7, #162
LBL_9309 CONST R3, #119
LBL_930a CMPU R7, R4
LBL_930b MOD R5, R2, R4
LBL_930c CONST R1, #0
LBL_930d ADD R1, R1, #1
LBL_930e CONST R3, #-94
LBL_930f ADD R5, R5, R0
LBL_9310 CMP R7, R7
LBL_9311 AND R3, R2, #1
LBL_9312 SRL R7, R6, #11
LBL_9313 CMPI R1, #3
LBL_9314 BRnp LBL_930d
LBL_9315 HICONST R3, #147
LBL_9316 CONST R1, #21
LBL_9317 CONST R3, #0
LBL_9318 ADD R3, R3, #1
LBL_9319 CMPU R5, R5
LBL_931a AND R7, R1, R2
LBL_931b XOR R1, R7, R5
LBL_931c CONST R5, #-252
LBL_931d AND R1, R2, #-2
LBL_931e HICONST R1, #92
LBL_931f CMPIU R0, #23
LBL_9320 SRL R5, R7, #12
LBL_9321 CMPI R3, #6
LBL_9322 BRnp LBL_9318
LBL_9323 CMPIU R6, #13
LBL_9324 MUL R5, R1, R5
LBL_9325 ADD R3, R2, 0
LBL_9326 CONST R2, #0
LBL_9327 ADD R2, R2, #1
LBL_9328 ADD R7, R4, R6
LBL_9329 DIV R5, R7, R3
LBL_932a SLL R1, R3, #9
LBL_932b XOR R7, R5, R6
LBL_932c CMP R5, R0
LBL_932d DIV R5, R4, R3
LBL_932e HICONST R1, #19
LBL_932f DIV R7, R5, R5
LBL_9330 CMPI R2, #4
LBL_9331 BRnp LBL_9327
LBL_9332 HICONST R5, #176
LBL_9333 HICONST R2, #29
LBL_9334 SRA R7, R5, #13
LBL_9335 SRA R2, R0, #1
LBL_9336 SRA R1, R5, #13
LBL_9337 HICONST R5, #140
LBL_9338 MUL R2, R4, R4
LBL_9339 NOT R5, R3
LBL_933a ADD R2, R3, 0
LBL_933b NOT R3, R1
LBL_933c MOD R7, R3, R2
LBL_933d HICONST R1, #241
LBL_933e CONST R5, #72
LBL_933f CMPIU R1, #87
LBL_9340 DIV R5, R3, R1
LBL_9341 HICONST R1, #6
LBL_9342 CMPIU R3, #116
LBL_9343 MUL R5, R5, R1
LBL_9344 CMPU R4, R5
LBL_9345 SUB R1, R2, R2
LBL_9346 CMPI R4, #-57
LBL_9347 DIV R5, R5, R4
LBL_9348 OR R7, R7, R6
LBL_9349 HICONST R3, #57
LBL_934a CMPI R7, #4
LBL_934b AND R7, R7, #15
LBL_934c HICONST R3, #32
LBL_934d CMPU R1, R3
LBL_934e HICONST R5, #189
LBL_934f ADD R7, R3, #-6
LBL_9350 DIV R3, R2, R6
LBL_9351 DIV R1, R6, R7
LBL_9352 HICONST R3, #158
LBL_9353 OR R7, R5, R6
LBL_9354 BRzp LBL_9358
LBL_9355 CMPU R5, R7
LBL_9356 CONST R5, #-234
LBL_9357 SRA R3, R1, #12
LBL_9358 CONST R1, #221
LBL_9359 MUL R1, R2, R7
LBL_935a BRnzp LBL_935f
LBL_935b SUB R3, R6, R0
LBL_935c DIV R3, R6, R4
LBL_935d HICONST R3, #68
LBL_935e XOR R3, R5, R5
LBL_935f TRAP #57
LBL_9360 BRp LBL_9365
LBL_9361 DIV R5, R4, R4
LBL_9362 CONST R5, #-57
LBL_9363 AND R5, R5, #9
LBL_9364 XOR R3, R7, R7
LBL_9365 CONST R3, #238
LBL_9366 DIV R1, R6, R4
LBL_9367 CONST R5, #-15
LBL_9368 DIV R3, R5, R2
LBL_9369 SUB R7, R7, R0
LBL_936a DIV R5, R4, R0
LBL_936b CMPIU R3, #0
LBL_936c ADD R5, R0, 0
LBL_936d CONST R0, #0
LBL_936e ADD R0, R0, #1
LBL_936f SUB R3, R7, R1
LBL_9370 SLL R1, R5, #15
LBL_9371 CMPI R0, #5
LBL_9372 BRnp LBL_936e
LBL_9373 CMPIU R7, #124
LBL_9374 DIV R0, R3, R6
LBL_9375 CMP R3, R2
LBL_9376 BRnp LBL_937a
LBL_9377 CONST R0, #-150
LBL_9378 BRp LBL_937b
LBL_9379 DIV R7, R1, R7
LBL_937a CONST R0, #63
LBL_937b MOD R3, R3, R0
LBL_937c BRp LBL_937f
LBL_937d SRL R1, R2, #8
LBL_937e CMPI R1, #-3
LBL_937f SUB R0, R6, R5
LBL_9380 ADD R1, R6, #-9
LBL_9381 BRnz LBL_9385
LBL_9382 HICONST R1, #226
LBL_9383 CONST R0, #147
LBL_9384 CONST R0, #175
LBL_9385 BRn LBL_938a
LBL_9386 SLL R7, R7, #9
LBL_9387 SLL R3, R2, #9
LBL_9388 SLL R0, R4, #8
LBL_9389 SRL R3, R5, #6
LBL_938a CMPI R3, #-6
LBL_938b CONST R1, #-62
LBL_938c BRnp LBL_9390
LBL_938d HICONST R3, #141
LBL_938e DIV R1, R1, R1
LBL_938f AND R0, R4, #4
LBL_9390 BRp LBL_9392
LBL_9391 HICONST R3, #249
LBL_9392 CONST R7, #253
LBL_9393 CONST R0, #0
LBL_9394 ADD R0, R0, #1
LBL_9395 MUL R1, R5, R5
LBL_9396 CONST R1, #162
LBL_9397 HICONST R7, #120
LBL_9398 MOD R3, R4, R6
LBL_9399 SUB R1, R6, R1
LBL_939a XOR R7, R3, R7
LBL_939b HICONST R1, #65
LBL_939c CMPI R0, #1
LBL_939d BRnp LBL_9394
LBL_939e NOT R3, R7
LBL_939f CONST R0, #197
LBL_93a0 CONST R3, #-190
LBL_93a1 SRA R3, R7, #8
LBL_93a2 LEA R1, LBL_93ae
LBL_93a4 MOD R3, R5, R0
LBL_93a5 CONST R3, #-185
LBL_93a6 SRA R7, R5, #13
LBL_93a7 CMPIU R0, #81
LBL_93a8 CONST R0, #190
LBL_93a9 JMPR R1
LBL_93aa CONST R1, #-21
LBL_93ab SRA R0, R7, #15
LBL_93ac DIV R0, R3, R2
LBL_93ad SRA R0, R3, #7
LBL_93ae DIV R0, R5, R5
LBL_93af ADD R0, R6, 0
LBL_93b0 HICONST R6, #91
LBL_93b1 CMPI R3, #-44
LBL_93b2 MUL R7, R3, R0
LBL_93b3 JSR LBL_93d0
LBL_93b4 DIV R1, R1, R4
LBL_93b5 HICONST R6, #151
LBL_93b6 HICONST R7, #63
LBL_93b7 TRAP #167
LBL_93b8 HICONST R1, #214
LBL_93b9 BRnz LBL_93bd
LBL_93ba CONST R3, #-110
LBL_93bb CONST R7, #-117
LBL_93bc DIV R6, R4, R0
LBL_93bd HICONST R7, #188
LBL_93be SLL R1, R0, #0
LBL_93bf SRA R6, R3, #4
LBL_93c0 SLL R1, R6, #14
LBL_93c1 DIV R7, R6, R2
LBL_93c2 HICONST R6, #133
LBL_93c3 MOD R1, R2, R1
LBL_93c4 SLL R7, R1, #2
LBL_93c5 CONST R7, #-256
LBL_93c6 SRA R1, R5, #2
LBL_93c7 HICONST R3, #73
LBL_93c8 SLL R3, R6, #0
LBL_93c9 CMPIU R2, #107
LBL_93ca ADD R6, R2, R4
LBL_93cb CMPU R3, R0
LBL_93cc MOD R1, R4, R1
LBL_93cd CMPI R2, #-46
LBL_93ce MOD R6, R6, R3
LBL_93cf SRL R7, R0, #5
LBL_93d0 CMPU R2, R1
LBL_93d1 SUB R1, R5, R0
LBL_93d2 HICONST R3, #215
LBL_93d3 ADD R6, R5, 0
LBL_93d4 LEA R7, LBL_93dc
LBL_93d6 HICONST R3, #46
LBL_93d7 CONST R5, #169
LBL_93d8 AND R3, R2, R3
LBL_93d9 CONST R1, #14
LBL_93da CMPIU R6, #78
LBL_93db JMPR R7
LBL_93dc ADD R7, R6, #-3
LBL_93dd SRA R7, R7, #8
LBL_93de MUL R3, R1, R0
LBL_93df HICONST R3, #97
LBL_93e0 CMPIU R7, #78
LBL_93e1 CMPU R3, R6
LBL_93e2 HICONST R5, #131
LBL_93e3 LEA R1, LBL_93eb
LBL_93e5 CMPI R4, #41
LBL_93e6 ADD R3, R3, R6
LBL_93e7 JMPR R1
LBL_93e8 BRnzp LBL_93eb
LBL_93e9 CMPU R2, R3
LBL_93ea SLL R7, R1, #1
LBL_93eb MOD R1, R1, R0
LBL_93ec SRL R1, R3, #4
LBL_93ed CMPI R0, #58
LBL_93ee NOT R7, R4
LBL_93ef ADD R7, R6, #10
LBL_93f0 TRAP #120
LBL_93f1 SRA R7, R3, #6
LBL_93f2 HICONST R7, #134
LBL_93f3 SRA R7, R7, #3
LBL_93f4 SRL R7, R6, #9
LBL_93f5 HICONST R5, #153
LBL_93f6 CONST R5, #224
LBL_93f7 CONST R3, #-128
LBL_93f8 CMPI R5, #46
LBL_93f9 SRA R5, R3, #9
LBL_93fa CONST R7, #0
LBL_93fb ADD R7, R7, #1
LBL_93fc CONST R5, #-128
LBL_93fd XOR R5, R2, R5
LBL_93fe OR R3, R3, R6
LBL_93ff ADD R3, R4, #-15
LBL_9400 CONST R5, #23
LBL_9401 HICONST R1, #65
LBL_9402 XOR R5, R6, R0
LBL_9403 XOR R3, R3, R4
LBL_9404 MOD R1, R4, R6
LBL_9405 HICONST R5, #80
LBL_9406 CMPI R7, #7
LBL_9407 BRnp LBL_93fb
LBL_9408 HICONST R5, #17
LBL_9409 CONST R3, #118
LBL_940a CMPIU R1, #83
LBL_940b CONST R7, #0
LBL_940c ADD R7, R7, #1
LBL_940d NOT R5, R5
LBL_940e MUL R3, R2, R3
LBL_940f HICONST R3, #177
LBL_9410 HICONST R1, #123
LBL_9411 CMPI R7, #1
LBL_9412 BRnp LBL_940c
LBL_9413 LEA R5, LBL_941d
LBL_9415 HICONST R3, #25
LBL_9416 MOD R1, R7, R6
LBL_9417 CMPI R1, #16
LBL_9418 HICONST R3, #128
LBL_9419 JMPR R5
LBL_941a SRL R5, R2, #9
LBL_941b OR R7, R1, R6
LBL_941c HICONST R7, #110
LBL_941d CMPI R7, #-50
LBL_941e MOD R5, R2, R3
LBL_941f DIV R7, R2, R6
LBL_9420 ADD R7, R6, R1
LBL_9421 SRA R7, R5, #12
LBL_9422 MOD R3, R7, R2
LBL_9423 SUB R7, R3, R0
LBL_9424 TRAP #195
LBL_9425 JSR LBL_9440
LBL_9426 OR R3, R4, R2
LBL_9427 XOR R3, R1, R0
LBL_9428 SUB R1, R3, R2
LBL_9429 CMPIU R4, #42
LBL_942a SRL R3, R0, #0
LBL_942b CONST R7, #-144
LBL_942c JSR LBL_9440
LBL_942d BRnzp LBL_942f
LBL_942e DIV R3, R7, R4
LBL_942f OR R7, R3, R0
LBL_9430 ADD R3, R4, R3
LBL_9431 CMPU R4, R0
LBL_9432 CONST R3, #7
LBL_9433 SUB R1, R3, R7
LBL_9434 CMPIU R3, #49
LBL_9435 HICONST R3, #46
LBL_9436 SRA R7, R3, #8
LBL_9437 HICONST R5, #134
LBL_9438 MUL R1, R0, R0
LBL_9439 CONST R3, #-155
LBL_943a HICONST R3, #63
LBL_943b SRA R5, R7, #15
LBL_943c MUL R5, R2, R5
LBL_943d SUB R3, R6, R0
LBL_943e CONST R3, #144
LBL_943f HICONST R7, #27
LBL_9440 SRA R5, R2, #6
LBL_9441 SUB R1, R4, R7
LBL_9442 ADD R3, R0, 0
LBL_9443 HICONST R7, #30
LBL_9444 BRz LBL_9447
LBL_9445 DIV R0, R2, R4
LBL_9446 ADD R1, R2, #0
LBL_9447 CMP R2, R3
LBL_9448 CONST R0, #0
LBL_9449 ADD R0, R0, #1
LBL_944a SLL R7, R4, #11
LBL_944b ADD R5, R5, #0
LBL_944c SRA R1, R6, #12
LBL_944d ADD R5, R4, R5
LBL_944e HICONST R7, #165
LBL_944f OR R1, R3, R1
LBL_9450 SRL R1, R3, #0
LBL_9451 CMPI R0, #1
LBL_9452 BRnp LBL_9449
LBL_9453 CONST R5, #28
LBL_9454 DIV R1, R3, R1
LBL_9455 SRL R0, R7, #12
LBL_9456 CMPIU R7, #34
LBL_9457 MOD R1, R1, R2
LBL_9458 XOR R7, R5, R0
LBL_9459 HICONST R5, #139
LBL_945a CONST R5, #0
LBL_945b ADD R5, R5, #1
LBL_945c AND R7, R1, R3
LBL_945d SRL R1, R2, #3
LBL_945e ADD R7, R4, R6
LBL_945f MOD R1, R0, R0
LBL_9460 CMPIU R6, #84
LBL_9461 CMPI R5, #4
LBL_9462 BRnp LBL_945b
LBL_9463 BRnz LBL_9467
LBL_9464 CMP R5, R5
LBL_9465 CONST R1, #-60
LBL_9466 HICONST R5, #14
LBL_9467 BRn LBL_946a
LBL_9468 HICONST R1, #79
LBL_9469 AND R7, R0, #-9
LBL_946a BRnp LBL_946e
LBL_946b BRnzp LBL_946d
LBL_946c DIV R0, R6, R2
LBL_946d SUB R1, R7, R7
LBL_946e MUL R7, R5, R3
LBL_946f OR R7, R2, R6
LBL_9470 JSR LBL_9490
LBL_9471 CMPI R1, #-27
LBL_9472 CONST R7, #74
LBL_9473 CONST R1, #165
LBL_9474 ADD R7, R1, #-12
LBL_9475 XOR R0, R6, R5
LBL_9476 MOD R7, R6, R6
LBL_9477 SRL R1, R5, #2
LBL_9478 BRnzp LBL_947b
LBL_9479 SLL R0, R5, #7
LBL_947a TRAP #186
LBL_947b XOR R5, R0, R0
LBL_947c CONST R1, #48
LBL_947d DIV R7, R7, R2
LBL_947e DIV R1, R1, R2
LBL_947f CONST R0, #-81
LBL_9480 SRA R1, R0, #1
LBL_9481 CONST R0, #180
LBL_9482 CONST R0, #-160
LBL_9483 CMPI R4, #-8
LBL_9484 CMP R5, R2
LBL_9485 CMPU R6, R0
LBL_9486 OR R7, R7, R3
LBL_9487 MOD R0, R2, R2
LBL_9488 SRL R5, R7, #12
LBL_9489 HICONST R0, #37
LBL_948a CMP R2, R6
LBL_948b SRA R5, R5, #7
LBL_948c MUL R0, R4, R1
LBL_948d DIV R7, R7, R6
LBL_948e CMP R1, R5
LBL_948f TRAP #176
LBL_9490 MUL R1, R1, R6
LBL_9491 ADD R5, R0, #9
LBL_9492 JSR LBL_94b0
LBL_9493 MOD R7, R3, R6
LBL_9494 CMPU R4, R7
LBL_9495 XOR R7, R4, R0
LBL_9496 AND R5, R2, #-11
LBL_9497 OR R0, R7, R7
LBL_9498 CMPIU R5, #83
LBL_9499 ADD R7, R7, #-12
LBL_949a OR R5, R7, R3
LBL_949b CMPI R6, #-4
LBL_949c CONST R7, #159
LBL_949d JMP LBL_94a1
LBL_949e AND R0, R3, R0
LBL_949f MOD R0, R2, R5
LBL_94a0 NOT R0, R1
LBL_94a1 CMPIU R0, #37
LBL_94a2 HICONST R7, #76
LBL_94a3 DIV R1, R4, R2
LBL_94a4 SLL R1, R4, #5
LBL_94a5 CMPIU R2, #71
LBL_94a6 HICONST R5, #245
LBL_94a7 BRz LBL_94a9
LBL_94a8 SRL R0, R7, #2
LBL_94a9 AND R0, R1, R5
LBL_94aa SUB R0, R5, R4
LBL_94ab CONST R5, #63
LBL_94ac AND R1, R0, #-13
LBL_94ad CMPIU R1, #104
LBL_94ae BRnzp LBL_94b0
LBL_94af SRL R0, R4, #2
LBL_94b0 DIV R7, R4, R3
LBL_94b1 HICONST R0, #191
LBL_94b2 ADD R5, R3, 0
LBL_94b3 OR R3, R0, R7
LBL_94b4 BRnz LBL_94b9
LBL_94b5 MUL R3, R7, R7
LBL_94b6 SLL R3, R5, #13
LBL_94b7 CONST R7, #-122
LBL_94b8 CONST R7, #232
LBL_94b9 CONST R3, #243
LBL_94ba AND R7, R0, R7
LBL_94bb CMP R3, R2
LBL_94bc CMPU R6, R0
LBL_94bd CMPIU R3, #20
LBL_94be CMPI R7, #10
LBL_94bf BRnp LBL_94c3
LBL_94c0 HICONST R0, #105
LBL_94c1 CMPI R3, #0
LBL_94c2 CMP R3, R1
LBL_94c3 CONST R7, #21
LBL_94c4 BRp LBL_94c6
LBL_94c5 BRnzp LBL_94c8
LBL_94c6 SLL R1, R7, #6
LBL_94c7 JMP LBL_94cb
LBL_94c8 SUB R7, R6, R2
LBL_94c9 HICONST R0, #202
LBL_94ca SRA R1, R0, #7
LBL_94cb CMPIU R1, #15
LBL_94cc CONST R1, #0
LBL_94cd ADD R1, R1, #1
LBL_94ce CMPIU R2, #30
LBL_94cf CMPU R2, R4
LBL_94d0 CMPI R3, #-28
LBL_94d1 CONST R3, #-57
LBL_94d2 MUL R3, R0, R4
LBL_94d3 CMPIU R3, #17
LBL_94d4 CMPIU R0, #44
LBL_94d5 SRA R0, R5, #13
LBL_94d6 CMPI R1, #7
LBL_94d7 BRnp LBL_94cd
LBL_94d8 CONST R1, #-128
LBL_94d9 NOT R3, R2
LBL_94da HICONST R3, #215
LBL_94db CMP R5, R3
LBL_94dc MOD R0, R5, R4
LBL_94dd SRA R1, R4, #5
LBL_94de MUL R3, R5, R2
LBL_94df CONST R3, #6
LBL_94e0 DIV R7, R7, R0
LBL_94e1 HICONST R3, #249
LBL_94e2 SUB R0, R3, R6
LBL_94e3 SRL R7, R1, #6
LBL_94e4 BRz LBL_94e6
LBL_94e5 HICONST R1, #175
LBL_94e6 MOD R7, R3, R3
LBL_94e7 HICONST R7, #174
LBL_94e8 CMPI R4, #33
LBL_94e9 CONST R7, #216
LBL_94ea CONST R1, #0
LBL_94eb ADD R1, R1, #1
LBL_94ec XOR R3, R0, R4
LBL_94ed SLL R0, R5, #6
LBL_94ee CONST R0, #-24
LBL_94ef CONST R0, #47
LBL_94f0 DIV R7, R6, R3
LBL_94f1 CONST R3, #-139
LBL_94f2 MUL R7, R7, R7
LBL_94f3 CMPI R0, #-30
LBL_94f4 CMPI R1, #5
LBL_94f5 BRnp LBL_94eb
LBL_94f6 HICONST R7, #119
LBL_94f7 CONST R0, #0
LBL_94f8 ADD R0, R0, #1
LBL_94f9 MUL R7, R4, R2
LBL_94fa AND R7, R2, R6
LBL_94fb SLL R7, R5, #2
LBL_94fc AND R7, R5, R1
LBL_94fd ADD R7, R4, #9
LBL_94fe CMPI R0, #3
LBL_94ff BRnp LBL_94f8
LBL_9500 SRL R7, R4, #0
LBL_9501 BRnz LBL_9504
LBL_9502 BRp LBL_9506
LBL_9503 SRA R3, R7, #0
LBL_9504 SRA R7, R5, #6
LBL_9505 MOD R0, R6, R5
LBL_9506 JMP LBL_950a
LBL_9507 CMPIU R3, #34
LBL_9508 MOD R3, R6, R0
LBL_9509 ADD R7, R3, #-3
LBL_950a CONST R7, #-97
LBL_950b SRA R0, R6, #7
LBL_950c HICONST R1, #249
LBL_950d BRz LBL_9512
LBL_950e HICONST R1, #116
LBL_950f DIV R3, R5, R3
LBL_9510 SRA R0, R2, #7
LBL_9511 SLL R7, R2, #5
LBL_9512 AND R0, R6, R4
LBL_9513 LEA R7, LBL_951e
LBL_9515 SRL R0, R4, #5
LBL_9516 JSRR R7
LBL_9517 DIV R1, R1, R1
LBL_9518 SUB R1, R2, R3
LBL_9519 XOR R0, R6, R3
LBL_951a AND R7, R6, R3
LBL_951b ADD R1, R6, R5
LBL_951c HICONST R7, #242
LBL_951d CONST R1, #73
LBL_951e CONST R1, #122
LBL_951f ADD R0, R6, 0
LBL_9520 ADD R6, R3, #-4
LBL_9521 JMP LBL_9523
LBL_9522 CMPIU R7, #45
LBL_9523 DIV R1, R5, R1
LBL_9524 CMP R1, R2
LBL_9525 BRp LBL_952a
LBL_9526 DIV R1, R4, R2
LBL_9527 MUL R3, R5, R4
LBL_9528 AND R3, R4, R4
LBL_9529 JMP LBL_952d
LBL_952a MUL R7, R5, R0
LBL_952b CMPU R2, R0
LBL_952c CONST R1, #157
LBL_952d HICONST R7, #48
LBL_952e HICONST R3, #37
LBL_952f HICONST R7, #155
LBL_9530 SRA R3, R0, #7
LBL_9531 MOD R3, R4, R1
LBL_9532 DIV R1, R0, R5
LBL_9533 MOD R3, R3, R7
LBL_9534 MOD R7, R1, R5
LBL_9535 MOD R7, R6, R2
LBL_9536 CONST R6, #0
LBL_9537 ADD R6, R6, #1
LBL_9538 SRL R7, R2, #13
LBL_9539 HICONST R3, #43
LBL_953a AND R7, R5, R5
LBL_953b CMP R7, R3
LBL_953c CMP R5, R1
LBL_953d ADD R1, R4, R1
LBL_953e CONST R1, #127
LBL_953f CONST R3, #-102
LBL_9540 CMPI R6, #7
LBL_9541 BRnp LBL_9537
LBL_9542 CMPIU R4, #14
LBL_9543 CONST R6, #-136
LBL_9544 LEA R3, LBL_9550
LBL_9546 HICONST R7, #169
LBL_9547 JMPR R3
LBL_9548 SRL R1, R5, #9
LBL_9549 SUB R1, R3, R5
LBL_954a CONST R3, #63
LBL_954b DIV R1, R7, R0
LBL_954c CONST R6, #151
LBL_954d AND R6, R1, #-6
LBL_954e CMPI R6, #-58
LBL_954f DIV R1, R6, R1
LBL_9550 DIV R7, R7, R1
LBL_9551 HICONST R7, #169
LBL_9552 SRA R3, R7, #14
LBL_9553 CONST R7, #0
LBL_9554 ADD R7, R7, #1
LBL_9555 NOT R1, R3
LBL_9556 CONST R6, #-43
LBL_9557 AND R3, R4, #-7
LBL_9558 CMP R3, R2
LBL_9559 XOR R1, R3, R3
LBL_955a CMPI R7, #7
LBL_955b BRnp LBL_9554
LBL_955c CONST R6, #0
LBL_955d ADD R6, R6, #1
LBL_955e MOD R3, R1, R7
LBL_955f NOT R3, R7
LBL_9560 HICONST R3, #248
LBL_9561 HICONST R3, #164
LBL_9562 CONST R7, #-72
LBL_9563 MOD R3, R2, R0
LBL_9564 CMPI R6, #2
LBL_9565 BRnp LBL_955d
LBL_9566 DIV R1, R3, R1
LBL_9567 NOT R1, R5
LBL_9568 CMPI R0, #18
LBL_9569 HICONST R6, #228
LBL_956a CMPI R7, #6
LBL_956b CMPU R6, R4
LBL_956c CMPI R4, #-54
LBL_956d HICONST R1, #70
LBL_956e NOT R3, R3
LBL_956f CMPIU R3, #24
LBL_9570 LEA R6, LBL_9579
LBL_9572 HICONST R7, #122
LBL_9573 CMP R4, R4
LBL_9574 CMP R0, R2
LBL_9575 JMPR R6
LBL_9576 CONST R7, #-182
LBL_9577 SLL R3, R1, #1
LBL_9578 ADD R1, R2, #1
LBL_9579 CONST R7, #46
LBL_957a HICONST R7, #56
LBL_957b OR R1, R6, R5
LBL_957c BRnp LBL_9581
LBL_957d ADD R1, R5, #-7
LBL_957e SRA R1, R1, #12
LBL_957f BRz LBL_9582
LBL_9580 AND R3, R4, R3
LBL_9581 CONST R6, #-183
LBL_9582 SRA R3, R0, #7
LBL_9583 HICONST R7, #121
LBL_9584 CMPU R0, R5
LBL_9585 CONST R1, #-65
LBL_9586 BRnp LBL_9589
LBL_9587 CONST R3, #91
LBL_9588 CMPI R7, #49
LBL_9589 CONST R6, #217
LBL_958a NOT R1, R5
LBL_958b CONST R7, #0
LBL_958c ADD R7, R7, #1
LBL_958d CONST R1, #130
LBL_958e CMPI R3, #41
LBL_958f HICONST R3, #177
LBL_9590 CMPI R7, #1
LBL_9591 BRnp LBL_958c
LBL_9592 BRnp LBL_9596
LBL_9593 DIV R1, R1, R3
LBL_9594 ADD R6, R5, R1
LBL_9595 OR R3, R0, R1
LBL_9596 MOD R1, R7, R4
LBL_9597 SRA R1, R0, #11
LBL_9598 XOR R7, R4, R6
LBL_9599 MUL R7, R6, R5
LBL_959a CMP R0, R2
LBL_959b CONST R7, #0
LBL_959c ADD R7, R7, #1
LBL_959d HICONST R6, #103
LBL_959e XOR R3, R5, R2
LBL_959f SUB R3, R0, R4
LBL_95a0 CMPI R0, #-10
LBL_95a1 DIV R6, R1, R2
LBL_95a2 ADD R3, R6, #10
LBL_95a3 ADD R6, R0, #-12
LBL_95a4 CMPI R7, #5
LBL_95a5 BRnp LBL_959c
LBL_95a6 SRA R1, R0, #2
LBL_95a7 ADD R3, R4, 0
LBL_95a8 SRL R7, R5, #0
LBL_95a9 AND R7, R1, R0
LBL_95aa ADD R4, R2, 0
LBL_95ab HICONST R1, #149
LBL_95ac MOD R6, R1, R0
LBL_95ad AND R6, R7, R1
LBL_95ae CONST R2, #0
LBL_95af ADD R2, R2, #1
LBL_95b0 ADD R1, R1, #15
LBL_95b1 SRL R1, R5, #8
LBL_95b2 MUL R6, R0, R5
LBL_95b3 OR R6, R5, R4
LBL_95b4 OR R7, R7, R7
LBL_95b5 OR R7, R7, R0
LBL_95b6 AND R7, R7, #15
LBL_95b7 HICONST R6, #150
LBL_95b8 CONST R7, #55
LBL_95b9 CMPI R2, #5
LBL_95ba BRnp LBL_95af
LBL_95bb CONST R1, #153
LBL_95bc XOR R6, R4, R3
LBL_95bd SRL R7, R4, #1
LBL_95be HICONST R7, #82
LBL_95bf BRzp LBL_95c2
LBL_95c0 OR R1, R3, R4
LBL_95c1 BRnzp LBL_95c4
LBL_95c2 CONST R7, #-85
LBL_95c3 BRzp LBL_95c5
LBL_95c4 MUL R1, R6, R0
LBL_95c5 BRzp LBL_95c9
LBL_95c6 OR R6, R1, R7
LBL_95c7 DIV R2, R1, R3
LBL_95c8 AND R6, R2, R1
LBL_95c9 CONST R1, #-17
LBL_95ca TRAP #198
LBL_95cb MOD R2, R7, R1
LBL_95cc CONST R7, #0
LBL_95cd ADD R7, R7, #1
LBL_95ce SLL R1, R3, #9
LBL_95cf CONST R6, #-245
LBL_95d0 MOD R1, R1, R1
LBL_95d1 HICONST R1, #252
LBL_95d2 DIV R6, R3, R0
LBL_95d3 HICONST R2, #122
LBL_95d4 CMPI R2, #-23
LBL_95d5 ADD R2, R3, #10
LBL_95d6 HICONST R1, #128
LBL_95d7 CMPI R7, #3
LBL_95d8 BRnp LBL_95cd
LBL_95d9 CONST R6, #0
LBL_95da ADD R6, R6, #1
LBL_95db MOD R7, R4, R2
LBL_95dc HICONST R1, #113
LBL_95dd ADD R1, R7, #6
LBL_95de SLL R1, R4, #15
LBL_95df SUB R1, R1, R5
LBL_95e0 AND R1, R2, #5
LBL_95e1 ADD R7, R5, #-8
LBL_95e2 SRL R2, R3, #15
LBL_95e3 CMPI R6, #5
LBL_95e4 BRnp LBL_95da
LBL_95e5 HICONST R1, #94
LBL_95e6 OR R1, R5, R5
LBL_95e7 CMPU R1, R4
LBL_95e8 HICONST R1, #217
LBL_95e9 CONST R7, #-119
LBL_95ea MOD R1, R7, R4
LBL_95eb DIV R2, R3, R1
LBL_95ec SRL R2, R7, #14
LBL_95ed CONST R6, #-183
LBL_95ee DIV R6, R1, R5
LBL_95ef ADD R7, R7, #-11
LBL_95f0 SLL R1, R4, #2
LBL_95f1 SUB R6, R6, R7
LBL_95f2 CMP R7, R5
LBL_95f3 AND R7, R7, #8
LBL_95f4 SLL R2, R7, #11
LBL_95f5 JSR LBL_9610
LBL_95f6 DIV R6, R7, R5
LBL_95f7 XOR R2, R0, R4
LBL_95f8 CONST R1, #-238
LBL_95f9 MUL R6, R2, R3
LBL_95fa SRA R6, R1, #6
LBL_95fb ADD R6, R0, #-10
LBL_95fc HICONST R2, #217
LBL_95fd NOT R2, R4
LBL_95fe SUB R2, R3, R2
LBL_95ff XOR R2, R7, R3
LBL_9600 ADD R2, R5, R5
LBL_9601 BRnp LBL_9604
LBL_9602 SRL R1, R4, #6
LBL_9603 SRA R6, R7, #5
LBL_9604 MUL R2, R7, R4
LBL_9605 XOR R1, R7, R1
LBL_9606 BRnzp LBL_960b
LBL_9607 SLL R1, R3, #1
LBL_9608 AND R2, R6, #-2
LBL_9609 AND R2, R0, #-2
LBL_960a OR R2, R7, R4
LBL_960b AND R6, R1, #3
LBL_960c CMPIU R0, #1
LBL_960d MOD R1, R6, R2
LBL_960e SLL R2, R3, #12
LBL_960f BRnz LBL_9614
LBL_9610 OR R2, R4, R0
LBL_9611 CMPI R7, #-49
LBL_9612 SLL R7, R5, #7
LBL_9613 CONST R6, #-197
LBL_9614 CONST R1, #-235
LBL_9615 CMPIU R6, #106
LBL_9616 TRAP #83
LBL_9617 CONST R2, #0
LBL_9618 ADD R2, R2, #1
LBL_9619 CONST R7, #8
LBL_961a OR R7, R1, R4
LBL_961b MOD R6, R4, R4
LBL_961c CONST R1, #-194
LBL_961d HICONST R6, #116
LBL_961e OR R6, R6, R5
LBL_961f HICONST R7, #245
LBL_9620 CMPI R2, #2
LBL_9621 BRnp LBL_9618
LBL_9622 SRL R2, R0, #4
LBL_9623 SRA R6, R4, #1
LBL_9624 NOT R2, R6
LBL_9625 AND R7, R4, #14
LBL_9626 MOD R6, R7, R3
LBL_9627 SRA R1, R3, #8
LBL_9628 CONST R6, #0
LBL_9629 ADD R6, R6, #1
LBL_962a MOD R7, R1, R5
LBL_962b CONST R1, #-240
LBL_962c MUL R2, R3, R0
LBL_962d DIV R1, R1, R4
LBL_962e CMPI R6, #1
LBL_962f BRnp LBL_9629
LBL_9630 CONST R2, #0
LBL_9631 ADD R2, R2, #1
LBL_9632 DIV R1, R5, R7
LBL_9633 HICONST R7, #22
LBL_9634 SRL R7, R1, #5
LBL_9635 SRL R1, R4, #9
LBL_9636 SRL R1, R3, #0
LBL_9637 SUB R1, R3, R7
LBL_9638 HICONST R1, #22
LBL_9639 ADD R6, R5, R4
LBL_963a CMP R0, R5
LBL_963b CMPI R2, #6
LBL_963c BRnp LBL_9631
LBL_963d CMPI R5, #62
LBL_963e CMPU R5, R5
LBL_963f LEA R6, LBL_9648
LBL_9641 CMPI R4, #22
LBL_9642 JMPR R6
LBL_9643 ADD R1, R7, #-4
LBL_9644 HICONST R6, #224
LBL_9645 SRA R1, R2, #0
LBL_9646 BRnz LBL_964a
LBL_9647 DIV R1, R2, R3
LBL_9648 JSR LBL_9660
LBL_9649 CMPI R5, #-9
LBL_964a SUB R6, R1, R1
LBL_964b SLL R2, R4, #14
LBL_964c ADD R7, R1, #11
LBL_964d DIV R1, R6, R3
LBL_964e ADD R7, R4, R2
LBL_964f CMPU R5, R2
LBL_9650 CMPIU R7, #118
LBL_9651 OR R1, R4, R5
LBL_9652 CMPIU R2, #4
LBL_9653 AND R7, R3, R7
LBL_9654 HICONST R2, #196
LBL_9655 SRA R7, R5, #6
LBL_9656 DIV R1, R6, R0
LBL_9657 AND R6, R4, #6
LBL_9658 HICONST R2, #95
LBL_9659 BRnp LBL_965b
LBL_965a HICONST R2, #93
LBL_965b CMP R7, R7
LBL_965c SRL R2, R1, #5
LBL_965d CONST R7, #-160
LBL_965e CONST R7, #121
LBL_965f HICONST R6, #34
LBL_9660 TRAP #222
LBL_9661 MOD R6, R7, R7
LBL_9662 SUB R6, R7, R1
LBL_9663 MUL R1, R3, R3
LBL_9664 SRL R6, R2, #5
LBL_9665 SUB R2, R3, R2
LBL_9666 BRp LBL_9669
LBL_9667 SLL R1, R6, #6
LBL_9668 NOT R6, R4
LBL_9669 CMPIU R4, #121
LBL_966a BRp LBL_966d
LBL_966b HICONST R2, #203
LBL_966c BRnzp LBL_966f
LBL_966d ADD R6, R6, #-13
LBL_966e MOD R2, R7, R2
LBL_966f BRz LBL_9671
LBL_9670 CMP R6, R0
LBL_9671 ADD R2, R0, #0
LBL_9672 CONST R2, #0
LBL_9673 ADD R2, R2, #1
LBL_9674 SRA R7, R0, #1
LBL_9675 XOR R7, R3, R4
LBL_9676 CMPU R3, R5
LBL_9677 ADD R1, R6, R3
LBL_9678 MOD R6, R4, R4
LBL_9679 CONST R7, #154
LBL_967a MOD R6, R4, R6
LBL_967b MUL R1, R6, R7
LBL_967c CMPI R5, #24
LBL_967d CMPI R2, #1
LBL_967e BRnp LBL_9673
LBL_967f HICONST R2, #168
LBL_9680 CONST R6, #206
LBL_9681 ADD R2, R3, #8
LBL_9682 CMPI R4, #-8
LBL_9683 SRA R1, R4, #9
LBL_9684 CONST R1, #117
LBL_9685 HICONST R6, #75
LBL_9686 OR R1, R5, R1
LBL_9687 HICONST R1, #210
LBL_9688 SUB R2, R7, R3
LBL_9689 SRA R2, R0, #0
LBL_968a ADD R1, R5, 0
LBL_968b CMPIU R1, #66
LBL_968c BRnz LBL_9690
LBL_968d HICONST R2, #22
LBL_968e MUL R2, R0, R0
LBL_968f HICONST R5, #142
LBL_9690 CMPIU R2, #65
LBL_9691 CONST R6, #149
LBL_9692 SRA R5, R1, #3
LBL_9693 CONST R2, #-165
LBL_9694 BRnzp LBL_9696
LBL_9695 BRnp LBL_9698
LBL_9696 HICONST R6, #231
LBL_9697 HICONST R6, #141
LBL_9698 BRp LBL_969b
LBL_9699 HICONST R2, #151
LBL_969a TRAP #170
LBL_969b MOD R7, R6, R0
LBL_969c ADD R7, R1, 0
LBL_969d ADD R1, R6, R4
LBL_969e ADD R2, R3, R7
LBL_969f CONST R5, #223
LBL_96a0 CMPU R1, R4
LBL_96a1 CONST R1, #139
LBL_96a2 SRA R2, R3, #5
LBL_96a3 CMPI R3, #-31
LBL_96a4 SLL R1, R1, #3
LBL_96a5 HICONST R5, #253
LBL_96a6 CMPIU R3, #63
LBL_96a7 HICONST R5, #231
LBL_96a8 CONST R5, #-196
LBL_96a9 SRL R6, R4, #13
LBL_96aa ADD R5, R3, 0
LBL_96ab CMPIU R5, #63
LBL_96ac CONST R3, #0
LBL_96ad ADD R3, R3, #1
LBL_96ae SRA R6, R6, #6
LBL_96af HICONST R2, #171
LBL_96b0 CMPI R7, #23
LBL_96b1 CONST R1, #44
LBL_96b2 CONST R6, #-82
LBL_96b3 CONST R2, #85
LBL_96b4 CMPI R3, #7
LBL_96b5 BRnp LBL_96ad
LBL_96b6 CONST R2, #0
LBL_96b7 ADD R2, R2, #1
LBL_96b8 DIV R3, R0, R6
LBL_96b9 CONST R6, #-16
LBL_96ba SUB R1, R6, R3
LBL_96bb OR R6, R0, R7
LBL_96bc SRL R3, R6, #3
LBL_96bd CMP R7, R5
LBL_96be MOD R3, R7, R6
LBL_96bf HICONST R3, #200
LBL_96c0 HICONST R1, #84
LBL_96c1 MOD R1, R7, R3
LBL_96c2 CMPI R2, #1
LBL_96c3 BRnp LBL_96b7
LBL_96c4 CMP R3, R5
LBL_96c5 BRn LBL_96ca
LBL_96c6 CONST R2, #104
LBL_96c7 HICONST R1, #217
LBL_96c8 CONST R1, #193
LBL_96c9 CONST R6, #49
LBL_96ca CONST R3, #-114
LBL_96cb JMP LBL_96cf
LBL_96cc CONST R6, #-200
LBL_96cd DIV R1, R6, R6
LBL_96ce CMPIU R5, #93
LBL_96cf CMPI R3, #-5
LBL_96d0 CMPI R3, #-50
LBL_96d1 DIV R1, R1, R6
LBL_96d2 HICONST R1, #189
LBL_96d3 CMP R3, R3
LBL_96d4 CONST R6, #0
LBL_96d5 ADD R6, R6, #1
LBL_96d6 HICONST R2, #190
LBL_96d7 SRL R3, R0, #2
LBL_96d8 SUB R3, R4, R0
LBL_96d9 DIV R3, R3, R1
LBL_96da HICONST R3, #7
LBL_96db MOD R2, R5, R2
LBL_96dc CMPI R4, #-22
LBL_96dd HICONST R1, #82
LBL_96de CONST R3, #40
LBL_96df CMPI R6, #3
LBL_96e0 BRnp LBL_96d5
LBL_96e1 HICONST R6, #45
LBL_96e2 HICONST R2, #217
LBL_96e3 CONST R1, #211
LBL_96e4 CMP R6, R4
LBL_96e5 CMPI R2, #58
LBL_96e6 CONST R3, #0
LBL_96e7 ADD R3, R3, #1
LBL_96e8 CONST R1, #-130
LBL_96e9 CMPI R3, #1
LBL_96ea BRnp LBL_96e7
LBL_96eb SLL R2, R1, #0
LBL_96ec ADD R1, R7, #11
LBL_96ed OR R6, R0, R4
LBL_96ee CONST R3, #172
LBL_96ef CONST R6, #0
LBL_96f0 ADD R6, R6, #1
LBL_96f1 ADD R3, R1, R0
LBL_96f2 SLL R3, R7, #0
LBL_96f3 HICONST R2, #132
LBL_96f4 XOR R1, R4, R5
LBL_96f5 CMP R2, R3
LBL_96f6 MOD R2, R0, R4
LBL_96f7 CMPI R6, #1
LBL_96f8 BRnp LBL_96f0
LBL_96f9 HICONST R3, #176
LBL_96fa SLL R1, R5, #13
LBL_96fb SRL R1, R3, #3
LBL_96fc SUB R2, R0, R5
LBL_96fd SRA R2, R2, #1
LBL_96fe HICONST R1, #63
LBL_96ff MUL R1, R3, R1
LBL_9700 CMPIU R0, #92
LBL_9701 DIV R2, R6, R5
LBL_9702 HICONST R2, #123
LBL_9703 CMPU R1, R3
LBL_9704 CMPI R7, #35
LBL_9705 ADD R6, R3, R2
LBL_9706 DIV R6, R7, R2
LBL_9707 ADD R1, R5, 0
LBL_9708 BRnzp LBL_970d
LBL_9709 DIV R2, R0, R5
LBL_970a SRL R2, R7, #10
LBL_970b CONST R5, #181
LBL_970c BRnp LBL_9711
LBL_970d ADD R6, R4, #10
LBL_970e ADD R5, R2, R4
LBL_970f SRA R2, R0, #9
LBL_9710 AND R5, R1, R7
LBL_9711 SUB R3, R4, R2
LBL_9712 CMPU R3, R5
LBL_9713 HICONST R6, #229
LBL_9714 XOR R3, R0, R6
LBL_9715 AND R5, R1, #-4
LBL_9716 DIV R5, R5, R1
LBL_9717 HICONST R5, #149
LBL_9718 CONST R3, #0
LBL_9719 ADD R3, R3, #1
LBL_971a MOD R5, R6, R4
LBL_971b NOT R6, R7
LBL_971c CMPU R7, R7
LBL_971d CMPI R3, #6
LBL_971e BRnp LBL_9719
LBL_971f DIV R2, R6, R5
LBL_9720 CONST R6, #0
LBL_9721 ADD R6, R6, #1
LBL_9722 HICONST R5, #136
LBL_9723 CMP R3, R5
LBL_9724 DIV R2, R7, R2
LBL_9725 AND R5, R7, #5
LBL_9726 CMPI R6, #5
LBL_9727 BRnp LBL_9721
LBL_9728 CONST R2, #-114
LBL_9729 CONST R2, #231
LBL_972a CONST R6, #0
LBL_972b ADD R6, R6, #1
LBL_972c SRA R3, R3, #12
LBL_972d CMPI R6, #6
LBL_972e BRnp LBL_972b
LBL_972f MOD R2, R2, R2
LBL_9730 MOD R3, R4, R2
LBL_9731 BRnzp LBL_9736
LBL_9732 BRzp LBL_9737
LBL_9733 CONST R5, #44
LBL_9734 NOT R5, R3
LBL_9735 CONST R6, #-147
LBL_9736 SLL R2, R7, #6
LBL_9737 OR R5, R2, R1
LBL_9738 ADD R3, R5, #-8
LBL_9739 CONST R5, #-35
LBL_973a HICONST R5, #224
LBL_973b HICONST R6, #32
LBL_973c MUL R6, R7, R5
LBL_973d CONST R6, #0
LBL_973e ADD R6, R6, #1
LBL_973f MOD R3, R0, R3
LBL_9740 CONST R5, #-176
LBL_9741 HICONST R3, #42
LBL_9742 HICONST R3, #191
LBL_9743 CONST R2, #233
LBL_9744 CONST R2, #250
LBL_9745 CMPI R6, #4
LBL_9746 BRnp LBL_973e
LBL_9747 CONST R5, #-174
LBL_9748 HICONST R3, #53
LBL_9749 AND R2, R2, #2
LBL_974a JMP LBL_974c
LBL_974b CONST R3, #-92
LBL_974c ADD R2, R3, #-8
LBL_974d CMPI R7, #-33
LBL_974e CONST R2, #0
LBL_974f ADD R2, R2, #1
LBL_9750 CONST R6, #-243
LBL_9751 DIV R6, R0, R1
LBL_9752 HICONST R5, #196
LBL_9753 OR R5, R7, R1
LBL_9754 DIV R5, R7, R6
LBL_9755 CMP R0, R3
LBL_9756 CONST R3, #-169
LBL_9757 CMPI R2, #4
LBL_9758 BRnp LBL_974f
LBL_9759 CMPIU R6, #115
LBL_975a CMPIU R1, #57
LBL_975b SLL R6, R3, #15
LBL_975c SRA R2, R0, #0
LBL_975d ADD R5, R2, #-5
LBL_975e CONST R2, #249
LBL_975f CONST R3, #-150
LBL_9760 MOD R3, R3, R4
LBL_9761 DIV R6, R3, R7
LBL_9762 ADD R2, R6, R0
LBL_9763 BRp LBL_9767
LBL_9764 DIV R3, R0, R0
LBL_9765 SUB R6, R0, R7
LBL_9766 NOT R6, R0
LBL_9767 MOD R6, R6, R7
LBL_9768 AND R5, R1, R0
LBL_9769 CONST R5, #0
LBL_976a ADD R5, R5, #1
LBL_976b NOT R3, R4
LBL_976c ADD R2, R1, #-7
LBL_976d CMPI R5, #1
LBL_976e BRnp LBL_976a
LBL_976f HICONST R6, #232
LBL_9770 CONST R3, #-142
LBL_9771 CONST R2, #0
LBL_9772 ADD R2, R2, #1
LBL_9773 MUL R6, R3, R7
LBL_9774 CONST R5, #-166
LBL_9775 CMPI R2, #2
LBL_9776 BRnp LBL_9772
LBL_9777 ADD R3, R2, R0
LBL_9778 CMPU R2, R2
LBL_9779 DIV R6, R4, R0
LBL_977a HICONST R2, #187
LBL_977b MOD R2, R7, R1
LBL_977c SRL R5, R1, #9
LBL_977d SRA R3, R2, #5
LBL_977e CONST R6, #232
LBL_977f CONST R5, #0
LBL_9780 ADD R5, R5, #1
LBL_9781 CMPU R3, R7
LBL_9782 OR R3, R6, R3
LBL_9783 MOD R6, R2, R3
LBL_9784 NOT R3, R6
LBL_9785 CMPU R7, R2
LBL_9786 SRA R2, R3, #5
LBL_9787 ADD R6, R4, R2
LBL_9788 CMPI R5, #6
LBL_9789 BRnp LBL_9780
LBL_978a SLL R5, R6, #10
LBL_978b HICONST R3, #192
LBL_978c CMPU R1, R6
LBL_978d HICONST R6, #205
LBL_978e BRn LBL_9790
LBL_978f CONST R2, #-143
LBL_9790 CONST R6, #-75
LBL_9791 SRA R3, R4, #3
LBL_9792 HICONST R2, #77
LBL_9793 HICONST R3, #104
LBL_9794 AND R3, R5, #5
LBL_9795 AND R6, R7, #14
LBL_9796 SUB R5, R5, R3
LBL_9797 SRA R3, R1, #4
LBL_9798 HICONST R3, #156
LBL_9799 AND R3, R0, #-1
LBL_979a CONST R5, #177
LBL_979b DIV R2, R7, R1
LBL_979c CMPU R1, R4
LBL_979d HICONST R5, #22
LBL_979e CONST R5, #0
LBL_979f ADD R5, R5, #1
LBL_97a0 HICONST R2, #99
LBL_97a1 MUL R2, R1, R2
LBL_97a2 HICONST R6, #80
LBL_97a3 SRA R2, R3, #14
LBL_97a4 CMPI R5, #5
LBL_97a5 BRnp LBL_979f
LBL_97a6 BRp LBL_97aa
LBL_97a7 AND R5, R3, #-3
LBL_97a8 XOR R6, R3, R4
LBL_97a9 CMPU R3, R7
LBL_97aa SRA R2, R0, #13
LBL_97ab ADD R2, R7, R1
LBL_97ac SUB R2, R4, R0
LBL_97ad JMP LBL_97af
LBL_97ae BRn LBL_97b1
LBL_97af JMP LBL_97b4
LBL_97b0 AND R5, R6, R2
LBL_97b1 AND R2, R3, #1
LBL_97b2 NOT R3, R3
LBL_97b3 AND R6, R5, R1
LBL_97b4 CMPIU R1, #62
LBL_97b5 SRL R5, R2, #14
LBL_97b6 SLL R2, R3, #13
LBL_97b7 OR R6, R0, R0
LBL_97b8 ADD R6, R1, 0
LBL_97b9 CMPU R0, R7
LBL_97ba SUB R1, R0, R6
LBL_97bb SLL R3, R2, #0
LBL_97bc MOD R3, R0, R5
LBL_97bd SUB R3, R2, R4
LBL_97be HICONST R2, #93
LBL_97bf DIV R1, R2, R7
LBL_97c0 JMP LBL_97c2
LBL_97c1 DIV R1, R5, R4
LBL_97c2 CMP R5, R2
LBL_97c3 BRn LBL_97c7
LBL_97c4 SRA R5, R0, #12
LBL_97c5 CONST R1, #-48
LBL_97c6 SRA R3, R4, #7
LBL_97c7 CMP R6, R5
LBL_97c8 CONST R1, #-185
LBL_97c9 CONST R1, #0
LBL_97ca ADD R1, R1, #1
LBL_97cb HICONST R5, #5
LBL_97cc CMPIU R4, #111
LBL_97cd MOD R5, R3, R4
LBL_97ce HICONST R3, #106
LBL_97cf CMPI R1, #1
LBL_97d0 BRnp LBL_97ca
LBL_97d1 HICONST R2, #43
LBL_97d2 ADD R5, R1, #-14
LBL_97d3 AND R5, R3, #14
LBL_97d4 CONST R5, #177
LBL_97d5 DIV R3, R1, R5
LBL_97d6 HICONST R3, #244
LBL_97d7 CMPIU R4, #105
LBL_97d8 ADD R5, R5, R2
LBL_97d9 HICONST R1, #97
LBL_97da MUL R3, R4, R0
LBL_97db XOR R2, R5, R2
LBL_97dc LEA R5, LBL_97e7
LBL_97de SRA R2, R0, #14
LBL_97df DIV R2, R0, R0
LBL_97e0 CMPU R6, R7
LBL_97e1 JMPR R5
LBL_97e2 DIV R3, R6, R5
LBL_97e3 SLL R1, R0, #2
LBL_97e4 DIV R5, R3, R6
LBL_97e5 SRL R1, R1, #4
LBL_97e6 SRL R1, R6, #5
LBL_97e7 XOR R3, R0, R0
LBL_97e8 LEA R2, LBL_97f0
LBL_97ea JMPR R2
LBL_97eb MUL R2, R5, R6
LBL_97ec BRn LBL_97ef
LBL_97ed ADD R5, R6, #3
LBL_97ee CONST R2, #56
LBL_97ef DIV R2, R7, R0
LBL_97f0 SUB R5, R3, R0
LBL_97f1 HICONST R2, #246
LBL_97f2 LEA R2, LBL_97fa
LBL_97f4 SUB R1, R1, R1
LBL_97f5 SRA R3, R6, #8
LBL_97f6 MOD R5, R7, R3
LBL_97f7 JMPR R2
LBL_97f8 BRn LBL_97fc
LBL_97f9 AND R5, R3, R0
LBL_97fa OR R1, R6, R1
LBL_97fb MOD R5, R1, R0
LBL_97fc NOT R3, R2
LBL_97fd MOD R1, R3, R7
LBL_97fe SRA R1, R2, #2
LBL_97ff ADD R1, R2, #6
LBL_9800 SLL R3, R0, #4
LBL_9801 CONST R3, #68
LBL_9802 CONST R3, #0
LBL_9803 ADD R3, R3, #1
LBL_9804 HICONST R5, #110
LBL_9805 AND R1, R0, R5
LBL_9806 HICONST R2, #222
LBL_9807 SLL R5, R0, #8
LBL_9808 ADD R5, R5, R1
LBL_9809 CMPIU R7, #81
LBL_980a HICONST R5, #241
LBL_980b CMPU R6, R5
LBL_980c ADD R2, R1, R6
LBL_980d CMPI R3, #5
LBL_980e BRnp LBL_9803
LBL_980f SRA R1, R3, #13
LBL_9810 SLL R1, R0, #15
LBL_9811 BRnp LBL_9814
LBL_9812 NOT R3, R2
LBL_9813 OR R5, R7, R6
LBL_9814 SRL R2, R5, #2
LBL_9815 CMPIU R1, #70
LBL_9816 CONST R1, #0
LBL_9817 ADD R1, R1, #1
LBL_9818 SLL R5, R2, #2
LBL_9819 AND R3, R3, R2
LBL_981a CMPI R3, #-5
LBL_981b MUL R2, R7, R2
LBL_981c MUL R2, R6, R5
LBL_981d HICONST R2, #7
LBL_981e SLL R2, R7, #3
LBL_981f CMPI R1, #4
LBL_9820 BRnp LBL_9817
LBL_9821 CONST R5, #0
LBL_9822 ADD R5, R5, #1
LBL_9823 OR R2, R1, R0
LBL_9824 CMPU R1, R6
LBL_9825 CONST R2, #-145
LBL_9826 ADD R2, R1, R1
LBL_9827 CMPI R5, #4
LBL_9828 BRnp LBL_9822
LBL_9829 CONST R5, #0
LBL_982a ADD R5, R5, #1
LBL_982b HICONST R1, #68
LBL_982c MUL R1, R4, R6
LBL_982d MOD R3, R0, R3
LBL_982e DIV R1, R1, R4
LBL_982f CMPU R1, R7
LBL_9830 AND R3, R0, #5
LBL_9831 DIV R2, R0, R7
LBL_9832 CMPI R5, #4
LBL_9833 BRnp LBL_982a
LBL_9834 CONST R3, #55
LBL_9835 SRL R3, R1, #3
LBL_9836 HICONST R1, #100
LBL_9837 CMPI R3, #12
LBL_9838 HICONST R2, #40
LBL_9839 CONST R2, #0
LBL_983a ADD R2, R2, #1
LBL_983b CONST R3, #222
LBL_983c SRL R5, R1, #14
LBL_983d AND R5, R4, R0
LBL_983e CMPI R2, #1
LBL_983f BRnp LBL_983a
LBL_9840 SRL R5, R4, #1
LBL_9841 AND R3, R4, R5
LBL_9842 MOD R1, R4, R7
LBL_9843 CONST R1, #-206
LBL_9844 NOT R3, R6
LBL_9845 CONST R3, #-109
LBL_9846 AND R1, R1, R4
LBL_9847 MUL R3, R0, R2
LBL_9848 MOD R2, R2, R0
LBL_9849 AND R3, R2, R7
LBL_984a BRnzp LBL_984c
LBL_984b CMPU R5, R4
LBL_984c CMPI R6, #31
LBL_984d SUB R3, R5, R6
LBL_984e ADD R3, R7, 0
LBL_984f CONST R2, #-74
LBL_9850 HICONST R2, #251
LBL_9851 XOR R5, R0, R7
LBL_9852 HICONST R7, #143
LBL_9853 ADD R2, R6, 0
LBL_9854 BRz LBL_9856
LBL_9855 HICONST R6, #137
LBL_9856 HICONST R5, #166
LBL_9857 CONST R1, #241
LBL_9858 JMP LBL_985d
LBL_9859 CONST R6, #-222
LBL_985a AND R6, R7, #-10
LBL_985b CMP R1, R3
LBL_985c SRL R7, R4, #11
LBL_985d SRA R7, R6, #12
LBL_985e CONST R1, #-247
LBL_985f OR R7, R0, R2
LBL_9860 AND R7, R3, #-7
LBL_9861 ADD R6, R0, 0
LBL_9862 SUB R0, R7, R6
LBL_9863 CMPU R2, R4
LBL_9864 SRL R7, R5, #14
LBL_9865 HICONST R5, #90
LBL_9866 NOT R0, R3
LBL_9867 HICONST R5, #114
LBL_9868 CONST R0, #0
LBL_9869 ADD R0, R0, #1
LBL_986a MOD R1, R3, R5
LBL_986b HICONST R5, #43
LBL_986c CONST R7, #-183
LBL_986d CMPI R6, #60
LBL_986e CMPI R0, #3
LBL_986f BRnp LBL_9869
LBL_9870 HICONST R1, #150
LBL_9871 DIV R0, R6, R1
LBL_9872 CMPI R0, #-58
LBL_9873 CONST R1, #0
LBL_9874 ADD R1, R1, #1
LBL_9875 AND R5, R7, #-13
LBL_9876 CMPI R1, #2
LBL_9877 BRnp LBL_9874
LBL_9878 AND R5, R3, R3
LBL_9879 AND R5, R1, R2
LBL_987a CONST R0, #-236
LBL_987b CONST R1, #-160
LBL_987c CMPIU R1, #102
LBL_987d CONST R1, #0
LBL_987e ADD R1, R1, #1
LBL_987f ADD R5, R5, R2
LBL_9880 SUB R0, R5, R4
LBL_9881 CMPI R3, #45
LBL_9882 CMPI R1, #7
LBL_9883 BRnp LBL_987e
LBL_9884 NOT R0, R1
LBL_9885 CONST R0, #0
LBL_9886 ADD R0, R0, #1
LBL_9887 ADD R7, R4, #-1
LBL_9888 CMPI R0, #6
LBL_9889 BRnp LBL_9886
LBL_988a CONST R7, #0
LBL_988b ADD R7, R7, #1
LBL_988c SRA R5, R1, #5
LBL_988d HICONST R0, #12
LBL_988e DIV R1, R4, R2
LBL_988f CONST R1, #86
LBL_9890 SUB R0, R4, R4
LBL_9891 SLL R5, R5, #0
LBL_9892 ADD R1, R2, R2
LBL_9893 CMPI R7, #2
LBL_9894 BRnp LBL_988b
LBL_9895 CONST R7, #103
LBL_9896 HICONST R5, #239
LBL_9897 DIV R1, R6, R6
LBL_9898 CMPIU R1, #31
LBL_9899 ADD R7, R0, #11
LBL_989a CONST R7, #0
LBL_989b ADD R7, R7, #1
LBL_989c CONST R1, #-123
LBL_989d CMPI R7, #1
LBL_989e BRnp LBL_989b
LBL_989f CONST R7, #229
LBL_98a0 CONST R1, #0
LBL_98a1 ADD R1, R1, #1
LBL_98a2 HICONST R0, #228
LBL_98a3 CMPI R1, #2
LBL_98a4 BRnp LBL_98a1
LBL_98a5 BRz LBL_98a9
LBL_98a6 SLL R0, R2, #14
LBL_98a7 BRnz LBL_98a9
LBL_98a8 NOT R1, R2
LBL_98a9 CONST R1, #-249
LBL_98aa CONST R7, #91
LBL_98ab CONST R1, #0
LBL_98ac ADD R1, R1, #1
LBL_98ad SUB R0, R4, R6
LBL_98ae SRL R5, R2, #14
LBL_98af CONST R0, #-102
LBL_98b0 MOD R5, R2, R5
LBL_98b1 CMPI R1, #7
LBL_98b2 BRnp LBL_98ac
LBL_98b3 ADD R0, R6, #3
LBL_98b4 CONST R5, #0
LBL_98b5 ADD R5, R5, #1
LBL_98b6 CMPIU R6, #108
LBL_98b7 CMPU R7, R7
LBL_98b8 SRL R0, R2, #0
LBL_98b9 ADD R0, R0, #12
LBL_98ba DIV R7, R1, R6
LBL_98bb CMPI R5, #6
LBL_98bc BRnp LBL_98b5
LBL_98bd CMPI R1, #-15
LBL_98be SLL R5, R0, #0
LBL_98bf SRL R1, R0, #5
LBL_98c0 MUL R5, R0, R7
LBL_98c1 HICONST R0, #248
LBL_98c2 CONST R1, #0
LBL_98c3 ADD R1, R1, #1
LBL_98c4 DIV R5, R2, R5
LBL_98c5 CONST R7, #-88
LBL_98c6 MOD R5, R0, R0
LBL_98c7 CMPI R1, #5
LBL_98c8 BRnp LBL_98c3
LBL_98c9 OR R1, R4, R2
LBL_98ca BRn LBL_98cf
LBL_98cb SRA R5, R7, #13
LBL_98cc CONST R5, #146
LBL_98cd CONST R7, #90
LBL_98ce HICONST R7, #247
LBL_98cf NOT R5, R2
LBL_98d0 CONST R7, #0
LBL_98d1 ADD R7, R7, #1
LBL_98d2 AND R1, R0, #-12
LBL_98d3 SRL R1, R6, #15
LBL_98d4 SLL R5, R4, #1
LBL_98d5 DIV R5, R6, R2
LBL_98d6 CONST R5, #248
LBL_98d7 SLL R5, R1, #15
LBL_98d8 MUL R0, R5, R6
LBL_98d9 HICONST R5, #154
LBL_98da CMPI R7, #4
LBL_98db BRnp LBL_98d1
LBL_98dc SRL R0, R5, #13
LBL_98dd HICONST R7, #189
LBL_98de CONST R7, #0
LBL_98df ADD R7, R7, #1
LBL_98e0 OR R0, R5, R2
LBL_98e1 MOD R5, R2, R0
LBL_98e2 CMPU R2, R3
LBL_98e3 CONST R5, #-73
LBL_98e4 SLL R1, R6, #3
LBL_98e5 CONST R0, #248
LBL_98e6 CMP R4, R6
LBL_98e7 MOD R0, R3, R0
LBL_98e8 CMPI R7, #7
LBL_98e9 BRnp LBL_98df
LBL_98ea MOD R1, R7, R0
LBL_98eb SRL R7, R3, #11
LBL_98ec JSR LBL_9900
LBL_98ed HICONST R5, #129
LBL_98ee AND R0, R5, R3
LBL_98ef BRnp LBL_98f4
LBL_98f0 TRAP #230
LBL_98f1 CONST R5, #-196
LBL_98f2 CONST R0, #-66
LBL_98f3 BRzp LBL_98f8
LBL_98f4 OR R7, R4, R4
LBL_98f5 MOD R1, R2, R0
LBL_98f6 SRA R5, R3, #4
LBL_98f7 SRA R5, R7, #4
LBL_98f8 NOT R5, R6
LBL_98f9 NOT R7, R4
LBL_98fa SRL R7, R2, #11
LBL_98fb SRA R1, R4, #12
LBL_98fc CONST R5, #244
LBL_98fd HICONST R7, #79
LBL_98fe CMPI R2, #46
LBL_98ff DIV R5, R7, R7
LBL_9900 CONST R0, #-64
LBL_9901 ADD R0, R6, 0
LBL_9902 CONST R7, #0
LBL_9903 ADD R7, R7, #1
LBL_9904 DIV R1, R2, R2
LBL_9905 ADD R5, R5, #-1
LBL_9906 CONST R1, #-164
LBL_9907 HICONST R6, #190
LBL_9908 HICONST R6, #64
LBL_9909 CONST R6, #58
LBL_990a CMPIU R6, #62
LBL_990b CMPI R7, #6
LBL_990c BRnp LBL_9903
LBL_990d CMPU R5, R3
LBL_990e NOT R7, R2
LBL_990f CONST R1, #0
LBL_9910 ADD R1, R1, #1
LBL_9911 MOD R5, R7, R0
LBL_9912 CMPIU R7, #116
LBL_9913 NOT R6, R5
LBL_9914 MOD R6, R7, R2
LBL_9915 ADD R7, R6, R2
LBL_9916 CONST R5, #-41
LBL_9917 CMPI R5, #61
LBL_9918 AND R6, R6, #-9
LBL_9919 AND R6, R7, R2
LBL_991a CMPI R1, #4
LBL_991b BRnp LBL_9910
LBL_991c CONST R1, #-38
LBL_991d CONST R7, #123
LBL_991e CONST R6, #0
LBL_991f ADD R6, R6, #1
LBL_9920 CONST R5, #127
LBL_9921 MUL R7, R4, R5
LBL_9922 CONST R7, #212
LBL_9923 DIV R5, R1, R5
LBL_9924 XOR R1, R7, R1
LBL_9925 CONST R7, #181
LBL_9926 MOD R7, R2, R1
LBL_9927 CMPIU R4, #44
LBL_9928 CMPI R6, #4
LBL_9929 BRnp LBL_991f
LBL_992a ADD R7, R3, R3
LBL_992b MOD R7, R1, R1
LBL_992c XOR R6, R4, R7
LBL_992d MUL R7, R2, R3
LBL_992e CMP R0, R5
LBL_992f CONST R6, #0
LBL_9930 ADD R6, R6, #1
LBL_9931 SLL R7, R7, #15
LBL_9932 CMPI R6, #7
LBL_9933 BRnp LBL_9930
LBL_9934 SRL R7, R0, #7
LBL_9935 CONST R5, #173
LBL_9936 CONST R5, #-178
LBL_9937 HICONST R1, #20
LBL_9938 CONST R6, #208
LBL_9939 AND R5, R7, R4
LBL_993a CONST R5, #-126
LBL_993b ADD R7, R3, #-6
LBL_993c CONST R1, #103
LBL_993d DIV R5, R5, R4
LBL_993e CONST R6, #15
LBL_993f SRL R1, R7, #0
LBL_9940 ADD R1, R0, R3
LBL_9941 SUB R6, R7, R3
LBL_9942 CONST R7, #0
LBL_9943 ADD R7, R7, #1
LBL_9944 MOD R5, R3, R0
LBL_9945 DIV R6, R0, R5
LBL_9946 CMPI R5, #20
LBL_9947 ADD R6, R6, R5
LBL_9948 MUL R6, R5, R1
LBL_9949 CMPI R0, #18
LBL_994a ADD R1, R3, R5
LBL_994b XOR R5, R2, R6
LBL_994c CMPI R7, #5
LBL_994d BRnp LBL_9943
LBL_994e HICONST R6, #123
LBL_994f ADD R6, R2, R5
LBL_9950 SLL R5, R4, #15
LBL_9951 OR R5, R5, R6
LBL_9952 HICONST R5, #111
LBL_9953 JMP LBL_9957
LBL_9954 CMPI R7, #-36
LBL_9955 JMP LBL_9958
LBL_9956 ADD R6, R6, #9
LBL_9957 ADD R6, R4, #9
LBL_9958 CONST R7, #-91
LBL_9959 SRL R5, R0, #11
LBL_995a CONST R6, #0
LBL_995b ADD R6, R6, #1
LBL_995c XOR R7, R5, R0
LBL_995d MOD R5, R1, R0
LBL_995e DIV R1, R2, R2
LBL_995f CONST R7, #-162
LBL_9960 SLL R1, R7, #9
LBL_9961 SRL R5, R7, #5
LBL_9962 SLL R1, R7, #12
LBL_9963 CMPI R6, #3
LBL_9964 BRnp LBL_995b
LBL_9965 ADD R5, R6, R1
LBL_9966 AND R5, R4, #10
LBL_9967 MUL R6, R3, R4
LBL_9968 HICONST R5, #96
LBL_9969 AND R7, R4, R2
LBL_996a BRp LBL_996c
LBL_996b CONST R6, #-244
LBL_996c MOD R1, R2, R2
LBL_996d CMPI R3, #-20
LBL_996e HICONST R1, #138
LBL_996f DIV R5, R5, R5
LBL_9970 CONST R7, #216
LBL_9971 CONST R7, #-168
LBL_9972 NOT R6, R5
LBL_9973 ADD R5, R0, 0
LBL_9974 SLL R0, R4, #12
LBL_9975 OR R6, R4, R5
LBL_9976 SRA R7, R5, #10
LBL_9977 CONST R6, #-93
LBL_9978 CMPU R7, R6
LBL_9979 ADD R7, R2, 0
LBL_997a SLL R1, R7, #1
LBL_997b SRL R2, R7, #11
LBL_997c CONST R2, #0
LBL_997d ADD R2, R2, #1
LBL_997e SLL R0, R1, #7
LBL_997f HICONST R6, #168
LBL_9980 SUB R0, R7, R0
LBL_9981 MUL R0, R5, R5
LBL_9982 HICONST R1, #237
LBL_9983 ADD R1, R3, R3
LBL_9984 CMPI R2, #5
LBL_9985 BRnp LBL_997d
LBL_9986 SRL R6, R5, #14
LBL_9987 CONST R1, #0
LBL_9988 ADD R1, R1, #1
LBL_9989 CMPU R5, R7
LBL_998a HICONST R0, #241
LBL_998b HICONST R2, #1
LBL_998c SRL R0, R6, #14
LBL_998d CONST R6, #170
LBL_998e SLL R6, R0, #7
LBL_998f CONST R6, #113
LBL_9990 CMPU R3, R0
LBL_9991 SRA R2, R5, #7
LBL_9992 CMPI R1, #5
LBL_9993 BRnp LBL_9988
LBL_9994 SRA R1, R5, #4
LBL_9995 DIV R0, R0, R0
LBL_9996 CONST R0, #-175
LBL_9997 SLL R6, R3, #12
LBL_9998 CONST R6, #0
LBL_9999 ADD R6, R6, #1
LBL_999a CONST R1, #-96
LBL_999b CONST R0, #165
LBL_999c MOD R2, R4, R2
LBL_999d OR R1, R3, R5
LBL_999e MUL R1, R5, R4
LBL_999f SRA R2, R0, #12
LBL_99a0 CMPI R6, #1
LBL_99a1 BRnp LBL_9999
LBL_99a2 BRz LBL_99a7
LBL_99a3 MOD R1, R1, R1
LBL_99a4 DIV R6, R2, R5
LBL_99a5 AND R1, R2, R4
LBL_99a6 BRzp LBL_99ab
LBL_99a7 BRzp LBL_99ac
LBL_99a8 CONST R6, #-97
LBL_99a9 BRzp LBL_99ae
LBL_99aa CONST R6, #235
LBL_99ab HICONST R0, #115
LBL_99ac SRL R1, R4, #7
LBL_99ad OR R2, R3, R3
LBL_99ae HICONST R1, #147
LBL_99af HICONST R6, #185
LBL_99b0 CONST R0, #-58
LBL_99b1 CONST R1, #74
LBL_99b2 MOD R6, R4, R5
LBL_99b3 MOD R1, R1, R0
LBL_99b4 MUL R1, R7, R7
LBL_99b5 BRn LBL_99ba
LBL_99b6 XOR R1, R6, R4
LBL_99b7 DIV R2, R6, R0
LBL_99b8 DIV R1, R7, R4
LBL_99b9 CMP R5, R4
LBL_99ba MUL R2, R7, R7
LBL_99bb DIV R2, R2, R3
LBL_99bc CONST R6, #158
LBL_99bd CONST R6, #0
LBL_99be ADD R6, R6, #1
LBL_99bf XOR R0, R4, R1
LBL_99c0 HICONST R1, #228
LBL_99c1 DIV R1, R1, R2
LBL_99c2 SUB R2, R1, R0
LBL_99c3 SRA R1, R0, #2
LBL_99c4 OR R1, R1, R1
LBL_99c5 HICONST R0, #235
LBL_99c6 HICONST R0, #70
LBL_99c7 CMPI R6, #7
LBL_99c8 BRnp LBL_99be
LBL_99c9 DIV R6, R0, R2
LBL_99ca ADD R0, R1, #0
LBL_99cb CONST R1, #153
LBL_99cc ADD R2, R7, 0
LBL_99cd HICONST R7, #105
LBL_99ce ADD R1, R2, 0
LBL_99cf BRp LBL_99d4
LBL_99d0 DIV R2, R1, R4
LBL_99d1 CMPIU R5, #92
LBL_99d2 HICONST R2, #75
LBL_99d3 CONST R0, #-29
LBL_99d4 HICONST R7, #218
LBL_99d5 HICONST R0, #190
LBL_99d6 XOR R6, R5, R0
LBL_99d7 AND R0, R7, R6
LBL_99d8 MUL R7, R4, R4
LBL_99d9 MOD R7, R4, R6
LBL_99da BRnp LBL_99dc
LBL_99db SRA R2, R6, #15
LBL_99dc NOT R0, R7
LBL_99dd SRL R7, R4, #1
LBL_99de XOR R7, R3, R5
LBL_99df ADD R2, R4, 0
LBL_99e0 CONST R4, #170
LBL_99e1 CONST R4, #0
LBL_99e2 ADD R4, R4, #1
LBL_99e3 AND R7, R2, #8
LBL_99e4 CMPI R3, #-37
LBL_99e5 ADD R0, R2, #-6
LBL_99e6 DIV R6, R5, R5
LBL_99e7 SRL R7, R6, #0
LBL_99e8 NOT R6, R7
LBL_99e9 CMPI R4, #7
LBL_99ea BRnp LBL_99e2
LBL_99eb DIV R0, R5, R5
LBL_99ec HICONST R7, #177
LBL_99ed CONST R6, #-163
LBL_99ee DIV R4, R7, R7
LBL_99ef CONST R6, #54
LBL_99f0 HICONST R0, #109
LBL_99f1 SUB R4, R1, R0
LBL_99f2 MOD R7, R1, R3
LBL_99f3 CONST R4, #0
LBL_99f4 ADD R4, R4, #1
LBL_99f5 HICONST R6, #46
LBL_99f6 MOD R6, R7, R3
LBL_99f7 SRA R0, R1, #11
LBL_99f8 CMPI R1, #9
LBL_99f9 CMPI R4, #1
LBL_99fa BRnp LBL_99f4
LBL_99fb ADD R0, R7, R4
LBL_99fc SUB R0, R5, R2
LBL_99fd NOT R7, R0
LBL_99fe CONST R4, #0
LBL_99ff ADD R4, R4, #1
LBL_9a00 CONST R6, #-68
LBL_9a01 CMPI R4, #5
LBL_9a02 BRnp LBL_99ff
LBL_9a03 CONST R4, #0
LBL_9a04 ADD R4, R4, #1
LBL_9a05 MOD R7, R0, R3
LBL_9a06 HICONST R7, #69
LBL_9a07 CONST R7, #128
LBL_9a08 CMP R5, R2
LBL_9a09 CMPU R1, R3
LBL_9a0a CMPI R4, #3
LBL_9a0b BRnp LBL_9a04
LBL_9a0c AND R4, R7, #-10
LBL_9a0d MUL R4, R6, R7
LBL_9a0e NOT R0, R6
LBL_9a0f MOD R7, R1, R5
LBL_9a10 SUB R6, R3, R5
LBL_9a11 HICONST R4, #117
LBL_9a12 MUL R4, R5, R0
LBL_9a13 MOD R0, R0, R3
LBL_9a14 MOD R6, R2, R1
LBL_9a15 CONST R7, #0
LBL_9a16 ADD R7, R7, #1
LBL_9a17 SRL R0, R0, #7
LBL_9a18 CONST R6, #158
LBL_9a19 ADD R0, R5, #14
LBL_9a1a SRA R4, R3, #13
LBL_9a1b CONST R0, #-91
LBL_9a1c HICONST R6, #76
LBL_9a1d SRL R0, R4, #7
LBL_9a1e CMPI R7, #7
LBL_9a1f BRnp LBL_9a16
LBL_9a20 ADD R7, R0, R0
LBL_9a21 HICONST R6, #146
LBL_9a22 HICONST R6, #44
LBL_9a23 BRp LBL_9a27
LBL_9a24 CMPIU R5, #110
LBL_9a25 CONST R0, #209
LBL_9a26 OR R0, R7, R1
LBL_9a27 CMPIU R2, #104
LBL_9a28 SRA R4, R1, #13
LBL_9a29 DIV R4, R5, R3
LBL_9a2a CONST R6, #-169
LBL_9a2b BRz LBL_9a2d
LBL_9a2c ADD R4, R7, #-16
LBL_9a2d CONST R4, #-241
LBL_9a2e BRnz LBL_9a32
LBL_9a2f CONST R4, #-147
LBL_9a30 HICONST R0, #110
LBL_9a31 CONST R7, #173
LBL_9a32 SRL R7, R6, #15
LBL_9a33 MUL R4, R6, R0
LBL_9a34 MOD R6, R1, R0
LBL_9a35 SRL R7, R1, #13
LBL_9a36 SRL R6, R1, #7
LBL_9a37 MOD R0, R0, R4
LBL_9a38 CONST R7, #0
LBL_9a39 ADD R7, R7, #1
LBL_9a3a SLL R4, R2, #0
LBL_9a3b SRA R6, R1, #4
LBL_9a3c HICONST R6, #77
LBL_9a3d MOD R6, R5, R0
LBL_9a3e CMP R2, R6
LBL_9a3f CMPI R1, #15
LBL_9a40 SRA R6, R1, #14
LBL_9a41 MOD R0, R3, R2
LBL_9a42 CMPI R7, #7
LBL_9a43 BRnp LBL_9a39
LBL_9a44 MOD R6, R3, R0
LBL_9a45 HICONST R7, #60
LBL_9a46 HICONST R4, #41
LBL_9a47 CONST R7, #88
LBL_9a48 OR R4, R2, R6
LBL_9a49 BRnp LBL_9a4c
LBL_9a4a BRnz LBL_9a4c
LBL_9a4b CMPI R1, #46
LBL_9a4c SRL R4, R4, #14
LBL_9a4d XOR R6, R4, R7
LBL_9a4e LEA R4, LBL_9a5a
LBL_9a50 CONST R0, #246
LBL_9a51 MOD R6, R5, R6
LBL_9a52 HICONST R7, #244
LBL_9a53 CMPU R7, R0
LBL_9a54 JSRR R4
LBL_9a55 CMPU R0, R1
LBL_9a56 CMPIU R4, #113
LBL_9a57 ADD R0, R7, R6
LBL_9a58 HICONST R7, #219
LBL_9a59 DIV R6, R4, R7
LBL_9a5a DIV R0, R4, R0
LBL_9a5b CMP R3, R0
LBL_9a5c SLL R4, R6, #9
LBL_9a5d DIV R0, R3, R6
LBL_9a5e MOD R6, R3, R6
LBL_9a5f MOD R0, R0, R2
LBL_9a60 HICONST R0, #144
LBL_9a61 NOT R7, R6
LBL_9a62 CONST R7, #55
LBL_9a63 JMP LBL_9a65
LBL_9a64 MOD R0, R1, R7
LBL_9a65 CMPU R4, R3
LBL_9a66 CMPU R6, R5
LBL_9a67 ADD R4, R5, 0
LBL_9a68 SLL R6, R1, #7
LBL_9a69 CONST R0, #0
LBL_9a6a ADD R0, R0, #1
LBL_9a6b CMPIU R2, #51
LBL_9a6c SLL R6, R5, #3
LBL_9a6d CONST R5, #118
LBL_9a6e CMPI R1, #48
LBL_9a6f OR R5, R7, R6
LBL_9a70 XOR R6, R5, R7
LBL_9a71 CMPI R0, #1
LBL_9a72 BRnp LBL_9a6a
LBL_9a73 DIV R7, R5, R2
LBL_9a74 ADD R5, R2, R3
LBL_9a75 CMPIU R4, #111
LBL_9a76 OR R5, R4, R1
LBL_9a77 LEA R7, LBL_9a80
LBL_9a79 JMPR R7
LBL_9a7a OR R6, R2, R5
LBL_9a7b SLL R5, R0, #7
LBL_9a7c OR R0, R6, R4
LBL_9a7d HICONST R5, #28
LBL_9a7e JMP LBL_9a82
LBL_9a7f HICONST R7, #72
LBL_9a80 CONST R7, #-221
LBL_9a81 AND R0, R3, R2
LBL_9a82 XOR R6, R7, R7
LBL_9a83 ADD R5, R3, 0
LBL_9a84 HICONST R0, #141
LBL_9a85 HICONST R3, #51
LBL_9a86 AND R7, R4, R1
LBL_9a87 CMPI R7, #57
LBL_9a88 ADD R3, R1, R0
LBL_9a89 CONST R3, #86
LBL_9a8a CONST R6, #0
LBL_9a8b ADD R6, R6, #1
LBL_9a8c CMPIU R5, #67
LBL_9a8d XOR R7, R4, R3
LBL_9a8e MOD R7, R4, R1
LBL_9a8f HICONST R3, #122
LBL_9a90 XOR R0, R3, R7
LBL_9a91 HICONST R7, #77
LBL_9a92 NOT R3, R4
LBL_9a93 ADD R7, R1, R1
LBL_9a94 CONST R3, #57
LBL_9a95 AND R0, R5, #9
LBL_9a96 CMPI R6, #7
LBL_9a97 BRnp LBL_9a8b
LBL_9a98 ADD R7, R4, #-6
LBL_9a99 DIV R0, R1, R4
LBL_9a9a DIV R6, R2, R4
LBL_9a9b ADD R6, R5, R3
LBL_9a9c HICONST R7, #216
LBL_9a9d DIV R6, R3, R5
LBL_9a9e CONST R0, #0
LBL_9a9f ADD R0, R0, #1
LBL_9aa0 MUL R3, R4, R6
LBL_9aa1 MUL R7, R5, R7
LBL_9aa2 XOR R3, R3, R5
LBL_9aa3 CMPU R3, R7
LBL_9aa4 CMPIU R1, #124
LBL_9aa5 NOT R3, R6
LBL_9aa6 ADD R6, R1, #8
LBL_9aa7 AND R7, R6, #0
LBL_9aa8 SRL R3, R5, #9
LBL_9aa9 CMPI R0, #7
LBL_9aaa BRnp LBL_9a9f
LBL_9aab CMPU R1, R3
LBL_9aac BRz LBL_9aae
LBL_9aad ADD R7, R1, R6
LBL_9aae ADD R7, R5, R5
LBL_9aaf MOD R7, R5, R2
LBL_9ab0 MUL R3, R7, R2
LBL_9ab1 BRnz LBL_9ab4
LBL_9ab2 CMPI R7, #-44
LBL_9ab3 AND R7, R5, R1
LBL_9ab4 DIV R7, R0, R7
LBL_9ab5 CONST R3, #0
LBL_9ab6 ADD R3, R3, #1
LBL_9ab7 CONST R7, #-4
LBL_9ab8 NOT R0, R0
LBL_9ab9 CMPI R3, #3
LBL_9aba BRnp LBL_9ab6
LBL_9abb MOD R6, R6, R3
LBL_9abc ADD R6, R2, #3
LBL_9abd OR R3, R5, R0
LBL_9abe CMPU R7, R2
LBL_9abf CMPI R0, #-34
LBL_9ac0 CONST R7, #-106
LBL_9ac1 CONST R7, #0
LBL_9ac2 ADD R7, R7, #1
LBL_9ac3 HICONST R0, #197
LBL_9ac4 HICONST R0, #227
LBL_9ac5 CMPI R4, #29
LBL_9ac6 MOD R3, R2, R2
LBL_9ac7 SRA R3, R1, #7
LBL_9ac8 XOR R0, R2, R0
LBL_9ac9 AND R6, R2, #-8
LBL_9aca DIV R0, R0, R0
LBL_9acb CMPI R7, #4
LBL_9acc BRnp LBL_9ac2
LBL_9acd ADD R0, R3, R6
LBL_9ace CONST R0, #0
LBL_9acf ADD R0, R0, #1
LBL_9ad0 HICONST R3, #68
LBL_9ad1 ADD R7, R6, R1
LBL_9ad2 CONST R6, #-4
LBL_9ad3 HICONST R3, #233
LBL_9ad4 DIV R6, R6, R2
LBL_9ad5 CMPIU R3, #70
LBL_9ad6 CMPU R3, R3
LBL_9ad7 CMPI R0, #7
LBL_9ad8 BRnp LBL_9acf
LBL_9ad9 CMPI R2, #41
LBL_9ada DIV R7, R6, R5
LBL_9adb ADD R7, R1, R6
LBL_9adc SUB R6, R6, R4
LBL_9add CONST R7, #-208
LBL_9ade CMPI R2, #-61
LBL_9adf CMPIU R2, #122
LBL_9ae0 ADD R6, R3, R5
LBL_9ae1 SUB R0, R5, R7
LBL_9ae2 CONST R6, #0
LBL_9ae3 ADD R6, R6, #1
LBL_9ae4 CONST R0, #-172
LBL_9ae5 SLL R0, R1, #2
LBL_9ae6 CONST R7, #-186
LBL_9ae7 SRA R0, R2, #1
LBL_9ae8 CMP R0, R0
LBL_9ae9 AND R3, R7, #6
LBL_9aea DIV R0, R5, R1
LBL_9aeb CMPI R6, #2
LBL_9aec BRnp LBL_9ae3
LBL_9aed CONST R7, #55
LBL_9aee SRL R6, R1, #8
LBL_9aef SRL R6, R7, #9
LBL_9af0 HICONST R0, #83
LBL_9af1 CMPU R6, R2
LBL_9af2 AND R0, R5, #-2
LBL_9af3 SRA R0, R1, #0
LBL_9af4 ADD R6, R5, 0
LBL_9af5 NOT R3, R3
LBL_9af6 HICONST R3, #55
LBL_9af7 OR R7, R7, R2
LBL_9af8 HICONST R5, #36
LBL_9af9 HICONST R3, #217
LBL_9afa XOR R3, R1, R3
LBL_9afb CONST R5, #0
LBL_9afc ADD R5, R5, #1
LBL_9afd HICONST R7, #180
LBL_9afe CONST R0, #28
LBL_9aff MOD R3, R6, R4
LBL_9b00 CMPI R5, #5
LBL_9b01 BRnp LBL_9afc
LBL_9b02 CONST R0, #-44
LBL_9b03 CONST R7, #-21
LBL_9b04 BRz LBL_9b06
LBL_9b05 SLL R3, R6, #3
LBL_9b06 XOR R0, R1, R0
LBL_9b07 MOD R5, R0, R0
LBL_9b08 SLL R3, R7, #2
LBL_9b09 SLL R7, R3, #0
LBL_9b0a OR R3, R4, R7
LBL_9b0b AND R3, R6, #10
LBL_9b0c CMP R4, R1
LBL_9b0d HICONST R0, #153
LBL_9b0e DIV R0, R3, R1
LBL_9b0f CMPU R4, R2
LBL_9b10 AND R5, R3, #-3
LBL_9b11 NOT R5, R4
LBL_9b12 CMPI R5, #50
LBL_9b13 CMPU R3, R3
LBL_9b14 DIV R7, R3, R5
LBL_9b15 CONST R5, #0
LBL_9b16 ADD R5, R5, #1
LBL_9b17 SUB R0, R1, R3
LBL_9b18 CONST R7, #181
LBL_9b19 SRL R3, R6, #13
LBL_9b1a DIV R3, R0, R6
LBL_9b1b CONST R3, #69
LBL_9b1c CMPI R5, #6
LBL_9b1d BRnp LBL_9b16
LBL_9b1e XOR R7, R0, R0
LBL_9b1f JMP LBL_9b24
LBL_9b20 DIV R0, R4, R2
LBL_9b21 CMP R6, R3
LBL_9b22 DIV R7, R3, R7
LBL_9b23 CONST R0, #137
LBL_9b24 ADD R3, R6, #14
LBL_9b25 CMP R0, R6
LBL_9b26 SLL R3, R3, #12
LBL_9b27 OR R3, R7, R1
LBL_9b28 SRA R7, R6, #13
LBL_9b29 CONST R3, #0
LBL_9b2a ADD R3, R3, #1
LBL_9b2b CMPU R0, R7
LBL_9b2c MOD R5, R1, R1
LBL_9b2d CMP R4, R1
LBL_9b2e CMPI R3, #1
LBL_9b2f BRnp LBL_9b2a
LBL_9b30 CMP R4, R0
LBL_9b31 ADD R3, R1, 0
LBL_9b32 SRA R1, R0, #5
LBL_9b33 HICONST R0, #143
LBL_9b34 OR R0, R0, R4
LBL_9b35 OR R5, R2, R0
LBL_9b36 CMP R3, R0
LBL_9b37 CONST R1, #0
LBL_9b38 ADD R1, R1, #1
LBL_9b39 OR R5, R5, R2
LBL_9b3a CMPU R3, R0
LBL_9b3b SRA R7, R6, #4
LBL_9b3c ADD R5, R7, #7
LBL_9b3d CMPI R1, #6
LBL_9b3e BRnp LBL_9b38
LBL_9b3f CONST R7, #0
LBL_9b40 ADD R7, R7, #1
LBL_9b41 CONST R1, #-248
LBL_9b42 CONST R0, #-239
LBL_9b43 CMPU R3, R4
LBL_9b44 CMPI R7, #1
LBL_9b45 BRnp LBL_9b40
LBL_9b46 SLL R0, R3, #6
LBL_9b47 SRA R5, R3, #5
LBL_9b48 CMPU R5, R5
LBL_9b49 CMPIU R5, #107
LBL_9b4a CONST R1, #0
LBL_9b4b ADD R1, R1, #1
LBL_9b4c DIV R5, R7, R7
LBL_9b4d CMPU R5, R3
LBL_9b4e CMP R4, R0
LBL_9b4f CMPU R2, R4
LBL_9b50 CONST R0, #37
LBL_9b51 CMPI R1, #1
LBL_9b52 BRnp LBL_9b4b
LBL_9b53 CONST R5, #-242
LBL_9b54 OR R5, R4, R0
LBL_9b55 CONST R7, #-73
LBL_9b56 MUL R5, R3, R3
LBL_9b57 MOD R0, R2, R1
LBL_9b58 NOT R1, R0
LBL_9b59 LEA R0, LBL_9b61
LBL_9b5b CONST R5, #101
LBL_9b5c CONST R7, #247
LBL_9b5d CONST R1, #79
LBL_9b5e JSRR R0
LBL_9b5f OR R5, R3, R5
LBL_9b60 DIV R1, R4, R1
LBL_9b61 CONST R0, #106
LBL_9b62 CONST R5, #171
LBL_9b63 ADD R5, R5, R5
LBL_9b64 ADD R0, R1, R0
LBL_9b65 CONST R0, #44
LBL_9b66 CONST R0, #0
LBL_9b67 ADD R0, R0, #1
LBL_9b68 ADD R1, R5, R2
LBL_9b69 HICONST R5, #220
LBL_9b6a DIV R7, R1, R7
LBL_9b6b CMPI R5, #-42
LBL_9b6c CONST R5, #56
LBL_9b6d SRL R1, R6, #7
LBL_9b6e MUL R7, R3, R4
LBL_9b6f AND R1, R1, #9
LBL_9b70 SRA R1, R6, #0
LBL_9b71 CONST R7, #-145
LBL_9b72 CMPI R0, #1
LBL_9b73 BRnp LBL_9b67
LBL_9b74 CONST R7, #0
LBL_9b75 ADD R7, R7, #1
LBL_9b76 SRA R5, R5, #6
LBL_9b77 HICONST R5, #114
LBL_9b78 CMPI R7, #5
LBL_9b79 BRnp LBL_9b75
LBL_9b7a DIV R0, R7, R3
LBL_9b7b BRnz LBL_9b80
LBL_9b7c CMP R7, R6
LBL_9b7d MOD R1, R0, R4
LBL_9b7e CONST R5, #-232
LBL_9b7f OR R5, R6, R2
LBL_9b80 DIV R5, R6, R1
LBL_9b81 BRnp LBL_9b83
LBL_9b82 MOD R1, R1, R2
LBL_9b83 CONST R1, #-32
LBL_9b84 CMPIU R2, #92
LBL_9b85 CONST R7, #0
LBL_9b86 ADD R7, R7, #1
LBL_9b87 CONST R1, #-136
LBL_9b88 SRA R1, R3, #1
LBL_9b89 SRA R0, R1, #2
LBL_9b8a SLL R1, R4, #10
LBL_9b8b HICONST R0, #40
LBL_9b8c CMPU R3, R3
LBL_9b8d CMPI R7, #3
LBL_9b8e BRnp LBL_9b86
LBL_9b8f SRA R7, R5, #12
LBL_9b90 CONST R1, #0
LBL_9b91 ADD R1, R1, #1
LBL_9b92 HICONST R7, #75
LBL_9b93 CMPU R4, R7
LBL_9b94 CMPI R1, #6
LBL_9b95 BRnp LBL_9b91
LBL_9b96 HICONST R1, #237
LBL_9b97 CONST R7, #254
LBL_9b98 AND R7, R2, #-9
LBL_9b99 ADD R7, R6, R2
LBL_9b9a HICONST R0, #117
LBL_9b9b HICONST R7, #46
LBL_9b9c CMP R4, R3
LBL_9b9d DIV R0, R3, R1
LBL_9b9e CONST R5, #0
LBL_9b9f ADD R5, R5, #1
LBL_9ba0 HICONST R1, #23
LBL_9ba1 MOD R7, R6, R1
LBL_9ba2 SLL R7, R4, #10
LBL_9ba3 CMPI R5, #7
LBL_9ba4 BRnp LBL_9b9f
LBL_9ba5 MOD R5, R7, R4
LBL_9ba6 JMP LBL_9bab
LBL_9ba7 JSR LBL_9bc0
LBL_9ba8 SLL R7, R6, #5
LBL_9ba9 CONST R1, #184
LBL_9baa AND R1, R4, R1
LBL_9bab ADD R1, R1, R1
LBL_9bac CMPI R6, #55
LBL_9bad SLL R5, R2, #2
LBL_9bae MOD R0, R5, R1
LBL_9baf OR R7, R1, R0
LBL_9bb0 BRnp LBL_9bb5
LBL_9bb1 CMP R3, R5
LBL_9bb2 NOT R7, R3
LBL_9bb3 CMPIU R1, #108
LBL_9bb4 NOT R7, R7
LBL_9bb5 HICONST R5, #15
LBL_9bb6 HICONST R5, #92
LBL_9bb7 MOD R5, R5, R1
LBL_9bb8 SRL R7, R3, #14
LBL_9bb9 NOT R1, R2
LBL_9bba TRAP #146
LBL_9bbb CONST R5, #-165
LBL_9bbc CONST R1, #-176
LBL_9bbd SRL R7, R5, #14
LBL_9bbe DIV R7, R7, R5
LBL_9bbf CONST R7, #-87
LBL_9bc0 ADD R7, R5, R3
LBL_9bc1 SLL R1, R7, #4
LBL_9bc2 DIV R1, R4, R5
LBL_9bc3 ADD R5, R1, #-9
LBL_9bc4 HICONST R1, #158
LBL_9bc5 AND R1, R4, R7
LBL_9bc6 MUL R5, R2, R1
LBL_9bc7 AND R1, R4, #6
LBL_9bc8 AND R0, R0, #10
LBL_9bc9 SRA R5, R5, #5
LBL_9bca HICONST R5, #220
LBL_9bcb SRL R1, R1, #8
LBL_9bcc ADD R1, R1, R3
LBL_9bcd BRnz LBL_9bd1
LBL_9bce XOR R7, R2, R6
LBL_9bcf CONST R1, #-100
LBL_9bd0 CMPI R0, #-10
LBL_9bd1 AND R0, R3, #-14
LBL_9bd2 DIV R1, R2, R3
LBL_9bd3 HICONST R0, #251
LBL_9bd4 SRA R1, R4, #9
LBL_9bd5 CONST R7, #0
LBL_9bd6 ADD R7, R7, #1
LBL_9bd7 DIV R0, R0, R5
LBL_9bd8 DIV R5, R6, R3
LBL_9bd9 CMPI R7, #7
LBL_9bda BRnp LBL_9bd6
LBL_9bdb CONST R1, #0
LBL_9bdc ADD R1, R1, #1
LBL_9bdd HICONST R5, #126
LBL_9bde SUB R7, R6, R3
LBL_9bdf CMPIU R7, #56
LBL_9be0 CMPI R1, #2
LBL_9be1 BRnp LBL_9bdc
LBL_9be2 TRAP #212
LBL_9be3 HICONST R1, #168
LBL_9be4 OR R7, R3, R7
LBL_9be5 CMPI R6, #58
LBL_9be6 CONST R0, #-164
LBL_9be7 CMP R6, R2
LBL_9be8 ADD R5, R2, R6
LBL_9be9 CONST R0, #-173
LBL_9bea CMP R7, R6
LBL_9beb SRA R7, R5, #4
LBL_9bec HICONST R5, #201
LBL_9bed AND R7, R4, #-11
LBL_9bee BRz LBL_9bf2
LBL_9bef CMPI R1, #-50
LBL_9bf0 SRL R1, R3, #0
LBL_9bf1 DIV R5, R0, R5
LBL_9bf2 SRA R1, R6, #11
LBL_9bf3 HICONST R5, #100
LBL_9bf4 BRnz LBL_9bf7
LBL_9bf5 HICONST R1, #163
LBL_9bf6 JMP LBL_9bf8
LBL_9bf7 SRA R7, R5, #2
LBL_9bf8 HICONST R5, #222
LBL_9bf9 MOD R1, R7, R2
LBL_9bfa OR R5, R5, R3
LBL_9bfb HICONST R0, #111
LBL_9bfc DIV R0, R0, R4
LBL_9bfd AND R0, R2, #-3
LBL_9bfe HICONST R0, #105
LBL_9bff CONST R1, #0
LBL_9c00 ADD R1, R1, #1
LBL_9c01 MUL R5, R4, R4
LBL_9c02 CMPIU R2, #113
LBL_9c03 HICONST R7, #110
LBL_9c04 CMPI R1, #7
LBL_9c05 BRnp LBL_9c00
LBL_9c06 CONST R5, #0
LBL_9c07 ADD R5, R5, #1
LBL_9c08 DIV R0, R0, R3
LBL_9c09 CONST R1, #-21
LBL_9c0a CMPI R0, #26
LBL_9c0b CONST R0, #132
LBL_9c0c HICONST R1, #215
LBL_9c0d DIV R1, R2, R4
LBL_9c0e AND R0, R1, #-5
LBL_9c0f CMPI R5, #2
LBL_9c10 BRnp LBL_9c07
LBL_9c11 DIV R0, R5, R7
LBL_9c12 NOT R0, R6
LBL_9c13 CMPI R4, #-6
LBL_9c14 CONST R0, #0
LBL_9c15 ADD R0, R0, #1
LBL_9c16 CONST R1, #-110
LBL_9c17 ADD R1, R7, R1
LBL_9c18 AND R7, R1, #-3
LBL_9c19 CMPI R0, #6
LBL_9c1a BRnp LBL_9c15
LBL_9c1b SRA R5, R0, #5
LBL_9c1c CONST R5, #0
LBL_9c1d ADD R5, R5, #1
LBL_9c1e SLL R7, R6, #5
LBL_9c1f SUB R0, R0, R0
LBL_9c20 CMPI R5, #3
LBL_9c21 BRnp LBL_9c1d
LBL_9c22 NOT R1, R1
LBL_9c23 CMPU R1, R5
LBL_9c24 HICONST R5, #118
LBL_9c25 BRnzp LBL_9c2a
LBL_9c26 SRA R0, R6, #15
LBL_9c27 ADD R0, R6, R0
LBL_9c28 OR R7, R7, R7
LBL_9c29 HICONST R5, #119
LBL_9c2a CMPU R0, R2
LBL_9c2b CONST R5, #75
LBL_9c2c CONST R7, #0
LBL_9c2d ADD R7, R7, #1
LBL_9c2e SUB R1, R1, R4
LBL_9c2f ADD R1, R2, #0
LBL_9c30 ADD R0, R5, R2
LBL_9c31 SLL R1, R5, #8
LBL_9c32 CMPI R7, #7
LBL_9c33 BRnp LBL_9c2d
LBL_9c34 NOT R5, R6
LBL_9c35 SLL R7, R6, #2
LBL_9c36 NOT R1, R0
LBL_9c37 CONST R1, #240
LBL_9c38 MOD R7, R1, R7
LBL_9c39 ADD R0, R2, 0
LBL_9c3a SRL R5, R7, #9
LBL_9c3b CONST R2, #0
LBL_9c3c ADD R2, R2, #1
LBL_9c3d CMPI R5, #-64
LBL_9c3e AND R7, R3, R1
LBL_9c3f CMPU R3, R3
LBL_9c40 MOD R1, R0, R5
LBL_9c41 CONST R5, #-10
LBL_9c42 CONST R1, #-203
LBL_9c43 MUL R7, R4, R4
LBL_9c44 CMPI R2, #7
LBL_9c45 BRnp LBL_9c3c
LBL_9c46 HICONST R2, #1
LBL_9c47 CMP R6, R2
LBL_9c48 BRp LBL_9c4d
LBL_9c49 SLL R7, R5, #6
LBL_9c4a SUB R2, R4, R7
LBL_9c4b AND R1, R6, R5
LBL_9c4c SLL R2, R0, #9
LBL_9c4d SRL R7, R3, #0
LBL_9c4e NOT R7, R1
LBL_9c4f BRn LBL_9c53
LBL_9c50 HICONST R5, #79
LBL_9c51 MUL R5, R3, R2
LBL_9c52 CONST R1, #118
LBL_9c53 DIV R2, R6, R1
LBL_9c54 CONST R7, #221
LBL_9c55 XOR R7, R6, R4
LBL_9c56 MUL R1, R1, R1
LBL_9c57 MUL R5, R5, R2
LBL_9c58 MUL R5, R6, R0
LBL_9c59 BRnp LBL_9c5c
LBL_9c5a CMPIU R1, #84
LBL_9c5b MOD R2, R4, R5
LBL_9c5c HICONST R2, #71
LBL_9c5d SUB R1, R7, R2
LBL_9c5e SRL R7, R0, #2
LBL_9c5f LEA R2, LBL_9c68
LBL_9c61 XOR R5, R5, R7
LBL_9c62 SLL R1, R0, #2
LBL_9c63 SRA R7, R1, #4
LBL_9c64 JMPR R2
LBL_9c65 SRL R1, R7, #15
LBL_9c66 CONST R7, #49
LBL_9c67 HICONST R2, #175
LBL_9c68 MOD R1, R2, R5
LBL_9c69 AND R2, R2, #-14
LBL_9c6a BRn LBL_9c6c
LBL_9c6b AND R1, R4, #-13
LBL_9c6c AND R7, R1, #-5
LBL_9c6d CMPIU R2, #89
LBL_9c6e CONST R2, #-33
LBL_9c6f SLL R2, R4, #12
LBL_9c70 CONST R1, #85
LBL_9c71 MOD R2, R6, R2
LBL_9c72 ADD R5, R7, R5
LBL_9c73 MUL R5, R0, R6
LBL_9c74 DIV R2, R7, R1
LBL_9c75 SRA R7, R2, #1
LBL_9c76 BRnz LBL_9c79
LBL_9c77 HICONST R1, #121
LBL_9c78 SLL R2, R6, #0
LBL_9c79 TRAP #104
LBL_9c7a CONST R2, #-15
LBL_9c7b CMPIU R0, #20
LBL_9c7c ADD R7, R0, 0
LBL_9c7d OR R0, R2, R3
LBL_9c7e CONST R0, #-78
LBL_9c7f SUB R5, R2, R6
LBL_9c80 CMP R7, R2
LBL_9c81 CMPU R3, R2
LBL_9c82 BRp LBL_9c84
LBL_9c83 CONST R1, #134
LBL_9c84 CMPU R4, R5
LBL_9c85 SUB R2, R3, R1
LBL_9c86 NOT R0, R6
LBL_9c87 HICONST R0, #238
LBL_9c88 CONST R2, #5
LBL_9c89 HICONST R1, #127
LBL_9c8a CMPU R1, R0
LBL_9c8b AND R0, R5, #4
LBL_9c8c CONST R2, #0
LBL_9c8d ADD R2, R2, #1
LBL_9c8e CMPIU R1, #114
LBL_9c8f CMPI R2, #2
LBL_9c90 BRnp LBL_9c8d
LBL_9c91 CONST R1, #181
LBL_9c92 HICONST R2, #236
LBL_9c93 BRnp LBL_9c96
LBL_9c94 BRnzp LBL_9c99
LBL_9c95 HICONST R5, #221
LBL_9c96 CONST R2, #-51
LBL_9c97 SLL R2, R3, #6
LBL_9c98 SLL R1, R3, #13
LBL_9c99 BRp LBL_9c9e
LBL_9c9a DIV R0, R0, R1
LBL_9c9b SLL R0, R0, #10
LBL_9c9c CONST R0, #-128
LBL_9c9d HICONST R2, #184
LBL_9c9e HICONST R1, #208
LBL_9c9f DIV R5, R2, R1
LBL_9ca0 CONST R1, #235
LBL_9ca1 CONST R5, #0
LBL_9ca2 ADD R5, R5, #1
LBL_9ca3 DIV R0, R3, R4
LBL_9ca4 HICONST R0, #102
LBL_9ca5 CONST R2, #132
LBL_9ca6 HICONST R1, #125
LBL_9ca7 XOR R2, R2, R4
LBL_9ca8 SLL R2, R4, #0
LBL_9ca9 CMPI R5, #3
LBL_9caa BRnp LBL_9ca2
LBL_9cab HICONST R0, #31
LBL_9cac CONST R5, #89
LBL_9cad HICONST R1, #95
LBL_9cae MUL R1, R5, R2
LBL_9caf HICONST R0, #64
LBL_9cb0 CMPI R3, #-43
LBL_9cb1 MOD R1, R3, R3
LBL_9cb2 DIV R1, R1, R6
LBL_9cb3 CONST R0, #-214
LBL_9cb4 CONST R2, #0
LBL_9cb5 ADD R2, R2, #1
LBL_9cb6 MUL R1, R3, R7
LBL_9cb7 CONST R5, #172
LBL_9cb8 SRL R5, R0, #14
LBL_9cb9 SRA R5, R0, #5
LBL_9cba AND R0, R3, #-3
LBL_9cbb CMPI R2, #3
LBL_9cbc BRnp LBL_9cb5
LBL_9cbd MOD R1, R1, R1
LBL_9cbe SLL R0, R2, #13
LBL_9cbf SRA R2, R5, #15
LBL_9cc0 DIV R1, R4, R0
LBL_9cc1 HICONST R1, #143
LBL_9cc2 SLL R1, R2, #11
LBL_9cc3 DIV R1, R4, R5
LBL_9cc4 HICONST R1, #209
LBL_9cc5 MOD R2, R3, R0
LBL_9cc6 SUB R0, R7, R1
LBL_9cc7 ADD R0, R2, #-3
LBL_9cc8 AND R2, R6, R0
LBL_9cc9 AND R5, R6, R3
LBL_9cca CONST R0, #-47
LBL_9ccb BRnzp LBL_9cd0
LBL_9ccc MUL R5, R2, R4
LBL_9ccd CMPIU R4, #82
LBL_9cce SRL R5, R4, #3
LBL_9ccf SRA R1, R3, #10
LBL_9cd0 SRL R2, R5, #10
LBL_9cd1 SLL R5, R2, #5
LBL_9cd2 HICONST R0, #203
LBL_9cd3 CMP R1, R6
LBL_9cd4 XOR R1, R2, R5
LBL_9cd5 BRnz LBL_9cd8
LBL_9cd6 HICONST R5, #247
LBL_9cd7 OR R2, R5, R6
LBL_9cd8 SRL R1, R4, #3
LBL_9cd9 XOR R1, R6, R6
LBL_9cda AND R2, R6, R4
LBL_9cdb DIV R2, R5, R7
LBL_9cdc CONST R5, #0
LBL_9cdd ADD R5, R5, #1
LBL_9cde MOD R2, R3, R0
LBL_9cdf AND R1, R4, #7
LBL_9ce0 HICONST R2, #141
LBL_9ce1 MOD R1, R3, R7
LBL_9ce2 DIV R0, R6, R0
LBL_9ce3 HICONST R1, #76
LBL_9ce4 SLL R0, R4, #4
LBL_9ce5 CONST R0, #225
LBL_9ce6 CMPI R5, #1
LBL_9ce7 BRnp LBL_9cdd
LBL_9ce8 CONST R2, #55
LBL_9ce9 HICONST R0, #184
LBL_9cea MOD R2, R4, R0
LBL_9ceb HICONST R1, #2
LBL_9cec HICONST R0, #218
LBL_9ced HICONST R1, #68
LBL_9cee DIV R5, R3, R5
LBL_9cef HICONST R1, #147
LBL_9cf0 DIV R5, R4, R4
LBL_9cf1 BRn LBL_9cf4
LBL_9cf2 HICONST R5, #174
LBL_9cf3 CMP R0, R2
LBL_9cf4 MOD R0, R6, R1
LBL_9cf5 MOD R1, R2, R7
LBL_9cf6 MOD R5, R7, R1
LBL_9cf7 SLL R5, R2, #14
LBL_9cf8 CONST R0, #0
LBL_9cf9 ADD R0, R0, #1
LBL_9cfa HICONST R1, #226
LBL_9cfb SRA R2, R3, #10
LBL_9cfc ADD R5, R3, #-12
LBL_9cfd CMPI R2, #-60
LBL_9cfe ADD R2, R1, #10
LBL_9cff HICONST R2, #133
LBL_9d00 CMP R6, R7
LBL_9d01 CONST R2, #38
LBL_9d02 HICONST R5, #175
LBL_9d03 HICONST R5, #65
LBL_9d04 CMPI R0, #5
LBL_9d05 BRnp LBL_9cf9
LBL_9d06 CMPI R1, #12
LBL_9d07 CONST R0, #0
LBL_9d08 ADD R0, R0, #1
LBL_9d09 CONST R2, #79
LBL_9d0a SLL R5, R7, #14
LBL_9d0b CMPIU R1, #77
LBL_9d0c MOD R2, R4, R7
LBL_9d0d SRA R2, R5, #4
LBL_9d0e CMP R1, R6
LBL_9d0f OR R2, R7, R3
LBL_9d10 SRL R5, R1, #1
LBL_9d11 SRA R2, R4, #0
LBL_9d12 HICONST R2, #246
LBL_9d13 CMPI R0, #7
LBL_9d14 BRnp LBL_9d08
LBL_9d15 BRnz LBL_9d18
LBL_9d16 CONST R0, #-113
LBL_9d17 MOD R1, R0, R0
LBL_9d18 SUB R5, R3, R1
LBL_9d19 NOT R2, R3
LBL_9d1a CONST R1, #0
LBL_9d1b ADD R1, R1, #1
LBL_9d1c HICONST R0, #136
LBL_9d1d DIV R5, R2, R6
LBL_9d1e NOT R2, R0
LBL_9d1f MUL R5, R2, R7
LBL_9d20 CONST R5, #100
LBL_9d21 CMPU R7, R6
LBL_9d22 MUL R0, R7, R5
LBL_9d23 SUB R2, R7, R4
LBL_9d24 CMPI R3, #-13
LBL_9d25 CMPI R1, #2
LBL_9d26 BRnp LBL_9d1b
LBL_9d27 CONST R5, #119
LBL_9d28 CONST R5, #0
LBL_9d29 ADD R5, R5, #1
LBL_9d2a ADD R1, R7, #-13
LBL_9d2b CMPI R5, #2
LBL_9d2c BRnp LBL_9d29
LBL_9d2d ADD R1, R6, R5
LBL_9d2e SRL R1, R3, #15
LBL_9d2f ADD R2, R6, #0
LBL_9d30 CONST R0, #0
LBL_9d31 ADD R0, R0, #1
LBL_9d32 CONST R2, #230
LBL_9d33 SRL R1, R6, #7
LBL_9d34 SRA R2, R3, #12
LBL_9d35 CMP R7, R7
LBL_9d36 CMPIU R1, #40
LBL_9d37 CONST R5, #-188
LBL_9d38 SRL R5, R4, #5
LBL_9d39 CMP R2, R1
LBL_9d3a CMPI R0, #6
LBL_9d3b BRnp LBL_9d31
LBL_9d3c MUL R2, R1, R0
LBL_9d3d MUL R0, R1, R1
LBL_9d3e AND R2, R6, R2
LBL_9d3f HICONST R5, #104
LBL_9d40 AND R2, R0, #-14
LBL_9d41 ADD R0, R4, 0
LBL_9d42 MOD R1, R1, R0
LBL_9d43 CMPI R0, #-12
LBL_9d44 SLL R1, R6, #10
LBL_9d45 CONST R5, #0
LBL_9d46 ADD R5, R5, #1
LBL_9d47 MOD R2, R1, R3
LBL_9d48 CONST R4, #-206
LBL_9d49 ADD R2, R0, #14
LBL_9d4a CMP R2, R2
LBL_9d4b CMPI R5, #2
LBL_9d4c BRnp LBL_9d46
LBL_9d4d XOR R2, R5, R1
LBL_9d4e CMPIU R0, #1
LBL_9d4f BRzp LBL_9d53
LBL_9d50 CONST R2, #-25
LBL_9d51 CMPU R6, R2
LBL_9d52 CMPIU R1, #74
LBL_9d53 SLL R4, R7, #10
LBL_9d54 ADD R5, R2, R4
LBL_9d55 CMPIU R2, #68
LBL_9d56 SLL R4, R1, #3
LBL_9d57 SLL R5, R2, #9
LBL_9d58 ADD R2, R6, 0
LBL_9d59 CONST R6, #102
LBL_9d5a NOT R4, R0
LBL_9d5b ADD R1, R0, R1
LBL_9d5c LEA R1, LBL_9d67
LBL_9d5e SRA R6, R5, #9
LBL_9d5f HICONST R6, #66
LBL_9d60 MOD R5, R7, R3
LBL_9d61 DIV R6, R3, R3
LBL_9d62 MUL R4, R5, R3
LBL_9d63 JMPR R1
LBL_9d64 CMPI R3, #62
LBL_9d65 MUL R4, R4, R5
LBL_9d66 SRL R1, R7, #14
LBL_9d67 BRz LBL_9d6c
LBL_9d68 MOD R4, R2, R3
LBL_9d69 CMPIU R7, #52
LBL_9d6a SRL R4, R4, #5
LBL_9d6b CONST R1, #-147
LBL_9d6c CONST R6, #-111
LBL_9d6d CONST R4, #-54
LBL_9d6e CMPI R2, #3
LBL_9d6f CMPI R4, #-10
LBL_9d70 ADD R5, R7, 0
LBL_9d71 HICONST R6, #82
LBL_9d72 JMP LBL_9d74
LBL_9d73 HICONST R6, #9
LBL_9d74 DIV R1, R0, R0
LBL_9d75 HICONST R7, #125
LBL_9d76 SRL R1, R0, #1
LBL_9d77 HICONST R4, #76
LBL_9d78 ADD R1, R6, R1
LBL_9d79 BRp LBL_9d7c
LBL_9d7a HICONST R4, #69
LBL_9d7b SLL R7, R1, #0
LBL_9d7c JMP LBL_9d81
LBL_9d7d CONST R4, #-91
LBL_9d7e CONST R6, #-210
LBL_9d7f HICONST R6, #34
LBL_9d80 CONST R1, #72
LBL_9d81 ADD R4, R4, R7
LBL_9d82 MOD R4, R1, R4
LBL_9d83 BRnp LBL_9d85
LBL_9d84 MOD R1, R4, R5
LBL_9d85 HICONST R7, #127
LBL_9d86 CMPI R7, #-21
LBL_9d87 CMPI R0, #-46
LBL_9d88 CONST R4, #-209
LBL_9d89 CONST R4, #-1
LBL_9d8a AND R1, R7, #-16
LBL_9d8b CMPIU R3, #103
LBL_9d8c DIV R1, R1, R1
LBL_9d8d CMPIU R2, #48
LBL_9d8e CONST R7, #-142
LBL_9d8f CONST R1, #-9
LBL_9d90 HICONST R7, #135
LBL_9d91 BRnzp LBL_9d96
LBL_9d92 SRA R6, R5, #3
LBL_9d93 HICONST R6, #225
LBL_9d94 SLL R4, R1, #8
LBL_9d95 HICONST R1, #180
LBL_9d96 CMPU R5, R7
LBL_9d97 JSR LBL_9db0
LBL_9d98 HICONST R7, #236
LBL_9d99 ADD R1, R2, #-9
LBL_9d9a AND R7, R3, R7
LBL_9d9b DIV R7, R3, R7
LBL_9d9c MOD R4, R7, R4
LBL_9d9d SUB R7, R0, R5
LBL_9d9e HICONST R1, #123
LBL_9d9f XOR R7, R3, R7
LBL_9da0 NOT R6, R3
LBL_9da1 SRA R4, R3, #11
LBL_9da2 ADD R4, R3, #-3
LBL_9da3 HICONST R6, #171
LBL_9da4 ADD R7, R6, R0
LBL_9da5 CMPU R2, R4
LBL_9da6 CMP R0, R1
LBL_9da7 CONST R7, #16
LBL_9da8 DIV R6, R6, R2
LBL_9da9 SRL R1, R5, #9
LBL_9daa CONST R7, #-115
LBL_9dab HICONST R6, #166
LBL_9dac HICONST R7, #134
LBL_9dad MOD R1, R1, R5
LBL_9dae XOR R6, R1, R0
LBL_9daf XOR R7, R2, R0
LBL_9db0 DIV R1, R0, R5
LBL_9db1 OR R1, R3, R6
LBL_9db2 BRz LBL_9db4
LBL_9db3 HICONST R1, #250
LBL_9db4 BRnp LBL_9db6
LBL_9db5 SLL R1, R5, #11
LBL_9db6 SRL R6, R5, #5
LBL_9db7 HICONST R1, #89
LBL_9db8 MOD R6, R6, R3
LBL_9db9 AND R4, R3, R1
LBL_9dba HICONST R1, #137
LBL_9dbb SLL R1, R3, #11
LBL_9dbc ADD R4, R6, #-6
LBL_9dbd MOD R4, R1, R7
LBL_9dbe HICONST R6, #138
LBL_9dbf HICONST R4, #101
LBL_9dc0 BRnp LBL_9dc5
LBL_9dc1 BRnp LBL_9dc6
LBL_9dc2 CONST R1, #-193
LBL_9dc3 BRnp LBL_9dc7
LBL_9dc4 DIV R7, R0, R6
LBL_9dc5 HICONST R6, #188
LBL_9dc6 OR R1, R3, R5
LBL_9dc7 MOD R1, R4, R0
LBL_9dc8 CONST R6, #212
LBL_9dc9 MOD R1, R5, R7
LBL_9dca DIV R7, R4, R6
LBL_9dcb SRA R1, R1, #5
LBL_9dcc CMPU R2, R1
LBL_9dcd BRnp LBL_9dd0
LBL_9dce CONST R6, #146
LBL_9dcf SRA R6, R1, #9
LBL_9dd0 HICONST R7, #27
LBL_9dd1 SRL R7, R6, #14
LBL_9dd2 HICONST R7, #213
LBL_9dd3 XOR R4, R3, R5
LBL_9dd4 XOR R1, R6, R3
LBL_9dd5 AND R6, R0, #-10
LBL_9dd6 HICONST R1, #151
LBL_9dd7 HICONST R7, #225
LBL_9dd8 JSR LBL_9df0
LBL_9dd9 XOR R4, R0, R1
LBL_9dda CMP R3, R1
LBL_9ddb CMPU R7, R3
LBL_9ddc MOD R6, R2, R0
LBL_9ddd MOD R4, R3, R7
LBL_9dde CONST R7, #-227
LBL_9ddf DIV R7, R5, R0
LBL_9de0 HICONST R6, #131
LBL_9de1 NOT R4, R2
LBL_9de2 SLL R4, R7, #14
LBL_9de3 AND R6, R7, R3
LBL_9de4 OR R4, R3, R4
LBL_9de5 OR R7, R2, R7
LBL_9de6 BRp LBL_9deb
LBL_9de7 SRL R1, R0, #1
LBL_9de8 CMPI R5, #-64
LBL_9de9 SRL R4, R4, #13
LBL_9dea ADD R1, R1, R1
LBL_9deb HICONST R7, #2
LBL_9dec ADD R4, R0, R2
LBL_9ded BRp LBL_9def
LBL_9dee CMPI R2, #-20
LBL_9def SRL R6, R2, #7
LBL_9df0 CONST R4, #-53
LBL_9df1 ADD R1, R7, R7
LBL_9df2 DIV R7, R4, R6
LBL_9df3 MOD R6, R1, R7
LBL_9df4 BRp LBL_9df6
LBL_9df5 CMPI R5, #-4
LBL_9df6 CMPI R6, #-31
LBL_9df7 XOR R7, R3, R3
LBL_9df8 SLL R4, R2, #3
LBL_9df9 LEA R1, LBL_9e04
LBL_9dfb JSRR R1
LBL_9dfc HICONST R1, #232
LBL_9dfd DIV R4, R0, R5
LBL_9dfe CONST R7, #-141
LBL_9dff CONST R1, #120
LBL_9e00 SRL R6, R0, #13
LBL_9e01 DIV R1, R5, R2
LBL_9e02 MUL R7, R7, R7
LBL_9e03 SRA R1, R6, #12
LBL_9e04 BRnp LBL_9e07
LBL_9e05 TRAP #245
LBL_9e06 CONST R4, #208
LBL_9e07 HICONST R1, #124
LBL_9e08 CMPIU R5, #126
LBL_9e09 CMP R7, R6
LBL_9e0a CONST R1, #42
LBL_9e0b CONST R7, #203
LBL_9e0c CONST R4, #-152
LBL_9e0d SRL R1, R0, #2
LBL_9e0e HICONST R6, #240
LBL_9e0f CMPI R6, #-51
LBL_9e10 CONST R7, #-40
LBL_9e11 OR R7, R1, R6
LBL_9e12 CONST R4, #0
LBL_9e13 ADD R4, R4, #1
LBL_9e14 HICONST R1, #65
LBL_9e15 MOD R1, R0, R1
LBL_9e16 CONST R7, #-76
LBL_9e17 HICONST R6, #105
LBL_9e18 HICONST R7, #149
LBL_9e19 CMP R5, R6
LBL_9e1a CONST R6, #-168
LBL_9e1b DIV R6, R5, R3
LBL_9e1c HICONST R6, #178
LBL_9e1d CMPI R4, #5
LBL_9e1e BRnp LBL_9e13
LBL_9e1f JMP LBL_9e21
LBL_9e20 CONST R7, #146
LBL_9e21 HICONST R4, #39
LBL_9e22 ADD R7, R3, 0
LBL_9e23 ADD R4, R0, R2
LBL_9e24 CONST R1, #-224
LBL_9e25 CMP R1, R4
LBL_9e26 DIV R3, R4, R2
LBL_9e27 HICONST R6, #170
LBL_9e28 HICONST R1, #178
LBL_9e29 CONST R4, #0
LBL_9e2a ADD R4, R4, #1
LBL_9e2b CONST R3, #-124
LBL_9e2c CONST R3, #71
LBL_9e2d SRA R6, R7, #13
LBL_9e2e AND R3, R7, #-12
LBL_9e2f HICONST R6, #152
LBL_9e30 AND R6, R5, #-16
LBL_9e31 CONST R3, #-45
LBL_9e32 NOT R1, R5
LBL_9e33 HICONST R3, #202
LBL_9e34 HICONST R1, #11
LBL_9e35 CMPI R4, #6
LBL_9e36 BRnp LBL_9e2a
LBL_9e37 XOR R4, R3, R5
LBL_9e38 ADD R3, R0, 0
LBL_9e39 SRA R1, R0, #9
LBL_9e3a HICONST R0, #165
LBL_9e3b SRL R0, R2, #10
LBL_9e3c BRzp LBL_9e3f
LBL_9e3d DIV R4, R0, R4
LBL_9e3e NOT R6, R3
LBL_9e3f ADD R4, R0, #7
LBL_9e40 SUB R1, R2, R1
LBL_9e41 ADD R1, R7, R2
LBL_9e42 CONST R0, #0
LBL_9e43 ADD R0, R0, #1
LBL_9e44 CMP R7, R5
LBL_9e45 ADD R4, R2, #-12
LBL_9e46 CONST R1, #199
LBL_9e47 AND R6, R5, R1
LBL_9e48 DIV R4, R7, R5
LBL_9e49 HICONST R6, #224
LBL_9e4a HICONST R1, #232
LBL_9e4b CONST R4, #80
LBL_9e4c MOD R4, R2, R1
LBL_9e4d CMPI R0, #1
LBL_9e4e BRnp LBL_9e43
LBL_9e4f CONST R4, #-124
LBL_9e50 ADD R1, R7, 0
LBL_9e51 HICONST R7, #88
LBL_9e52 CONST R7, #0
LBL_9e53 ADD R7, R7, #1
LBL_9e54 CMPIU R2, #114
LBL_9e55 CMPI R7, #5
LBL_9e56 BRnp LBL_9e53
LBL_9e57 BRn LBL_9e5a
LBL_9e58 SLL R7, R7, #7
LBL_9e59 TRAP #4
LBL_9e5a HICONST R6, #128
LBL_9e5b HICONST R6, #20
LBL_9e5c SLL R0, R7, #9
LBL_9e5d HICONST R7, #141
LBL_9e5e SLL R0, R6, #5
LBL_9e5f HICONST R7, #60
LBL_9e60 CMPIU R3, #8
LBL_9e61 ADD R4, R1, R3
LBL_9e62 NOT R4, R4
LBL_9e63 MOD R6, R6, R3
LBL_9e64 CONST R4, #158
LBL_9e65 CMPU R2, R3
LBL_9e66 CONST R4, #-139
LBL_9e67 BRn LBL_9e6c
LBL_9e68 NOT R4, R0
LBL_9e69 CONST R6, #-40
LBL_9e6a AND R0, R6, R0
LBL_9e6b SUB R6, R6, R0
LBL_9e6c HICONST R7, #145
LBL_9e6d ADD R6, R0, R5
LBL_9e6e BRnp LBL_9e70
LBL_9e6f HICONST R0, #17
LBL_9e70 MUL R4, R1, R2
LBL_9e71 CMP R5, R6
LBL_9e72 CONST R7, #58
LBL_9e73 LEA R6, LBL_9e7d
LBL_9e75 DIV R0, R3, R4
LBL_9e76 JSRR R6
LBL_9e77 AND R4, R3, #7
LBL_9e78 SRA R6, R1, #13
LBL_9e79 SLL R4, R0, #3
LBL_9e7a MUL R0, R6, R4
LBL_9e7b BRp LBL_9e7e
LBL_9e7c SRA R7, R7, #15
LBL_9e7d AND R4, R7, R4
LBL_9e7e DIV R0, R0, R4
LBL_9e7f CMPI R7, #50
LBL_9e80 OR R7, R5, R1
LBL_9e81 MUL R6, R1, R2
LBL_9e82 MUL R6, R4, R7
LBL_9e83 CONST R4, #-137
LBL_9e84 CMP R1, R1
LBL_9e85 CONST R4, #0
LBL_9e86 ADD R4, R4, #1
LBL_9e87 XOR R7, R5, R2
LBL_9e88 ADD R7, R1, R1
LBL_9e89 CMPI R3, #57
LBL_9e8a NOT R6, R3
LBL_9e8b CMPI R4, #5
LBL_9e8c BRnp LBL_9e86
LBL_9e8d CMPI R3, #-42
LBL_9e8e CMP R1, R1
LBL_9e8f CMPU R6, R1
LBL_9e90 DIV R4, R3, R3
LBL_9e91 CMP R1, R7
LBL_9e92 HICONST R6, #102
LBL_9e93 AND R7, R7, #12
LBL_9e94 SRL R0, R2, #10
LBL_9e95 MUL R4, R0, R3
LBL_9e96 HICONST R4, #202
LBL_9e97 CONST R7, #-74
LBL_9e98 CONST R7, #-10
LBL_9e99 CONST R0, #0
LBL_9e9a ADD R0, R0, #1
LBL_9e9b DIV R7, R5, R6
LBL_9e9c XOR R7, R1, R7
LBL_9e9d CMPI R0, #2
LBL_9e9e BRnp LBL_9e9a
LBL_9e9f SRA R4, R3, #5
LBL_9ea0 CONST R7, #0
LBL_9ea1 ADD R7, R7, #1
LBL_9ea2 CMPIU R0, #21
LBL_9ea3 NOT R4, R0
LBL_9ea4 CMPI R0, #-50
LBL_9ea5 MUL R0, R0, R3
LBL_9ea6 SLL R6, R3, #15
LBL_9ea7 CMPI R7, #3
LBL_9ea8 BRnp LBL_9ea1
LBL_9ea9 ADD R4, R1, R3
LBL_9eaa MOD R0, R7, R6
LBL_9eab CMPU R6, R3
LBL_9eac ADD R7, R1, R0
LBL_9ead CMPU R1, R1
LBL_9eae HICONST R0, #57
LBL_9eaf JMP LBL_9eb1
LBL_9eb0 TRAP #209
LBL_9eb1 CONST R7, #-111
LBL_9eb2 HICONST R6, #64
LBL_9eb3 ADD R0, R1, 0
LBL_9eb4 HICONST R7, #46
LBL_9eb5 SRL R1, R2, #8
LBL_9eb6 OR R7, R5, R6
LBL_9eb7 OR R6, R6, R2
LBL_9eb8 HICONST R4, #161
LBL_9eb9 CONST R7, #-146
LBL_9eba CONST R6, #-127
LBL_9ebb CMP R4, R4
LBL_9ebc DIV R4, R7, R2
LBL_9ebd CMPU R7, R5
LBL_9ebe CMP R5, R7
LBL_9ebf CMPI R2, #-44
LBL_9ec0 SRA R1, R5, #3
LBL_9ec1 JSR LBL_9ee0
LBL_9ec2 HICONST R1, #248
LBL_9ec3 SRL R4, R3, #8
LBL_9ec4 HICONST R1, #14
LBL_9ec5 CONST R6, #235
LBL_9ec6 BRn LBL_9eca
LBL_9ec7 CMP R2, R5
LBL_9ec8 MOD R4, R2, R6
LBL_9ec9 DIV R4, R5, R5
LBL_9eca DIV R7, R7, R7
LBL_9ecb CONST R7, #207
LBL_9ecc CONST R1, #-102
LBL_9ecd CMPI R6, #-19
LBL_9ece HICONST R4, #186
LBL_9ecf SLL R6, R0, #8
LBL_9ed0 TRAP #18
LBL_9ed1 SLL R4, R5, #13
LBL_9ed2 CMP R6, R2
LBL_9ed3 HICONST R6, #240
LBL_9ed4 MOD R4, R4, R6
LBL_9ed5 CMP R2, R3
LBL_9ed6 OR R7, R4, R3
LBL_9ed7 MOD R1, R1, R3
LBL_9ed8 SRL R1, R4, #1
LBL_9ed9 CMPU R4, R4
LBL_9eda AND R7, R0, R7
LBL_9edb SRL R4, R3, #15
LBL_9edc MOD R4, R6, R2
LBL_9edd AND R4, R5, #-16
LBL_9ede BRz LBL_9ee2
LBL_9edf CONST R6, #222
LBL_9ee0 MOD R7, R6, R2
LBL_9ee1 BRzp LBL_9ee6
LBL_9ee2 NOT R6, R6
LBL_9ee3 CMP R7, R0
LBL_9ee4 DIV R4, R6, R0
LBL_9ee5 ADD R4, R2, #0
LBL_9ee6 OR R1, R0, R1
LBL_9ee7 JMP LBL_9eea
LBL_9ee8 BRnzp LBL_9eec
LBL_9ee9 HICONST R4, #122
LBL_9eea BRnzp LBL_9eef
LBL_9eeb BRp LBL_9eed
LBL_9eec AND R7, R1, #10
LBL_9eed AND R4, R7, R4
LBL_9eee CONST R4, #-188
LBL_9eef BRnp LBL_9ef2
LBL_9ef0 SLL R1, R4, #9
LBL_9ef1 AND R6, R1, #14
LBL_9ef2 CMPIU R1, #50
LBL_9ef3 NOT R7, R4
LBL_9ef4 TRAP #6
LBL_9ef5 NOT R1, R1
LBL_9ef6 AND R1, R3, R0
LBL_9ef7 HICONST R6, #241
LBL_9ef8 MOD R1, R2, R1
LBL_9ef9 ADD R4, R5, 0
LBL_9efa HICONST R1, #110
LBL_9efb XOR R6, R1, R1
LBL_9efc HICONST R5, #178
LBL_9efd HICONST R6, #167
LBL_9efe HICONST R7, #3
LBL_9eff BRp LBL_9f01
LBL_9f00 OR R7, R0, R7
LBL_9f01 ADD R6, R0, #13
LBL_9f02 LEA R1, LBL_9f0d
LBL_9f04 CMPU R5, R4
LBL_9f05 JMPR R1
LBL_9f06 CMP R0, R5
LBL_9f07 ADD R7, R3, R3
LBL_9f08 ADD R1, R4, #9
LBL_9f09 SUB R1, R6, R6
LBL_9f0a SRL R6, R3, #9
LBL_9f0b SRL R6, R4, #14
LBL_9f0c MUL R6, R1, R1
LBL_9f0d CMP R0, R2
LBL_9f0e CONST R1, #0
LBL_9f0f ADD R1, R1, #1
LBL_9f10 CONST R6, #-12
LBL_9f11 DIV R7, R6, R7
LBL_9f12 SRA R5, R2, #9
LBL_9f13 MOD R7, R2, R7
LBL_9f14 ADD R6, R6, R5
LBL_9f15 OR R5, R0, R6
LBL_9f16 CMPI R1, #5
LBL_9f17 BRnp LBL_9f0f
LBL_9f18 HICONST R7, #63
LBL_9f19 OR R1, R1, R5
LBL_9f1a MOD R6, R0, R2
LBL_9f1b HICONST R7, #243
LBL_9f1c LEA R7, LBL_9f26
LBL_9f1e DIV R6, R4, R3
LBL_9f1f MUL R1, R3, R4
LBL_9f20 CMPI R1, #33
LBL_9f21 MUL R6, R6, R0
LBL_9f22 JSRR R7
LBL_9f23 SRA R5, R3, #7
LBL_9f24 CONST R7, #89
LBL_9f25 MUL R7, R1, R6
LBL_9f26 CMPIU R3, #37
LBL_9f27 CONST R6, #235
LBL_9f28 ADD R6, R0, R6
LBL_9f29 BRz LBL_9f2d
LBL_9f2a CMPIU R1, #35
LBL_9f2b CMP R0, R0
LBL_9f2c HICONST R6, #223
LBL_9f2d BRnz LBL_9f32
LBL_9f2e SUB R1, R0, R2
LBL_9f2f HICONST R5, #135
LBL_9f30 OR R1, R2, R7
LBL_9f31 CMPI R1, #-10
LBL_9f32 MOD R7, R0, R4
LBL_9f33 CONST R5, #-225
LBL_9f34 OR R7, R2, R3
LBL_9f35 CMPI R7, #7
LBL_9f36 ADD R1, R4, #3
LBL_9f37 DIV R5, R5, R5
LBL_9f38 AND R1, R4, #-13
LBL_9f39 SLL R6, R2, #11
LBL_9f3a BRp LBL_9f3d
LBL_9f3b CMPIU R2, #94
LBL_9f3c DIV R7, R1, R4
LBL_9f3d HICONST R5, #72
LBL_9f3e CONST R5, #0
LBL_9f3f ADD R5, R5, #1
LBL_9f40 ADD R7, R0, #2
LBL_9f41 HICONST R1, #240
LBL_9f42 MOD R1, R3, R7
LBL_9f43 CONST R7, #-156
LBL_9f44 CONST R1, #-122
LBL_9f45 CMPI R0, #54
LBL_9f46 SUB R1, R3, R7
LBL_9f47 CMPI R5, #5
LBL_9f48 BRnp LBL_9f3f
LBL_9f49 SRL R5, R6, #12
LBL_9f4a ADD R7, R2, R4
LBL_9f4b ADD R7, R2, #2
LBL_9f4c DIV R5, R2, R3
LBL_9f4d SUB R1, R7, R4
LBL_9f4e JMP LBL_9f53
LBL_9f4f HICONST R6, #95
LBL_9f50 CMPI R4, #7
LBL_9f51 CONST R6, #176
LBL_9f52 MOD R5, R1, R3
LBL_9f53 SRL R6, R0, #4
LBL_9f54 JMP LBL_9f56
LBL_9f55 CONST R1, #218
LBL_9f56 MOD R7, R7, R4
LBL_9f57 HICONST R1, #193
LBL_9f58 SRA R5, R5, #14
LBL_9f59 JMP LBL_9f5c
LBL_9f5a CONST R1, #-9
LBL_9f5b OR R5, R6, R7
LBL_9f5c MOD R1, R7, R6
LBL_9f5d TRAP #74
LBL_9f5e HICONST R1, #68
LBL_9f5f CONST R1, #0
LBL_9f60 ADD R1, R1, #1
LBL_9f61 CONST R5, #36
LBL_9f62 CMPI R1, #7
LBL_9f63 BRnp LBL_9f60
LBL_9f64 HICONST R5, #146
LBL_9f65 CONST R6, #-8
LBL_9f66 SRA R1, R1, #1
LBL_9f67 MUL R1, R0, R4
LBL_9f68 CONST R6, #0
LBL_9f69 ADD R6, R6, #1
LBL_9f6a CMPU R1, R2
LBL_9f6b CONST R5, #183
LBL_9f6c DIV R7, R4, R7
LBL_9f6d HICONST R5, #242
LBL_9f6e CMPI R6, #7
LBL_9f6f BRnp LBL_9f69
LBL_9f70 CONST R7, #0
LBL_9f71 ADD R7, R7, #1
LBL_9f72 MUL R5, R0, R6
LBL_9f73 CMPIU R4, #63
LBL_9f74 AND R1, R0, #15
LBL_9f75 CMPI R7, #2
LBL_9f76 BRnp LBL_9f71
LBL_9f77 CONST R6, #0
LBL_9f78 ADD R6, R6, #1
LBL_9f79 CONST R1, #-23
LBL_9f7a DIV R1, R3, R1
LBL_9f7b CONST R7, #-144
LBL_9f7c HICONST R7, #67
LBL_9f7d SUB R5, R7, R1
LBL_9f7e SLL R5, R4, #0
LBL_9f7f SLL R7, R4, #6
LBL_9f80 HICONST R1, #145
LBL_9f81 CMPI R6, #7
LBL_9f82 BRnp LBL_9f78
LBL_9f83 MUL R7, R2, R3
LBL_9f84 HICONST R6, #195
LBL_9f85 CMPIU R0, #118
LBL_9f86 HICONST R5, #255
LBL_9f87 OR R6, R7, R4
LBL_9f88 MUL R7, R3, R4
LBL_9f89 CMPU R0, R6
LBL_9f8a DIV R5, R1, R1
LBL_9f8b BRnzp LBL_9f8d
LBL_9f8c XOR R7, R4, R4
LBL_9f8d CONST R1, #-166
LBL_9f8e BRz LBL_9f93
LBL_9f8f SRA R7, R6, #1
LBL_9f90 NOT R6, R5
LBL_9f91 BRnzp LBL_9f95
LBL_9f92 BRn LBL_9f96
LBL_9f93 BRzp LBL_9f97
LBL_9f94 CMPI R1, #-47
LBL_9f95 NOT R7, R4
LBL_9f96 SUB R5, R0, R2
LBL_9f97 HICONST R6, #72
LBL_9f98 BRz LBL_9f9b
LBL_9f99 BRnp LBL_9f9e
LBL_9f9a SLL R6, R3, #8
LBL_9f9b DIV R7, R5, R3
LBL_9f9c HICONST R7, #239
LBL_9f9d ADD R3, R2, R3
LBL_9f9e ADD R6, R1, R5
END_LABEL ADD R1, R1, R1

.DATA
.ADDR xaf48
.FILL xc010
.FILL xd00f
.FILL xb010
.FILL xd011
.FILL xb010
.FILL xc011
.FILL xd00f
.FILL xc00f
.FILL xc00f
.FILL xc010
.FILL xd011
.FILL xd00f
.FILL xc00f
.FILL xd010
.FILL xd011
.FILL xb010
.FILL xd011
.FILL xd011
.FILL xd00f
.FILL xd011
.FILL xb00f
.FILL xc00f
.FILL xd010
.FILL xd010
.FILL xb011
.FILL xc010
.FILL xb011
.FILL xb010
.FILL xc011
.FILL xc010
.FILL xc00f
.FILL xd010
.FILL xb00f
.FILL xb011
.FILL xc011
.FILL xb00f
.FILL xd010
.FILL xc010
.FILL xb010
.FILL xb010
.FILL xb011
.FILL xc00f
.FILL xc00f
.FILL xd011
.FILL xd00f
.FILL xd011
.FILL xb011
.FILL xd00f
.FILL xc011
.FILL xd011
.FILL xb010
.FILL xb010
.FILL xb011
.FILL xc011
.FILL xc00f
.FILL xc010
.FILL xd00f
.FILL xd00f
.FILL xb010
.FILL xd00f
.FILL xb011
.FILL xb00f
.FILL xb00f
.FILL xd00f
.FILL xb011
.FILL xc010
.FILL xb011
.FILL xc00f
.FILL xb00f
.FILL xd011
.FILL xc00f
.FILL xb011
.FILL xd011
.FILL xc00f
.FILL xb011
.FILL xc010
.FILL xd010
.FILL xc011
.FILL xd011
.FILL xb011
.FILL xb011
.FILL xb010
.FILL xd00f
.FILL xc011
.FILL xd010
.FILL xb00f
.FILL xb00f
.FILL xb00f
.FILL xc010
.FILL xb00f
.FILL xd00f
.FILL xd00f
.FILL xb010
.FILL xd011
.FILL xb011
.FILL xd011
.FILL xd00f
.FILL xb010
.FILL xb00f
.FILL xb00f
.FILL xc010
.FILL xc00f
.FILL xc011
.FILL xc00f
.FILL xb010
.FILL xd011
.FILL xc011
.FILL xc00f
.FILL xb011
.FILL xb011
.FILL xb00f
.FILL xb011
.FILL xc00f
.FILL xc010
.FILL xc011
.FILL xb00f
.FILL xd011
.FILL xd010
.FILL xb00f
.FILL xb00f
.FILL xd011
.FILL xd00f
.FILL xd010
.FILL xd011
.FILL xb00f
.FILL xb010
.FILL xc011
.FILL xb00f
.FILL xd011
.FILL xb010
.FILL xc00f
.FILL xd010
.FILL xd00f
.FILL xd00f
.FILL xc010
.FILL xd010
.FILL xc011
.FILL xb00f
.FILL xd011
.FILL xd010
.FILL xd00f
.FILL xc011
.FILL xd010
.FILL xd00f
.FILL xd00f
.FILL xc00f
.FILL xd010
.FILL xd010
.FILL xc010
.FILL xb00f
.FILL xd010
.FILL xc010
.FILL xc00f
.FILL xc010
.FILL xd010
.FILL xc011
.FILL xb011
.FILL xd00f
.FILL xd011
.FILL xd010
.FILL xc011
.FILL xc011
.FILL xb00f
.FILL xc010
.FILL xc010
.FILL xd010
.FILL xc011
.FILL xc010
.FILL xc00f
.FILL xb010
.FILL xd011
.FILL xb010
.FILL xd011
.FILL xc011
.FILL xb011
.FILL xc011
.FILL xb011
.FILL xd00f
.FILL xd00f
.FILL xb00f
.FILL xd011
.FILL xb00f
.FILL xd010
.FILL xd011
.FILL xc010
.FILL xb011
.FILL xb00f
.FILL xb011
.FILL xc010
.FILL xc00f
.FILL xc00f
.FILL xd010
.FILL xb00f
.FILL xb011
.FILL xc011
.FILL xc011
.FILL xc011
.FILL xd011
.FILL xc010
.FILL xc00f
.FILL xc010
.FILL xc011
.FILL xb010
.FILL xc010
.FILL xd00f
.FILL xc00f
.FILL xb010
.FILL xb010
.FILL xd010
.FILL xc00f
.FILL xb00f
.FILL xb00f
.FILL xc011
.FILL xb010
.FILL xc00f
.FILL xb010
.FILL xc00f
.FILL xc010
.FILL xb010
.FILL xd00f
.FILL xc010
.FILL xb010
.FILL xb00f
.FILL xb011
.FILL xd011
.FILL xb010
.FILL xb011
.FILL xd011
.FILL xb00f
.FILL xc00f
.FILL xd010
.FILL xd010
.FILL xc00f
.FILL xb011
.FILL xb00f
.FILL xb010
.FILL xb00f
.FILL xc00f
.FILL xc00f
.FILL xc011
.FILL xd010
.FILL xd00f
.FILL xb010
.FILL xb00f
.FILL xb011
.FILL xc011
.FILL xd00f
.FILL xc010
.FILL xd00f
.FILL xd00f
.FILL xc011
.FILL xb010
.FILL xd011
.FILL xd010
.FILL xb010
.FILL xd010
.FILL xb010
.FILL xb00f
.FILL xc011
.FILL xb011
.FILL xd00f
.FILL xc011
.FILL xc011
.FILL xd011
.FILL xd010
.FILL xc010
.FILL xc010
.FILL xb011
.FILL xd010
.FILL xd011
.FILL xc011
.FILL xd00f
.FILL xc00f
.FILL xd011
.FILL xb010
.FILL xc011
.FILL xc011
.FILL xc010
.FILL xb010
.FILL xc010
.FILL xb010
.FILL xc010
.FILL xc011
.FILL xb010
.FILL xc010
.FILL xd010
.FILL xb010
.FILL xc00f
.FILL xc00f
.FILL xc00f
.FILL xc00f
.FILL xd011
.FILL xc011
.FILL xb011
.FILL xd011
.FILL xb011
.FILL xc00f
.FILL xd011
.FILL xd00f
.FILL xc00f
.FILL xd010
.FILL xd00f
.FILL xd00f
.FILL xb00f
.FILL xc011
.FILL xb011
.FILL xc010
.FILL xd010
.FILL xc00f
.FILL xb010
.FILL xd011
.FILL xd011
.FILL xd010
.FILL xc010
.FILL xc00f
.FILL xd00f
.FILL xb010
.FILL xc010
.FILL xc00f
.FILL xd00f
.FILL xc00f
.FILL xb010
.FILL xb00f
.FILL xb00f
.FILL xb00f
.FILL xd010
.FILL xd011
.FILL xc00f
.FILL xd010
.FILL xd010
.FILL xc010
.FILL xb00f
.FILL xc00f
.FILL xd011
.FILL xb00f
.FILL xc00f
.FILL xb011
.FILL xc010
.FILL xc010
.FILL xd010
.FILL xb00f
.FILL xd00f
.FILL xd00f
.FILL xb00f
.FILL xd00f
.FILL xd011
.FILL xb00f
.FILL xb00f
.FILL xc011
.FILL xd00f
.FILL xb00f
.FILL xc00f
.FILL xd010
.FILL xc00f
.FILL xc00f
.FILL xd010
.FILL xb011
.FILL xd010
.FILL xd010
.FILL xd010
.FILL xb011
.FILL xb011
.FILL xc010
.FILL xc011
.FILL xc011
.FILL xc011
.FILL xd010
.FILL xb010
.FILL xc010
.FILL xc00f
.FILL xd010
.FILL xd011
.FILL xb00f
.FILL xc010
.FILL xc010
.FILL xd00f
.FILL xb010
.FILL xd00f
.FILL xb00f
.FILL xd010
.FILL xc011
.FILL xd011
.FILL xb00f
.FILL xc011
.FILL xc00f
.FILL xb011
.FILL xb00f
.FILL xb010
.FILL xd00f
.FILL xb010
.FILL xb010
.FILL xb011
.FILL xb010
.FILL xc011
.FILL xb010
.FILL xb011
.FILL xc011
.FILL xb011
.FILL xd00f
.FILL xc010

.DATA
.ADDR xbf48
.FILL xc011
.FILL xb00f
.FILL xc010
.FILL xd00f
.FILL xc00f
.FILL xc011
.FILL xb011
.FILL xd00f
.FILL xb00f
.FILL xb011
.FILL xb00f
.FILL xd010
.FILL xd010
.FILL xc010
.FILL xb00f
.FILL xb00f
.FILL xd010
.FILL xb010
.FILL xd010
.FILL xc011
.FILL xc011
.FILL xc00f
.FILL xb011
.FILL xc00f
.FILL xc00f
.FILL xc010
.FILL xd00f
.FILL xd011
.FILL xd011
.FILL xc00f
.FILL xc010
.FILL xd00f
.FILL xc010
.FILL xc010
.FILL xc010
.FILL xc011
.FILL xd00f
.FILL xc010
.FILL xc00f
.FILL xd010
.FILL xb010
.FILL xd00f
.FILL xb011
.FILL xd00f
.FILL xc011
.FILL xb00f
.FILL xc011
.FILL xb011
.FILL xc011
.FILL xd010
.FILL xc00f
.FILL xd011
.FILL xd011
.FILL xc011
.FILL xb00f
.FILL xd00f
.FILL xb010
.FILL xd011
.FILL xd011
.FILL xd010
.FILL xd010
.FILL xb010
.FILL xd010
.FILL xd011
.FILL xc010
.FILL xb00f
.FILL xc00f
.FILL xd00f
.FILL xd010
.FILL xc010
.FILL xb011
.FILL xc00f
.FILL xc010
.FILL xd00f
.FILL xb00f
.FILL xc011
.FILL xb011
.FILL xb010
.FILL xc010
.FILL xb011
.FILL xc011
.FILL xc011
.FILL xc010
.FILL xd00f
.FILL xd010
.FILL xd010
.FILL xd00f
.FILL xc011
.FILL xb00f
.FILL xd00f
.FILL xc011
.FILL xc010
.FILL xd00f
.FILL xb00f
.FILL xc00f
.FILL xb011
.FILL xd011
.FILL xd011
.FILL xc011
.FILL xc011
.FILL xd00f
.FILL xc011
.FILL xc010
.FILL xb010
.FILL xc011
.FILL xd00f
.FILL xd011
.FILL xb010
.FILL xb010
.FILL xc00f
.FILL xd011
.FILL xd011
.FILL xd010
.FILL xd00f
.FILL xb011
.FILL xd011
.FILL xb00f
.FILL xb010
.FILL xc011
.FILL xd011
.FILL xd00f
.FILL xc00f
.FILL xb00f
.FILL xc011
.FILL xd010
.FILL xb00f
.FILL xc00f
.FILL xc00f
.FILL xb00f
.FILL xd011
.FILL xc011
.FILL xd011
.FILL xd011
.FILL xb011
.FILL xd011
.FILL xc00f
.FILL xc00f
.FILL xb011
.FILL xb00f
.FILL xd011
.FILL xc010
.FILL xc00f
.FILL xd00f
.FILL xb00f
.FILL xd010
.FILL xd011
.FILL xb011
.FILL xb011
.FILL xc011
.FILL xd011
.FILL xc011
.FILL xd010
.FILL xc011
.FILL xb00f
.FILL xc00f
.FILL xb00f
.FILL xc011
.FILL xc011
.FILL xc011
.FILL xd00f
.FILL xb00f
.FILL xd011
.FILL xc011
.FILL xd00f
.FILL xb011
.FILL xd011
.FILL xd010
.FILL xb010
.FILL xd00f
.FILL xd010
.FILL xd011
.FILL xc011
.FILL xb00f
.FILL xb011
.FILL xb010
.FILL xd00f
.FILL xb00f
.FILL xb011
.FILL xd00f
.FILL xb011
.FILL xb010
.FILL xb010
.FILL xd00f
.FILL xd010
.FILL xc011
.FILL xb011
.FILL xc011
.FILL xb010
.FILL xd011
.FILL xb010
.FILL xb00f
.FILL xc010
.FILL xc010
.FILL xc00f
.FILL xb011
.FILL xc00f
.FILL xd011
.FILL xd011
.FILL xb00f
.FILL xd00f
.FILL xb00f
.FILL xd011
.FILL xc011
.FILL xb011
.FILL xd00f
.FILL xc00f
.FILL xd00f
.FILL xc010
.FILL xd011
.FILL xb011
.FILL xb00f
.FILL xb010
.FILL xc010
.FILL xc011
.FILL xd010
.FILL xb010
.FILL xd010
.FILL xc011
.FILL xd010
.FILL xc011
.FILL xd00f
.FILL xc010
.FILL xc011
.FILL xd011
.FILL xc010
.FILL xd011
.FILL xb011
.FILL xd011
.FILL xc00f
.FILL xb011
.FILL xd00f
.FILL xd011
.FILL xc00f
.FILL xc010
.FILL xc011
.FILL xd011
.FILL xb00f
.FILL xb011
.FILL xb011
.FILL xd010
.FILL xd010
.FILL xc00f
.FILL xd010
.FILL xc011
.FILL xc00f
.FILL xc010
.FILL xd00f
.FILL xd010
.FILL xb010
.FILL xd00f
.FILL xb00f
.FILL xd010
.FILL xc011
.FILL xb00f
.FILL xd00f
.FILL xd010
.FILL xd00f
.FILL xb00f
.FILL xc00f
.FILL xb011
.FILL xc011
.FILL xb011
.FILL xd00f
.FILL xb00f
.FILL xb011
.FILL xd011
.FILL xd011
.FILL xc011
.FILL xc010
.FILL xb00f
.FILL xb011
.FILL xd00f
.FILL xb010
.FILL xb00f
.FILL xc010
.FILL xc011
.FILL xd010
.FILL xb011
.FILL xc00f
.FILL xd010
.FILL xd011
.FILL xc010
.FILL xd011
.FILL xb010
.FILL xd011
.FILL xb010
.FILL xb011
.FILL xb00f
.FILL xd011
.FILL xc00f
.FILL xc010
.FILL xc011
.FILL xb011
.FILL xb011
.FILL xc010
.FILL xc00f
.FILL xd00f
.FILL xc00f
.FILL xb011
.FILL xc00f
.FILL xb010
.FILL xb00f
.FILL xb011
.FILL xb00f
.FILL xd011
.FILL xc011
.FILL xc010
.FILL xb00f
.FILL xc00f
.FILL xc010
.FILL xc00f
.FILL xd00f
.FILL xd011
.FILL xc00f
.FILL xd010
.FILL xd010
.FILL xc010
.FILL xd011
.FILL xc00f
.FILL xc00f
.FILL xc011
.FILL xd010
.FILL xb010
.FILL xc011
.FILL xc00f
.FILL xc011
.FILL xd010
.FILL xb011
.FILL xb011
.FILL xb011
.FILL xb00f
.FILL xc011
.FILL xc010
.FILL xc00f
.FILL xb011
.FILL xc00f
.FILL xd011
.FILL xc010
.FILL xb010
.FILL xd00f
.FILL xb010
.FILL xc010
.FILL xb011
.FILL xc00f
.FILL xd00f
.FILL xd010
.FILL xc00f
.FILL xd010
.FILL xd00f
.FILL xb00f
.FILL xd00f
.FILL xb010
.FILL xb00f
.FILL xb00f
.FILL xc011
.FILL xb011
.FILL xc011
.FILL xd00f
.FILL xd010
.FILL xc00f
.FILL xb00f
.FILL xb00f
.FILL xc00f
.FILL xd00f
.FILL xb010
.FILL xc010
.FILL xc00f
.FILL xc010
.FILL xd010
.FILL xd010
.FILL xd010
.FILL xb011
.FILL xb00f
.FILL xd00f
.FILL xc010
.FILL xb010
.FILL xc011
.FILL xb00f
.FILL xd00f
.FILL xc00f
.FILL xd00f
.FILL xb011
.FILL xb00f
.FILL xc011
.FILL xb011
.FILL xd00f
.FILL xc011
.FILL xc010
.FILL xb00f
.FILL xd00f
.FILL xd00f
.FILL xc010
.FILL xc011
.FILL xb010
.FILL xb010
.FILL xc00f
.FILL xd00f
.FILL xd00f
.FILL xc00f
.FILL xd011

.DATA
.ADDR xcf48
.FILL xd010
.FILL xb00f
.FILL xd010
.FILL xb010
.FILL xb011
.FILL xb00f
.FILL xc010
.FILL xc00f
.FILL xc00f
.FILL xc011
.FILL xc011
.FILL xd010
.FILL xb00f
.FILL xd010
.FILL xc00f
.FILL xd00f
.FILL xd011
.FILL xc010
.FILL xc011
.FILL xb00f
.FILL xb011
.FILL xb011
.FILL xd010
.FILL xb011
.FILL xc010
.FILL xc011
.FILL xc010
.FILL xb010
.FILL xb00f
.FILL xd011
.FILL xd010
.FILL xb010
.FILL xb011
.FILL xb010
.FILL xc010
.FILL xd010
.FILL xc00f
.FILL xc00f
.FILL xb010
.FILL xd010
.FILL xc011
.FILL xd010
.FILL xc011
.FILL xd011
.FILL xb011
.FILL xc00f
.FILL xd010
.FILL xd010
.FILL xc011
.FILL xd011
.FILL xc010
.FILL xd010
.FILL xc011
.FILL xc010
.FILL xc00f
.FILL xd00f
.FILL xc010
.FILL xc00f
.FILL xd010
.FILL xd011
.FILL xc011
.FILL xd010
.FILL xb010
.FILL xb00f
.FILL xd011
.FILL xc00f
.FILL xd011
.FILL xd00f
.FILL xc010
.FILL xb010
.FILL xb010
.FILL xd011
.FILL xb00f
.FILL xc00f
.FILL xb010
.FILL xb00f
.FILL xd011
.FILL xc00f
.FILL xc011
.FILL xd010
.FILL xb011
.FILL xd011
.FILL xc010
.FILL xc00f
.FILL xb010
.FILL xd010
.FILL xd011
.FILL xc010
.FILL xb00f
.FILL xb010
.FILL xc010
.FILL xc011
.FILL xb00f
.FILL xd011
.FILL xb011
.FILL xc010
.FILL xb011
.FILL xc011
.FILL xb00f
.FILL xb011
.FILL xb00f
.FILL xb011
.FILL xd011
.FILL xb00f
.FILL xd00f
.FILL xb00f
.FILL xd00f
.FILL xd010
.FILL xc010
.FILL xd011
.FILL xb010
.FILL xb011
.FILL xb00f
.FILL xd011
.FILL xd00f
.FILL xb00f
.FILL xd010
.FILL xc011
.FILL xd00f
.FILL xd00f
.FILL xc010
.FILL xd011
.FILL xc011
.FILL xb010
.FILL xb00f
.FILL xc011
.FILL xd00f
.FILL xc010
.FILL xd010
.FILL xc011
.FILL xd00f
.FILL xb00f
.FILL xc010
.FILL xb011
.FILL xb00f
.FILL xb00f
.FILL xd010
.FILL xc00f
.FILL xd00f
.FILL xc011
.FILL xc011
.FILL xb00f
.FILL xd011
.FILL xb010
.FILL xd011
.FILL xb011
.FILL xc011
.FILL xc00f
.FILL xb010
.FILL xd00f
.FILL xb00f
.FILL xb00f
.FILL xc011
.FILL xb011
.FILL xb011
.FILL xb010
.FILL xc010
.FILL xd011
.FILL xb011
.FILL xb010
.FILL xb011
.FILL xd00f
.FILL xd011
.FILL xd011
.FILL xc011
.FILL xb011
.FILL xb010
.FILL xc00f
.FILL xb00f
.FILL xd011
.FILL xc00f
.FILL xc010
.FILL xb010
.FILL xc011
.FILL xc011
.FILL xb011
.FILL xc011
.FILL xd011
.FILL xc010
.FILL xc011
.FILL xd011
.FILL xb00f
.FILL xb00f
.FILL xd00f
.FILL xc00f
.FILL xd010
.FILL xd010
.FILL xb011
.FILL xc010
.FILL xc010
.FILL xc011
.FILL xc00f
.FILL xb00f
.FILL xb011
.FILL xc010
.FILL xd010
.FILL xb00f
.FILL xc011
.FILL xc010
.FILL xb011
.FILL xc00f
.FILL xb00f
.FILL xd011
.FILL xb00f
.FILL xd010
.FILL xd011
.FILL xb00f
.FILL xb010
.FILL xd00f
.FILL xb010
.FILL xd010
.FILL xb011
.FILL xb010
.FILL xd00f
.FILL xc00f
.FILL xd010
.FILL xb010
.FILL xd011
.FILL xb00f
.FILL xd010
.FILL xc010
.FILL xb011
.FILL xc00f
.FILL xd00f
.FILL xc011
.FILL xd00f
.FILL xb00f
.FILL xd00f
.FILL xb011
.FILL xd011
.FILL xd011
.FILL xc011
.FILL xb010
.FILL xd010
.FILL xc00f
.FILL xd010
.FILL xb00f
.FILL xb011
.FILL xb00f
.FILL xb011
.FILL xc00f
.FILL xc011
.FILL xc00f
.FILL xc00f
.FILL xc010
.FILL xd00f
.FILL xd00f
.FILL xb00f
.FILL xc010
.FILL xb011
.FILL xd010
.FILL xd00f
.FILL xb00f
.FILL xb00f
.FILL xd00f
.FILL xc010
.FILL xd010
.FILL xb010
.FILL xb010
.FILL xb00f
.FILL xb00f
.FILL xd00f
.FILL xc010
.FILL xd011
.FILL xc010
.FILL xc011
.FILL xc00f
.FILL xd00f
.FILL xc00f
.FILL xb010
.FILL xc00f
.FILL xd011
.FILL xd00f
.FILL xd00f
.FILL xc00f
.FILL xc011
.FILL xd00f
.FILL xc011
.FILL xd00f
.FILL xb010
.FILL xb00f
.FILL xd010
.FILL xd00f
.FILL xc00f
.FILL xc00f
.FILL xd00f
.FILL xc011
.FILL xd011
.FILL xd010
.FILL xc010
.FILL xb00f
.FILL xc00f
.FILL xb011
.FILL xd00f
.FILL xd00f
.FILL xb00f
.FILL xd010
.FILL xb00f
.FILL xb00f
.FILL xc00f
.FILL xd010
.FILL xc00f
.FILL xb00f
.FILL xb00f
.FILL xd011
.FILL xb011
.FILL xc00f
.FILL xc010
.FILL xd011
.FILL xd011
.FILL xd010
.FILL xd00f
.FILL xb00f
.FILL xc010
.FILL xb010
.FILL xc00f
.FILL xc00f
.FILL xb010
.FILL xc011
.FILL xb011
.FILL xd011
.FILL xb010
.FILL xd00f
.FILL xb011
.FILL xd011
.FILL xd011
.FILL xd010
.FILL xb00f
.FILL xb010
.FILL xc00f
.FILL xc011
.FILL xc00f
.FILL xb011
.FILL xd00f
.FILL xb010
.FILL xc010
.FILL xd011
.FILL xc011
.FILL xd00f
.FILL xd011
.FILL xc011
.FILL xd011
.FILL xd010
.FILL xc010
.FILL xd00f
.FILL xd00f
.FILL xc011
.FILL xb00f
.FILL xc011
.FILL xd010
.FILL xc011
.FILL xc011
.FILL xb010
.FILL xd010
.FILL xb011
.FILL xc010
.FILL xd010
.FILL xb00f
.FILL xb010
.FILL xc00f
.FILL xc010
.FILL xc00f
.FILL xd00f
.FILL xb00f
.FILL xd011
.FILL xc010
.FILL xb010
.FILL xd011
.FILL xb00f
.FILL xc011
.FILL xc011
.FILL xb00f
.FILL xd011
.FILL xc010
.FILL xc010
.FILL xb011
.FILL xc00f
.FILL xc010
.FILL xb011
.FILL xc010
.FILL xd010
.FILL xb010
.FILL xb010
.FILL xc00f
.FILL xd00f
.FILL xc011
.FILL xd00f
.FILL xc010
.FILL xc010
.FILL xb00f
.FILL xc011
.FILL xb00f
.FILL xc00f
.FILL xd010
.FILL xb011
.FILL xc010
.FILL xd00f
.FILL xb010
.FILL xb010
.FILL xc011
.CODE
.ADDR x8000
LBL_8000 CMP R3, R0
LBL_8001 CMP R4, R3
LBL_8002 CMP R2, R1
LBL_8003 RET 
LBL_8004 CMP R6, R0
LBL_8005 CMP R0, R3
LBL_8006 CMP R0, R4
LBL_8007 RET 
LBL_8008 CMP R5, R1
LBL_8009 CMP R7, R6
LBL_800a CMP R5, R0
LBL_800b RET 
LBL_800c CMP R6, R3
LBL_800d CMP R4, R2
LBL_800e CMP R6, R5
LBL_800f RET 
LBL_8010 CMP R2, R2
LBL_8011 CMP R5, R6
LBL_8012 CMP R6, R0
LBL_8013 RET 
LBL_8014 CMP R3, R4
LBL_8015 CMP R1, R3
LBL_8016 CMP R4, R6
LBL_8017 RET 
LBL_8018 CMP R5, R1
LBL_8019 CMP R6, R3
LBL_801a CMP R6, R5
LBL_801b RET 
LBL_801c CMP R4, R5
LBL_801d CMP R5, R3
LBL_801e CMP R5, R6
LBL_801f RET 
LBL_8020 CMP R4, R3
LBL_8021 CMP R3, R6
LBL_8022 CMP R4, R0
LBL_8023 RET 
LBL_8024 CMP R7, R0
LBL_8025 CMP R4, R0
LBL_8026 CMP R0, R7
LBL_8027 RET 
LBL_8028 CMP R2, R2
LBL_8029 CMP R3, R0
LBL_802a CMP R1, R2
LBL_802b RET 
LBL_802c CMP R2, R1
LBL_802d CMP R2, R5
LBL_802e CMP R0, R6
LBL_802f RET 
LBL_8030 CMP R7, R0
LBL_8031 CMP R7, R3
LBL_8032 CMP R5, R5
LBL_8033 RET 
LBL_8034 CMP R3, R7
LBL_8035 CMP R6, R4
LBL_8036 CMP R1, R6
LBL_8037 RET 
LBL_8038 CMP R4, R4
LBL_8039 CMP R1, R4
LBL_803a CMP R6, R6
LBL_803b RET 
LBL_803c CMP R3, R6
LBL_803d CMP R6, R4
LBL_803e CMP R6, R3
LBL_803f RET 
LBL_8040 CMP R2, R4
LBL_8041 CMP R3, R6
LBL_8042 CMP R3, R6
LBL_8043 RET 
LBL_8044 CMP R7, R7
LBL_8045 CMP R3, R2
LBL_8046 CMP R7, R4
LBL_8047 RET 
LBL_8048 CMP R4, R5
LBL_8049 CMP R7, R7
LBL_804a CMP R4, R4
LBL_804b RET 
LBL_804c CMP R2, R7
LBL_804d CMP R6, R1
LBL_804e CMP R0, R3
LBL_804f RET 
LBL_8050 CMP R6, R3
LBL_8051 CMP R6, R6
LBL_8052 CMP R3, R5
LBL_8053 RET 
LBL_8054 CMP R6, R0
LBL_8055 CMP R2, R6
LBL_8056 CMP R1, R3
LBL_8057 RET 
LBL_8058 CMP R5, R5
LBL_8059 CMP R0, R1
LBL_805a CMP R4, R4
LBL_805b RET 
LBL_805c CMP R0, R6
LBL_805d CMP R5, R1
LBL_805e CMP R0, R0
LBL_805f RET 
LBL_8060 CMP R2, R7
LBL_8061 CMP R6, R0
LBL_8062 CMP R6, R5
LBL_8063 RET 
LBL_8064 CMP R1, R1
LBL_8065 CMP R7, R1
LBL_8066 CMP R2, R5
LBL_8067 RET 
LBL_8068 CMP R4, R1
LBL_8069 CMP R4, R0
LBL_806a CMP R7, R3
LBL_806b RET 
LBL_806c CMP R7, R2
LBL_806d CMP R0, R5
LBL_806e CMP R4, R7
LBL_806f RET 
LBL_8070 CMP R6, R2
LBL_8071 CMP R2, R4
LBL_8072 CMP R4, R3
LBL_8073 RET 
LBL_8074 CMP R3, R0
LBL_8075 CMP R7, R1
LBL_8076 CMP R2, R5
LBL_8077 RET 
LBL_8078 CMP R5, R4
LBL_8079 CMP R3, R1
LBL_807a CMP R6, R0
LBL_807b RET 
LBL_807c CMP R3, R1
LBL_807d CMP R5, R6
LBL_807e CMP R2, R5
LBL_807f RET 
LBL_8080 CMP R1, R7
LBL_8081 CMP R7, R5
LBL_8082 CMP R3, R5
LBL_8083 RET 
LBL_8084 CMP R6, R7
LBL_8085 CMP R7, R3
LBL_8086 CMP R4, R6
LBL_8087 RET 
LBL_8088 CMP R2, R5
LBL_8089 CMP R0, R6
LBL_808a CMP R2, R6
LBL_808b RET 
LBL_808c CMP R3, R0
LBL_808d CMP R3, R4
LBL_808e CMP R4, R7
LBL_808f RET 
LBL_8090 CMP R5, R6
LBL_8091 CMP R1, R7
LBL_8092 CMP R3, R5
LBL_8093 RET 
LBL_8094 CMP R2, R1
LBL_8095 CMP R2, R2
LBL_8096 CMP R7, R2
LBL_8097 RET 
LBL_8098 CMP R5, R3
LBL_8099 CMP R2, R7
LBL_809a CMP R3, R5
LBL_809b RET 
LBL_809c CMP R4, R1
LBL_809d CMP R4, R1
LBL_809e CMP R3, R3
LBL_809f RET 
LBL_80a0 CMP R4, R2
LBL_80a1 CMP R5, R4
LBL_80a2 CMP R3, R4
LBL_80a3 RET 
LBL_80a4 CMP R1, R3
LBL_80a5 CMP R5, R3
LBL_80a6 CMP R6, R6
LBL_80a7 RET 
LBL_80a8 CMP R0, R5
LBL_80a9 CMP R1, R7
LBL_80aa CMP R4, R1
LBL_80ab RET 
LBL_80ac CMP R7, R2
LBL_80ad CMP R4, R1
LBL_80ae CMP R5, R7
LBL_80af RET 
LBL_80b0 CMP R3, R1
LBL_80b1 CMP R1, R4
LBL_80b2 CMP R1, R6
LBL_80b3 RET 
LBL_80b4 CMP R3, R3
LBL_80b5 CMP R0, R4
LBL_80b6 CMP R5, R7
LBL_80b7 RET 
LBL_80b8 CMP R5, R4
LBL_80b9 CMP R2, R2
LBL_80ba CMP R0, R0
LBL_80bb RET 
LBL_80bc CMP R5, R0
LBL_80bd CMP R3, R5
LBL_80be CMP R5, R3
LBL_80bf RET 
LBL_80c0 CMP R6, R4
LBL_80c1 CMP R3, R1
LBL_80c2 CMP R3, R4
LBL_80c3 RET 
LBL_80c4 CMP R5, R4
LBL_80c5 CMP R0, R2
LBL_80c6 CMP R2, R5
LBL_80c7 RET 
LBL_80c8 CMP R0, R3
LBL_80c9 CMP R7, R2
LBL_80ca CMP R1, R2
LBL_80cb RET 
LBL_80cc CMP R3, R7
LBL_80cd CMP R4, R7
LBL_80ce CMP R2, R0
LBL_80cf RET 
LBL_80d0 CMP R7, R4
LBL_80d1 CMP R6, R6
LBL_80d2 CMP R7, R0
LBL_80d3 RET 
LBL_80d4 CMP R6, R6
LBL_80d5 CMP R7, R0
LBL_80d6 CMP R4, R1
LBL_80d7 RET 
LBL_80d8 CMP R3, R5
LBL_80d9 CMP R3, R6
LBL_80da CMP R5, R4
LBL_80db RET 
LBL_80dc CMP R7, R1
LBL_80dd CMP R2, R7
LBL_80de CMP R7, R7
LBL_80df RET 
LBL_80e0 CMP R5, R6
LBL_80e1 CMP R7, R0
LBL_80e2 CMP R5, R3
LBL_80e3 RET 
LBL_80e4 CMP R7, R6
LBL_80e5 CMP R7, R4
LBL_80e6 CMP R2, R7
LBL_80e7 RET 
LBL_80e8 CMP R6, R0
LBL_80e9 CMP R5, R4
LBL_80ea CMP R3, R1
LBL_80eb RET 
LBL_80ec CMP R5, R5
LBL_80ed CMP R5, R6
LBL_80ee CMP R4, R3
LBL_80ef RET 
LBL_80f0 CMP R6, R7
LBL_80f1 CMP R0, R6
LBL_80f2 CMP R7, R4
LBL_80f3 RET 
LBL_80f4 CMP R4, R1
LBL_80f5 CMP R6, R6
LBL_80f6 CMP R4, R1
LBL_80f7 RET 
LBL_80f8 CMP R3, R6
LBL_80f9 CMP R5, R1
LBL_80fa CMP R5, R4
LBL_80fb RET 
LBL_80fc CMP R5, R0
LBL_80fd CMP R3, R1
LBL_80fe CMP R7, R2
LBL_80ff RET 
