// Seed: 3793204568
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  assign module_1.id_32 = 0;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_13;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    output wor id_2,
    input supply0 id_3,
    output wor id_4,
    output wor id_5,
    input supply0 id_6,
    input tri1 id_7,
    output tri0 id_8,
    output wand id_9,
    input wor id_10,
    output tri0 id_11,
    output tri0 id_12,
    input tri0 id_13,
    output wand id_14,
    output uwire id_15,
    input wire id_16,
    input tri id_17,
    input supply1 id_18,
    input tri0 id_19,
    input supply0 id_20,
    input tri id_21,
    output tri1 id_22,
    output tri1 id_23,
    output supply1 id_24,
    input uwire id_25,
    output tri1 id_26,
    output logic id_27,
    output supply1 id_28,
    output tri1 id_29,
    output wor id_30,
    input tri id_31,
    output tri1 id_32,
    output supply0 id_33,
    input wand id_34,
    output uwire id_35,
    input supply0 id_36,
    input wire id_37,
    input tri0 id_38,
    input tri id_39
);
  wire id_41;
  wire id_42;
  ;
  xnor primCall (
      id_26,
      id_1,
      id_6,
      id_34,
      id_38,
      id_31,
      id_37,
      id_19,
      id_25,
      id_3,
      id_18,
      id_39,
      id_16,
      id_36,
      id_7,
      id_17,
      id_41,
      id_42,
      id_20,
      id_0
  );
  always @(id_20 == 1) id_27 = -1;
  module_0 modCall_1 (
      id_41,
      id_42,
      id_42,
      id_41,
      id_41,
      id_41,
      id_42,
      id_41,
      id_41,
      id_41,
      id_41,
      id_41
  );
endmodule
