
bme280-f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003588  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  08003694  08003694  00004694  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080036c0  080036c0  0000500c  2**0
                  CONTENTS
  4 .ARM          00000008  080036c0  080036c0  000046c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080036c8  080036c8  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080036c8  080036c8  000046c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080036cc  080036cc  000046cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080036d0  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000100  2000000c  080036dc  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000010c  080036dc  0000510c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000069b5  00000000  00000000  00005035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001423  00000000  00000000  0000b9ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000718  00000000  00000000  0000ce10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000056d  00000000  00000000  0000d528  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015c7b  00000000  00000000  0000da95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009291  00000000  00000000  00023710  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007c8b3  00000000  00000000  0002c9a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a9254  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001d6c  00000000  00000000  000a9298  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000ab004  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800367c 	.word	0x0800367c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	0800367c 	.word	0x0800367c

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	@ 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	3a01      	subs	r2, #1
 8000206:	bf28      	it	cs
 8000208:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800020c:	d2ed      	bcs.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003ba:	2afd      	cmp	r2, #253	@ 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	@ 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	@ 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	@ 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__aeabi_ldivmod>:
 8000608:	b97b      	cbnz	r3, 800062a <__aeabi_ldivmod+0x22>
 800060a:	b972      	cbnz	r2, 800062a <__aeabi_ldivmod+0x22>
 800060c:	2900      	cmp	r1, #0
 800060e:	bfbe      	ittt	lt
 8000610:	2000      	movlt	r0, #0
 8000612:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000616:	e006      	blt.n	8000626 <__aeabi_ldivmod+0x1e>
 8000618:	bf08      	it	eq
 800061a:	2800      	cmpeq	r0, #0
 800061c:	bf1c      	itt	ne
 800061e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000622:	f04f 30ff 	movne.w	r0, #4294967295
 8000626:	f000 b99b 	b.w	8000960 <__aeabi_idiv0>
 800062a:	f1ad 0c08 	sub.w	ip, sp, #8
 800062e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000632:	2900      	cmp	r1, #0
 8000634:	db09      	blt.n	800064a <__aeabi_ldivmod+0x42>
 8000636:	2b00      	cmp	r3, #0
 8000638:	db1a      	blt.n	8000670 <__aeabi_ldivmod+0x68>
 800063a:	f000 f835 	bl	80006a8 <__udivmoddi4>
 800063e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000642:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000646:	b004      	add	sp, #16
 8000648:	4770      	bx	lr
 800064a:	4240      	negs	r0, r0
 800064c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000650:	2b00      	cmp	r3, #0
 8000652:	db1b      	blt.n	800068c <__aeabi_ldivmod+0x84>
 8000654:	f000 f828 	bl	80006a8 <__udivmoddi4>
 8000658:	f8dd e004 	ldr.w	lr, [sp, #4]
 800065c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000660:	b004      	add	sp, #16
 8000662:	4240      	negs	r0, r0
 8000664:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000668:	4252      	negs	r2, r2
 800066a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800066e:	4770      	bx	lr
 8000670:	4252      	negs	r2, r2
 8000672:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000676:	f000 f817 	bl	80006a8 <__udivmoddi4>
 800067a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800067e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000682:	b004      	add	sp, #16
 8000684:	4240      	negs	r0, r0
 8000686:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800068a:	4770      	bx	lr
 800068c:	4252      	negs	r2, r2
 800068e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000692:	f000 f809 	bl	80006a8 <__udivmoddi4>
 8000696:	f8dd e004 	ldr.w	lr, [sp, #4]
 800069a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800069e:	b004      	add	sp, #16
 80006a0:	4252      	negs	r2, r2
 80006a2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80006a6:	4770      	bx	lr

080006a8 <__udivmoddi4>:
 80006a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80006ac:	9d08      	ldr	r5, [sp, #32]
 80006ae:	460c      	mov	r4, r1
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d14e      	bne.n	8000752 <__udivmoddi4+0xaa>
 80006b4:	4694      	mov	ip, r2
 80006b6:	458c      	cmp	ip, r1
 80006b8:	4686      	mov	lr, r0
 80006ba:	fab2 f282 	clz	r2, r2
 80006be:	d962      	bls.n	8000786 <__udivmoddi4+0xde>
 80006c0:	b14a      	cbz	r2, 80006d6 <__udivmoddi4+0x2e>
 80006c2:	f1c2 0320 	rsb	r3, r2, #32
 80006c6:	4091      	lsls	r1, r2
 80006c8:	fa20 f303 	lsr.w	r3, r0, r3
 80006cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80006d0:	4319      	orrs	r1, r3
 80006d2:	fa00 fe02 	lsl.w	lr, r0, r2
 80006d6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80006da:	fbb1 f4f7 	udiv	r4, r1, r7
 80006de:	fb07 1114 	mls	r1, r7, r4, r1
 80006e2:	fa1f f68c 	uxth.w	r6, ip
 80006e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80006ea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80006ee:	fb04 f106 	mul.w	r1, r4, r6
 80006f2:	4299      	cmp	r1, r3
 80006f4:	d90a      	bls.n	800070c <__udivmoddi4+0x64>
 80006f6:	eb1c 0303 	adds.w	r3, ip, r3
 80006fa:	f104 30ff 	add.w	r0, r4, #4294967295
 80006fe:	f080 8110 	bcs.w	8000922 <__udivmoddi4+0x27a>
 8000702:	4299      	cmp	r1, r3
 8000704:	f240 810d 	bls.w	8000922 <__udivmoddi4+0x27a>
 8000708:	3c02      	subs	r4, #2
 800070a:	4463      	add	r3, ip
 800070c:	1a59      	subs	r1, r3, r1
 800070e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000712:	fb07 1110 	mls	r1, r7, r0, r1
 8000716:	fb00 f606 	mul.w	r6, r0, r6
 800071a:	fa1f f38e 	uxth.w	r3, lr
 800071e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000722:	429e      	cmp	r6, r3
 8000724:	d90a      	bls.n	800073c <__udivmoddi4+0x94>
 8000726:	eb1c 0303 	adds.w	r3, ip, r3
 800072a:	f100 31ff 	add.w	r1, r0, #4294967295
 800072e:	f080 80fa 	bcs.w	8000926 <__udivmoddi4+0x27e>
 8000732:	429e      	cmp	r6, r3
 8000734:	f240 80f7 	bls.w	8000926 <__udivmoddi4+0x27e>
 8000738:	4463      	add	r3, ip
 800073a:	3802      	subs	r0, #2
 800073c:	2100      	movs	r1, #0
 800073e:	1b9b      	subs	r3, r3, r6
 8000740:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000744:	b11d      	cbz	r5, 800074e <__udivmoddi4+0xa6>
 8000746:	40d3      	lsrs	r3, r2
 8000748:	2200      	movs	r2, #0
 800074a:	e9c5 3200 	strd	r3, r2, [r5]
 800074e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000752:	428b      	cmp	r3, r1
 8000754:	d905      	bls.n	8000762 <__udivmoddi4+0xba>
 8000756:	b10d      	cbz	r5, 800075c <__udivmoddi4+0xb4>
 8000758:	e9c5 0100 	strd	r0, r1, [r5]
 800075c:	2100      	movs	r1, #0
 800075e:	4608      	mov	r0, r1
 8000760:	e7f5      	b.n	800074e <__udivmoddi4+0xa6>
 8000762:	fab3 f183 	clz	r1, r3
 8000766:	2900      	cmp	r1, #0
 8000768:	d146      	bne.n	80007f8 <__udivmoddi4+0x150>
 800076a:	42a3      	cmp	r3, r4
 800076c:	d302      	bcc.n	8000774 <__udivmoddi4+0xcc>
 800076e:	4290      	cmp	r0, r2
 8000770:	f0c0 80ee 	bcc.w	8000950 <__udivmoddi4+0x2a8>
 8000774:	1a86      	subs	r6, r0, r2
 8000776:	eb64 0303 	sbc.w	r3, r4, r3
 800077a:	2001      	movs	r0, #1
 800077c:	2d00      	cmp	r5, #0
 800077e:	d0e6      	beq.n	800074e <__udivmoddi4+0xa6>
 8000780:	e9c5 6300 	strd	r6, r3, [r5]
 8000784:	e7e3      	b.n	800074e <__udivmoddi4+0xa6>
 8000786:	2a00      	cmp	r2, #0
 8000788:	f040 808f 	bne.w	80008aa <__udivmoddi4+0x202>
 800078c:	eba1 040c 	sub.w	r4, r1, ip
 8000790:	2101      	movs	r1, #1
 8000792:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000796:	fa1f f78c 	uxth.w	r7, ip
 800079a:	fbb4 f6f8 	udiv	r6, r4, r8
 800079e:	fb08 4416 	mls	r4, r8, r6, r4
 80007a2:	fb07 f006 	mul.w	r0, r7, r6
 80007a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80007aa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80007ae:	4298      	cmp	r0, r3
 80007b0:	d908      	bls.n	80007c4 <__udivmoddi4+0x11c>
 80007b2:	eb1c 0303 	adds.w	r3, ip, r3
 80007b6:	f106 34ff 	add.w	r4, r6, #4294967295
 80007ba:	d202      	bcs.n	80007c2 <__udivmoddi4+0x11a>
 80007bc:	4298      	cmp	r0, r3
 80007be:	f200 80cb 	bhi.w	8000958 <__udivmoddi4+0x2b0>
 80007c2:	4626      	mov	r6, r4
 80007c4:	1a1c      	subs	r4, r3, r0
 80007c6:	fbb4 f0f8 	udiv	r0, r4, r8
 80007ca:	fb08 4410 	mls	r4, r8, r0, r4
 80007ce:	fb00 f707 	mul.w	r7, r0, r7
 80007d2:	fa1f f38e 	uxth.w	r3, lr
 80007d6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80007da:	429f      	cmp	r7, r3
 80007dc:	d908      	bls.n	80007f0 <__udivmoddi4+0x148>
 80007de:	eb1c 0303 	adds.w	r3, ip, r3
 80007e2:	f100 34ff 	add.w	r4, r0, #4294967295
 80007e6:	d202      	bcs.n	80007ee <__udivmoddi4+0x146>
 80007e8:	429f      	cmp	r7, r3
 80007ea:	f200 80ae 	bhi.w	800094a <__udivmoddi4+0x2a2>
 80007ee:	4620      	mov	r0, r4
 80007f0:	1bdb      	subs	r3, r3, r7
 80007f2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80007f6:	e7a5      	b.n	8000744 <__udivmoddi4+0x9c>
 80007f8:	f1c1 0720 	rsb	r7, r1, #32
 80007fc:	408b      	lsls	r3, r1
 80007fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000802:	ea4c 0c03 	orr.w	ip, ip, r3
 8000806:	fa24 f607 	lsr.w	r6, r4, r7
 800080a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800080e:	fbb6 f8f9 	udiv	r8, r6, r9
 8000812:	fa1f fe8c 	uxth.w	lr, ip
 8000816:	fb09 6618 	mls	r6, r9, r8, r6
 800081a:	fa20 f307 	lsr.w	r3, r0, r7
 800081e:	408c      	lsls	r4, r1
 8000820:	fa00 fa01 	lsl.w	sl, r0, r1
 8000824:	fb08 f00e 	mul.w	r0, r8, lr
 8000828:	431c      	orrs	r4, r3
 800082a:	0c23      	lsrs	r3, r4, #16
 800082c:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000830:	4298      	cmp	r0, r3
 8000832:	fa02 f201 	lsl.w	r2, r2, r1
 8000836:	d90a      	bls.n	800084e <__udivmoddi4+0x1a6>
 8000838:	eb1c 0303 	adds.w	r3, ip, r3
 800083c:	f108 36ff 	add.w	r6, r8, #4294967295
 8000840:	f080 8081 	bcs.w	8000946 <__udivmoddi4+0x29e>
 8000844:	4298      	cmp	r0, r3
 8000846:	d97e      	bls.n	8000946 <__udivmoddi4+0x29e>
 8000848:	f1a8 0802 	sub.w	r8, r8, #2
 800084c:	4463      	add	r3, ip
 800084e:	1a1e      	subs	r6, r3, r0
 8000850:	fbb6 f3f9 	udiv	r3, r6, r9
 8000854:	fb09 6613 	mls	r6, r9, r3, r6
 8000858:	fb03 fe0e 	mul.w	lr, r3, lr
 800085c:	b2a4      	uxth	r4, r4
 800085e:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8000862:	45a6      	cmp	lr, r4
 8000864:	d908      	bls.n	8000878 <__udivmoddi4+0x1d0>
 8000866:	eb1c 0404 	adds.w	r4, ip, r4
 800086a:	f103 30ff 	add.w	r0, r3, #4294967295
 800086e:	d266      	bcs.n	800093e <__udivmoddi4+0x296>
 8000870:	45a6      	cmp	lr, r4
 8000872:	d964      	bls.n	800093e <__udivmoddi4+0x296>
 8000874:	3b02      	subs	r3, #2
 8000876:	4464      	add	r4, ip
 8000878:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 800087c:	fba0 8302 	umull	r8, r3, r0, r2
 8000880:	eba4 040e 	sub.w	r4, r4, lr
 8000884:	429c      	cmp	r4, r3
 8000886:	46c6      	mov	lr, r8
 8000888:	461e      	mov	r6, r3
 800088a:	d350      	bcc.n	800092e <__udivmoddi4+0x286>
 800088c:	d04d      	beq.n	800092a <__udivmoddi4+0x282>
 800088e:	b155      	cbz	r5, 80008a6 <__udivmoddi4+0x1fe>
 8000890:	ebba 030e 	subs.w	r3, sl, lr
 8000894:	eb64 0406 	sbc.w	r4, r4, r6
 8000898:	fa04 f707 	lsl.w	r7, r4, r7
 800089c:	40cb      	lsrs	r3, r1
 800089e:	431f      	orrs	r7, r3
 80008a0:	40cc      	lsrs	r4, r1
 80008a2:	e9c5 7400 	strd	r7, r4, [r5]
 80008a6:	2100      	movs	r1, #0
 80008a8:	e751      	b.n	800074e <__udivmoddi4+0xa6>
 80008aa:	fa0c fc02 	lsl.w	ip, ip, r2
 80008ae:	f1c2 0320 	rsb	r3, r2, #32
 80008b2:	40d9      	lsrs	r1, r3
 80008b4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80008b8:	fa20 f303 	lsr.w	r3, r0, r3
 80008bc:	fa00 fe02 	lsl.w	lr, r0, r2
 80008c0:	fbb1 f0f8 	udiv	r0, r1, r8
 80008c4:	fb08 1110 	mls	r1, r8, r0, r1
 80008c8:	4094      	lsls	r4, r2
 80008ca:	431c      	orrs	r4, r3
 80008cc:	fa1f f78c 	uxth.w	r7, ip
 80008d0:	0c23      	lsrs	r3, r4, #16
 80008d2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80008d6:	fb00 f107 	mul.w	r1, r0, r7
 80008da:	4299      	cmp	r1, r3
 80008dc:	d908      	bls.n	80008f0 <__udivmoddi4+0x248>
 80008de:	eb1c 0303 	adds.w	r3, ip, r3
 80008e2:	f100 36ff 	add.w	r6, r0, #4294967295
 80008e6:	d22c      	bcs.n	8000942 <__udivmoddi4+0x29a>
 80008e8:	4299      	cmp	r1, r3
 80008ea:	d92a      	bls.n	8000942 <__udivmoddi4+0x29a>
 80008ec:	3802      	subs	r0, #2
 80008ee:	4463      	add	r3, ip
 80008f0:	1a5b      	subs	r3, r3, r1
 80008f2:	fbb3 f1f8 	udiv	r1, r3, r8
 80008f6:	fb08 3311 	mls	r3, r8, r1, r3
 80008fa:	b2a4      	uxth	r4, r4
 80008fc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000900:	fb01 f307 	mul.w	r3, r1, r7
 8000904:	42a3      	cmp	r3, r4
 8000906:	d908      	bls.n	800091a <__udivmoddi4+0x272>
 8000908:	eb1c 0404 	adds.w	r4, ip, r4
 800090c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000910:	d213      	bcs.n	800093a <__udivmoddi4+0x292>
 8000912:	42a3      	cmp	r3, r4
 8000914:	d911      	bls.n	800093a <__udivmoddi4+0x292>
 8000916:	3902      	subs	r1, #2
 8000918:	4464      	add	r4, ip
 800091a:	1ae4      	subs	r4, r4, r3
 800091c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000920:	e73b      	b.n	800079a <__udivmoddi4+0xf2>
 8000922:	4604      	mov	r4, r0
 8000924:	e6f2      	b.n	800070c <__udivmoddi4+0x64>
 8000926:	4608      	mov	r0, r1
 8000928:	e708      	b.n	800073c <__udivmoddi4+0x94>
 800092a:	45c2      	cmp	sl, r8
 800092c:	d2af      	bcs.n	800088e <__udivmoddi4+0x1e6>
 800092e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000932:	eb63 060c 	sbc.w	r6, r3, ip
 8000936:	3801      	subs	r0, #1
 8000938:	e7a9      	b.n	800088e <__udivmoddi4+0x1e6>
 800093a:	4631      	mov	r1, r6
 800093c:	e7ed      	b.n	800091a <__udivmoddi4+0x272>
 800093e:	4603      	mov	r3, r0
 8000940:	e79a      	b.n	8000878 <__udivmoddi4+0x1d0>
 8000942:	4630      	mov	r0, r6
 8000944:	e7d4      	b.n	80008f0 <__udivmoddi4+0x248>
 8000946:	46b0      	mov	r8, r6
 8000948:	e781      	b.n	800084e <__udivmoddi4+0x1a6>
 800094a:	4463      	add	r3, ip
 800094c:	3802      	subs	r0, #2
 800094e:	e74f      	b.n	80007f0 <__udivmoddi4+0x148>
 8000950:	4606      	mov	r6, r0
 8000952:	4623      	mov	r3, r4
 8000954:	4608      	mov	r0, r1
 8000956:	e711      	b.n	800077c <__udivmoddi4+0xd4>
 8000958:	3e02      	subs	r6, #2
 800095a:	4463      	add	r3, ip
 800095c:	e732      	b.n	80007c4 <__udivmoddi4+0x11c>
 800095e:	bf00      	nop

08000960 <__aeabi_idiv0>:
 8000960:	4770      	bx	lr
 8000962:	bf00      	nop

08000964 <BME280_wireWriteRegister>:
#include "BME280.h"
#include <stdbool.h>

// Escrever nos registradores (8bit)
static void BME280_wireWriteRegister(BME280_HandleTypeDef *BME280, uint8_t reg, uint8_t value) {
 8000964:	b580      	push	{r7, lr}
 8000966:	b086      	sub	sp, #24
 8000968:	af02      	add	r7, sp, #8
 800096a:	6078      	str	r0, [r7, #4]
 800096c:	460b      	mov	r3, r1
 800096e:	70fb      	strb	r3, [r7, #3]
 8000970:	4613      	mov	r3, r2
 8000972:	70bb      	strb	r3, [r7, #2]
	uint8_t cmd_buff[2];
    cmd_buff[0] = reg;
 8000974:	78fb      	ldrb	r3, [r7, #3]
 8000976:	733b      	strb	r3, [r7, #12]
	cmd_buff[1] = value;
 8000978:	78bb      	ldrb	r3, [r7, #2]
 800097a:	737b      	strb	r3, [r7, #13]

	HAL_I2C_Master_Transmit(&BME280->I2C_h, (BME280->ADDR << 1),(uint8_t*)cmd_buff,2,1000);
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 8000988:	005b      	lsls	r3, r3, #1
 800098a:	b299      	uxth	r1, r3
 800098c:	f107 020c 	add.w	r2, r7, #12
 8000990:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000994:	9300      	str	r3, [sp, #0]
 8000996:	2302      	movs	r3, #2
 8000998:	f001 fb4a 	bl	8002030 <HAL_I2C_Master_Transmit>
}
 800099c:	bf00      	nop
 800099e:	3710      	adds	r7, #16
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd80      	pop	{r7, pc}

080009a4 <BME280_wireReadRegister>:

// Ler dos registradores (n*8bit)
static void BME280_wireReadRegister(BME280_HandleTypeDef *BME280, uint8_t reg, uint8_t *rx_buff, size_t size) {
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b086      	sub	sp, #24
 80009a8:	af02      	add	r7, sp, #8
 80009aa:	60f8      	str	r0, [r7, #12]
 80009ac:	607a      	str	r2, [r7, #4]
 80009ae:	603b      	str	r3, [r7, #0]
 80009b0:	460b      	mov	r3, r1
 80009b2:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(&BME280->I2C_h, (BME280->ADDR << 1), &reg, 1, 1000);
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 80009ba:	68fb      	ldr	r3, [r7, #12]
 80009bc:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 80009c0:	005b      	lsls	r3, r3, #1
 80009c2:	b299      	uxth	r1, r3
 80009c4:	f107 020b 	add.w	r2, r7, #11
 80009c8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009cc:	9300      	str	r3, [sp, #0]
 80009ce:	2301      	movs	r3, #1
 80009d0:	f001 fb2e 	bl	8002030 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&BME280->I2C_h, (BME280->ADDR << 1), rx_buff, size, 1000);
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 80009da:	68fb      	ldr	r3, [r7, #12]
 80009dc:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 80009e0:	005b      	lsls	r3, r3, #1
 80009e2:	b299      	uxth	r1, r3
 80009e4:	683b      	ldr	r3, [r7, #0]
 80009e6:	b29b      	uxth	r3, r3
 80009e8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80009ec:	9200      	str	r2, [sp, #0]
 80009ee:	687a      	ldr	r2, [r7, #4]
 80009f0:	f001 fc1c 	bl	800222c <HAL_I2C_Master_Receive>
}
 80009f4:	bf00      	nop
 80009f6:	3710      	adds	r7, #16
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd80      	pop	{r7, pc}

080009fc <BME280_readCalData>:

// Ler os dados de calibração do sensor
static void BME280_readCalData(BME280_HandleTypeDef *BME280) {
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b08a      	sub	sp, #40	@ 0x28
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
	uint8_t cmd_buff1[24];
	uint8_t cmd_buff2[7];

	BME280_wireReadRegister(BME280, CAL_REG_DIG_1, cmd_buff1, 24);
 8000a04:	f107 0210 	add.w	r2, r7, #16
 8000a08:	2318      	movs	r3, #24
 8000a0a:	2188      	movs	r1, #136	@ 0x88
 8000a0c:	6878      	ldr	r0, [r7, #4]
 8000a0e:	f7ff ffc9 	bl	80009a4 <BME280_wireReadRegister>

	BME280->dig_T1 = (cmd_buff1[1] << 8) | cmd_buff1[0];
 8000a12:	7c7b      	ldrb	r3, [r7, #17]
 8000a14:	021b      	lsls	r3, r3, #8
 8000a16:	b21a      	sxth	r2, r3
 8000a18:	7c3b      	ldrb	r3, [r7, #16]
 8000a1a:	b21b      	sxth	r3, r3
 8000a1c:	4313      	orrs	r3, r2
 8000a1e:	b21b      	sxth	r3, r3
 8000a20:	b29a      	uxth	r2, r3
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	801a      	strh	r2, [r3, #0]
	BME280->dig_T2 = (cmd_buff1[3] << 8) | cmd_buff1[2];
 8000a26:	7cfb      	ldrb	r3, [r7, #19]
 8000a28:	021b      	lsls	r3, r3, #8
 8000a2a:	b21a      	sxth	r2, r3
 8000a2c:	7cbb      	ldrb	r3, [r7, #18]
 8000a2e:	b21b      	sxth	r3, r3
 8000a30:	4313      	orrs	r3, r2
 8000a32:	b21a      	sxth	r2, r3
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	805a      	strh	r2, [r3, #2]
	BME280->dig_T3 = (cmd_buff1[5] << 8) | cmd_buff1[4];
 8000a38:	7d7b      	ldrb	r3, [r7, #21]
 8000a3a:	021b      	lsls	r3, r3, #8
 8000a3c:	b21a      	sxth	r2, r3
 8000a3e:	7d3b      	ldrb	r3, [r7, #20]
 8000a40:	b21b      	sxth	r3, r3
 8000a42:	4313      	orrs	r3, r2
 8000a44:	b21a      	sxth	r2, r3
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	809a      	strh	r2, [r3, #4]
	BME280->dig_P1 = (cmd_buff1[7] << 8) | cmd_buff1[6];
 8000a4a:	7dfb      	ldrb	r3, [r7, #23]
 8000a4c:	021b      	lsls	r3, r3, #8
 8000a4e:	b21a      	sxth	r2, r3
 8000a50:	7dbb      	ldrb	r3, [r7, #22]
 8000a52:	b21b      	sxth	r3, r3
 8000a54:	4313      	orrs	r3, r2
 8000a56:	b21b      	sxth	r3, r3
 8000a58:	b29a      	uxth	r2, r3
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	80da      	strh	r2, [r3, #6]
	BME280->dig_P2 = (cmd_buff1[9] << 8) | cmd_buff1[8];
 8000a5e:	7e7b      	ldrb	r3, [r7, #25]
 8000a60:	021b      	lsls	r3, r3, #8
 8000a62:	b21a      	sxth	r2, r3
 8000a64:	7e3b      	ldrb	r3, [r7, #24]
 8000a66:	b21b      	sxth	r3, r3
 8000a68:	4313      	orrs	r3, r2
 8000a6a:	b21a      	sxth	r2, r3
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	811a      	strh	r2, [r3, #8]
	BME280->dig_P3 = (cmd_buff1[11] << 8) | cmd_buff1[10];
 8000a70:	7efb      	ldrb	r3, [r7, #27]
 8000a72:	021b      	lsls	r3, r3, #8
 8000a74:	b21a      	sxth	r2, r3
 8000a76:	7ebb      	ldrb	r3, [r7, #26]
 8000a78:	b21b      	sxth	r3, r3
 8000a7a:	4313      	orrs	r3, r2
 8000a7c:	b21a      	sxth	r2, r3
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	815a      	strh	r2, [r3, #10]
	BME280->dig_P4 = (cmd_buff1[13] << 8) | cmd_buff1[12];
 8000a82:	7f7b      	ldrb	r3, [r7, #29]
 8000a84:	021b      	lsls	r3, r3, #8
 8000a86:	b21a      	sxth	r2, r3
 8000a88:	7f3b      	ldrb	r3, [r7, #28]
 8000a8a:	b21b      	sxth	r3, r3
 8000a8c:	4313      	orrs	r3, r2
 8000a8e:	b21a      	sxth	r2, r3
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	819a      	strh	r2, [r3, #12]
	BME280->dig_P5 = (cmd_buff1[15] << 8) | cmd_buff1[14];
 8000a94:	7ffb      	ldrb	r3, [r7, #31]
 8000a96:	021b      	lsls	r3, r3, #8
 8000a98:	b21a      	sxth	r2, r3
 8000a9a:	7fbb      	ldrb	r3, [r7, #30]
 8000a9c:	b21b      	sxth	r3, r3
 8000a9e:	4313      	orrs	r3, r2
 8000aa0:	b21a      	sxth	r2, r3
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	81da      	strh	r2, [r3, #14]
	BME280->dig_P6 = (cmd_buff1[17] << 8) | cmd_buff1[16];
 8000aa6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8000aaa:	021b      	lsls	r3, r3, #8
 8000aac:	b21a      	sxth	r2, r3
 8000aae:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000ab2:	b21b      	sxth	r3, r3
 8000ab4:	4313      	orrs	r3, r2
 8000ab6:	b21a      	sxth	r2, r3
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	821a      	strh	r2, [r3, #16]
	BME280->dig_P7 = (cmd_buff1[19] << 8) | cmd_buff1[18];
 8000abc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000ac0:	021b      	lsls	r3, r3, #8
 8000ac2:	b21a      	sxth	r2, r3
 8000ac4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8000ac8:	b21b      	sxth	r3, r3
 8000aca:	4313      	orrs	r3, r2
 8000acc:	b21a      	sxth	r2, r3
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	825a      	strh	r2, [r3, #18]
	BME280->dig_P8 = (cmd_buff1[21] << 8) | cmd_buff1[20];
 8000ad2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000ad6:	021b      	lsls	r3, r3, #8
 8000ad8:	b21a      	sxth	r2, r3
 8000ada:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000ade:	b21b      	sxth	r3, r3
 8000ae0:	4313      	orrs	r3, r2
 8000ae2:	b21a      	sxth	r2, r3
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	829a      	strh	r2, [r3, #20]
	BME280->dig_P9 = (cmd_buff1[23] << 8) | cmd_buff1[22];
 8000ae8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000aec:	021b      	lsls	r3, r3, #8
 8000aee:	b21a      	sxth	r2, r3
 8000af0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000af4:	b21b      	sxth	r3, r3
 8000af6:	4313      	orrs	r3, r2
 8000af8:	b21a      	sxth	r2, r3
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	82da      	strh	r2, [r3, #22]

	BME280_wireReadRegister(BME280, CAL_REG_DIG_2,  &BME280->dig_H1, 1);
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	f103 0218 	add.w	r2, r3, #24
 8000b04:	2301      	movs	r3, #1
 8000b06:	21a1      	movs	r1, #161	@ 0xa1
 8000b08:	6878      	ldr	r0, [r7, #4]
 8000b0a:	f7ff ff4b 	bl	80009a4 <BME280_wireReadRegister>

	BME280_wireReadRegister(BME280, CAL_REG_DIG_3, cmd_buff2, 7);
 8000b0e:	f107 0208 	add.w	r2, r7, #8
 8000b12:	2307      	movs	r3, #7
 8000b14:	21e1      	movs	r1, #225	@ 0xe1
 8000b16:	6878      	ldr	r0, [r7, #4]
 8000b18:	f7ff ff44 	bl	80009a4 <BME280_wireReadRegister>

	BME280->dig_H2 = (cmd_buff2[1] << 8) | cmd_buff2[0];
 8000b1c:	7a7b      	ldrb	r3, [r7, #9]
 8000b1e:	021b      	lsls	r3, r3, #8
 8000b20:	b21a      	sxth	r2, r3
 8000b22:	7a3b      	ldrb	r3, [r7, #8]
 8000b24:	b21b      	sxth	r3, r3
 8000b26:	4313      	orrs	r3, r2
 8000b28:	b21a      	sxth	r2, r3
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	835a      	strh	r2, [r3, #26]
	BME280->dig_H3 = cmd_buff2[2];
 8000b2e:	7aba      	ldrb	r2, [r7, #10]
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	771a      	strb	r2, [r3, #28]
	BME280->dig_H4 = (cmd_buff2[3] << 4) | (cmd_buff2[4] & 0x0F);
 8000b34:	7afb      	ldrb	r3, [r7, #11]
 8000b36:	011b      	lsls	r3, r3, #4
 8000b38:	b21a      	sxth	r2, r3
 8000b3a:	7b3b      	ldrb	r3, [r7, #12]
 8000b3c:	b21b      	sxth	r3, r3
 8000b3e:	f003 030f 	and.w	r3, r3, #15
 8000b42:	b21b      	sxth	r3, r3
 8000b44:	4313      	orrs	r3, r2
 8000b46:	b21a      	sxth	r2, r3
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	83da      	strh	r2, [r3, #30]
	BME280->dig_H5 = (cmd_buff2[4] >> 4) | (cmd_buff2[5] << 4);
 8000b4c:	7b3b      	ldrb	r3, [r7, #12]
 8000b4e:	091b      	lsrs	r3, r3, #4
 8000b50:	b2db      	uxtb	r3, r3
 8000b52:	b21a      	sxth	r2, r3
 8000b54:	7b7b      	ldrb	r3, [r7, #13]
 8000b56:	011b      	lsls	r3, r3, #4
 8000b58:	b21b      	sxth	r3, r3
 8000b5a:	4313      	orrs	r3, r2
 8000b5c:	b21a      	sxth	r2, r3
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	841a      	strh	r2, [r3, #32]
	BME280->dig_H6 = cmd_buff2[6];
 8000b62:	7bbb      	ldrb	r3, [r7, #14]
 8000b64:	b25a      	sxtb	r2, r3
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 8000b6c:	bf00      	nop
 8000b6e:	3728      	adds	r7, #40	@ 0x28
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}

08000b74 <BME280_initDefault>:

// Inicializa o sensor com os parâmetros padrão, se o chip não for BME retorna false
bool BME280_initDefault(BME280_HandleTypeDef *BME280, I2C_HandleTypeDef I2C_Handle) {
 8000b74:	b084      	sub	sp, #16
 8000b76:	b580      	push	{r7, lr}
 8000b78:	b084      	sub	sp, #16
 8000b7a:	af00      	add	r7, sp, #0
 8000b7c:	6078      	str	r0, [r7, #4]
 8000b7e:	f107 001c 	add.w	r0, r7, #28
 8000b82:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	BME280->ADDR = BME280_ADDRESS_GND;
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	2276      	movs	r2, #118	@ 0x76
 8000b8a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
	BME280->I2C_h = I2C_Handle;
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	3324      	adds	r3, #36	@ 0x24
 8000b92:	f107 011c 	add.w	r1, r7, #28
 8000b96:	2254      	movs	r2, #84	@ 0x54
 8000b98:	4618      	mov	r0, r3
 8000b9a:	f002 fd61 	bl	8003660 <memcpy>

	uint8_t chip_id;
	BME280_wireReadRegister(BME280, ID_REG, &chip_id, 1);
 8000b9e:	f107 020f 	add.w	r2, r7, #15
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	21d0      	movs	r1, #208	@ 0xd0
 8000ba6:	6878      	ldr	r0, [r7, #4]
 8000ba8:	f7ff fefc 	bl	80009a4 <BME280_wireReadRegister>
	if (chip_id != CHIP_ID_BME280) return false;
 8000bac:	7bfb      	ldrb	r3, [r7, #15]
 8000bae:	2b60      	cmp	r3, #96	@ 0x60
 8000bb0:	d001      	beq.n	8000bb6 <BME280_initDefault+0x42>
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	e03e      	b.n	8000c34 <BME280_initDefault+0xc0>

	BME280_wireWriteRegister(BME280, RESET_REG, RESET_VALUE);
 8000bb6:	22b6      	movs	r2, #182	@ 0xb6
 8000bb8:	21e0      	movs	r1, #224	@ 0xe0
 8000bba:	6878      	ldr	r0, [r7, #4]
 8000bbc:	f7ff fed2 	bl	8000964 <BME280_wireWriteRegister>
	HAL_Delay(20);
 8000bc0:	2014      	movs	r0, #20
 8000bc2:	f000 fe6d 	bl	80018a0 <HAL_Delay>

	BME280_readCalData(BME280);
 8000bc6:	6878      	ldr	r0, [r7, #4]
 8000bc8:	f7ff ff18 	bl	80009fc <BME280_readCalData>
	HAL_Delay(20);
 8000bcc:	2014      	movs	r0, #20
 8000bce:	f000 fe67 	bl	80018a0 <HAL_Delay>

	BME280_wireWriteRegister(BME280, CFG_REG, CFG_REG_DEFAULT);
 8000bd2:	2240      	movs	r2, #64	@ 0x40
 8000bd4:	21f5      	movs	r1, #245	@ 0xf5
 8000bd6:	6878      	ldr	r0, [r7, #4]
 8000bd8:	f7ff fec4 	bl	8000964 <BME280_wireWriteRegister>
	HAL_Delay(20);
 8000bdc:	2014      	movs	r0, #20
 8000bde:	f000 fe5f 	bl	80018a0 <HAL_Delay>
	BME280_wireWriteRegister(BME280, CTRL_REG_2, CTRL_REG_2_DEFAULT);
 8000be2:	2201      	movs	r2, #1
 8000be4:	21f2      	movs	r1, #242	@ 0xf2
 8000be6:	6878      	ldr	r0, [r7, #4]
 8000be8:	f7ff febc 	bl	8000964 <BME280_wireWriteRegister>
	HAL_Delay(20);
 8000bec:	2014      	movs	r0, #20
 8000bee:	f000 fe57 	bl	80018a0 <HAL_Delay>
	BME280_wireWriteRegister(BME280, CTRL_REG_1, CTRL_REG_1_DEFAULT);
 8000bf2:	2227      	movs	r2, #39	@ 0x27
 8000bf4:	21f4      	movs	r1, #244	@ 0xf4
 8000bf6:	6878      	ldr	r0, [r7, #4]
 8000bf8:	f7ff feb4 	bl	8000964 <BME280_wireWriteRegister>
	HAL_Delay(20);
 8000bfc:	2014      	movs	r0, #20
 8000bfe:	f000 fe4f 	bl	80018a0 <HAL_Delay>

	BME280->CONFIG.STDBY = BME280_STDBY_2x;
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	2202      	movs	r2, #2
 8000c06:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
	BME280->CONFIG.FILTER = BME280_FILTER_OFF;
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
	BME280->CONFIG.MODE = BME280_MODE_SLEEP;
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	2200      	movs	r2, #0
 8000c16:	f883 2079 	strb.w	r2, [r3, #121]	@ 0x79
	BME280->CONFIG.TEMP_OVERSAMPLING = BME280_OS_1x;
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	f883 207a 	strb.w	r2, [r3, #122]	@ 0x7a
	BME280->CONFIG.PSSR_OVERSAMPLING = BME280_OS_1x;
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	2201      	movs	r2, #1
 8000c26:	f883 207b 	strb.w	r2, [r3, #123]	@ 0x7b
	BME280->CONFIG.HMDT_OVERSAMPLING = BME280_OS_1x;
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	2201      	movs	r2, #1
 8000c2e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

	return true;
 8000c32:	2301      	movs	r3, #1
}
 8000c34:	4618      	mov	r0, r3
 8000c36:	3710      	adds	r7, #16
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000c3e:	b004      	add	sp, #16
 8000c40:	4770      	bx	lr

08000c42 <BME280_compensateTemp>:

// Algoritmos de compensação
static int32_t BME280_compensateTemp(BME280_HandleTypeDef *BME280, int32_t adc_temp, int32_t *fine_temp) {
 8000c42:	b480      	push	{r7}
 8000c44:	b087      	sub	sp, #28
 8000c46:	af00      	add	r7, sp, #0
 8000c48:	60f8      	str	r0, [r7, #12]
 8000c4a:	60b9      	str	r1, [r7, #8]
 8000c4c:	607a      	str	r2, [r7, #4]
	int32_t var1, var2;

	var1 = ((((adc_temp >> 3) - ((int32_t) BME280->dig_T1 << 1)))
 8000c4e:	68bb      	ldr	r3, [r7, #8]
 8000c50:	10da      	asrs	r2, r3, #3
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	881b      	ldrh	r3, [r3, #0]
 8000c56:	005b      	lsls	r3, r3, #1
 8000c58:	1ad3      	subs	r3, r2, r3
			* (int32_t) BME280->dig_T2) >> 11;
 8000c5a:	68fa      	ldr	r2, [r7, #12]
 8000c5c:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8000c60:	fb02 f303 	mul.w	r3, r2, r3
	var1 = ((((adc_temp >> 3) - ((int32_t) BME280->dig_T1 << 1)))
 8000c64:	12db      	asrs	r3, r3, #11
 8000c66:	617b      	str	r3, [r7, #20]
	var2 = (((((adc_temp >> 4) - (int32_t) BME280->dig_T1)
 8000c68:	68bb      	ldr	r3, [r7, #8]
 8000c6a:	111b      	asrs	r3, r3, #4
 8000c6c:	68fa      	ldr	r2, [r7, #12]
 8000c6e:	8812      	ldrh	r2, [r2, #0]
 8000c70:	1a9b      	subs	r3, r3, r2
			* ((adc_temp >> 4) - (int32_t) BME280->dig_T1)) >> 12)
 8000c72:	68ba      	ldr	r2, [r7, #8]
 8000c74:	1112      	asrs	r2, r2, #4
 8000c76:	68f9      	ldr	r1, [r7, #12]
 8000c78:	8809      	ldrh	r1, [r1, #0]
 8000c7a:	1a52      	subs	r2, r2, r1
 8000c7c:	fb02 f303 	mul.w	r3, r2, r3
 8000c80:	131b      	asrs	r3, r3, #12
			* (int32_t) BME280->dig_T3) >> 14;
 8000c82:	68fa      	ldr	r2, [r7, #12]
 8000c84:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8000c88:	fb02 f303 	mul.w	r3, r2, r3
	var2 = (((((adc_temp >> 4) - (int32_t) BME280->dig_T1)
 8000c8c:	139b      	asrs	r3, r3, #14
 8000c8e:	613b      	str	r3, [r7, #16]

	*fine_temp = var1 + var2;
 8000c90:	697a      	ldr	r2, [r7, #20]
 8000c92:	693b      	ldr	r3, [r7, #16]
 8000c94:	441a      	add	r2, r3
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	601a      	str	r2, [r3, #0]
	return (*fine_temp * 5 + 128) >> 8;
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	681a      	ldr	r2, [r3, #0]
 8000c9e:	4613      	mov	r3, r2
 8000ca0:	009b      	lsls	r3, r3, #2
 8000ca2:	4413      	add	r3, r2
 8000ca4:	3380      	adds	r3, #128	@ 0x80
 8000ca6:	121b      	asrs	r3, r3, #8
}
 8000ca8:	4618      	mov	r0, r3
 8000caa:	371c      	adds	r7, #28
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bc80      	pop	{r7}
 8000cb0:	4770      	bx	lr

08000cb2 <BME280_compensatePssr>:

static uint32_t BME280_compensatePssr(BME280_HandleTypeDef *BME280, int32_t adc_press, int32_t fine_temp) {
 8000cb2:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000cb6:	b0cc      	sub	sp, #304	@ 0x130
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
 8000cbe:	f8c7 1110 	str.w	r1, [r7, #272]	@ 0x110
 8000cc2:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
	int64_t var1, var2, p;

	var1 = (int64_t) fine_temp - 128000;
 8000cc6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000cca:	17da      	asrs	r2, r3, #31
 8000ccc:	461c      	mov	r4, r3
 8000cce:	4615      	mov	r5, r2
 8000cd0:	f5b4 3afa 	subs.w	sl, r4, #128000	@ 0x1f400
 8000cd4:	f145 3bff 	adc.w	fp, r5, #4294967295
 8000cd8:	e9c7 ab4a 	strd	sl, fp, [r7, #296]	@ 0x128
	var2 = var1 * var1 * (int64_t) BME280->dig_P6;
 8000cdc:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8000ce0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000ce4:	fb03 f102 	mul.w	r1, r3, r2
 8000ce8:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8000cec:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000cf0:	fb02 f303 	mul.w	r3, r2, r3
 8000cf4:	18ca      	adds	r2, r1, r3
 8000cf6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000cfa:	fba3 8903 	umull	r8, r9, r3, r3
 8000cfe:	eb02 0309 	add.w	r3, r2, r9
 8000d02:	4699      	mov	r9, r3
 8000d04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000d08:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8000d0c:	b21b      	sxth	r3, r3
 8000d0e:	17da      	asrs	r2, r3, #31
 8000d10:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8000d14:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8000d18:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	fb03 f209 	mul.w	r2, r3, r9
 8000d22:	460b      	mov	r3, r1
 8000d24:	fb08 f303 	mul.w	r3, r8, r3
 8000d28:	4413      	add	r3, r2
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	fba8 2102 	umull	r2, r1, r8, r2
 8000d30:	f8c7 10c4 	str.w	r1, [r7, #196]	@ 0xc4
 8000d34:	f8c7 20c0 	str.w	r2, [r7, #192]	@ 0xc0
 8000d38:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8000d3c:	4413      	add	r3, r2
 8000d3e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8000d42:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	@ 0xc0
 8000d46:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
 8000d4a:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	var2 = var2 + ((var1 * (int64_t) BME280->dig_P5) << 17);
 8000d4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000d52:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000d56:	b21b      	sxth	r3, r3
 8000d58:	17da      	asrs	r2, r3, #31
 8000d5a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8000d5e:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8000d62:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000d66:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 8000d6a:	462a      	mov	r2, r5
 8000d6c:	fb02 f203 	mul.w	r2, r2, r3
 8000d70:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8000d74:	4621      	mov	r1, r4
 8000d76:	fb01 f303 	mul.w	r3, r1, r3
 8000d7a:	441a      	add	r2, r3
 8000d7c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000d80:	4621      	mov	r1, r4
 8000d82:	fba3 3101 	umull	r3, r1, r3, r1
 8000d86:	f8c7 1104 	str.w	r1, [r7, #260]	@ 0x104
 8000d8a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8000d8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000d92:	18d3      	adds	r3, r2, r3
 8000d94:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8000d98:	f04f 0000 	mov.w	r0, #0
 8000d9c:	f04f 0100 	mov.w	r1, #0
 8000da0:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8000da4:	462b      	mov	r3, r5
 8000da6:	0459      	lsls	r1, r3, #17
 8000da8:	4622      	mov	r2, r4
 8000daa:	ea41 31d2 	orr.w	r1, r1, r2, lsr #15
 8000dae:	4623      	mov	r3, r4
 8000db0:	0458      	lsls	r0, r3, #17
 8000db2:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8000db6:	1814      	adds	r4, r2, r0
 8000db8:	643c      	str	r4, [r7, #64]	@ 0x40
 8000dba:	414b      	adcs	r3, r1
 8000dbc:	647b      	str	r3, [r7, #68]	@ 0x44
 8000dbe:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8000dc2:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	var2 = var2 + (((int64_t) BME280->dig_P4) << 35);
 8000dc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000dca:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8000dce:	b21b      	sxth	r3, r3
 8000dd0:	17da      	asrs	r2, r3, #31
 8000dd2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8000dd6:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8000dda:	f04f 0000 	mov.w	r0, #0
 8000dde:	f04f 0100 	mov.w	r1, #0
 8000de2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8000de6:	00d9      	lsls	r1, r3, #3
 8000de8:	2000      	movs	r0, #0
 8000dea:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8000dee:	1814      	adds	r4, r2, r0
 8000df0:	63bc      	str	r4, [r7, #56]	@ 0x38
 8000df2:	414b      	adcs	r3, r1
 8000df4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000df6:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 8000dfa:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	var1 = ((var1 * var1 * (int64_t) BME280->dig_P3) >> 8)
 8000dfe:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8000e02:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000e06:	fb03 f102 	mul.w	r1, r3, r2
 8000e0a:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8000e0e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000e12:	fb02 f303 	mul.w	r3, r2, r3
 8000e16:	18ca      	adds	r2, r1, r3
 8000e18:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000e1c:	fba3 3103 	umull	r3, r1, r3, r3
 8000e20:	f8c7 10fc 	str.w	r1, [r7, #252]	@ 0xfc
 8000e24:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8000e28:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8000e2c:	18d3      	adds	r3, r2, r3
 8000e2e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8000e32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000e36:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8000e3a:	b21b      	sxth	r3, r3
 8000e3c:	17da      	asrs	r2, r3, #31
 8000e3e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8000e42:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8000e46:	e9d7 343e 	ldrd	r3, r4, [r7, #248]	@ 0xf8
 8000e4a:	4622      	mov	r2, r4
 8000e4c:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8000e50:	4641      	mov	r1, r8
 8000e52:	fb01 f202 	mul.w	r2, r1, r2
 8000e56:	464d      	mov	r5, r9
 8000e58:	4618      	mov	r0, r3
 8000e5a:	4621      	mov	r1, r4
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	fb03 f305 	mul.w	r3, r3, r5
 8000e62:	4413      	add	r3, r2
 8000e64:	4602      	mov	r2, r0
 8000e66:	4641      	mov	r1, r8
 8000e68:	fba2 2101 	umull	r2, r1, r2, r1
 8000e6c:	f8c7 10f4 	str.w	r1, [r7, #244]	@ 0xf4
 8000e70:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 8000e74:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8000e78:	4413      	add	r3, r2
 8000e7a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8000e7e:	f04f 0000 	mov.w	r0, #0
 8000e82:	f04f 0100 	mov.w	r1, #0
 8000e86:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 8000e8a:	4623      	mov	r3, r4
 8000e8c:	0a18      	lsrs	r0, r3, #8
 8000e8e:	462a      	mov	r2, r5
 8000e90:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 8000e94:	462b      	mov	r3, r5
 8000e96:	1219      	asrs	r1, r3, #8
			+ ((var1 * (int64_t) BME280->dig_P2) << 12);
 8000e98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000e9c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8000ea0:	b21b      	sxth	r3, r3
 8000ea2:	17da      	asrs	r2, r3, #31
 8000ea4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8000ea8:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8000eac:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000eb0:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	@ 0x98
 8000eb4:	464a      	mov	r2, r9
 8000eb6:	fb02 f203 	mul.w	r2, r2, r3
 8000eba:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8000ebe:	4644      	mov	r4, r8
 8000ec0:	fb04 f303 	mul.w	r3, r4, r3
 8000ec4:	441a      	add	r2, r3
 8000ec6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000eca:	4644      	mov	r4, r8
 8000ecc:	fba3 3404 	umull	r3, r4, r3, r4
 8000ed0:	f8c7 40ec 	str.w	r4, [r7, #236]	@ 0xec
 8000ed4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8000ed8:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8000edc:	18d3      	adds	r3, r2, r3
 8000ede:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8000ee2:	f04f 0200 	mov.w	r2, #0
 8000ee6:	f04f 0300 	mov.w	r3, #0
 8000eea:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 8000eee:	464c      	mov	r4, r9
 8000ef0:	0323      	lsls	r3, r4, #12
 8000ef2:	46c4      	mov	ip, r8
 8000ef4:	ea43 531c 	orr.w	r3, r3, ip, lsr #20
 8000ef8:	4644      	mov	r4, r8
 8000efa:	0322      	lsls	r2, r4, #12
	var1 = ((var1 * var1 * (int64_t) BME280->dig_P3) >> 8)
 8000efc:	1884      	adds	r4, r0, r2
 8000efe:	633c      	str	r4, [r7, #48]	@ 0x30
 8000f00:	eb41 0303 	adc.w	r3, r1, r3
 8000f04:	637b      	str	r3, [r7, #52]	@ 0x34
 8000f06:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8000f0a:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
	var1 = (((int64_t) 1 << 47) + var1) * ((int64_t) BME280->dig_P1) >> 33;
 8000f0e:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8000f12:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 8000f16:	f8c7 1094 	str.w	r1, [r7, #148]	@ 0x94
 8000f1a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8000f1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000f22:	88db      	ldrh	r3, [r3, #6]
 8000f24:	b29b      	uxth	r3, r3
 8000f26:	2200      	movs	r2, #0
 8000f28:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8000f2c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8000f30:	e9d7 3424 	ldrd	r3, r4, [r7, #144]	@ 0x90
 8000f34:	4622      	mov	r2, r4
 8000f36:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8000f3a:	4641      	mov	r1, r8
 8000f3c:	fb01 f202 	mul.w	r2, r1, r2
 8000f40:	464d      	mov	r5, r9
 8000f42:	4618      	mov	r0, r3
 8000f44:	4621      	mov	r1, r4
 8000f46:	4603      	mov	r3, r0
 8000f48:	fb03 f305 	mul.w	r3, r3, r5
 8000f4c:	4413      	add	r3, r2
 8000f4e:	4602      	mov	r2, r0
 8000f50:	4641      	mov	r1, r8
 8000f52:	fba2 2101 	umull	r2, r1, r2, r1
 8000f56:	f8c7 10e4 	str.w	r1, [r7, #228]	@ 0xe4
 8000f5a:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8000f5e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8000f62:	4413      	add	r3, r2
 8000f64:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8000f68:	f04f 0200 	mov.w	r2, #0
 8000f6c:	f04f 0300 	mov.w	r3, #0
 8000f70:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8000f74:	4629      	mov	r1, r5
 8000f76:	104a      	asrs	r2, r1, #1
 8000f78:	4629      	mov	r1, r5
 8000f7a:	17cb      	asrs	r3, r1, #31
 8000f7c:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128

	if (var1 == 0) {
 8000f80:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8000f84:	4313      	orrs	r3, r2
 8000f86:	d101      	bne.n	8000f8c <BME280_compensatePssr+0x2da>
		return 0;  // avoid exception caused by division by zero
 8000f88:	2300      	movs	r3, #0
 8000f8a:	e146      	b.n	800121a <BME280_compensatePssr+0x568>
	}

	p = 1048576 - adc_press;
 8000f8c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000f90:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8000f94:	17da      	asrs	r2, r3, #31
 8000f96:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000f98:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8000f9a:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8000f9e:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	p = (((p << 31) - var2) * 3125) / var1;
 8000fa2:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000fa6:	105b      	asrs	r3, r3, #1
 8000fa8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8000fac:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000fb0:	07db      	lsls	r3, r3, #31
 8000fb2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8000fb6:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8000fba:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8000fbe:	4604      	mov	r4, r0
 8000fc0:	1aa4      	subs	r4, r4, r2
 8000fc2:	67bc      	str	r4, [r7, #120]	@ 0x78
 8000fc4:	eb61 0303 	sbc.w	r3, r1, r3
 8000fc8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8000fca:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8000fce:	4622      	mov	r2, r4
 8000fd0:	462b      	mov	r3, r5
 8000fd2:	1891      	adds	r1, r2, r2
 8000fd4:	6239      	str	r1, [r7, #32]
 8000fd6:	415b      	adcs	r3, r3
 8000fd8:	627b      	str	r3, [r7, #36]	@ 0x24
 8000fda:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000fde:	4621      	mov	r1, r4
 8000fe0:	1851      	adds	r1, r2, r1
 8000fe2:	61b9      	str	r1, [r7, #24]
 8000fe4:	4629      	mov	r1, r5
 8000fe6:	414b      	adcs	r3, r1
 8000fe8:	61fb      	str	r3, [r7, #28]
 8000fea:	f04f 0200 	mov.w	r2, #0
 8000fee:	f04f 0300 	mov.w	r3, #0
 8000ff2:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8000ff6:	4649      	mov	r1, r9
 8000ff8:	018b      	lsls	r3, r1, #6
 8000ffa:	4641      	mov	r1, r8
 8000ffc:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001000:	4641      	mov	r1, r8
 8001002:	018a      	lsls	r2, r1, #6
 8001004:	4641      	mov	r1, r8
 8001006:	1889      	adds	r1, r1, r2
 8001008:	6139      	str	r1, [r7, #16]
 800100a:	4649      	mov	r1, r9
 800100c:	eb43 0101 	adc.w	r1, r3, r1
 8001010:	6179      	str	r1, [r7, #20]
 8001012:	f04f 0200 	mov.w	r2, #0
 8001016:	f04f 0300 	mov.w	r3, #0
 800101a:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 800101e:	4649      	mov	r1, r9
 8001020:	008b      	lsls	r3, r1, #2
 8001022:	46c4      	mov	ip, r8
 8001024:	ea43 739c 	orr.w	r3, r3, ip, lsr #30
 8001028:	4641      	mov	r1, r8
 800102a:	008a      	lsls	r2, r1, #2
 800102c:	4610      	mov	r0, r2
 800102e:	4619      	mov	r1, r3
 8001030:	4603      	mov	r3, r0
 8001032:	4622      	mov	r2, r4
 8001034:	189b      	adds	r3, r3, r2
 8001036:	60bb      	str	r3, [r7, #8]
 8001038:	460b      	mov	r3, r1
 800103a:	462a      	mov	r2, r5
 800103c:	eb42 0303 	adc.w	r3, r2, r3
 8001040:	60fb      	str	r3, [r7, #12]
 8001042:	f04f 0200 	mov.w	r2, #0
 8001046:	f04f 0300 	mov.w	r3, #0
 800104a:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 800104e:	4649      	mov	r1, r9
 8001050:	008b      	lsls	r3, r1, #2
 8001052:	46c4      	mov	ip, r8
 8001054:	ea43 739c 	orr.w	r3, r3, ip, lsr #30
 8001058:	4641      	mov	r1, r8
 800105a:	008a      	lsls	r2, r1, #2
 800105c:	4610      	mov	r0, r2
 800105e:	4619      	mov	r1, r3
 8001060:	4603      	mov	r3, r0
 8001062:	4622      	mov	r2, r4
 8001064:	189b      	adds	r3, r3, r2
 8001066:	673b      	str	r3, [r7, #112]	@ 0x70
 8001068:	462b      	mov	r3, r5
 800106a:	460a      	mov	r2, r1
 800106c:	eb42 0303 	adc.w	r3, r2, r3
 8001070:	677b      	str	r3, [r7, #116]	@ 0x74
 8001072:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001076:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 800107a:	f7ff fac5 	bl	8000608 <__aeabi_ldivmod>
 800107e:	4602      	mov	r2, r0
 8001080:	460b      	mov	r3, r1
 8001082:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
	var1 = ((int64_t) BME280->dig_P9 * (p >> 13) * (p >> 13)) >> 25;
 8001086:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800108a:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 800108e:	b21b      	sxth	r3, r3
 8001090:	17da      	asrs	r2, r3, #31
 8001092:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001094:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001096:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800109a:	f04f 0000 	mov.w	r0, #0
 800109e:	f04f 0100 	mov.w	r1, #0
 80010a2:	0b50      	lsrs	r0, r2, #13
 80010a4:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80010a8:	1359      	asrs	r1, r3, #13
 80010aa:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 80010ae:	462b      	mov	r3, r5
 80010b0:	fb00 f203 	mul.w	r2, r0, r3
 80010b4:	4623      	mov	r3, r4
 80010b6:	fb03 f301 	mul.w	r3, r3, r1
 80010ba:	4413      	add	r3, r2
 80010bc:	4622      	mov	r2, r4
 80010be:	fba2 2100 	umull	r2, r1, r2, r0
 80010c2:	f8c7 10dc 	str.w	r1, [r7, #220]	@ 0xdc
 80010c6:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 80010ca:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80010ce:	4413      	add	r3, r2
 80010d0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80010d4:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 80010d8:	f04f 0000 	mov.w	r0, #0
 80010dc:	f04f 0100 	mov.w	r1, #0
 80010e0:	0b50      	lsrs	r0, r2, #13
 80010e2:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80010e6:	1359      	asrs	r1, r3, #13
 80010e8:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 80010ec:	462b      	mov	r3, r5
 80010ee:	fb00 f203 	mul.w	r2, r0, r3
 80010f2:	4623      	mov	r3, r4
 80010f4:	fb03 f301 	mul.w	r3, r3, r1
 80010f8:	4413      	add	r3, r2
 80010fa:	4622      	mov	r2, r4
 80010fc:	fba2 2100 	umull	r2, r1, r2, r0
 8001100:	f8c7 10d4 	str.w	r1, [r7, #212]	@ 0xd4
 8001104:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 8001108:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800110c:	4413      	add	r3, r2
 800110e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001112:	f04f 0200 	mov.w	r2, #0
 8001116:	f04f 0300 	mov.w	r3, #0
 800111a:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 800111e:	4621      	mov	r1, r4
 8001120:	0e4a      	lsrs	r2, r1, #25
 8001122:	4620      	mov	r0, r4
 8001124:	4629      	mov	r1, r5
 8001126:	460c      	mov	r4, r1
 8001128:	ea42 12c4 	orr.w	r2, r2, r4, lsl #7
 800112c:	164b      	asrs	r3, r1, #25
 800112e:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
	var2 = ((int64_t) BME280->dig_P8 * p) >> 19;
 8001132:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001136:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800113a:	b21b      	sxth	r3, r3
 800113c:	17da      	asrs	r2, r3, #31
 800113e:	663b      	str	r3, [r7, #96]	@ 0x60
 8001140:	667a      	str	r2, [r7, #100]	@ 0x64
 8001142:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001146:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800114a:	462a      	mov	r2, r5
 800114c:	fb02 f203 	mul.w	r2, r2, r3
 8001150:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001154:	4621      	mov	r1, r4
 8001156:	fb01 f303 	mul.w	r3, r1, r3
 800115a:	4413      	add	r3, r2
 800115c:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8001160:	4621      	mov	r1, r4
 8001162:	fba2 2101 	umull	r2, r1, r2, r1
 8001166:	f8c7 10cc 	str.w	r1, [r7, #204]	@ 0xcc
 800116a:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 800116e:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8001172:	4413      	add	r3, r2
 8001174:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8001178:	f04f 0200 	mov.w	r2, #0
 800117c:	f04f 0300 	mov.w	r3, #0
 8001180:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8001184:	4621      	mov	r1, r4
 8001186:	0cca      	lsrs	r2, r1, #19
 8001188:	4620      	mov	r0, r4
 800118a:	4629      	mov	r1, r5
 800118c:	460c      	mov	r4, r1
 800118e:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 8001192:	14cb      	asrs	r3, r1, #19
 8001194:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120

	p = ((p + var1 + var2) >> 8) + ((int64_t) BME280->dig_P7 << 4);
 8001198:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 800119c:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 80011a0:	1884      	adds	r4, r0, r2
 80011a2:	65bc      	str	r4, [r7, #88]	@ 0x58
 80011a4:	eb41 0303 	adc.w	r3, r1, r3
 80011a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80011aa:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80011ae:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 80011b2:	4621      	mov	r1, r4
 80011b4:	1889      	adds	r1, r1, r2
 80011b6:	6539      	str	r1, [r7, #80]	@ 0x50
 80011b8:	4629      	mov	r1, r5
 80011ba:	eb43 0101 	adc.w	r1, r3, r1
 80011be:	6579      	str	r1, [r7, #84]	@ 0x54
 80011c0:	f04f 0000 	mov.w	r0, #0
 80011c4:	f04f 0100 	mov.w	r1, #0
 80011c8:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 80011cc:	4623      	mov	r3, r4
 80011ce:	0a18      	lsrs	r0, r3, #8
 80011d0:	462a      	mov	r2, r5
 80011d2:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 80011d6:	462b      	mov	r3, r5
 80011d8:	1219      	asrs	r1, r3, #8
 80011da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80011de:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80011e2:	b21b      	sxth	r3, r3
 80011e4:	17da      	asrs	r2, r3, #31
 80011e6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80011e8:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80011ea:	f04f 0200 	mov.w	r2, #0
 80011ee:	f04f 0300 	mov.w	r3, #0
 80011f2:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 80011f6:	464c      	mov	r4, r9
 80011f8:	0123      	lsls	r3, r4, #4
 80011fa:	46c4      	mov	ip, r8
 80011fc:	ea43 731c 	orr.w	r3, r3, ip, lsr #28
 8001200:	4644      	mov	r4, r8
 8001202:	0122      	lsls	r2, r4, #4
 8001204:	1884      	adds	r4, r0, r2
 8001206:	603c      	str	r4, [r7, #0]
 8001208:	eb41 0303 	adc.w	r3, r1, r3
 800120c:	607b      	str	r3, [r7, #4]
 800120e:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001212:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	return p;
 8001216:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
}
 800121a:	4618      	mov	r0, r3
 800121c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8001220:	46bd      	mov	sp, r7
 8001222:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08001226 <BME280_compensateHmdt>:

static uint32_t BME280_compensateHmdt(BME280_HandleTypeDef *BME280, int32_t adc_hum, int32_t fine_temp) {
 8001226:	b480      	push	{r7}
 8001228:	b087      	sub	sp, #28
 800122a:	af00      	add	r7, sp, #0
 800122c:	60f8      	str	r0, [r7, #12]
 800122e:	60b9      	str	r1, [r7, #8]
 8001230:	607a      	str	r2, [r7, #4]
	int32_t v_x1_u32r;

	v_x1_u32r = fine_temp - (int32_t) 76800;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	f5a3 3396 	sub.w	r3, r3, #76800	@ 0x12c00
 8001238:	617b      	str	r3, [r7, #20]
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) BME280->dig_H4 << 20)
 800123a:	68bb      	ldr	r3, [r7, #8]
 800123c:	039a      	lsls	r2, r3, #14
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001244:	051b      	lsls	r3, r3, #20
 8001246:	1ad2      	subs	r2, r2, r3
			- ((int32_t) BME280->dig_H5 * v_x1_u32r)) + (int32_t) 16384) >> 15)
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 800124e:	4619      	mov	r1, r3
 8001250:	697b      	ldr	r3, [r7, #20]
 8001252:	fb01 f303 	mul.w	r3, r1, r3
 8001256:	1ad3      	subs	r3, r2, r3
 8001258:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800125c:	13db      	asrs	r3, r3, #15
			* (((((((v_x1_u32r * (int32_t) BME280->dig_H6) >> 10)
 800125e:	68fa      	ldr	r2, [r7, #12]
 8001260:	f992 2022 	ldrsb.w	r2, [r2, #34]	@ 0x22
 8001264:	4611      	mov	r1, r2
 8001266:	697a      	ldr	r2, [r7, #20]
 8001268:	fb01 f202 	mul.w	r2, r1, r2
 800126c:	1292      	asrs	r2, r2, #10
					* (((v_x1_u32r * (int32_t) BME280->dig_H3) >> 11)
 800126e:	68f9      	ldr	r1, [r7, #12]
 8001270:	7f09      	ldrb	r1, [r1, #28]
 8001272:	4608      	mov	r0, r1
 8001274:	6979      	ldr	r1, [r7, #20]
 8001276:	fb00 f101 	mul.w	r1, r0, r1
 800127a:	12c9      	asrs	r1, r1, #11
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 800127c:	f501 4100 	add.w	r1, r1, #32768	@ 0x8000
					* (((v_x1_u32r * (int32_t) BME280->dig_H3) >> 11)
 8001280:	fb01 f202 	mul.w	r2, r1, r2
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 8001284:	1292      	asrs	r2, r2, #10
 8001286:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
					* (int32_t) BME280->dig_H2 + 8192) >> 14);
 800128a:	68f9      	ldr	r1, [r7, #12]
 800128c:	f9b1 101a 	ldrsh.w	r1, [r1, #26]
 8001290:	fb01 f202 	mul.w	r2, r1, r2
 8001294:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8001298:	1392      	asrs	r2, r2, #14
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) BME280->dig_H4 << 20)
 800129a:	fb02 f303 	mul.w	r3, r2, r3
 800129e:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r
			- (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7)
 80012a0:	697b      	ldr	r3, [r7, #20]
 80012a2:	13db      	asrs	r3, r3, #15
 80012a4:	697a      	ldr	r2, [r7, #20]
 80012a6:	13d2      	asrs	r2, r2, #15
 80012a8:	fb02 f303 	mul.w	r3, r2, r3
 80012ac:	11db      	asrs	r3, r3, #7
					* (int32_t) BME280->dig_H1) >> 4);
 80012ae:	68fa      	ldr	r2, [r7, #12]
 80012b0:	7e12      	ldrb	r2, [r2, #24]
 80012b2:	fb02 f303 	mul.w	r3, r2, r3
 80012b6:	111b      	asrs	r3, r3, #4
	v_x1_u32r = v_x1_u32r
 80012b8:	697a      	ldr	r2, [r7, #20]
 80012ba:	1ad3      	subs	r3, r2, r3
 80012bc:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r < 0 ? 0 : v_x1_u32r;
 80012be:	697b      	ldr	r3, [r7, #20]
 80012c0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80012c4:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r;
 80012c6:	697b      	ldr	r3, [r7, #20]
 80012c8:	f1b3 5fc8 	cmp.w	r3, #419430400	@ 0x19000000
 80012cc:	bfa8      	it	ge
 80012ce:	f04f 53c8 	movge.w	r3, #419430400	@ 0x19000000
 80012d2:	617b      	str	r3, [r7, #20]
	return v_x1_u32r >> 12;
 80012d4:	697b      	ldr	r3, [r7, #20]
 80012d6:	131b      	asrs	r3, r3, #12
}
 80012d8:	4618      	mov	r0, r3
 80012da:	371c      	adds	r7, #28
 80012dc:	46bd      	mov	sp, r7
 80012de:	bc80      	pop	{r7}
 80012e0:	4770      	bx	lr
	...

080012e4 <BME280_setOversampling>:

// Configura o oversampling para a medição especificada em bme280_arg
void BME280_setOversampling(BME280_HandleTypeDef *BME280, BME280_OS os, BME280_ARG bme280_arg) {
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
 80012ec:	460b      	mov	r3, r1
 80012ee:	70fb      	strb	r3, [r7, #3]
 80012f0:	4613      	mov	r3, r2
 80012f2:	70bb      	strb	r3, [r7, #2]
	switch (bme280_arg) {
 80012f4:	78bb      	ldrb	r3, [r7, #2]
 80012f6:	2b03      	cmp	r3, #3
 80012f8:	d826      	bhi.n	8001348 <BME280_setOversampling+0x64>
 80012fa:	a201      	add	r2, pc, #4	@ (adr r2, 8001300 <BME280_setOversampling+0x1c>)
 80012fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001300:	08001311 	.word	0x08001311
 8001304:	0800132b 	.word	0x0800132b
 8001308:	08001335 	.word	0x08001335
 800130c:	0800133f 	.word	0x0800133f
	case ALL:
		BME280->CONFIG.TEMP_OVERSAMPLING = os;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	78fa      	ldrb	r2, [r7, #3]
 8001314:	f883 207a 	strb.w	r2, [r3, #122]	@ 0x7a
		BME280->CONFIG.PSSR_OVERSAMPLING = os;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	78fa      	ldrb	r2, [r7, #3]
 800131c:	f883 207b 	strb.w	r2, [r3, #123]	@ 0x7b
		BME280->CONFIG.HMDT_OVERSAMPLING = os;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	78fa      	ldrb	r2, [r7, #3]
 8001324:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
		break;
 8001328:	e00e      	b.n	8001348 <BME280_setOversampling+0x64>
	case TEMP:
		BME280->CONFIG.TEMP_OVERSAMPLING = os;
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	78fa      	ldrb	r2, [r7, #3]
 800132e:	f883 207a 	strb.w	r2, [r3, #122]	@ 0x7a
		break;
 8001332:	e009      	b.n	8001348 <BME280_setOversampling+0x64>
	case PSSR:
		BME280->CONFIG.PSSR_OVERSAMPLING = os;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	78fa      	ldrb	r2, [r7, #3]
 8001338:	f883 207b 	strb.w	r2, [r3, #123]	@ 0x7b
		break;
 800133c:	e004      	b.n	8001348 <BME280_setOversampling+0x64>
	case HMDT:
		BME280->CONFIG.HMDT_OVERSAMPLING = os;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	78fa      	ldrb	r2, [r7, #3]
 8001342:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
		break;
 8001346:	bf00      	nop
	}

	if (bme280_arg == ALL || bme280_arg == TEMP || bme280_arg == PSSR) {
 8001348:	78bb      	ldrb	r3, [r7, #2]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d005      	beq.n	800135a <BME280_setOversampling+0x76>
 800134e:	78bb      	ldrb	r3, [r7, #2]
 8001350:	2b01      	cmp	r3, #1
 8001352:	d002      	beq.n	800135a <BME280_setOversampling+0x76>
 8001354:	78bb      	ldrb	r3, [r7, #2]
 8001356:	2b02      	cmp	r3, #2
 8001358:	d117      	bne.n	800138a <BME280_setOversampling+0xa6>
		BME280_wireWriteRegister(BME280, CTRL_REG_1, (BME280->CONFIG.TEMP_OVERSAMPLING << 5) | (BME280->CONFIG.PSSR_OVERSAMPLING << 2) | (BME280->CONFIG.MODE));
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	f893 307a 	ldrb.w	r3, [r3, #122]	@ 0x7a
 8001360:	015b      	lsls	r3, r3, #5
 8001362:	b25a      	sxtb	r2, r3
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	f893 307b 	ldrb.w	r3, [r3, #123]	@ 0x7b
 800136a:	009b      	lsls	r3, r3, #2
 800136c:	b25b      	sxtb	r3, r3
 800136e:	4313      	orrs	r3, r2
 8001370:	b25a      	sxtb	r2, r3
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	f893 3079 	ldrb.w	r3, [r3, #121]	@ 0x79
 8001378:	b25b      	sxtb	r3, r3
 800137a:	4313      	orrs	r3, r2
 800137c:	b25b      	sxtb	r3, r3
 800137e:	b2db      	uxtb	r3, r3
 8001380:	461a      	mov	r2, r3
 8001382:	21f4      	movs	r1, #244	@ 0xf4
 8001384:	6878      	ldr	r0, [r7, #4]
 8001386:	f7ff faed 	bl	8000964 <BME280_wireWriteRegister>
	}
	if (bme280_arg == ALL || bme280_arg == HMDT) {
 800138a:	78bb      	ldrb	r3, [r7, #2]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d002      	beq.n	8001396 <BME280_setOversampling+0xb2>
 8001390:	78bb      	ldrb	r3, [r7, #2]
 8001392:	2b03      	cmp	r3, #3
 8001394:	d105      	bne.n	80013a2 <BME280_setOversampling+0xbe>
		BME280_wireWriteRegister(BME280, CTRL_REG_2, os);
 8001396:	78fb      	ldrb	r3, [r7, #3]
 8001398:	461a      	mov	r2, r3
 800139a:	21f2      	movs	r1, #242	@ 0xf2
 800139c:	6878      	ldr	r0, [r7, #4]
 800139e:	f7ff fae1 	bl	8000964 <BME280_wireWriteRegister>
	}
}
 80013a2:	bf00      	nop
 80013a4:	3708      	adds	r7, #8
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop

080013ac <BME280_readSingleShot>:
	BME280_wireWriteRegister(BME280, CTRL_REG_1, (rx_buff & 0xFC) | BME280_MODE_NORMAL);
	BME280->CONFIG.MODE = BME280_MODE_NORMAL;
}

// Coloca o sensor no modo forced e faz uma leitura
void BME280_readSingleShot(BME280_HandleTypeDef *BME280) {
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b084      	sub	sp, #16
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
	uint8_t rx_buff;
	BME280_wireReadRegister(BME280, CTRL_REG_1, &rx_buff, 1);
 80013b4:	f107 020f 	add.w	r2, r7, #15
 80013b8:	2301      	movs	r3, #1
 80013ba:	21f4      	movs	r1, #244	@ 0xf4
 80013bc:	6878      	ldr	r0, [r7, #4]
 80013be:	f7ff faf1 	bl	80009a4 <BME280_wireReadRegister>
	BME280_wireWriteRegister(BME280, CTRL_REG_1, (rx_buff & 0xFC) | BME280_MODE_FORCED);
 80013c2:	7bfb      	ldrb	r3, [r7, #15]
 80013c4:	b25b      	sxtb	r3, r3
 80013c6:	f023 0303 	bic.w	r3, r3, #3
 80013ca:	b25b      	sxtb	r3, r3
 80013cc:	f043 0301 	orr.w	r3, r3, #1
 80013d0:	b25b      	sxtb	r3, r3
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	461a      	mov	r2, r3
 80013d6:	21f4      	movs	r1, #244	@ 0xf4
 80013d8:	6878      	ldr	r0, [r7, #4]
 80013da:	f7ff fac3 	bl	8000964 <BME280_wireWriteRegister>
	BME280->CONFIG.MODE = BME280_MODE_FORCED;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	2201      	movs	r2, #1
 80013e2:	f883 2079 	strb.w	r2, [r3, #121]	@ 0x79
	HAL_Delay(20);
 80013e6:	2014      	movs	r0, #20
 80013e8:	f000 fa5a 	bl	80018a0 <HAL_Delay>
	BME280_read(BME280);
 80013ec:	6878      	ldr	r0, [r7, #4]
 80013ee:	f000 f805 	bl	80013fc <BME280_read>
}
 80013f2:	bf00      	nop
 80013f4:	3710      	adds	r7, #16
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
	...

080013fc <BME280_read>:

// Faz uma leitura dos registradores de dados medidos
void BME280_read(BME280_HandleTypeDef *BME280) {
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b088      	sub	sp, #32
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
	uint8_t cmd_buff[8];
	BME280_wireReadRegister(BME280, DATA_REG, cmd_buff, 8);
 8001404:	f107 020c 	add.w	r2, r7, #12
 8001408:	2308      	movs	r3, #8
 800140a:	21f7      	movs	r1, #247	@ 0xf7
 800140c:	6878      	ldr	r0, [r7, #4]
 800140e:	f7ff fac9 	bl	80009a4 <BME280_wireReadRegister>

	int32_t temp, pssr, hmdt;
	temp = ((cmd_buff[3] << 12) | (cmd_buff[4] << 4) | (cmd_buff[5] >> 4));
 8001412:	7bfb      	ldrb	r3, [r7, #15]
 8001414:	031a      	lsls	r2, r3, #12
 8001416:	7c3b      	ldrb	r3, [r7, #16]
 8001418:	011b      	lsls	r3, r3, #4
 800141a:	4313      	orrs	r3, r2
 800141c:	7c7a      	ldrb	r2, [r7, #17]
 800141e:	0912      	lsrs	r2, r2, #4
 8001420:	b2d2      	uxtb	r2, r2
 8001422:	4313      	orrs	r3, r2
 8001424:	61fb      	str	r3, [r7, #28]
	pssr = ((cmd_buff[0] << 12) | (cmd_buff[1] << 4) | (cmd_buff[2] >> 4));
 8001426:	7b3b      	ldrb	r3, [r7, #12]
 8001428:	031a      	lsls	r2, r3, #12
 800142a:	7b7b      	ldrb	r3, [r7, #13]
 800142c:	011b      	lsls	r3, r3, #4
 800142e:	4313      	orrs	r3, r2
 8001430:	7bba      	ldrb	r2, [r7, #14]
 8001432:	0912      	lsrs	r2, r2, #4
 8001434:	b2d2      	uxtb	r2, r2
 8001436:	4313      	orrs	r3, r2
 8001438:	61bb      	str	r3, [r7, #24]
	hmdt = ((cmd_buff[6] << 8) | (cmd_buff[7]));
 800143a:	7cbb      	ldrb	r3, [r7, #18]
 800143c:	021b      	lsls	r3, r3, #8
 800143e:	7cfa      	ldrb	r2, [r7, #19]
 8001440:	4313      	orrs	r3, r2
 8001442:	617b      	str	r3, [r7, #20]

	int32_t t_fine;
	BME280->READ.TEMP = (float) BME280_compensateTemp(BME280, temp, &t_fine)/100;
 8001444:	f107 0308 	add.w	r3, r7, #8
 8001448:	461a      	mov	r2, r3
 800144a:	69f9      	ldr	r1, [r7, #28]
 800144c:	6878      	ldr	r0, [r7, #4]
 800144e:	f7ff fbf8 	bl	8000c42 <BME280_compensateTemp>
 8001452:	4603      	mov	r3, r0
 8001454:	4618      	mov	r0, r3
 8001456:	f7fe ff33 	bl	80002c0 <__aeabi_i2f>
 800145a:	4603      	mov	r3, r0
 800145c:	491b      	ldr	r1, [pc, #108]	@ (80014cc <BME280_read+0xd0>)
 800145e:	4618      	mov	r0, r3
 8001460:	f7ff f836 	bl	80004d0 <__aeabi_fdiv>
 8001464:	4603      	mov	r3, r0
 8001466:	461a      	mov	r2, r3
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
	BME280->READ.PSSR = (float) BME280_compensatePssr(BME280, pssr, t_fine)/256;
 800146e:	68bb      	ldr	r3, [r7, #8]
 8001470:	461a      	mov	r2, r3
 8001472:	69b9      	ldr	r1, [r7, #24]
 8001474:	6878      	ldr	r0, [r7, #4]
 8001476:	f7ff fc1c 	bl	8000cb2 <BME280_compensatePssr>
 800147a:	4603      	mov	r3, r0
 800147c:	4618      	mov	r0, r3
 800147e:	f7fe ff1b 	bl	80002b8 <__aeabi_ui2f>
 8001482:	4603      	mov	r3, r0
 8001484:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff f821 	bl	80004d0 <__aeabi_fdiv>
 800148e:	4603      	mov	r3, r0
 8001490:	461a      	mov	r2, r3
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
	BME280->READ.HMDT = (float) BME280_compensateHmdt(BME280, hmdt, t_fine)/1024;
 8001498:	68bb      	ldr	r3, [r7, #8]
 800149a:	461a      	mov	r2, r3
 800149c:	6979      	ldr	r1, [r7, #20]
 800149e:	6878      	ldr	r0, [r7, #4]
 80014a0:	f7ff fec1 	bl	8001226 <BME280_compensateHmdt>
 80014a4:	4603      	mov	r3, r0
 80014a6:	4618      	mov	r0, r3
 80014a8:	f7fe ff06 	bl	80002b8 <__aeabi_ui2f>
 80014ac:	4603      	mov	r3, r0
 80014ae:	f04f 4189 	mov.w	r1, #1149239296	@ 0x44800000
 80014b2:	4618      	mov	r0, r3
 80014b4:	f7ff f80c 	bl	80004d0 <__aeabi_fdiv>
 80014b8:	4603      	mov	r3, r0
 80014ba:	461a      	mov	r2, r3
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80014c2:	bf00      	nop
 80014c4:	3720      	adds	r7, #32
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	42c80000 	.word	0x42c80000

080014d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014d0:	b590      	push	{r4, r7, lr}
 80014d2:	b093      	sub	sp, #76	@ 0x4c
 80014d4:	af12      	add	r7, sp, #72	@ 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014d6:	f000 f981 	bl	80017dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014da:	f000 f823 	bl	8001524 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014de:	f000 f88b 	bl	80015f8 <MX_GPIO_Init>
  MX_I2C1_Init();
 80014e2:	f000 f85b 	bl	800159c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  BME280_initDefault(&BME, hi2c1);
 80014e6:	4c0d      	ldr	r4, [pc, #52]	@ (800151c <main+0x4c>)
 80014e8:	4668      	mov	r0, sp
 80014ea:	f104 030c 	add.w	r3, r4, #12
 80014ee:	2248      	movs	r2, #72	@ 0x48
 80014f0:	4619      	mov	r1, r3
 80014f2:	f002 f8b5 	bl	8003660 <memcpy>
 80014f6:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 80014fa:	4809      	ldr	r0, [pc, #36]	@ (8001520 <main+0x50>)
 80014fc:	f7ff fb3a 	bl	8000b74 <BME280_initDefault>
  BME280_setOversampling(&BME, BME280_OS_16x, PSSR);
 8001500:	2202      	movs	r2, #2
 8001502:	2105      	movs	r1, #5
 8001504:	4806      	ldr	r0, [pc, #24]	@ (8001520 <main+0x50>)
 8001506:	f7ff feed 	bl	80012e4 <BME280_setOversampling>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_Delay(5000);
 800150a:	f241 3088 	movw	r0, #5000	@ 0x1388
 800150e:	f000 f9c7 	bl	80018a0 <HAL_Delay>
	  BME280_readSingleShot(&BME);
 8001512:	4803      	ldr	r0, [pc, #12]	@ (8001520 <main+0x50>)
 8001514:	f7ff ff4a 	bl	80013ac <BME280_readSingleShot>
	  HAL_Delay(5000);
 8001518:	bf00      	nop
 800151a:	e7f6      	b.n	800150a <main+0x3a>
 800151c:	20000028 	.word	0x20000028
 8001520:	2000007c 	.word	0x2000007c

08001524 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b090      	sub	sp, #64	@ 0x40
 8001528:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800152a:	f107 0318 	add.w	r3, r7, #24
 800152e:	2228      	movs	r2, #40	@ 0x28
 8001530:	2100      	movs	r1, #0
 8001532:	4618      	mov	r0, r3
 8001534:	f002 f868 	bl	8003608 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001538:	1d3b      	adds	r3, r7, #4
 800153a:	2200      	movs	r2, #0
 800153c:	601a      	str	r2, [r3, #0]
 800153e:	605a      	str	r2, [r3, #4]
 8001540:	609a      	str	r2, [r3, #8]
 8001542:	60da      	str	r2, [r3, #12]
 8001544:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001546:	2302      	movs	r3, #2
 8001548:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800154a:	2301      	movs	r3, #1
 800154c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800154e:	2310      	movs	r3, #16
 8001550:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001552:	2300      	movs	r3, #0
 8001554:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001556:	f107 0318 	add.w	r3, r7, #24
 800155a:	4618      	mov	r0, r3
 800155c:	f001 fc58 	bl	8002e10 <HAL_RCC_OscConfig>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d001      	beq.n	800156a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001566:	f000 f869 	bl	800163c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800156a:	230f      	movs	r3, #15
 800156c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800156e:	2300      	movs	r3, #0
 8001570:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001572:	2300      	movs	r3, #0
 8001574:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001576:	2300      	movs	r3, #0
 8001578:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800157a:	2300      	movs	r3, #0
 800157c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800157e:	1d3b      	adds	r3, r7, #4
 8001580:	2100      	movs	r1, #0
 8001582:	4618      	mov	r0, r3
 8001584:	f001 fec6 	bl	8003314 <HAL_RCC_ClockConfig>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800158e:	f000 f855 	bl	800163c <Error_Handler>
  }
}
 8001592:	bf00      	nop
 8001594:	3740      	adds	r7, #64	@ 0x40
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
	...

0800159c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80015a0:	4b12      	ldr	r3, [pc, #72]	@ (80015ec <MX_I2C1_Init+0x50>)
 80015a2:	4a13      	ldr	r2, [pc, #76]	@ (80015f0 <MX_I2C1_Init+0x54>)
 80015a4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80015a6:	4b11      	ldr	r3, [pc, #68]	@ (80015ec <MX_I2C1_Init+0x50>)
 80015a8:	4a12      	ldr	r2, [pc, #72]	@ (80015f4 <MX_I2C1_Init+0x58>)
 80015aa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80015ac:	4b0f      	ldr	r3, [pc, #60]	@ (80015ec <MX_I2C1_Init+0x50>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80015b2:	4b0e      	ldr	r3, [pc, #56]	@ (80015ec <MX_I2C1_Init+0x50>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015b8:	4b0c      	ldr	r3, [pc, #48]	@ (80015ec <MX_I2C1_Init+0x50>)
 80015ba:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80015be:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015c0:	4b0a      	ldr	r3, [pc, #40]	@ (80015ec <MX_I2C1_Init+0x50>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80015c6:	4b09      	ldr	r3, [pc, #36]	@ (80015ec <MX_I2C1_Init+0x50>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015cc:	4b07      	ldr	r3, [pc, #28]	@ (80015ec <MX_I2C1_Init+0x50>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015d2:	4b06      	ldr	r3, [pc, #24]	@ (80015ec <MX_I2C1_Init+0x50>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80015d8:	4804      	ldr	r0, [pc, #16]	@ (80015ec <MX_I2C1_Init+0x50>)
 80015da:	f000 fbe5 	bl	8001da8 <HAL_I2C_Init>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d001      	beq.n	80015e8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80015e4:	f000 f82a 	bl	800163c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80015e8:	bf00      	nop
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	20000028 	.word	0x20000028
 80015f0:	40005400 	.word	0x40005400
 80015f4:	000186a0 	.word	0x000186a0

080015f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	b083      	sub	sp, #12
 80015fc:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001638 <MX_GPIO_Init+0x40>)
 8001600:	699b      	ldr	r3, [r3, #24]
 8001602:	4a0d      	ldr	r2, [pc, #52]	@ (8001638 <MX_GPIO_Init+0x40>)
 8001604:	f043 0304 	orr.w	r3, r3, #4
 8001608:	6193      	str	r3, [r2, #24]
 800160a:	4b0b      	ldr	r3, [pc, #44]	@ (8001638 <MX_GPIO_Init+0x40>)
 800160c:	699b      	ldr	r3, [r3, #24]
 800160e:	f003 0304 	and.w	r3, r3, #4
 8001612:	607b      	str	r3, [r7, #4]
 8001614:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001616:	4b08      	ldr	r3, [pc, #32]	@ (8001638 <MX_GPIO_Init+0x40>)
 8001618:	699b      	ldr	r3, [r3, #24]
 800161a:	4a07      	ldr	r2, [pc, #28]	@ (8001638 <MX_GPIO_Init+0x40>)
 800161c:	f043 0308 	orr.w	r3, r3, #8
 8001620:	6193      	str	r3, [r2, #24]
 8001622:	4b05      	ldr	r3, [pc, #20]	@ (8001638 <MX_GPIO_Init+0x40>)
 8001624:	699b      	ldr	r3, [r3, #24]
 8001626:	f003 0308 	and.w	r3, r3, #8
 800162a:	603b      	str	r3, [r7, #0]
 800162c:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800162e:	bf00      	nop
 8001630:	370c      	adds	r7, #12
 8001632:	46bd      	mov	sp, r7
 8001634:	bc80      	pop	{r7}
 8001636:	4770      	bx	lr
 8001638:	40021000 	.word	0x40021000

0800163c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001640:	b672      	cpsid	i
}
 8001642:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001644:	bf00      	nop
 8001646:	e7fd      	b.n	8001644 <Error_Handler+0x8>

08001648 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001648:	b480      	push	{r7}
 800164a:	b085      	sub	sp, #20
 800164c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800164e:	4b15      	ldr	r3, [pc, #84]	@ (80016a4 <HAL_MspInit+0x5c>)
 8001650:	699b      	ldr	r3, [r3, #24]
 8001652:	4a14      	ldr	r2, [pc, #80]	@ (80016a4 <HAL_MspInit+0x5c>)
 8001654:	f043 0301 	orr.w	r3, r3, #1
 8001658:	6193      	str	r3, [r2, #24]
 800165a:	4b12      	ldr	r3, [pc, #72]	@ (80016a4 <HAL_MspInit+0x5c>)
 800165c:	699b      	ldr	r3, [r3, #24]
 800165e:	f003 0301 	and.w	r3, r3, #1
 8001662:	60bb      	str	r3, [r7, #8]
 8001664:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001666:	4b0f      	ldr	r3, [pc, #60]	@ (80016a4 <HAL_MspInit+0x5c>)
 8001668:	69db      	ldr	r3, [r3, #28]
 800166a:	4a0e      	ldr	r2, [pc, #56]	@ (80016a4 <HAL_MspInit+0x5c>)
 800166c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001670:	61d3      	str	r3, [r2, #28]
 8001672:	4b0c      	ldr	r3, [pc, #48]	@ (80016a4 <HAL_MspInit+0x5c>)
 8001674:	69db      	ldr	r3, [r3, #28]
 8001676:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800167a:	607b      	str	r3, [r7, #4]
 800167c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800167e:	4b0a      	ldr	r3, [pc, #40]	@ (80016a8 <HAL_MspInit+0x60>)
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	60fb      	str	r3, [r7, #12]
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800168a:	60fb      	str	r3, [r7, #12]
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001692:	60fb      	str	r3, [r7, #12]
 8001694:	4a04      	ldr	r2, [pc, #16]	@ (80016a8 <HAL_MspInit+0x60>)
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800169a:	bf00      	nop
 800169c:	3714      	adds	r7, #20
 800169e:	46bd      	mov	sp, r7
 80016a0:	bc80      	pop	{r7}
 80016a2:	4770      	bx	lr
 80016a4:	40021000 	.word	0x40021000
 80016a8:	40010000 	.word	0x40010000

080016ac <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b088      	sub	sp, #32
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b4:	f107 0310 	add.w	r3, r7, #16
 80016b8:	2200      	movs	r2, #0
 80016ba:	601a      	str	r2, [r3, #0]
 80016bc:	605a      	str	r2, [r3, #4]
 80016be:	609a      	str	r2, [r3, #8]
 80016c0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a16      	ldr	r2, [pc, #88]	@ (8001720 <HAL_I2C_MspInit+0x74>)
 80016c8:	4293      	cmp	r3, r2
 80016ca:	d125      	bne.n	8001718 <HAL_I2C_MspInit+0x6c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016cc:	4b15      	ldr	r3, [pc, #84]	@ (8001724 <HAL_I2C_MspInit+0x78>)
 80016ce:	699b      	ldr	r3, [r3, #24]
 80016d0:	4a14      	ldr	r2, [pc, #80]	@ (8001724 <HAL_I2C_MspInit+0x78>)
 80016d2:	f043 0308 	orr.w	r3, r3, #8
 80016d6:	6193      	str	r3, [r2, #24]
 80016d8:	4b12      	ldr	r3, [pc, #72]	@ (8001724 <HAL_I2C_MspInit+0x78>)
 80016da:	699b      	ldr	r3, [r3, #24]
 80016dc:	f003 0308 	and.w	r3, r3, #8
 80016e0:	60fb      	str	r3, [r7, #12]
 80016e2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80016e4:	23c0      	movs	r3, #192	@ 0xc0
 80016e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016e8:	2312      	movs	r3, #18
 80016ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ec:	2300      	movs	r3, #0
 80016ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016f0:	2303      	movs	r3, #3
 80016f2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016f4:	f107 0310 	add.w	r3, r7, #16
 80016f8:	4619      	mov	r1, r3
 80016fa:	480b      	ldr	r0, [pc, #44]	@ (8001728 <HAL_I2C_MspInit+0x7c>)
 80016fc:	f000 f9d8 	bl	8001ab0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001700:	4b08      	ldr	r3, [pc, #32]	@ (8001724 <HAL_I2C_MspInit+0x78>)
 8001702:	69db      	ldr	r3, [r3, #28]
 8001704:	4a07      	ldr	r2, [pc, #28]	@ (8001724 <HAL_I2C_MspInit+0x78>)
 8001706:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800170a:	61d3      	str	r3, [r2, #28]
 800170c:	4b05      	ldr	r3, [pc, #20]	@ (8001724 <HAL_I2C_MspInit+0x78>)
 800170e:	69db      	ldr	r3, [r3, #28]
 8001710:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001714:	60bb      	str	r3, [r7, #8]
 8001716:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001718:	bf00      	nop
 800171a:	3720      	adds	r7, #32
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}
 8001720:	40005400 	.word	0x40005400
 8001724:	40021000 	.word	0x40021000
 8001728:	40010c00 	.word	0x40010c00

0800172c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800172c:	b480      	push	{r7}
 800172e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001730:	bf00      	nop
 8001732:	e7fd      	b.n	8001730 <NMI_Handler+0x4>

08001734 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001738:	bf00      	nop
 800173a:	e7fd      	b.n	8001738 <HardFault_Handler+0x4>

0800173c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001740:	bf00      	nop
 8001742:	e7fd      	b.n	8001740 <MemManage_Handler+0x4>

08001744 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001748:	bf00      	nop
 800174a:	e7fd      	b.n	8001748 <BusFault_Handler+0x4>

0800174c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001750:	bf00      	nop
 8001752:	e7fd      	b.n	8001750 <UsageFault_Handler+0x4>

08001754 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001758:	bf00      	nop
 800175a:	46bd      	mov	sp, r7
 800175c:	bc80      	pop	{r7}
 800175e:	4770      	bx	lr

08001760 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001764:	bf00      	nop
 8001766:	46bd      	mov	sp, r7
 8001768:	bc80      	pop	{r7}
 800176a:	4770      	bx	lr

0800176c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001770:	bf00      	nop
 8001772:	46bd      	mov	sp, r7
 8001774:	bc80      	pop	{r7}
 8001776:	4770      	bx	lr

08001778 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800177c:	f000 f874 	bl	8001868 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001780:	bf00      	nop
 8001782:	bd80      	pop	{r7, pc}

08001784 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001788:	bf00      	nop
 800178a:	46bd      	mov	sp, r7
 800178c:	bc80      	pop	{r7}
 800178e:	4770      	bx	lr

08001790 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001790:	f7ff fff8 	bl	8001784 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001794:	480b      	ldr	r0, [pc, #44]	@ (80017c4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001796:	490c      	ldr	r1, [pc, #48]	@ (80017c8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001798:	4a0c      	ldr	r2, [pc, #48]	@ (80017cc <LoopFillZerobss+0x16>)
  movs r3, #0
 800179a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800179c:	e002      	b.n	80017a4 <LoopCopyDataInit>

0800179e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800179e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017a2:	3304      	adds	r3, #4

080017a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017a8:	d3f9      	bcc.n	800179e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017aa:	4a09      	ldr	r2, [pc, #36]	@ (80017d0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80017ac:	4c09      	ldr	r4, [pc, #36]	@ (80017d4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80017ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017b0:	e001      	b.n	80017b6 <LoopFillZerobss>

080017b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017b4:	3204      	adds	r2, #4

080017b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017b8:	d3fb      	bcc.n	80017b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017ba:	f001 ff2d 	bl	8003618 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80017be:	f7ff fe87 	bl	80014d0 <main>
  bx lr
 80017c2:	4770      	bx	lr
  ldr r0, =_sdata
 80017c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017c8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80017cc:	080036d0 	.word	0x080036d0
  ldr r2, =_sbss
 80017d0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80017d4:	2000010c 	.word	0x2000010c

080017d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80017d8:	e7fe      	b.n	80017d8 <ADC1_2_IRQHandler>
	...

080017dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017e0:	4b08      	ldr	r3, [pc, #32]	@ (8001804 <HAL_Init+0x28>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a07      	ldr	r2, [pc, #28]	@ (8001804 <HAL_Init+0x28>)
 80017e6:	f043 0310 	orr.w	r3, r3, #16
 80017ea:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017ec:	2003      	movs	r0, #3
 80017ee:	f000 f92b 	bl	8001a48 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017f2:	200f      	movs	r0, #15
 80017f4:	f000 f808 	bl	8001808 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017f8:	f7ff ff26 	bl	8001648 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017fc:	2300      	movs	r3, #0
}
 80017fe:	4618      	mov	r0, r3
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	40022000 	.word	0x40022000

08001808 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001810:	4b12      	ldr	r3, [pc, #72]	@ (800185c <HAL_InitTick+0x54>)
 8001812:	681a      	ldr	r2, [r3, #0]
 8001814:	4b12      	ldr	r3, [pc, #72]	@ (8001860 <HAL_InitTick+0x58>)
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	4619      	mov	r1, r3
 800181a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800181e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001822:	fbb2 f3f3 	udiv	r3, r2, r3
 8001826:	4618      	mov	r0, r3
 8001828:	f000 f935 	bl	8001a96 <HAL_SYSTICK_Config>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001832:	2301      	movs	r3, #1
 8001834:	e00e      	b.n	8001854 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	2b0f      	cmp	r3, #15
 800183a:	d80a      	bhi.n	8001852 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800183c:	2200      	movs	r2, #0
 800183e:	6879      	ldr	r1, [r7, #4]
 8001840:	f04f 30ff 	mov.w	r0, #4294967295
 8001844:	f000 f90b 	bl	8001a5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001848:	4a06      	ldr	r2, [pc, #24]	@ (8001864 <HAL_InitTick+0x5c>)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800184e:	2300      	movs	r3, #0
 8001850:	e000      	b.n	8001854 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001852:	2301      	movs	r3, #1
}
 8001854:	4618      	mov	r0, r3
 8001856:	3708      	adds	r7, #8
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	20000000 	.word	0x20000000
 8001860:	20000008 	.word	0x20000008
 8001864:	20000004 	.word	0x20000004

08001868 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001868:	b480      	push	{r7}
 800186a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800186c:	4b05      	ldr	r3, [pc, #20]	@ (8001884 <HAL_IncTick+0x1c>)
 800186e:	781b      	ldrb	r3, [r3, #0]
 8001870:	461a      	mov	r2, r3
 8001872:	4b05      	ldr	r3, [pc, #20]	@ (8001888 <HAL_IncTick+0x20>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4413      	add	r3, r2
 8001878:	4a03      	ldr	r2, [pc, #12]	@ (8001888 <HAL_IncTick+0x20>)
 800187a:	6013      	str	r3, [r2, #0]
}
 800187c:	bf00      	nop
 800187e:	46bd      	mov	sp, r7
 8001880:	bc80      	pop	{r7}
 8001882:	4770      	bx	lr
 8001884:	20000008 	.word	0x20000008
 8001888:	20000108 	.word	0x20000108

0800188c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800188c:	b480      	push	{r7}
 800188e:	af00      	add	r7, sp, #0
  return uwTick;
 8001890:	4b02      	ldr	r3, [pc, #8]	@ (800189c <HAL_GetTick+0x10>)
 8001892:	681b      	ldr	r3, [r3, #0]
}
 8001894:	4618      	mov	r0, r3
 8001896:	46bd      	mov	sp, r7
 8001898:	bc80      	pop	{r7}
 800189a:	4770      	bx	lr
 800189c:	20000108 	.word	0x20000108

080018a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b084      	sub	sp, #16
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018a8:	f7ff fff0 	bl	800188c <HAL_GetTick>
 80018ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018b8:	d005      	beq.n	80018c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018ba:	4b0a      	ldr	r3, [pc, #40]	@ (80018e4 <HAL_Delay+0x44>)
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	461a      	mov	r2, r3
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	4413      	add	r3, r2
 80018c4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80018c6:	bf00      	nop
 80018c8:	f7ff ffe0 	bl	800188c <HAL_GetTick>
 80018cc:	4602      	mov	r2, r0
 80018ce:	68bb      	ldr	r3, [r7, #8]
 80018d0:	1ad3      	subs	r3, r2, r3
 80018d2:	68fa      	ldr	r2, [r7, #12]
 80018d4:	429a      	cmp	r2, r3
 80018d6:	d8f7      	bhi.n	80018c8 <HAL_Delay+0x28>
  {
  }
}
 80018d8:	bf00      	nop
 80018da:	bf00      	nop
 80018dc:	3710      	adds	r7, #16
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	20000008 	.word	0x20000008

080018e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b085      	sub	sp, #20
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	f003 0307 	and.w	r3, r3, #7
 80018f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018f8:	4b0c      	ldr	r3, [pc, #48]	@ (800192c <__NVIC_SetPriorityGrouping+0x44>)
 80018fa:	68db      	ldr	r3, [r3, #12]
 80018fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018fe:	68ba      	ldr	r2, [r7, #8]
 8001900:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001904:	4013      	ands	r3, r2
 8001906:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001910:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001914:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001918:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800191a:	4a04      	ldr	r2, [pc, #16]	@ (800192c <__NVIC_SetPriorityGrouping+0x44>)
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	60d3      	str	r3, [r2, #12]
}
 8001920:	bf00      	nop
 8001922:	3714      	adds	r7, #20
 8001924:	46bd      	mov	sp, r7
 8001926:	bc80      	pop	{r7}
 8001928:	4770      	bx	lr
 800192a:	bf00      	nop
 800192c:	e000ed00 	.word	0xe000ed00

08001930 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001934:	4b04      	ldr	r3, [pc, #16]	@ (8001948 <__NVIC_GetPriorityGrouping+0x18>)
 8001936:	68db      	ldr	r3, [r3, #12]
 8001938:	0a1b      	lsrs	r3, r3, #8
 800193a:	f003 0307 	and.w	r3, r3, #7
}
 800193e:	4618      	mov	r0, r3
 8001940:	46bd      	mov	sp, r7
 8001942:	bc80      	pop	{r7}
 8001944:	4770      	bx	lr
 8001946:	bf00      	nop
 8001948:	e000ed00 	.word	0xe000ed00

0800194c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800194c:	b480      	push	{r7}
 800194e:	b083      	sub	sp, #12
 8001950:	af00      	add	r7, sp, #0
 8001952:	4603      	mov	r3, r0
 8001954:	6039      	str	r1, [r7, #0]
 8001956:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001958:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800195c:	2b00      	cmp	r3, #0
 800195e:	db0a      	blt.n	8001976 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	b2da      	uxtb	r2, r3
 8001964:	490c      	ldr	r1, [pc, #48]	@ (8001998 <__NVIC_SetPriority+0x4c>)
 8001966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800196a:	0112      	lsls	r2, r2, #4
 800196c:	b2d2      	uxtb	r2, r2
 800196e:	440b      	add	r3, r1
 8001970:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001974:	e00a      	b.n	800198c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	b2da      	uxtb	r2, r3
 800197a:	4908      	ldr	r1, [pc, #32]	@ (800199c <__NVIC_SetPriority+0x50>)
 800197c:	79fb      	ldrb	r3, [r7, #7]
 800197e:	f003 030f 	and.w	r3, r3, #15
 8001982:	3b04      	subs	r3, #4
 8001984:	0112      	lsls	r2, r2, #4
 8001986:	b2d2      	uxtb	r2, r2
 8001988:	440b      	add	r3, r1
 800198a:	761a      	strb	r2, [r3, #24]
}
 800198c:	bf00      	nop
 800198e:	370c      	adds	r7, #12
 8001990:	46bd      	mov	sp, r7
 8001992:	bc80      	pop	{r7}
 8001994:	4770      	bx	lr
 8001996:	bf00      	nop
 8001998:	e000e100 	.word	0xe000e100
 800199c:	e000ed00 	.word	0xe000ed00

080019a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019a0:	b480      	push	{r7}
 80019a2:	b089      	sub	sp, #36	@ 0x24
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	60f8      	str	r0, [r7, #12]
 80019a8:	60b9      	str	r1, [r7, #8]
 80019aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	f003 0307 	and.w	r3, r3, #7
 80019b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019b4:	69fb      	ldr	r3, [r7, #28]
 80019b6:	f1c3 0307 	rsb	r3, r3, #7
 80019ba:	2b04      	cmp	r3, #4
 80019bc:	bf28      	it	cs
 80019be:	2304      	movcs	r3, #4
 80019c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019c2:	69fb      	ldr	r3, [r7, #28]
 80019c4:	3304      	adds	r3, #4
 80019c6:	2b06      	cmp	r3, #6
 80019c8:	d902      	bls.n	80019d0 <NVIC_EncodePriority+0x30>
 80019ca:	69fb      	ldr	r3, [r7, #28]
 80019cc:	3b03      	subs	r3, #3
 80019ce:	e000      	b.n	80019d2 <NVIC_EncodePriority+0x32>
 80019d0:	2300      	movs	r3, #0
 80019d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019d4:	f04f 32ff 	mov.w	r2, #4294967295
 80019d8:	69bb      	ldr	r3, [r7, #24]
 80019da:	fa02 f303 	lsl.w	r3, r2, r3
 80019de:	43da      	mvns	r2, r3
 80019e0:	68bb      	ldr	r3, [r7, #8]
 80019e2:	401a      	ands	r2, r3
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019e8:	f04f 31ff 	mov.w	r1, #4294967295
 80019ec:	697b      	ldr	r3, [r7, #20]
 80019ee:	fa01 f303 	lsl.w	r3, r1, r3
 80019f2:	43d9      	mvns	r1, r3
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019f8:	4313      	orrs	r3, r2
         );
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	3724      	adds	r7, #36	@ 0x24
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bc80      	pop	{r7}
 8001a02:	4770      	bx	lr

08001a04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b082      	sub	sp, #8
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	3b01      	subs	r3, #1
 8001a10:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a14:	d301      	bcc.n	8001a1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a16:	2301      	movs	r3, #1
 8001a18:	e00f      	b.n	8001a3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a1a:	4a0a      	ldr	r2, [pc, #40]	@ (8001a44 <SysTick_Config+0x40>)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	3b01      	subs	r3, #1
 8001a20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a22:	210f      	movs	r1, #15
 8001a24:	f04f 30ff 	mov.w	r0, #4294967295
 8001a28:	f7ff ff90 	bl	800194c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a2c:	4b05      	ldr	r3, [pc, #20]	@ (8001a44 <SysTick_Config+0x40>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a32:	4b04      	ldr	r3, [pc, #16]	@ (8001a44 <SysTick_Config+0x40>)
 8001a34:	2207      	movs	r2, #7
 8001a36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a38:	2300      	movs	r3, #0
}
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	3708      	adds	r7, #8
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	e000e010 	.word	0xe000e010

08001a48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a50:	6878      	ldr	r0, [r7, #4]
 8001a52:	f7ff ff49 	bl	80018e8 <__NVIC_SetPriorityGrouping>
}
 8001a56:	bf00      	nop
 8001a58:	3708      	adds	r7, #8
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}

08001a5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	b086      	sub	sp, #24
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	4603      	mov	r3, r0
 8001a66:	60b9      	str	r1, [r7, #8]
 8001a68:	607a      	str	r2, [r7, #4]
 8001a6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a70:	f7ff ff5e 	bl	8001930 <__NVIC_GetPriorityGrouping>
 8001a74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a76:	687a      	ldr	r2, [r7, #4]
 8001a78:	68b9      	ldr	r1, [r7, #8]
 8001a7a:	6978      	ldr	r0, [r7, #20]
 8001a7c:	f7ff ff90 	bl	80019a0 <NVIC_EncodePriority>
 8001a80:	4602      	mov	r2, r0
 8001a82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a86:	4611      	mov	r1, r2
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f7ff ff5f 	bl	800194c <__NVIC_SetPriority>
}
 8001a8e:	bf00      	nop
 8001a90:	3718      	adds	r7, #24
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}

08001a96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a96:	b580      	push	{r7, lr}
 8001a98:	b082      	sub	sp, #8
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a9e:	6878      	ldr	r0, [r7, #4]
 8001aa0:	f7ff ffb0 	bl	8001a04 <SysTick_Config>
 8001aa4:	4603      	mov	r3, r0
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	3708      	adds	r7, #8
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
	...

08001ab0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b08b      	sub	sp, #44	@ 0x2c
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
 8001ab8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001aba:	2300      	movs	r3, #0
 8001abc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ac2:	e161      	b.n	8001d88 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8001acc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	69fa      	ldr	r2, [r7, #28]
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001ad8:	69ba      	ldr	r2, [r7, #24]
 8001ada:	69fb      	ldr	r3, [r7, #28]
 8001adc:	429a      	cmp	r2, r3
 8001ade:	f040 8150 	bne.w	8001d82 <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	4a97      	ldr	r2, [pc, #604]	@ (8001d44 <HAL_GPIO_Init+0x294>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d05e      	beq.n	8001baa <HAL_GPIO_Init+0xfa>
 8001aec:	4a95      	ldr	r2, [pc, #596]	@ (8001d44 <HAL_GPIO_Init+0x294>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d875      	bhi.n	8001bde <HAL_GPIO_Init+0x12e>
 8001af2:	4a95      	ldr	r2, [pc, #596]	@ (8001d48 <HAL_GPIO_Init+0x298>)
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d058      	beq.n	8001baa <HAL_GPIO_Init+0xfa>
 8001af8:	4a93      	ldr	r2, [pc, #588]	@ (8001d48 <HAL_GPIO_Init+0x298>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d86f      	bhi.n	8001bde <HAL_GPIO_Init+0x12e>
 8001afe:	4a93      	ldr	r2, [pc, #588]	@ (8001d4c <HAL_GPIO_Init+0x29c>)
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d052      	beq.n	8001baa <HAL_GPIO_Init+0xfa>
 8001b04:	4a91      	ldr	r2, [pc, #580]	@ (8001d4c <HAL_GPIO_Init+0x29c>)
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d869      	bhi.n	8001bde <HAL_GPIO_Init+0x12e>
 8001b0a:	4a91      	ldr	r2, [pc, #580]	@ (8001d50 <HAL_GPIO_Init+0x2a0>)
 8001b0c:	4293      	cmp	r3, r2
 8001b0e:	d04c      	beq.n	8001baa <HAL_GPIO_Init+0xfa>
 8001b10:	4a8f      	ldr	r2, [pc, #572]	@ (8001d50 <HAL_GPIO_Init+0x2a0>)
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d863      	bhi.n	8001bde <HAL_GPIO_Init+0x12e>
 8001b16:	4a8f      	ldr	r2, [pc, #572]	@ (8001d54 <HAL_GPIO_Init+0x2a4>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d046      	beq.n	8001baa <HAL_GPIO_Init+0xfa>
 8001b1c:	4a8d      	ldr	r2, [pc, #564]	@ (8001d54 <HAL_GPIO_Init+0x2a4>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d85d      	bhi.n	8001bde <HAL_GPIO_Init+0x12e>
 8001b22:	2b12      	cmp	r3, #18
 8001b24:	d82a      	bhi.n	8001b7c <HAL_GPIO_Init+0xcc>
 8001b26:	2b12      	cmp	r3, #18
 8001b28:	d859      	bhi.n	8001bde <HAL_GPIO_Init+0x12e>
 8001b2a:	a201      	add	r2, pc, #4	@ (adr r2, 8001b30 <HAL_GPIO_Init+0x80>)
 8001b2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b30:	08001bab 	.word	0x08001bab
 8001b34:	08001b85 	.word	0x08001b85
 8001b38:	08001b97 	.word	0x08001b97
 8001b3c:	08001bd9 	.word	0x08001bd9
 8001b40:	08001bdf 	.word	0x08001bdf
 8001b44:	08001bdf 	.word	0x08001bdf
 8001b48:	08001bdf 	.word	0x08001bdf
 8001b4c:	08001bdf 	.word	0x08001bdf
 8001b50:	08001bdf 	.word	0x08001bdf
 8001b54:	08001bdf 	.word	0x08001bdf
 8001b58:	08001bdf 	.word	0x08001bdf
 8001b5c:	08001bdf 	.word	0x08001bdf
 8001b60:	08001bdf 	.word	0x08001bdf
 8001b64:	08001bdf 	.word	0x08001bdf
 8001b68:	08001bdf 	.word	0x08001bdf
 8001b6c:	08001bdf 	.word	0x08001bdf
 8001b70:	08001bdf 	.word	0x08001bdf
 8001b74:	08001b8d 	.word	0x08001b8d
 8001b78:	08001ba1 	.word	0x08001ba1
 8001b7c:	4a76      	ldr	r2, [pc, #472]	@ (8001d58 <HAL_GPIO_Init+0x2a8>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d013      	beq.n	8001baa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001b82:	e02c      	b.n	8001bde <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	68db      	ldr	r3, [r3, #12]
 8001b88:	623b      	str	r3, [r7, #32]
          break;
 8001b8a:	e029      	b.n	8001be0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	68db      	ldr	r3, [r3, #12]
 8001b90:	3304      	adds	r3, #4
 8001b92:	623b      	str	r3, [r7, #32]
          break;
 8001b94:	e024      	b.n	8001be0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	68db      	ldr	r3, [r3, #12]
 8001b9a:	3308      	adds	r3, #8
 8001b9c:	623b      	str	r3, [r7, #32]
          break;
 8001b9e:	e01f      	b.n	8001be0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	68db      	ldr	r3, [r3, #12]
 8001ba4:	330c      	adds	r3, #12
 8001ba6:	623b      	str	r3, [r7, #32]
          break;
 8001ba8:	e01a      	b.n	8001be0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	689b      	ldr	r3, [r3, #8]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d102      	bne.n	8001bb8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001bb2:	2304      	movs	r3, #4
 8001bb4:	623b      	str	r3, [r7, #32]
          break;
 8001bb6:	e013      	b.n	8001be0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	689b      	ldr	r3, [r3, #8]
 8001bbc:	2b01      	cmp	r3, #1
 8001bbe:	d105      	bne.n	8001bcc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001bc0:	2308      	movs	r3, #8
 8001bc2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	69fa      	ldr	r2, [r7, #28]
 8001bc8:	611a      	str	r2, [r3, #16]
          break;
 8001bca:	e009      	b.n	8001be0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001bcc:	2308      	movs	r3, #8
 8001bce:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	69fa      	ldr	r2, [r7, #28]
 8001bd4:	615a      	str	r2, [r3, #20]
          break;
 8001bd6:	e003      	b.n	8001be0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	623b      	str	r3, [r7, #32]
          break;
 8001bdc:	e000      	b.n	8001be0 <HAL_GPIO_Init+0x130>
          break;
 8001bde:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001be0:	69bb      	ldr	r3, [r7, #24]
 8001be2:	2bff      	cmp	r3, #255	@ 0xff
 8001be4:	d801      	bhi.n	8001bea <HAL_GPIO_Init+0x13a>
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	e001      	b.n	8001bee <HAL_GPIO_Init+0x13e>
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	3304      	adds	r3, #4
 8001bee:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001bf0:	69bb      	ldr	r3, [r7, #24]
 8001bf2:	2bff      	cmp	r3, #255	@ 0xff
 8001bf4:	d802      	bhi.n	8001bfc <HAL_GPIO_Init+0x14c>
 8001bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bf8:	009b      	lsls	r3, r3, #2
 8001bfa:	e002      	b.n	8001c02 <HAL_GPIO_Init+0x152>
 8001bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bfe:	3b08      	subs	r3, #8
 8001c00:	009b      	lsls	r3, r3, #2
 8001c02:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c04:	697b      	ldr	r3, [r7, #20]
 8001c06:	681a      	ldr	r2, [r3, #0]
 8001c08:	210f      	movs	r1, #15
 8001c0a:	693b      	ldr	r3, [r7, #16]
 8001c0c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c10:	43db      	mvns	r3, r3
 8001c12:	401a      	ands	r2, r3
 8001c14:	6a39      	ldr	r1, [r7, #32]
 8001c16:	693b      	ldr	r3, [r7, #16]
 8001c18:	fa01 f303 	lsl.w	r3, r1, r3
 8001c1c:	431a      	orrs	r2, r3
 8001c1e:	697b      	ldr	r3, [r7, #20]
 8001c20:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	f000 80a9 	beq.w	8001d82 <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c30:	4b4a      	ldr	r3, [pc, #296]	@ (8001d5c <HAL_GPIO_Init+0x2ac>)
 8001c32:	699b      	ldr	r3, [r3, #24]
 8001c34:	4a49      	ldr	r2, [pc, #292]	@ (8001d5c <HAL_GPIO_Init+0x2ac>)
 8001c36:	f043 0301 	orr.w	r3, r3, #1
 8001c3a:	6193      	str	r3, [r2, #24]
 8001c3c:	4b47      	ldr	r3, [pc, #284]	@ (8001d5c <HAL_GPIO_Init+0x2ac>)
 8001c3e:	699b      	ldr	r3, [r3, #24]
 8001c40:	f003 0301 	and.w	r3, r3, #1
 8001c44:	60bb      	str	r3, [r7, #8]
 8001c46:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c48:	4a45      	ldr	r2, [pc, #276]	@ (8001d60 <HAL_GPIO_Init+0x2b0>)
 8001c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c4c:	089b      	lsrs	r3, r3, #2
 8001c4e:	3302      	adds	r3, #2
 8001c50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c54:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c58:	f003 0303 	and.w	r3, r3, #3
 8001c5c:	009b      	lsls	r3, r3, #2
 8001c5e:	220f      	movs	r2, #15
 8001c60:	fa02 f303 	lsl.w	r3, r2, r3
 8001c64:	43db      	mvns	r3, r3
 8001c66:	68fa      	ldr	r2, [r7, #12]
 8001c68:	4013      	ands	r3, r2
 8001c6a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	4a3d      	ldr	r2, [pc, #244]	@ (8001d64 <HAL_GPIO_Init+0x2b4>)
 8001c70:	4293      	cmp	r3, r2
 8001c72:	d00d      	beq.n	8001c90 <HAL_GPIO_Init+0x1e0>
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	4a3c      	ldr	r2, [pc, #240]	@ (8001d68 <HAL_GPIO_Init+0x2b8>)
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d007      	beq.n	8001c8c <HAL_GPIO_Init+0x1dc>
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	4a3b      	ldr	r2, [pc, #236]	@ (8001d6c <HAL_GPIO_Init+0x2bc>)
 8001c80:	4293      	cmp	r3, r2
 8001c82:	d101      	bne.n	8001c88 <HAL_GPIO_Init+0x1d8>
 8001c84:	2302      	movs	r3, #2
 8001c86:	e004      	b.n	8001c92 <HAL_GPIO_Init+0x1e2>
 8001c88:	2303      	movs	r3, #3
 8001c8a:	e002      	b.n	8001c92 <HAL_GPIO_Init+0x1e2>
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	e000      	b.n	8001c92 <HAL_GPIO_Init+0x1e2>
 8001c90:	2300      	movs	r3, #0
 8001c92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c94:	f002 0203 	and.w	r2, r2, #3
 8001c98:	0092      	lsls	r2, r2, #2
 8001c9a:	4093      	lsls	r3, r2
 8001c9c:	68fa      	ldr	r2, [r7, #12]
 8001c9e:	4313      	orrs	r3, r2
 8001ca0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001ca2:	492f      	ldr	r1, [pc, #188]	@ (8001d60 <HAL_GPIO_Init+0x2b0>)
 8001ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ca6:	089b      	lsrs	r3, r3, #2
 8001ca8:	3302      	adds	r3, #2
 8001caa:	68fa      	ldr	r2, [r7, #12]
 8001cac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d006      	beq.n	8001cca <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001cbc:	4b2c      	ldr	r3, [pc, #176]	@ (8001d70 <HAL_GPIO_Init+0x2c0>)
 8001cbe:	689a      	ldr	r2, [r3, #8]
 8001cc0:	492b      	ldr	r1, [pc, #172]	@ (8001d70 <HAL_GPIO_Init+0x2c0>)
 8001cc2:	69bb      	ldr	r3, [r7, #24]
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	608b      	str	r3, [r1, #8]
 8001cc8:	e006      	b.n	8001cd8 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001cca:	4b29      	ldr	r3, [pc, #164]	@ (8001d70 <HAL_GPIO_Init+0x2c0>)
 8001ccc:	689a      	ldr	r2, [r3, #8]
 8001cce:	69bb      	ldr	r3, [r7, #24]
 8001cd0:	43db      	mvns	r3, r3
 8001cd2:	4927      	ldr	r1, [pc, #156]	@ (8001d70 <HAL_GPIO_Init+0x2c0>)
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d006      	beq.n	8001cf2 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001ce4:	4b22      	ldr	r3, [pc, #136]	@ (8001d70 <HAL_GPIO_Init+0x2c0>)
 8001ce6:	68da      	ldr	r2, [r3, #12]
 8001ce8:	4921      	ldr	r1, [pc, #132]	@ (8001d70 <HAL_GPIO_Init+0x2c0>)
 8001cea:	69bb      	ldr	r3, [r7, #24]
 8001cec:	4313      	orrs	r3, r2
 8001cee:	60cb      	str	r3, [r1, #12]
 8001cf0:	e006      	b.n	8001d00 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001cf2:	4b1f      	ldr	r3, [pc, #124]	@ (8001d70 <HAL_GPIO_Init+0x2c0>)
 8001cf4:	68da      	ldr	r2, [r3, #12]
 8001cf6:	69bb      	ldr	r3, [r7, #24]
 8001cf8:	43db      	mvns	r3, r3
 8001cfa:	491d      	ldr	r1, [pc, #116]	@ (8001d70 <HAL_GPIO_Init+0x2c0>)
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d006      	beq.n	8001d1a <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d0c:	4b18      	ldr	r3, [pc, #96]	@ (8001d70 <HAL_GPIO_Init+0x2c0>)
 8001d0e:	685a      	ldr	r2, [r3, #4]
 8001d10:	4917      	ldr	r1, [pc, #92]	@ (8001d70 <HAL_GPIO_Init+0x2c0>)
 8001d12:	69bb      	ldr	r3, [r7, #24]
 8001d14:	4313      	orrs	r3, r2
 8001d16:	604b      	str	r3, [r1, #4]
 8001d18:	e006      	b.n	8001d28 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001d1a:	4b15      	ldr	r3, [pc, #84]	@ (8001d70 <HAL_GPIO_Init+0x2c0>)
 8001d1c:	685a      	ldr	r2, [r3, #4]
 8001d1e:	69bb      	ldr	r3, [r7, #24]
 8001d20:	43db      	mvns	r3, r3
 8001d22:	4913      	ldr	r1, [pc, #76]	@ (8001d70 <HAL_GPIO_Init+0x2c0>)
 8001d24:	4013      	ands	r3, r2
 8001d26:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d01f      	beq.n	8001d74 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001d34:	4b0e      	ldr	r3, [pc, #56]	@ (8001d70 <HAL_GPIO_Init+0x2c0>)
 8001d36:	681a      	ldr	r2, [r3, #0]
 8001d38:	490d      	ldr	r1, [pc, #52]	@ (8001d70 <HAL_GPIO_Init+0x2c0>)
 8001d3a:	69bb      	ldr	r3, [r7, #24]
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	600b      	str	r3, [r1, #0]
 8001d40:	e01f      	b.n	8001d82 <HAL_GPIO_Init+0x2d2>
 8001d42:	bf00      	nop
 8001d44:	10320000 	.word	0x10320000
 8001d48:	10310000 	.word	0x10310000
 8001d4c:	10220000 	.word	0x10220000
 8001d50:	10210000 	.word	0x10210000
 8001d54:	10120000 	.word	0x10120000
 8001d58:	10110000 	.word	0x10110000
 8001d5c:	40021000 	.word	0x40021000
 8001d60:	40010000 	.word	0x40010000
 8001d64:	40010800 	.word	0x40010800
 8001d68:	40010c00 	.word	0x40010c00
 8001d6c:	40011000 	.word	0x40011000
 8001d70:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d74:	4b0b      	ldr	r3, [pc, #44]	@ (8001da4 <HAL_GPIO_Init+0x2f4>)
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	69bb      	ldr	r3, [r7, #24]
 8001d7a:	43db      	mvns	r3, r3
 8001d7c:	4909      	ldr	r1, [pc, #36]	@ (8001da4 <HAL_GPIO_Init+0x2f4>)
 8001d7e:	4013      	ands	r3, r2
 8001d80:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001d82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d84:	3301      	adds	r3, #1
 8001d86:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	681a      	ldr	r2, [r3, #0]
 8001d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d8e:	fa22 f303 	lsr.w	r3, r2, r3
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	f47f ae96 	bne.w	8001ac4 <HAL_GPIO_Init+0x14>
  }
}
 8001d98:	bf00      	nop
 8001d9a:	bf00      	nop
 8001d9c:	372c      	adds	r7, #44	@ 0x2c
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bc80      	pop	{r7}
 8001da2:	4770      	bx	lr
 8001da4:	40010400 	.word	0x40010400

08001da8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b084      	sub	sp, #16
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d101      	bne.n	8001dba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001db6:	2301      	movs	r3, #1
 8001db8:	e12b      	b.n	8002012 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001dc0:	b2db      	uxtb	r3, r3
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d106      	bne.n	8001dd4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2200      	movs	r2, #0
 8001dca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001dce:	6878      	ldr	r0, [r7, #4]
 8001dd0:	f7ff fc6c 	bl	80016ac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2224      	movs	r2, #36	@ 0x24
 8001dd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	681a      	ldr	r2, [r3, #0]
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f022 0201 	bic.w	r2, r2, #1
 8001dea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001dfa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	681a      	ldr	r2, [r3, #0]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001e0a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001e0c:	f001 fbca 	bl	80035a4 <HAL_RCC_GetPCLK1Freq>
 8001e10:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	4a81      	ldr	r2, [pc, #516]	@ (800201c <HAL_I2C_Init+0x274>)
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d807      	bhi.n	8001e2c <HAL_I2C_Init+0x84>
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	4a80      	ldr	r2, [pc, #512]	@ (8002020 <HAL_I2C_Init+0x278>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	bf94      	ite	ls
 8001e24:	2301      	movls	r3, #1
 8001e26:	2300      	movhi	r3, #0
 8001e28:	b2db      	uxtb	r3, r3
 8001e2a:	e006      	b.n	8001e3a <HAL_I2C_Init+0x92>
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	4a7d      	ldr	r2, [pc, #500]	@ (8002024 <HAL_I2C_Init+0x27c>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	bf94      	ite	ls
 8001e34:	2301      	movls	r3, #1
 8001e36:	2300      	movhi	r3, #0
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d001      	beq.n	8001e42 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e0e7      	b.n	8002012 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	4a78      	ldr	r2, [pc, #480]	@ (8002028 <HAL_I2C_Init+0x280>)
 8001e46:	fba2 2303 	umull	r2, r3, r2, r3
 8001e4a:	0c9b      	lsrs	r3, r3, #18
 8001e4c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	68ba      	ldr	r2, [r7, #8]
 8001e5e:	430a      	orrs	r2, r1
 8001e60:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	6a1b      	ldr	r3, [r3, #32]
 8001e68:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	4a6a      	ldr	r2, [pc, #424]	@ (800201c <HAL_I2C_Init+0x274>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d802      	bhi.n	8001e7c <HAL_I2C_Init+0xd4>
 8001e76:	68bb      	ldr	r3, [r7, #8]
 8001e78:	3301      	adds	r3, #1
 8001e7a:	e009      	b.n	8001e90 <HAL_I2C_Init+0xe8>
 8001e7c:	68bb      	ldr	r3, [r7, #8]
 8001e7e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001e82:	fb02 f303 	mul.w	r3, r2, r3
 8001e86:	4a69      	ldr	r2, [pc, #420]	@ (800202c <HAL_I2C_Init+0x284>)
 8001e88:	fba2 2303 	umull	r2, r3, r2, r3
 8001e8c:	099b      	lsrs	r3, r3, #6
 8001e8e:	3301      	adds	r3, #1
 8001e90:	687a      	ldr	r2, [r7, #4]
 8001e92:	6812      	ldr	r2, [r2, #0]
 8001e94:	430b      	orrs	r3, r1
 8001e96:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	69db      	ldr	r3, [r3, #28]
 8001e9e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001ea2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	495c      	ldr	r1, [pc, #368]	@ (800201c <HAL_I2C_Init+0x274>)
 8001eac:	428b      	cmp	r3, r1
 8001eae:	d819      	bhi.n	8001ee4 <HAL_I2C_Init+0x13c>
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	1e59      	subs	r1, r3, #1
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	005b      	lsls	r3, r3, #1
 8001eba:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ebe:	1c59      	adds	r1, r3, #1
 8001ec0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001ec4:	400b      	ands	r3, r1
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d00a      	beq.n	8001ee0 <HAL_I2C_Init+0x138>
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	1e59      	subs	r1, r3, #1
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	005b      	lsls	r3, r3, #1
 8001ed4:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ed8:	3301      	adds	r3, #1
 8001eda:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ede:	e051      	b.n	8001f84 <HAL_I2C_Init+0x1dc>
 8001ee0:	2304      	movs	r3, #4
 8001ee2:	e04f      	b.n	8001f84 <HAL_I2C_Init+0x1dc>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	689b      	ldr	r3, [r3, #8]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d111      	bne.n	8001f10 <HAL_I2C_Init+0x168>
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	1e58      	subs	r0, r3, #1
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6859      	ldr	r1, [r3, #4]
 8001ef4:	460b      	mov	r3, r1
 8001ef6:	005b      	lsls	r3, r3, #1
 8001ef8:	440b      	add	r3, r1
 8001efa:	fbb0 f3f3 	udiv	r3, r0, r3
 8001efe:	3301      	adds	r3, #1
 8001f00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	bf0c      	ite	eq
 8001f08:	2301      	moveq	r3, #1
 8001f0a:	2300      	movne	r3, #0
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	e012      	b.n	8001f36 <HAL_I2C_Init+0x18e>
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	1e58      	subs	r0, r3, #1
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6859      	ldr	r1, [r3, #4]
 8001f18:	460b      	mov	r3, r1
 8001f1a:	009b      	lsls	r3, r3, #2
 8001f1c:	440b      	add	r3, r1
 8001f1e:	0099      	lsls	r1, r3, #2
 8001f20:	440b      	add	r3, r1
 8001f22:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f26:	3301      	adds	r3, #1
 8001f28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	bf0c      	ite	eq
 8001f30:	2301      	moveq	r3, #1
 8001f32:	2300      	movne	r3, #0
 8001f34:	b2db      	uxtb	r3, r3
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d001      	beq.n	8001f3e <HAL_I2C_Init+0x196>
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e022      	b.n	8001f84 <HAL_I2C_Init+0x1dc>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	689b      	ldr	r3, [r3, #8]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d10e      	bne.n	8001f64 <HAL_I2C_Init+0x1bc>
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	1e58      	subs	r0, r3, #1
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6859      	ldr	r1, [r3, #4]
 8001f4e:	460b      	mov	r3, r1
 8001f50:	005b      	lsls	r3, r3, #1
 8001f52:	440b      	add	r3, r1
 8001f54:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f58:	3301      	adds	r3, #1
 8001f5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f5e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001f62:	e00f      	b.n	8001f84 <HAL_I2C_Init+0x1dc>
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	1e58      	subs	r0, r3, #1
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6859      	ldr	r1, [r3, #4]
 8001f6c:	460b      	mov	r3, r1
 8001f6e:	009b      	lsls	r3, r3, #2
 8001f70:	440b      	add	r3, r1
 8001f72:	0099      	lsls	r1, r3, #2
 8001f74:	440b      	add	r3, r1
 8001f76:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f7a:	3301      	adds	r3, #1
 8001f7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f80:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001f84:	6879      	ldr	r1, [r7, #4]
 8001f86:	6809      	ldr	r1, [r1, #0]
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	69da      	ldr	r2, [r3, #28]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6a1b      	ldr	r3, [r3, #32]
 8001f9e:	431a      	orrs	r2, r3
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	430a      	orrs	r2, r1
 8001fa6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001fb2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001fb6:	687a      	ldr	r2, [r7, #4]
 8001fb8:	6911      	ldr	r1, [r2, #16]
 8001fba:	687a      	ldr	r2, [r7, #4]
 8001fbc:	68d2      	ldr	r2, [r2, #12]
 8001fbe:	4311      	orrs	r1, r2
 8001fc0:	687a      	ldr	r2, [r7, #4]
 8001fc2:	6812      	ldr	r2, [r2, #0]
 8001fc4:	430b      	orrs	r3, r1
 8001fc6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	68db      	ldr	r3, [r3, #12]
 8001fce:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	695a      	ldr	r2, [r3, #20]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	699b      	ldr	r3, [r3, #24]
 8001fda:	431a      	orrs	r2, r3
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	430a      	orrs	r2, r1
 8001fe2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	681a      	ldr	r2, [r3, #0]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f042 0201 	orr.w	r2, r2, #1
 8001ff2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2220      	movs	r2, #32
 8001ffe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2200      	movs	r2, #0
 8002006:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2200      	movs	r2, #0
 800200c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002010:	2300      	movs	r3, #0
}
 8002012:	4618      	mov	r0, r3
 8002014:	3710      	adds	r7, #16
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	000186a0 	.word	0x000186a0
 8002020:	001e847f 	.word	0x001e847f
 8002024:	003d08ff 	.word	0x003d08ff
 8002028:	431bde83 	.word	0x431bde83
 800202c:	10624dd3 	.word	0x10624dd3

08002030 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b088      	sub	sp, #32
 8002034:	af02      	add	r7, sp, #8
 8002036:	60f8      	str	r0, [r7, #12]
 8002038:	607a      	str	r2, [r7, #4]
 800203a:	461a      	mov	r2, r3
 800203c:	460b      	mov	r3, r1
 800203e:	817b      	strh	r3, [r7, #10]
 8002040:	4613      	mov	r3, r2
 8002042:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002044:	f7ff fc22 	bl	800188c <HAL_GetTick>
 8002048:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002050:	b2db      	uxtb	r3, r3
 8002052:	2b20      	cmp	r3, #32
 8002054:	f040 80e0 	bne.w	8002218 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	9300      	str	r3, [sp, #0]
 800205c:	2319      	movs	r3, #25
 800205e:	2201      	movs	r2, #1
 8002060:	4970      	ldr	r1, [pc, #448]	@ (8002224 <HAL_I2C_Master_Transmit+0x1f4>)
 8002062:	68f8      	ldr	r0, [r7, #12]
 8002064:	f000 fc9e 	bl	80029a4 <I2C_WaitOnFlagUntilTimeout>
 8002068:	4603      	mov	r3, r0
 800206a:	2b00      	cmp	r3, #0
 800206c:	d001      	beq.n	8002072 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800206e:	2302      	movs	r3, #2
 8002070:	e0d3      	b.n	800221a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002078:	2b01      	cmp	r3, #1
 800207a:	d101      	bne.n	8002080 <HAL_I2C_Master_Transmit+0x50>
 800207c:	2302      	movs	r3, #2
 800207e:	e0cc      	b.n	800221a <HAL_I2C_Master_Transmit+0x1ea>
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	2201      	movs	r2, #1
 8002084:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f003 0301 	and.w	r3, r3, #1
 8002092:	2b01      	cmp	r3, #1
 8002094:	d007      	beq.n	80020a6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	681a      	ldr	r2, [r3, #0]
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f042 0201 	orr.w	r2, r2, #1
 80020a4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	681a      	ldr	r2, [r3, #0]
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80020b4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	2221      	movs	r2, #33	@ 0x21
 80020ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	2210      	movs	r2, #16
 80020c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	2200      	movs	r2, #0
 80020ca:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	687a      	ldr	r2, [r7, #4]
 80020d0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	893a      	ldrh	r2, [r7, #8]
 80020d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020dc:	b29a      	uxth	r2, r3
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	4a50      	ldr	r2, [pc, #320]	@ (8002228 <HAL_I2C_Master_Transmit+0x1f8>)
 80020e6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80020e8:	8979      	ldrh	r1, [r7, #10]
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	6a3a      	ldr	r2, [r7, #32]
 80020ee:	68f8      	ldr	r0, [r7, #12]
 80020f0:	f000 fb08 	bl	8002704 <I2C_MasterRequestWrite>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d001      	beq.n	80020fe <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80020fa:	2301      	movs	r3, #1
 80020fc:	e08d      	b.n	800221a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80020fe:	2300      	movs	r3, #0
 8002100:	613b      	str	r3, [r7, #16]
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	695b      	ldr	r3, [r3, #20]
 8002108:	613b      	str	r3, [r7, #16]
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	699b      	ldr	r3, [r3, #24]
 8002110:	613b      	str	r3, [r7, #16]
 8002112:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002114:	e066      	b.n	80021e4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002116:	697a      	ldr	r2, [r7, #20]
 8002118:	6a39      	ldr	r1, [r7, #32]
 800211a:	68f8      	ldr	r0, [r7, #12]
 800211c:	f000 fd5c 	bl	8002bd8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002120:	4603      	mov	r3, r0
 8002122:	2b00      	cmp	r3, #0
 8002124:	d00d      	beq.n	8002142 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800212a:	2b04      	cmp	r3, #4
 800212c:	d107      	bne.n	800213e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	681a      	ldr	r2, [r3, #0]
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800213c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800213e:	2301      	movs	r3, #1
 8002140:	e06b      	b.n	800221a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002146:	781a      	ldrb	r2, [r3, #0]
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002152:	1c5a      	adds	r2, r3, #1
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800215c:	b29b      	uxth	r3, r3
 800215e:	3b01      	subs	r3, #1
 8002160:	b29a      	uxth	r2, r3
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800216a:	3b01      	subs	r3, #1
 800216c:	b29a      	uxth	r2, r3
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	695b      	ldr	r3, [r3, #20]
 8002178:	f003 0304 	and.w	r3, r3, #4
 800217c:	2b04      	cmp	r3, #4
 800217e:	d11b      	bne.n	80021b8 <HAL_I2C_Master_Transmit+0x188>
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002184:	2b00      	cmp	r3, #0
 8002186:	d017      	beq.n	80021b8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800218c:	781a      	ldrb	r2, [r3, #0]
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002198:	1c5a      	adds	r2, r3, #1
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021a2:	b29b      	uxth	r3, r3
 80021a4:	3b01      	subs	r3, #1
 80021a6:	b29a      	uxth	r2, r3
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021b0:	3b01      	subs	r3, #1
 80021b2:	b29a      	uxth	r2, r3
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021b8:	697a      	ldr	r2, [r7, #20]
 80021ba:	6a39      	ldr	r1, [r7, #32]
 80021bc:	68f8      	ldr	r0, [r7, #12]
 80021be:	f000 fd53 	bl	8002c68 <I2C_WaitOnBTFFlagUntilTimeout>
 80021c2:	4603      	mov	r3, r0
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d00d      	beq.n	80021e4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021cc:	2b04      	cmp	r3, #4
 80021ce:	d107      	bne.n	80021e0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80021de:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80021e0:	2301      	movs	r3, #1
 80021e2:	e01a      	b.n	800221a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d194      	bne.n	8002116 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80021fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	2220      	movs	r2, #32
 8002200:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	2200      	movs	r2, #0
 8002208:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	2200      	movs	r2, #0
 8002210:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002214:	2300      	movs	r3, #0
 8002216:	e000      	b.n	800221a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002218:	2302      	movs	r3, #2
  }
}
 800221a:	4618      	mov	r0, r3
 800221c:	3718      	adds	r7, #24
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	00100002 	.word	0x00100002
 8002228:	ffff0000 	.word	0xffff0000

0800222c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b08c      	sub	sp, #48	@ 0x30
 8002230:	af02      	add	r7, sp, #8
 8002232:	60f8      	str	r0, [r7, #12]
 8002234:	607a      	str	r2, [r7, #4]
 8002236:	461a      	mov	r2, r3
 8002238:	460b      	mov	r3, r1
 800223a:	817b      	strh	r3, [r7, #10]
 800223c:	4613      	mov	r3, r2
 800223e:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8002240:	2300      	movs	r3, #0
 8002242:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002244:	f7ff fb22 	bl	800188c <HAL_GetTick>
 8002248:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002250:	b2db      	uxtb	r3, r3
 8002252:	2b20      	cmp	r3, #32
 8002254:	f040 824b 	bne.w	80026ee <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800225a:	9300      	str	r3, [sp, #0]
 800225c:	2319      	movs	r3, #25
 800225e:	2201      	movs	r2, #1
 8002260:	497f      	ldr	r1, [pc, #508]	@ (8002460 <HAL_I2C_Master_Receive+0x234>)
 8002262:	68f8      	ldr	r0, [r7, #12]
 8002264:	f000 fb9e 	bl	80029a4 <I2C_WaitOnFlagUntilTimeout>
 8002268:	4603      	mov	r3, r0
 800226a:	2b00      	cmp	r3, #0
 800226c:	d001      	beq.n	8002272 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 800226e:	2302      	movs	r3, #2
 8002270:	e23e      	b.n	80026f0 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002278:	2b01      	cmp	r3, #1
 800227a:	d101      	bne.n	8002280 <HAL_I2C_Master_Receive+0x54>
 800227c:	2302      	movs	r3, #2
 800227e:	e237      	b.n	80026f0 <HAL_I2C_Master_Receive+0x4c4>
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	2201      	movs	r2, #1
 8002284:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f003 0301 	and.w	r3, r3, #1
 8002292:	2b01      	cmp	r3, #1
 8002294:	d007      	beq.n	80022a6 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	681a      	ldr	r2, [r3, #0]
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f042 0201 	orr.w	r2, r2, #1
 80022a4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	681a      	ldr	r2, [r3, #0]
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80022b4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	2222      	movs	r2, #34	@ 0x22
 80022ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	2210      	movs	r2, #16
 80022c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	2200      	movs	r2, #0
 80022ca:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	687a      	ldr	r2, [r7, #4]
 80022d0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	893a      	ldrh	r2, [r7, #8]
 80022d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022dc:	b29a      	uxth	r2, r3
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	4a5f      	ldr	r2, [pc, #380]	@ (8002464 <HAL_I2C_Master_Receive+0x238>)
 80022e6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80022e8:	8979      	ldrh	r1, [r7, #10]
 80022ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80022ee:	68f8      	ldr	r0, [r7, #12]
 80022f0:	f000 fa8a 	bl	8002808 <I2C_MasterRequestRead>
 80022f4:	4603      	mov	r3, r0
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d001      	beq.n	80022fe <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 80022fa:	2301      	movs	r3, #1
 80022fc:	e1f8      	b.n	80026f0 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002302:	2b00      	cmp	r3, #0
 8002304:	d113      	bne.n	800232e <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002306:	2300      	movs	r3, #0
 8002308:	61fb      	str	r3, [r7, #28]
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	695b      	ldr	r3, [r3, #20]
 8002310:	61fb      	str	r3, [r7, #28]
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	699b      	ldr	r3, [r3, #24]
 8002318:	61fb      	str	r3, [r7, #28]
 800231a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	681a      	ldr	r2, [r3, #0]
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800232a:	601a      	str	r2, [r3, #0]
 800232c:	e1cc      	b.n	80026c8 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002332:	2b01      	cmp	r3, #1
 8002334:	d11e      	bne.n	8002374 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002344:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002346:	b672      	cpsid	i
}
 8002348:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800234a:	2300      	movs	r3, #0
 800234c:	61bb      	str	r3, [r7, #24]
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	695b      	ldr	r3, [r3, #20]
 8002354:	61bb      	str	r3, [r7, #24]
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	699b      	ldr	r3, [r3, #24]
 800235c:	61bb      	str	r3, [r7, #24]
 800235e:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800236e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002370:	b662      	cpsie	i
}
 8002372:	e035      	b.n	80023e0 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002378:	2b02      	cmp	r3, #2
 800237a:	d11e      	bne.n	80023ba <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800238a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800238c:	b672      	cpsid	i
}
 800238e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002390:	2300      	movs	r3, #0
 8002392:	617b      	str	r3, [r7, #20]
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	695b      	ldr	r3, [r3, #20]
 800239a:	617b      	str	r3, [r7, #20]
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	699b      	ldr	r3, [r3, #24]
 80023a2:	617b      	str	r3, [r7, #20]
 80023a4:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	681a      	ldr	r2, [r3, #0]
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80023b4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80023b6:	b662      	cpsie	i
}
 80023b8:	e012      	b.n	80023e0 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	681a      	ldr	r2, [r3, #0]
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80023c8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80023ca:	2300      	movs	r3, #0
 80023cc:	613b      	str	r3, [r7, #16]
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	695b      	ldr	r3, [r3, #20]
 80023d4:	613b      	str	r3, [r7, #16]
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	699b      	ldr	r3, [r3, #24]
 80023dc:	613b      	str	r3, [r7, #16]
 80023de:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80023e0:	e172      	b.n	80026c8 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023e6:	2b03      	cmp	r3, #3
 80023e8:	f200 811f 	bhi.w	800262a <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023f0:	2b01      	cmp	r3, #1
 80023f2:	d123      	bne.n	800243c <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023f6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80023f8:	68f8      	ldr	r0, [r7, #12]
 80023fa:	f000 fc7d 	bl	8002cf8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80023fe:	4603      	mov	r3, r0
 8002400:	2b00      	cmp	r3, #0
 8002402:	d001      	beq.n	8002408 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8002404:	2301      	movs	r3, #1
 8002406:	e173      	b.n	80026f0 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	691a      	ldr	r2, [r3, #16]
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002412:	b2d2      	uxtb	r2, r2
 8002414:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800241a:	1c5a      	adds	r2, r3, #1
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002424:	3b01      	subs	r3, #1
 8002426:	b29a      	uxth	r2, r3
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002430:	b29b      	uxth	r3, r3
 8002432:	3b01      	subs	r3, #1
 8002434:	b29a      	uxth	r2, r3
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800243a:	e145      	b.n	80026c8 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002440:	2b02      	cmp	r3, #2
 8002442:	d152      	bne.n	80024ea <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002446:	9300      	str	r3, [sp, #0]
 8002448:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800244a:	2200      	movs	r2, #0
 800244c:	4906      	ldr	r1, [pc, #24]	@ (8002468 <HAL_I2C_Master_Receive+0x23c>)
 800244e:	68f8      	ldr	r0, [r7, #12]
 8002450:	f000 faa8 	bl	80029a4 <I2C_WaitOnFlagUntilTimeout>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d008      	beq.n	800246c <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 800245a:	2301      	movs	r3, #1
 800245c:	e148      	b.n	80026f0 <HAL_I2C_Master_Receive+0x4c4>
 800245e:	bf00      	nop
 8002460:	00100002 	.word	0x00100002
 8002464:	ffff0000 	.word	0xffff0000
 8002468:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 800246c:	b672      	cpsid	i
}
 800246e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800247e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	691a      	ldr	r2, [r3, #16]
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800248a:	b2d2      	uxtb	r2, r2
 800248c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002492:	1c5a      	adds	r2, r3, #1
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800249c:	3b01      	subs	r3, #1
 800249e:	b29a      	uxth	r2, r3
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024a8:	b29b      	uxth	r3, r3
 80024aa:	3b01      	subs	r3, #1
 80024ac:	b29a      	uxth	r2, r3
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80024b2:	b662      	cpsie	i
}
 80024b4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	691a      	ldr	r2, [r3, #16]
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024c0:	b2d2      	uxtb	r2, r2
 80024c2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024c8:	1c5a      	adds	r2, r3, #1
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024d2:	3b01      	subs	r3, #1
 80024d4:	b29a      	uxth	r2, r3
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024de:	b29b      	uxth	r3, r3
 80024e0:	3b01      	subs	r3, #1
 80024e2:	b29a      	uxth	r2, r3
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80024e8:	e0ee      	b.n	80026c8 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80024ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ec:	9300      	str	r3, [sp, #0]
 80024ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024f0:	2200      	movs	r2, #0
 80024f2:	4981      	ldr	r1, [pc, #516]	@ (80026f8 <HAL_I2C_Master_Receive+0x4cc>)
 80024f4:	68f8      	ldr	r0, [r7, #12]
 80024f6:	f000 fa55 	bl	80029a4 <I2C_WaitOnFlagUntilTimeout>
 80024fa:	4603      	mov	r3, r0
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d001      	beq.n	8002504 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8002500:	2301      	movs	r3, #1
 8002502:	e0f5      	b.n	80026f0 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002512:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002514:	b672      	cpsid	i
}
 8002516:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	691a      	ldr	r2, [r3, #16]
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002522:	b2d2      	uxtb	r2, r2
 8002524:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800252a:	1c5a      	adds	r2, r3, #1
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002534:	3b01      	subs	r3, #1
 8002536:	b29a      	uxth	r2, r3
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002540:	b29b      	uxth	r3, r3
 8002542:	3b01      	subs	r3, #1
 8002544:	b29a      	uxth	r2, r3
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800254a:	4b6c      	ldr	r3, [pc, #432]	@ (80026fc <HAL_I2C_Master_Receive+0x4d0>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	08db      	lsrs	r3, r3, #3
 8002550:	4a6b      	ldr	r2, [pc, #428]	@ (8002700 <HAL_I2C_Master_Receive+0x4d4>)
 8002552:	fba2 2303 	umull	r2, r3, r2, r3
 8002556:	0a1a      	lsrs	r2, r3, #8
 8002558:	4613      	mov	r3, r2
 800255a:	009b      	lsls	r3, r3, #2
 800255c:	4413      	add	r3, r2
 800255e:	00da      	lsls	r2, r3, #3
 8002560:	1ad3      	subs	r3, r2, r3
 8002562:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002564:	6a3b      	ldr	r3, [r7, #32]
 8002566:	3b01      	subs	r3, #1
 8002568:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800256a:	6a3b      	ldr	r3, [r7, #32]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d118      	bne.n	80025a2 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	2200      	movs	r2, #0
 8002574:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	2220      	movs	r2, #32
 800257a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	2200      	movs	r2, #0
 8002582:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800258a:	f043 0220 	orr.w	r2, r3, #32
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002592:	b662      	cpsie	i
}
 8002594:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	2200      	movs	r2, #0
 800259a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e0a6      	b.n	80026f0 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	695b      	ldr	r3, [r3, #20]
 80025a8:	f003 0304 	and.w	r3, r3, #4
 80025ac:	2b04      	cmp	r3, #4
 80025ae:	d1d9      	bne.n	8002564 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	681a      	ldr	r2, [r3, #0]
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025be:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	691a      	ldr	r2, [r3, #16]
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025ca:	b2d2      	uxtb	r2, r2
 80025cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025d2:	1c5a      	adds	r2, r3, #1
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025dc:	3b01      	subs	r3, #1
 80025de:	b29a      	uxth	r2, r3
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025e8:	b29b      	uxth	r3, r3
 80025ea:	3b01      	subs	r3, #1
 80025ec:	b29a      	uxth	r2, r3
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80025f2:	b662      	cpsie	i
}
 80025f4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	691a      	ldr	r2, [r3, #16]
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002600:	b2d2      	uxtb	r2, r2
 8002602:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002608:	1c5a      	adds	r2, r3, #1
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002612:	3b01      	subs	r3, #1
 8002614:	b29a      	uxth	r2, r3
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800261e:	b29b      	uxth	r3, r3
 8002620:	3b01      	subs	r3, #1
 8002622:	b29a      	uxth	r2, r3
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002628:	e04e      	b.n	80026c8 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800262a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800262c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800262e:	68f8      	ldr	r0, [r7, #12]
 8002630:	f000 fb62 	bl	8002cf8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002634:	4603      	mov	r3, r0
 8002636:	2b00      	cmp	r3, #0
 8002638:	d001      	beq.n	800263e <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 800263a:	2301      	movs	r3, #1
 800263c:	e058      	b.n	80026f0 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	691a      	ldr	r2, [r3, #16]
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002648:	b2d2      	uxtb	r2, r2
 800264a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002650:	1c5a      	adds	r2, r3, #1
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800265a:	3b01      	subs	r3, #1
 800265c:	b29a      	uxth	r2, r3
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002666:	b29b      	uxth	r3, r3
 8002668:	3b01      	subs	r3, #1
 800266a:	b29a      	uxth	r2, r3
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	695b      	ldr	r3, [r3, #20]
 8002676:	f003 0304 	and.w	r3, r3, #4
 800267a:	2b04      	cmp	r3, #4
 800267c:	d124      	bne.n	80026c8 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002682:	2b03      	cmp	r3, #3
 8002684:	d107      	bne.n	8002696 <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	681a      	ldr	r2, [r3, #0]
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002694:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	691a      	ldr	r2, [r3, #16]
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026a0:	b2d2      	uxtb	r2, r2
 80026a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026a8:	1c5a      	adds	r2, r3, #1
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026b2:	3b01      	subs	r3, #1
 80026b4:	b29a      	uxth	r2, r3
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026be:	b29b      	uxth	r3, r3
 80026c0:	3b01      	subs	r3, #1
 80026c2:	b29a      	uxth	r2, r3
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	f47f ae88 	bne.w	80023e2 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	2220      	movs	r2, #32
 80026d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	2200      	movs	r2, #0
 80026de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	2200      	movs	r2, #0
 80026e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80026ea:	2300      	movs	r3, #0
 80026ec:	e000      	b.n	80026f0 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 80026ee:	2302      	movs	r3, #2
  }
}
 80026f0:	4618      	mov	r0, r3
 80026f2:	3728      	adds	r7, #40	@ 0x28
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bd80      	pop	{r7, pc}
 80026f8:	00010004 	.word	0x00010004
 80026fc:	20000000 	.word	0x20000000
 8002700:	14f8b589 	.word	0x14f8b589

08002704 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b088      	sub	sp, #32
 8002708:	af02      	add	r7, sp, #8
 800270a:	60f8      	str	r0, [r7, #12]
 800270c:	607a      	str	r2, [r7, #4]
 800270e:	603b      	str	r3, [r7, #0]
 8002710:	460b      	mov	r3, r1
 8002712:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002718:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	2b08      	cmp	r3, #8
 800271e:	d006      	beq.n	800272e <I2C_MasterRequestWrite+0x2a>
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	2b01      	cmp	r3, #1
 8002724:	d003      	beq.n	800272e <I2C_MasterRequestWrite+0x2a>
 8002726:	697b      	ldr	r3, [r7, #20]
 8002728:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800272c:	d108      	bne.n	8002740 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	681a      	ldr	r2, [r3, #0]
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800273c:	601a      	str	r2, [r3, #0]
 800273e:	e00b      	b.n	8002758 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002744:	2b12      	cmp	r3, #18
 8002746:	d107      	bne.n	8002758 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	681a      	ldr	r2, [r3, #0]
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002756:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	9300      	str	r3, [sp, #0]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2200      	movs	r2, #0
 8002760:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002764:	68f8      	ldr	r0, [r7, #12]
 8002766:	f000 f91d 	bl	80029a4 <I2C_WaitOnFlagUntilTimeout>
 800276a:	4603      	mov	r3, r0
 800276c:	2b00      	cmp	r3, #0
 800276e:	d00d      	beq.n	800278c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800277a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800277e:	d103      	bne.n	8002788 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002786:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002788:	2303      	movs	r3, #3
 800278a:	e035      	b.n	80027f8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	691b      	ldr	r3, [r3, #16]
 8002790:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002794:	d108      	bne.n	80027a8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002796:	897b      	ldrh	r3, [r7, #10]
 8002798:	b2db      	uxtb	r3, r3
 800279a:	461a      	mov	r2, r3
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80027a4:	611a      	str	r2, [r3, #16]
 80027a6:	e01b      	b.n	80027e0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80027a8:	897b      	ldrh	r3, [r7, #10]
 80027aa:	11db      	asrs	r3, r3, #7
 80027ac:	b2db      	uxtb	r3, r3
 80027ae:	f003 0306 	and.w	r3, r3, #6
 80027b2:	b2db      	uxtb	r3, r3
 80027b4:	f063 030f 	orn	r3, r3, #15
 80027b8:	b2da      	uxtb	r2, r3
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	687a      	ldr	r2, [r7, #4]
 80027c4:	490e      	ldr	r1, [pc, #56]	@ (8002800 <I2C_MasterRequestWrite+0xfc>)
 80027c6:	68f8      	ldr	r0, [r7, #12]
 80027c8:	f000 f966 	bl	8002a98 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80027cc:	4603      	mov	r3, r0
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d001      	beq.n	80027d6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80027d2:	2301      	movs	r3, #1
 80027d4:	e010      	b.n	80027f8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80027d6:	897b      	ldrh	r3, [r7, #10]
 80027d8:	b2da      	uxtb	r2, r3
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	687a      	ldr	r2, [r7, #4]
 80027e4:	4907      	ldr	r1, [pc, #28]	@ (8002804 <I2C_MasterRequestWrite+0x100>)
 80027e6:	68f8      	ldr	r0, [r7, #12]
 80027e8:	f000 f956 	bl	8002a98 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80027ec:	4603      	mov	r3, r0
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d001      	beq.n	80027f6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	e000      	b.n	80027f8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80027f6:	2300      	movs	r3, #0
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	3718      	adds	r7, #24
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}
 8002800:	00010008 	.word	0x00010008
 8002804:	00010002 	.word	0x00010002

08002808 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b088      	sub	sp, #32
 800280c:	af02      	add	r7, sp, #8
 800280e:	60f8      	str	r0, [r7, #12]
 8002810:	607a      	str	r2, [r7, #4]
 8002812:	603b      	str	r3, [r7, #0]
 8002814:	460b      	mov	r3, r1
 8002816:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800281c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800282c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	2b08      	cmp	r3, #8
 8002832:	d006      	beq.n	8002842 <I2C_MasterRequestRead+0x3a>
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	2b01      	cmp	r3, #1
 8002838:	d003      	beq.n	8002842 <I2C_MasterRequestRead+0x3a>
 800283a:	697b      	ldr	r3, [r7, #20]
 800283c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002840:	d108      	bne.n	8002854 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002850:	601a      	str	r2, [r3, #0]
 8002852:	e00b      	b.n	800286c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002858:	2b11      	cmp	r3, #17
 800285a:	d107      	bne.n	800286c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800286a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	9300      	str	r3, [sp, #0]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2200      	movs	r2, #0
 8002874:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002878:	68f8      	ldr	r0, [r7, #12]
 800287a:	f000 f893 	bl	80029a4 <I2C_WaitOnFlagUntilTimeout>
 800287e:	4603      	mov	r3, r0
 8002880:	2b00      	cmp	r3, #0
 8002882:	d00d      	beq.n	80028a0 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800288e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002892:	d103      	bne.n	800289c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800289a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800289c:	2303      	movs	r3, #3
 800289e:	e079      	b.n	8002994 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	691b      	ldr	r3, [r3, #16]
 80028a4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80028a8:	d108      	bne.n	80028bc <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80028aa:	897b      	ldrh	r3, [r7, #10]
 80028ac:	b2db      	uxtb	r3, r3
 80028ae:	f043 0301 	orr.w	r3, r3, #1
 80028b2:	b2da      	uxtb	r2, r3
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	611a      	str	r2, [r3, #16]
 80028ba:	e05f      	b.n	800297c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80028bc:	897b      	ldrh	r3, [r7, #10]
 80028be:	11db      	asrs	r3, r3, #7
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	f003 0306 	and.w	r3, r3, #6
 80028c6:	b2db      	uxtb	r3, r3
 80028c8:	f063 030f 	orn	r3, r3, #15
 80028cc:	b2da      	uxtb	r2, r3
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	687a      	ldr	r2, [r7, #4]
 80028d8:	4930      	ldr	r1, [pc, #192]	@ (800299c <I2C_MasterRequestRead+0x194>)
 80028da:	68f8      	ldr	r0, [r7, #12]
 80028dc:	f000 f8dc 	bl	8002a98 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80028e0:	4603      	mov	r3, r0
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d001      	beq.n	80028ea <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
 80028e8:	e054      	b.n	8002994 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80028ea:	897b      	ldrh	r3, [r7, #10]
 80028ec:	b2da      	uxtb	r2, r3
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	687a      	ldr	r2, [r7, #4]
 80028f8:	4929      	ldr	r1, [pc, #164]	@ (80029a0 <I2C_MasterRequestRead+0x198>)
 80028fa:	68f8      	ldr	r0, [r7, #12]
 80028fc:	f000 f8cc 	bl	8002a98 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002900:	4603      	mov	r3, r0
 8002902:	2b00      	cmp	r3, #0
 8002904:	d001      	beq.n	800290a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8002906:	2301      	movs	r3, #1
 8002908:	e044      	b.n	8002994 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800290a:	2300      	movs	r3, #0
 800290c:	613b      	str	r3, [r7, #16]
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	695b      	ldr	r3, [r3, #20]
 8002914:	613b      	str	r3, [r7, #16]
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	699b      	ldr	r3, [r3, #24]
 800291c:	613b      	str	r3, [r7, #16]
 800291e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	681a      	ldr	r2, [r3, #0]
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800292e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	9300      	str	r3, [sp, #0]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2200      	movs	r2, #0
 8002938:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800293c:	68f8      	ldr	r0, [r7, #12]
 800293e:	f000 f831 	bl	80029a4 <I2C_WaitOnFlagUntilTimeout>
 8002942:	4603      	mov	r3, r0
 8002944:	2b00      	cmp	r3, #0
 8002946:	d00d      	beq.n	8002964 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002952:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002956:	d103      	bne.n	8002960 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800295e:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8002960:	2303      	movs	r3, #3
 8002962:	e017      	b.n	8002994 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002964:	897b      	ldrh	r3, [r7, #10]
 8002966:	11db      	asrs	r3, r3, #7
 8002968:	b2db      	uxtb	r3, r3
 800296a:	f003 0306 	and.w	r3, r3, #6
 800296e:	b2db      	uxtb	r3, r3
 8002970:	f063 030e 	orn	r3, r3, #14
 8002974:	b2da      	uxtb	r2, r3
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	687a      	ldr	r2, [r7, #4]
 8002980:	4907      	ldr	r1, [pc, #28]	@ (80029a0 <I2C_MasterRequestRead+0x198>)
 8002982:	68f8      	ldr	r0, [r7, #12]
 8002984:	f000 f888 	bl	8002a98 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d001      	beq.n	8002992 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800298e:	2301      	movs	r3, #1
 8002990:	e000      	b.n	8002994 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8002992:	2300      	movs	r3, #0
}
 8002994:	4618      	mov	r0, r3
 8002996:	3718      	adds	r7, #24
 8002998:	46bd      	mov	sp, r7
 800299a:	bd80      	pop	{r7, pc}
 800299c:	00010008 	.word	0x00010008
 80029a0:	00010002 	.word	0x00010002

080029a4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b084      	sub	sp, #16
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	60f8      	str	r0, [r7, #12]
 80029ac:	60b9      	str	r1, [r7, #8]
 80029ae:	603b      	str	r3, [r7, #0]
 80029b0:	4613      	mov	r3, r2
 80029b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80029b4:	e048      	b.n	8002a48 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029bc:	d044      	beq.n	8002a48 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029be:	f7fe ff65 	bl	800188c <HAL_GetTick>
 80029c2:	4602      	mov	r2, r0
 80029c4:	69bb      	ldr	r3, [r7, #24]
 80029c6:	1ad3      	subs	r3, r2, r3
 80029c8:	683a      	ldr	r2, [r7, #0]
 80029ca:	429a      	cmp	r2, r3
 80029cc:	d302      	bcc.n	80029d4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d139      	bne.n	8002a48 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	0c1b      	lsrs	r3, r3, #16
 80029d8:	b2db      	uxtb	r3, r3
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d10d      	bne.n	80029fa <I2C_WaitOnFlagUntilTimeout+0x56>
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	695b      	ldr	r3, [r3, #20]
 80029e4:	43da      	mvns	r2, r3
 80029e6:	68bb      	ldr	r3, [r7, #8]
 80029e8:	4013      	ands	r3, r2
 80029ea:	b29b      	uxth	r3, r3
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	bf0c      	ite	eq
 80029f0:	2301      	moveq	r3, #1
 80029f2:	2300      	movne	r3, #0
 80029f4:	b2db      	uxtb	r3, r3
 80029f6:	461a      	mov	r2, r3
 80029f8:	e00c      	b.n	8002a14 <I2C_WaitOnFlagUntilTimeout+0x70>
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	699b      	ldr	r3, [r3, #24]
 8002a00:	43da      	mvns	r2, r3
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	4013      	ands	r3, r2
 8002a06:	b29b      	uxth	r3, r3
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	bf0c      	ite	eq
 8002a0c:	2301      	moveq	r3, #1
 8002a0e:	2300      	movne	r3, #0
 8002a10:	b2db      	uxtb	r3, r3
 8002a12:	461a      	mov	r2, r3
 8002a14:	79fb      	ldrb	r3, [r7, #7]
 8002a16:	429a      	cmp	r2, r3
 8002a18:	d116      	bne.n	8002a48 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	2220      	movs	r2, #32
 8002a24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a34:	f043 0220 	orr.w	r2, r3, #32
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	e023      	b.n	8002a90 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	0c1b      	lsrs	r3, r3, #16
 8002a4c:	b2db      	uxtb	r3, r3
 8002a4e:	2b01      	cmp	r3, #1
 8002a50:	d10d      	bne.n	8002a6e <I2C_WaitOnFlagUntilTimeout+0xca>
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	695b      	ldr	r3, [r3, #20]
 8002a58:	43da      	mvns	r2, r3
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	b29b      	uxth	r3, r3
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	bf0c      	ite	eq
 8002a64:	2301      	moveq	r3, #1
 8002a66:	2300      	movne	r3, #0
 8002a68:	b2db      	uxtb	r3, r3
 8002a6a:	461a      	mov	r2, r3
 8002a6c:	e00c      	b.n	8002a88 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	699b      	ldr	r3, [r3, #24]
 8002a74:	43da      	mvns	r2, r3
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	4013      	ands	r3, r2
 8002a7a:	b29b      	uxth	r3, r3
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	bf0c      	ite	eq
 8002a80:	2301      	moveq	r3, #1
 8002a82:	2300      	movne	r3, #0
 8002a84:	b2db      	uxtb	r3, r3
 8002a86:	461a      	mov	r2, r3
 8002a88:	79fb      	ldrb	r3, [r7, #7]
 8002a8a:	429a      	cmp	r2, r3
 8002a8c:	d093      	beq.n	80029b6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002a8e:	2300      	movs	r3, #0
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	3710      	adds	r7, #16
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}

08002a98 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b084      	sub	sp, #16
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	60f8      	str	r0, [r7, #12]
 8002aa0:	60b9      	str	r1, [r7, #8]
 8002aa2:	607a      	str	r2, [r7, #4]
 8002aa4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002aa6:	e071      	b.n	8002b8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	695b      	ldr	r3, [r3, #20]
 8002aae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ab2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ab6:	d123      	bne.n	8002b00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ac6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002ad0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	2220      	movs	r2, #32
 8002adc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aec:	f043 0204 	orr.w	r2, r3, #4
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	2200      	movs	r2, #0
 8002af8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	e067      	b.n	8002bd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b06:	d041      	beq.n	8002b8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b08:	f7fe fec0 	bl	800188c <HAL_GetTick>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	1ad3      	subs	r3, r2, r3
 8002b12:	687a      	ldr	r2, [r7, #4]
 8002b14:	429a      	cmp	r2, r3
 8002b16:	d302      	bcc.n	8002b1e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d136      	bne.n	8002b8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002b1e:	68bb      	ldr	r3, [r7, #8]
 8002b20:	0c1b      	lsrs	r3, r3, #16
 8002b22:	b2db      	uxtb	r3, r3
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d10c      	bne.n	8002b42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	695b      	ldr	r3, [r3, #20]
 8002b2e:	43da      	mvns	r2, r3
 8002b30:	68bb      	ldr	r3, [r7, #8]
 8002b32:	4013      	ands	r3, r2
 8002b34:	b29b      	uxth	r3, r3
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	bf14      	ite	ne
 8002b3a:	2301      	movne	r3, #1
 8002b3c:	2300      	moveq	r3, #0
 8002b3e:	b2db      	uxtb	r3, r3
 8002b40:	e00b      	b.n	8002b5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	699b      	ldr	r3, [r3, #24]
 8002b48:	43da      	mvns	r2, r3
 8002b4a:	68bb      	ldr	r3, [r7, #8]
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	b29b      	uxth	r3, r3
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	bf14      	ite	ne
 8002b54:	2301      	movne	r3, #1
 8002b56:	2300      	moveq	r3, #0
 8002b58:	b2db      	uxtb	r3, r3
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d016      	beq.n	8002b8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2200      	movs	r2, #0
 8002b62:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2220      	movs	r2, #32
 8002b68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b78:	f043 0220 	orr.w	r2, r3, #32
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	2200      	movs	r2, #0
 8002b84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e021      	b.n	8002bd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	0c1b      	lsrs	r3, r3, #16
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d10c      	bne.n	8002bb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	695b      	ldr	r3, [r3, #20]
 8002b9c:	43da      	mvns	r2, r3
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	b29b      	uxth	r3, r3
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	bf14      	ite	ne
 8002ba8:	2301      	movne	r3, #1
 8002baa:	2300      	moveq	r3, #0
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	e00b      	b.n	8002bc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	699b      	ldr	r3, [r3, #24]
 8002bb6:	43da      	mvns	r2, r3
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	4013      	ands	r3, r2
 8002bbc:	b29b      	uxth	r3, r3
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	bf14      	ite	ne
 8002bc2:	2301      	movne	r3, #1
 8002bc4:	2300      	moveq	r3, #0
 8002bc6:	b2db      	uxtb	r3, r3
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	f47f af6d 	bne.w	8002aa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002bce:	2300      	movs	r3, #0
}
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	3710      	adds	r7, #16
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}

08002bd8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b084      	sub	sp, #16
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	60f8      	str	r0, [r7, #12]
 8002be0:	60b9      	str	r1, [r7, #8]
 8002be2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002be4:	e034      	b.n	8002c50 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002be6:	68f8      	ldr	r0, [r7, #12]
 8002be8:	f000 f8e3 	bl	8002db2 <I2C_IsAcknowledgeFailed>
 8002bec:	4603      	mov	r3, r0
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d001      	beq.n	8002bf6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	e034      	b.n	8002c60 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bf6:	68bb      	ldr	r3, [r7, #8]
 8002bf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bfc:	d028      	beq.n	8002c50 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bfe:	f7fe fe45 	bl	800188c <HAL_GetTick>
 8002c02:	4602      	mov	r2, r0
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	1ad3      	subs	r3, r2, r3
 8002c08:	68ba      	ldr	r2, [r7, #8]
 8002c0a:	429a      	cmp	r2, r3
 8002c0c:	d302      	bcc.n	8002c14 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002c0e:	68bb      	ldr	r3, [r7, #8]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d11d      	bne.n	8002c50 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	695b      	ldr	r3, [r3, #20]
 8002c1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c1e:	2b80      	cmp	r3, #128	@ 0x80
 8002c20:	d016      	beq.n	8002c50 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	2200      	movs	r2, #0
 8002c26:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	2220      	movs	r2, #32
 8002c2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	2200      	movs	r2, #0
 8002c34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c3c:	f043 0220 	orr.w	r2, r3, #32
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	2200      	movs	r2, #0
 8002c48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	e007      	b.n	8002c60 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	695b      	ldr	r3, [r3, #20]
 8002c56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c5a:	2b80      	cmp	r3, #128	@ 0x80
 8002c5c:	d1c3      	bne.n	8002be6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002c5e:	2300      	movs	r3, #0
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	3710      	adds	r7, #16
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd80      	pop	{r7, pc}

08002c68 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b084      	sub	sp, #16
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	60f8      	str	r0, [r7, #12]
 8002c70:	60b9      	str	r1, [r7, #8]
 8002c72:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002c74:	e034      	b.n	8002ce0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002c76:	68f8      	ldr	r0, [r7, #12]
 8002c78:	f000 f89b 	bl	8002db2 <I2C_IsAcknowledgeFailed>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d001      	beq.n	8002c86 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002c82:	2301      	movs	r3, #1
 8002c84:	e034      	b.n	8002cf0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c8c:	d028      	beq.n	8002ce0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c8e:	f7fe fdfd 	bl	800188c <HAL_GetTick>
 8002c92:	4602      	mov	r2, r0
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	1ad3      	subs	r3, r2, r3
 8002c98:	68ba      	ldr	r2, [r7, #8]
 8002c9a:	429a      	cmp	r2, r3
 8002c9c:	d302      	bcc.n	8002ca4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002c9e:	68bb      	ldr	r3, [r7, #8]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d11d      	bne.n	8002ce0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	695b      	ldr	r3, [r3, #20]
 8002caa:	f003 0304 	and.w	r3, r3, #4
 8002cae:	2b04      	cmp	r3, #4
 8002cb0:	d016      	beq.n	8002ce0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	2220      	movs	r2, #32
 8002cbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ccc:	f043 0220 	orr.w	r2, r3, #32
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	e007      	b.n	8002cf0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	695b      	ldr	r3, [r3, #20]
 8002ce6:	f003 0304 	and.w	r3, r3, #4
 8002cea:	2b04      	cmp	r3, #4
 8002cec:	d1c3      	bne.n	8002c76 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002cee:	2300      	movs	r3, #0
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	3710      	adds	r7, #16
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}

08002cf8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b084      	sub	sp, #16
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	60f8      	str	r0, [r7, #12]
 8002d00:	60b9      	str	r1, [r7, #8]
 8002d02:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002d04:	e049      	b.n	8002d9a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	695b      	ldr	r3, [r3, #20]
 8002d0c:	f003 0310 	and.w	r3, r3, #16
 8002d10:	2b10      	cmp	r3, #16
 8002d12:	d119      	bne.n	8002d48 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f06f 0210 	mvn.w	r2, #16
 8002d1c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	2200      	movs	r2, #0
 8002d22:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	2220      	movs	r2, #32
 8002d28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	2200      	movs	r2, #0
 8002d30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	2200      	movs	r2, #0
 8002d40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002d44:	2301      	movs	r3, #1
 8002d46:	e030      	b.n	8002daa <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d48:	f7fe fda0 	bl	800188c <HAL_GetTick>
 8002d4c:	4602      	mov	r2, r0
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	1ad3      	subs	r3, r2, r3
 8002d52:	68ba      	ldr	r2, [r7, #8]
 8002d54:	429a      	cmp	r2, r3
 8002d56:	d302      	bcc.n	8002d5e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002d58:	68bb      	ldr	r3, [r7, #8]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d11d      	bne.n	8002d9a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	695b      	ldr	r3, [r3, #20]
 8002d64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d68:	2b40      	cmp	r3, #64	@ 0x40
 8002d6a:	d016      	beq.n	8002d9a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	2220      	movs	r2, #32
 8002d76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d86:	f043 0220 	orr.w	r2, r3, #32
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	2200      	movs	r2, #0
 8002d92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	e007      	b.n	8002daa <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	695b      	ldr	r3, [r3, #20]
 8002da0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002da4:	2b40      	cmp	r3, #64	@ 0x40
 8002da6:	d1ae      	bne.n	8002d06 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002da8:	2300      	movs	r3, #0
}
 8002daa:	4618      	mov	r0, r3
 8002dac:	3710      	adds	r7, #16
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}

08002db2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002db2:	b480      	push	{r7}
 8002db4:	b083      	sub	sp, #12
 8002db6:	af00      	add	r7, sp, #0
 8002db8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	695b      	ldr	r3, [r3, #20]
 8002dc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002dc4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002dc8:	d11b      	bne.n	8002e02 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002dd2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2220      	movs	r2, #32
 8002dde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2200      	movs	r2, #0
 8002de6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dee:	f043 0204 	orr.w	r2, r3, #4
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	2200      	movs	r2, #0
 8002dfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	e000      	b.n	8002e04 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002e02:	2300      	movs	r3, #0
}
 8002e04:	4618      	mov	r0, r3
 8002e06:	370c      	adds	r7, #12
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bc80      	pop	{r7}
 8002e0c:	4770      	bx	lr
	...

08002e10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b086      	sub	sp, #24
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d101      	bne.n	8002e22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e272      	b.n	8003308 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 0301 	and.w	r3, r3, #1
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	f000 8087 	beq.w	8002f3e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e30:	4b92      	ldr	r3, [pc, #584]	@ (800307c <HAL_RCC_OscConfig+0x26c>)
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	f003 030c 	and.w	r3, r3, #12
 8002e38:	2b04      	cmp	r3, #4
 8002e3a:	d00c      	beq.n	8002e56 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002e3c:	4b8f      	ldr	r3, [pc, #572]	@ (800307c <HAL_RCC_OscConfig+0x26c>)
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	f003 030c 	and.w	r3, r3, #12
 8002e44:	2b08      	cmp	r3, #8
 8002e46:	d112      	bne.n	8002e6e <HAL_RCC_OscConfig+0x5e>
 8002e48:	4b8c      	ldr	r3, [pc, #560]	@ (800307c <HAL_RCC_OscConfig+0x26c>)
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e54:	d10b      	bne.n	8002e6e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e56:	4b89      	ldr	r3, [pc, #548]	@ (800307c <HAL_RCC_OscConfig+0x26c>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d06c      	beq.n	8002f3c <HAL_RCC_OscConfig+0x12c>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d168      	bne.n	8002f3c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e24c      	b.n	8003308 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e76:	d106      	bne.n	8002e86 <HAL_RCC_OscConfig+0x76>
 8002e78:	4b80      	ldr	r3, [pc, #512]	@ (800307c <HAL_RCC_OscConfig+0x26c>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4a7f      	ldr	r2, [pc, #508]	@ (800307c <HAL_RCC_OscConfig+0x26c>)
 8002e7e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e82:	6013      	str	r3, [r2, #0]
 8002e84:	e02e      	b.n	8002ee4 <HAL_RCC_OscConfig+0xd4>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d10c      	bne.n	8002ea8 <HAL_RCC_OscConfig+0x98>
 8002e8e:	4b7b      	ldr	r3, [pc, #492]	@ (800307c <HAL_RCC_OscConfig+0x26c>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a7a      	ldr	r2, [pc, #488]	@ (800307c <HAL_RCC_OscConfig+0x26c>)
 8002e94:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e98:	6013      	str	r3, [r2, #0]
 8002e9a:	4b78      	ldr	r3, [pc, #480]	@ (800307c <HAL_RCC_OscConfig+0x26c>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a77      	ldr	r2, [pc, #476]	@ (800307c <HAL_RCC_OscConfig+0x26c>)
 8002ea0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ea4:	6013      	str	r3, [r2, #0]
 8002ea6:	e01d      	b.n	8002ee4 <HAL_RCC_OscConfig+0xd4>
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002eb0:	d10c      	bne.n	8002ecc <HAL_RCC_OscConfig+0xbc>
 8002eb2:	4b72      	ldr	r3, [pc, #456]	@ (800307c <HAL_RCC_OscConfig+0x26c>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a71      	ldr	r2, [pc, #452]	@ (800307c <HAL_RCC_OscConfig+0x26c>)
 8002eb8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ebc:	6013      	str	r3, [r2, #0]
 8002ebe:	4b6f      	ldr	r3, [pc, #444]	@ (800307c <HAL_RCC_OscConfig+0x26c>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a6e      	ldr	r2, [pc, #440]	@ (800307c <HAL_RCC_OscConfig+0x26c>)
 8002ec4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ec8:	6013      	str	r3, [r2, #0]
 8002eca:	e00b      	b.n	8002ee4 <HAL_RCC_OscConfig+0xd4>
 8002ecc:	4b6b      	ldr	r3, [pc, #428]	@ (800307c <HAL_RCC_OscConfig+0x26c>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a6a      	ldr	r2, [pc, #424]	@ (800307c <HAL_RCC_OscConfig+0x26c>)
 8002ed2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ed6:	6013      	str	r3, [r2, #0]
 8002ed8:	4b68      	ldr	r3, [pc, #416]	@ (800307c <HAL_RCC_OscConfig+0x26c>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a67      	ldr	r2, [pc, #412]	@ (800307c <HAL_RCC_OscConfig+0x26c>)
 8002ede:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ee2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d013      	beq.n	8002f14 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eec:	f7fe fcce 	bl	800188c <HAL_GetTick>
 8002ef0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ef2:	e008      	b.n	8002f06 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ef4:	f7fe fcca 	bl	800188c <HAL_GetTick>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	693b      	ldr	r3, [r7, #16]
 8002efc:	1ad3      	subs	r3, r2, r3
 8002efe:	2b64      	cmp	r3, #100	@ 0x64
 8002f00:	d901      	bls.n	8002f06 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002f02:	2303      	movs	r3, #3
 8002f04:	e200      	b.n	8003308 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f06:	4b5d      	ldr	r3, [pc, #372]	@ (800307c <HAL_RCC_OscConfig+0x26c>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d0f0      	beq.n	8002ef4 <HAL_RCC_OscConfig+0xe4>
 8002f12:	e014      	b.n	8002f3e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f14:	f7fe fcba 	bl	800188c <HAL_GetTick>
 8002f18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f1a:	e008      	b.n	8002f2e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f1c:	f7fe fcb6 	bl	800188c <HAL_GetTick>
 8002f20:	4602      	mov	r2, r0
 8002f22:	693b      	ldr	r3, [r7, #16]
 8002f24:	1ad3      	subs	r3, r2, r3
 8002f26:	2b64      	cmp	r3, #100	@ 0x64
 8002f28:	d901      	bls.n	8002f2e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002f2a:	2303      	movs	r3, #3
 8002f2c:	e1ec      	b.n	8003308 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f2e:	4b53      	ldr	r3, [pc, #332]	@ (800307c <HAL_RCC_OscConfig+0x26c>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d1f0      	bne.n	8002f1c <HAL_RCC_OscConfig+0x10c>
 8002f3a:	e000      	b.n	8002f3e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f003 0302 	and.w	r3, r3, #2
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d063      	beq.n	8003012 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002f4a:	4b4c      	ldr	r3, [pc, #304]	@ (800307c <HAL_RCC_OscConfig+0x26c>)
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	f003 030c 	and.w	r3, r3, #12
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d00b      	beq.n	8002f6e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002f56:	4b49      	ldr	r3, [pc, #292]	@ (800307c <HAL_RCC_OscConfig+0x26c>)
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	f003 030c 	and.w	r3, r3, #12
 8002f5e:	2b08      	cmp	r3, #8
 8002f60:	d11c      	bne.n	8002f9c <HAL_RCC_OscConfig+0x18c>
 8002f62:	4b46      	ldr	r3, [pc, #280]	@ (800307c <HAL_RCC_OscConfig+0x26c>)
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d116      	bne.n	8002f9c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f6e:	4b43      	ldr	r3, [pc, #268]	@ (800307c <HAL_RCC_OscConfig+0x26c>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f003 0302 	and.w	r3, r3, #2
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d005      	beq.n	8002f86 <HAL_RCC_OscConfig+0x176>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	691b      	ldr	r3, [r3, #16]
 8002f7e:	2b01      	cmp	r3, #1
 8002f80:	d001      	beq.n	8002f86 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002f82:	2301      	movs	r3, #1
 8002f84:	e1c0      	b.n	8003308 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f86:	4b3d      	ldr	r3, [pc, #244]	@ (800307c <HAL_RCC_OscConfig+0x26c>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	695b      	ldr	r3, [r3, #20]
 8002f92:	00db      	lsls	r3, r3, #3
 8002f94:	4939      	ldr	r1, [pc, #228]	@ (800307c <HAL_RCC_OscConfig+0x26c>)
 8002f96:	4313      	orrs	r3, r2
 8002f98:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f9a:	e03a      	b.n	8003012 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	691b      	ldr	r3, [r3, #16]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d020      	beq.n	8002fe6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002fa4:	4b36      	ldr	r3, [pc, #216]	@ (8003080 <HAL_RCC_OscConfig+0x270>)
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002faa:	f7fe fc6f 	bl	800188c <HAL_GetTick>
 8002fae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fb0:	e008      	b.n	8002fc4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fb2:	f7fe fc6b 	bl	800188c <HAL_GetTick>
 8002fb6:	4602      	mov	r2, r0
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	1ad3      	subs	r3, r2, r3
 8002fbc:	2b02      	cmp	r3, #2
 8002fbe:	d901      	bls.n	8002fc4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002fc0:	2303      	movs	r3, #3
 8002fc2:	e1a1      	b.n	8003308 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fc4:	4b2d      	ldr	r3, [pc, #180]	@ (800307c <HAL_RCC_OscConfig+0x26c>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f003 0302 	and.w	r3, r3, #2
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d0f0      	beq.n	8002fb2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fd0:	4b2a      	ldr	r3, [pc, #168]	@ (800307c <HAL_RCC_OscConfig+0x26c>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	695b      	ldr	r3, [r3, #20]
 8002fdc:	00db      	lsls	r3, r3, #3
 8002fde:	4927      	ldr	r1, [pc, #156]	@ (800307c <HAL_RCC_OscConfig+0x26c>)
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	600b      	str	r3, [r1, #0]
 8002fe4:	e015      	b.n	8003012 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fe6:	4b26      	ldr	r3, [pc, #152]	@ (8003080 <HAL_RCC_OscConfig+0x270>)
 8002fe8:	2200      	movs	r2, #0
 8002fea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fec:	f7fe fc4e 	bl	800188c <HAL_GetTick>
 8002ff0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ff2:	e008      	b.n	8003006 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ff4:	f7fe fc4a 	bl	800188c <HAL_GetTick>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	1ad3      	subs	r3, r2, r3
 8002ffe:	2b02      	cmp	r3, #2
 8003000:	d901      	bls.n	8003006 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003002:	2303      	movs	r3, #3
 8003004:	e180      	b.n	8003308 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003006:	4b1d      	ldr	r3, [pc, #116]	@ (800307c <HAL_RCC_OscConfig+0x26c>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f003 0302 	and.w	r3, r3, #2
 800300e:	2b00      	cmp	r3, #0
 8003010:	d1f0      	bne.n	8002ff4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f003 0308 	and.w	r3, r3, #8
 800301a:	2b00      	cmp	r3, #0
 800301c:	d03a      	beq.n	8003094 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	699b      	ldr	r3, [r3, #24]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d019      	beq.n	800305a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003026:	4b17      	ldr	r3, [pc, #92]	@ (8003084 <HAL_RCC_OscConfig+0x274>)
 8003028:	2201      	movs	r2, #1
 800302a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800302c:	f7fe fc2e 	bl	800188c <HAL_GetTick>
 8003030:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003032:	e008      	b.n	8003046 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003034:	f7fe fc2a 	bl	800188c <HAL_GetTick>
 8003038:	4602      	mov	r2, r0
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	1ad3      	subs	r3, r2, r3
 800303e:	2b02      	cmp	r3, #2
 8003040:	d901      	bls.n	8003046 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003042:	2303      	movs	r3, #3
 8003044:	e160      	b.n	8003308 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003046:	4b0d      	ldr	r3, [pc, #52]	@ (800307c <HAL_RCC_OscConfig+0x26c>)
 8003048:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800304a:	f003 0302 	and.w	r3, r3, #2
 800304e:	2b00      	cmp	r3, #0
 8003050:	d0f0      	beq.n	8003034 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003052:	2001      	movs	r0, #1
 8003054:	f000 faba 	bl	80035cc <RCC_Delay>
 8003058:	e01c      	b.n	8003094 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800305a:	4b0a      	ldr	r3, [pc, #40]	@ (8003084 <HAL_RCC_OscConfig+0x274>)
 800305c:	2200      	movs	r2, #0
 800305e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003060:	f7fe fc14 	bl	800188c <HAL_GetTick>
 8003064:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003066:	e00f      	b.n	8003088 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003068:	f7fe fc10 	bl	800188c <HAL_GetTick>
 800306c:	4602      	mov	r2, r0
 800306e:	693b      	ldr	r3, [r7, #16]
 8003070:	1ad3      	subs	r3, r2, r3
 8003072:	2b02      	cmp	r3, #2
 8003074:	d908      	bls.n	8003088 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003076:	2303      	movs	r3, #3
 8003078:	e146      	b.n	8003308 <HAL_RCC_OscConfig+0x4f8>
 800307a:	bf00      	nop
 800307c:	40021000 	.word	0x40021000
 8003080:	42420000 	.word	0x42420000
 8003084:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003088:	4b92      	ldr	r3, [pc, #584]	@ (80032d4 <HAL_RCC_OscConfig+0x4c4>)
 800308a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800308c:	f003 0302 	and.w	r3, r3, #2
 8003090:	2b00      	cmp	r3, #0
 8003092:	d1e9      	bne.n	8003068 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f003 0304 	and.w	r3, r3, #4
 800309c:	2b00      	cmp	r3, #0
 800309e:	f000 80a6 	beq.w	80031ee <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030a2:	2300      	movs	r3, #0
 80030a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030a6:	4b8b      	ldr	r3, [pc, #556]	@ (80032d4 <HAL_RCC_OscConfig+0x4c4>)
 80030a8:	69db      	ldr	r3, [r3, #28]
 80030aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d10d      	bne.n	80030ce <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030b2:	4b88      	ldr	r3, [pc, #544]	@ (80032d4 <HAL_RCC_OscConfig+0x4c4>)
 80030b4:	69db      	ldr	r3, [r3, #28]
 80030b6:	4a87      	ldr	r2, [pc, #540]	@ (80032d4 <HAL_RCC_OscConfig+0x4c4>)
 80030b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030bc:	61d3      	str	r3, [r2, #28]
 80030be:	4b85      	ldr	r3, [pc, #532]	@ (80032d4 <HAL_RCC_OscConfig+0x4c4>)
 80030c0:	69db      	ldr	r3, [r3, #28]
 80030c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030c6:	60bb      	str	r3, [r7, #8]
 80030c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030ca:	2301      	movs	r3, #1
 80030cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030ce:	4b82      	ldr	r3, [pc, #520]	@ (80032d8 <HAL_RCC_OscConfig+0x4c8>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d118      	bne.n	800310c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80030da:	4b7f      	ldr	r3, [pc, #508]	@ (80032d8 <HAL_RCC_OscConfig+0x4c8>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4a7e      	ldr	r2, [pc, #504]	@ (80032d8 <HAL_RCC_OscConfig+0x4c8>)
 80030e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030e6:	f7fe fbd1 	bl	800188c <HAL_GetTick>
 80030ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030ec:	e008      	b.n	8003100 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030ee:	f7fe fbcd 	bl	800188c <HAL_GetTick>
 80030f2:	4602      	mov	r2, r0
 80030f4:	693b      	ldr	r3, [r7, #16]
 80030f6:	1ad3      	subs	r3, r2, r3
 80030f8:	2b64      	cmp	r3, #100	@ 0x64
 80030fa:	d901      	bls.n	8003100 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80030fc:	2303      	movs	r3, #3
 80030fe:	e103      	b.n	8003308 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003100:	4b75      	ldr	r3, [pc, #468]	@ (80032d8 <HAL_RCC_OscConfig+0x4c8>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003108:	2b00      	cmp	r3, #0
 800310a:	d0f0      	beq.n	80030ee <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	68db      	ldr	r3, [r3, #12]
 8003110:	2b01      	cmp	r3, #1
 8003112:	d106      	bne.n	8003122 <HAL_RCC_OscConfig+0x312>
 8003114:	4b6f      	ldr	r3, [pc, #444]	@ (80032d4 <HAL_RCC_OscConfig+0x4c4>)
 8003116:	6a1b      	ldr	r3, [r3, #32]
 8003118:	4a6e      	ldr	r2, [pc, #440]	@ (80032d4 <HAL_RCC_OscConfig+0x4c4>)
 800311a:	f043 0301 	orr.w	r3, r3, #1
 800311e:	6213      	str	r3, [r2, #32]
 8003120:	e02d      	b.n	800317e <HAL_RCC_OscConfig+0x36e>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	68db      	ldr	r3, [r3, #12]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d10c      	bne.n	8003144 <HAL_RCC_OscConfig+0x334>
 800312a:	4b6a      	ldr	r3, [pc, #424]	@ (80032d4 <HAL_RCC_OscConfig+0x4c4>)
 800312c:	6a1b      	ldr	r3, [r3, #32]
 800312e:	4a69      	ldr	r2, [pc, #420]	@ (80032d4 <HAL_RCC_OscConfig+0x4c4>)
 8003130:	f023 0301 	bic.w	r3, r3, #1
 8003134:	6213      	str	r3, [r2, #32]
 8003136:	4b67      	ldr	r3, [pc, #412]	@ (80032d4 <HAL_RCC_OscConfig+0x4c4>)
 8003138:	6a1b      	ldr	r3, [r3, #32]
 800313a:	4a66      	ldr	r2, [pc, #408]	@ (80032d4 <HAL_RCC_OscConfig+0x4c4>)
 800313c:	f023 0304 	bic.w	r3, r3, #4
 8003140:	6213      	str	r3, [r2, #32]
 8003142:	e01c      	b.n	800317e <HAL_RCC_OscConfig+0x36e>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	2b05      	cmp	r3, #5
 800314a:	d10c      	bne.n	8003166 <HAL_RCC_OscConfig+0x356>
 800314c:	4b61      	ldr	r3, [pc, #388]	@ (80032d4 <HAL_RCC_OscConfig+0x4c4>)
 800314e:	6a1b      	ldr	r3, [r3, #32]
 8003150:	4a60      	ldr	r2, [pc, #384]	@ (80032d4 <HAL_RCC_OscConfig+0x4c4>)
 8003152:	f043 0304 	orr.w	r3, r3, #4
 8003156:	6213      	str	r3, [r2, #32]
 8003158:	4b5e      	ldr	r3, [pc, #376]	@ (80032d4 <HAL_RCC_OscConfig+0x4c4>)
 800315a:	6a1b      	ldr	r3, [r3, #32]
 800315c:	4a5d      	ldr	r2, [pc, #372]	@ (80032d4 <HAL_RCC_OscConfig+0x4c4>)
 800315e:	f043 0301 	orr.w	r3, r3, #1
 8003162:	6213      	str	r3, [r2, #32]
 8003164:	e00b      	b.n	800317e <HAL_RCC_OscConfig+0x36e>
 8003166:	4b5b      	ldr	r3, [pc, #364]	@ (80032d4 <HAL_RCC_OscConfig+0x4c4>)
 8003168:	6a1b      	ldr	r3, [r3, #32]
 800316a:	4a5a      	ldr	r2, [pc, #360]	@ (80032d4 <HAL_RCC_OscConfig+0x4c4>)
 800316c:	f023 0301 	bic.w	r3, r3, #1
 8003170:	6213      	str	r3, [r2, #32]
 8003172:	4b58      	ldr	r3, [pc, #352]	@ (80032d4 <HAL_RCC_OscConfig+0x4c4>)
 8003174:	6a1b      	ldr	r3, [r3, #32]
 8003176:	4a57      	ldr	r2, [pc, #348]	@ (80032d4 <HAL_RCC_OscConfig+0x4c4>)
 8003178:	f023 0304 	bic.w	r3, r3, #4
 800317c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	68db      	ldr	r3, [r3, #12]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d015      	beq.n	80031b2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003186:	f7fe fb81 	bl	800188c <HAL_GetTick>
 800318a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800318c:	e00a      	b.n	80031a4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800318e:	f7fe fb7d 	bl	800188c <HAL_GetTick>
 8003192:	4602      	mov	r2, r0
 8003194:	693b      	ldr	r3, [r7, #16]
 8003196:	1ad3      	subs	r3, r2, r3
 8003198:	f241 3288 	movw	r2, #5000	@ 0x1388
 800319c:	4293      	cmp	r3, r2
 800319e:	d901      	bls.n	80031a4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80031a0:	2303      	movs	r3, #3
 80031a2:	e0b1      	b.n	8003308 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031a4:	4b4b      	ldr	r3, [pc, #300]	@ (80032d4 <HAL_RCC_OscConfig+0x4c4>)
 80031a6:	6a1b      	ldr	r3, [r3, #32]
 80031a8:	f003 0302 	and.w	r3, r3, #2
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d0ee      	beq.n	800318e <HAL_RCC_OscConfig+0x37e>
 80031b0:	e014      	b.n	80031dc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031b2:	f7fe fb6b 	bl	800188c <HAL_GetTick>
 80031b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031b8:	e00a      	b.n	80031d0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031ba:	f7fe fb67 	bl	800188c <HAL_GetTick>
 80031be:	4602      	mov	r2, r0
 80031c0:	693b      	ldr	r3, [r7, #16]
 80031c2:	1ad3      	subs	r3, r2, r3
 80031c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d901      	bls.n	80031d0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80031cc:	2303      	movs	r3, #3
 80031ce:	e09b      	b.n	8003308 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031d0:	4b40      	ldr	r3, [pc, #256]	@ (80032d4 <HAL_RCC_OscConfig+0x4c4>)
 80031d2:	6a1b      	ldr	r3, [r3, #32]
 80031d4:	f003 0302 	and.w	r3, r3, #2
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d1ee      	bne.n	80031ba <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80031dc:	7dfb      	ldrb	r3, [r7, #23]
 80031de:	2b01      	cmp	r3, #1
 80031e0:	d105      	bne.n	80031ee <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031e2:	4b3c      	ldr	r3, [pc, #240]	@ (80032d4 <HAL_RCC_OscConfig+0x4c4>)
 80031e4:	69db      	ldr	r3, [r3, #28]
 80031e6:	4a3b      	ldr	r2, [pc, #236]	@ (80032d4 <HAL_RCC_OscConfig+0x4c4>)
 80031e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031ec:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	69db      	ldr	r3, [r3, #28]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	f000 8087 	beq.w	8003306 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80031f8:	4b36      	ldr	r3, [pc, #216]	@ (80032d4 <HAL_RCC_OscConfig+0x4c4>)
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	f003 030c 	and.w	r3, r3, #12
 8003200:	2b08      	cmp	r3, #8
 8003202:	d061      	beq.n	80032c8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	69db      	ldr	r3, [r3, #28]
 8003208:	2b02      	cmp	r3, #2
 800320a:	d146      	bne.n	800329a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800320c:	4b33      	ldr	r3, [pc, #204]	@ (80032dc <HAL_RCC_OscConfig+0x4cc>)
 800320e:	2200      	movs	r2, #0
 8003210:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003212:	f7fe fb3b 	bl	800188c <HAL_GetTick>
 8003216:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003218:	e008      	b.n	800322c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800321a:	f7fe fb37 	bl	800188c <HAL_GetTick>
 800321e:	4602      	mov	r2, r0
 8003220:	693b      	ldr	r3, [r7, #16]
 8003222:	1ad3      	subs	r3, r2, r3
 8003224:	2b02      	cmp	r3, #2
 8003226:	d901      	bls.n	800322c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003228:	2303      	movs	r3, #3
 800322a:	e06d      	b.n	8003308 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800322c:	4b29      	ldr	r3, [pc, #164]	@ (80032d4 <HAL_RCC_OscConfig+0x4c4>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003234:	2b00      	cmp	r3, #0
 8003236:	d1f0      	bne.n	800321a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6a1b      	ldr	r3, [r3, #32]
 800323c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003240:	d108      	bne.n	8003254 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003242:	4b24      	ldr	r3, [pc, #144]	@ (80032d4 <HAL_RCC_OscConfig+0x4c4>)
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	4921      	ldr	r1, [pc, #132]	@ (80032d4 <HAL_RCC_OscConfig+0x4c4>)
 8003250:	4313      	orrs	r3, r2
 8003252:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003254:	4b1f      	ldr	r3, [pc, #124]	@ (80032d4 <HAL_RCC_OscConfig+0x4c4>)
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6a19      	ldr	r1, [r3, #32]
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003264:	430b      	orrs	r3, r1
 8003266:	491b      	ldr	r1, [pc, #108]	@ (80032d4 <HAL_RCC_OscConfig+0x4c4>)
 8003268:	4313      	orrs	r3, r2
 800326a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800326c:	4b1b      	ldr	r3, [pc, #108]	@ (80032dc <HAL_RCC_OscConfig+0x4cc>)
 800326e:	2201      	movs	r2, #1
 8003270:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003272:	f7fe fb0b 	bl	800188c <HAL_GetTick>
 8003276:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003278:	e008      	b.n	800328c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800327a:	f7fe fb07 	bl	800188c <HAL_GetTick>
 800327e:	4602      	mov	r2, r0
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	1ad3      	subs	r3, r2, r3
 8003284:	2b02      	cmp	r3, #2
 8003286:	d901      	bls.n	800328c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003288:	2303      	movs	r3, #3
 800328a:	e03d      	b.n	8003308 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800328c:	4b11      	ldr	r3, [pc, #68]	@ (80032d4 <HAL_RCC_OscConfig+0x4c4>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003294:	2b00      	cmp	r3, #0
 8003296:	d0f0      	beq.n	800327a <HAL_RCC_OscConfig+0x46a>
 8003298:	e035      	b.n	8003306 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800329a:	4b10      	ldr	r3, [pc, #64]	@ (80032dc <HAL_RCC_OscConfig+0x4cc>)
 800329c:	2200      	movs	r2, #0
 800329e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032a0:	f7fe faf4 	bl	800188c <HAL_GetTick>
 80032a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032a6:	e008      	b.n	80032ba <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032a8:	f7fe faf0 	bl	800188c <HAL_GetTick>
 80032ac:	4602      	mov	r2, r0
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	1ad3      	subs	r3, r2, r3
 80032b2:	2b02      	cmp	r3, #2
 80032b4:	d901      	bls.n	80032ba <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80032b6:	2303      	movs	r3, #3
 80032b8:	e026      	b.n	8003308 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032ba:	4b06      	ldr	r3, [pc, #24]	@ (80032d4 <HAL_RCC_OscConfig+0x4c4>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d1f0      	bne.n	80032a8 <HAL_RCC_OscConfig+0x498>
 80032c6:	e01e      	b.n	8003306 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	69db      	ldr	r3, [r3, #28]
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d107      	bne.n	80032e0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80032d0:	2301      	movs	r3, #1
 80032d2:	e019      	b.n	8003308 <HAL_RCC_OscConfig+0x4f8>
 80032d4:	40021000 	.word	0x40021000
 80032d8:	40007000 	.word	0x40007000
 80032dc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80032e0:	4b0b      	ldr	r3, [pc, #44]	@ (8003310 <HAL_RCC_OscConfig+0x500>)
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6a1b      	ldr	r3, [r3, #32]
 80032f0:	429a      	cmp	r2, r3
 80032f2:	d106      	bne.n	8003302 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032fe:	429a      	cmp	r2, r3
 8003300:	d001      	beq.n	8003306 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003302:	2301      	movs	r3, #1
 8003304:	e000      	b.n	8003308 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003306:	2300      	movs	r3, #0
}
 8003308:	4618      	mov	r0, r3
 800330a:	3718      	adds	r7, #24
 800330c:	46bd      	mov	sp, r7
 800330e:	bd80      	pop	{r7, pc}
 8003310:	40021000 	.word	0x40021000

08003314 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b084      	sub	sp, #16
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
 800331c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d101      	bne.n	8003328 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003324:	2301      	movs	r3, #1
 8003326:	e0d0      	b.n	80034ca <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003328:	4b6a      	ldr	r3, [pc, #424]	@ (80034d4 <HAL_RCC_ClockConfig+0x1c0>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f003 0307 	and.w	r3, r3, #7
 8003330:	683a      	ldr	r2, [r7, #0]
 8003332:	429a      	cmp	r2, r3
 8003334:	d910      	bls.n	8003358 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003336:	4b67      	ldr	r3, [pc, #412]	@ (80034d4 <HAL_RCC_ClockConfig+0x1c0>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f023 0207 	bic.w	r2, r3, #7
 800333e:	4965      	ldr	r1, [pc, #404]	@ (80034d4 <HAL_RCC_ClockConfig+0x1c0>)
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	4313      	orrs	r3, r2
 8003344:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003346:	4b63      	ldr	r3, [pc, #396]	@ (80034d4 <HAL_RCC_ClockConfig+0x1c0>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f003 0307 	and.w	r3, r3, #7
 800334e:	683a      	ldr	r2, [r7, #0]
 8003350:	429a      	cmp	r2, r3
 8003352:	d001      	beq.n	8003358 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003354:	2301      	movs	r3, #1
 8003356:	e0b8      	b.n	80034ca <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f003 0302 	and.w	r3, r3, #2
 8003360:	2b00      	cmp	r3, #0
 8003362:	d020      	beq.n	80033a6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f003 0304 	and.w	r3, r3, #4
 800336c:	2b00      	cmp	r3, #0
 800336e:	d005      	beq.n	800337c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003370:	4b59      	ldr	r3, [pc, #356]	@ (80034d8 <HAL_RCC_ClockConfig+0x1c4>)
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	4a58      	ldr	r2, [pc, #352]	@ (80034d8 <HAL_RCC_ClockConfig+0x1c4>)
 8003376:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800337a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f003 0308 	and.w	r3, r3, #8
 8003384:	2b00      	cmp	r3, #0
 8003386:	d005      	beq.n	8003394 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003388:	4b53      	ldr	r3, [pc, #332]	@ (80034d8 <HAL_RCC_ClockConfig+0x1c4>)
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	4a52      	ldr	r2, [pc, #328]	@ (80034d8 <HAL_RCC_ClockConfig+0x1c4>)
 800338e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003392:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003394:	4b50      	ldr	r3, [pc, #320]	@ (80034d8 <HAL_RCC_ClockConfig+0x1c4>)
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	494d      	ldr	r1, [pc, #308]	@ (80034d8 <HAL_RCC_ClockConfig+0x1c4>)
 80033a2:	4313      	orrs	r3, r2
 80033a4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f003 0301 	and.w	r3, r3, #1
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d040      	beq.n	8003434 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	2b01      	cmp	r3, #1
 80033b8:	d107      	bne.n	80033ca <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033ba:	4b47      	ldr	r3, [pc, #284]	@ (80034d8 <HAL_RCC_ClockConfig+0x1c4>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d115      	bne.n	80033f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	e07f      	b.n	80034ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	2b02      	cmp	r3, #2
 80033d0:	d107      	bne.n	80033e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033d2:	4b41      	ldr	r3, [pc, #260]	@ (80034d8 <HAL_RCC_ClockConfig+0x1c4>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d109      	bne.n	80033f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033de:	2301      	movs	r3, #1
 80033e0:	e073      	b.n	80034ca <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033e2:	4b3d      	ldr	r3, [pc, #244]	@ (80034d8 <HAL_RCC_ClockConfig+0x1c4>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f003 0302 	and.w	r3, r3, #2
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d101      	bne.n	80033f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	e06b      	b.n	80034ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80033f2:	4b39      	ldr	r3, [pc, #228]	@ (80034d8 <HAL_RCC_ClockConfig+0x1c4>)
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	f023 0203 	bic.w	r2, r3, #3
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	4936      	ldr	r1, [pc, #216]	@ (80034d8 <HAL_RCC_ClockConfig+0x1c4>)
 8003400:	4313      	orrs	r3, r2
 8003402:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003404:	f7fe fa42 	bl	800188c <HAL_GetTick>
 8003408:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800340a:	e00a      	b.n	8003422 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800340c:	f7fe fa3e 	bl	800188c <HAL_GetTick>
 8003410:	4602      	mov	r2, r0
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	1ad3      	subs	r3, r2, r3
 8003416:	f241 3288 	movw	r2, #5000	@ 0x1388
 800341a:	4293      	cmp	r3, r2
 800341c:	d901      	bls.n	8003422 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800341e:	2303      	movs	r3, #3
 8003420:	e053      	b.n	80034ca <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003422:	4b2d      	ldr	r3, [pc, #180]	@ (80034d8 <HAL_RCC_ClockConfig+0x1c4>)
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	f003 020c 	and.w	r2, r3, #12
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	429a      	cmp	r2, r3
 8003432:	d1eb      	bne.n	800340c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003434:	4b27      	ldr	r3, [pc, #156]	@ (80034d4 <HAL_RCC_ClockConfig+0x1c0>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f003 0307 	and.w	r3, r3, #7
 800343c:	683a      	ldr	r2, [r7, #0]
 800343e:	429a      	cmp	r2, r3
 8003440:	d210      	bcs.n	8003464 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003442:	4b24      	ldr	r3, [pc, #144]	@ (80034d4 <HAL_RCC_ClockConfig+0x1c0>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f023 0207 	bic.w	r2, r3, #7
 800344a:	4922      	ldr	r1, [pc, #136]	@ (80034d4 <HAL_RCC_ClockConfig+0x1c0>)
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	4313      	orrs	r3, r2
 8003450:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003452:	4b20      	ldr	r3, [pc, #128]	@ (80034d4 <HAL_RCC_ClockConfig+0x1c0>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f003 0307 	and.w	r3, r3, #7
 800345a:	683a      	ldr	r2, [r7, #0]
 800345c:	429a      	cmp	r2, r3
 800345e:	d001      	beq.n	8003464 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003460:	2301      	movs	r3, #1
 8003462:	e032      	b.n	80034ca <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f003 0304 	and.w	r3, r3, #4
 800346c:	2b00      	cmp	r3, #0
 800346e:	d008      	beq.n	8003482 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003470:	4b19      	ldr	r3, [pc, #100]	@ (80034d8 <HAL_RCC_ClockConfig+0x1c4>)
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	68db      	ldr	r3, [r3, #12]
 800347c:	4916      	ldr	r1, [pc, #88]	@ (80034d8 <HAL_RCC_ClockConfig+0x1c4>)
 800347e:	4313      	orrs	r3, r2
 8003480:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f003 0308 	and.w	r3, r3, #8
 800348a:	2b00      	cmp	r3, #0
 800348c:	d009      	beq.n	80034a2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800348e:	4b12      	ldr	r3, [pc, #72]	@ (80034d8 <HAL_RCC_ClockConfig+0x1c4>)
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	691b      	ldr	r3, [r3, #16]
 800349a:	00db      	lsls	r3, r3, #3
 800349c:	490e      	ldr	r1, [pc, #56]	@ (80034d8 <HAL_RCC_ClockConfig+0x1c4>)
 800349e:	4313      	orrs	r3, r2
 80034a0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80034a2:	f000 f821 	bl	80034e8 <HAL_RCC_GetSysClockFreq>
 80034a6:	4602      	mov	r2, r0
 80034a8:	4b0b      	ldr	r3, [pc, #44]	@ (80034d8 <HAL_RCC_ClockConfig+0x1c4>)
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	091b      	lsrs	r3, r3, #4
 80034ae:	f003 030f 	and.w	r3, r3, #15
 80034b2:	490a      	ldr	r1, [pc, #40]	@ (80034dc <HAL_RCC_ClockConfig+0x1c8>)
 80034b4:	5ccb      	ldrb	r3, [r1, r3]
 80034b6:	fa22 f303 	lsr.w	r3, r2, r3
 80034ba:	4a09      	ldr	r2, [pc, #36]	@ (80034e0 <HAL_RCC_ClockConfig+0x1cc>)
 80034bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80034be:	4b09      	ldr	r3, [pc, #36]	@ (80034e4 <HAL_RCC_ClockConfig+0x1d0>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4618      	mov	r0, r3
 80034c4:	f7fe f9a0 	bl	8001808 <HAL_InitTick>

  return HAL_OK;
 80034c8:	2300      	movs	r3, #0
}
 80034ca:	4618      	mov	r0, r3
 80034cc:	3710      	adds	r7, #16
 80034ce:	46bd      	mov	sp, r7
 80034d0:	bd80      	pop	{r7, pc}
 80034d2:	bf00      	nop
 80034d4:	40022000 	.word	0x40022000
 80034d8:	40021000 	.word	0x40021000
 80034dc:	08003694 	.word	0x08003694
 80034e0:	20000000 	.word	0x20000000
 80034e4:	20000004 	.word	0x20000004

080034e8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b087      	sub	sp, #28
 80034ec:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80034ee:	2300      	movs	r3, #0
 80034f0:	60fb      	str	r3, [r7, #12]
 80034f2:	2300      	movs	r3, #0
 80034f4:	60bb      	str	r3, [r7, #8]
 80034f6:	2300      	movs	r3, #0
 80034f8:	617b      	str	r3, [r7, #20]
 80034fa:	2300      	movs	r3, #0
 80034fc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80034fe:	2300      	movs	r3, #0
 8003500:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003502:	4b1e      	ldr	r3, [pc, #120]	@ (800357c <HAL_RCC_GetSysClockFreq+0x94>)
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	f003 030c 	and.w	r3, r3, #12
 800350e:	2b04      	cmp	r3, #4
 8003510:	d002      	beq.n	8003518 <HAL_RCC_GetSysClockFreq+0x30>
 8003512:	2b08      	cmp	r3, #8
 8003514:	d003      	beq.n	800351e <HAL_RCC_GetSysClockFreq+0x36>
 8003516:	e027      	b.n	8003568 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003518:	4b19      	ldr	r3, [pc, #100]	@ (8003580 <HAL_RCC_GetSysClockFreq+0x98>)
 800351a:	613b      	str	r3, [r7, #16]
      break;
 800351c:	e027      	b.n	800356e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	0c9b      	lsrs	r3, r3, #18
 8003522:	f003 030f 	and.w	r3, r3, #15
 8003526:	4a17      	ldr	r2, [pc, #92]	@ (8003584 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003528:	5cd3      	ldrb	r3, [r2, r3]
 800352a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003532:	2b00      	cmp	r3, #0
 8003534:	d010      	beq.n	8003558 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003536:	4b11      	ldr	r3, [pc, #68]	@ (800357c <HAL_RCC_GetSysClockFreq+0x94>)
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	0c5b      	lsrs	r3, r3, #17
 800353c:	f003 0301 	and.w	r3, r3, #1
 8003540:	4a11      	ldr	r2, [pc, #68]	@ (8003588 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003542:	5cd3      	ldrb	r3, [r2, r3]
 8003544:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	4a0d      	ldr	r2, [pc, #52]	@ (8003580 <HAL_RCC_GetSysClockFreq+0x98>)
 800354a:	fb03 f202 	mul.w	r2, r3, r2
 800354e:	68bb      	ldr	r3, [r7, #8]
 8003550:	fbb2 f3f3 	udiv	r3, r2, r3
 8003554:	617b      	str	r3, [r7, #20]
 8003556:	e004      	b.n	8003562 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	4a0c      	ldr	r2, [pc, #48]	@ (800358c <HAL_RCC_GetSysClockFreq+0xa4>)
 800355c:	fb02 f303 	mul.w	r3, r2, r3
 8003560:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	613b      	str	r3, [r7, #16]
      break;
 8003566:	e002      	b.n	800356e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003568:	4b05      	ldr	r3, [pc, #20]	@ (8003580 <HAL_RCC_GetSysClockFreq+0x98>)
 800356a:	613b      	str	r3, [r7, #16]
      break;
 800356c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800356e:	693b      	ldr	r3, [r7, #16]
}
 8003570:	4618      	mov	r0, r3
 8003572:	371c      	adds	r7, #28
 8003574:	46bd      	mov	sp, r7
 8003576:	bc80      	pop	{r7}
 8003578:	4770      	bx	lr
 800357a:	bf00      	nop
 800357c:	40021000 	.word	0x40021000
 8003580:	007a1200 	.word	0x007a1200
 8003584:	080036ac 	.word	0x080036ac
 8003588:	080036bc 	.word	0x080036bc
 800358c:	003d0900 	.word	0x003d0900

08003590 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003590:	b480      	push	{r7}
 8003592:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003594:	4b02      	ldr	r3, [pc, #8]	@ (80035a0 <HAL_RCC_GetHCLKFreq+0x10>)
 8003596:	681b      	ldr	r3, [r3, #0]
}
 8003598:	4618      	mov	r0, r3
 800359a:	46bd      	mov	sp, r7
 800359c:	bc80      	pop	{r7}
 800359e:	4770      	bx	lr
 80035a0:	20000000 	.word	0x20000000

080035a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80035a8:	f7ff fff2 	bl	8003590 <HAL_RCC_GetHCLKFreq>
 80035ac:	4602      	mov	r2, r0
 80035ae:	4b05      	ldr	r3, [pc, #20]	@ (80035c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	0a1b      	lsrs	r3, r3, #8
 80035b4:	f003 0307 	and.w	r3, r3, #7
 80035b8:	4903      	ldr	r1, [pc, #12]	@ (80035c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80035ba:	5ccb      	ldrb	r3, [r1, r3]
 80035bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	bd80      	pop	{r7, pc}
 80035c4:	40021000 	.word	0x40021000
 80035c8:	080036a4 	.word	0x080036a4

080035cc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b085      	sub	sp, #20
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80035d4:	4b0a      	ldr	r3, [pc, #40]	@ (8003600 <RCC_Delay+0x34>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a0a      	ldr	r2, [pc, #40]	@ (8003604 <RCC_Delay+0x38>)
 80035da:	fba2 2303 	umull	r2, r3, r2, r3
 80035de:	0a5b      	lsrs	r3, r3, #9
 80035e0:	687a      	ldr	r2, [r7, #4]
 80035e2:	fb02 f303 	mul.w	r3, r2, r3
 80035e6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80035e8:	bf00      	nop
  }
  while (Delay --);
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	1e5a      	subs	r2, r3, #1
 80035ee:	60fa      	str	r2, [r7, #12]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d1f9      	bne.n	80035e8 <RCC_Delay+0x1c>
}
 80035f4:	bf00      	nop
 80035f6:	bf00      	nop
 80035f8:	3714      	adds	r7, #20
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bc80      	pop	{r7}
 80035fe:	4770      	bx	lr
 8003600:	20000000 	.word	0x20000000
 8003604:	10624dd3 	.word	0x10624dd3

08003608 <memset>:
 8003608:	4603      	mov	r3, r0
 800360a:	4402      	add	r2, r0
 800360c:	4293      	cmp	r3, r2
 800360e:	d100      	bne.n	8003612 <memset+0xa>
 8003610:	4770      	bx	lr
 8003612:	f803 1b01 	strb.w	r1, [r3], #1
 8003616:	e7f9      	b.n	800360c <memset+0x4>

08003618 <__libc_init_array>:
 8003618:	b570      	push	{r4, r5, r6, lr}
 800361a:	2600      	movs	r6, #0
 800361c:	4d0c      	ldr	r5, [pc, #48]	@ (8003650 <__libc_init_array+0x38>)
 800361e:	4c0d      	ldr	r4, [pc, #52]	@ (8003654 <__libc_init_array+0x3c>)
 8003620:	1b64      	subs	r4, r4, r5
 8003622:	10a4      	asrs	r4, r4, #2
 8003624:	42a6      	cmp	r6, r4
 8003626:	d109      	bne.n	800363c <__libc_init_array+0x24>
 8003628:	f000 f828 	bl	800367c <_init>
 800362c:	2600      	movs	r6, #0
 800362e:	4d0a      	ldr	r5, [pc, #40]	@ (8003658 <__libc_init_array+0x40>)
 8003630:	4c0a      	ldr	r4, [pc, #40]	@ (800365c <__libc_init_array+0x44>)
 8003632:	1b64      	subs	r4, r4, r5
 8003634:	10a4      	asrs	r4, r4, #2
 8003636:	42a6      	cmp	r6, r4
 8003638:	d105      	bne.n	8003646 <__libc_init_array+0x2e>
 800363a:	bd70      	pop	{r4, r5, r6, pc}
 800363c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003640:	4798      	blx	r3
 8003642:	3601      	adds	r6, #1
 8003644:	e7ee      	b.n	8003624 <__libc_init_array+0xc>
 8003646:	f855 3b04 	ldr.w	r3, [r5], #4
 800364a:	4798      	blx	r3
 800364c:	3601      	adds	r6, #1
 800364e:	e7f2      	b.n	8003636 <__libc_init_array+0x1e>
 8003650:	080036c8 	.word	0x080036c8
 8003654:	080036c8 	.word	0x080036c8
 8003658:	080036c8 	.word	0x080036c8
 800365c:	080036cc 	.word	0x080036cc

08003660 <memcpy>:
 8003660:	440a      	add	r2, r1
 8003662:	4291      	cmp	r1, r2
 8003664:	f100 33ff 	add.w	r3, r0, #4294967295
 8003668:	d100      	bne.n	800366c <memcpy+0xc>
 800366a:	4770      	bx	lr
 800366c:	b510      	push	{r4, lr}
 800366e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003672:	4291      	cmp	r1, r2
 8003674:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003678:	d1f9      	bne.n	800366e <memcpy+0xe>
 800367a:	bd10      	pop	{r4, pc}

0800367c <_init>:
 800367c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800367e:	bf00      	nop
 8003680:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003682:	bc08      	pop	{r3}
 8003684:	469e      	mov	lr, r3
 8003686:	4770      	bx	lr

08003688 <_fini>:
 8003688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800368a:	bf00      	nop
 800368c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800368e:	bc08      	pop	{r3}
 8003690:	469e      	mov	lr, r3
 8003692:	4770      	bx	lr
