#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5557c14cf910 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
P_0x5557c148b460 .param/l "num_cycles" 0 2 10, +C4<00000000000000000000000001000000>;
v0x5557c1507510_0 .var "Clk", 0 0;
v0x5557c15075b0_0 .var "Reset", 0 0;
v0x5557c1507670_0 .var "Start", 0 0;
v0x5557c1507760_0 .var/i "counter", 31 0;
v0x5557c1507800_0 .var/i "flush", 31 0;
v0x5557c1507930_0 .var/i "i", 31 0;
v0x5557c1507a10_0 .var/i "outfile", 31 0;
v0x5557c1507af0_0 .var/i "stall", 31 0;
S_0x5557c14cf530 .scope module, "CPU" "CPU" 2 14, 3 1 0, S_0x5557c14cf910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
L_0x5557c151a1c0 .functor BUFZ 32, v0x5557c1500d50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5557c151a230 .functor BUFZ 32, v0x5557c1501710_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5557c1504710_0 .net "ALUsrcdata1", 31 0, L_0x5557c151a1c0;  1 drivers
v0x5557c15047f0_0 .net "ALUsrcdata2", 31 0, L_0x5557c151a150;  1 drivers
v0x5557c15048e0_0 .net "EX_ALUOp", 2 0, L_0x5557c1519b00;  1 drivers
v0x5557c15049d0_0 .net "EX_ALUSrc", 0 0, L_0x5557c15198d0;  1 drivers
v0x5557c1504ac0_0 .net "EX_ALUresult", 31 0, L_0x5557c151a380;  1 drivers
v0x5557c1504c20_0 .net "EX_Imm", 31 0, L_0x5557c1519ce0;  1 drivers
v0x5557c1504d30_0 .net "EX_MemRead", 0 0, L_0x5557c1519a20;  1 drivers
v0x5557c1504e20_0 .net "EX_MemWrite", 0 0, L_0x5557c1519a90;  1 drivers
v0x5557c1504f10_0 .net "EX_MemtoReg", 0 0, L_0x5557c15199b0;  1 drivers
v0x5557c1504fb0_0 .net "EX_RegWrite", 0 0, L_0x5557c1519940;  1 drivers
v0x5557c15050a0_0 .net "EX_instruction", 31 0, v0x5557c14fca90_0;  1 drivers
v0x5557c1505140_0 .net "EX_memwritedata", 31 0, L_0x5557c151a230;  1 drivers
v0x5557c15051e0_0 .net "EX_rs1data", 31 0, L_0x5557c1519bb0;  1 drivers
v0x5557c15052d0_0 .net "EX_rs2data", 31 0, L_0x5557c1519c20;  1 drivers
v0x5557c15053e0_0 .net "ForwardA", 1 0, L_0x5557c1519e20;  1 drivers
v0x5557c15054f0_0 .net "ForwardB", 1 0, L_0x5557c1519e90;  1 drivers
v0x5557c1505600_0 .net "ID_ALUOp", 2 0, L_0x5557c1518300;  1 drivers
v0x5557c1505820_0 .net "ID_ALUSrc", 0 0, L_0x5557c15180d0;  1 drivers
v0x5557c1505910_0 .net "ID_Imm", 31 0, L_0x5557c1519120;  1 drivers
v0x5557c15059d0_0 .net "ID_MemRead", 0 0, L_0x5557c1518220;  1 drivers
v0x5557c1505ac0_0 .net "ID_MemWrite", 0 0, L_0x5557c1518290;  1 drivers
v0x5557c1505bb0_0 .net "ID_MemtoReg", 0 0, L_0x5557c15181b0;  1 drivers
v0x5557c1505ca0_0 .net "ID_RegWrite", 0 0, L_0x5557c1518140;  1 drivers
v0x5557c1505d90_0 .net "ID_instruction", 31 0, v0x5557c14fdaa0_0;  1 drivers
v0x5557c1505e50_0 .net "ID_rs1data", 31 0, L_0x5557c15187c0;  1 drivers
v0x5557c1505f10_0 .net "ID_rs2data", 31 0, L_0x5557c1518d20;  1 drivers
v0x5557c1506020_0 .net "IF_instruction", 31 0, L_0x5557c1517d20;  1 drivers
v0x5557c1506130_0 .net "MEM_ALUresult", 31 0, v0x5557c14f96a0_0;  1 drivers
v0x5557c15061f0_0 .net "MEM_MemRead", 0 0, v0x5557c14f9920_0;  1 drivers
v0x5557c15062e0_0 .net "MEM_MemWrite", 0 0, L_0x5557c151a630;  1 drivers
v0x5557c15063d0_0 .net "MEM_MemtoReg", 0 0, L_0x5557c151a530;  1 drivers
v0x5557c15064c0_0 .net "MEM_RegWrite", 0 0, L_0x5557c151a410;  1 drivers
v0x5557c1506560_0 .net "MEM_memreaddata", 31 0, L_0x5557c151acf0;  1 drivers
v0x5557c1506670_0 .net "MEM_memwritedata", 31 0, L_0x5557c151a7a0;  1 drivers
v0x5557c1506780_0 .net "MEM_rdaddr", 4 0, L_0x5557c151a880;  1 drivers
v0x5557c1506840_0 .net "WB_ALUresult", 31 0, L_0x5557c151af80;  1 drivers
v0x5557c1506950_0 .net "WB_MemtoReg", 0 0, L_0x5557c151af10;  1 drivers
v0x5557c1506a40_0 .net "WB_RegWrite", 0 0, v0x5557c15000b0_0;  1 drivers
v0x5557c1506ae0_0 .net "WB_memreaddata", 31 0, L_0x5557c151aff0;  1 drivers
v0x5557c1506bf0_0 .net "WB_rdaddr", 4 0, v0x5557c14ffe60_0;  1 drivers
v0x5557c1506cb0_0 .net "WB_writedata", 31 0, v0x5557c15044d0_0;  1 drivers
v0x5557c1506d70_0 .net "clk_i", 0 0, v0x5557c1507510_0;  1 drivers
L_0x7f661a2ac060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5557c1506e10_0 .net "four", 31 0, L_0x7f661a2ac060;  1 drivers
v0x5557c1506ed0_0 .net "new_pc", 31 0, v0x5557c15025f0_0;  1 drivers
v0x5557c1506f70_0 .net "old_pc", 31 0, L_0x5557c1517c80;  1 drivers
L_0x7f661a2ac018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5557c1507030_0 .net "pc_write", 0 0, L_0x7f661a2ac018;  1 drivers
v0x5557c15070d0_0 .net "rst_i", 0 0, v0x5557c15075b0_0;  1 drivers
v0x5557c1507170_0 .net "srcdata1", 31 0, v0x5557c1500d50_0;  1 drivers
v0x5557c1507210_0 .net "srcdata2", 31 0, v0x5557c1501710_0;  1 drivers
v0x5557c1507300_0 .net "start_i", 0 0, v0x5557c1507670_0;  1 drivers
L_0x7f661a2ac180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557c15073a0_0 .net "tmp", 31 0, L_0x7f661a2ac180;  1 drivers
L_0x5557c1518eb0 .part v0x5557c14fdaa0_0, 15, 5;
L_0x5557c1518f50 .part v0x5557c14fdaa0_0, 20, 5;
L_0x5557c1519f00 .part v0x5557c14fca90_0, 15, 5;
L_0x5557c1519fa0 .part v0x5557c14fca90_0, 20, 5;
L_0x5557c151a980 .part v0x5557c14fca90_0, 7, 5;
S_0x5557c14cf150 .scope module, "ALU" "ALU" 3 187, 4 9 0, S_0x5557c14cf530;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x5557c151a380 .functor BUFZ 32, v0x5557c14b1e20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5557c14d0980_0 .net "ALUCtrl_i", 2 0, L_0x5557c1519b00;  alias, 1 drivers
v0x5557c14d0a80_0 .net "data1_i", 31 0, L_0x5557c151a1c0;  alias, 1 drivers
v0x5557c14bb430_0 .net "data2_i", 31 0, L_0x5557c151a150;  alias, 1 drivers
v0x5557c14b1d50_0 .net "data_o", 31 0, L_0x5557c151a380;  alias, 1 drivers
v0x5557c14b1e20_0 .var "data_reg", 31 0;
E_0x5557c143f830 .event edge, v0x5557c14d0980_0, v0x5557c14d0a80_0, v0x5557c14bb430_0;
S_0x5557c14f7190 .scope module, "Add_PC" "Adder" 3 77, 5 1 0, S_0x5557c14cf530;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x5557c14c1d10_0 .net "data1_in", 31 0, v0x5557c15025f0_0;  alias, 1 drivers
v0x5557c14c1e10_0 .net "data2_in", 31 0, L_0x7f661a2ac060;  alias, 1 drivers
v0x5557c14f7470_0 .net "data_o", 31 0, L_0x5557c1517c80;  alias, 1 drivers
L_0x5557c1517c80 .arith/sum 32, v0x5557c15025f0_0, L_0x7f661a2ac060;
S_0x5557c14f75b0 .scope module, "Control" "Control" 3 95, 6 8 0, S_0x5557c14cf530;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Op_i"
    .port_info 1 /OUTPUT 3 "ALUOp_o"
    .port_info 2 /OUTPUT 1 "ALUSrc_o"
    .port_info 3 /OUTPUT 1 "RegWrite_o"
    .port_info 4 /OUTPUT 1 "MemtoReg_o"
    .port_info 5 /OUTPUT 1 "MemRead_o"
    .port_info 6 /OUTPUT 1 "MemWrite_o"
L_0x5557c15180d0 .functor BUFZ 1, v0x5557c14f7ab0_0, C4<0>, C4<0>, C4<0>;
L_0x5557c1518140 .functor BUFZ 1, v0x5557c14f81e0_0, C4<0>, C4<0>, C4<0>;
L_0x5557c15181b0 .functor BUFZ 1, v0x5557c14f7f80_0, C4<0>, C4<0>, C4<0>;
L_0x5557c1518220 .functor BUFZ 1, v0x5557c14f7c80_0, C4<0>, C4<0>, C4<0>;
L_0x5557c1518290 .functor BUFZ 1, v0x5557c14f7e00_0, C4<0>, C4<0>, C4<0>;
L_0x5557c1518300 .functor BUFZ 3, v0x5557c14f7930_0, C4<000>, C4<000>, C4<000>;
v0x5557c14f7850_0 .net "ALUOp_o", 2 0, L_0x5557c1518300;  alias, 1 drivers
v0x5557c14f7930_0 .var "ALUOp_reg", 2 0;
v0x5557c14f7a10_0 .net "ALUSrc_o", 0 0, L_0x5557c15180d0;  alias, 1 drivers
v0x5557c14f7ab0_0 .var "ALUSrc_reg", 0 0;
v0x5557c14f7b70_0 .net "MemRead_o", 0 0, L_0x5557c1518220;  alias, 1 drivers
v0x5557c14f7c80_0 .var "MemRead_reg", 0 0;
v0x5557c14f7d40_0 .net "MemWrite_o", 0 0, L_0x5557c1518290;  alias, 1 drivers
v0x5557c14f7e00_0 .var "MemWrite_reg", 0 0;
v0x5557c14f7ec0_0 .net "MemtoReg_o", 0 0, L_0x5557c15181b0;  alias, 1 drivers
v0x5557c14f7f80_0 .var "MemtoReg_reg", 0 0;
v0x5557c14f8040_0 .net "Op_i", 31 0, v0x5557c14fdaa0_0;  alias, 1 drivers
v0x5557c14f8120_0 .net "RegWrite_o", 0 0, L_0x5557c1518140;  alias, 1 drivers
v0x5557c14f81e0_0 .var "RegWrite_reg", 0 0;
E_0x5557c143fa70 .event edge, v0x5557c14f8040_0;
S_0x5557c14f8380 .scope module, "Data_Memory" "Data_Memory" 3 213, 7 1 0, S_0x5557c14cf530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 1 "MemRead_i"
    .port_info 3 /INPUT 1 "MemWrite_i"
    .port_info 4 /INPUT 32 "data_i"
    .port_info 5 /OUTPUT 32 "data_o"
v0x5557c14f85e0_0 .net "MemRead_i", 0 0, v0x5557c14f9920_0;  alias, 1 drivers
v0x5557c14f86c0_0 .net "MemWrite_i", 0 0, L_0x5557c151a630;  alias, 1 drivers
v0x5557c14f8780_0 .net *"_s0", 31 0, L_0x5557c151aa50;  1 drivers
v0x5557c14f8840_0 .net *"_s2", 31 0, L_0x5557c151ac50;  1 drivers
v0x5557c14f8920_0 .net *"_s4", 29 0, L_0x5557c151ab50;  1 drivers
L_0x7f661a2ac1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5557c14f8a50_0 .net *"_s6", 1 0, L_0x7f661a2ac1c8;  1 drivers
L_0x7f661a2ac210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557c14f8b30_0 .net/2s *"_s8", 31 0, L_0x7f661a2ac210;  1 drivers
v0x5557c14f8c10_0 .net "addr_i", 31 0, v0x5557c14f96a0_0;  alias, 1 drivers
v0x5557c14f8cf0_0 .net "clk_i", 0 0, v0x5557c1507510_0;  alias, 1 drivers
v0x5557c14f8db0_0 .net "data_i", 31 0, L_0x5557c151a7a0;  alias, 1 drivers
v0x5557c14f8e90_0 .net "data_o", 31 0, L_0x5557c151acf0;  alias, 1 drivers
v0x5557c14f8f70 .array/s "memory", 1023 0, 31 0;
E_0x5557c14e3bd0 .event posedge, v0x5557c14f8cf0_0;
L_0x5557c151aa50 .array/port v0x5557c14f8f70, L_0x5557c151ac50;
L_0x5557c151ab50 .part v0x5557c14f96a0_0, 2, 30;
L_0x5557c151ac50 .concat [ 30 2 0 0], L_0x5557c151ab50, L_0x7f661a2ac1c8;
L_0x5557c151acf0 .functor MUXZ 32, L_0x7f661a2ac210, L_0x5557c151aa50, v0x5557c14f9920_0, C4<>;
S_0x5557c14f90f0 .scope module, "EXMEMRegisters" "EXMEMRegisters" 3 194, 8 1 0, S_0x5557c14cf530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "RegWrite_i"
    .port_info 3 /INPUT 1 "MemtoReg_i"
    .port_info 4 /INPUT 1 "MemRead_i"
    .port_info 5 /INPUT 1 "MemWrite_i"
    .port_info 6 /INPUT 32 "ALUResult_i"
    .port_info 7 /INPUT 32 "RS2data_i"
    .port_info 8 /INPUT 5 "RDaddr_i"
    .port_info 9 /OUTPUT 1 "RegWrite_o"
    .port_info 10 /OUTPUT 1 "MemtoReg_o"
    .port_info 11 /OUTPUT 1 "MemRead_o"
    .port_info 12 /OUTPUT 1 "MemWrite_o"
    .port_info 13 /OUTPUT 32 "ALUResult_o"
    .port_info 14 /OUTPUT 32 "RS2data_o"
    .port_info 15 /OUTPUT 5 "RDaddr_o"
L_0x5557c151a410 .functor BUFZ 1, v0x5557c14fa570_0, C4<0>, C4<0>, C4<0>;
L_0x5557c151a530 .functor BUFZ 1, v0x5557c14f9e00_0, C4<0>, C4<0>, C4<0>;
L_0x5557c151a630 .functor BUFZ 1, v0x5557c14f9b50_0, C4<0>, C4<0>, C4<0>;
L_0x5557c151a7a0 .functor BUFZ 32, v0x5557c14fa330_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5557c151a880 .functor BUFZ 5, v0x5557c14fa080_0, C4<00000>, C4<00000>, C4<00000>;
v0x5557c14f9520_0 .net "ALUResult_i", 31 0, L_0x5557c151a380;  alias, 1 drivers
v0x5557c14f9600_0 .net "ALUResult_o", 31 0, v0x5557c14f96a0_0;  alias, 1 drivers
v0x5557c14f96a0_0 .var "ALUResult_reg", 31 0;
v0x5557c14f9770_0 .net "MemRead_i", 0 0, L_0x5557c1519a20;  alias, 1 drivers
v0x5557c14f9830_0 .net "MemRead_o", 0 0, v0x5557c14f9920_0;  alias, 1 drivers
v0x5557c14f9920_0 .var "MemRead_reg", 0 0;
v0x5557c14f99c0_0 .net "MemWrite_i", 0 0, L_0x5557c1519a90;  alias, 1 drivers
v0x5557c14f9a80_0 .net "MemWrite_o", 0 0, L_0x5557c151a630;  alias, 1 drivers
v0x5557c14f9b50_0 .var "MemWrite_reg", 0 0;
v0x5557c14f9c80_0 .net "MemtoReg_i", 0 0, L_0x5557c15199b0;  alias, 1 drivers
v0x5557c14f9d40_0 .net "MemtoReg_o", 0 0, L_0x5557c151a530;  alias, 1 drivers
v0x5557c14f9e00_0 .var "MemtoReg_reg", 0 0;
v0x5557c14f9ec0_0 .net "RDaddr_i", 4 0, L_0x5557c151a980;  1 drivers
v0x5557c14f9fa0_0 .net "RDaddr_o", 4 0, L_0x5557c151a880;  alias, 1 drivers
v0x5557c14fa080_0 .var "RDaddr_reg", 4 0;
v0x5557c14fa160_0 .net "RS2data_i", 31 0, L_0x5557c151a230;  alias, 1 drivers
v0x5557c14fa240_0 .net "RS2data_o", 31 0, L_0x5557c151a7a0;  alias, 1 drivers
v0x5557c14fa330_0 .var "RS2data_reg", 31 0;
v0x5557c14fa3f0_0 .net "RegWrite_i", 0 0, L_0x5557c1519940;  alias, 1 drivers
v0x5557c14fa4b0_0 .net "RegWrite_o", 0 0, L_0x5557c151a410;  alias, 1 drivers
v0x5557c14fa570_0 .var "RegWrite_reg", 0 0;
v0x5557c14fa630_0 .net "clk_i", 0 0, v0x5557c1507510_0;  alias, 1 drivers
v0x5557c14fa700_0 .net "rst_i", 0 0, v0x5557c15075b0_0;  alias, 1 drivers
E_0x5557c143f5f0 .event posedge, v0x5557c14fa700_0, v0x5557c14f8cf0_0;
S_0x5557c14fa9a0 .scope module, "ForwardingUnit" "ForwardingUnit" 3 146, 9 1 0, S_0x5557c14cf530;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "EXrs1_i"
    .port_info 1 /INPUT 5 "EXrs2_i"
    .port_info 2 /INPUT 1 "MEMRegWrite_i"
    .port_info 3 /INPUT 5 "MEMrd_i"
    .port_info 4 /INPUT 1 "WBRegWrite_i"
    .port_info 5 /INPUT 5 "WBrd_i"
    .port_info 6 /OUTPUT 2 "ForwardA_o"
    .port_info 7 /OUTPUT 2 "ForwardB_o"
L_0x5557c1519e20 .functor BUFZ 2, v0x5557c14fafb0_0, C4<00>, C4<00>, C4<00>;
L_0x5557c1519e90 .functor BUFZ 2, v0x5557c14fb1c0_0, C4<00>, C4<00>, C4<00>;
v0x5557c14face0_0 .net "EXrs1_i", 4 0, L_0x5557c1519f00;  1 drivers
v0x5557c14fade0_0 .net "EXrs2_i", 4 0, L_0x5557c1519fa0;  1 drivers
v0x5557c14faec0_0 .net "ForwardA_o", 1 0, L_0x5557c1519e20;  alias, 1 drivers
v0x5557c14fafb0_0 .var "ForwardA_reg", 1 0;
v0x5557c14fb090_0 .net "ForwardB_o", 1 0, L_0x5557c1519e90;  alias, 1 drivers
v0x5557c14fb1c0_0 .var "ForwardB_reg", 1 0;
v0x5557c14fb2a0_0 .net "MEMRegWrite_i", 0 0, L_0x5557c151a410;  alias, 1 drivers
v0x5557c14fb340_0 .net "MEMrd_i", 4 0, L_0x5557c151a880;  alias, 1 drivers
v0x5557c14fb410_0 .net "WBRegWrite_i", 0 0, v0x5557c15000b0_0;  alias, 1 drivers
v0x5557c14fb4b0_0 .net "WBrd_i", 4 0, v0x5557c14ffe60_0;  alias, 1 drivers
E_0x5557c14fac40/0 .event edge, v0x5557c14fa4b0_0, v0x5557c14f9fa0_0, v0x5557c14face0_0, v0x5557c14fb410_0;
E_0x5557c14fac40/1 .event edge, v0x5557c14fb4b0_0, v0x5557c14fade0_0;
E_0x5557c14fac40 .event/or E_0x5557c14fac40/0, E_0x5557c14fac40/1;
S_0x5557c14fb690 .scope module, "IDEXRegisters" "IDEXRegisters" 3 121, 10 1 0, S_0x5557c14cf530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "RegWrite_i"
    .port_info 3 /INPUT 1 "MemtoReg_i"
    .port_info 4 /INPUT 1 "MemRead_i"
    .port_info 5 /INPUT 1 "MemWrite_i"
    .port_info 6 /INPUT 3 "ALUOp_i"
    .port_info 7 /INPUT 1 "ALUSrc_i"
    .port_info 8 /INPUT 32 "RS1data_i"
    .port_info 9 /INPUT 32 "RS2data_i"
    .port_info 10 /INPUT 32 "Imm_i"
    .port_info 11 /INPUT 32 "Op_i"
    .port_info 12 /OUTPUT 3 "ALUOp_o"
    .port_info 13 /OUTPUT 1 "ALUSrc_o"
    .port_info 14 /OUTPUT 1 "RegWrite_o"
    .port_info 15 /OUTPUT 1 "MemtoReg_o"
    .port_info 16 /OUTPUT 1 "MemRead_o"
    .port_info 17 /OUTPUT 1 "MemWrite_o"
    .port_info 18 /OUTPUT 32 "RS1data_o"
    .port_info 19 /OUTPUT 32 "RS2data_o"
    .port_info 20 /OUTPUT 32 "Imm_o"
    .port_info 21 /OUTPUT 32 "Op_o"
L_0x5557c15198d0 .functor BUFZ 1, v0x5557c14fbea0_0, C4<0>, C4<0>, C4<0>;
L_0x5557c1519940 .functor BUFZ 1, v0x5557c14fd230_0, C4<0>, C4<0>, C4<0>;
L_0x5557c15199b0 .functor BUFZ 1, v0x5557c14fc880_0, C4<0>, C4<0>, C4<0>;
L_0x5557c1519a20 .functor BUFZ 1, v0x5557c14fc400_0, C4<0>, C4<0>, C4<0>;
L_0x5557c1519a90 .functor BUFZ 1, v0x5557c14fc640_0, C4<0>, C4<0>, C4<0>;
L_0x5557c1519b00 .functor BUFZ 3, v0x5557c14fbc10_0, C4<000>, C4<000>, C4<000>;
L_0x5557c1519bb0 .functor BUFZ 32, v0x5557c14fcd10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5557c1519c20 .functor BUFZ 32, v0x5557c14fcfb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5557c1519ce0 .functor BUFZ 32, v0x5557c14fc120_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5557c14fba30_0 .net "ALUOp_i", 2 0, L_0x5557c1518300;  alias, 1 drivers
v0x5557c14fbb40_0 .net "ALUOp_o", 2 0, L_0x5557c1519b00;  alias, 1 drivers
v0x5557c14fbc10_0 .var "ALUOp_reg", 2 0;
v0x5557c14fbce0_0 .net "ALUSrc_i", 0 0, L_0x5557c15180d0;  alias, 1 drivers
v0x5557c14fbdb0_0 .net "ALUSrc_o", 0 0, L_0x5557c15198d0;  alias, 1 drivers
v0x5557c14fbea0_0 .var "ALUSrc_reg", 0 0;
v0x5557c14fbf60_0 .net "Imm_i", 31 0, L_0x5557c1519120;  alias, 1 drivers
v0x5557c14fc040_0 .net "Imm_o", 31 0, L_0x5557c1519ce0;  alias, 1 drivers
v0x5557c14fc120_0 .var "Imm_reg", 31 0;
v0x5557c14fc290_0 .net "MemRead_i", 0 0, L_0x5557c1518220;  alias, 1 drivers
v0x5557c14fc330_0 .net "MemRead_o", 0 0, L_0x5557c1519a20;  alias, 1 drivers
v0x5557c14fc400_0 .var "MemRead_reg", 0 0;
v0x5557c14fc4a0_0 .net "MemWrite_i", 0 0, L_0x5557c1518290;  alias, 1 drivers
v0x5557c14fc570_0 .net "MemWrite_o", 0 0, L_0x5557c1519a90;  alias, 1 drivers
v0x5557c14fc640_0 .var "MemWrite_reg", 0 0;
v0x5557c14fc6e0_0 .net "MemtoReg_i", 0 0, L_0x5557c15181b0;  alias, 1 drivers
v0x5557c14fc7b0_0 .net "MemtoReg_o", 0 0, L_0x5557c15199b0;  alias, 1 drivers
v0x5557c14fc880_0 .var "MemtoReg_reg", 0 0;
v0x5557c14fc920_0 .net "Op_i", 31 0, v0x5557c14fdaa0_0;  alias, 1 drivers
v0x5557c14fc9f0_0 .net "Op_o", 31 0, v0x5557c14fca90_0;  alias, 1 drivers
v0x5557c14fca90_0 .var "Op_reg", 31 0;
v0x5557c14fcb50_0 .net "RS1data_i", 31 0, L_0x5557c15187c0;  alias, 1 drivers
v0x5557c14fcc30_0 .net "RS1data_o", 31 0, L_0x5557c1519bb0;  alias, 1 drivers
v0x5557c14fcd10_0 .var "RS1data_reg", 31 0;
v0x5557c14fcdf0_0 .net "RS2data_i", 31 0, L_0x5557c1518d20;  alias, 1 drivers
v0x5557c14fced0_0 .net "RS2data_o", 31 0, L_0x5557c1519c20;  alias, 1 drivers
v0x5557c14fcfb0_0 .var "RS2data_reg", 31 0;
v0x5557c14fd090_0 .net "RegWrite_i", 0 0, L_0x5557c1518140;  alias, 1 drivers
v0x5557c14fd160_0 .net "RegWrite_o", 0 0, L_0x5557c1519940;  alias, 1 drivers
v0x5557c14fd230_0 .var "RegWrite_reg", 0 0;
v0x5557c14fd2d0_0 .net "clk_i", 0 0, v0x5557c1507510_0;  alias, 1 drivers
v0x5557c14fd370_0 .net "rst_i", 0 0, v0x5557c15075b0_0;  alias, 1 drivers
S_0x5557c14fd690 .scope module, "IFIDRegisters" "IFIDRegisters" 3 88, 11 1 0, S_0x5557c14cf530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "Op_i"
    .port_info 3 /OUTPUT 32 "Op_o"
v0x5557c14fd890_0 .net "Op_i", 31 0, L_0x5557c1517d20;  alias, 1 drivers
v0x5557c14fd990_0 .net "Op_o", 31 0, v0x5557c14fdaa0_0;  alias, 1 drivers
v0x5557c14fdaa0_0 .var "Op_reg", 31 0;
v0x5557c14fdb60_0 .net "clk_i", 0 0, v0x5557c1507510_0;  alias, 1 drivers
v0x5557c14fdc00_0 .net "rst_i", 0 0, v0x5557c15075b0_0;  alias, 1 drivers
S_0x5557c14fddc0 .scope module, "ImmGen" "ImmGen" 3 116, 12 1 0, S_0x5557c14cf530;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Op_i"
    .port_info 1 /OUTPUT 32 "Imm_o"
v0x5557c14fe6c0_0 .net "Imm_12", 11 0, v0x5557c14fe870_0;  1 drivers
v0x5557c14fe780_0 .net "Imm_o", 31 0, L_0x5557c1519120;  alias, 1 drivers
v0x5557c14fe870_0 .var "Imm_reg", 11 0;
v0x5557c14fe930_0 .net "Op_i", 31 0, v0x5557c14fdaa0_0;  alias, 1 drivers
S_0x5557c14fdff0 .scope module, "Imm_Sign_Extend" "Sign_Extend" 12 28, 13 1 0, S_0x5557c14fddc0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
L_0x5557c15190b0 .functor BUFZ 12, v0x5557c14fe870_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0x5557c14fe1f0_0 .net *"_s3", 11 0, L_0x5557c15190b0;  1 drivers
v0x5557c14fe2f0_0 .net *"_s8", 0 0, L_0x5557c1519250;  1 drivers
v0x5557c14fe3d0_0 .net *"_s9", 19 0, L_0x5557c1519380;  1 drivers
v0x5557c14fe490_0 .net "data_i", 11 0, v0x5557c14fe870_0;  alias, 1 drivers
v0x5557c14fe570_0 .net "data_o", 31 0, L_0x5557c1519120;  alias, 1 drivers
L_0x5557c1519120 .concat8 [ 12 20 0 0], L_0x5557c15190b0, L_0x5557c1519380;
L_0x5557c1519250 .part v0x5557c14fe870_0, 11, 1;
LS_0x5557c1519380_0_0 .concat [ 1 1 1 1], L_0x5557c1519250, L_0x5557c1519250, L_0x5557c1519250, L_0x5557c1519250;
LS_0x5557c1519380_0_4 .concat [ 1 1 1 1], L_0x5557c1519250, L_0x5557c1519250, L_0x5557c1519250, L_0x5557c1519250;
LS_0x5557c1519380_0_8 .concat [ 1 1 1 1], L_0x5557c1519250, L_0x5557c1519250, L_0x5557c1519250, L_0x5557c1519250;
LS_0x5557c1519380_0_12 .concat [ 1 1 1 1], L_0x5557c1519250, L_0x5557c1519250, L_0x5557c1519250, L_0x5557c1519250;
LS_0x5557c1519380_0_16 .concat [ 1 1 1 1], L_0x5557c1519250, L_0x5557c1519250, L_0x5557c1519250, L_0x5557c1519250;
LS_0x5557c1519380_1_0 .concat [ 4 4 4 4], LS_0x5557c1519380_0_0, LS_0x5557c1519380_0_4, LS_0x5557c1519380_0_8, LS_0x5557c1519380_0_12;
LS_0x5557c1519380_1_4 .concat [ 4 0 0 0], LS_0x5557c1519380_0_16;
L_0x5557c1519380 .concat [ 16 4 0 0], LS_0x5557c1519380_1_0, LS_0x5557c1519380_1_4;
S_0x5557c14fea50 .scope module, "Instruction_Memory" "Instruction_Memory" 3 83, 14 1 0, S_0x5557c14cf530;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x5557c1517d20 .functor BUFZ 32, L_0x5557c1517d90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5557c14fec60_0 .net *"_s0", 31 0, L_0x5557c1517d90;  1 drivers
v0x5557c14fed60_0 .net *"_s2", 31 0, L_0x5557c1517ed0;  1 drivers
v0x5557c14fee40_0 .net *"_s4", 29 0, L_0x5557c1517e30;  1 drivers
L_0x7f661a2ac0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5557c14fef30_0 .net *"_s6", 1 0, L_0x7f661a2ac0a8;  1 drivers
v0x5557c14ff010_0 .net "addr_i", 31 0, v0x5557c15025f0_0;  alias, 1 drivers
v0x5557c14ff120_0 .net "instr_o", 31 0, L_0x5557c1517d20;  alias, 1 drivers
v0x5557c14ff1f0 .array "memory", 255 0, 31 0;
L_0x5557c1517d90 .array/port v0x5557c14ff1f0, L_0x5557c1517ed0;
L_0x5557c1517e30 .part v0x5557c15025f0_0, 2, 30;
L_0x5557c1517ed0 .concat [ 30 2 0 0], L_0x5557c1517e30, L_0x7f661a2ac0a8;
S_0x5557c14ff2f0 .scope module, "MEMWBRegisters" "MEMWBRegisters" 3 222, 15 1 0, S_0x5557c14cf530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "RegWrite_i"
    .port_info 3 /INPUT 1 "MemtoReg_i"
    .port_info 4 /INPUT 32 "ALUResult_i"
    .port_info 5 /INPUT 32 "Memdata_i"
    .port_info 6 /INPUT 5 "RDaddr_i"
    .port_info 7 /OUTPUT 1 "RegWrite_o"
    .port_info 8 /OUTPUT 1 "MemtoReg_o"
    .port_info 9 /OUTPUT 32 "ALUResult_o"
    .port_info 10 /OUTPUT 32 "Memdata_o"
    .port_info 11 /OUTPUT 5 "RDaddr_o"
L_0x5557c151af10 .functor BUFZ 1, v0x5557c14ffb90_0, C4<0>, C4<0>, C4<0>;
L_0x5557c151af80 .functor BUFZ 32, v0x5557c14ff6b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5557c151aff0 .functor BUFZ 32, v0x5557c14ff970_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5557c14ff4c0_0 .net "ALUResult_i", 31 0, v0x5557c14f96a0_0;  alias, 1 drivers
v0x5557c14ff5d0_0 .net "ALUResult_o", 31 0, L_0x5557c151af80;  alias, 1 drivers
v0x5557c14ff6b0_0 .var "ALUResult_reg", 31 0;
v0x5557c14ff770_0 .net "Memdata_i", 31 0, L_0x5557c151acf0;  alias, 1 drivers
v0x5557c14ff860_0 .net "Memdata_o", 31 0, L_0x5557c151aff0;  alias, 1 drivers
v0x5557c14ff970_0 .var "Memdata_reg", 31 0;
v0x5557c14ffa50_0 .net "MemtoReg_i", 0 0, L_0x5557c151a530;  alias, 1 drivers
v0x5557c14ffaf0_0 .net "MemtoReg_o", 0 0, L_0x5557c151af10;  alias, 1 drivers
v0x5557c14ffb90_0 .var "MemtoReg_reg", 0 0;
v0x5557c14ffce0_0 .net "RDaddr_i", 4 0, L_0x5557c151a880;  alias, 1 drivers
v0x5557c14ffda0_0 .net "RDaddr_o", 4 0, v0x5557c14ffe60_0;  alias, 1 drivers
v0x5557c14ffe60_0 .var "RDaddr_reg", 4 0;
v0x5557c14fff20_0 .net "RegWrite_i", 0 0, L_0x5557c151a410;  alias, 1 drivers
v0x5557c1500010_0 .net "RegWrite_o", 0 0, v0x5557c15000b0_0;  alias, 1 drivers
v0x5557c15000b0_0 .var "RegWrite_reg", 0 0;
v0x5557c1500150_0 .net "clk_i", 0 0, v0x5557c1507510_0;  alias, 1 drivers
v0x5557c1500280_0 .net "rst_i", 0 0, v0x5557c15075b0_0;  alias, 1 drivers
S_0x5557c15005b0 .scope module, "MUXA" "MUX4" 3 159, 16 1 0, S_0x5557c14cf530;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 32 "data3_i"
    .port_info 3 /INPUT 32 "data4_i"
    .port_info 4 /INPUT 2 "select_i"
    .port_info 5 /OUTPUT 32 "data_o"
v0x5557c15008a0_0 .net "data1_i", 31 0, L_0x5557c1519bb0;  alias, 1 drivers
v0x5557c15009b0_0 .net "data2_i", 31 0, v0x5557c15044d0_0;  alias, 1 drivers
v0x5557c1500a70_0 .net "data3_i", 31 0, v0x5557c14f96a0_0;  alias, 1 drivers
v0x5557c1500b40_0 .net "data4_i", 31 0, L_0x7f661a2ac180;  alias, 1 drivers
v0x5557c1500c20_0 .net "data_o", 31 0, v0x5557c1500d50_0;  alias, 1 drivers
v0x5557c1500d50_0 .var "data_reg", 31 0;
v0x5557c1500e30_0 .net "select_i", 1 0, L_0x5557c1519e20;  alias, 1 drivers
E_0x5557c1500810/0 .event edge, v0x5557c14faec0_0, v0x5557c1500b40_0, v0x5557c14f8c10_0, v0x5557c15009b0_0;
E_0x5557c1500810/1 .event edge, v0x5557c14fcc30_0;
E_0x5557c1500810 .event/or E_0x5557c1500810/0, E_0x5557c1500810/1;
S_0x5557c1500fd0 .scope module, "MUXB" "MUX4" 3 168, 16 1 0, S_0x5557c14cf530;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 32 "data3_i"
    .port_info 3 /INPUT 32 "data4_i"
    .port_info 4 /INPUT 2 "select_i"
    .port_info 5 /OUTPUT 32 "data_o"
v0x5557c15012d0_0 .net "data1_i", 31 0, L_0x5557c1519c20;  alias, 1 drivers
v0x5557c15013e0_0 .net "data2_i", 31 0, v0x5557c15044d0_0;  alias, 1 drivers
v0x5557c15014b0_0 .net "data3_i", 31 0, v0x5557c14f96a0_0;  alias, 1 drivers
v0x5557c1501580_0 .net "data4_i", 31 0, L_0x7f661a2ac180;  alias, 1 drivers
v0x5557c1501650_0 .net "data_o", 31 0, v0x5557c1501710_0;  alias, 1 drivers
v0x5557c1501710_0 .var "data_reg", 31 0;
v0x5557c15017f0_0 .net "select_i", 1 0, L_0x5557c1519e90;  alias, 1 drivers
E_0x5557c1501240/0 .event edge, v0x5557c14fb090_0, v0x5557c1500b40_0, v0x5557c14f8c10_0, v0x5557c15009b0_0;
E_0x5557c1501240/1 .event edge, v0x5557c14fced0_0;
E_0x5557c1501240 .event/or E_0x5557c1501240/0, E_0x5557c1501240/1;
S_0x5557c1501990 .scope module, "MUX_ALUSrc2" "MUX2" 3 177, 17 1 0, S_0x5557c14cf530;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x5557c151a150 .functor BUFZ 32, v0x5557c1501eb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5557c1501bd0_0 .net "data1_i", 31 0, v0x5557c1501710_0;  alias, 1 drivers
v0x5557c1501ce0_0 .net "data2_i", 31 0, L_0x5557c1519ce0;  alias, 1 drivers
v0x5557c1501db0_0 .net "data_o", 31 0, L_0x5557c151a150;  alias, 1 drivers
v0x5557c1501eb0_0 .var "data_reg", 31 0;
v0x5557c1501f50_0 .net "select_i", 0 0, L_0x5557c15198d0;  alias, 1 drivers
E_0x5557c1500730 .event edge, v0x5557c14fbdb0_0, v0x5557c14fc040_0, v0x5557c1501650_0;
S_0x5557c15020d0 .scope module, "PC" "PC" 3 68, 18 1 0, S_0x5557c14cf530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 1 "PCWrite_i"
    .port_info 4 /INPUT 32 "pc_i"
    .port_info 5 /OUTPUT 32 "pc_o"
v0x5557c1502380_0 .net "PCWrite_i", 0 0, L_0x7f661a2ac018;  alias, 1 drivers
v0x5557c1502460_0 .net "clk_i", 0 0, v0x5557c1507510_0;  alias, 1 drivers
v0x5557c1502520_0 .net "pc_i", 31 0, L_0x5557c1517c80;  alias, 1 drivers
v0x5557c15025f0_0 .var "pc_o", 31 0;
v0x5557c15026e0_0 .net "rst_i", 0 0, v0x5557c15075b0_0;  alias, 1 drivers
v0x5557c1502860_0 .net "start_i", 0 0, v0x5557c1507670_0;  alias, 1 drivers
S_0x5557c1502a00 .scope module, "Registers" "Registers" 3 105, 19 1 0, S_0x5557c14cf530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RS1addr_i"
    .port_info 2 /INPUT 5 "RS2addr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RS1data_o"
    .port_info 7 /OUTPUT 32 "RS2data_o"
L_0x5557c15184e0 .functor AND 1, L_0x5557c15183b0, v0x5557c15000b0_0, C4<1>, C4<1>;
L_0x5557c15189a0 .functor AND 1, L_0x5557c1518900, v0x5557c15000b0_0, C4<1>, C4<1>;
v0x5557c1502ca0_0 .net "RDaddr_i", 4 0, v0x5557c14ffe60_0;  alias, 1 drivers
v0x5557c1502dd0_0 .net "RDdata_i", 31 0, v0x5557c15044d0_0;  alias, 1 drivers
v0x5557c1502ee0_0 .net "RS1addr_i", 4 0, L_0x5557c1518eb0;  1 drivers
v0x5557c1502fa0_0 .net "RS1data_o", 31 0, L_0x5557c15187c0;  alias, 1 drivers
v0x5557c1503060_0 .net "RS2addr_i", 4 0, L_0x5557c1518f50;  1 drivers
v0x5557c1503170_0 .net "RS2data_o", 31 0, L_0x5557c1518d20;  alias, 1 drivers
v0x5557c1503230_0 .net "RegWrite_i", 0 0, v0x5557c15000b0_0;  alias, 1 drivers
v0x5557c1503320_0 .net *"_s0", 0 0, L_0x5557c15183b0;  1 drivers
v0x5557c15033c0_0 .net *"_s12", 0 0, L_0x5557c1518900;  1 drivers
v0x5557c1503510_0 .net *"_s14", 0 0, L_0x5557c15189a0;  1 drivers
v0x5557c15035d0_0 .net *"_s16", 31 0, L_0x5557c1518a60;  1 drivers
v0x5557c15036b0_0 .net *"_s18", 6 0, L_0x5557c1518b40;  1 drivers
v0x5557c1503790_0 .net *"_s2", 0 0, L_0x5557c15184e0;  1 drivers
L_0x7f661a2ac138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5557c1503850_0 .net *"_s21", 1 0, L_0x7f661a2ac138;  1 drivers
v0x5557c1503930_0 .net *"_s4", 31 0, L_0x5557c15185e0;  1 drivers
v0x5557c1503a10_0 .net *"_s6", 6 0, L_0x5557c1518680;  1 drivers
L_0x7f661a2ac0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5557c1503af0_0 .net *"_s9", 1 0, L_0x7f661a2ac0f0;  1 drivers
v0x5557c1503ce0_0 .net "clk_i", 0 0, v0x5557c1507510_0;  alias, 1 drivers
v0x5557c1503d80 .array/s "register", 31 0, 31 0;
L_0x5557c15183b0 .cmp/eq 5, L_0x5557c1518eb0, v0x5557c14ffe60_0;
L_0x5557c15185e0 .array/port v0x5557c1503d80, L_0x5557c1518680;
L_0x5557c1518680 .concat [ 5 2 0 0], L_0x5557c1518eb0, L_0x7f661a2ac0f0;
L_0x5557c15187c0 .functor MUXZ 32, L_0x5557c15185e0, v0x5557c15044d0_0, L_0x5557c15184e0, C4<>;
L_0x5557c1518900 .cmp/eq 5, L_0x5557c1518f50, v0x5557c14ffe60_0;
L_0x5557c1518a60 .array/port v0x5557c1503d80, L_0x5557c1518b40;
L_0x5557c1518b40 .concat [ 5 2 0 0], L_0x5557c1518f50, L_0x7f661a2ac138;
L_0x5557c1518d20 .functor MUXZ 32, L_0x5557c1518a60, v0x5557c15044d0_0, L_0x5557c15189a0, C4<>;
S_0x5557c1503f40 .scope module, "WriteBachDataMUX" "MUX2" 3 237, 17 1 0, S_0x5557c14cf530;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x5557c1504280_0 .net "data1_i", 31 0, L_0x5557c151af80;  alias, 1 drivers
v0x5557c1504360_0 .net "data2_i", 31 0, L_0x5557c151aff0;  alias, 1 drivers
v0x5557c1504400_0 .net "data_o", 31 0, v0x5557c15044d0_0;  alias, 1 drivers
v0x5557c15044d0_0 .var "data_reg", 31 0;
v0x5557c1504590_0 .net "select_i", 0 0, L_0x5557c151af10;  alias, 1 drivers
E_0x5557c15022a0 .event edge, v0x5557c14ffaf0_0, v0x5557c14ff860_0, v0x5557c14ff5d0_0;
    .scope S_0x5557c15020d0;
T_0 ;
    %wait E_0x5557c143f5f0;
    %load/vec4 v0x5557c15026e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5557c15025f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5557c1502380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5557c1502860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5557c1502520_0;
    %assign/vec4 v0x5557c15025f0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x5557c15025f0_0;
    %assign/vec4 v0x5557c15025f0_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5557c14fd690;
T_1 ;
    %wait E_0x5557c143f5f0;
    %load/vec4 v0x5557c14fdc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5557c14fdaa0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5557c14fd890_0;
    %assign/vec4 v0x5557c14fdaa0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5557c14f75b0;
T_2 ;
    %wait E_0x5557c143fa70;
    %load/vec4 v0x5557c14f8040_0;
    %parti/s 7, 0, 2;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14f7ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14f81e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14f7f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14f7c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14f7e00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5557c14f7930_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5557c14f8040_0;
    %parti/s 3, 4, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14f7ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557c14f81e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14f7f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14f7c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14f7e00_0, 0;
    %load/vec4 v0x5557c14f8040_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5557c14f7930_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x5557c14f8040_0;
    %parti/s 1, 25, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5557c14f7930_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0x5557c14f8040_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0x5557c14f7930_0, 0;
T_2.11 ;
T_2.9 ;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557c14f7ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557c14f81e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14f7f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14f7c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14f7e00_0, 0;
    %load/vec4 v0x5557c14f8040_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0x5557c14f7930_0, 0;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557c14f7ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557c14f81e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557c14f7f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557c14f7c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14f7e00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5557c14f7930_0, 0;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557c14f7ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14f81e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14f7f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14f7c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557c14f7e00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5557c14f7930_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14f7ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14f81e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14f7f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14f7c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14f7e00_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5557c14f7930_0, 0;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5557c1502a00;
T_3 ;
    %wait E_0x5557c14e3bd0;
    %load/vec4 v0x5557c1503230_0;
    %load/vec4 v0x5557c1502ca0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5557c1502dd0_0;
    %load/vec4 v0x5557c1502ca0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5557c1503d80, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5557c14fddc0;
T_4 ;
    %wait E_0x5557c143fa70;
    %load/vec4 v0x5557c14fe930_0;
    %parti/s 3, 4, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x5557c14fe930_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v0x5557c14fe930_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5557c14fe870_0, 0;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0x5557c14fe930_0;
    %parti/s 12, 20, 6;
    %assign/vec4 v0x5557c14fe870_0, 0;
T_4.6 ;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x5557c14fe930_0;
    %parti/s 12, 20, 6;
    %assign/vec4 v0x5557c14fe870_0, 0;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x5557c14fe930_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x5557c14fe930_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5557c14fe870_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x5557c14fe930_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5557c14fe930_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5557c14fe930_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5557c14fe930_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5557c14fe870_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5557c14fb690;
T_5 ;
    %wait E_0x5557c143f5f0;
    %load/vec4 v0x5557c14fd370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14fbea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14fd230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14fc880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14fc400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14fc640_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5557c14fbc10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5557c14fcd10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5557c14fcfb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5557c14fc120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5557c14fca90_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5557c14fbce0_0;
    %assign/vec4 v0x5557c14fbea0_0, 0;
    %load/vec4 v0x5557c14fd090_0;
    %assign/vec4 v0x5557c14fd230_0, 0;
    %load/vec4 v0x5557c14fc6e0_0;
    %assign/vec4 v0x5557c14fc880_0, 0;
    %load/vec4 v0x5557c14fc290_0;
    %assign/vec4 v0x5557c14fc400_0, 0;
    %load/vec4 v0x5557c14fc4a0_0;
    %assign/vec4 v0x5557c14fc640_0, 0;
    %load/vec4 v0x5557c14fba30_0;
    %assign/vec4 v0x5557c14fbc10_0, 0;
    %load/vec4 v0x5557c14fcb50_0;
    %assign/vec4 v0x5557c14fcd10_0, 0;
    %load/vec4 v0x5557c14fcdf0_0;
    %assign/vec4 v0x5557c14fcfb0_0, 0;
    %load/vec4 v0x5557c14fbf60_0;
    %assign/vec4 v0x5557c14fc120_0, 0;
    %load/vec4 v0x5557c14fc920_0;
    %assign/vec4 v0x5557c14fca90_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5557c14fa9a0;
T_6 ;
    %wait E_0x5557c14fac40;
    %load/vec4 v0x5557c14fb2a0_0;
    %load/vec4 v0x5557c14fb340_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5557c14fb340_0;
    %load/vec4 v0x5557c14face0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5557c14fafb0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5557c14fb410_0;
    %load/vec4 v0x5557c14fb4b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5557c14fb4b0_0;
    %load/vec4 v0x5557c14face0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5557c14fafb0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5557c14fafb0_0, 0;
T_6.3 ;
T_6.1 ;
    %load/vec4 v0x5557c14fb2a0_0;
    %load/vec4 v0x5557c14fb340_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5557c14fb340_0;
    %load/vec4 v0x5557c14fade0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5557c14fb1c0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x5557c14fb410_0;
    %load/vec4 v0x5557c14fb4b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5557c14fb4b0_0;
    %load/vec4 v0x5557c14fade0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5557c14fb1c0_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5557c14fb1c0_0, 0;
T_6.7 ;
T_6.5 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5557c15005b0;
T_7 ;
    %wait E_0x5557c1500810;
    %load/vec4 v0x5557c1500e30_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0x5557c1500b40_0;
    %assign/vec4 v0x5557c1500d50_0, 0;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0x5557c1500a70_0;
    %assign/vec4 v0x5557c1500d50_0, 0;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x5557c15009b0_0;
    %assign/vec4 v0x5557c1500d50_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0x5557c15008a0_0;
    %assign/vec4 v0x5557c1500d50_0, 0;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5557c1500fd0;
T_8 ;
    %wait E_0x5557c1501240;
    %load/vec4 v0x5557c15017f0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x5557c1501580_0;
    %assign/vec4 v0x5557c1501710_0, 0;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x5557c15014b0_0;
    %assign/vec4 v0x5557c1501710_0, 0;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x5557c15013e0_0;
    %assign/vec4 v0x5557c1501710_0, 0;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x5557c15012d0_0;
    %assign/vec4 v0x5557c1501710_0, 0;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5557c1501990;
T_9 ;
    %wait E_0x5557c1500730;
    %load/vec4 v0x5557c1501f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5557c1501ce0_0;
    %store/vec4 v0x5557c1501eb0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5557c1501bd0_0;
    %store/vec4 v0x5557c1501eb0_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5557c14cf150;
T_10 ;
    %wait E_0x5557c143f830;
    %load/vec4 v0x5557c14d0980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %jmp T_10.7;
T_10.0 ;
    %load/vec4 v0x5557c14d0a80_0;
    %load/vec4 v0x5557c14bb430_0;
    %add;
    %store/vec4 v0x5557c14b1e20_0, 0, 32;
    %jmp T_10.7;
T_10.1 ;
    %load/vec4 v0x5557c14d0a80_0;
    %load/vec4 v0x5557c14bb430_0;
    %sub;
    %store/vec4 v0x5557c14b1e20_0, 0, 32;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v0x5557c14d0a80_0;
    %load/vec4 v0x5557c14bb430_0;
    %mul;
    %store/vec4 v0x5557c14b1e20_0, 0, 32;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v0x5557c14d0a80_0;
    %load/vec4 v0x5557c14bb430_0;
    %and;
    %store/vec4 v0x5557c14b1e20_0, 0, 32;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0x5557c14d0a80_0;
    %load/vec4 v0x5557c14bb430_0;
    %xor;
    %store/vec4 v0x5557c14b1e20_0, 0, 32;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0x5557c14d0a80_0;
    %ix/getv 4, v0x5557c14bb430_0;
    %shiftl 4;
    %store/vec4 v0x5557c14b1e20_0, 0, 32;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x5557c14d0a80_0;
    %ix/getv 4, v0x5557c14bb430_0;
    %shiftr 4;
    %store/vec4 v0x5557c14b1e20_0, 0, 32;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5557c14f90f0;
T_11 ;
    %wait E_0x5557c143f5f0;
    %load/vec4 v0x5557c14fa700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14fa570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14f9e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14f9920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14f9b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5557c14f96a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5557c14fa330_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5557c14fa080_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5557c14fa3f0_0;
    %assign/vec4 v0x5557c14fa570_0, 0;
    %load/vec4 v0x5557c14f9c80_0;
    %assign/vec4 v0x5557c14f9e00_0, 0;
    %load/vec4 v0x5557c14f9770_0;
    %assign/vec4 v0x5557c14f9920_0, 0;
    %load/vec4 v0x5557c14f99c0_0;
    %assign/vec4 v0x5557c14f9b50_0, 0;
    %load/vec4 v0x5557c14f9520_0;
    %assign/vec4 v0x5557c14f96a0_0, 0;
    %load/vec4 v0x5557c14fa160_0;
    %assign/vec4 v0x5557c14fa330_0, 0;
    %load/vec4 v0x5557c14f9ec0_0;
    %assign/vec4 v0x5557c14fa080_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5557c14f8380;
T_12 ;
    %wait E_0x5557c14e3bd0;
    %load/vec4 v0x5557c14f86c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5557c14f8db0_0;
    %load/vec4 v0x5557c14f8c10_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5557c14f8f70, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5557c14ff2f0;
T_13 ;
    %wait E_0x5557c143f5f0;
    %load/vec4 v0x5557c1500280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c15000b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14ffb90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5557c14ff6b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5557c14ff970_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5557c14ffe60_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5557c14fff20_0;
    %assign/vec4 v0x5557c15000b0_0, 0;
    %load/vec4 v0x5557c14ffa50_0;
    %assign/vec4 v0x5557c14ffb90_0, 0;
    %load/vec4 v0x5557c14ff4c0_0;
    %assign/vec4 v0x5557c14ff6b0_0, 0;
    %load/vec4 v0x5557c14ff770_0;
    %assign/vec4 v0x5557c14ff970_0, 0;
    %load/vec4 v0x5557c14ffce0_0;
    %assign/vec4 v0x5557c14ffe60_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5557c1503f40;
T_14 ;
    %wait E_0x5557c15022a0;
    %load/vec4 v0x5557c1504590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x5557c1504360_0;
    %store/vec4 v0x5557c15044d0_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5557c1504280_0;
    %store/vec4 v0x5557c15044d0_0, 0, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5557c14cf910;
T_15 ;
    %delay 25, 0;
    %load/vec4 v0x5557c1507510_0;
    %inv;
    %store/vec4 v0x5557c1507510_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5557c14cf910;
T_16 ;
    %vpi_call 2 21 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5557c1507760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5557c1507af0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5557c1507800_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5557c1507930_0, 0, 32;
T_16.0 ;
    %load/vec4 v0x5557c1507930_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_16.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5557c1507930_0;
    %store/vec4a v0x5557c14ff1f0, 4, 0;
    %load/vec4 v0x5557c1507930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5557c1507930_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5557c1507930_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x5557c1507930_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5557c1507930_0;
    %store/vec4a v0x5557c14f8f70, 4, 0;
    %load/vec4 v0x5557c1507930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5557c1507930_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5557c14f8f70, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5557c14f8f70, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5557c14f8f70, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5557c14f8f70, 4, 0;
    %pushi/vec4 29, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5557c14f8f70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5557c1507930_0, 0, 32;
T_16.4 ;
    %load/vec4 v0x5557c1507930_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5557c1507930_0;
    %store/vec4a v0x5557c1503d80, 4, 0;
    %load/vec4 v0x5557c1507930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5557c1507930_0, 0, 32;
    %jmp T_16.4;
T_16.5 ;
    %pushi/vec4 4294967272, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5557c1503d80, 4, 0;
    %pushi/vec4 4294967271, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5557c1503d80, 4, 0;
    %pushi/vec4 4294967270, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5557c1503d80, 4, 0;
    %pushi/vec4 4294967269, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5557c1503d80, 4, 0;
    %pushi/vec4 56, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5557c1503d80, 4, 0;
    %pushi/vec4 58, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5557c1503d80, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5557c1503d80, 4, 0;
    %pushi/vec4 62, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5557c1503d80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5557c14fdaa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14fbea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14fd230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14fc880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14fc400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14fc640_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5557c14fbc10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5557c14fcd10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5557c14fcfb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5557c14fca90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5557c14fc120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14fa570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14f9e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14f9920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14f9b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5557c14f96a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5557c14fa330_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5557c14fa080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c15000b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557c14ffb90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5557c14ff6b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5557c14ff970_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5557c14ffe60_0, 0;
    %vpi_call 2 85 "$readmemb", "instruction_2.txt", v0x5557c14ff1f0 {0 0 0};
    %vpi_func 2 89 "$fopen" 32, "myoutput_2.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x5557c1507a10_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557c1507510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557c15075b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557c1507670_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557c15075b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557c1507670_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x5557c14cf910;
T_17 ;
    %wait E_0x5557c14e3bd0;
    %load/vec4 v0x5557c1507760_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %vpi_call 2 104 "$finish" {0 0 0};
T_17.0 ;
    %vpi_call 2 112 "$fdisplay", v0x5557c1507a10_0, "cycle = %d, Start = %0d, Stall = %0d, Flush = %0d\012PC = %d", v0x5557c1507760_0, v0x5557c1507670_0, v0x5557c1507af0_0, v0x5557c1507800_0, v0x5557c15025f0_0 {0 0 0};
    %vpi_call 2 116 "$fdisplay", v0x5557c1507a10_0, "Registers" {0 0 0};
    %vpi_call 2 117 "$fdisplay", v0x5557c1507a10_0, "x0 = %d, x8  = %d, x16 = %d, x24 = %d", &A<v0x5557c1503d80, 0>, &A<v0x5557c1503d80, 8>, &A<v0x5557c1503d80, 16>, &A<v0x5557c1503d80, 24> {0 0 0};
    %vpi_call 2 118 "$fdisplay", v0x5557c1507a10_0, "x1 = %d, x9  = %d, x17 = %d, x25 = %d", &A<v0x5557c1503d80, 1>, &A<v0x5557c1503d80, 9>, &A<v0x5557c1503d80, 17>, &A<v0x5557c1503d80, 25> {0 0 0};
    %vpi_call 2 119 "$fdisplay", v0x5557c1507a10_0, "x2 = %d, x10 = %d, x18 = %d, x26 = %d", &A<v0x5557c1503d80, 2>, &A<v0x5557c1503d80, 10>, &A<v0x5557c1503d80, 18>, &A<v0x5557c1503d80, 26> {0 0 0};
    %vpi_call 2 120 "$fdisplay", v0x5557c1507a10_0, "x3 = %d, x11 = %d, x19 = %d, x27 = %d", &A<v0x5557c1503d80, 3>, &A<v0x5557c1503d80, 11>, &A<v0x5557c1503d80, 19>, &A<v0x5557c1503d80, 27> {0 0 0};
    %vpi_call 2 121 "$fdisplay", v0x5557c1507a10_0, "x4 = %d, x12 = %d, x20 = %d, x28 = %d", &A<v0x5557c1503d80, 4>, &A<v0x5557c1503d80, 12>, &A<v0x5557c1503d80, 20>, &A<v0x5557c1503d80, 28> {0 0 0};
    %vpi_call 2 122 "$fdisplay", v0x5557c1507a10_0, "x5 = %d, x13 = %d, x21 = %d, x29 = %d", &A<v0x5557c1503d80, 5>, &A<v0x5557c1503d80, 13>, &A<v0x5557c1503d80, 21>, &A<v0x5557c1503d80, 29> {0 0 0};
    %vpi_call 2 123 "$fdisplay", v0x5557c1507a10_0, "x6 = %d, x14 = %d, x22 = %d, x30 = %d", &A<v0x5557c1503d80, 6>, &A<v0x5557c1503d80, 14>, &A<v0x5557c1503d80, 22>, &A<v0x5557c1503d80, 30> {0 0 0};
    %vpi_call 2 124 "$fdisplay", v0x5557c1507a10_0, "x7 = %d, x15 = %d, x23 = %d, x31 = %d", &A<v0x5557c1503d80, 7>, &A<v0x5557c1503d80, 15>, &A<v0x5557c1503d80, 23>, &A<v0x5557c1503d80, 31> {0 0 0};
    %vpi_call 2 128 "$fdisplay", v0x5557c1507a10_0, "Data Memory: 0x00 = %10d", &A<v0x5557c14f8f70, 0> {0 0 0};
    %vpi_call 2 129 "$fdisplay", v0x5557c1507a10_0, "Data Memory: 0x04 = %10d", &A<v0x5557c14f8f70, 1> {0 0 0};
    %vpi_call 2 130 "$fdisplay", v0x5557c1507a10_0, "Data Memory: 0x08 = %10d", &A<v0x5557c14f8f70, 2> {0 0 0};
    %vpi_call 2 131 "$fdisplay", v0x5557c1507a10_0, "Data Memory: 0x0C = %10d", &A<v0x5557c14f8f70, 3> {0 0 0};
    %vpi_call 2 132 "$fdisplay", v0x5557c1507a10_0, "Data Memory: 0x10 = %10d", &A<v0x5557c14f8f70, 4> {0 0 0};
    %vpi_call 2 133 "$fdisplay", v0x5557c1507a10_0, "Data Memory: 0x14 = %10d", &A<v0x5557c14f8f70, 5> {0 0 0};
    %vpi_call 2 134 "$fdisplay", v0x5557c1507a10_0, "Data Memory: 0x18 = %10d", &A<v0x5557c14f8f70, 6> {0 0 0};
    %vpi_call 2 135 "$fdisplay", v0x5557c1507a10_0, "Data Memory: 0x1C = %10d", &A<v0x5557c14f8f70, 7> {0 0 0};
    %vpi_call 2 137 "$fdisplay", v0x5557c1507a10_0, "\012" {0 0 0};
    %load/vec4 v0x5557c1507760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5557c1507760_0, 0, 32;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "Adder.v";
    "Control.v";
    "Data_Memory.v";
    "EX_MEM_Register.v";
    "Forwarding_Unit.v";
    "ID_EX_Register.v";
    "IF_ID_Register.v";
    "ImmGen.v";
    "Sign_Extend.v";
    "Instruction_Memory.v";
    "MEM_WB_Register.v";
    "MUX4to1.v";
    "MUX2to1.v";
    "PC.v";
    "Registers.v";
