    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; PWM_B_cy_m0s8_tcpwm_1
PWM_B_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
PWM_B_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
PWM_B_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
PWM_B_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
PWM_B_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
PWM_B_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
PWM_B_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
PWM_B_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
PWM_B_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
PWM_B_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
PWM_B_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
PWM_B_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_B_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
PWM_B_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
PWM_B_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_B_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
PWM_B_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
PWM_B_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
PWM_B_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
PWM_B_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
PWM_B_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; PWM_G_cy_m0s8_tcpwm_1
PWM_G_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
PWM_G_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
PWM_G_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
PWM_G_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
PWM_G_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
PWM_G_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
PWM_G_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
PWM_G_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
PWM_G_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
PWM_G_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
PWM_G_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
PWM_G_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_G_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
PWM_G_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
PWM_G_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_G_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
PWM_G_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
PWM_G_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
PWM_G_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
PWM_G_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
PWM_G_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

; PWM_R_cy_m0s8_tcpwm_1
PWM_R_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
PWM_R_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
PWM_R_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
PWM_R_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
PWM_R_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
PWM_R_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
PWM_R_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
PWM_R_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
PWM_R_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
PWM_R_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
PWM_R_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
PWM_R_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_R_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
PWM_R_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
PWM_R_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_R_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
PWM_R_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
PWM_R_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
PWM_R_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
PWM_R_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
PWM_R_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

; UART_1_SCB
UART_1_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
UART_1_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
UART_1_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_1_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
UART_1_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
UART_1_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
UART_1_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
UART_1_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
UART_1_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
UART_1_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
UART_1_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
UART_1_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
UART_1_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
UART_1_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_1_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_1_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_1_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_1_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_1_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_1_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_1_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_1_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_1_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_1_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_1_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_1_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_1_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_1_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_1_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_1_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_1_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_1_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_1_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_1_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_1_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_1_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_1_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_1_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_1_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_1_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_1_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_1_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_1_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_1_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_1_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_1_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_1_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_1_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_1_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_1_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_1_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_1_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_1_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_1_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_1_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_1_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_1_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_1_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_1_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_1_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_1_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_1_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_1_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_1_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_1_SCB__SS0_POSISTION EQU 0
UART_1_SCB__SS1_POSISTION EQU 1
UART_1_SCB__SS2_POSISTION EQU 2
UART_1_SCB__SS3_POSISTION EQU 3
UART_1_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_1_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_1_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_1_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_1_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_1_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_1_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

; UART_1_SCBCLK
UART_1_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_1_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A01
UART_1_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_1_SCBCLK__MASK EQU 0x80000000
UART_1_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A01

; UART_1_tx
UART_1_tx__0__DM__MASK EQU 0x38
UART_1_tx__0__DM__SHIFT EQU 3
UART_1_tx__0__DR EQU CYREG_PRT4_DR
UART_1_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_1_tx__0__HSIOM_MASK EQU 0x000000F0
UART_1_tx__0__HSIOM_SHIFT EQU 4
UART_1_tx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_tx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_tx__0__MASK EQU 0x02
UART_1_tx__0__PC EQU CYREG_PRT4_PC
UART_1_tx__0__PC2 EQU CYREG_PRT4_PC2
UART_1_tx__0__PORT EQU 4
UART_1_tx__0__PS EQU CYREG_PRT4_PS
UART_1_tx__0__SHIFT EQU 1
UART_1_tx__DR EQU CYREG_PRT4_DR
UART_1_tx__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_tx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_tx__MASK EQU 0x02
UART_1_tx__PC EQU CYREG_PRT4_PC
UART_1_tx__PC2 EQU CYREG_PRT4_PC2
UART_1_tx__PORT EQU 4
UART_1_tx__PS EQU CYREG_PRT4_PS
UART_1_tx__SHIFT EQU 1

; Clock_PWM
Clock_PWM__DIVIDER_MASK EQU 0x0000FFFF
Clock_PWM__ENABLE EQU CYREG_CLK_DIVIDER_C00
Clock_PWM__ENABLE_MASK EQU 0x80000000
Clock_PWM__MASK EQU 0x80000000
Clock_PWM__REGISTER EQU CYREG_CLK_DIVIDER_C00

; CapSense_1_Cmod
CapSense_1_Cmod__0__DM__MASK EQU 0x1C0
CapSense_1_Cmod__0__DM__SHIFT EQU 6
CapSense_1_Cmod__0__DR EQU CYREG_PRT4_DR
CapSense_1_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_1_Cmod__0__HSIOM_MASK EQU 0x00000F00
CapSense_1_Cmod__0__HSIOM_SHIFT EQU 8
CapSense_1_Cmod__0__INTCFG EQU CYREG_PRT4_INTCFG
CapSense_1_Cmod__0__INTSTAT EQU CYREG_PRT4_INTSTAT
CapSense_1_Cmod__0__MASK EQU 0x04
CapSense_1_Cmod__0__PC EQU CYREG_PRT4_PC
CapSense_1_Cmod__0__PC2 EQU CYREG_PRT4_PC2
CapSense_1_Cmod__0__PORT EQU 4
CapSense_1_Cmod__0__PS EQU CYREG_PRT4_PS
CapSense_1_Cmod__0__SHIFT EQU 2
CapSense_1_Cmod__Cmod__DM__MASK EQU 0x1C0
CapSense_1_Cmod__Cmod__DM__SHIFT EQU 6
CapSense_1_Cmod__Cmod__DR EQU CYREG_PRT4_DR
CapSense_1_Cmod__Cmod__INTCFG EQU CYREG_PRT4_INTCFG
CapSense_1_Cmod__Cmod__INTSTAT EQU CYREG_PRT4_INTSTAT
CapSense_1_Cmod__Cmod__MASK EQU 0x04
CapSense_1_Cmod__Cmod__PC EQU CYREG_PRT4_PC
CapSense_1_Cmod__Cmod__PC2 EQU CYREG_PRT4_PC2
CapSense_1_Cmod__Cmod__PORT EQU 4
CapSense_1_Cmod__Cmod__PS EQU CYREG_PRT4_PS
CapSense_1_Cmod__Cmod__SHIFT EQU 2
CapSense_1_Cmod__DR EQU CYREG_PRT4_DR
CapSense_1_Cmod__INTCFG EQU CYREG_PRT4_INTCFG
CapSense_1_Cmod__INTSTAT EQU CYREG_PRT4_INTSTAT
CapSense_1_Cmod__MASK EQU 0x04
CapSense_1_Cmod__PC EQU CYREG_PRT4_PC
CapSense_1_Cmod__PC2 EQU CYREG_PRT4_PC2
CapSense_1_Cmod__PORT EQU 4
CapSense_1_Cmod__PS EQU CYREG_PRT4_PS
CapSense_1_Cmod__SHIFT EQU 2

; CapSense_1_CSD_FFB
CapSense_1_CSD_FFB__CSD_CONFIG EQU CYREG_CSD_CONFIG
CapSense_1_CSD_FFB__CSD_COUNTER EQU CYREG_CSD_COUNTER
CapSense_1_CSD_FFB__CSD_ID EQU CYREG_CSD_ID
CapSense_1_CSD_FFB__CSD_INTR EQU CYREG_CSD_INTR
CapSense_1_CSD_FFB__CSD_INTR_SET EQU CYREG_CSD_INTR_SET
CapSense_1_CSD_FFB__CSD_NUMBER EQU 0
CapSense_1_CSD_FFB__CSD_STATUS EQU CYREG_CSD_STATUS

; CapSense_1_IDAC1_cy_psoc4_idac
CapSense_1_IDAC1_cy_psoc4_idac__CONTROL EQU CYREG_CSD_CONFIG
CapSense_1_IDAC1_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
CapSense_1_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
CapSense_1_IDAC1_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
CapSense_1_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
CapSense_1_IDAC1_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
CapSense_1_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
CapSense_1_IDAC1_cy_psoc4_idac__IDAC_NUMBER EQU 1
CapSense_1_IDAC1_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
CapSense_1_IDAC1_cy_psoc4_idac__POLARITY_SHIFT EQU 16

; CapSense_1_ISR
CapSense_1_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CapSense_1_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CapSense_1_ISR__INTC_MASK EQU 0x8000
CapSense_1_ISR__INTC_NUMBER EQU 15
CapSense_1_ISR__INTC_PRIOR_MASK EQU 0xC0000000
CapSense_1_ISR__INTC_PRIOR_NUM EQU 3
CapSense_1_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
CapSense_1_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CapSense_1_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; CapSense_1_SampleClk
CapSense_1_SampleClk__DIVIDER_MASK EQU 0x0000FFFF
CapSense_1_SampleClk__ENABLE EQU CYREG_CLK_DIVIDER_A00
CapSense_1_SampleClk__ENABLE_MASK EQU 0x80000000
CapSense_1_SampleClk__MASK EQU 0x80000000
CapSense_1_SampleClk__REGISTER EQU CYREG_CLK_DIVIDER_A00

; CapSense_1_SenseClk
CapSense_1_SenseClk__DIVIDER_MASK EQU 0x0000FFFF
CapSense_1_SenseClk__ENABLE EQU CYREG_CLK_DIVIDER_B00
CapSense_1_SenseClk__ENABLE_MASK EQU 0x80000000
CapSense_1_SenseClk__MASK EQU 0x80000000
CapSense_1_SenseClk__REGISTER EQU CYREG_CLK_DIVIDER_B00

; CapSense_1_Sns
CapSense_1_Sns__0__DM__MASK EQU 0x38
CapSense_1_Sns__0__DM__SHIFT EQU 3
CapSense_1_Sns__0__DR EQU CYREG_PRT1_DR
CapSense_1_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_1_Sns__0__HSIOM_MASK EQU 0x000000F0
CapSense_1_Sns__0__HSIOM_SHIFT EQU 4
CapSense_1_Sns__0__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_1_Sns__0__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_1_Sns__0__MASK EQU 0x02
CapSense_1_Sns__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_1_Sns__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_1_Sns__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_1_Sns__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_1_Sns__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_1_Sns__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_1_Sns__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_1_Sns__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_1_Sns__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_1_Sns__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_1_Sns__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_1_Sns__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_1_Sns__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_1_Sns__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_1_Sns__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_1_Sns__0__PC EQU CYREG_PRT1_PC
CapSense_1_Sns__0__PC2 EQU CYREG_PRT1_PC2
CapSense_1_Sns__0__PORT EQU 1
CapSense_1_Sns__0__PS EQU CYREG_PRT1_PS
CapSense_1_Sns__0__SHIFT EQU 1
CapSense_1_Sns__1__DM__MASK EQU 0x1C0
CapSense_1_Sns__1__DM__SHIFT EQU 6
CapSense_1_Sns__1__DR EQU CYREG_PRT1_DR
CapSense_1_Sns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_1_Sns__1__HSIOM_MASK EQU 0x00000F00
CapSense_1_Sns__1__HSIOM_SHIFT EQU 8
CapSense_1_Sns__1__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_1_Sns__1__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_1_Sns__1__MASK EQU 0x04
CapSense_1_Sns__1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_1_Sns__1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_1_Sns__1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_1_Sns__1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_1_Sns__1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_1_Sns__1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_1_Sns__1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_1_Sns__1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_1_Sns__1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_1_Sns__1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_1_Sns__1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_1_Sns__1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_1_Sns__1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_1_Sns__1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_1_Sns__1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_1_Sns__1__PC EQU CYREG_PRT1_PC
CapSense_1_Sns__1__PC2 EQU CYREG_PRT1_PC2
CapSense_1_Sns__1__PORT EQU 1
CapSense_1_Sns__1__PS EQU CYREG_PRT1_PS
CapSense_1_Sns__1__SHIFT EQU 2
CapSense_1_Sns__2__DM__MASK EQU 0xE00
CapSense_1_Sns__2__DM__SHIFT EQU 9
CapSense_1_Sns__2__DR EQU CYREG_PRT1_DR
CapSense_1_Sns__2__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_1_Sns__2__HSIOM_MASK EQU 0x0000F000
CapSense_1_Sns__2__HSIOM_SHIFT EQU 12
CapSense_1_Sns__2__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_1_Sns__2__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_1_Sns__2__MASK EQU 0x08
CapSense_1_Sns__2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_1_Sns__2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_1_Sns__2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_1_Sns__2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_1_Sns__2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_1_Sns__2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_1_Sns__2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_1_Sns__2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_1_Sns__2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_1_Sns__2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_1_Sns__2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_1_Sns__2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_1_Sns__2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_1_Sns__2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_1_Sns__2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_1_Sns__2__PC EQU CYREG_PRT1_PC
CapSense_1_Sns__2__PC2 EQU CYREG_PRT1_PC2
CapSense_1_Sns__2__PORT EQU 1
CapSense_1_Sns__2__PS EQU CYREG_PRT1_PS
CapSense_1_Sns__2__SHIFT EQU 3
CapSense_1_Sns__3__DM__MASK EQU 0x7000
CapSense_1_Sns__3__DM__SHIFT EQU 12
CapSense_1_Sns__3__DR EQU CYREG_PRT1_DR
CapSense_1_Sns__3__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_1_Sns__3__HSIOM_MASK EQU 0x000F0000
CapSense_1_Sns__3__HSIOM_SHIFT EQU 16
CapSense_1_Sns__3__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_1_Sns__3__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_1_Sns__3__MASK EQU 0x10
CapSense_1_Sns__3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_1_Sns__3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_1_Sns__3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_1_Sns__3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_1_Sns__3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_1_Sns__3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_1_Sns__3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_1_Sns__3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_1_Sns__3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_1_Sns__3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_1_Sns__3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_1_Sns__3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_1_Sns__3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_1_Sns__3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_1_Sns__3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_1_Sns__3__PC EQU CYREG_PRT1_PC
CapSense_1_Sns__3__PC2 EQU CYREG_PRT1_PC2
CapSense_1_Sns__3__PORT EQU 1
CapSense_1_Sns__3__PS EQU CYREG_PRT1_PS
CapSense_1_Sns__3__SHIFT EQU 4
CapSense_1_Sns__4__DM__MASK EQU 0x38000
CapSense_1_Sns__4__DM__SHIFT EQU 15
CapSense_1_Sns__4__DR EQU CYREG_PRT1_DR
CapSense_1_Sns__4__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_1_Sns__4__HSIOM_MASK EQU 0x00F00000
CapSense_1_Sns__4__HSIOM_SHIFT EQU 20
CapSense_1_Sns__4__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_1_Sns__4__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_1_Sns__4__MASK EQU 0x20
CapSense_1_Sns__4__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_1_Sns__4__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_1_Sns__4__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_1_Sns__4__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_1_Sns__4__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_1_Sns__4__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_1_Sns__4__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_1_Sns__4__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_1_Sns__4__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_1_Sns__4__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_1_Sns__4__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_1_Sns__4__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_1_Sns__4__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_1_Sns__4__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_1_Sns__4__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_1_Sns__4__PC EQU CYREG_PRT1_PC
CapSense_1_Sns__4__PC2 EQU CYREG_PRT1_PC2
CapSense_1_Sns__4__PORT EQU 1
CapSense_1_Sns__4__PS EQU CYREG_PRT1_PS
CapSense_1_Sns__4__SHIFT EQU 5
CapSense_1_Sns__DR EQU CYREG_PRT1_DR
CapSense_1_Sns__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_1_Sns__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_1_Sns__LinearSlider0_e0__LS__DM__MASK EQU 0x38
CapSense_1_Sns__LinearSlider0_e0__LS__DM__SHIFT EQU 3
CapSense_1_Sns__LinearSlider0_e0__LS__DR EQU CYREG_PRT1_DR
CapSense_1_Sns__LinearSlider0_e0__LS__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_1_Sns__LinearSlider0_e0__LS__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_1_Sns__LinearSlider0_e0__LS__MASK EQU 0x02
CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_1_Sns__LinearSlider0_e0__LS__PC EQU CYREG_PRT1_PC
CapSense_1_Sns__LinearSlider0_e0__LS__PC2 EQU CYREG_PRT1_PC2
CapSense_1_Sns__LinearSlider0_e0__LS__PORT EQU 1
CapSense_1_Sns__LinearSlider0_e0__LS__PS EQU CYREG_PRT1_PS
CapSense_1_Sns__LinearSlider0_e0__LS__SHIFT EQU 1
CapSense_1_Sns__LinearSlider0_e1__LS__DM__MASK EQU 0x1C0
CapSense_1_Sns__LinearSlider0_e1__LS__DM__SHIFT EQU 6
CapSense_1_Sns__LinearSlider0_e1__LS__DR EQU CYREG_PRT1_DR
CapSense_1_Sns__LinearSlider0_e1__LS__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_1_Sns__LinearSlider0_e1__LS__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_1_Sns__LinearSlider0_e1__LS__MASK EQU 0x04
CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_1_Sns__LinearSlider0_e1__LS__PC EQU CYREG_PRT1_PC
CapSense_1_Sns__LinearSlider0_e1__LS__PC2 EQU CYREG_PRT1_PC2
CapSense_1_Sns__LinearSlider0_e1__LS__PORT EQU 1
CapSense_1_Sns__LinearSlider0_e1__LS__PS EQU CYREG_PRT1_PS
CapSense_1_Sns__LinearSlider0_e1__LS__SHIFT EQU 2
CapSense_1_Sns__LinearSlider0_e2__LS__DM__MASK EQU 0xE00
CapSense_1_Sns__LinearSlider0_e2__LS__DM__SHIFT EQU 9
CapSense_1_Sns__LinearSlider0_e2__LS__DR EQU CYREG_PRT1_DR
CapSense_1_Sns__LinearSlider0_e2__LS__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_1_Sns__LinearSlider0_e2__LS__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_1_Sns__LinearSlider0_e2__LS__MASK EQU 0x08
CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_1_Sns__LinearSlider0_e2__LS__PC EQU CYREG_PRT1_PC
CapSense_1_Sns__LinearSlider0_e2__LS__PC2 EQU CYREG_PRT1_PC2
CapSense_1_Sns__LinearSlider0_e2__LS__PORT EQU 1
CapSense_1_Sns__LinearSlider0_e2__LS__PS EQU CYREG_PRT1_PS
CapSense_1_Sns__LinearSlider0_e2__LS__SHIFT EQU 3
CapSense_1_Sns__LinearSlider0_e3__LS__DM__MASK EQU 0x7000
CapSense_1_Sns__LinearSlider0_e3__LS__DM__SHIFT EQU 12
CapSense_1_Sns__LinearSlider0_e3__LS__DR EQU CYREG_PRT1_DR
CapSense_1_Sns__LinearSlider0_e3__LS__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_1_Sns__LinearSlider0_e3__LS__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_1_Sns__LinearSlider0_e3__LS__MASK EQU 0x10
CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_1_Sns__LinearSlider0_e3__LS__PC EQU CYREG_PRT1_PC
CapSense_1_Sns__LinearSlider0_e3__LS__PC2 EQU CYREG_PRT1_PC2
CapSense_1_Sns__LinearSlider0_e3__LS__PORT EQU 1
CapSense_1_Sns__LinearSlider0_e3__LS__PS EQU CYREG_PRT1_PS
CapSense_1_Sns__LinearSlider0_e3__LS__SHIFT EQU 4
CapSense_1_Sns__LinearSlider0_e4__LS__DM__MASK EQU 0x38000
CapSense_1_Sns__LinearSlider0_e4__LS__DM__SHIFT EQU 15
CapSense_1_Sns__LinearSlider0_e4__LS__DR EQU CYREG_PRT1_DR
CapSense_1_Sns__LinearSlider0_e4__LS__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_1_Sns__LinearSlider0_e4__LS__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_1_Sns__LinearSlider0_e4__LS__MASK EQU 0x20
CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_1_Sns__LinearSlider0_e4__LS__PC EQU CYREG_PRT1_PC
CapSense_1_Sns__LinearSlider0_e4__LS__PC2 EQU CYREG_PRT1_PC2
CapSense_1_Sns__LinearSlider0_e4__LS__PORT EQU 1
CapSense_1_Sns__LinearSlider0_e4__LS__PS EQU CYREG_PRT1_PS
CapSense_1_Sns__LinearSlider0_e4__LS__SHIFT EQU 5
CapSense_1_Sns__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_1_Sns__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_1_Sns__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_1_Sns__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_1_Sns__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_1_Sns__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_1_Sns__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_1_Sns__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_1_Sns__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_1_Sns__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_1_Sns__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_1_Sns__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_1_Sns__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_1_Sns__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_1_Sns__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_1_Sns__PC EQU CYREG_PRT1_PC
CapSense_1_Sns__PC2 EQU CYREG_PRT1_PC2
CapSense_1_Sns__PORT EQU 1
CapSense_1_Sns__PS EQU CYREG_PRT1_PS

; Pin_RedLED
Pin_RedLED__0__DM__MASK EQU 0x1C0000
Pin_RedLED__0__DM__SHIFT EQU 18
Pin_RedLED__0__DR EQU CYREG_PRT1_DR
Pin_RedLED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_RedLED__0__HSIOM_MASK EQU 0x0F000000
Pin_RedLED__0__HSIOM_SHIFT EQU 24
Pin_RedLED__0__INTCFG EQU CYREG_PRT1_INTCFG
Pin_RedLED__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_RedLED__0__MASK EQU 0x40
Pin_RedLED__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_RedLED__0__OUT_SEL_SHIFT EQU 12
Pin_RedLED__0__OUT_SEL_VAL EQU 0
Pin_RedLED__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_RedLED__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_RedLED__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_RedLED__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_RedLED__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_RedLED__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_RedLED__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_RedLED__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_RedLED__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_RedLED__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_RedLED__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_RedLED__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_RedLED__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_RedLED__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_RedLED__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_RedLED__0__PC EQU CYREG_PRT1_PC
Pin_RedLED__0__PC2 EQU CYREG_PRT1_PC2
Pin_RedLED__0__PORT EQU 1
Pin_RedLED__0__PS EQU CYREG_PRT1_PS
Pin_RedLED__0__SHIFT EQU 6
Pin_RedLED__DR EQU CYREG_PRT1_DR
Pin_RedLED__INTCFG EQU CYREG_PRT1_INTCFG
Pin_RedLED__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_RedLED__MASK EQU 0x40
Pin_RedLED__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_RedLED__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_RedLED__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_RedLED__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_RedLED__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_RedLED__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_RedLED__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_RedLED__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_RedLED__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_RedLED__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_RedLED__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_RedLED__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_RedLED__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_RedLED__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_RedLED__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_RedLED__PC EQU CYREG_PRT1_PC
Pin_RedLED__PC2 EQU CYREG_PRT1_PC2
Pin_RedLED__PORT EQU 1
Pin_RedLED__PS EQU CYREG_PRT1_PS
Pin_RedLED__SHIFT EQU 6

; Pin_BlueLED
Pin_BlueLED__0__DM__MASK EQU 0xE00
Pin_BlueLED__0__DM__SHIFT EQU 9
Pin_BlueLED__0__DR EQU CYREG_PRT0_DR
Pin_BlueLED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_BlueLED__0__HSIOM_MASK EQU 0x0000F000
Pin_BlueLED__0__HSIOM_SHIFT EQU 12
Pin_BlueLED__0__INTCFG EQU CYREG_PRT0_INTCFG
Pin_BlueLED__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_BlueLED__0__MASK EQU 0x08
Pin_BlueLED__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Pin_BlueLED__0__OUT_SEL_SHIFT EQU 6
Pin_BlueLED__0__OUT_SEL_VAL EQU 3
Pin_BlueLED__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_BlueLED__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_BlueLED__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_BlueLED__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_BlueLED__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_BlueLED__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_BlueLED__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_BlueLED__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_BlueLED__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_BlueLED__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_BlueLED__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_BlueLED__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_BlueLED__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_BlueLED__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_BlueLED__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_BlueLED__0__PC EQU CYREG_PRT0_PC
Pin_BlueLED__0__PC2 EQU CYREG_PRT0_PC2
Pin_BlueLED__0__PORT EQU 0
Pin_BlueLED__0__PS EQU CYREG_PRT0_PS
Pin_BlueLED__0__SHIFT EQU 3
Pin_BlueLED__DR EQU CYREG_PRT0_DR
Pin_BlueLED__INTCFG EQU CYREG_PRT0_INTCFG
Pin_BlueLED__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_BlueLED__MASK EQU 0x08
Pin_BlueLED__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_BlueLED__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_BlueLED__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_BlueLED__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_BlueLED__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_BlueLED__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_BlueLED__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_BlueLED__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_BlueLED__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_BlueLED__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_BlueLED__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_BlueLED__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_BlueLED__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_BlueLED__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_BlueLED__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_BlueLED__PC EQU CYREG_PRT0_PC
Pin_BlueLED__PC2 EQU CYREG_PRT0_PC2
Pin_BlueLED__PORT EQU 0
Pin_BlueLED__PS EQU CYREG_PRT0_PS
Pin_BlueLED__SHIFT EQU 3

; Pin_GreenLED
Pin_GreenLED__0__DM__MASK EQU 0x1C0
Pin_GreenLED__0__DM__SHIFT EQU 6
Pin_GreenLED__0__DR EQU CYREG_PRT0_DR
Pin_GreenLED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_GreenLED__0__HSIOM_MASK EQU 0x00000F00
Pin_GreenLED__0__HSIOM_SHIFT EQU 8
Pin_GreenLED__0__INTCFG EQU CYREG_PRT0_INTCFG
Pin_GreenLED__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_GreenLED__0__MASK EQU 0x04
Pin_GreenLED__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Pin_GreenLED__0__OUT_SEL_SHIFT EQU 4
Pin_GreenLED__0__OUT_SEL_VAL EQU 1
Pin_GreenLED__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_GreenLED__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_GreenLED__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_GreenLED__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_GreenLED__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_GreenLED__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_GreenLED__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_GreenLED__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_GreenLED__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_GreenLED__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_GreenLED__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_GreenLED__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_GreenLED__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_GreenLED__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_GreenLED__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_GreenLED__0__PC EQU CYREG_PRT0_PC
Pin_GreenLED__0__PC2 EQU CYREG_PRT0_PC2
Pin_GreenLED__0__PORT EQU 0
Pin_GreenLED__0__PS EQU CYREG_PRT0_PS
Pin_GreenLED__0__SHIFT EQU 2
Pin_GreenLED__DR EQU CYREG_PRT0_DR
Pin_GreenLED__INTCFG EQU CYREG_PRT0_INTCFG
Pin_GreenLED__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_GreenLED__MASK EQU 0x04
Pin_GreenLED__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_GreenLED__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_GreenLED__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_GreenLED__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_GreenLED__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_GreenLED__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_GreenLED__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_GreenLED__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_GreenLED__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_GreenLED__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_GreenLED__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_GreenLED__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_GreenLED__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_GreenLED__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_GreenLED__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_GreenLED__PC EQU CYREG_PRT0_PC
Pin_GreenLED__PC2 EQU CYREG_PRT0_PC2
Pin_GreenLED__PORT EQU 0
Pin_GreenLED__PS EQU CYREG_PRT0_PS
Pin_GreenLED__SHIFT EQU 2

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_GEN4 EQU 2
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 13
CYDEV_CHIP_DIE_PSOC4A EQU 6
CYDEV_CHIP_DIE_PSOC5LP EQU 12
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 6
CYDEV_CHIP_MEMBER_4C EQU 10
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_4E EQU 5
CYDEV_CHIP_MEMBER_4F EQU 7
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 4
CYDEV_CHIP_MEMBER_4L EQU 9
CYDEV_CHIP_MEMBER_4M EQU 8
CYDEV_CHIP_MEMBER_5A EQU 12
CYDEV_CHIP_MEMBER_5B EQU 11
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_GEN4_ES EQU 17
CYDEV_CHIP_REV_GEN4_ES2 EQU 33
CYDEV_CHIP_REV_GEN4_PRODUCTION EQU 17
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
