{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465991964187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465991964187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 19:59:24 2016 " "Processing started: Wed Jun 15 19:59:24 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465991964187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465991964187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipelined_computer -c pipelined_computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipelined_computer -c pipelined_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465991964187 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1465991965187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file source/testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testBench " "Found entity 1: testBench" {  } { { "source/testBench.v" "" { Text "S:/DE2_pipelined_computer_IO/source/testBench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465991965265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465991965265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file source/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "source/regfile.v" "" { Text "S:/DE2_pipelined_computer_IO/source/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465991965265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465991965265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipepc.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipepc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipepc " "Found entity 1: pipepc" {  } { { "source/pipepc.v" "" { Text "S:/DE2_pipelined_computer_IO/source/pipepc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465991965265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465991965265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipemwreg.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipemwreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipemwreg " "Found entity 1: pipemwreg" {  } { { "source/pipemwreg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/pipemwreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465991965265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465991965265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipemem.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipemem.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipemem " "Found entity 1: pipemem" {  } { { "source/pipemem.v" "" { Text "S:/DE2_pipelined_computer_IO/source/pipemem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465991965281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465991965281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipelined_computer_original.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipelined_computer_original.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined_computer_original " "Found entity 1: pipelined_computer_original" {  } { { "source/pipelined_computer_original.v" "" { Text "S:/DE2_pipelined_computer_IO/source/pipelined_computer_original.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465991965281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465991965281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipeir.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipeir.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeir " "Found entity 1: pipeir" {  } { { "source/pipeir.v" "" { Text "S:/DE2_pipelined_computer_IO/source/pipeir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465991965281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465991965281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipeif.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipeif.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeif " "Found entity 1: pipeif" {  } { { "source/pipeif.v" "" { Text "S:/DE2_pipelined_computer_IO/source/pipeif.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465991965281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465991965281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipeid.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipeid.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeid " "Found entity 1: pipeid" {  } { { "source/pipeid.v" "" { Text "S:/DE2_pipelined_computer_IO/source/pipeid.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465991965281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465991965281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipeexe.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipeexe.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeexe " "Found entity 1: pipeexe" {  } { { "source/pipeexe.v" "" { Text "S:/DE2_pipelined_computer_IO/source/pipeexe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465991965281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465991965281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipeemreg.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipeemreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeemreg " "Found entity 1: pipeemreg" {  } { { "source/pipeemreg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/pipeemreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465991965296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465991965296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipedereg.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipedereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipedereg " "Found entity 1: pipedereg" {  } { { "source/pipedereg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/pipedereg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465991965296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465991965296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipe_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipe_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_cu " "Found entity 1: pipe_cu" {  } { { "source/pipe_cu.v" "" { Text "S:/DE2_pipelined_computer_IO/source/pipe_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465991965296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465991965296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Found entity 1: mux4x32" {  } { { "source/mux4x32.v" "" { Text "S:/DE2_pipelined_computer_IO/source/mux4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465991965296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465991965296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mux2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "source/mux2x32.v" "" { Text "S:/DE2_pipelined_computer_IO/source/mux2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465991965296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465991965296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux2x5.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mux2x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "source/mux2x5.v" "" { Text "S:/DE2_pipelined_computer_IO/source/mux2x5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465991965296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465991965296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lpm_rom_irom.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lpm_rom_irom.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_irom " "Found entity 1: lpm_rom_irom" {  } { { "source/lpm_rom_irom.v" "" { Text "S:/DE2_pipelined_computer_IO/source/lpm_rom_irom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465991965296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465991965296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lpm_ram_dq_dram.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lpm_ram_dq_dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq_dram " "Found entity 1: lpm_ram_dq_dram" {  } { { "source/lpm_ram_dq_dram.v" "" { Text "S:/DE2_pipelined_computer_IO/source/lpm_ram_dq_dram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465991965312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465991965312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file source/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "source/alu.v" "" { Text "S:/DE2_pipelined_computer_IO/source/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465991965312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465991965312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipelined_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipelined_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined_computer " "Found entity 1: pipelined_computer" {  } { { "source/pipelined_computer.v" "" { Text "S:/DE2_pipelined_computer_IO/source/pipelined_computer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465991965312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465991965312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "source/sevenseg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465991965312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465991965312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/binary_to_decimal.v 1 1 " "Found 1 design units, including 1 entities, in source file source/binary_to_decimal.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_decimal " "Found entity 1: binary_to_decimal" {  } { { "source/binary_to_decimal.v" "" { Text "S:/DE2_pipelined_computer_IO/source/binary_to_decimal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465991965312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465991965312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/io_output_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file source/io_output_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_output_reg " "Found entity 1: io_output_reg" {  } { { "source/io_output_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_output_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465991965327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465991965327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/io_input_reg.v 2 2 " "Found 2 design units, including 2 entities, in source file source/io_input_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_input_reg " "Found entity 1: io_input_reg" {  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465991965327 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_input_mux " "Found entity 2: io_input_mux" {  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465991965327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465991965327 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipelined_computer " "Elaborating entity \"pipelined_computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1465991965437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_decimal binary_to_decimal:num0 " "Elaborating entity \"binary_to_decimal\" for hierarchy \"binary_to_decimal:num0\"" {  } { { "source/pipelined_computer.v" "num0" { Text "S:/DE2_pipelined_computer_IO/source/pipelined_computer.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965452 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binary_to_decimal.v(7) " "Verilog HDL assignment warning at binary_to_decimal.v(7): truncated value with size 32 to match size of target (4)" {  } { { "source/binary_to_decimal.v" "" { Text "S:/DE2_pipelined_computer_IO/source/binary_to_decimal.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465991965452 "|pipelined_computer|binary_to_decimal:num0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binary_to_decimal.v(8) " "Verilog HDL assignment warning at binary_to_decimal.v(8): truncated value with size 32 to match size of target (4)" {  } { { "source/binary_to_decimal.v" "" { Text "S:/DE2_pipelined_computer_IO/source/binary_to_decimal.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465991965452 "|pipelined_computer|binary_to_decimal:num0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:LED0_high " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:LED0_high\"" {  } { { "source/pipelined_computer.v" "LED0_high" { Text "S:/DE2_pipelined_computer_IO/source/pipelined_computer.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipelined_computer_original pipelined_computer_original:PCO " "Elaborating entity \"pipelined_computer_original\" for hierarchy \"pipelined_computer_original:PCO\"" {  } { { "source/pipelined_computer.v" "PCO" { Text "S:/DE2_pipelined_computer_IO/source/pipelined_computer.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipepc pipelined_computer_original:PCO\|pipepc:prog_cnt " "Elaborating entity \"pipepc\" for hierarchy \"pipelined_computer_original:PCO\|pipepc:prog_cnt\"" {  } { { "source/pipelined_computer_original.v" "prog_cnt" { Text "S:/DE2_pipelined_computer_IO/source/pipelined_computer_original.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeif pipelined_computer_original:PCO\|pipeif:if_stage " "Elaborating entity \"pipeif\" for hierarchy \"pipelined_computer_original:PCO\|pipeif:if_stage\"" {  } { { "source/pipelined_computer_original.v" "if_stage" { Text "S:/DE2_pipelined_computer_IO/source/pipelined_computer_original.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x32 pipelined_computer_original:PCO\|pipeif:if_stage\|mux4x32:nextpc " "Elaborating entity \"mux4x32\" for hierarchy \"pipelined_computer_original:PCO\|pipeif:if_stage\|mux4x32:nextpc\"" {  } { { "source/pipeif.v" "nextpc" { Text "S:/DE2_pipelined_computer_IO/source/pipeif.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom_irom pipelined_computer_original:PCO\|pipeif:if_stage\|lpm_rom_irom:irom " "Elaborating entity \"lpm_rom_irom\" for hierarchy \"pipelined_computer_original:PCO\|pipeif:if_stage\|lpm_rom_irom:irom\"" {  } { { "source/pipeif.v" "irom" { Text "S:/DE2_pipelined_computer_IO/source/pipeif.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipelined_computer_original:PCO\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pipelined_computer_original:PCO\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_rom_irom.v" "altsyncram_component" { Text "S:/DE2_pipelined_computer_IO/source/lpm_rom_irom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipelined_computer_original:PCO\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pipelined_computer_original:PCO\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_rom_irom.v" "" { Text "S:/DE2_pipelined_computer_IO/source/lpm_rom_irom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465991965577 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipelined_computer_original:PCO\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Instantiated megafunction \"pipelined_computer_original:PCO\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./source/pipe_instmem_adder.mif " "Parameter \"init_file\" = \"./source/pipe_instmem_adder.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965577 ""}  } { { "source/lpm_rom_irom.v" "" { Text "S:/DE2_pipelined_computer_IO/source/lpm_rom_irom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465991965577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d9d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d9d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d9d1 " "Found entity 1: altsyncram_d9d1" {  } { { "db/altsyncram_d9d1.tdf" "" { Text "S:/DE2_pipelined_computer_IO/db/altsyncram_d9d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465991965640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465991965640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d9d1 pipelined_computer_original:PCO\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_d9d1:auto_generated " "Elaborating entity \"altsyncram_d9d1\" for hierarchy \"pipelined_computer_original:PCO\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_d9d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeir pipelined_computer_original:PCO\|pipeir:inst_reg " "Elaborating entity \"pipeir\" for hierarchy \"pipelined_computer_original:PCO\|pipeir:inst_reg\"" {  } { { "source/pipelined_computer_original.v" "inst_reg" { Text "S:/DE2_pipelined_computer_IO/source/pipelined_computer_original.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeid pipelined_computer_original:PCO\|pipeid:id_stage " "Elaborating entity \"pipeid\" for hierarchy \"pipelined_computer_original:PCO\|pipeid:id_stage\"" {  } { { "source/pipelined_computer_original.v" "id_stage" { Text "S:/DE2_pipelined_computer_IO/source/pipelined_computer_original.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_cu pipelined_computer_original:PCO\|pipeid:id_stage\|pipe_cu:cu " "Elaborating entity \"pipe_cu\" for hierarchy \"pipelined_computer_original:PCO\|pipeid:id_stage\|pipe_cu:cu\"" {  } { { "source/pipeid.v" "cu" { Text "S:/DE2_pipelined_computer_IO/source/pipeid.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 pipelined_computer_original:PCO\|pipeid:id_stage\|mux2x5:reg_wn " "Elaborating entity \"mux2x5\" for hierarchy \"pipelined_computer_original:PCO\|pipeid:id_stage\|mux2x5:reg_wn\"" {  } { { "source/pipeid.v" "reg_wn" { Text "S:/DE2_pipelined_computer_IO/source/pipeid.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile pipelined_computer_original:PCO\|pipeid:id_stage\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"pipelined_computer_original:PCO\|pipeid:id_stage\|regfile:rf\"" {  } { { "source/pipeid.v" "rf" { Text "S:/DE2_pipelined_computer_IO/source/pipeid.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965687 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(14) " "Verilog HDL Always Construct warning at regfile.v(14): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "source/regfile.v" "" { Text "S:/DE2_pipelined_computer_IO/source/regfile.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465991965687 "|pipelined_computer|pipelined_computer_original:PCO|pipeid:id_stage|regfile:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipedereg pipelined_computer_original:PCO\|pipedereg:de_reg " "Elaborating entity \"pipedereg\" for hierarchy \"pipelined_computer_original:PCO\|pipedereg:de_reg\"" {  } { { "source/pipelined_computer_original.v" "de_reg" { Text "S:/DE2_pipelined_computer_IO/source/pipelined_computer_original.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeexe pipelined_computer_original:PCO\|pipeexe:exe_stage " "Elaborating entity \"pipeexe\" for hierarchy \"pipelined_computer_original:PCO\|pipeexe:exe_stage\"" {  } { { "source/pipelined_computer_original.v" "exe_stage" { Text "S:/DE2_pipelined_computer_IO/source/pipelined_computer_original.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 pipelined_computer_original:PCO\|pipeexe:exe_stage\|mux2x32:alu_a " "Elaborating entity \"mux2x32\" for hierarchy \"pipelined_computer_original:PCO\|pipeexe:exe_stage\|mux2x32:alu_a\"" {  } { { "source/pipeexe.v" "alu_a" { Text "S:/DE2_pipelined_computer_IO/source/pipeexe.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu pipelined_computer_original:PCO\|pipeexe:exe_stage\|alu:al_unit " "Elaborating entity \"alu\" for hierarchy \"pipelined_computer_original:PCO\|pipeexe:exe_stage\|alu:al_unit\"" {  } { { "source/pipeexe.v" "al_unit" { Text "S:/DE2_pipelined_computer_IO/source/pipeexe.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeemreg pipelined_computer_original:PCO\|pipeemreg:em_reg " "Elaborating entity \"pipeemreg\" for hierarchy \"pipelined_computer_original:PCO\|pipeemreg:em_reg\"" {  } { { "source/pipelined_computer_original.v" "em_reg" { Text "S:/DE2_pipelined_computer_IO/source/pipelined_computer_original.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipemem pipelined_computer_original:PCO\|pipemem:mem_stage " "Elaborating entity \"pipemem\" for hierarchy \"pipelined_computer_original:PCO\|pipemem:mem_stage\"" {  } { { "source/pipelined_computer_original.v" "mem_stage" { Text "S:/DE2_pipelined_computer_IO/source/pipelined_computer_original.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq_dram pipelined_computer_original:PCO\|pipemem:mem_stage\|lpm_ram_dq_dram:dram " "Elaborating entity \"lpm_ram_dq_dram\" for hierarchy \"pipelined_computer_original:PCO\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\"" {  } { { "source/pipemem.v" "dram" { Text "S:/DE2_pipelined_computer_IO/source/pipemem.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipelined_computer_original:PCO\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pipelined_computer_original:PCO\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_ram_dq_dram.v" "altsyncram_component" { Text "S:/DE2_pipelined_computer_IO/source/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipelined_computer_original:PCO\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pipelined_computer_original:PCO\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_ram_dq_dram.v" "" { Text "S:/DE2_pipelined_computer_IO/source/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465991965765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipelined_computer_original:PCO\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Instantiated megafunction \"pipelined_computer_original:PCO\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./source/pipe_datamem_adder.mif " "Parameter \"init_file\" = \"./source/pipe_datamem_adder.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965765 ""}  } { { "source/lpm_ram_dq_dram.v" "" { Text "S:/DE2_pipelined_computer_IO/source/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465991965765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qng1 " "Found entity 1: altsyncram_qng1" {  } { { "db/altsyncram_qng1.tdf" "" { Text "S:/DE2_pipelined_computer_IO/db/altsyncram_qng1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465991965827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465991965827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qng1 pipelined_computer_original:PCO\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_qng1:auto_generated " "Elaborating entity \"altsyncram_qng1\" for hierarchy \"pipelined_computer_original:PCO\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_qng1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_output_reg pipelined_computer_original:PCO\|pipemem:mem_stage\|io_output_reg:io_output_regx3 " "Elaborating entity \"io_output_reg\" for hierarchy \"pipelined_computer_original:PCO\|pipemem:mem_stage\|io_output_reg:io_output_regx3\"" {  } { { "source/pipemem.v" "io_output_regx3" { Text "S:/DE2_pipelined_computer_IO/source/pipemem.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_reg pipelined_computer_original:PCO\|pipemem:mem_stage\|io_input_reg:io_input_regx2 " "Elaborating entity \"io_input_reg\" for hierarchy \"pipelined_computer_original:PCO\|pipemem:mem_stage\|io_input_reg:io_input_regx2\"" {  } { { "source/pipemem.v" "io_input_regx2" { Text "S:/DE2_pipelined_computer_IO/source/pipemem.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_mux pipelined_computer_original:PCO\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32 " "Elaborating entity \"io_input_mux\" for hierarchy \"pipelined_computer_original:PCO\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\"" {  } { { "source/io_input_reg.v" "io_input_mux2x32" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965859 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "io_input_reg.v(30) " "Verilog HDL Case Statement warning at io_input_reg.v(30): incomplete case statement has no default case item" {  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1465991965859 "|pipelined_computer|pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y io_input_reg.v(30) " "Verilog HDL Always Construct warning at io_input_reg.v(30): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1465991965859 "|pipelined_computer|pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] io_input_reg.v(30) " "Inferred latch for \"y\[0\]\" at io_input_reg.v(30)" {  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465991965859 "|pipelined_computer|pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] io_input_reg.v(30) " "Inferred latch for \"y\[1\]\" at io_input_reg.v(30)" {  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465991965859 "|pipelined_computer|pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] io_input_reg.v(30) " "Inferred latch for \"y\[2\]\" at io_input_reg.v(30)" {  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465991965859 "|pipelined_computer|pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] io_input_reg.v(30) " "Inferred latch for \"y\[3\]\" at io_input_reg.v(30)" {  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465991965859 "|pipelined_computer|pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] io_input_reg.v(30) " "Inferred latch for \"y\[4\]\" at io_input_reg.v(30)" {  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465991965859 "|pipelined_computer|pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] io_input_reg.v(30) " "Inferred latch for \"y\[5\]\" at io_input_reg.v(30)" {  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465991965859 "|pipelined_computer|pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] io_input_reg.v(30) " "Inferred latch for \"y\[6\]\" at io_input_reg.v(30)" {  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465991965859 "|pipelined_computer|pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] io_input_reg.v(30) " "Inferred latch for \"y\[7\]\" at io_input_reg.v(30)" {  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465991965859 "|pipelined_computer|pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] io_input_reg.v(30) " "Inferred latch for \"y\[8\]\" at io_input_reg.v(30)" {  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465991965859 "|pipelined_computer|pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] io_input_reg.v(30) " "Inferred latch for \"y\[9\]\" at io_input_reg.v(30)" {  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465991965859 "|pipelined_computer|pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] io_input_reg.v(30) " "Inferred latch for \"y\[10\]\" at io_input_reg.v(30)" {  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465991965859 "|pipelined_computer|pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] io_input_reg.v(30) " "Inferred latch for \"y\[11\]\" at io_input_reg.v(30)" {  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465991965859 "|pipelined_computer|pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] io_input_reg.v(30) " "Inferred latch for \"y\[12\]\" at io_input_reg.v(30)" {  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465991965859 "|pipelined_computer|pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] io_input_reg.v(30) " "Inferred latch for \"y\[13\]\" at io_input_reg.v(30)" {  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465991965859 "|pipelined_computer|pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] io_input_reg.v(30) " "Inferred latch for \"y\[14\]\" at io_input_reg.v(30)" {  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465991965859 "|pipelined_computer|pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] io_input_reg.v(30) " "Inferred latch for \"y\[15\]\" at io_input_reg.v(30)" {  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465991965859 "|pipelined_computer|pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\] io_input_reg.v(30) " "Inferred latch for \"y\[16\]\" at io_input_reg.v(30)" {  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465991965859 "|pipelined_computer|pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\] io_input_reg.v(30) " "Inferred latch for \"y\[17\]\" at io_input_reg.v(30)" {  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465991965859 "|pipelined_computer|pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[18\] io_input_reg.v(30) " "Inferred latch for \"y\[18\]\" at io_input_reg.v(30)" {  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465991965859 "|pipelined_computer|pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[19\] io_input_reg.v(30) " "Inferred latch for \"y\[19\]\" at io_input_reg.v(30)" {  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465991965859 "|pipelined_computer|pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[20\] io_input_reg.v(30) " "Inferred latch for \"y\[20\]\" at io_input_reg.v(30)" {  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465991965859 "|pipelined_computer|pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[21\] io_input_reg.v(30) " "Inferred latch for \"y\[21\]\" at io_input_reg.v(30)" {  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465991965859 "|pipelined_computer|pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[22\] io_input_reg.v(30) " "Inferred latch for \"y\[22\]\" at io_input_reg.v(30)" {  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465991965859 "|pipelined_computer|pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[23\] io_input_reg.v(30) " "Inferred latch for \"y\[23\]\" at io_input_reg.v(30)" {  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465991965859 "|pipelined_computer|pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[24\] io_input_reg.v(30) " "Inferred latch for \"y\[24\]\" at io_input_reg.v(30)" {  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465991965859 "|pipelined_computer|pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[25\] io_input_reg.v(30) " "Inferred latch for \"y\[25\]\" at io_input_reg.v(30)" {  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465991965859 "|pipelined_computer|pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[26\] io_input_reg.v(30) " "Inferred latch for \"y\[26\]\" at io_input_reg.v(30)" {  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465991965859 "|pipelined_computer|pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[27\] io_input_reg.v(30) " "Inferred latch for \"y\[27\]\" at io_input_reg.v(30)" {  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465991965859 "|pipelined_computer|pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[28\] io_input_reg.v(30) " "Inferred latch for \"y\[28\]\" at io_input_reg.v(30)" {  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465991965859 "|pipelined_computer|pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[29\] io_input_reg.v(30) " "Inferred latch for \"y\[29\]\" at io_input_reg.v(30)" {  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465991965859 "|pipelined_computer|pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[30\] io_input_reg.v(30) " "Inferred latch for \"y\[30\]\" at io_input_reg.v(30)" {  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465991965859 "|pipelined_computer|pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[31\] io_input_reg.v(30) " "Inferred latch for \"y\[31\]\" at io_input_reg.v(30)" {  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465991965859 "|pipelined_computer|pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipemwreg pipelined_computer_original:PCO\|pipemwreg:mw_reg " "Elaborating entity \"pipemwreg\" for hierarchy \"pipelined_computer_original:PCO\|pipemwreg:mw_reg\"" {  } { { "source/pipelined_computer_original.v" "mw_reg" { Text "S:/DE2_pipelined_computer_IO/source/pipelined_computer_original.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991965859 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "binary_to_decimal:num0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"binary_to_decimal:num0\|Div0\"" {  } { { "source/binary_to_decimal.v" "Div0" { Text "S:/DE2_pipelined_computer_IO/source/binary_to_decimal.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465991968859 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "binary_to_decimal:num0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"binary_to_decimal:num0\|Mod0\"" {  } { { "source/binary_to_decimal.v" "Mod0" { Text "S:/DE2_pipelined_computer_IO/source/binary_to_decimal.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465991968859 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "binary_to_decimal:num1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"binary_to_decimal:num1\|Div0\"" {  } { { "source/binary_to_decimal.v" "Div0" { Text "S:/DE2_pipelined_computer_IO/source/binary_to_decimal.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465991968859 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "binary_to_decimal:num1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"binary_to_decimal:num1\|Mod0\"" {  } { { "source/binary_to_decimal.v" "Mod0" { Text "S:/DE2_pipelined_computer_IO/source/binary_to_decimal.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465991968859 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "binary_to_decimal:num2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"binary_to_decimal:num2\|Div0\"" {  } { { "source/binary_to_decimal.v" "Div0" { Text "S:/DE2_pipelined_computer_IO/source/binary_to_decimal.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465991968859 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "binary_to_decimal:num2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"binary_to_decimal:num2\|Mod0\"" {  } { { "source/binary_to_decimal.v" "Mod0" { Text "S:/DE2_pipelined_computer_IO/source/binary_to_decimal.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465991968859 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1465991968859 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "binary_to_decimal:num0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"binary_to_decimal:num0\|lpm_divide:Div0\"" {  } { { "source/binary_to_decimal.v" "" { Text "S:/DE2_pipelined_computer_IO/source/binary_to_decimal.v" 7 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465991968937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "binary_to_decimal:num0\|lpm_divide:Div0 " "Instantiated megafunction \"binary_to_decimal:num0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991968937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991968937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991968937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991968937 ""}  } { { "source/binary_to_decimal.v" "" { Text "S:/DE2_pipelined_computer_IO/source/binary_to_decimal.v" 7 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465991968937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_eem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_eem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_eem " "Found entity 1: lpm_divide_eem" {  } { { "db/lpm_divide_eem.tdf" "" { Text "S:/DE2_pipelined_computer_IO/db/lpm_divide_eem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465991969015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465991969015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "S:/DE2_pipelined_computer_IO/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465991969046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465991969046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "S:/DE2_pipelined_computer_IO/db/alt_u_div_i2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465991969124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465991969124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "S:/DE2_pipelined_computer_IO/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465991969234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465991969234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "S:/DE2_pipelined_computer_IO/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465991969312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465991969312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "binary_to_decimal:num0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"binary_to_decimal:num0\|lpm_divide:Mod0\"" {  } { { "source/binary_to_decimal.v" "" { Text "S:/DE2_pipelined_computer_IO/source/binary_to_decimal.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465991969327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "binary_to_decimal:num0\|lpm_divide:Mod0 " "Instantiated megafunction \"binary_to_decimal:num0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991969327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991969327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991969327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465991969327 ""}  } { { "source/binary_to_decimal.v" "" { Text "S:/DE2_pipelined_computer_IO/source/binary_to_decimal.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465991969327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h6m " "Found entity 1: lpm_divide_h6m" {  } { { "db/lpm_divide_h6m.tdf" "" { Text "S:/DE2_pipelined_computer_IO/db/lpm_divide_h6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465991969406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465991969406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer_original:PCO\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\|y\[0\] " "Latch pipelined_computer_original:PCO\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer_original:PCO\|pipeemreg:em_reg\|malu\[7\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer_original:PCO\|pipeemreg:em_reg\|malu\[7\]" {  } { { "source/pipeemreg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/pipeemreg.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465991970640 ""}  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465991970640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer_original:PCO\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\|y\[4\] " "Latch pipelined_computer_original:PCO\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\|y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer_original:PCO\|pipeemreg:em_reg\|malu\[7\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer_original:PCO\|pipeemreg:em_reg\|malu\[7\]" {  } { { "source/pipeemreg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/pipeemreg.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465991970640 ""}  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465991970640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer_original:PCO\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\|y\[1\] " "Latch pipelined_computer_original:PCO\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer_original:PCO\|pipeemreg:em_reg\|malu\[7\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer_original:PCO\|pipeemreg:em_reg\|malu\[7\]" {  } { { "source/pipeemreg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/pipeemreg.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465991970640 ""}  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465991970640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer_original:PCO\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\|y\[3\] " "Latch pipelined_computer_original:PCO\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\|y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer_original:PCO\|pipeemreg:em_reg\|malu\[7\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer_original:PCO\|pipeemreg:em_reg\|malu\[7\]" {  } { { "source/pipeemreg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/pipeemreg.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465991970640 ""}  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465991970640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer_original:PCO\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\|y\[2\] " "Latch pipelined_computer_original:PCO\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer_original:PCO\|pipeemreg:em_reg\|malu\[7\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer_original:PCO\|pipeemreg:em_reg\|malu\[7\]" {  } { { "source/pipeemreg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/pipeemreg.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1465991970640 ""}  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1465991970640 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1465991977281 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465991977281 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6385 " "Implemented 6385 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1465991977687 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1465991977687 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6267 " "Implemented 6267 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1465991977687 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1465991977687 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1465991977687 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "519 " "Peak virtual memory: 519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465991977718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 19:59:37 2016 " "Processing ended: Wed Jun 15 19:59:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465991977718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465991977718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465991977718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465991977718 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465991979062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465991979062 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 19:59:38 2016 " "Processing started: Wed Jun 15 19:59:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465991979062 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1465991979062 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pipelined_computer -c pipelined_computer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pipelined_computer -c pipelined_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1465991979062 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1465991979218 ""}
{ "Info" "0" "" "Project  = pipelined_computer" {  } {  } 0 0 "Project  = pipelined_computer" 0 0 "Fitter" 0 0 1465991979234 ""}
{ "Info" "0" "" "Revision = pipelined_computer" {  } {  } 0 0 "Revision = pipelined_computer" 0 0 "Fitter" 0 0 1465991979234 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1465991979515 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pipelined_computer EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"pipelined_computer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1465991979577 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1465991979609 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1465991979609 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1465991979749 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1465991979765 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1465991980374 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1465991980374 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1465991980374 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/DE2_pipelined_computer_IO/" { { 0 { 0 ""} 0 10344 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465991980390 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/DE2_pipelined_computer_IO/" { { 0 { 0 ""} 0 10345 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465991980390 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/DE2_pipelined_computer_IO/" { { 0 { 0 ""} 0 10346 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465991980390 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1465991980390 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1465991980406 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1465991981062 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pipelined_computer.sdc " "Synopsys Design Constraints File file not found: 'pipelined_computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1465991981062 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1465991981062 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1465991981124 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465991981406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipelined_computer_original:PCO\|pipeemreg:em_reg\|malu\[7\] " "Destination node pipelined_computer_original:PCO\|pipeemreg:em_reg\|malu\[7\]" {  } { { "source/pipeemreg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/pipeemreg.v" 23 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipelined_computer_original:PCO|pipeemreg:em_reg|malu[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/DE2_pipelined_computer_IO/" { { 0 { 0 ""} 0 433 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465991981406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipelined_computer_original:PCO\|pipeemreg:em_reg\|malu\[5\] " "Destination node pipelined_computer_original:PCO\|pipeemreg:em_reg\|malu\[5\]" {  } { { "source/pipeemreg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/pipeemreg.v" 23 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipelined_computer_original:PCO|pipeemreg:em_reg|malu[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/DE2_pipelined_computer_IO/" { { 0 { 0 ""} 0 435 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465991981406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipelined_computer_original:PCO\|pipeemreg:em_reg\|malu\[4\] " "Destination node pipelined_computer_original:PCO\|pipeemreg:em_reg\|malu\[4\]" {  } { { "source/pipeemreg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/pipeemreg.v" 23 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipelined_computer_original:PCO|pipeemreg:em_reg|malu[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/DE2_pipelined_computer_IO/" { { 0 { 0 ""} 0 436 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465991981406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipelined_computer_original:PCO\|pipeemreg:em_reg\|malu\[6\] " "Destination node pipelined_computer_original:PCO\|pipeemreg:em_reg\|malu\[6\]" {  } { { "source/pipeemreg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/pipeemreg.v" 23 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipelined_computer_original:PCO|pipeemreg:em_reg|malu[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/DE2_pipelined_computer_IO/" { { 0 { 0 ""} 0 434 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465991981406 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1465991981406 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clock } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "source/pipelined_computer.v" "" { Text "S:/DE2_pipelined_computer_IO/source/pipelined_computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/DE2_pipelined_computer_IO/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465991981406 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pipelined_computer_original:PCO\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\|Equal1~1  " "Automatically promoted node pipelined_computer_original:PCO\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\|Equal1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465991981406 ""}  } { { "source/io_input_reg.v" "" { Text "S:/DE2_pipelined_computer_IO/source/io_input_reg.v" 32 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipelined_computer_original:PCO|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32|Equal1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "S:/DE2_pipelined_computer_IO/" { { 0 { 0 ""} 0 9117 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465991981406 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1465991982046 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1465991982046 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1465991982046 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1465991982062 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1465991982062 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1465991982062 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1465991982062 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1465991982078 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1465991982296 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1465991982296 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1465991982296 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465991982390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1465991984281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465991988046 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1465991988078 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1465992001984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465992001984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1465992002703 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "S:/DE2_pipelined_computer_IO/" { { 1 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1465992008640 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1465992008640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465992015172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1465992015172 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1465992015172 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.53 " "Total time spent on timing analysis during the Fitter is 4.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1465992015328 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1465992015343 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "42 " "Found 42 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit0_high\[0\] 0 " "Pin \"out_digit0_high\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit0_high\[1\] 0 " "Pin \"out_digit0_high\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit0_high\[2\] 0 " "Pin \"out_digit0_high\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit0_high\[3\] 0 " "Pin \"out_digit0_high\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit0_high\[4\] 0 " "Pin \"out_digit0_high\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit0_high\[5\] 0 " "Pin \"out_digit0_high\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit0_high\[6\] 0 " "Pin \"out_digit0_high\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit0_low\[0\] 0 " "Pin \"out_digit0_low\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit0_low\[1\] 0 " "Pin \"out_digit0_low\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit0_low\[2\] 0 " "Pin \"out_digit0_low\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit0_low\[3\] 0 " "Pin \"out_digit0_low\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit0_low\[4\] 0 " "Pin \"out_digit0_low\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit0_low\[5\] 0 " "Pin \"out_digit0_low\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit0_low\[6\] 0 " "Pin \"out_digit0_low\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit1_high\[0\] 0 " "Pin \"out_digit1_high\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit1_high\[1\] 0 " "Pin \"out_digit1_high\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit1_high\[2\] 0 " "Pin \"out_digit1_high\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit1_high\[3\] 0 " "Pin \"out_digit1_high\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit1_high\[4\] 0 " "Pin \"out_digit1_high\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit1_high\[5\] 0 " "Pin \"out_digit1_high\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit1_high\[6\] 0 " "Pin \"out_digit1_high\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit1_low\[0\] 0 " "Pin \"out_digit1_low\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit1_low\[1\] 0 " "Pin \"out_digit1_low\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit1_low\[2\] 0 " "Pin \"out_digit1_low\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit1_low\[3\] 0 " "Pin \"out_digit1_low\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit1_low\[4\] 0 " "Pin \"out_digit1_low\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit1_low\[5\] 0 " "Pin \"out_digit1_low\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit1_low\[6\] 0 " "Pin \"out_digit1_low\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit2_high\[0\] 0 " "Pin \"out_digit2_high\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit2_high\[1\] 0 " "Pin \"out_digit2_high\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit2_high\[2\] 0 " "Pin \"out_digit2_high\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit2_high\[3\] 0 " "Pin \"out_digit2_high\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit2_high\[4\] 0 " "Pin \"out_digit2_high\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit2_high\[5\] 0 " "Pin \"out_digit2_high\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit2_high\[6\] 0 " "Pin \"out_digit2_high\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit2_low\[0\] 0 " "Pin \"out_digit2_low\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit2_low\[1\] 0 " "Pin \"out_digit2_low\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit2_low\[2\] 0 " "Pin \"out_digit2_low\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit2_low\[3\] 0 " "Pin \"out_digit2_low\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit2_low\[4\] 0 " "Pin \"out_digit2_low\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit2_low\[5\] 0 " "Pin \"out_digit2_low\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_digit2_low\[6\] 0 " "Pin \"out_digit2_low\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1465992015468 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1465992015468 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1465992016640 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1465992016906 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1465992018234 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465992018718 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1465992018797 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1465992018953 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "S:/DE2_pipelined_computer_IO/output_files/pipelined_computer.fit.smsg " "Generated suppressed messages file S:/DE2_pipelined_computer_IO/output_files/pipelined_computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1465992019609 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "724 " "Peak virtual memory: 724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465992020828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 20:00:20 2016 " "Processing ended: Wed Jun 15 20:00:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465992020828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465992020828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465992020828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1465992020828 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1465992021828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465992021828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 20:00:21 2016 " "Processing started: Wed Jun 15 20:00:21 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465992021828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1465992021828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pipelined_computer -c pipelined_computer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pipelined_computer -c pipelined_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1465992021828 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1465992023578 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1465992023640 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "437 " "Peak virtual memory: 437 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465992024234 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 20:00:24 2016 " "Processing ended: Wed Jun 15 20:00:24 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465992024234 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465992024234 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465992024234 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1465992024234 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1465992024906 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1465992025718 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465992025718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 20:00:25 2016 " "Processing started: Wed Jun 15 20:00:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465992025718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465992025718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pipelined_computer -c pipelined_computer " "Command: quartus_sta pipelined_computer -c pipelined_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465992025718 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1465992025937 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1465992026203 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1465992026234 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1465992026234 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1465992026578 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pipelined_computer.sdc " "Synopsys Design Constraints File file not found: 'pipelined_computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1465992026640 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1465992026640 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1465992026656 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pipelined_computer_original:PCO\|pipeemreg:em_reg\|malu\[3\] pipelined_computer_original:PCO\|pipeemreg:em_reg\|malu\[3\] " "create_clock -period 1.000 -name pipelined_computer_original:PCO\|pipeemreg:em_reg\|malu\[3\] pipelined_computer_original:PCO\|pipeemreg:em_reg\|malu\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1465992026656 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1465992026656 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1465992026703 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1465992026703 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1465992026765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.749 " "Worst-case setup slack is -17.749" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465992026765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465992026765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.749     -7119.287 clock  " "  -17.749     -7119.287 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465992026765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422         0.000 pipelined_computer_original:PCO\|pipeemreg:em_reg\|malu\[3\]  " "    0.422         0.000 pipelined_computer_original:PCO\|pipeemreg:em_reg\|malu\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465992026765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465992026765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.256 " "Worst-case hold slack is -2.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465992026781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465992026781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.256       -17.495 clock  " "   -2.256       -17.495 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465992026781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.947        -4.189 pipelined_computer_original:PCO\|pipeemreg:em_reg\|malu\[3\]  " "   -0.947        -4.189 pipelined_computer_original:PCO\|pipeemreg:em_reg\|malu\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465992026781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465992026781 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465992026781 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465992026797 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465992026797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465992026797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000     -1787.456 clock  " "   -2.000     -1787.456 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465992026797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 pipelined_computer_original:PCO\|pipeemreg:em_reg\|malu\[3\]  " "    0.500         0.000 pipelined_computer_original:PCO\|pipeemreg:em_reg\|malu\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465992026797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465992026797 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1465992026968 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1465992026968 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1465992027140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.418 " "Worst-case setup slack is -7.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465992027140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465992027140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.418     -2887.770 clock  " "   -7.418     -2887.770 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465992027140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 pipelined_computer_original:PCO\|pipeemreg:em_reg\|malu\[3\]  " "    0.401         0.000 pipelined_computer_original:PCO\|pipeemreg:em_reg\|malu\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465992027140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465992027140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.499 " "Worst-case hold slack is -1.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465992027156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465992027156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.499       -75.582 clock  " "   -1.499       -75.582 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465992027156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.324        -1.007 pipelined_computer_original:PCO\|pipeemreg:em_reg\|malu\[3\]  " "   -0.324        -1.007 pipelined_computer_original:PCO\|pipeemreg:em_reg\|malu\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465992027156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465992027156 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465992027156 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465992027172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465992027172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465992027172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000     -1787.456 clock  " "   -2.000     -1787.456 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465992027172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 pipelined_computer_original:PCO\|pipeemreg:em_reg\|malu\[3\]  " "    0.500         0.000 pipelined_computer_original:PCO\|pipeemreg:em_reg\|malu\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465992027172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465992027172 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1465992027312 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1465992027359 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1465992027359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "474 " "Peak virtual memory: 474 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465992027515 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 20:00:27 2016 " "Processing ended: Wed Jun 15 20:00:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465992027515 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465992027515 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465992027515 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465992027515 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465992028547 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465992028547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 20:00:28 2016 " "Processing started: Wed Jun 15 20:00:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465992028547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465992028547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pipelined_computer -c pipelined_computer " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pipelined_computer -c pipelined_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465992028547 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "pipelined_computer.vho\", \"pipelined_computer_fast.vho pipelined_computer_vhd.sdo pipelined_computer_vhd_fast.sdo S:/DE2_pipelined_computer_IO/simulation/modelsim/ simulation " "Generated files \"pipelined_computer.vho\", \"pipelined_computer_fast.vho\", \"pipelined_computer_vhd.sdo\" and \"pipelined_computer_vhd_fast.sdo\" in directory \"S:/DE2_pipelined_computer_IO/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1465992031562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "434 " "Peak virtual memory: 434 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465992031687 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 20:00:31 2016 " "Processing ended: Wed Jun 15 20:00:31 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465992031687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465992031687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465992031687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465992031687 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus II Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465992032344 ""}
