INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/RockWave/HDL_SIM/CORE/_top/top_zedboard_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_zedboard_tb
