Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2_AR000036317 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Dec 15 21:06:40 2025
| Host         : DESKTOP-4FM5FN0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CU_control_sets_placed.rpt
| Design       : CU
| Device       : xcu280
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             944 |          169 |
| No           | No                    | Yes                    |             481 |          133 |
| No           | Yes                   | No                     |             308 |           60 |
| Yes          | No                    | No                     |              48 |           17 |
| Yes          | No                    | Yes                    |              33 |            3 |
| Yes          | Yes                   | No                     |             194 |           75 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+--------------------------------------------------+---------------------------+------------------+----------------+--------------+
|          Clock Signal          |                   Enable Signal                  |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+--------------------------------------------------+---------------------------+------------------+----------------+--------------+
|  pe/mux_lat_sel_reg[4]_i_2_n_0 |                                                  |                           |                1 |              1 |         1.00 |
|  pe/mux_lat_sel_reg[2]_i_2_n_0 |                                                  |                           |                1 |              1 |         1.00 |
|  pe/mux_lat_sel_mu_reg_i_2_n_0 |                                                  |                           |                1 |              1 |         1.00 |
|  clk                           | Buffer_unit/fifo_control_unit/rd_ptr_reg[3]_0[0] | rstn                      |                1 |              4 |         4.00 |
|  clk                           | Buffer_unit/fifo_control_unit/E[0]               | rstn                      |                1 |              4 |         4.00 |
|  clk                           | pipe_valid_mm/p_0_in                             | rstn                      |                1 |             12 |        12.00 |
|  clk                           | pipe_valid_mm_in_mma/valid_pipe[12]_i_1_n_0      | rstn                      |                1 |             13 |        13.00 |
|  clk                           |                                                  | pipe_valid_mm_in_mma/Q[0] |               17 |             48 |         2.82 |
|  clk                           | Buffer_unit/fifo_control_unit/E[0]               |                           |               17 |             48 |         2.82 |
|  clk                           | Coeff_ld                                         | r_mu/SR[0]                |               22 |             48 |         2.18 |
|  clk                           | Param_ld                                         | r_mu/SR[0]                |               18 |             48 |         2.67 |
|  clk                           | q_ld                                             | r_mu/SR[0]                |               18 |             48 |         2.67 |
|  clk                           | mu_ld                                            | r_mu/SR[0]                |               18 |             50 |         2.78 |
|  clk                           | Buffer_unit/fifo_control_unit/rd_ptr_reg[3]_0[0] |                           |                4 |             56 |        14.00 |
|  clk                           |                                                  | rstn                      |              162 |            741 |         4.57 |
|  clk                           |                                                  |                           |              189 |           1279 |         6.77 |
+--------------------------------+--------------------------------------------------+---------------------------+------------------+----------------+--------------+


