$date
	Sat Sep  5 16:35:08 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DECODE_TEST $end
$scope module decode_inst $end
$var wire 1 ! CLK_DC $end
$var wire 15 " PROM_OUT [14:0] $end
$var reg 4 # OP_CODE [3:0] $end
$var reg 8 $ OP_DATA [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
bx #
bx "
0!
$end
#5
1!
#10
0!
b100100000000000 "
#15
b0 $
b1001 #
1!
#20
0!
b100000000000000 "
#25
b1000 #
1!
#30
0!
b100100100000000 "
#35
b1001 #
1!
#40
0!
b100000100000000 "
#45
b1000 #
1!
#50
0!
b100101000000000 "
#55
b1001 #
1!
#60
0!
b100001000000000 "
#65
b1000 #
1!
#70
0!
b100101100000000 "
#75
b1001 #
1!
#80
0!
b100001100000000 "
#85
b1000 #
1!
#90
0!
b101000100000 "
#95
b100000 $
b1 #
1!
#100
0!
b100001000000 "
#105
b1000000 $
1!
#110
0!
b111000001000000 "
#115
b1110 #
1!
#120
0!
b101001001100000 "
#125
b1100000 $
b1010 #
1!
#130
0!
b101100000001110 "
#135
b1110 $
b1011 #
1!
#140
0!
b110000000001000 "
#145
b1000 $
b1100 #
1!
#150
0!
b111100000000000 "
#155
b0 $
b1111 #
1!
#160
0!
b100100000000000 "
#165
b1001 #
1!
#170
0!
