#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x12ef677a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12ef645d0 .scope module, "JR_tb" "JR_tb" 3 9;
 .timescale 0 0;
v0x12ef7a980_0 .net "active", 0 0, v0x12ef78ee0_0;  1 drivers
v0x12ef7aa10_0 .var "clk", 0 0;
v0x12ef7aaa0_0 .var "clk_enable", 0 0;
v0x12ef7ab30_0 .net "data_address", 31 0, L_0x12ef80310;  1 drivers
v0x12ef7abc0_0 .net "data_read", 0 0, v0x12ef799a0_0;  1 drivers
v0x12ef7ac90_0 .var "data_readdata", 31 0;
v0x12ef7ad20_0 .net "data_write", 0 0, v0x12ef79ad0_0;  1 drivers
v0x12ef7add0_0 .net "data_writedata", 31 0, v0x12ef79b70_0;  1 drivers
v0x12ef7ae80_0 .net "instr_address", 31 0, L_0x12ef81560;  1 drivers
v0x12ef7afb0_0 .var "instr_readdata", 31 0;
v0x12ef7b040_0 .net "register_v0", 31 0, v0x12ef7a8f0_0;  1 drivers
v0x12ef7b0d0_0 .var "reset", 0 0;
S_0x12ef4dd40 .scope module, "dut" "mips_cpu_harvard" 3 66, 4 1 0, S_0x12ef645d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x12ef7f770 .functor BUFZ 1, L_0x12ef7d380, C4<0>, C4<0>, C4<0>;
L_0x12ef7fed0 .functor BUFZ 32, L_0x12ef7f9e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12ef80310 .functor BUFZ 32, v0x12ef731d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12ef80b90 .functor OR 1, L_0x12ef807f0, L_0x12ef80ab0, C4<0>, C4<0>;
L_0x12ef81380 .functor OR 1, L_0x12ef81110, L_0x12ef80f30, C4<0>, C4<0>;
L_0x12ef81470 .functor AND 1, L_0x12ef80df0, L_0x12ef81380, C4<1>, C4<1>;
L_0x12ef81560 .functor BUFZ 32, v0x12ef76580_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x130078208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ef77cc0_0 .net/2u *"_ivl_20", 15 0, L_0x130078208;  1 drivers
v0x12ef77d50_0 .net *"_ivl_23", 15 0, L_0x12ef7ff80;  1 drivers
L_0x130078298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12ef77de0_0 .net/2u *"_ivl_30", 31 0, L_0x130078298;  1 drivers
v0x12ef77e70_0 .net *"_ivl_34", 31 0, L_0x12ef806a0;  1 drivers
L_0x1300782e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ef77f00_0 .net *"_ivl_37", 25 0, L_0x1300782e0;  1 drivers
L_0x130078328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12ef77fb0_0 .net/2u *"_ivl_38", 31 0, L_0x130078328;  1 drivers
v0x12ef78060_0 .net *"_ivl_40", 0 0, L_0x12ef807f0;  1 drivers
v0x12ef78100_0 .net *"_ivl_42", 31 0, L_0x12ef808d0;  1 drivers
L_0x130078370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ef781b0_0 .net *"_ivl_45", 25 0, L_0x130078370;  1 drivers
L_0x1300783b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12ef782c0_0 .net/2u *"_ivl_46", 31 0, L_0x1300783b8;  1 drivers
v0x12ef78370_0 .net *"_ivl_48", 0 0, L_0x12ef80ab0;  1 drivers
v0x12ef78410_0 .net *"_ivl_52", 31 0, L_0x12ef80c80;  1 drivers
L_0x130078400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ef784c0_0 .net *"_ivl_55", 25 0, L_0x130078400;  1 drivers
L_0x130078448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ef78570_0 .net/2u *"_ivl_56", 31 0, L_0x130078448;  1 drivers
v0x12ef78620_0 .net *"_ivl_58", 0 0, L_0x12ef80df0;  1 drivers
v0x12ef786c0_0 .net *"_ivl_60", 31 0, L_0x12ef80e90;  1 drivers
L_0x130078490 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ef78770_0 .net *"_ivl_63", 25 0, L_0x130078490;  1 drivers
L_0x1300784d8 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x12ef78900_0 .net/2u *"_ivl_64", 31 0, L_0x1300784d8;  1 drivers
v0x12ef78990_0 .net *"_ivl_66", 0 0, L_0x12ef81110;  1 drivers
v0x12ef78a30_0 .net *"_ivl_68", 31 0, L_0x12ef811b0;  1 drivers
v0x12ef78ae0_0 .net *"_ivl_7", 4 0, L_0x12ef7f3b0;  1 drivers
L_0x130078520 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ef78b90_0 .net *"_ivl_71", 25 0, L_0x130078520;  1 drivers
L_0x130078568 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x12ef78c40_0 .net/2u *"_ivl_72", 31 0, L_0x130078568;  1 drivers
v0x12ef78cf0_0 .net *"_ivl_74", 0 0, L_0x12ef80f30;  1 drivers
v0x12ef78d90_0 .net *"_ivl_77", 0 0, L_0x12ef81380;  1 drivers
v0x12ef78e30_0 .net *"_ivl_9", 4 0, L_0x12ef7f450;  1 drivers
v0x12ef78ee0_0 .var "active", 0 0;
v0x12ef78f80_0 .net "alu_control_out", 3 0, v0x12ef73620_0;  1 drivers
v0x12ef79060_0 .net "alu_fcode", 5 0, L_0x12ef7fdf0;  1 drivers
v0x12ef790f0_0 .net "alu_op", 1 0, L_0x12ef7ea20;  1 drivers
v0x12ef79180_0 .net "alu_op1", 31 0, L_0x12ef7fed0;  1 drivers
v0x12ef79210_0 .net "alu_op2", 31 0, L_0x12ef80210;  1 drivers
v0x12ef792a0_0 .net "alu_out", 31 0, v0x12ef731d0_0;  1 drivers
v0x12ef78820_0 .net "alu_src", 0 0, L_0x12ef7ccb0;  1 drivers
v0x12ef79530_0 .net "alu_z_flag", 0 0, L_0x12ef80440;  1 drivers
v0x12ef795c0_0 .net "branch", 0 0, L_0x12ef7e420;  1 drivers
v0x12ef79670_0 .net "clk", 0 0, v0x12ef7aa10_0;  1 drivers
v0x12ef79740_0 .net "clk_enable", 0 0, v0x12ef7aaa0_0;  1 drivers
v0x12ef797d0_0 .net "curr_addr", 31 0, v0x12ef76580_0;  1 drivers
v0x12ef79880_0 .net "curr_addr_p4", 31 0, L_0x12ef80560;  1 drivers
v0x12ef79910_0 .net "data_address", 31 0, L_0x12ef80310;  alias, 1 drivers
v0x12ef799a0_0 .var "data_read", 0 0;
v0x12ef79a30_0 .net "data_readdata", 31 0, v0x12ef7ac90_0;  1 drivers
v0x12ef79ad0_0 .var "data_write", 0 0;
v0x12ef79b70_0 .var "data_writedata", 31 0;
v0x12ef79c20_0 .net "instr_address", 31 0, L_0x12ef81560;  alias, 1 drivers
v0x12ef79cd0_0 .net "instr_opcode", 5 0, L_0x12ef7c020;  1 drivers
v0x12ef79d90_0 .net "instr_readdata", 31 0, v0x12ef7afb0_0;  1 drivers
v0x12ef79e30_0 .net "j_type", 0 0, L_0x12ef80b90;  1 drivers
v0x12ef79ed0_0 .net "jr_type", 0 0, L_0x12ef81470;  1 drivers
v0x12ef79f70_0 .net "mem_read", 0 0, L_0x12ef7d8f0;  1 drivers
v0x12ef7a020_0 .net "mem_to_reg", 0 0, L_0x12ef7cf50;  1 drivers
v0x12ef7a0d0_0 .net "mem_write", 0 0, L_0x12ef7de90;  1 drivers
v0x12ef7a180_0 .var "next_instr_addr", 31 0;
v0x12ef7a210_0 .net "offset", 31 0, L_0x12ef80170;  1 drivers
v0x12ef7a2b0_0 .net "reg_a_read_data", 31 0, L_0x12ef7f9e0;  1 drivers
v0x12ef7a370_0 .net "reg_a_read_index", 4 0, L_0x12ef7f290;  1 drivers
v0x12ef7a420_0 .net "reg_b_read_data", 31 0, L_0x12ef7fc90;  1 drivers
v0x12ef7a4d0_0 .net "reg_b_read_index", 4 0, L_0x12ef7ed90;  1 drivers
v0x12ef7a580_0 .net "reg_dst", 0 0, L_0x12ef7c820;  1 drivers
v0x12ef7a630_0 .net "reg_write", 0 0, L_0x12ef7d380;  1 drivers
v0x12ef7a6e0_0 .net "reg_write_data", 31 0, L_0x12ef7f610;  1 drivers
v0x12ef7a790_0 .net "reg_write_enable", 0 0, L_0x12ef7f770;  1 drivers
v0x12ef7a840_0 .net "reg_write_index", 4 0, L_0x12ef7f4f0;  1 drivers
v0x12ef7a8f0_0 .var "register_v0", 31 0;
v0x12ef79330_0 .net "reset", 0 0, v0x12ef7b0d0_0;  1 drivers
E_0x12ef5f380/0 .event edge, v0x12ef75b20_0, v0x12ef732c0_0, v0x12ef79880_0, v0x12ef7a210_0;
E_0x12ef5f380/1 .event edge, v0x12ef79e30_0, v0x12ef79d90_0, v0x12ef79ed0_0, v0x12ef770c0_0;
E_0x12ef5f380 .event/or E_0x12ef5f380/0, E_0x12ef5f380/1;
L_0x12ef7c020 .part v0x12ef7afb0_0, 26, 6;
L_0x12ef7f290 .part v0x12ef7afb0_0, 21, 5;
L_0x12ef7ed90 .part v0x12ef7afb0_0, 16, 5;
L_0x12ef7f3b0 .part v0x12ef7afb0_0, 11, 5;
L_0x12ef7f450 .part v0x12ef7afb0_0, 16, 5;
L_0x12ef7f4f0 .functor MUXZ 5, L_0x12ef7f450, L_0x12ef7f3b0, L_0x12ef7c820, C4<>;
L_0x12ef7f610 .functor MUXZ 32, v0x12ef731d0_0, v0x12ef7ac90_0, L_0x12ef7cf50, C4<>;
L_0x12ef7fdf0 .part v0x12ef7afb0_0, 0, 6;
L_0x12ef7ff80 .part v0x12ef7afb0_0, 0, 16;
L_0x12ef80170 .concat [ 16 16 0 0], L_0x12ef7ff80, L_0x130078208;
L_0x12ef80210 .functor MUXZ 32, L_0x12ef7fc90, L_0x12ef80170, L_0x12ef7ccb0, C4<>;
L_0x12ef80560 .arith/sum 32, v0x12ef76580_0, L_0x130078298;
L_0x12ef806a0 .concat [ 6 26 0 0], L_0x12ef7c020, L_0x1300782e0;
L_0x12ef807f0 .cmp/eq 32, L_0x12ef806a0, L_0x130078328;
L_0x12ef808d0 .concat [ 6 26 0 0], L_0x12ef7c020, L_0x130078370;
L_0x12ef80ab0 .cmp/eq 32, L_0x12ef808d0, L_0x1300783b8;
L_0x12ef80c80 .concat [ 6 26 0 0], L_0x12ef7c020, L_0x130078400;
L_0x12ef80df0 .cmp/eq 32, L_0x12ef80c80, L_0x130078448;
L_0x12ef80e90 .concat [ 6 26 0 0], L_0x12ef7fdf0, L_0x130078490;
L_0x12ef81110 .cmp/eq 32, L_0x12ef80e90, L_0x1300784d8;
L_0x12ef811b0 .concat [ 6 26 0 0], L_0x12ef7fdf0, L_0x130078520;
L_0x12ef80f30 .cmp/eq 32, L_0x12ef811b0, L_0x130078568;
S_0x12ef64260 .scope module, "cpu_alu" "alu" 4 106, 5 1 0, S_0x12ef4dd40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x130078250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ef10ba0_0 .net/2u *"_ivl_0", 31 0, L_0x130078250;  1 drivers
v0x12ef72fb0_0 .net "control", 3 0, v0x12ef73620_0;  alias, 1 drivers
v0x12ef73060_0 .net "op1", 31 0, L_0x12ef7fed0;  alias, 1 drivers
v0x12ef73120_0 .net "op2", 31 0, L_0x12ef80210;  alias, 1 drivers
v0x12ef731d0_0 .var "result", 31 0;
v0x12ef732c0_0 .net "z_flag", 0 0, L_0x12ef80440;  alias, 1 drivers
E_0x12ef5cd00 .event edge, v0x12ef73120_0, v0x12ef73060_0, v0x12ef72fb0_0;
L_0x12ef80440 .cmp/eq 32, v0x12ef731d0_0, L_0x130078250;
S_0x12ef733e0 .scope module, "cpu_alu_control" "alu_control" 4 91, 6 1 0, S_0x12ef4dd40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x12ef73620_0 .var "alu_control_out", 3 0;
v0x12ef736e0_0 .net "alu_fcode", 5 0, L_0x12ef7fdf0;  alias, 1 drivers
v0x12ef73780_0 .net "alu_opcode", 1 0, L_0x12ef7ea20;  alias, 1 drivers
E_0x12ef735f0 .event edge, v0x12ef73780_0, v0x12ef736e0_0;
S_0x12ef73890 .scope module, "cpu_control" "control" 4 35, 7 1 0, S_0x12ef4dd40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x12ef7c820 .functor AND 1, L_0x12ef7c270, L_0x12ef7c740, C4<1>, C4<1>;
L_0x12ef7ca30 .functor AND 1, L_0x12ef7c950, L_0x12ef7c390, C4<1>, C4<1>;
L_0x12ef7cae0 .functor AND 1, L_0x12ef7ca30, L_0x12ef7c4f0, C4<1>, C4<1>;
L_0x12ef7ccb0 .functor AND 1, L_0x12ef7cae0, L_0x12ef7cbd0, C4<1>, C4<1>;
L_0x12ef7cf50 .functor AND 1, L_0x12ef7cde0, L_0x12ef7c390, C4<1>, C4<1>;
L_0x12ef7d040 .functor AND 1, L_0x12ef7c270, L_0x12ef7c390, C4<1>, C4<1>;
L_0x12ef7d150 .functor AND 1, L_0x12ef7d040, L_0x12ef7d0b0, C4<1>, C4<1>;
L_0x12ef7d380 .functor AND 1, L_0x12ef7d150, L_0x12ef7d280, C4<1>, C4<1>;
L_0x12ef7d510 .functor AND 1, L_0x12ef7d470, L_0x12ef7c390, C4<1>, C4<1>;
L_0x12ef7d760 .functor AND 1, L_0x12ef7d510, L_0x12ef7d5d0, C4<1>, C4<1>;
L_0x12ef7d8f0 .functor AND 1, L_0x12ef7d760, L_0x12ef7d7d0, C4<1>, C4<1>;
L_0x12ef7d6f0 .functor AND 1, L_0x12ef7da40, L_0x12ef7db60, C4<1>, C4<1>;
L_0x12ef7dc40 .functor AND 1, L_0x12ef7d6f0, L_0x12ef7c4f0, C4<1>, C4<1>;
L_0x12ef7de90 .functor AND 1, L_0x12ef7dc40, L_0x12ef7dd60, C4<1>, C4<1>;
L_0x12ef7cfc0 .functor AND 1, L_0x12ef7df00, L_0x12ef7e0a0, C4<1>, C4<1>;
L_0x12ef7dcf0 .functor AND 1, L_0x12ef7cfc0, L_0x12ef7e2e0, C4<1>, C4<1>;
L_0x12ef7e420 .functor AND 1, L_0x12ef7dcf0, L_0x12ef7c630, C4<1>, C4<1>;
L_0x12ef7e660 .functor AND 1, L_0x12ef7c270, L_0x12ef7e510, C4<1>, C4<1>;
L_0x12ef7e770 .functor AND 1, L_0x12ef7e660, L_0x12ef7e6d0, C4<1>, C4<1>;
L_0x12ef7de00 .functor AND 1, L_0x12ef7e770, L_0x12ef7e8c0, C4<1>, C4<1>;
L_0x12ef7e960 .functor AND 1, L_0x12ef7eb00, L_0x12ef7ec70, C4<1>, C4<1>;
L_0x12ef7d670 .functor AND 1, L_0x12ef7e960, L_0x12ef7e820, C4<1>, C4<1>;
L_0x12ef7f020 .functor AND 1, L_0x12ef7d670, L_0x12ef7c630, C4<1>, C4<1>;
v0x12ef73b90_0 .net *"_ivl_0", 31 0, L_0x12ef7c140;  1 drivers
v0x12ef73c40_0 .net *"_ivl_102", 0 0, L_0x12ef7eb00;  1 drivers
v0x12ef73ce0_0 .net *"_ivl_104", 0 0, L_0x12ef7ec70;  1 drivers
v0x12ef73d90_0 .net *"_ivl_106", 0 0, L_0x12ef7e960;  1 drivers
v0x12ef73e30_0 .net *"_ivl_108", 0 0, L_0x12ef7e820;  1 drivers
v0x12ef73f10_0 .net *"_ivl_110", 0 0, L_0x12ef7d670;  1 drivers
v0x12ef73fb0_0 .net *"_ivl_112", 0 0, L_0x12ef7f020;  1 drivers
L_0x1300780e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x12ef74050_0 .net/2u *"_ivl_12", 5 0, L_0x1300780e8;  1 drivers
L_0x130078130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x12ef74100_0 .net/2u *"_ivl_16", 5 0, L_0x130078130;  1 drivers
v0x12ef74210_0 .net *"_ivl_21", 0 0, L_0x12ef7c740;  1 drivers
v0x12ef742b0_0 .net *"_ivl_25", 0 0, L_0x12ef7c950;  1 drivers
v0x12ef74350_0 .net *"_ivl_27", 0 0, L_0x12ef7ca30;  1 drivers
v0x12ef743f0_0 .net *"_ivl_29", 0 0, L_0x12ef7cae0;  1 drivers
L_0x130078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ef74490_0 .net *"_ivl_3", 25 0, L_0x130078010;  1 drivers
v0x12ef74540_0 .net *"_ivl_31", 0 0, L_0x12ef7cbd0;  1 drivers
v0x12ef745e0_0 .net *"_ivl_35", 0 0, L_0x12ef7cde0;  1 drivers
v0x12ef74680_0 .net *"_ivl_39", 0 0, L_0x12ef7d040;  1 drivers
L_0x130078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ef74810_0 .net/2u *"_ivl_4", 31 0, L_0x130078058;  1 drivers
v0x12ef748a0_0 .net *"_ivl_41", 0 0, L_0x12ef7d0b0;  1 drivers
v0x12ef74930_0 .net *"_ivl_43", 0 0, L_0x12ef7d150;  1 drivers
v0x12ef749d0_0 .net *"_ivl_45", 0 0, L_0x12ef7d280;  1 drivers
v0x12ef74a70_0 .net *"_ivl_49", 0 0, L_0x12ef7d470;  1 drivers
v0x12ef74b10_0 .net *"_ivl_51", 0 0, L_0x12ef7d510;  1 drivers
v0x12ef74bb0_0 .net *"_ivl_53", 0 0, L_0x12ef7d5d0;  1 drivers
v0x12ef74c50_0 .net *"_ivl_55", 0 0, L_0x12ef7d760;  1 drivers
v0x12ef74cf0_0 .net *"_ivl_57", 0 0, L_0x12ef7d7d0;  1 drivers
v0x12ef74d90_0 .net *"_ivl_61", 0 0, L_0x12ef7da40;  1 drivers
v0x12ef74e30_0 .net *"_ivl_63", 0 0, L_0x12ef7db60;  1 drivers
v0x12ef74ed0_0 .net *"_ivl_65", 0 0, L_0x12ef7d6f0;  1 drivers
v0x12ef74f70_0 .net *"_ivl_67", 0 0, L_0x12ef7dc40;  1 drivers
v0x12ef75010_0 .net *"_ivl_69", 0 0, L_0x12ef7dd60;  1 drivers
v0x12ef750b0_0 .net *"_ivl_73", 0 0, L_0x12ef7df00;  1 drivers
v0x12ef75150_0 .net *"_ivl_75", 0 0, L_0x12ef7e0a0;  1 drivers
v0x12ef74720_0 .net *"_ivl_77", 0 0, L_0x12ef7cfc0;  1 drivers
v0x12ef753e0_0 .net *"_ivl_79", 0 0, L_0x12ef7e2e0;  1 drivers
L_0x1300780a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x12ef75470_0 .net/2u *"_ivl_8", 5 0, L_0x1300780a0;  1 drivers
v0x12ef75500_0 .net *"_ivl_81", 0 0, L_0x12ef7dcf0;  1 drivers
v0x12ef75590_0 .net *"_ivl_87", 0 0, L_0x12ef7e510;  1 drivers
v0x12ef75620_0 .net *"_ivl_89", 0 0, L_0x12ef7e660;  1 drivers
v0x12ef756c0_0 .net *"_ivl_91", 0 0, L_0x12ef7e6d0;  1 drivers
v0x12ef75760_0 .net *"_ivl_93", 0 0, L_0x12ef7e770;  1 drivers
v0x12ef75800_0 .net *"_ivl_95", 0 0, L_0x12ef7e8c0;  1 drivers
v0x12ef758a0_0 .net *"_ivl_97", 0 0, L_0x12ef7de00;  1 drivers
v0x12ef75940_0 .net "alu_op", 1 0, L_0x12ef7ea20;  alias, 1 drivers
v0x12ef75a00_0 .net "alu_src", 0 0, L_0x12ef7ccb0;  alias, 1 drivers
v0x12ef75a90_0 .net "beq", 0 0, L_0x12ef7c630;  1 drivers
v0x12ef75b20_0 .net "branch", 0 0, L_0x12ef7e420;  alias, 1 drivers
v0x12ef75bb0_0 .net "instr_opcode", 5 0, L_0x12ef7c020;  alias, 1 drivers
v0x12ef75c40_0 .var "jump", 0 0;
v0x12ef75cd0_0 .net "lw", 0 0, L_0x12ef7c390;  1 drivers
v0x12ef75d60_0 .net "mem_read", 0 0, L_0x12ef7d8f0;  alias, 1 drivers
v0x12ef75df0_0 .net "mem_to_reg", 0 0, L_0x12ef7cf50;  alias, 1 drivers
v0x12ef75e80_0 .net "mem_write", 0 0, L_0x12ef7de90;  alias, 1 drivers
v0x12ef75f20_0 .net "r_format", 0 0, L_0x12ef7c270;  1 drivers
v0x12ef75fc0_0 .net "reg_dst", 0 0, L_0x12ef7c820;  alias, 1 drivers
v0x12ef76060_0 .net "reg_write", 0 0, L_0x12ef7d380;  alias, 1 drivers
v0x12ef76100_0 .net "sw", 0 0, L_0x12ef7c4f0;  1 drivers
L_0x12ef7c140 .concat [ 6 26 0 0], L_0x12ef7c020, L_0x130078010;
L_0x12ef7c270 .cmp/eq 32, L_0x12ef7c140, L_0x130078058;
L_0x12ef7c390 .cmp/eq 6, L_0x12ef7c020, L_0x1300780a0;
L_0x12ef7c4f0 .cmp/eq 6, L_0x12ef7c020, L_0x1300780e8;
L_0x12ef7c630 .cmp/eq 6, L_0x12ef7c020, L_0x130078130;
L_0x12ef7c740 .reduce/nor L_0x12ef7c390;
L_0x12ef7c950 .reduce/nor L_0x12ef7c270;
L_0x12ef7cbd0 .reduce/nor L_0x12ef7c630;
L_0x12ef7cde0 .reduce/nor L_0x12ef7c270;
L_0x12ef7d0b0 .reduce/nor L_0x12ef7c4f0;
L_0x12ef7d280 .reduce/nor L_0x12ef7c630;
L_0x12ef7d470 .reduce/nor L_0x12ef7c270;
L_0x12ef7d5d0 .reduce/nor L_0x12ef7c4f0;
L_0x12ef7d7d0 .reduce/nor L_0x12ef7c630;
L_0x12ef7da40 .reduce/nor L_0x12ef7c270;
L_0x12ef7db60 .reduce/nor L_0x12ef7c390;
L_0x12ef7dd60 .reduce/nor L_0x12ef7c630;
L_0x12ef7df00 .reduce/nor L_0x12ef7c270;
L_0x12ef7e0a0 .reduce/nor L_0x12ef7c390;
L_0x12ef7e2e0 .reduce/nor L_0x12ef7c4f0;
L_0x12ef7e510 .reduce/nor L_0x12ef7c390;
L_0x12ef7e6d0 .reduce/nor L_0x12ef7c4f0;
L_0x12ef7e8c0 .reduce/nor L_0x12ef7c630;
L_0x12ef7ea20 .concat8 [ 1 1 0 0], L_0x12ef7f020, L_0x12ef7de00;
L_0x12ef7eb00 .reduce/nor L_0x12ef7c270;
L_0x12ef7ec70 .reduce/nor L_0x12ef7c390;
L_0x12ef7e820 .reduce/nor L_0x12ef7c4f0;
S_0x12ef76290 .scope module, "cpu_pc" "pc" 4 143, 8 1 0, S_0x12ef4dd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x12ef764d0_0 .net "clk", 0 0, v0x12ef7aa10_0;  alias, 1 drivers
v0x12ef76580_0 .var "curr_addr", 31 0;
v0x12ef76630_0 .net "next_addr", 31 0, v0x12ef7a180_0;  1 drivers
v0x12ef766f0_0 .net "reset", 0 0, v0x12ef7b0d0_0;  alias, 1 drivers
E_0x12ef76480 .event posedge, v0x12ef764d0_0;
S_0x12ef767f0 .scope module, "register" "regfile" 4 66, 9 1 0, S_0x12ef4dd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x12ef7f9e0 .functor BUFZ 32, L_0x12ef7f820, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12ef7fc90 .functor BUFZ 32, L_0x12ef7fad0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12ef774b0_2 .array/port v0x12ef774b0, 2;
L_0x12ef7fd80 .functor BUFZ 32, v0x12ef774b0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12ef76b60_0 .net *"_ivl_0", 31 0, L_0x12ef7f820;  1 drivers
v0x12ef76c00_0 .net *"_ivl_10", 6 0, L_0x12ef7fb70;  1 drivers
L_0x1300781c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12ef76ca0_0 .net *"_ivl_13", 1 0, L_0x1300781c0;  1 drivers
v0x12ef76d50_0 .net *"_ivl_2", 6 0, L_0x12ef7f8c0;  1 drivers
L_0x130078178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12ef76e00_0 .net *"_ivl_5", 1 0, L_0x130078178;  1 drivers
v0x12ef76ef0_0 .net *"_ivl_8", 31 0, L_0x12ef7fad0;  1 drivers
v0x12ef76fa0_0 .net "r_clk", 0 0, v0x12ef7aa10_0;  alias, 1 drivers
v0x12ef77030_0 .net "r_clk_enable", 0 0, v0x12ef7aaa0_0;  alias, 1 drivers
v0x12ef770c0_0 .net "read_data1", 31 0, L_0x12ef7f9e0;  alias, 1 drivers
v0x12ef771f0_0 .net "read_data2", 31 0, L_0x12ef7fc90;  alias, 1 drivers
v0x12ef772a0_0 .net "read_reg1", 4 0, L_0x12ef7f290;  alias, 1 drivers
v0x12ef77350_0 .net "read_reg2", 4 0, L_0x12ef7ed90;  alias, 1 drivers
v0x12ef77400_0 .net "register_v0", 31 0, L_0x12ef7fd80;  1 drivers
v0x12ef774b0 .array "registers", 0 31, 31 0;
v0x12ef77850_0 .net "reset", 0 0, v0x12ef7b0d0_0;  alias, 1 drivers
v0x12ef77900_0 .net "write_control", 0 0, L_0x12ef7f770;  alias, 1 drivers
v0x12ef77990_0 .net "write_data", 31 0, L_0x12ef7f610;  alias, 1 drivers
v0x12ef77b20_0 .net "write_reg", 4 0, L_0x12ef7f4f0;  alias, 1 drivers
L_0x12ef7f820 .array/port v0x12ef774b0, L_0x12ef7f8c0;
L_0x12ef7f8c0 .concat [ 5 2 0 0], L_0x12ef7f290, L_0x130078178;
L_0x12ef7fad0 .array/port v0x12ef774b0, L_0x12ef7fb70;
L_0x12ef7fb70 .concat [ 5 2 0 0], L_0x12ef7ed90, L_0x1300781c0;
S_0x12ef5cec0 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x12ef816f0 .functor BUFZ 32, L_0x12ef81650, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12ef7b190_0 .net *"_ivl_0", 31 0, L_0x12ef81650;  1 drivers
o0x130042590 .functor BUFZ 1, C4<z>; HiZ drive
v0x12ef7b230_0 .net "clk", 0 0, o0x130042590;  0 drivers
o0x1300425c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12ef7b2d0_0 .net "data_address", 31 0, o0x1300425c0;  0 drivers
o0x1300425f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12ef7b390_0 .net "data_read", 0 0, o0x1300425f0;  0 drivers
v0x12ef7b430_0 .net "data_readdata", 31 0, L_0x12ef816f0;  1 drivers
o0x130042650 .functor BUFZ 1, C4<z>; HiZ drive
v0x12ef7b520_0 .net "data_write", 0 0, o0x130042650;  0 drivers
o0x130042680 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12ef7b5c0_0 .net "data_writedata", 31 0, o0x130042680;  0 drivers
v0x12ef7b670_0 .var/i "i", 31 0;
v0x12ef7b720 .array "ram", 0 65535, 31 0;
E_0x12ef7b160 .event posedge, v0x12ef7b230_0;
L_0x12ef81650 .array/port v0x12ef7b720, o0x1300425c0;
S_0x12ef5bde0 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x12ef40db0 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x12ef81a80 .functor BUFZ 32, L_0x12ef817a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12ef7bb00_0 .net *"_ivl_0", 31 0, L_0x12ef817a0;  1 drivers
v0x12ef7bbc0_0 .net *"_ivl_3", 29 0, L_0x12ef81840;  1 drivers
v0x12ef7bc60_0 .net *"_ivl_4", 31 0, L_0x12ef81900;  1 drivers
L_0x1300785b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12ef7bd00_0 .net *"_ivl_7", 1 0, L_0x1300785b0;  1 drivers
o0x1300428f0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12ef7bdb0_0 .net "instr_address", 31 0, o0x1300428f0;  0 drivers
v0x12ef7bea0_0 .net "instr_readdata", 31 0, L_0x12ef81a80;  1 drivers
v0x12ef7bf50 .array "memory1", 0 1073741823, 31 0;
L_0x12ef817a0 .array/port v0x12ef7bf50, L_0x12ef81900;
L_0x12ef81840 .part o0x1300428f0, 0, 30;
L_0x12ef81900 .concat [ 30 2 0 0], L_0x12ef81840, L_0x1300785b0;
S_0x12ef7b8b0 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x12ef5bde0;
 .timescale 0 0;
v0x12ef7ba70_0 .var/i "i", 31 0;
    .scope S_0x12ef767f0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ef774b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ef774b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ef774b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ef774b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ef774b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ef774b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ef774b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ef774b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ef774b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ef774b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ef774b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ef774b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ef774b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ef774b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ef774b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ef774b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ef774b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ef774b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ef774b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ef774b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ef774b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ef774b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ef774b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ef774b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ef774b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ef774b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ef774b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ef774b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ef774b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ef774b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ef774b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ef774b0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x12ef767f0;
T_1 ;
    %wait E_0x12ef76480;
    %load/vec4 v0x12ef77850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ef774b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ef774b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ef774b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ef774b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ef774b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ef774b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ef774b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ef774b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ef774b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ef774b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ef774b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ef774b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ef774b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ef774b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ef774b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ef774b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ef774b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ef774b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ef774b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ef774b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ef774b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ef774b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ef774b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ef774b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ef774b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ef774b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ef774b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ef774b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ef774b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ef774b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ef774b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ef774b0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x12ef77030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x12ef77900_0;
    %load/vec4 v0x12ef77b20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x12ef77990_0;
    %load/vec4 v0x12ef77b20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ef774b0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12ef733e0;
T_2 ;
    %wait E_0x12ef735f0;
    %load/vec4 v0x12ef73780_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12ef73620_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x12ef73780_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x12ef73620_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x12ef73780_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x12ef736e0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12ef73620_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x12ef73620_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12ef73620_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12ef73620_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x12ef73620_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x12ef64260;
T_3 ;
    %wait E_0x12ef5cd00;
    %load/vec4 v0x12ef72fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12ef731d0_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x12ef73060_0;
    %load/vec4 v0x12ef73120_0;
    %and;
    %assign/vec4 v0x12ef731d0_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x12ef73060_0;
    %load/vec4 v0x12ef73120_0;
    %or;
    %assign/vec4 v0x12ef731d0_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x12ef73060_0;
    %load/vec4 v0x12ef73120_0;
    %add;
    %assign/vec4 v0x12ef731d0_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x12ef73060_0;
    %load/vec4 v0x12ef73120_0;
    %sub;
    %assign/vec4 v0x12ef731d0_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x12ef73060_0;
    %load/vec4 v0x12ef73120_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x12ef731d0_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x12ef73060_0;
    %load/vec4 v0x12ef73120_0;
    %or;
    %inv;
    %assign/vec4 v0x12ef731d0_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12ef76290;
T_4 ;
    %wait E_0x12ef76480;
    %load/vec4 v0x12ef766f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x12ef76580_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x12ef76630_0;
    %assign/vec4 v0x12ef76580_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12ef4dd40;
T_5 ;
    %wait E_0x12ef5f380;
    %load/vec4 v0x12ef795c0_0;
    %load/vec4 v0x12ef79530_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x12ef79880_0;
    %load/vec4 v0x12ef7a210_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12ef7a180_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x12ef79e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x12ef79880_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x12ef79d90_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x12ef7a180_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x12ef79ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x12ef7a2b0_0;
    %store/vec4 v0x12ef7a180_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x12ef79880_0;
    %store/vec4 v0x12ef7a180_0, 0, 32;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x12ef645d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ef7aa10_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12ef7aa10_0;
    %inv;
    %store/vec4 v0x12ef7aa10_0, 0, 1;
    %delay 1, 0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 43 "$fatal", 32'sb00000000000000000000000000000101, "clock ran to the end" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x12ef645d0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ef7b0d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ef7b0d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ef7b0d0_0, 0, 1;
    %delay 2, 0;
    %vpi_call/w 3 53 "$display", v0x12ef7ae80_0 {0 0 0};
    %vpi_call/w 3 54 "$display", v0x12ef7b040_0 {0 0 0};
    %delay 2, 0;
    %vpi_call/w 3 56 "$display", v0x12ef7ae80_0 {0 0 0};
    %delay 2, 0;
    %vpi_call/w 3 58 "$display", v0x12ef7ae80_0 {0 0 0};
    %delay 2, 0;
    %vpi_call/w 3 60 "$display", v0x12ef7ae80_0 {0 0 0};
    %vpi_call/w 3 62 "$display", "succ" {0 0 0};
    %vpi_call/w 3 63 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x12ef5cec0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ef7b670_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x12ef7b670_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x12ef7b670_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ef7b720, 0, 4;
    %load/vec4 v0x12ef7b670_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12ef7b670_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x12ef5cec0;
T_9 ;
    %wait E_0x12ef7b160;
    %load/vec4 v0x12ef7b520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x12ef7b5c0_0;
    %ix/getv 3, v0x12ef7b2d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ef7b720, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12ef5bde0;
T_10 ;
    %fork t_1, S_0x12ef7b8b0;
    %jmp t_0;
    .scope S_0x12ef7b8b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ef7ba70_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x12ef7ba70_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x12ef7ba70_0;
    %store/vec4a v0x12ef7bf50, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12ef7ba70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x12ef7ba70_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ef7bf50, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ef7bf50, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ef7bf50, 4, 0;
    %end;
    .scope S_0x12ef5bde0;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/jr_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
