# Digital-VLSI-SoC
Complete RTL-TO-GDSII ASIC design using open-source EDA tools. Covers SYNTHESIS, FLOORPLANNING, PDN GENERATION, PLACEMENT AND ROUTING, CLOCK TREE SYNTHESIS (CTS), STATIC TIMING ANALYSIS, and PHYSICAL VERIFICATION using OpenLANE and SkyWater 130nm PDK.
