
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP6.4 <build 146967>)
| Date         : Thu Aug 21 20:07:58 2025
| Design       : hdmi_top
| Device       : PG2L100H
| Speed Grade  : -6
| Package      : FBG676
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                                                                                                                                      
*********************************************************************************************************************************************************************************************************************************************************************************************************************
                                                                                                                                                                            Clock   Non-clock                                                                                                                        
 Clock                                                                                                                       Period       Waveform            Type          Loads       Loads  Sources                                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk                                                                                                            1000.0000    {0.0000 500.0000}   Declared        109          37  {sys_clk}                                                                                                             
 PLL|u_pll/u_gpll/CLKOUT0                                                                                                    1000.0000    {0.0000 500.0000}   Declared        103          24  {u_pll/u_gpll/gpll_inst/CLKOUT0}                                                                                      
 PLL_2|pll_inst/u_gpll/CLKOUT1                                                                                               1000.0000    {0.0000 500.0000}   Declared         59           1  {pll_inst/u_gpll/gpll_inst/CLKOUT1}                                                                                   
 PLL_2|pll_inst/u_gpll/CLKOUT2                                                                                               1000.0000    {0.0000 500.0000}   Declared          0           0  {pll_inst/u_gpll/gpll_inst/CLKOUT2}                                                                                   
 ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY    1000.0000    {0.0000 500.0000}   Declared         35           0  {ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY}         
 ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT  1000.0000    {0.0000 500.0000}   Declared         35           0  {ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT} 
 ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY    1000.0000    {0.0000 500.0000}   Declared         84           0  {ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY}         
 ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT  1000.0000    {0.0000 500.0000}   Declared         84           0  {ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT} 
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0                                    1000.0000    {0.0000 500.0000}   Declared        104          19  {ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0}                                         
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0                                   1000.0000    {0.0000 500.0000}   Declared       2997         209  {ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0}                                          
 PLL_2|pll_inst/u_gpll/CLKOUT0                                                                                               1000.0000    {0.0000 500.0000}   Declared        313         117  {pll_inst/u_gpll/gpll_inst/CLKOUT0}                                                                                   
=====================================================================================================================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               hdmi_top|sys_clk                          
 Inferred_clock_group_1        asynchronous               PLL|u_pll/u_gpll/CLKOUT0                  
 Inferred_clock_group_2        asynchronous               PLL_2|pll_inst/u_gpll/CLKOUT1             
 Inferred_clock_group_3        asynchronous               PLL_2|pll_inst/u_gpll/CLKOUT2             
 Inferred_clock_group_4        asynchronous               ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY
 Inferred_clock_group_5        asynchronous               ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT
 Inferred_clock_group_6        asynchronous               ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY
 Inferred_clock_group_7        asynchronous               ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT
 Inferred_clock_group_8        asynchronous               ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
 Inferred_clock_group_9        asynchronous               ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
 Inferred_clock_group_10       asynchronous               PLL_2|pll_inst/u_gpll/CLKOUT0             
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk            1.0000 MHz    263.7131 MHz      1000.0000         3.7920        996.208
 PLL|u_pll/u_gpll/CLKOUT0
                             1.0000 MHz    248.3238 MHz      1000.0000         4.0270        995.973
 PLL_2|pll_inst/u_gpll/CLKOUT1
                             1.0000 MHz    473.4848 MHz      1000.0000         2.1120        997.888
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                             1.0000 MHz    358.1662 MHz      1000.0000         2.7920        997.208
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                             1.0000 MHz    173.3703 MHz      1000.0000         5.7680        994.232
 PLL_2|pll_inst/u_gpll/CLKOUT0
                             1.0000 MHz    100.2808 MHz      1000.0000         9.9720        990.028
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk       hdmi_top|sys_clk           996.208       0.000              0            650
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                   995.973       0.000              0            524
 PLL_2|pll_inst/u_gpll/CLKOUT1
                        PLL_2|pll_inst/u_gpll/CLKOUT1
                                                   997.888       0.000              0            153
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                   997.208       0.000              0            430
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                   994.232       0.000              0          12406
 PLL_2|pll_inst/u_gpll/CLKOUT0
                        PLL_2|pll_inst/u_gpll/CLKOUT0
                                                   990.028       0.000              0           1146
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk       hdmi_top|sys_clk             0.252       0.000              0            650
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                     0.156       0.000              0            524
 PLL_2|pll_inst/u_gpll/CLKOUT1
                        PLL_2|pll_inst/u_gpll/CLKOUT1
                                                     0.350       0.000              0            153
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                     0.246       0.000              0            430
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                     0.136       0.000              0          12406
 PLL_2|pll_inst/u_gpll/CLKOUT0
                        PLL_2|pll_inst/u_gpll/CLKOUT0
                                                     0.311       0.000              0           1146
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk       hdmi_top|sys_clk           998.372       0.000              0            108
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                   997.793       0.000              0              3
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                   997.676       0.000              0            102
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                   996.183       0.000              0           2836
 PLL_2|pll_inst/u_gpll/CLKOUT0
                        PLL_2|pll_inst/u_gpll/CLKOUT0
                                                   996.203       0.000              0             27
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk       hdmi_top|sys_clk             0.352       0.000              0            108
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                     0.107       0.000              0              3
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                     0.452       0.000              0            102
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                     0.328       0.000              0           2836
 PLL_2|pll_inst/u_gpll/CLKOUT0
                        PLL_2|pll_inst/u_gpll/CLKOUT0
                                                     0.396       0.000              0             27
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk                                  499.800       0.000              0            109
 PLL|u_pll/u_gpll/CLKOUT0                          499.040       0.000              0            103
 PLL_2|pll_inst/u_gpll/CLKOUT1                     499.800       0.000              0             59
 ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY
                                                   499.535       0.000              0             35
 ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT
                                                   497.850       0.000              0             35
 ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY
                                                   499.535       0.000              0             84
 ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT
                                                   498.400       0.000              0             84
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                   499.800       0.000              0            103
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                   499.040       0.000              0           2996
 PLL_2|pll_inst/u_gpll/CLKOUT0                     499.040       0.000              0            313
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk       hdmi_top|sys_clk           997.724       0.000              0            650
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                   997.611       0.000              0            524
 PLL_2|pll_inst/u_gpll/CLKOUT1
                        PLL_2|pll_inst/u_gpll/CLKOUT1
                                                   998.732       0.000              0            153
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                   998.305       0.000              0            430
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                   996.506       0.000              0          12406
 PLL_2|pll_inst/u_gpll/CLKOUT0
                        PLL_2|pll_inst/u_gpll/CLKOUT0
                                                   993.794       0.000              0           1146
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk       hdmi_top|sys_clk             0.171       0.000              0            650
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                     0.124       0.000              0            524
 PLL_2|pll_inst/u_gpll/CLKOUT1
                        PLL_2|pll_inst/u_gpll/CLKOUT1
                                                     0.250       0.000              0            153
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                     0.160       0.000              0            430
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                     0.100       0.000              0          12406
 PLL_2|pll_inst/u_gpll/CLKOUT0
                        PLL_2|pll_inst/u_gpll/CLKOUT0
                                                     0.251       0.000              0           1146
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk       hdmi_top|sys_clk           999.026       0.000              0            108
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                   998.671       0.000              0              3
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                   998.462       0.000              0            102
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                   997.432       0.000              0           2836
 PLL_2|pll_inst/u_gpll/CLKOUT0
                        PLL_2|pll_inst/u_gpll/CLKOUT0
                                                   997.589       0.000              0             27
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk       hdmi_top|sys_clk             0.247       0.000              0            108
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                     0.111       0.000              0              3
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                     0.300       0.000              0            102
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                     0.224       0.000              0           2836
 PLL_2|pll_inst/u_gpll/CLKOUT0
                        PLL_2|pll_inst/u_gpll/CLKOUT0
                                                     0.407       0.000              0             27
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk                                  499.800       0.000              0            109
 PLL|u_pll/u_gpll/CLKOUT0                          499.430       0.000              0            103
 PLL_2|pll_inst/u_gpll/CLKOUT1                     499.800       0.000              0             59
 ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY
                                                   499.535       0.000              0             35
 ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT
                                                   497.850       0.000              0             35
 ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY
                                                   499.535       0.000              0             84
 ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT
                                                   498.400       0.000              0             84
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                   499.800       0.000              0            103
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                   499.430       0.000              0           2996
 PLL_2|pll_inst/u_gpll/CLKOUT0                     499.430       0.000              0            313
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_L6Q_perm/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[7]/opit_0_L6Q_perm/I3
Path Group  : hdmi_top|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.281
  Launch Clock Delay      :  3.830
  Clock Pessimism Removal :  0.479

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.456       3.830         ntR2482          
 CLMS_327_199/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_L6Q_perm/CLK

 CLMS_327_199/Q0                   tco                   0.203       4.033 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.614       4.647         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [4]
 CLMA_315_216/Y1                   td                    0.224       4.871 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_14/LUT6_inst_perm/L6
                                   net (fanout=2)        0.241       5.112         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N48783
 CLMA_315_216/Y3                   td                    0.074       5.186 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_21/LUT6_inst_perm/L6
                                   net (fanout=7)        0.475       5.661         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109
 CLMS_327_223/Y2                   td                    0.096       5.757 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg[2]/opit_0_L6Q_perm/L6
                                   net (fanout=1)        0.389       6.146         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N9
 CLMA_333_216/Y1                   td                    0.096       6.242 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_2[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/L6
                                   net (fanout=19)       0.557       6.799         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N19296
 CLMS_327_199/Y2                   td                    0.108       6.907 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81_18_3/LUT6_inst_perm/L6
                                   net (fanout=4)        0.449       7.356         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N12885
 CLMA_315_210/B3                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[7]/opit_0_L6Q_perm/I3

 Data arrival time                                                   7.356         Logic Levels: 5  
                                                                                   Logic: 0.801ns(22.717%), Route: 2.725ns(77.283%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052    1001.977         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530    1002.650         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.245    1002.895 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.386    1003.281         ntR2482          
 CLMA_315_210/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[7]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.479    1003.760                          
 clock uncertainty                                      -0.050    1003.710                          

 Setup time                                             -0.146    1003.564                          

 Data required time                                               1003.564                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.564                          
 Data arrival time                                                   7.356                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.208                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_L6Q_perm/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_L6Q_perm/I4
Path Group  : hdmi_top|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.281
  Launch Clock Delay      :  3.830
  Clock Pessimism Removal :  0.479

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.456       3.830         ntR2482          
 CLMS_327_199/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_L6Q_perm/CLK

 CLMS_327_199/Q0                   tco                   0.203       4.033 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.614       4.647         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [4]
 CLMA_315_216/Y1                   td                    0.224       4.871 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_14/LUT6_inst_perm/L6
                                   net (fanout=2)        0.241       5.112         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N48783
 CLMA_315_216/Y3                   td                    0.074       5.186 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_21/LUT6_inst_perm/L6
                                   net (fanout=7)        0.475       5.661         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109
 CLMS_327_223/Y2                   td                    0.096       5.757 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg[2]/opit_0_L6Q_perm/L6
                                   net (fanout=1)        0.389       6.146         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N9
 CLMA_333_216/Y1                   td                    0.096       6.242 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_2[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/L6
                                   net (fanout=19)       0.557       6.799         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N19296
 CLMS_327_199/Y2                   td                    0.108       6.907 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81_18_3/LUT6_inst_perm/L6
                                   net (fanout=4)        0.449       7.356         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N12885
 CLMA_315_210/A4                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_L6Q_perm/I4

 Data arrival time                                                   7.356         Logic Levels: 5  
                                                                                   Logic: 0.801ns(22.717%), Route: 2.725ns(77.283%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052    1001.977         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530    1002.650         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.245    1002.895 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.386    1003.281         ntR2482          
 CLMA_315_210/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.479    1003.760                          
 clock uncertainty                                      -0.050    1003.710                          

 Setup time                                             -0.139    1003.571                          

 Data required time                                               1003.571                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.571                          
 Data arrival time                                                   7.356                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.215                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_L6Q_perm/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/P_PLLPOWERDOWN/opit_0_L6Q_LUT6DQL5Q_perm/I4
Path Group  : hdmi_top|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.281
  Launch Clock Delay      :  3.830
  Clock Pessimism Removal :  0.520

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.456       3.830         ntR2482          
 CLMS_327_199/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_L6Q_perm/CLK

 CLMS_327_199/Q0                   tco                   0.203       4.033 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.614       4.647         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [4]
 CLMA_315_216/Y1                   td                    0.224       4.871 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_14/LUT6_inst_perm/L6
                                   net (fanout=2)        0.241       5.112         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N48783
 CLMA_315_216/Y3                   td                    0.074       5.186 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_21/LUT6_inst_perm/L6
                                   net (fanout=7)        0.475       5.661         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109
 CLMS_327_223/Y2                   td                    0.096       5.757 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg[2]/opit_0_L6Q_perm/L6
                                   net (fanout=1)        0.389       6.146         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N9
 CLMA_333_216/Y1                   td                    0.096       6.242 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_2[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/L6
                                   net (fanout=19)       0.557       6.799         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N19296
 CLMS_327_199/Y2                   td                    0.108       6.907 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81_18_3/LUT6_inst_perm/L6
                                   net (fanout=4)        0.369       7.276         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N12885
 CLMA_327_198/D4                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/P_PLLPOWERDOWN/opit_0_L6Q_LUT6DQL5Q_perm/I4

 Data arrival time                                                   7.276         Logic Levels: 5  
                                                                                   Logic: 0.801ns(23.244%), Route: 2.645ns(76.756%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052    1001.977         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530    1002.650         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.245    1002.895 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.386    1003.281         ntR2482          
 CLMA_327_198/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/P_PLLPOWERDOWN/opit_0_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.520    1003.801                          
 clock uncertainty                                      -0.050    1003.751                          

 Setup time                                             -0.133    1003.618                          

 Data required time                                               1003.618                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.618                          
 Data arrival time                                                   7.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.342                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/P_TX_LANE_PD_DRIVER/opit_0_inv_L6Q_perm/I5
Path Group  : hdmi_top|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.837
  Launch Clock Delay      :  3.288
  Clock Pessimism Removal :  -0.520

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052       1.977         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.650         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.245       2.895 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.393       3.288         ntR2482          
 CLMA_351_216/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_351_216/CR0                  tco                   0.173       3.461 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg[2]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=7)        0.088       3.549         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg_alias [2]
 CLMS_351_217/C5                                                           f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/P_TX_LANE_PD_DRIVER/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.549         Logic Levels: 0  
                                                                                   Logic: 0.173ns(66.284%), Route: 0.088ns(33.716%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.463       3.837         ntR2482          
 CLMS_351_217/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/P_TX_LANE_PD_DRIVER/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.520       3.317                          
 clock uncertainty                                       0.000       3.317                          

 Hold time                                              -0.020       3.297                          

 Data required time                                                  3.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.297                          
 Data arrival time                                                   3.549                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg[1]/opit_0_inv_L6QL5_perm/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done/opit_0_inv_L6Q_perm/I5
Path Group  : hdmi_top|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.836
  Launch Clock Delay      :  3.287
  Clock Pessimism Removal :  -0.548

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052       1.977         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.650         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.245       2.895 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.392       3.287         ntR2482          
 CLMS_345_217/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg[1]/opit_0_inv_L6QL5_perm/CLK

 CLMS_345_217/Q0                   tco                   0.158       3.445 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg[1]/opit_0_inv_L6QL5_perm/L6Q
                                   net (fanout=7)        0.089       3.534         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg_alias [1]
 CLMS_345_217/D5                                                           f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.534         Logic Levels: 0  
                                                                                   Logic: 0.158ns(63.968%), Route: 0.089ns(36.032%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.462       3.836         ntR2482          
 CLMS_345_217/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.548       3.288                          
 clock uncertainty                                       0.000       3.288                          

 Hold time                                              -0.015       3.273                          

 Data required time                                                  3.273                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.273                          
 Data arrival time                                                   3.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr[2]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr[4]/opit_0_inv_L6Q_perm/I5
Path Group  : hdmi_top|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.835
  Launch Clock Delay      :  3.287
  Clock Pessimism Removal :  -0.479

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052       1.977         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.650         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.245       2.895 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.392       3.287         ntR2482          
 CLMS_345_217/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr[2]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_345_217/Q2                   tco                   0.158       3.445 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr[2]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=8)        0.158       3.603         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr [1]
 CLMS_339_217/A5                                                           f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr[4]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.603         Logic Levels: 0  
                                                                                   Logic: 0.158ns(50.000%), Route: 0.158ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.461       3.835         ntR2482          
 CLMS_339_217/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.479       3.356                          
 clock uncertainty                                       0.000       3.356                          

 Hold time                                              -0.020       3.336                          

 Data required time                                                  3.336                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.336                          
 Data arrival time                                                   3.603                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_bit[1]/opit_0_L5Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/TX_DATA[0]
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.203  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.523
  Launch Clock Delay      :  2.638
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.469       2.638         ntR2479          
 CLMS_33_697/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_bit[1]/opit_0_L5Q_perm/CLK

 CLMS_33_697/CR1                   tco                   0.251       2.889 r       ms7210_ctrl_iic_top_inst/iic_dri/trans_bit[1]/opit_0_L5Q_perm/L5Q
                                   net (fanout=8)        0.582       3.471         ms7210_ctrl_iic_top_inst/iic_dri/trans_bit [1]
 CLMS_27_685/Y1                    td                    0.224       3.695 r       ms7210_ctrl_iic_top_inst/iic_dri/N120_4/LUT6_inst_perm/L6
                                   net (fanout=1)        0.559       4.254         ms7210_ctrl_iic_top_inst/iic_dri/_N13265
 CLMA_33_702/Y2                    td                    0.229       4.483 r       ms7210_ctrl_iic_top_inst/iic_dri/N493_and[0][2]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.513       4.996         ms7210_ctrl_iic_top_inst/iic_dri/_N18619
 CLMA_27_702/Y2                    td                    0.096       5.092 r       ms7210_ctrl_iic_top_inst/iic_dri/N493_or[0]_5/gateop_perm/L6
                                   net (fanout=1)        0.119       5.211         ms7210_ctrl_iic_top_inst/iic_dri/_N53228
 CLMA_27_702/Y3                    td                    0.096       5.307 r       ms7210_ctrl_iic_top_inst/iic_dri/N493_or[0]_6/LUT6_inst_perm/L6
                                   net (fanout=1)        0.269       5.576         ms7210_ctrl_iic_top_inst/iic_dri/N493
 CLMA_27_696/Y2                    td                    0.074       5.650 r       ms7210_ctrl_iic_top_inst/iic_dri/sda_out/opit_0_L6Q_perm/L6
                                   net (fanout=1)        0.519       6.169         ms7210_ctrl_iic_top_inst/iic_dri/_N52886
 IOLHR_16_690/TX_DATA[0]                                                   r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/TX_DATA[0]

 Data arrival time                                                   6.169         Logic Levels: 5  
                                                                                   Logic: 0.970ns(27.471%), Route: 2.561ns(72.529%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143    1001.091 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1001.606         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.672    1002.523         ntR2479          
 IOLHR_16_690/OCLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/OCLK
 clock pessimism                                         0.318    1002.841                          
 clock uncertainty                                      -0.150    1002.691                          

 Setup time                                             -0.549    1002.142                          

 Data required time                                               1002.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.142                          
 Data arrival time                                                   6.169                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.973                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[21]/opit_0_AQ_perm/RS
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.250
  Launch Clock Delay      :  2.639
  Clock Pessimism Removal :  0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.470       2.639         ntR2479          
 CLMA_21_703/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/CLK

 CLMA_21_703/Q1                    tco                   0.203       2.842 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[18]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.573       3.415         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt [18]
 CLMA_21_690/Y2                    td                    0.108       3.523 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N403_12/LUT6_inst_perm/L6
                                   net (fanout=1)        0.120       3.643         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N53161
 CLMA_21_690/CR0                   td                    0.329       3.972 r       ms7210_ctrl_iic_top_inst/iic_dri/N80_0/gateop_LUT6DL5_perm/L5
                                   net (fanout=1)        0.268       4.240         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N53170
 CLMA_21_684/Y0                    td                    0.074       4.314 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N403_22/LUT6_inst_perm/L6
                                   net (fanout=4)        0.414       4.728         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N612 [0]
 CLMS_33_697/CR3                   td                    0.215       4.943 r       ms7210_ctrl_iic_top_inst/iic_dri/N499_inv/gateop_LUT6DL5_perm/L5
                                   net (fanout=5)        0.827       5.770         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N539
 CLMA_21_679/RSCO                  td                    0.098       5.868 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.868         ntR1110          
 CLMA_21_685/RSCO                  td                    0.075       5.943 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.943         ntR1109          
 CLMA_21_691/RSCO                  td                    0.075       6.018 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[12]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       6.018         ntR1108          
 CLMA_21_697/RSCO                  td                    0.075       6.093 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[16]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       6.093         ntR1107          
 CLMA_21_703/RSCO                  td                    0.075       6.168 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/RSCO
                                   net (fanout=1)        0.000       6.168         ntR1106          
 CLMA_21_709/RSCI                                                          r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[21]/opit_0_AQ_perm/RS

 Data arrival time                                                   6.168         Logic Levels: 9  
                                                                                   Logic: 1.327ns(37.603%), Route: 2.202ns(62.397%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143    1001.091 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1001.606         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.399    1002.250         ntR2479          
 CLMA_21_709/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[21]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.359    1002.609                          
 clock uncertainty                                      -0.150    1002.459                          

 Setup time                                             -0.224    1002.235                          

 Data required time                                               1002.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.235                          
 Data arrival time                                                   6.168                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.067                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/RS
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.251
  Launch Clock Delay      :  2.639
  Clock Pessimism Removal :  0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.470       2.639         ntR2479          
 CLMA_21_703/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/CLK

 CLMA_21_703/Q1                    tco                   0.203       2.842 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[18]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.573       3.415         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt [18]
 CLMA_21_690/Y2                    td                    0.108       3.523 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N403_12/LUT6_inst_perm/L6
                                   net (fanout=1)        0.120       3.643         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N53161
 CLMA_21_690/CR0                   td                    0.329       3.972 r       ms7210_ctrl_iic_top_inst/iic_dri/N80_0/gateop_LUT6DL5_perm/L5
                                   net (fanout=1)        0.268       4.240         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N53170
 CLMA_21_684/Y0                    td                    0.074       4.314 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N403_22/LUT6_inst_perm/L6
                                   net (fanout=4)        0.414       4.728         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N612 [0]
 CLMS_33_697/CR3                   td                    0.215       4.943 r       ms7210_ctrl_iic_top_inst/iic_dri/N499_inv/gateop_LUT6DL5_perm/L5
                                   net (fanout=5)        0.827       5.770         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N539
 CLMA_21_679/RSCO                  td                    0.098       5.868 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.868         ntR1110          
 CLMA_21_685/RSCO                  td                    0.075       5.943 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.943         ntR1109          
 CLMA_21_691/RSCO                  td                    0.075       6.018 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[12]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       6.018         ntR1108          
 CLMA_21_697/RSCO                  td                    0.075       6.093 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[16]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       6.093         ntR1107          
 CLMA_21_703/RSCI                                                          r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/RS

 Data arrival time                                                   6.093         Logic Levels: 8  
                                                                                   Logic: 1.252ns(36.248%), Route: 2.202ns(63.752%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143    1001.091 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1001.606         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.400    1002.251         ntR2479          
 CLMA_21_703/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.388    1002.639                          
 clock uncertainty                                      -0.150    1002.489                          

 Setup time                                             -0.224    1002.265                          

 Data required time                                               1002.265                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.265                          
 Data arrival time                                                   6.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.172                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.343  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.913
  Launch Clock Delay      :  2.252
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143       1.091 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       1.606         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.401       2.252         ntR2479          
 CLMS_27_691/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK

 CLMS_27_691/Q3                    tco                   0.158       2.410 f       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=13)       0.304       2.714         ms7210_ctrl_iic_top_inst/iic_dri/state_reg [4]
 IOLHR_16_690/ISR_IOLHR                                                    f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR

 Data arrival time                                                   2.714         Logic Levels: 0  
                                                                                   Logic: 0.158ns(34.199%), Route: 0.304ns(65.801%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.744       2.913         ntR2479          
 IOLHR_16_690/ICLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ICLK
 clock pessimism                                        -0.318       2.595                          
 clock uncertainty                                       0.000       2.595                          

 Hold time                                              -0.037       2.558                          

 Data required time                                                  2.558                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.558                          
 Data arrival time                                                   2.714                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.156                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK
Endpoint    : hd_scl_obuf/opit_1/OSR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.384  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.953
  Launch Clock Delay      :  2.251
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143       1.091 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       1.606         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.400       2.251         ntR2479          
 CLMA_27_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK

 CLMA_27_696/Q0                    tco                   0.158       2.409 f       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.415       2.824         ms7210_ctrl_iic_top_inst/iic_dri/trans_en
 IOLHR_16_696/OSR_IOLHR                                                    f       hd_scl_obuf/opit_1/OSR_IOLHR

 Data arrival time                                                   2.824         Logic Levels: 0  
                                                                                   Logic: 0.158ns(27.574%), Route: 0.415ns(72.426%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.784       2.953         ntR2479          
 IOLHR_16_696/OCLK                                                         r       hd_scl_obuf/opit_1/OCLK
 clock pessimism                                        -0.318       2.635                          
 clock uncertainty                                       0.000       2.635                          

 Hold time                                              -0.041       2.594                          

 Data required time                                                  2.594                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.594                          
 Data arrival time                                                   2.824                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.230                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/D
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.639
  Launch Clock Delay      :  2.250
  Clock Pessimism Removal :  -0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143       1.091 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       1.606         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.399       2.250         ntR2479          
 CLMA_27_702/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/CLK

 CLMA_27_702/Q0                    tco                   0.158       2.408 f       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/Q
                                   net (fanout=1)        0.160       2.568         ms7210_ctrl_iic_top_inst/rstn_temp1
 CLMA_27_696/M3                                                            f       ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/D

 Data arrival time                                                   2.568         Logic Levels: 0  
                                                                                   Logic: 0.158ns(49.686%), Route: 0.160ns(50.314%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.470       2.639         ntR2479          
 CLMA_27_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CLK
 clock pessimism                                        -0.359       2.280                          
 clock uncertainty                                       0.000       2.280                          

 Hold time                                               0.043       2.323                          

 Data required time                                                  2.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.323                          
 Data arrival time                                                   2.568                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.245                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/cnt_ack_bit[1]/opit_0_L5Q_perm/CLK
Endpoint    : sd_ctrl_inst/sd_init_inst/ack_en/opit_0_L6Q_perm/I5
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.215
  Launch Clock Delay      :  2.603
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        1.112       1.112         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.168       1.280 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_5      
 HCKB_213_526/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.434       2.603         ntR2476          
 CLMA_249_751/CLK                                                          r       sd_ctrl_inst/sd_init_inst/cnt_ack_bit[1]/opit_0_L5Q_perm/CLK

 CLMA_249_751/CR0                  tco                   0.249       2.852 r       sd_ctrl_inst/sd_init_inst/cnt_ack_bit[1]/opit_0_L5Q_perm/L5Q
                                   net (fanout=8)        0.732       3.584         sd_ctrl_inst/sd_init_inst/cnt_ack_bit [1]
 CLMA_249_751/Y0                   td                    0.179       3.763 r       sd_ctrl_inst/sd_init_inst/cnt_ack_bit[1]/opit_0_L5Q_perm/L6
                                   net (fanout=1)        0.279       4.042         sd_ctrl_inst/sd_init_inst/_N53509
 CLMS_243_745/Y3                   td                    0.096       4.138 r       sd_ctrl_inst/sd_init_inst/N289_13/gateop_perm/L6
                                   net (fanout=2)        0.244       4.382         sd_ctrl_inst/sd_init_inst/N289
 CLMA_243_744/B5                                                           r       sd_ctrl_inst/sd_init_inst/ack_en/opit_0_L6Q_perm/I5

 Data arrival time                                                   4.382         Logic Levels: 2  
                                                                                   Logic: 0.524ns(29.455%), Route: 1.255ns(70.545%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.948    1000.948         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.143    1001.091 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1001.606         ntclkbufg_5      
 HCKB_213_526/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.364    1002.215         ntR2476          
 CLMA_243_744/CLK                                                          r       sd_ctrl_inst/sd_init_inst/ack_en/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.318    1002.533                          
 clock uncertainty                                      -0.150    1002.383                          

 Setup time                                             -0.113    1002.270                          

 Data required time                                               1002.270                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.270                          
 Data arrival time                                                   4.382                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.888                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_read_inst/cnt_ack_bit[5]/opit_0_L6Q_perm/CLK
Endpoint    : sd_ctrl_inst/sd_read_inst/ack_data[0]/opit_0_srl/CE
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.218
  Launch Clock Delay      :  2.607
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        1.112       1.112         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.168       1.280 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_5      
 HCKB_213_526/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.438       2.607         ntR2476          
 CLMA_273_751/CLK                                                          r       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[5]/opit_0_L6Q_perm/CLK

 CLMA_273_751/Q0                   tco                   0.203       2.810 r       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[5]/opit_0_L6Q_perm/L6Q
                                   net (fanout=6)        0.708       3.518         sd_ctrl_inst/sd_read_inst/cnt_ack_bit [5]
 CLMS_267_751/Y3                   td                    0.179       3.697 r       sd_ctrl_inst/sd_read_inst/N414/LUT6_inst_perm/L6
                                   net (fanout=4)        0.557       4.254         sd_ctrl_inst/sd_read_inst/N414
 CLMA_267_750/CE                                                           r       sd_ctrl_inst/sd_read_inst/ack_data[0]/opit_0_srl/CE

 Data arrival time                                                   4.254         Logic Levels: 1  
                                                                                   Logic: 0.382ns(23.194%), Route: 1.265ns(76.806%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.948    1000.948         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.143    1001.091 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1001.606         ntclkbufg_5      
 HCKB_213_526/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.367    1002.218         ntR2476          
 CLMA_267_750/CLK                                                          r       sd_ctrl_inst/sd_read_inst/ack_data[0]/opit_0_srl/CLK
 clock pessimism                                         0.318    1002.536                          
 clock uncertainty                                      -0.150    1002.386                          

 Setup time                                             -0.226    1002.160                          

 Data required time                                               1002.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.160                          
 Data arrival time                                                   4.254                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.906                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_read_inst/cnt_ack_bit[5]/opit_0_L6Q_perm/CLK
Endpoint    : sd_ctrl_inst/sd_read_inst/ack_data[2]/opit_0_srl/CE
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.218
  Launch Clock Delay      :  2.607
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        1.112       1.112         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.168       1.280 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_5      
 HCKB_213_526/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.438       2.607         ntR2476          
 CLMA_273_751/CLK                                                          r       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[5]/opit_0_L6Q_perm/CLK

 CLMA_273_751/Q0                   tco                   0.203       2.810 r       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[5]/opit_0_L6Q_perm/L6Q
                                   net (fanout=6)        0.708       3.518         sd_ctrl_inst/sd_read_inst/cnt_ack_bit [5]
 CLMS_267_751/Y3                   td                    0.179       3.697 r       sd_ctrl_inst/sd_read_inst/N414/LUT6_inst_perm/L6
                                   net (fanout=4)        0.557       4.254         sd_ctrl_inst/sd_read_inst/N414
 CLMA_267_750/CE                                                           r       sd_ctrl_inst/sd_read_inst/ack_data[2]/opit_0_srl/CE

 Data arrival time                                                   4.254         Logic Levels: 1  
                                                                                   Logic: 0.382ns(23.194%), Route: 1.265ns(76.806%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.948    1000.948         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.143    1001.091 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1001.606         ntclkbufg_5      
 HCKB_213_526/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.367    1002.218         ntR2476          
 CLMA_267_750/CLK                                                          r       sd_ctrl_inst/sd_read_inst/ack_data[2]/opit_0_srl/CLK
 clock pessimism                                         0.318    1002.536                          
 clock uncertainty                                      -0.150    1002.386                          

 Setup time                                             -0.226    1002.160                          

 Data required time                                               1002.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.160                          
 Data arrival time                                                   4.254                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.906                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_read_inst/byte_head[7]/opit_0_L6QL5Q_perm/CLK
Endpoint    : sd_ctrl_inst/sd_read_inst/byte_head[8]/opit_0_L6QL5Q_perm/I4
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.597
  Launch Clock Delay      :  2.209
  Clock Pessimism Removal :  -0.387

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.948       0.948         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.143       1.091 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       1.606         ntclkbufg_5      
 HCKB_213_526/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.358       2.209         ntR2476          
 CLMS_267_769/CLK                                                          r       sd_ctrl_inst/sd_read_inst/byte_head[7]/opit_0_L6QL5Q_perm/CLK

 CLMS_267_769/CR1                  tco                   0.174       2.383 f       sd_ctrl_inst/sd_read_inst/byte_head[7]/opit_0_L6QL5Q_perm/L5Q
                                   net (fanout=2)        0.144       2.527         sd_ctrl_inst/sd_read_inst/byte_head [7]
 CLMS_267_769/C4                                                           f       sd_ctrl_inst/sd_read_inst/byte_head[8]/opit_0_L6QL5Q_perm/I4

 Data arrival time                                                   2.527         Logic Levels: 0  
                                                                                   Logic: 0.174ns(54.717%), Route: 0.144ns(45.283%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        1.112       1.112         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.168       1.280 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_5      
 HCKB_213_526/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.428       2.597         ntR2476          
 CLMS_267_769/CLK                                                          r       sd_ctrl_inst/sd_read_inst/byte_head[8]/opit_0_L6QL5Q_perm/CLK
 clock pessimism                                        -0.387       2.210                          
 clock uncertainty                                       0.000       2.210                          

 Hold time                                              -0.033       2.177                          

 Data required time                                                  2.177                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.177                          
 Data arrival time                                                   2.527                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.350                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_read_inst/rd_data_reg[6]/opit_0_L6QL5Q_perm/CLK
Endpoint    : sd_ctrl_inst/sd_read_inst/rd_data_reg[8]/opit_0_L6QL5Q_perm/I3
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.597
  Launch Clock Delay      :  2.209
  Clock Pessimism Removal :  -0.387

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.948       0.948         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.143       1.091 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       1.606         ntclkbufg_5      
 HCKB_213_526/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.358       2.209         ntR2476          
 CLMS_309_781/CLK                                                          r       sd_ctrl_inst/sd_read_inst/rd_data_reg[6]/opit_0_L6QL5Q_perm/CLK

 CLMS_309_781/CR0                  tco                   0.173       2.382 f       sd_ctrl_inst/sd_read_inst/rd_data_reg[6]/opit_0_L6QL5Q_perm/L5Q
                                   net (fanout=2)        0.141       2.523         sd_ctrl_inst/sd_read_inst/rd_data_reg [6]
 CLMS_309_781/B3                                                           f       sd_ctrl_inst/sd_read_inst/rd_data_reg[8]/opit_0_L6QL5Q_perm/I3

 Data arrival time                                                   2.523         Logic Levels: 0  
                                                                                   Logic: 0.173ns(55.096%), Route: 0.141ns(44.904%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        1.112       1.112         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.168       1.280 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_5      
 HCKB_213_526/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.428       2.597         ntR2476          
 CLMS_309_781/CLK                                                          r       sd_ctrl_inst/sd_read_inst/rd_data_reg[8]/opit_0_L6QL5Q_perm/CLK
 clock pessimism                                        -0.387       2.210                          
 clock uncertainty                                       0.000       2.210                          

 Hold time                                              -0.038       2.172                          

 Data required time                                                  2.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.172                          
 Data arrival time                                                   2.523                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.351                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_read_inst/rd_data_reg[4]/opit_0_L6QL5Q_perm/CLK
Endpoint    : sd_ctrl_inst/sd_read_inst/rd_data_reg[6]/opit_0_L6QL5Q_perm/I3
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.597
  Launch Clock Delay      :  2.209
  Clock Pessimism Removal :  -0.387

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.948       0.948         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.143       1.091 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       1.606         ntclkbufg_5      
 HCKB_213_526/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.358       2.209         ntR2476          
 CLMS_309_781/CLK                                                          r       sd_ctrl_inst/sd_read_inst/rd_data_reg[4]/opit_0_L6QL5Q_perm/CLK

 CLMS_309_781/CR3                  tco                   0.172       2.381 f       sd_ctrl_inst/sd_read_inst/rd_data_reg[4]/opit_0_L6QL5Q_perm/L5Q
                                   net (fanout=2)        0.144       2.525         sd_ctrl_inst/sd_read_inst/rd_data_reg [4]
 CLMS_309_781/A3                                                           f       sd_ctrl_inst/sd_read_inst/rd_data_reg[6]/opit_0_L6QL5Q_perm/I3

 Data arrival time                                                   2.525         Logic Levels: 0  
                                                                                   Logic: 0.172ns(54.430%), Route: 0.144ns(45.570%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        1.112       1.112         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.168       1.280 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_5      
 HCKB_213_526/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.428       2.597         ntR2476          
 CLMS_309_781/CLK                                                          r       sd_ctrl_inst/sd_read_inst/rd_data_reg[6]/opit_0_L6QL5Q_perm/CLK
 clock pessimism                                        -0.387       2.210                          
 clock uncertainty                                       0.000       2.210                          

 Hold time                                              -0.039       2.171                          

 Data required time                                                  2.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.171                          
 Data arrival time                                                   2.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.354                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.937
  Launch Clock Delay      :  2.274
  Clock Pessimism Removal :  0.265

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.464       2.274         ntR2477          
 CLMA_285_594/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L6Q_perm/CLK

 CLMA_285_594/Q0                   tco                   0.203       2.477 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.440       2.917         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [17]
 CLMA_273_594/Y2                   td                    0.096       3.013 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.439       3.452         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N53347
 CLMA_285_594/Y1                   td                    0.229       3.681 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/L6
                                   net (fanout=11)       0.251       3.932         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_285_582/Y0                   td                    0.108       4.040 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/L6
                                   net (fanout=7)        0.442       4.482         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_273_588/CECO                 td                    0.136       4.618 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[12]/opit_0_inv_L6QL5Q_perm/CECO
                                   net (fanout=4)        0.000       4.618         ntR30            
 CLMA_273_594/CECI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   4.618         Logic Levels: 4  
                                                                                   Logic: 0.772ns(32.935%), Route: 1.572ns(67.065%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642    1000.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.143    1000.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.245    1001.545 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.392    1001.937         ntR2477          
 CLMA_273_594/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.265    1002.202                          
 clock uncertainty                                      -0.150    1002.052                          

 Setup time                                             -0.226    1001.826                          

 Data required time                                               1001.826                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.826                          
 Data arrival time                                                   4.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.208                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L6QL5Q_perm/CE
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.937
  Launch Clock Delay      :  2.274
  Clock Pessimism Removal :  0.265

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.464       2.274         ntR2477          
 CLMA_285_594/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L6Q_perm/CLK

 CLMA_285_594/Q0                   tco                   0.203       2.477 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.440       2.917         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [17]
 CLMA_273_594/Y2                   td                    0.096       3.013 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.439       3.452         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N53347
 CLMA_285_594/Y1                   td                    0.229       3.681 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/L6
                                   net (fanout=11)       0.251       3.932         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_285_582/Y0                   td                    0.108       4.040 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/L6
                                   net (fanout=7)        0.442       4.482         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_273_588/CECO                 td                    0.136       4.618 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[12]/opit_0_inv_L6QL5Q_perm/CECO
                                   net (fanout=4)        0.000       4.618         ntR30            
 CLMA_273_594/CECI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L6QL5Q_perm/CE

 Data arrival time                                                   4.618         Logic Levels: 4  
                                                                                   Logic: 0.772ns(32.935%), Route: 1.572ns(67.065%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642    1000.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.143    1000.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.245    1001.545 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.392    1001.937         ntR2477          
 CLMA_273_594/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.265    1002.202                          
 clock uncertainty                                      -0.150    1002.052                          

 Setup time                                             -0.226    1001.826                          

 Data required time                                               1001.826                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.826                          
 Data arrival time                                                   4.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.208                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L6QL5Q_perm/CE
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.937
  Launch Clock Delay      :  2.274
  Clock Pessimism Removal :  0.265

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.464       2.274         ntR2477          
 CLMA_285_594/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L6Q_perm/CLK

 CLMA_285_594/Q0                   tco                   0.203       2.477 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.440       2.917         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [17]
 CLMA_273_594/Y2                   td                    0.096       3.013 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.439       3.452         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N53347
 CLMA_285_594/Y1                   td                    0.229       3.681 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/L6
                                   net (fanout=11)       0.251       3.932         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_285_582/Y0                   td                    0.108       4.040 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/L6
                                   net (fanout=7)        0.442       4.482         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_273_588/CECO                 td                    0.136       4.618 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[12]/opit_0_inv_L6QL5Q_perm/CECO
                                   net (fanout=4)        0.000       4.618         ntR30            
 CLMA_273_594/CECI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L6QL5Q_perm/CE

 Data arrival time                                                   4.618         Logic Levels: 4  
                                                                                   Logic: 0.772ns(32.935%), Route: 1.572ns(67.065%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642    1000.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.143    1000.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.245    1001.545 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.392    1001.937         ntR2477          
 CLMA_273_594/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.265    1002.202                          
 clock uncertainty                                      -0.150    1002.052                          

 Setup time                                             -0.226    1001.826                          

 Data required time                                               1001.826                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.826                          
 Data arrival time                                                   4.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.208                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[8]/opit_0_inv_AQ_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[9]/opit_0_inv_AQ_perm/CIN
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.274
  Launch Clock Delay      :  1.941
  Clock Pessimism Removal :  -0.136

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       0.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.143       0.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.245       1.545 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.396       1.941         ntR2477          
 CLMA_285_606/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[8]/opit_0_inv_AQ_perm/CLK

 CLMA_285_606/Q3                   tco                   0.158       2.099 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[8]/opit_0_inv_AQ_perm/Q
                                   net (fanout=1)        0.087       2.186         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt [8]
 CLMA_285_606/COUT                 td                    0.192       2.378 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[8]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       2.378         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/_N10340
 CLMA_285_612/CIN                                                          f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[9]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   2.378         Logic Levels: 1  
                                                                                   Logic: 0.350ns(80.092%), Route: 0.087ns(19.908%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_534/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=21)       0.464       2.274         ntR2478          
 CLMA_285_612/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[12]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.136       2.138                          
 clock uncertainty                                       0.000       2.138                          

 Hold time                                              -0.006       2.132                          

 Data required time                                                  2.132                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.132                          
 Data arrival time                                                   2.378                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.246                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_calib_done_d[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[8]/opit_0_inv_AQ_perm/I4
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.203  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.276
  Launch Clock Delay      :  1.937
  Clock Pessimism Removal :  -0.136

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       0.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.143       0.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_534/CLKOUT               td                    0.245       1.545 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=21)       0.392       1.937         ntR2478          
 CLMA_285_624/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_calib_done_d[0]/opit_0_inv_srl/CLK

 CLMA_285_624/CR2                  tco                   0.173       2.110 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_calib_done_d[0]/opit_0_inv_srl/CR0
                                   net (fanout=19)       0.244       2.354         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_calib_done_d [1]
 CLMA_285_606/D4                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[8]/opit_0_inv_AQ_perm/I4

 Data arrival time                                                   2.354         Logic Levels: 0  
                                                                                   Logic: 0.173ns(41.487%), Route: 0.244ns(58.513%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.466       2.276         ntR2477          
 CLMA_285_606/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[8]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.136       2.140                          
 clock uncertainty                                       0.000       2.140                          

 Hold time                                              -0.036       2.104                          

 Data required time                                                  2.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.104                          
 Data arrival time                                                   2.354                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_calib_done_d[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[0]/opit_0_inv_L6Q_perm/I5
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.275
  Launch Clock Delay      :  1.937
  Clock Pessimism Removal :  -0.136

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       0.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.143       0.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_534/CLKOUT               td                    0.245       1.545 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=21)       0.392       1.937         ntR2478          
 CLMA_285_624/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_calib_done_d[0]/opit_0_inv_srl/CLK

 CLMA_285_624/CR2                  tco                   0.173       2.110 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_calib_done_d[0]/opit_0_inv_srl/CR0
                                   net (fanout=19)       0.261       2.371         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_calib_done_d [1]
 CLMS_285_601/A5                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[0]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   2.371         Logic Levels: 0  
                                                                                   Logic: 0.173ns(39.862%), Route: 0.261ns(60.138%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.465       2.275         ntR2477          
 CLMS_285_601/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.136       2.139                          
 clock uncertainty                                       0.000       2.139                          

 Hold time                                              -0.020       2.119                          

 Data required time                                                  2.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.119                          
 Data arrival time                                                   2.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/I4
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.203
  Launch Clock Delay      :  2.652
  Clock Pessimism Removal :  4.654

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=1743)     0.473       2.652         ntR2486          
 CLMA_339_612/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK

 CLMA_339_612/Q0                   tco                   0.203       2.855 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=228)      0.606       3.461         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_done
 CLMA_327_582/Y0                   td                    0.224       3.685 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=1)        0.286       3.971         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/w_phy_cke [0]
 CLMA_315_583/Y2                   td                    0.096       4.067 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_4/LUT6_inst_perm/L6
                                   net (fanout=1)        0.285       4.352         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/_N54625
 CLMA_327_582/Y3                   td                    0.074       4.426 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_5/LUT6_inst_perm/L6
                                   net (fanout=2)        0.398       4.824         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/read_cmd [0]
 CLMA_327_582/Y1                   td                    0.108       4.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[0]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=18)       0.598       5.530         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [0]
 CLMA_315_594/CR0                  td                    0.224       5.754 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_5[2]_2/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.578       6.332         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N52619_2
 CLMS_309_607/CR0                  td                    0.256       6.588 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[2]_muxf7_perm/L7
                                   net (fanout=5)        0.425       7.013         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [2]
 CLMA_315_588/Y2                   td                    0.096       7.109 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[3]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=1)        0.478       7.587         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [3]
 CLMS_327_601/Y0                   td                    0.074       7.661 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[11]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.268       7.929         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16225
 CLMA_327_594/C4                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   7.929         Logic Levels: 8  
                                                                                   Logic: 1.355ns(25.677%), Route: 3.922ns(74.323%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149     995.851 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642     996.493         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143     996.636 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515     997.151         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.245     997.396 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=1429)     0.401     997.797         ntR2485          
 CLMA_327_594/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         4.654    1002.451                          
 clock uncertainty                                      -0.150    1002.301                          

 Setup time                                             -0.140    1002.161                          

 Data required time                                               1002.161                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.161                          
 Data arrival time                                                   7.929                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.232                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[5]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[5]/opit_0_inv_L6Q_perm/I4
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.212
  Launch Clock Delay      :  2.638
  Clock Pessimism Removal :  4.783

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=1743)     0.459       2.638         ntR2486          
 CLMS_309_667/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[5]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_309_667/CR0                  tco                   0.249       2.887 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[5]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.404       3.291         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [5]
 CLMA_309_666/Y3                   td                    0.108       3.399 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N613_14/gateop_perm/L6
                                   net (fanout=1)        0.541       3.940         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N55544
 CLMS_309_661/Y1                   td                    0.108       4.048 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N613_16/gateop_perm/L6
                                   net (fanout=3)        0.269       4.317         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N613
 CLMA_309_666/Y0                   td                    0.108       4.425 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N197/LUT6D_inst_perm/L6
                                   net (fanout=7)        0.451       4.876         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N197_rnmt
 CLMA_333_661/Y3                   td                    0.108       4.984 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_65/LUT6_inst_perm/L6
                                   net (fanout=2)        0.269       5.253         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N47793
 CLMA_333_667/CR2                  td                    0.231       5.484 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_37/LUT6D_inst_perm/L5
                                   net (fanout=12)       0.539       6.023         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17606
 CLMS_327_679/Y2                   td                    0.108       6.131 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_49[4]/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.907       7.038         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17637
 CLMA_315_673/Y2                   td                    0.229       7.267 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_6/gateop_perm/Y
                                   net (fanout=1)        0.737       8.004         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17646
 CLMA_327_666/B4                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[5]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   8.004         Logic Levels: 7  
                                                                                   Logic: 1.249ns(23.276%), Route: 4.117ns(76.724%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149     995.851 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642     996.493         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143     996.636 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515     997.151         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.245     997.396 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=1743)     0.392     997.788         ntR2486          
 CLMA_327_666/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[5]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         4.783    1002.571                          
 clock uncertainty                                      -0.150    1002.421                          

 Setup time                                             -0.134    1002.287                          

 Data required time                                               1002.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.287                          
 Data arrival time                                                   8.004                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.283                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/I5
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.203
  Launch Clock Delay      :  2.652
  Clock Pessimism Removal :  4.654

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=1743)     0.473       2.652         ntR2486          
 CLMA_339_612/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK

 CLMA_339_612/Q0                   tco                   0.203       2.855 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=228)      0.606       3.461         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_done
 CLMA_327_582/Y0                   td                    0.224       3.685 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=1)        0.286       3.971         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/w_phy_cke [0]
 CLMA_315_583/Y2                   td                    0.096       4.067 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_4/LUT6_inst_perm/L6
                                   net (fanout=1)        0.285       4.352         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/_N54625
 CLMA_327_582/Y3                   td                    0.074       4.426 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_5/LUT6_inst_perm/L6
                                   net (fanout=2)        0.398       4.824         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/read_cmd [0]
 CLMA_327_582/Y1                   td                    0.108       4.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[0]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=18)       0.598       5.530         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [0]
 CLMA_315_594/CR0                  td                    0.224       5.754 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_5[2]_2/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.578       6.332         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N52619_2
 CLMS_309_607/CR0                  td                    0.256       6.588 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[2]_muxf7_perm/L7
                                   net (fanout=5)        0.486       7.074         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [2]
 CLMA_327_594/Y0                   td                    0.074       7.148 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[2]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=2)        0.244       7.392         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [2]
 CLMA_327_594/Y3                   td                    0.212       7.604 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[10]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.245       7.849         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16224
 CLMA_327_594/B5                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   7.849         Logic Levels: 8  
                                                                                   Logic: 1.471ns(28.305%), Route: 3.726ns(71.695%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149     995.851 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642     996.493         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143     996.636 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515     997.151         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.245     997.396 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=1429)     0.401     997.797         ntR2485          
 CLMA_327_594/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         4.654    1002.451                          
 clock uncertainty                                      -0.150    1002.301                          

 Setup time                                             -0.113    1002.188                          

 Data required time                                               1002.188                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.188                          
 Data arrival time                                                   7.849                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.339                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[13]/opit_0_inv_32X2DL6QL5Q/WADDR[3]
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.624
  Launch Clock Delay      :  -2.227
  Clock Pessimism Removal :  -4.824

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149      -4.149 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      -3.507         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143      -3.364 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515      -2.849         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.245      -2.604 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=1429)     0.377      -2.227         ntR2485          
 CLMA_267_510/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/CLK

 CLMA_267_510/Q3                   tco                   0.158      -2.069 f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=19)       0.233      -1.836         ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [3]
 CLMS_267_505/D3                                                           f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[13]/opit_0_inv_32X2DL6QL5Q/WADDR[3]

 Data arrival time                                                  -1.836         Logic Levels: 0  
                                                                                   Logic: 0.158ns(40.409%), Route: 0.233ns(59.591%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=1429)     0.445       2.624         ntR2485          
 CLMS_267_505/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[13]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -4.824      -2.200                          
 clock uncertainty                                       0.000      -2.200                          

 Hold time                                               0.228      -1.972                          

 Data required time                                                 -1.972                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -1.972                          
 Data arrival time                                                  -1.836                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.136                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[42]/opit_0_inv_32X2DL6QL5Q/WADDR[3]
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.624
  Launch Clock Delay      :  -2.227
  Clock Pessimism Removal :  -4.824

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149      -4.149 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      -3.507         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143      -3.364 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515      -2.849         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.245      -2.604 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=1429)     0.377      -2.227         ntR2485          
 CLMA_267_510/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/CLK

 CLMA_267_510/Q3                   tco                   0.158      -2.069 f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=19)       0.233      -1.836         ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [3]
 CLMS_267_505/D3                                                           f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[42]/opit_0_inv_32X2DL6QL5Q/WADDR[3]

 Data arrival time                                                  -1.836         Logic Levels: 0  
                                                                                   Logic: 0.158ns(40.409%), Route: 0.233ns(59.591%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=1429)     0.445       2.624         ntR2485          
 CLMS_267_505/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[42]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -4.824      -2.200                          
 clock uncertainty                                       0.000      -2.200                          

 Hold time                                               0.228      -1.972                          

 Data required time                                                 -1.972                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -1.972                          
 Data arrival time                                                  -1.836                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.136                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[24]/opit_0_inv/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[29]/opit_0_inv_32X2DL6QL5Q/DIH
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.634
  Launch Clock Delay      :  -2.221
  Clock Pessimism Removal :  -4.824

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149      -4.149 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      -3.507         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143      -3.364 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515      -2.849         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.245      -2.604 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=1429)     0.383      -2.221         ntR2485          
 CLMA_261_552/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[24]/opit_0_inv/CLK

 CLMA_261_552/Q2                   tco                   0.158      -2.063 f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[24]/opit_0_inv/Q
                                   net (fanout=2)        0.238      -1.825         ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/dcd_wr_addr [24]
 CLMS_267_559/AD                                                           f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[29]/opit_0_inv_32X2DL6QL5Q/DIH

 Data arrival time                                                  -1.825         Logic Levels: 0  
                                                                                   Logic: 0.158ns(39.899%), Route: 0.238ns(60.101%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=1429)     0.455       2.634         ntR2485          
 CLMS_267_559/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[29]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -4.824      -2.190                          
 clock uncertainty                                       0.000      -2.190                          

 Hold time                                               0.228      -1.962                          

 Data required time                                                 -1.962                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -1.962                          
 Data arrival time                                                  -1.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.137                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/genblk3[1].genblk1[3].trigger_1bit_inst/trig_en/opit_0_L6Q_perm/CLK
Endpoint    : debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt[9]/opit_0_AQ_perm/CIN
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.279  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.514
  Launch Clock Delay      :  4.111
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.882         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=224)      0.719       2.888         ntR2443          
 CLMA_303_486/CR1                  td                    0.227       3.115 r       CLKROUTE_158/CR  
                                   net (fanout=4)        0.996       4.111         ntR2455          
 CLMS_309_361/CLK                                                          r       debugtest_top_inst/genblk3[1].genblk1[3].trigger_1bit_inst/trig_en/opit_0_L6Q_perm/CLK

 CLMS_309_361/Q2                   tco                   0.203       4.314 r       debugtest_top_inst/genblk3[1].genblk1[3].trigger_1bit_inst/trig_en/opit_0_L6Q_perm/L6Q
                                   net (fanout=1)        0.674       4.988         debugtest_top_inst/trig_en [35]
 CLMA_285_372/Y0                   td                    0.074       5.062 r       debugtest_top_inst/N323_32/LUT6_inst_perm/L6
                                   net (fanout=1)        0.746       5.808         debugtest_top_inst/_N56384
 CLMS_291_409/Y1                   td                    0.179       5.987 r       debugtest_top_inst/N323_87/LUT6_inst_perm/L6
                                   net (fanout=1)        0.661       6.648         debugtest_top_inst/_N56439
 CLMA_303_342/Y2                   td                    0.093       6.741 f       debugtest_top_inst/N323_97/LUT6_inst_perm/L6
                                   net (fanout=7)        1.830       8.571         debugtest_top_inst/trig_all
 CLMA_309_312/Y0                   td                    0.096       8.667 r       debugtest_top_inst/generate_module[2].mydebugger_inst/state_reg[1]/opit_0_L5Q_perm/L6
                                   net (fanout=4)        0.270       8.937         debugtest_top_inst/generate_module[2].mydebugger_inst/nextstate [0]
 CLMA_309_318/Y2                   td                    0.096       9.033 r       debugtest_top_inst/generate_module[2].mydebugger_inst/N150/LUT6D_inst_perm/L6
                                   net (fanout=2)        2.054      11.087         debugtest_top_inst/generate_module[2].mydebugger_inst/N150
 CLMS_345_211/CR3                  td                    0.125      11.212 r       CLKROUTE_103/CR  
                                   net (fanout=2)        0.135      11.347         ntR2390          
 CLMS_345_211/CR1                  td                    0.227      11.574 r       CLKROUTE_102/CR  
                                   net (fanout=9)        1.612      13.186         ntR2389          
 CLMA_315_319/COUT                 td                    0.357      13.543 r       debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt[8]/opit_0_AQ/COUT
                                   net (fanout=1)        0.000      13.543         debugtest_top_inst/generate_module[2].mydebugger_inst/_N11958
 CLMA_315_325/CIN                                                          r       debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt[9]/opit_0_AQ_perm/CIN

 Data arrival time                                                  13.543         Logic Levels: 8  
                                                                                   Logic: 1.450ns(15.373%), Route: 7.982ns(84.627%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.143    1001.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515    1001.606         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=224)      0.498    1002.349         ntR2443          
 CLMA_315_468/CR2                  td                    0.190    1002.539 r       CLKROUTE_170/CR  
                                   net (fanout=2)        0.975    1003.514         ntR2458          
 CLMA_315_325/CLK                                                          r       debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt[9]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.318    1003.832                          
 clock uncertainty                                      -0.150    1003.682                          

 Setup time                                             -0.111    1003.571                          

 Data required time                                               1003.571                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.571                          
 Data arrival time                                                  13.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       990.028                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/genblk3[1].genblk1[3].trigger_1bit_inst/trig_en/opit_0_L6Q_perm/CLK
Endpoint    : debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt[0]/opit_0_L6Q_perm/I0
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.279  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.514
  Launch Clock Delay      :  4.111
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.882         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=224)      0.719       2.888         ntR2443          
 CLMA_303_486/CR1                  td                    0.227       3.115 r       CLKROUTE_158/CR  
                                   net (fanout=4)        0.996       4.111         ntR2455          
 CLMS_309_361/CLK                                                          r       debugtest_top_inst/genblk3[1].genblk1[3].trigger_1bit_inst/trig_en/opit_0_L6Q_perm/CLK

 CLMS_309_361/Q2                   tco                   0.203       4.314 r       debugtest_top_inst/genblk3[1].genblk1[3].trigger_1bit_inst/trig_en/opit_0_L6Q_perm/L6Q
                                   net (fanout=1)        0.674       4.988         debugtest_top_inst/trig_en [35]
 CLMA_285_372/Y0                   td                    0.074       5.062 r       debugtest_top_inst/N323_32/LUT6_inst_perm/L6
                                   net (fanout=1)        0.746       5.808         debugtest_top_inst/_N56384
 CLMS_291_409/Y1                   td                    0.179       5.987 r       debugtest_top_inst/N323_87/LUT6_inst_perm/L6
                                   net (fanout=1)        0.661       6.648         debugtest_top_inst/_N56439
 CLMA_303_342/Y2                   td                    0.093       6.741 f       debugtest_top_inst/N323_97/LUT6_inst_perm/L6
                                   net (fanout=7)        1.830       8.571         debugtest_top_inst/trig_all
 CLMA_309_312/Y0                   td                    0.096       8.667 r       debugtest_top_inst/generate_module[2].mydebugger_inst/state_reg[1]/opit_0_L5Q_perm/L6
                                   net (fanout=4)        0.270       8.937         debugtest_top_inst/generate_module[2].mydebugger_inst/nextstate [0]
 CLMA_309_318/Y2                   td                    0.096       9.033 r       debugtest_top_inst/generate_module[2].mydebugger_inst/N150/LUT6D_inst_perm/L6
                                   net (fanout=2)        2.054      11.087         debugtest_top_inst/generate_module[2].mydebugger_inst/N150
 CLMS_345_211/CR3                  td                    0.125      11.212 r       CLKROUTE_103/CR  
                                   net (fanout=2)        0.135      11.347         ntR2390          
 CLMS_345_211/CR1                  td                    0.227      11.574 r       CLKROUTE_102/CR  
                                   net (fanout=9)        1.632      13.206         ntR2389          
 CLMA_315_325/B0                                                           r       debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt[0]/opit_0_L6Q_perm/I0

 Data arrival time                                                  13.206         Logic Levels: 7  
                                                                                   Logic: 1.093ns(12.018%), Route: 8.002ns(87.982%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.143    1001.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515    1001.606         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=224)      0.498    1002.349         ntR2443          
 CLMA_315_468/CR2                  td                    0.190    1002.539 r       CLKROUTE_170/CR  
                                   net (fanout=2)        0.975    1003.514         ntR2458          
 CLMA_315_325/CLK                                                          r       debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt[0]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.318    1003.832                          
 clock uncertainty                                      -0.150    1003.682                          

 Setup time                                             -0.267    1003.415                          

 Data required time                                               1003.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.415                          
 Data arrival time                                                  13.206                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       990.209                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/genblk3[1].genblk1[3].trigger_1bit_inst/trig_en/opit_0_L6Q_perm/CLK
Endpoint    : debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt[9]/opit_0_AQ_perm/I1
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.279  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.514
  Launch Clock Delay      :  4.111
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.882         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=224)      0.719       2.888         ntR2443          
 CLMA_303_486/CR1                  td                    0.227       3.115 r       CLKROUTE_158/CR  
                                   net (fanout=4)        0.996       4.111         ntR2455          
 CLMS_309_361/CLK                                                          r       debugtest_top_inst/genblk3[1].genblk1[3].trigger_1bit_inst/trig_en/opit_0_L6Q_perm/CLK

 CLMS_309_361/Q2                   tco                   0.203       4.314 r       debugtest_top_inst/genblk3[1].genblk1[3].trigger_1bit_inst/trig_en/opit_0_L6Q_perm/L6Q
                                   net (fanout=1)        0.674       4.988         debugtest_top_inst/trig_en [35]
 CLMA_285_372/Y0                   td                    0.074       5.062 r       debugtest_top_inst/N323_32/LUT6_inst_perm/L6
                                   net (fanout=1)        0.746       5.808         debugtest_top_inst/_N56384
 CLMS_291_409/Y1                   td                    0.179       5.987 r       debugtest_top_inst/N323_87/LUT6_inst_perm/L6
                                   net (fanout=1)        0.661       6.648         debugtest_top_inst/_N56439
 CLMA_303_342/Y2                   td                    0.093       6.741 f       debugtest_top_inst/N323_97/LUT6_inst_perm/L6
                                   net (fanout=7)        1.830       8.571         debugtest_top_inst/trig_all
 CLMA_309_312/Y0                   td                    0.096       8.667 r       debugtest_top_inst/generate_module[2].mydebugger_inst/state_reg[1]/opit_0_L5Q_perm/L6
                                   net (fanout=4)        0.270       8.937         debugtest_top_inst/generate_module[2].mydebugger_inst/nextstate [0]
 CLMA_309_318/Y2                   td                    0.096       9.033 r       debugtest_top_inst/generate_module[2].mydebugger_inst/N150/LUT6D_inst_perm/L6
                                   net (fanout=2)        2.054      11.087         debugtest_top_inst/generate_module[2].mydebugger_inst/N150
 CLMS_345_211/CR3                  td                    0.125      11.212 r       CLKROUTE_103/CR  
                                   net (fanout=2)        0.135      11.347         ntR2390          
 CLMS_345_211/CR1                  td                    0.227      11.574 r       CLKROUTE_102/CR  
                                   net (fanout=9)        1.632      13.206         ntR2389          
 CLMA_315_325/A1                                                           r       debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt[9]/opit_0_AQ_perm/I1

 Data arrival time                                                  13.206         Logic Levels: 7  
                                                                                   Logic: 1.093ns(12.018%), Route: 8.002ns(87.982%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.143    1001.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515    1001.606         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=224)      0.498    1002.349         ntR2443          
 CLMA_315_468/CR2                  td                    0.190    1002.539 r       CLKROUTE_170/CR  
                                   net (fanout=2)        0.975    1003.514         ntR2458          
 CLMA_315_325/CLK                                                          r       debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt[9]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.318    1003.832                          
 clock uncertainty                                      -0.150    1003.682                          

 Setup time                                             -0.267    1003.415                          

 Data required time                                               1003.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.415                          
 Data arrival time                                                  13.206                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       990.209                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/generate_module[1].mydebugger_inst/trigdone/opit_0/CLK
Endpoint    : debugtest_top_inst/generate_module[1].mydebugger_inst/rxaddr[0]/opit_0_L6Q_LUT6DQL5_perm/CE
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.692  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.255
  Launch Clock Delay      :  2.245
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.143       1.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       1.606         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=224)      0.394       2.245         ntR2443          
 CLMA_303_325/CLK                                                          r       debugtest_top_inst/generate_module[1].mydebugger_inst/trigdone/opit_0/CLK

 CLMA_303_325/CR1                  tco                   0.174       2.419 f       debugtest_top_inst/generate_module[1].mydebugger_inst/trigdone/opit_0/Q
                                   net (fanout=5)        0.158       2.577         debugtest_top_inst/trigdone [1]
 CLMA_303_330/Y2                   td                    0.071       2.648 f       debugtest_top_inst/generate_module[1].mydebugger_inst/N282/LUT6_inst_perm/L6
                                   net (fanout=5)        0.536       3.184         debugtest_top_inst/generate_module[1].mydebugger_inst/N282
 CLMA_249_336/CE                                                           f       debugtest_top_inst/generate_module[1].mydebugger_inst/rxaddr[0]/opit_0_L6Q_LUT6DQL5_perm/CE

 Data arrival time                                                   3.184         Logic Levels: 1  
                                                                                   Logic: 0.245ns(26.092%), Route: 0.694ns(73.908%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.882         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=224)      0.604       2.773         ntR2443          
 CLMA_243_336/CR0                  td                    0.220       2.993 r       CLKROUTE_166/CR  
                                   net (fanout=1)        0.262       3.255         ntR2449          
 CLMA_249_336/CLK                                                          r       debugtest_top_inst/generate_module[1].mydebugger_inst/rxaddr[0]/opit_0_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                        -0.318       2.937                          
 clock uncertainty                                       0.000       2.937                          

 Hold time                                              -0.064       2.873                          

 Data required time                                                  2.873                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.873                          
 Data arrival time                                                   3.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.311                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK
Endpoint    : vga_ctrl_inst/cnt_v[2]/opit_0_L6Q_perm/I4
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.613
  Launch Clock Delay      :  2.226
  Clock Pessimism Removal :  -0.387

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.143       1.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       1.606         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=224)      0.375       2.226         ntR2443          
 CLMA_273_408/CLK                                                          r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK

 CLMA_273_408/CR2                  tco                   0.173       2.399 f       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/L5Q
                                   net (fanout=6)        0.141       2.540         vga_ctrl_inst/cnt_v [0]
 CLMA_273_408/B4                                                           f       vga_ctrl_inst/cnt_v[2]/opit_0_L6Q_perm/I4

 Data arrival time                                                   2.540         Logic Levels: 0  
                                                                                   Logic: 0.173ns(55.096%), Route: 0.141ns(44.904%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.882         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=224)      0.444       2.613         ntR2443          
 CLMA_273_408/CLK                                                          r       vga_ctrl_inst/cnt_v[2]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.387       2.226                          
 clock uncertainty                                       0.000       2.226                          

 Hold time                                              -0.036       2.190                          

 Data required time                                                  2.190                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.190                          
 Data arrival time                                                   2.540                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.350                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_read_inst/cnt_cmd_bit[3]/opit_0_L6QL5Q_perm/CLK
Endpoint    : sd_ctrl_inst/sd_read_inst/cnt_cmd_bit[4]/opit_0_L6Q_perm/I4
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.606
  Launch Clock Delay      :  2.220
  Clock Pessimism Removal :  -0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.143       1.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       1.606         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=153)      0.369       2.220         ntR2444          
 CLMA_261_733/CLK                                                          r       sd_ctrl_inst/sd_read_inst/cnt_cmd_bit[3]/opit_0_L6QL5Q_perm/CLK

 CLMA_261_733/CR1                  tco                   0.174       2.394 f       sd_ctrl_inst/sd_read_inst/cnt_cmd_bit[3]/opit_0_L6QL5Q_perm/L5Q
                                   net (fanout=8)        0.165       2.559         sd_ctrl_inst/sd_read_inst/cnt_cmd_bit [3]
 CLMA_261_745/A4                                                           f       sd_ctrl_inst/sd_read_inst/cnt_cmd_bit[4]/opit_0_L6Q_perm/I4

 Data arrival time                                                   2.559         Logic Levels: 0  
                                                                                   Logic: 0.174ns(51.327%), Route: 0.165ns(48.673%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.882         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=153)      0.437       2.606         ntR2444          
 CLMA_261_745/CLK                                                          r       sd_ctrl_inst/sd_read_inst/cnt_cmd_bit[4]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.359       2.247                          
 clock uncertainty                                       0.000       2.247                          

 Hold time                                              -0.040       2.207                          

 Data required time                                                  2.207                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.207                          
 Data arrival time                                                   2.559                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.352                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[15]/opit_0_AQ_perm/RS
Path Group  : hdmi_top|sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.285
  Launch Clock Delay      :  3.829
  Clock Pessimism Removal :  0.479

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.455       3.829         ntR2482          
 CLMA_315_205/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_315_205/Q0                   tco                   0.203       4.032 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=1)        0.249       4.281         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/wtchdg_rstn_0
 CLMA_315_216/Y0                   td                    0.224       4.505 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[10]/opit_0_inv_L6Q_LUT6DL5Q_perm/L6
                                   net (fanout=13)       0.438       4.943         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N0
 CLMA_327_210/RSCO                 td                    0.098       5.041 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.041         ntR814           
 CLMA_327_216/RSCO                 td                    0.075       5.116 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_AQ/RSCO
                                   net (fanout=4)        0.000       5.116         ntR813           
 CLMA_327_222/RSCI                                                         r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[15]/opit_0_AQ_perm/RS

 Data arrival time                                                   5.116         Logic Levels: 3  
                                                                                   Logic: 0.600ns(46.620%), Route: 0.687ns(53.380%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052    1001.977         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530    1002.650         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.245    1002.895 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.390    1003.285         ntR2482          
 CLMA_327_222/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[15]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.479    1003.764                          
 clock uncertainty                                      -0.050    1003.714                          

 Recovery time                                          -0.226    1003.488                          

 Data required time                                               1003.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.488                          
 Data arrival time                                                   5.116                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.372                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg[1]/opit_0_L6QL5Q_perm/RS
Path Group  : hdmi_top|sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.285
  Launch Clock Delay      :  3.829
  Clock Pessimism Removal :  0.479

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.455       3.829         ntR2482          
 CLMA_315_205/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_315_205/Q0                   tco                   0.203       4.032 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=1)        0.249       4.281         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/wtchdg_rstn_0
 CLMA_315_216/Y0                   td                    0.224       4.505 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[10]/opit_0_inv_L6Q_LUT6DL5Q_perm/L6
                                   net (fanout=13)       0.438       4.943         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N0
 CLMA_327_210/RSCO                 td                    0.098       5.041 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.041         ntR814           
 CLMA_327_216/RSCO                 td                    0.075       5.116 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_AQ/RSCO
                                   net (fanout=4)        0.000       5.116         ntR813           
 CLMA_327_222/RSCI                                                         r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg[1]/opit_0_L6QL5Q_perm/RS

 Data arrival time                                                   5.116         Logic Levels: 3  
                                                                                   Logic: 0.600ns(46.620%), Route: 0.687ns(53.380%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052    1001.977         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530    1002.650         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.245    1002.895 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.390    1003.285         ntR2482          
 CLMA_327_222/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg[1]/opit_0_L6QL5Q_perm/CLK
 clock pessimism                                         0.479    1003.764                          
 clock uncertainty                                      -0.050    1003.714                          

 Recovery time                                          -0.226    1003.488                          

 Data required time                                               1003.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.488                          
 Data arrival time                                                   5.116                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.372                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L6Q_perm/RS
Path Group  : hdmi_top|sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.285
  Launch Clock Delay      :  3.829
  Clock Pessimism Removal :  0.479

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.455       3.829         ntR2482          
 CLMA_315_205/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_315_205/Q0                   tco                   0.203       4.032 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=1)        0.249       4.281         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/wtchdg_rstn_0
 CLMA_315_216/Y0                   td                    0.224       4.505 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[10]/opit_0_inv_L6Q_LUT6DL5Q_perm/L6
                                   net (fanout=13)       0.561       5.066         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N0
 CLMS_327_223/RS                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L6Q_perm/RS

 Data arrival time                                                   5.066         Logic Levels: 1  
                                                                                   Logic: 0.427ns(34.519%), Route: 0.810ns(65.481%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052    1001.977         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530    1002.650         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.245    1002.895 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.390    1003.285         ntR2482          
 CLMS_327_223/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.479    1003.764                          
 clock uncertainty                                      -0.050    1003.714                          

 Recovery time                                          -0.226    1003.488                          

 Data required time                                               1003.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.488                          
 Data arrival time                                                   5.066                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.422                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_srl/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[5]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : hdmi_top|sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.832
  Launch Clock Delay      :  3.282
  Clock Pessimism Removal :  -0.520

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052       1.977         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.650         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.245       2.895 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.387       3.282         ntR2482          
 CLMA_315_217/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_srl/CLK

 CLMA_315_217/CR0                  tco                   0.173       3.455 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_srl/CR0
                                   net (fanout=20)       0.145       3.600         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/s_pll_rstn_0
 CLMA_315_223/RS                                                           f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[5]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   3.600         Logic Levels: 0  
                                                                                   Logic: 0.173ns(54.403%), Route: 0.145ns(45.597%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.458       3.832         ntR2482          
 CLMA_315_223/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[5]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.520       3.312                          
 clock uncertainty                                       0.000       3.312                          

 Removal time                                           -0.064       3.248                          

 Data required time                                                  3.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.248                          
 Data arrival time                                                   3.600                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.352                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_srl/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[10]/opit_0_inv_L6Q_LUT6DL5Q_perm/RS
Path Group  : hdmi_top|sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.831
  Launch Clock Delay      :  3.282
  Clock Pessimism Removal :  -0.520

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052       1.977         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.650         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.245       2.895 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.387       3.282         ntR2482          
 CLMA_315_217/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_srl/CLK

 CLMA_315_217/CR0                  tco                   0.173       3.455 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_srl/CR0
                                   net (fanout=20)       0.144       3.599         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/s_pll_rstn_0
 CLMA_315_216/RS                                                           f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[10]/opit_0_inv_L6Q_LUT6DL5Q_perm/RS

 Data arrival time                                                   3.599         Logic Levels: 0  
                                                                                   Logic: 0.173ns(54.574%), Route: 0.144ns(45.426%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.457       3.831         ntR2482          
 CLMA_315_216/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[10]/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK
 clock pessimism                                        -0.520       3.311                          
 clock uncertainty                                       0.000       3.311                          

 Removal time                                           -0.064       3.247                          

 Data required time                                                  3.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.247                          
 Data arrival time                                                   3.599                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.352                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_srl/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[11]/opit_0_inv_AQ_perm/RS
Path Group  : hdmi_top|sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.832
  Launch Clock Delay      :  3.282
  Clock Pessimism Removal :  -0.520

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052       1.977         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.650         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.245       2.895 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.387       3.282         ntR2482          
 CLMA_315_217/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_srl/CLK

 CLMA_315_217/CR0                  tco                   0.173       3.455 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_srl/CR0
                                   net (fanout=20)       0.145       3.600         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/s_pll_rstn_0
 CLMA_315_223/RS                                                           f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[11]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   3.600         Logic Levels: 0  
                                                                                   Logic: 0.173ns(54.403%), Route: 0.145ns(45.597%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.458       3.832         ntR2482          
 CLMA_315_223/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.520       3.312                          
 clock uncertainty                                       0.000       3.312                          

 Removal time                                           -0.064       3.248                          

 Data required time                                                  3.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.248                          
 Data arrival time                                                   3.600                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.352                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_inv_AQ_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.250
  Launch Clock Delay      :  2.637
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.468       2.637         ntR2479          
 CLMA_21_714/CLK                                                           r       rstn_1ms[12]/opit_0_inv_AQ_perm/CLK

 CLMA_21_714/Q1                    tco                   0.203       2.840 r       rstn_1ms[10]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.269       3.109         rstn_1ms[10]     
 CLMA_21_709/Y2                    td                    0.229       3.338 r       N101_11/gateop_perm/L6
                                   net (fanout=3)        0.547       3.885         _N53118          
 CLMA_21_696/Y1                    td                    0.108       3.993 r       ms7210_ctrl_iic_top_inst/N0/LUT6_inst_perm/L6
                                   net (fanout=1)        0.406       4.399         ms7210_ctrl_iic_top_inst/N0
 CLMA_27_702/RS                                                            r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS

 Data arrival time                                                   4.399         Logic Levels: 2  
                                                                                   Logic: 0.540ns(30.647%), Route: 1.222ns(69.353%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143    1001.091 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1001.606         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.399    1002.250         ntR2479          
 CLMA_27_702/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.318    1002.568                          
 clock uncertainty                                      -0.150    1002.418                          

 Recovery time                                          -0.226    1002.192                          

 Data required time                                               1002.192                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.192                          
 Data arrival time                                                   4.399                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.793                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK
Endpoint    : hd_scl_obuf/opit_1/OSR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.522
  Launch Clock Delay      :  2.639
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.470       2.639         ntR2479          
 CLMA_27_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK

 CLMA_27_696/Q0                    tco                   0.203       2.842 r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.654       3.496         ms7210_ctrl_iic_top_inst/iic_dri/trans_en
 IOLHR_16_696/OSR_IOLHR                                                    r       hd_scl_obuf/opit_1/OSR_IOLHR

 Data arrival time                                                   3.496         Logic Levels: 0  
                                                                                   Logic: 0.203ns(23.687%), Route: 0.654ns(76.313%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143    1001.091 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1001.606         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.671    1002.522         ntR2479          
 IOLHR_16_696/OCLK                                                         r       hd_scl_obuf/opit_1/OCLK
 clock pessimism                                         0.318    1002.840                          
 clock uncertainty                                      -0.150    1002.690                          

 Recovery time                                          -0.292    1002.398                          

 Data required time                                               1002.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.398                          
 Data arrival time                                                   3.496                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.902                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.163  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.485
  Launch Clock Delay      :  2.640
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.471       2.640         ntR2479          
 CLMS_27_691/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK

 CLMS_27_691/Q3                    tco                   0.203       2.843 r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=13)       0.563       3.406         ms7210_ctrl_iic_top_inst/iic_dri/state_reg [4]
 IOLHR_16_690/ISR_IOLHR                                                    r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR

 Data arrival time                                                   3.406         Logic Levels: 0  
                                                                                   Logic: 0.203ns(26.501%), Route: 0.563ns(73.499%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143    1001.091 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1001.606         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.634    1002.485         ntR2479          
 IOLHR_16_690/ICLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ICLK
 clock pessimism                                         0.318    1002.803                          
 clock uncertainty                                      -0.150    1002.653                          

 Recovery time                                          -0.253    1002.400                          

 Data required time                                               1002.400                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.400                          
 Data arrival time                                                   3.406                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.994                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.343  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.913
  Launch Clock Delay      :  2.252
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143       1.091 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       1.606         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.401       2.252         ntR2479          
 CLMS_27_691/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK

 CLMS_27_691/Q3                    tco                   0.158       2.410 f       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=13)       0.304       2.714         ms7210_ctrl_iic_top_inst/iic_dri/state_reg [4]
 IOLHR_16_690/ISR_IOLHR                                                    f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR

 Data arrival time                                                   2.714         Logic Levels: 0  
                                                                                   Logic: 0.158ns(34.199%), Route: 0.304ns(65.801%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.744       2.913         ntR2479          
 IOLHR_16_690/ICLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ICLK
 clock pessimism                                        -0.318       2.595                          
 clock uncertainty                                       0.000       2.595                          

 Removal time                                            0.012       2.607                          

 Data required time                                                  2.607                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.607                          
 Data arrival time                                                   2.714                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.107                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK
Endpoint    : hd_scl_obuf/opit_1/OSR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.384  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.953
  Launch Clock Delay      :  2.251
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143       1.091 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       1.606         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.400       2.251         ntR2479          
 CLMA_27_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK

 CLMA_27_696/Q0                    tco                   0.158       2.409 f       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.415       2.824         ms7210_ctrl_iic_top_inst/iic_dri/trans_en
 IOLHR_16_696/OSR_IOLHR                                                    f       hd_scl_obuf/opit_1/OSR_IOLHR

 Data arrival time                                                   2.824         Logic Levels: 0  
                                                                                   Logic: 0.158ns(27.574%), Route: 0.415ns(72.426%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.784       2.953         ntR2479          
 IOLHR_16_696/OCLK                                                         r       hd_scl_obuf/opit_1/OCLK
 clock pessimism                                        -0.318       2.635                          
 clock uncertainty                                       0.000       2.635                          

 Removal time                                           -0.082       2.553                          

 Data required time                                                  2.553                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.553                          
 Data arrival time                                                   2.824                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.271                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.638
  Launch Clock Delay      :  2.248
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143       1.091 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       1.606         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.397       2.248         ntR2479          
 CLMA_21_720/CLK                                                           r       rstn_1ms[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_21_720/Q1                    tco                   0.158       2.406 f       rstn_1ms[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=5)        0.257       2.663         rstn_1ms[0]      
 CLMA_21_696/Y1                    td                    0.143       2.806 f       ms7210_ctrl_iic_top_inst/N0/LUT6_inst_perm/L6
                                   net (fanout=1)        0.223       3.029         ms7210_ctrl_iic_top_inst/N0
 CLMA_27_702/RS                                                            f       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS

 Data arrival time                                                   3.029         Logic Levels: 1  
                                                                                   Logic: 0.301ns(38.540%), Route: 0.480ns(61.460%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.469       2.638         ntR2479          
 CLMA_27_702/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.318       2.320                          
 clock uncertainty                                       0.000       2.320                          

 Removal time                                           -0.064       2.256                          

 Data required time                                                  2.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.256                          
 Data arrival time                                                   3.029                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.773                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv_L6QQ_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.942
  Launch Clock Delay      :  2.274
  Clock Pessimism Removal :  0.136

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.464       2.274         ntR2477          
 CLMA_291_588/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_291_588/CR0                  tco                   0.249       2.523 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=52)       1.503       4.026         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/logic_rstn
 CLMA_357_667/RS                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv_L6QQ_perm/RS

 Data arrival time                                                   4.026         Logic Levels: 0  
                                                                                   Logic: 0.249ns(14.212%), Route: 1.503ns(85.788%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642    1000.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.143    1000.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_534/CLKOUT               td                    0.245    1001.545 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=21)       0.397    1001.942         ntR2478          
 CLMA_357_667/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv_L6QQ_perm/CLK
 clock pessimism                                         0.136    1002.078                          
 clock uncertainty                                      -0.150    1001.928                          

 Recovery time                                          -0.226    1001.702                          

 Data required time                                               1001.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.702                          
 Data arrival time                                                   4.026                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.676                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.935
  Launch Clock Delay      :  2.274
  Clock Pessimism Removal :  0.265

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.464       2.274         ntR2477          
 CLMA_291_588/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_291_588/CR0                  tco                   0.202       2.476 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=52)       1.499       3.975         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/logic_rstn
 CLMS_339_505/RSCO                 td                    0.094       4.069 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[4]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.069         ntR805           
 CLMS_339_511/RSCO                 td                    0.075       4.144 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[8]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       4.144         ntR804           
 CLMS_339_517/RSCI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/RS

 Data arrival time                                                   4.144         Logic Levels: 2  
                                                                                   Logic: 0.371ns(19.840%), Route: 1.499ns(80.160%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642    1000.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.143    1000.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.245    1001.545 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.390    1001.935         ntR2477          
 CLMS_339_517/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK
 clock pessimism                                         0.265    1002.200                          
 clock uncertainty                                      -0.150    1002.050                          

 Recovery time                                          -0.226    1001.824                          

 Data required time                                               1001.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.824                          
 Data arrival time                                                   4.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.680                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[9]/opit_0_inv_AQ_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.935
  Launch Clock Delay      :  2.274
  Clock Pessimism Removal :  0.265

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.464       2.274         ntR2477          
 CLMA_291_588/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_291_588/CR0                  tco                   0.202       2.476 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=52)       1.499       3.975         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/logic_rstn
 CLMS_339_505/RSCO                 td                    0.094       4.069 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[4]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.069         ntR805           
 CLMS_339_511/RSCO                 td                    0.075       4.144 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[8]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       4.144         ntR804           
 CLMS_339_517/RSCI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[9]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   4.144         Logic Levels: 2  
                                                                                   Logic: 0.371ns(19.840%), Route: 1.499ns(80.160%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642    1000.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.143    1000.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.245    1001.545 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.390    1001.935         ntR2477          
 CLMS_339_517/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[9]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.265    1002.200                          
 clock uncertainty                                      -0.150    1002.050                          

 Recovery time                                          -0.226    1001.824                          

 Data required time                                               1001.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.824                          
 Data arrival time                                                   4.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.680                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[0]/opit_0_inv_L6Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.275
  Launch Clock Delay      :  1.939
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       0.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.143       0.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.245       1.545 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.394       1.939         ntR2477          
 CLMA_291_588/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_291_588/CR0                  tco                   0.173       2.112 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=52)       0.245       2.357         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/logic_rstn
 CLMS_285_601/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[0]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.357         Logic Levels: 0  
                                                                                   Logic: 0.173ns(41.388%), Route: 0.245ns(58.612%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.465       2.275         ntR2477          
 CLMS_285_601/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.306       1.969                          
 clock uncertainty                                       0.000       1.969                          

 Removal time                                           -0.064       1.905                          

 Data required time                                                  1.905                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.905                          
 Data arrival time                                                   2.357                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.452                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[4]/opit_0_inv_AQ_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.275
  Launch Clock Delay      :  1.939
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       0.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.143       0.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.245       1.545 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.394       1.939         ntR2477          
 CLMA_291_588/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_291_588/CR0                  tco                   0.173       2.112 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=52)       0.245       2.357         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/logic_rstn
 CLMA_285_600/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[4]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   2.357         Logic Levels: 0  
                                                                                   Logic: 0.173ns(41.388%), Route: 0.245ns(58.612%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.465       2.275         ntR2477          
 CLMA_285_600/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[4]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.306       1.969                          
 clock uncertainty                                       0.000       1.969                          

 Removal time                                           -0.064       1.905                          

 Data required time                                                  1.905                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.905                          
 Data arrival time                                                   2.357                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.452                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.273
  Launch Clock Delay      :  1.932
  Clock Pessimism Removal :  -0.265

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       0.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.143       0.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.245       1.545 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.387       1.932         ntR2477          
 CLMA_261_577/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_261_577/CR0                  tco                   0.173       2.105 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=33)       0.293       2.398         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_seq_rstn
 CLMS_291_583/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.398         Logic Levels: 0  
                                                                                   Logic: 0.173ns(37.124%), Route: 0.293ns(62.876%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.463       2.273         ntR2477          
 CLMS_291_583/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.265       2.008                          
 clock uncertainty                                       0.000       2.008                          

 Removal time                                           -0.064       1.944                          

 Data required time                                                  1.944                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.944                          
 Data arrival time                                                   2.398                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.454                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[3]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.234  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.246
  Launch Clock Delay      :  2.642
  Clock Pessimism Removal :  4.654

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=1429)     0.463       2.642         ntR2485          
 CLMA_285_588/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_285_588/CR0                  tco                   0.202       2.844 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=723)      2.236       5.080         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_357_744/RSCO                 td                    0.094       5.174 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[25]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       5.174         ntR517           
 CLMA_357_750/RSCO                 td                    0.075       5.249 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[45]/opit_0_inv/RSCO
                                   net (fanout=6)        0.000       5.249         ntR516           
 CLMA_357_756/RSCO                 td                    0.075       5.324 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/slip_en/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       5.324         ntR515           
 CLMA_357_768/RSCO                 td                    0.075       5.399 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[60]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.399         ntR514           
 CLMA_357_774/RSCO                 td                    0.075       5.474 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[59]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.474         ntR513           
 CLMA_357_780/RSCO                 td                    0.075       5.549 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[32]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       5.549         ntR512           
 CLMA_357_786/RSCO                 td                    0.075       5.624 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt[3]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       5.624         ntR511           
 CLMA_357_792/RSCO                 td                    0.075       5.699 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[60]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       5.699         ntR510           
 CLMA_357_798/RSCO                 td                    0.075       5.774 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[8]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=4)        0.000       5.774         ntR509           
 CLMA_357_804/RSCO                 td                    0.075       5.849 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.849         ntR508           
 CLMA_357_810/RSCI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[3]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   5.849         Logic Levels: 10 
                                                                                   Logic: 0.971ns(30.278%), Route: 2.236ns(69.722%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149     995.851 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642     996.493         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143     996.636 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515     997.151         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.245     997.396 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=1743)     0.358     997.754         ntR2486          
 CLMA_357_810/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[3]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         4.654    1002.408                          
 clock uncertainty                                      -0.150    1002.258                          

 Recovery time                                          -0.226    1002.032                          

 Data required time                                               1002.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.032                          
 Data arrival time                                                   5.849                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.183                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[4]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.234  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.246
  Launch Clock Delay      :  2.642
  Clock Pessimism Removal :  4.654

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=1429)     0.463       2.642         ntR2485          
 CLMA_285_588/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_285_588/CR0                  tco                   0.202       2.844 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=723)      2.236       5.080         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_357_744/RSCO                 td                    0.094       5.174 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[25]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       5.174         ntR517           
 CLMA_357_750/RSCO                 td                    0.075       5.249 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[45]/opit_0_inv/RSCO
                                   net (fanout=6)        0.000       5.249         ntR516           
 CLMA_357_756/RSCO                 td                    0.075       5.324 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/slip_en/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       5.324         ntR515           
 CLMA_357_768/RSCO                 td                    0.075       5.399 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[60]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.399         ntR514           
 CLMA_357_774/RSCO                 td                    0.075       5.474 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[59]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.474         ntR513           
 CLMA_357_780/RSCO                 td                    0.075       5.549 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[32]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       5.549         ntR512           
 CLMA_357_786/RSCO                 td                    0.075       5.624 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt[3]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       5.624         ntR511           
 CLMA_357_792/RSCO                 td                    0.075       5.699 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[60]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       5.699         ntR510           
 CLMA_357_798/RSCO                 td                    0.075       5.774 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[8]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=4)        0.000       5.774         ntR509           
 CLMA_357_804/RSCO                 td                    0.075       5.849 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.849         ntR508           
 CLMA_357_810/RSCI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[4]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   5.849         Logic Levels: 10 
                                                                                   Logic: 0.971ns(30.278%), Route: 2.236ns(69.722%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149     995.851 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642     996.493         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143     996.636 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515     997.151         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.245     997.396 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=1743)     0.358     997.754         ntR2486          
 CLMA_357_810/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[4]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         4.654    1002.408                          
 clock uncertainty                                      -0.150    1002.258                          

 Recovery time                                          -0.226    1002.032                          

 Data required time                                               1002.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.032                          
 Data arrival time                                                   5.849                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.183                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[5]/opit_0_inv_L5Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.234  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.246
  Launch Clock Delay      :  2.642
  Clock Pessimism Removal :  4.654

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=1429)     0.463       2.642         ntR2485          
 CLMA_285_588/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_285_588/CR0                  tco                   0.202       2.844 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=723)      2.236       5.080         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_357_744/RSCO                 td                    0.094       5.174 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[25]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       5.174         ntR517           
 CLMA_357_750/RSCO                 td                    0.075       5.249 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[45]/opit_0_inv/RSCO
                                   net (fanout=6)        0.000       5.249         ntR516           
 CLMA_357_756/RSCO                 td                    0.075       5.324 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/slip_en/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       5.324         ntR515           
 CLMA_357_768/RSCO                 td                    0.075       5.399 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[60]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.399         ntR514           
 CLMA_357_774/RSCO                 td                    0.075       5.474 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[59]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.474         ntR513           
 CLMA_357_780/RSCO                 td                    0.075       5.549 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[32]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       5.549         ntR512           
 CLMA_357_786/RSCO                 td                    0.075       5.624 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt[3]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       5.624         ntR511           
 CLMA_357_792/RSCO                 td                    0.075       5.699 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[60]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       5.699         ntR510           
 CLMA_357_798/RSCO                 td                    0.075       5.774 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[8]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=4)        0.000       5.774         ntR509           
 CLMA_357_804/RSCO                 td                    0.075       5.849 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.849         ntR508           
 CLMA_357_810/RSCI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.849         Logic Levels: 10 
                                                                                   Logic: 0.971ns(30.278%), Route: 2.236ns(69.722%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149     995.851 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642     996.493         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143     996.636 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515     997.151         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.245     997.396 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=1743)     0.358     997.754         ntR2486          
 CLMA_357_810/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         4.654    1002.408                          
 clock uncertainty                                      -0.150    1002.258                          

 Recovery time                                          -0.226    1002.032                          

 Data required time                                               1002.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.032                          
 Data arrival time                                                   5.849                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.183                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L6Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.640
  Launch Clock Delay      :  -2.211
  Clock Pessimism Removal :  -4.654

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149      -4.149 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      -3.507         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143      -3.364 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515      -2.849         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.245      -2.604 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=1429)     0.393      -2.211         ntR2485          
 CLMA_285_588/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_285_588/CR0                  tco                   0.173      -2.038 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=723)      0.288      -1.750         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_rst_n
 CLMS_285_631/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                  -1.750         Logic Levels: 0  
                                                                                   Logic: 0.173ns(37.527%), Route: 0.288ns(62.473%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=1743)     0.461       2.640         ntR2486          
 CLMS_285_631/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -4.654      -2.014                          
 clock uncertainty                                       0.000      -2.014                          

 Removal time                                           -0.064      -2.078                          

 Data required time                                                 -2.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -2.078                          
 Data arrival time                                                  -1.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.328                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_lock/opit_0_inv_L6Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.632
  Launch Clock Delay      :  -2.221
  Clock Pessimism Removal :  -4.824

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149      -4.149 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      -3.507         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143      -3.364 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515      -2.849         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.245      -2.604 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=1429)     0.383      -2.221         ntR2485          
 CLMA_351_462/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_351_462/CR0                  tco                   0.173      -2.048 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=5)        0.143      -1.905         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_rstn_synced
 CLMS_351_463/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_lock/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                  -1.905         Logic Levels: 0  
                                                                                   Logic: 0.173ns(54.747%), Route: 0.143ns(45.253%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=1429)     0.453       2.632         ntR2485          
 CLMS_351_463/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_lock/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -4.824      -2.192                          
 clock uncertainty                                       0.000      -2.192                          

 Removal time                                           -0.064      -2.256                          

 Data required time                                                 -2.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -2.256                          
 Data arrival time                                                  -1.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.351                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_up_dnb_d[0]/opit_0_inv_srl/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.632
  Launch Clock Delay      :  -2.221
  Clock Pessimism Removal :  -4.824

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149      -4.149 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      -3.507         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143      -3.364 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515      -2.849         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.245      -2.604 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=1429)     0.383      -2.221         ntR2485          
 CLMA_351_462/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_351_462/CR0                  tco                   0.173      -2.048 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=5)        0.143      -1.905         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_rstn_synced
 CLMS_351_463/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_up_dnb_d[0]/opit_0_inv_srl/RS

 Data arrival time                                                  -1.905         Logic Levels: 0  
                                                                                   Logic: 0.173ns(54.747%), Route: 0.143ns(45.253%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=1429)     0.453       2.632         ntR2485          
 CLMS_351_463/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_up_dnb_d[0]/opit_0_inv_srl/CLK
 clock pessimism                                        -4.824      -2.192                          
 clock uncertainty                                       0.000      -2.192                          

 Removal time                                           -0.064      -2.256                          

 Data required time                                                 -2.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -2.256                          
 Data arrival time                                                  -1.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.351                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/cnt_wait[25]/opit_0_AQ_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.221
  Launch Clock Delay      :  2.606
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.882         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=153)      0.437       2.606         ntR2444          
 CLMA_243_726/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMA_243_726/Q0                   tco                   0.203       2.809 r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.577       3.386         nt_led[7]        
 CLMA_249_769/Y0                   td                    0.108       3.494 r       data_rd_ctrl_inst/N92/gateop_perm/L6
                                   net (fanout=11)       1.993       5.487         data_rd_ctrl_inst/N92
 CLMA_261_691/RSCO                 td                    0.098       5.585 r       data_rd_ctrl_inst/cnt_wait[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.585         ntR173           
 CLMA_261_697/RSCO                 td                    0.075       5.660 r       data_rd_ctrl_inst/cnt_wait[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.660         ntR172           
 CLMA_261_703/RSCO                 td                    0.075       5.735 r       data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.735         ntR171           
 CLMA_261_709/RSCO                 td                    0.075       5.810 r       data_rd_ctrl_inst/cnt_wait[16]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.810         ntR170           
 CLMA_261_715/RSCO                 td                    0.075       5.885 r       data_rd_ctrl_inst/cnt_wait[20]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.885         ntR169           
 CLMA_261_721/RSCO                 td                    0.075       5.960 r       data_rd_ctrl_inst/cnt_wait[24]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.960         ntR168           
 CLMA_261_727/RSCI                                                         r       data_rd_ctrl_inst/cnt_wait[25]/opit_0_AQ_perm/RS

 Data arrival time                                                   5.960         Logic Levels: 7  
                                                                                   Logic: 0.784ns(23.375%), Route: 2.570ns(76.625%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.143    1001.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515    1001.606         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=153)      0.370    1002.221         ntR2444          
 CLMA_261_727/CLK                                                          r       data_rd_ctrl_inst/cnt_wait[25]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.318    1002.539                          
 clock uncertainty                                      -0.150    1002.389                          

 Recovery time                                          -0.226    1002.163                          

 Data required time                                               1002.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.163                          
 Data arrival time                                                   5.960                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.203                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/rd_en/opit_0_L6QL5Q1_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.221
  Launch Clock Delay      :  2.606
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.882         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=153)      0.437       2.606         ntR2444          
 CLMA_243_726/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMA_243_726/Q0                   tco                   0.203       2.809 r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.577       3.386         nt_led[7]        
 CLMA_249_769/Y0                   td                    0.108       3.494 r       data_rd_ctrl_inst/N92/gateop_perm/L6
                                   net (fanout=11)       1.993       5.487         data_rd_ctrl_inst/N92
 CLMA_261_691/RSCO                 td                    0.098       5.585 r       data_rd_ctrl_inst/cnt_wait[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.585         ntR173           
 CLMA_261_697/RSCO                 td                    0.075       5.660 r       data_rd_ctrl_inst/cnt_wait[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.660         ntR172           
 CLMA_261_703/RSCO                 td                    0.075       5.735 r       data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.735         ntR171           
 CLMA_261_709/RSCO                 td                    0.075       5.810 r       data_rd_ctrl_inst/cnt_wait[16]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.810         ntR170           
 CLMA_261_715/RSCO                 td                    0.075       5.885 r       data_rd_ctrl_inst/cnt_wait[20]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.885         ntR169           
 CLMA_261_721/RSCO                 td                    0.075       5.960 r       data_rd_ctrl_inst/cnt_wait[24]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.960         ntR168           
 CLMA_261_727/RSCI                                                         r       data_rd_ctrl_inst/rd_en/opit_0_L6QL5Q1_perm/RS

 Data arrival time                                                   5.960         Logic Levels: 7  
                                                                                   Logic: 0.784ns(23.375%), Route: 2.570ns(76.625%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.143    1001.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515    1001.606         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=153)      0.370    1002.221         ntR2444          
 CLMA_261_727/CLK                                                          r       data_rd_ctrl_inst/rd_en/opit_0_L6QL5Q1_perm/CLK
 clock pessimism                                         0.318    1002.539                          
 clock uncertainty                                      -0.150    1002.389                          

 Recovery time                                          -0.226    1002.163                          

 Data required time                                               1002.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.163                          
 Data arrival time                                                   5.960                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.203                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/state_reg[1]/opit_0_L6Q_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.221
  Launch Clock Delay      :  2.606
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.882         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=153)      0.437       2.606         ntR2444          
 CLMA_243_726/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMA_243_726/Q0                   tco                   0.203       2.809 r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.577       3.386         nt_led[7]        
 CLMA_249_769/Y0                   td                    0.108       3.494 r       data_rd_ctrl_inst/N92/gateop_perm/L6
                                   net (fanout=11)       1.993       5.487         data_rd_ctrl_inst/N92
 CLMA_261_691/RSCO                 td                    0.098       5.585 r       data_rd_ctrl_inst/cnt_wait[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.585         ntR173           
 CLMA_261_697/RSCO                 td                    0.075       5.660 r       data_rd_ctrl_inst/cnt_wait[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.660         ntR172           
 CLMA_261_703/RSCO                 td                    0.075       5.735 r       data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.735         ntR171           
 CLMA_261_709/RSCO                 td                    0.075       5.810 r       data_rd_ctrl_inst/cnt_wait[16]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.810         ntR170           
 CLMA_261_715/RSCO                 td                    0.075       5.885 r       data_rd_ctrl_inst/cnt_wait[20]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.885         ntR169           
 CLMA_261_721/RSCO                 td                    0.075       5.960 r       data_rd_ctrl_inst/cnt_wait[24]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.960         ntR168           
 CLMA_261_727/RSCI                                                         r       data_rd_ctrl_inst/state_reg[1]/opit_0_L6Q_perm/RS

 Data arrival time                                                   5.960         Logic Levels: 7  
                                                                                   Logic: 0.784ns(23.375%), Route: 2.570ns(76.625%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.143    1001.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515    1001.606         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=153)      0.370    1002.221         ntR2444          
 CLMA_261_727/CLK                                                          r       data_rd_ctrl_inst/state_reg[1]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.318    1002.539                          
 clock uncertainty                                      -0.150    1002.389                          

 Recovery time                                          -0.226    1002.163                          

 Data required time                                               1002.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.163                          
 Data arrival time                                                   5.960                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.203                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/rd_addr[4]/opit_0_AQ_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    1.108  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.644
  Launch Clock Delay      :  2.218
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.143       1.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       1.606         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=153)      0.367       2.218         ntR2444          
 CLMA_243_726/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMA_243_726/Q0                   tco                   0.158       2.376 f       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.387       2.763         nt_led[7]        
 CLMA_249_769/Y0                   td                    0.078       2.841 f       data_rd_ctrl_inst/N92/gateop_perm/L6
                                   net (fanout=11)       0.746       3.587         data_rd_ctrl_inst/N92
 CLMA_261_708/RSCO                 td                    0.071       3.658 f       data_rd_ctrl_inst/state_reg[0]/opit_0_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       3.658         ntR181           
 CLMA_261_714/RSCI                                                         f       data_rd_ctrl_inst/rd_addr[4]/opit_0_AQ_perm/RS

 Data arrival time                                                   3.658         Logic Levels: 2  
                                                                                   Logic: 0.307ns(21.319%), Route: 1.133ns(78.681%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.882         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=153)      0.580       2.749         ntR2444          
 CLMA_249_781/CR2                  td                    0.222       2.971 r       CLKROUTE_152/CR  
                                   net (fanout=4)        0.673       3.644         ntR2448          
 CLMA_261_714/CLK                                                          r       data_rd_ctrl_inst/rd_addr[4]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.318       3.326                          
 clock uncertainty                                       0.000       3.326                          

 Removal time                                           -0.064       3.262                          

 Data required time                                                  3.262                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.262                          
 Data arrival time                                                   3.658                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.396                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/cnt_wait[8]/opit_0_AQ_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    1.477  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.013
  Launch Clock Delay      :  2.218
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.143       1.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       1.606         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=153)      0.367       2.218         ntR2444          
 CLMA_243_726/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMA_243_726/Q0                   tco                   0.158       2.376 f       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.387       2.763         nt_led[7]        
 CLMA_249_769/Y0                   td                    0.078       2.841 f       data_rd_ctrl_inst/N92/gateop_perm/L6
                                   net (fanout=11)       1.308       4.149         data_rd_ctrl_inst/N92
 CLMA_261_691/RSCO                 td                    0.071       4.220 f       data_rd_ctrl_inst/cnt_wait[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       4.220         ntR173           
 CLMA_261_697/RSCI                                                         f       data_rd_ctrl_inst/cnt_wait[8]/opit_0_AQ_perm/RS

 Data arrival time                                                   4.220         Logic Levels: 2  
                                                                                   Logic: 0.307ns(15.335%), Route: 1.695ns(84.665%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.882         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=153)      0.580       2.749         ntR2444          
 CLMA_249_768/CR2                  td                    0.222       2.971 r       CLKROUTE_150/CR  
                                   net (fanout=4)        1.042       4.013         ntR2446          
 CLMA_261_697/CLK                                                          r       data_rd_ctrl_inst/cnt_wait[8]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.318       3.695                          
 clock uncertainty                                       0.000       3.695                          

 Removal time                                           -0.064       3.631                          

 Data required time                                                  3.631                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.631                          
 Data arrival time                                                   4.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.589                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/rd_addr[0]/opit_0_L6Q_LUT6DQL5_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.608
  Launch Clock Delay      :  2.218
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.143       1.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       1.606         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=153)      0.367       2.218         ntR2444          
 CLMA_243_726/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMA_243_726/Q0                   tco                   0.158       2.376 f       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.387       2.763         nt_led[7]        
 CLMA_249_769/Y0                   td                    0.078       2.841 f       data_rd_ctrl_inst/N92/gateop_perm/L6
                                   net (fanout=11)       0.385       3.226         data_rd_ctrl_inst/N92
 CLMA_249_721/RS                                                           f       data_rd_ctrl_inst/rd_addr[0]/opit_0_L6Q_LUT6DQL5_perm/RS

 Data arrival time                                                   3.226         Logic Levels: 1  
                                                                                   Logic: 0.236ns(23.413%), Route: 0.772ns(76.587%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.882         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=153)      0.439       2.608         ntR2444          
 CLMA_249_721/CLK                                                          r       data_rd_ctrl_inst/rd_addr[0]/opit_0_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                        -0.318       2.290                          
 clock uncertainty                                       0.000       2.290                          

 Removal time                                           -0.064       2.226                          

 Data required time                                                  2.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.226                          
 Data arrival time                                                   3.226                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.000                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : led[3] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.462       3.836         ntR2482          
 CLMS_345_217/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done/opit_0_inv_L6Q_perm/CLK

 CLMS_345_217/Q3                   tco                   0.203       4.039 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=3)        0.573       4.612         debugtest_top_inst/o_txlane_done_2
 CLMA_327_234/Y2                   td                    0.059       4.671 f       debugtest_top_inst/N333/gateop_perm/L6
                                   net (fanout=1)        4.391       9.062         nt_led[3]        
 IOLHR_16_1086/DO_P                td                    0.611       9.673 f       led_obuf[3]/opit_1/DO_P
                                   net (fanout=1)        0.000       9.673         led_obuf[3]/ntO  
 IOBS_0_1086/PAD                   td                    2.158      11.831 f       led_obuf[3]/opit_0/O
                                   net (fanout=1)        0.155      11.986         led[3]           
 E18                                                                       f       led[3] (port)    

 Data arrival time                                                  11.986         Logic Levels: 3  
                                                                                   Logic: 3.031ns(37.190%), Route: 5.119ns(62.810%)
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
Endpoint    : g_out[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.882         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=224)      0.455       2.624         ntR2443          
 DRM_298_522/CLKB[0]                                                       r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]

 DRM_298_522/QB0[5]                tco                   1.565       4.189 r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/QB0[5]
                                   net (fanout=1)        1.172       5.361         rd_data[5]       
 CLMA_309_414/Y0                   td                    0.108       5.469 r       debugtest_top_inst/genblk3[0].genblk1[10].trigger_1bit_inst/testport_d1/opit_0_L6QQ_perm/L6
                                   net (fanout=3)        2.331       7.800         nt_g_out[2]      
 IOLHR_16_378/DO_P                 td                    0.611       8.411 r       g_out_obuf[2]/opit_1/DO_P
                                   net (fanout=1)        0.000       8.411         g_out_obuf[2]/ntO
 IOBD_0_378/PAD                    td                    2.381      10.792 r       g_out_obuf[2]/opit_0/O
                                   net (fanout=1)        0.112      10.904         g_out[2]         
 R25                                                                       r       g_out[2] (port)  

 Data arrival time                                                  10.904         Logic Levels: 3  
                                                                                   Logic: 4.665ns(56.341%), Route: 3.615ns(43.659%)
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
Endpoint    : b_out[6] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.882         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=224)      0.455       2.624         ntR2443          
 DRM_298_522/CLKB[0]                                                       r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]

 DRM_298_522/QB0[3]                tco                   1.565       4.189 r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/QB0[3]
                                   net (fanout=1)        1.358       5.547         rd_data[3]       
 CLMA_285_432/Y3                   td                    0.096       5.643 r       debugtest_top_inst/genblk3[0].genblk1[6].trigger_1bit_inst/testport_d1/opit_0_L6QQ_perm/L6
                                   net (fanout=3)        1.964       7.607         nt_b_out[6]      
 IOLHR_16_324/DO_P                 td                    0.611       8.218 r       b_out_obuf[6]/opit_1/DO_P
                                   net (fanout=1)        0.000       8.218         b_out_obuf[6]/ntO
 IOBS_0_324/PAD                    td                    2.385      10.603 r       b_out_obuf[6]/opit_0/O
                                   net (fanout=1)        0.129      10.732         b_out[6]         
 R22                                                                       r       b_out[6] (port)  

 Data arrival time                                                  10.732         Logic Levels: 3  
                                                                                   Logic: 4.657ns(57.437%), Route: 3.451ns(42.563%)
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv_L6QQ_perm/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149      -4.149 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      -3.507         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143      -3.364 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515      -2.849         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.245      -2.604 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=1429)     0.404      -2.200         ntR2485          
 CLMA_357_583/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv_L6QQ_perm/CLK

 CLMA_357_583/CR3                  tco                   0.172      -2.028 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv_L6QQ_perm/L6QQ
                                   net (fanout=1)        0.157      -1.871         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_rst
 CLMA_357_589/Y0                   td                    0.139      -1.732 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N28/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.692      -1.040         nt_mem_rst_n     
 IOLHR_364_486/DO_P                td                    0.373      -0.667 r       mem_rst_n_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000      -0.667         mem_rst_n_obuf/ntO
 IOBS_372_486/PAD                  td                    0.861       0.194 r       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.165       0.359         mem_rst_n        
 H1                                                                        r       mem_rst_n (port) 

 Data arrival time                                                   0.359         Logic Levels: 3  
                                                                                   Logic: 1.545ns(60.375%), Route: 1.014ns(39.625%)
====================================================================================================

====================================================================================================

Startpoint  : hd_sda (port)
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/DI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K23                                                     0.000       0.000 f       hd_sda (port)    
                                   net (fanout=1)        0.100       0.100         nt_hd_sda        
 IOBS_0_690/DIN                    td                    0.646       0.746 f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_0/O
                                   net (fanout=1)        0.000       0.746         ms7210_ctrl_iic_top_inst.iic_sda_tri/ntI
 IOLHR_16_690/DI                                                           f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/DI

 Data arrival time                                                   0.746         Logic Levels: 1  
                                                                                   Logic: 0.646ns(86.595%), Route: 0.100ns(13.405%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[22] (port)
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/I2
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 B4                                                      0.000       0.000 f       mem_dq[22] (port)
                                   net (fanout=1)        0.180       0.180         nt_mem_dq[22]    
 IOBD_372_720/DIN                  td                    0.813       0.993 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.993         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOLHR_364_720/DI_TO_CLK           td                    0.704       1.697 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.217       1.914         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/dq_in_dly [6]
 CLMA_357_721/C2                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/I2

 Data arrival time                                                   1.914         Logic Levels: 2  
                                                                                   Logic: 1.517ns(79.258%), Route: 0.397ns(20.742%)
====================================================================================================

{hdmi_top|sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMS_309_211/CLK        debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[1]/opit_0_inv_L6QL5Q_perm/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMS_309_211/CLK        debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[1]/opit_0_inv_L6QL5Q_perm/CLK
 499.800     500.000         0.200           High Pulse Width  CLMS_309_211/CLK        debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[3]/opit_0_inv_L6QL5Q_perm/CLK
====================================================================================================

{PLL|u_pll/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.040     500.000         0.960           High Pulse Width  DRM_40_672/CLKA[0]      ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKA
 499.040     500.000         0.960           Low Pulse Width   DRM_40_672/CLKA[0]      ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKA
 499.040     500.000         0.960           Low Pulse Width   DRM_40_672/CLKB[0]      ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKB
====================================================================================================

{PLL_2|pll_inst/u_gpll/CLKOUT1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMA_249_745/CLK        sd_ctrl_inst/sd_init_inst/ack_data[0]/opit_0_srl/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMA_249_745/CLK        sd_ctrl_inst/sd_init_inst/ack_data[0]/opit_0_srl/CLK
 499.800     500.000         0.200           High Pulse Width  CLMA_249_745/CLK        sd_ctrl_inst/sd_init_inst/ack_data[2]/opit_0_srl/CLK
====================================================================================================

{ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.535     500.000         0.465           High Pulse Width  DDR_PHY_369_463/PHY_CLK_B_N
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/ddc_inst/CLKA
 499.535     500.000         0.465           Low Pulse Width   DDR_PHY_369_463/PHY_CLK_B_N
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/ddc_inst/CLKA
 499.535     500.000         0.465           High Pulse Width  TSERDES_371_463/SERCLK  ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_tserdes_ca0/oserdes_inst/SERCLK
====================================================================================================

{ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 497.850     500.000         2.150           Low Pulse Width   DDRPHY_CPD_369_310/PPLL_SYSCLK
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/cpd_inst/CLK_PHY
 497.850     500.000         2.150           High Pulse Width  DDRPHY_CPD_369_310/PPLL_SYSCLK
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/cpd_inst/CLK_PHY
 498.400     500.000         1.600           High Pulse Width  TSERDES_371_463/OCLKDIV ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_tserdes_ca0/oserdes_inst/OCLKDIV
====================================================================================================

{ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.535     500.000         0.465           Low Pulse Width   DDR_PHY_369_769/PHY_CLK_B_N
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY/CLKA
 499.535     500.000         0.465           High Pulse Width  DDR_PHY_369_769/PHY_CLK_B_N
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY/CLKA
 499.535     500.000         0.465           High Pulse Width  TSERDES_371_770/SERCLK  ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_tserdes0_dqs/oserdes_inst/SERCLK
====================================================================================================

{ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.400     500.000         1.600           High Pulse Width  IOLHR_364_774/ICLKDIV   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/ICLKDIV
 498.400     500.000         1.600           Low Pulse Width   IOLHR_364_774/ICLKDIV   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/ICLKDIV
 498.400     500.000         1.600           High Pulse Width  IOLHR_364_774/OCLKDIV   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/OCLKDIV
====================================================================================================

{ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMA_351_486/CLK        ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/opit_0_inv_srl/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMA_351_486/CLK        ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/opit_0_inv_srl/CLK
 499.800     500.000         0.200           High Pulse Width  CLMS_339_517/CLK        ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK
====================================================================================================

{ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.040     500.000         0.960           High Pulse Width  DRM_298_522/CLKA[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 499.040     500.000         0.960           Low Pulse Width   DRM_298_522/CLKA[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 499.040     500.000         0.960           High Pulse Width  DRM_298_492/CLKA[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
====================================================================================================

{PLL_2|pll_inst/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.040     500.000         0.960           High Pulse Width  DRM_298_522/CLKB[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 499.040     500.000         0.960           Low Pulse Width   DRM_298_522/CLKB[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 499.040     500.000         0.960           High Pulse Width  DRM_298_492/CLKB[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_L6Q_perm/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[7]/opit_0_L6Q_perm/I3
Path Group  : hdmi_top|sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.223
  Launch Clock Delay      :  2.613
  Clock Pessimism Removal :  0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.313       2.613         ntR2482          
 CLMS_327_199/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_L6Q_perm/CLK

 CLMS_327_199/Q0                   tco                   0.125       2.738 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.356       3.094         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [4]
 CLMA_315_216/Y1                   td                    0.122       3.216 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_14/LUT6_inst_perm/L6
                                   net (fanout=2)        0.144       3.360         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N48783
 CLMA_315_216/Y3                   td                    0.039       3.399 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_21/LUT6_inst_perm/L6
                                   net (fanout=7)        0.273       3.672         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109
 CLMS_327_223/Y2                   td                    0.066       3.738 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg[2]/opit_0_L6Q_perm/L6
                                   net (fanout=1)        0.232       3.970         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N9
 CLMA_333_216/Y1                   td                    0.066       4.036 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_2[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/L6
                                   net (fanout=19)       0.321       4.357         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N19296
 CLMS_327_199/Y2                   td                    0.070       4.427 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81_18_3/LUT6_inst_perm/L6
                                   net (fanout=4)        0.284       4.711         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N12885
 CLMA_315_210/B3                                                           f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[7]/opit_0_L6Q_perm/I3

 Data arrival time                                                   4.711         Logic Levels: 5  
                                                                                   Logic: 0.488ns(23.260%), Route: 1.610ns(76.740%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708    1001.330         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336    1001.763         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.195    1001.958 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.265    1002.223         ntR2482          
 CLMA_315_210/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[7]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.342    1002.565                          
 clock uncertainty                                      -0.050    1002.515                          

 Setup time                                             -0.080    1002.435                          

 Data required time                                               1002.435                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.435                          
 Data arrival time                                                   4.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.724                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_L6Q_perm/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_L6Q_perm/I4
Path Group  : hdmi_top|sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.223
  Launch Clock Delay      :  2.613
  Clock Pessimism Removal :  0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.313       2.613         ntR2482          
 CLMS_327_199/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_L6Q_perm/CLK

 CLMS_327_199/Q0                   tco                   0.125       2.738 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.356       3.094         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [4]
 CLMA_315_216/Y1                   td                    0.122       3.216 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_14/LUT6_inst_perm/L6
                                   net (fanout=2)        0.144       3.360         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N48783
 CLMA_315_216/Y3                   td                    0.039       3.399 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_21/LUT6_inst_perm/L6
                                   net (fanout=7)        0.273       3.672         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109
 CLMS_327_223/Y2                   td                    0.066       3.738 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg[2]/opit_0_L6Q_perm/L6
                                   net (fanout=1)        0.232       3.970         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N9
 CLMA_333_216/Y1                   td                    0.066       4.036 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_2[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/L6
                                   net (fanout=19)       0.321       4.357         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N19296
 CLMS_327_199/Y2                   td                    0.070       4.427 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81_18_3/LUT6_inst_perm/L6
                                   net (fanout=4)        0.284       4.711         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N12885
 CLMA_315_210/A4                                                           f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_L6Q_perm/I4

 Data arrival time                                                   4.711         Logic Levels: 5  
                                                                                   Logic: 0.488ns(23.260%), Route: 1.610ns(76.740%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708    1001.330         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336    1001.763         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.195    1001.958 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.265    1002.223         ntR2482          
 CLMA_315_210/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.342    1002.565                          
 clock uncertainty                                      -0.050    1002.515                          

 Setup time                                             -0.078    1002.437                          

 Data required time                                               1002.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.437                          
 Data arrival time                                                   4.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.726                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_L6Q_perm/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/P_PLLPOWERDOWN/opit_0_L6Q_LUT6DQL5Q_perm/I4
Path Group  : hdmi_top|sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.223
  Launch Clock Delay      :  2.613
  Clock Pessimism Removal :  0.375

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.313       2.613         ntR2482          
 CLMS_327_199/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_L6Q_perm/CLK

 CLMS_327_199/Q0                   tco                   0.125       2.738 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.356       3.094         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [4]
 CLMA_315_216/Y1                   td                    0.122       3.216 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_14/LUT6_inst_perm/L6
                                   net (fanout=2)        0.144       3.360         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N48783
 CLMA_315_216/Y3                   td                    0.039       3.399 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_21/LUT6_inst_perm/L6
                                   net (fanout=7)        0.273       3.672         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109
 CLMS_327_223/Y2                   td                    0.066       3.738 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg[2]/opit_0_L6Q_perm/L6
                                   net (fanout=1)        0.232       3.970         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N9
 CLMA_333_216/Y1                   td                    0.066       4.036 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_2[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/L6
                                   net (fanout=19)       0.321       4.357         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N19296
 CLMS_327_199/Y2                   td                    0.070       4.427 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81_18_3/LUT6_inst_perm/L6
                                   net (fanout=4)        0.215       4.642         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N12885
 CLMA_327_198/D4                                                           f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/P_PLLPOWERDOWN/opit_0_L6Q_LUT6DQL5Q_perm/I4

 Data arrival time                                                   4.642         Logic Levels: 5  
                                                                                   Logic: 0.488ns(24.051%), Route: 1.541ns(75.949%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708    1001.330         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336    1001.763         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.195    1001.958 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.265    1002.223         ntR2482          
 CLMA_327_198/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/P_PLLPOWERDOWN/opit_0_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.375    1002.598                          
 clock uncertainty                                      -0.050    1002.548                          

 Setup time                                             -0.076    1002.472                          

 Data required time                                               1002.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.472                          
 Data arrival time                                                   4.642                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.830                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg[1]/opit_0_inv_L6QL5_perm/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done/opit_0_inv_L6Q_perm/I5
Path Group  : hdmi_top|sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.620
  Launch Clock Delay      :  2.229
  Clock Pessimism Removal :  -0.390

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708       1.330         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336       1.763         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.195       1.958 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.271       2.229         ntR2482          
 CLMS_345_217/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg[1]/opit_0_inv_L6QL5_perm/CLK

 CLMS_345_217/Q0                   tco                   0.103       2.332 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg[1]/opit_0_inv_L6QL5_perm/L6Q
                                   net (fanout=7)        0.058       2.390         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg_alias [1]
 CLMS_345_217/D5                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   2.390         Logic Levels: 0  
                                                                                   Logic: 0.103ns(63.975%), Route: 0.058ns(36.025%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.320       2.620         ntR2482          
 CLMS_345_217/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.390       2.230                          
 clock uncertainty                                       0.000       2.230                          

 Hold time                                              -0.011       2.219                          

 Data required time                                                  2.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.219                          
 Data arrival time                                                   2.390                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.171                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/signal_b_ff/opit_0_inv/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/signal_b_neg/opit_0_inv_L6Q_LUT6DQL5Q_perm/I4
Path Group  : hdmi_top|sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.623
  Launch Clock Delay      :  2.233
  Clock Pessimism Removal :  -0.390

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708       1.330         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336       1.763         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.195       1.958 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.275       2.233         ntR2482          
 CLMA_339_240/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/signal_b_ff/opit_0_inv/CLK

 CLMA_339_240/Q1                   tco                   0.103       2.336 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/signal_b_ff/opit_0_inv/Q
                                   net (fanout=1)        0.056       2.392         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/signal_b_ff
 CLMA_339_240/A4                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/signal_b_neg/opit_0_inv_L6Q_LUT6DQL5Q_perm/I4

 Data arrival time                                                   2.392         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.780%), Route: 0.056ns(35.220%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.323       2.623         ntR2482          
 CLMA_339_240/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/signal_b_neg/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                        -0.390       2.233                          
 clock uncertainty                                       0.000       2.233                          

 Hold time                                              -0.015       2.218                          

 Data required time                                                  2.218                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.218                          
 Data arrival time                                                   2.392                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.174                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/P_TX_LANE_PD_DRIVER/opit_0_inv_L6Q_perm/I5
Path Group  : hdmi_top|sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.621
  Launch Clock Delay      :  2.231
  Clock Pessimism Removal :  -0.375

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708       1.330         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336       1.763         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.195       1.958 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.273       2.231         ntR2482          
 CLMA_351_216/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_351_216/CR0                  tco                   0.123       2.354 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg[2]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=7)        0.061       2.415         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg_alias [2]
 CLMS_351_217/C5                                                           f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/P_TX_LANE_PD_DRIVER/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   2.415         Logic Levels: 0  
                                                                                   Logic: 0.123ns(66.848%), Route: 0.061ns(33.152%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.321       2.621         ntR2482          
 CLMS_351_217/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/P_TX_LANE_PD_DRIVER/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.375       2.246                          
 clock uncertainty                                       0.000       2.246                          

 Hold time                                              -0.010       2.236                          

 Data required time                                                  2.236                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.236                          
 Data arrival time                                                   2.415                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.179                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[21]/opit_0_AQ_perm/RS
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.534
  Launch Clock Delay      :  1.819
  Clock Pessimism Removal :  0.269

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.328       1.819         ntR2479          
 CLMA_21_703/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/CLK

 CLMA_21_703/Q1                    tco                   0.125       1.944 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[18]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.326       2.270         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt [18]
 CLMA_21_690/Y2                    td                    0.070       2.340 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N403_12/LUT6_inst_perm/L6
                                   net (fanout=1)        0.075       2.415         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N53161
 CLMA_21_690/CR0                   td                    0.185       2.600 f       ms7210_ctrl_iic_top_inst/iic_dri/N80_0/gateop_LUT6DL5_perm/L5
                                   net (fanout=1)        0.160       2.760         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N53170
 CLMA_21_684/Y0                    td                    0.039       2.799 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N403_22/LUT6_inst_perm/L6
                                   net (fanout=4)        0.260       3.059         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N612 [0]
 CLMS_33_697/CR3                   td                    0.135       3.194 f       ms7210_ctrl_iic_top_inst/iic_dri/N499_inv/gateop_LUT6DL5_perm/L5
                                   net (fanout=5)        0.518       3.712         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N539
 CLMA_21_679/RSCO                  td                    0.057       3.769 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.769         ntR1110          
 CLMA_21_685/RSCO                  td                    0.051       3.820 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.820         ntR1109          
 CLMA_21_691/RSCO                  td                    0.051       3.871 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[12]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.871         ntR1108          
 CLMA_21_697/RSCO                  td                    0.051       3.922 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[16]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.922         ntR1107          
 CLMA_21_703/RSCO                  td                    0.051       3.973 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/RSCO
                                   net (fanout=1)        0.000       3.973         ntR1106          
 CLMA_21_709/RSCI                                                          f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[21]/opit_0_AQ_perm/RS

 Data arrival time                                                   3.973         Logic Levels: 9  
                                                                                   Logic: 0.815ns(37.837%), Route: 1.339ns(62.163%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097    1000.732 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.060         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.279    1001.534         ntR2479          
 CLMA_21_709/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[21]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.269    1001.803                          
 clock uncertainty                                      -0.150    1001.653                          

 Setup time                                             -0.069    1001.584                          

 Data required time                                               1001.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.584                          
 Data arrival time                                                   3.973                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.611                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_bit[1]/opit_0_L5Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/TX_DATA[0]
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.128  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.710
  Launch Clock Delay      :  1.818
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.327       1.818         ntR2479          
 CLMS_33_697/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_bit[1]/opit_0_L5Q_perm/CLK

 CLMS_33_697/CR1                   tco                   0.141       1.959 r       ms7210_ctrl_iic_top_inst/iic_dri/trans_bit[1]/opit_0_L5Q_perm/L5Q
                                   net (fanout=8)        0.324       2.283         ms7210_ctrl_iic_top_inst/iic_dri/trans_bit [1]
 CLMS_27_685/Y1                    td                    0.122       2.405 f       ms7210_ctrl_iic_top_inst/iic_dri/N120_4/LUT6_inst_perm/L6
                                   net (fanout=1)        0.322       2.727         ms7210_ctrl_iic_top_inst/iic_dri/_N13265
 CLMA_33_702/Y2                    td                    0.125       2.852 f       ms7210_ctrl_iic_top_inst/iic_dri/N493_and[0][2]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.296       3.148         ms7210_ctrl_iic_top_inst/iic_dri/_N18619
 CLMA_27_702/Y2                    td                    0.066       3.214 f       ms7210_ctrl_iic_top_inst/iic_dri/N493_or[0]_5/gateop_perm/L6
                                   net (fanout=1)        0.075       3.289         ms7210_ctrl_iic_top_inst/iic_dri/_N53228
 CLMA_27_702/Y3                    td                    0.066       3.355 f       ms7210_ctrl_iic_top_inst/iic_dri/N493_or[0]_6/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       3.515         ms7210_ctrl_iic_top_inst/iic_dri/N493
 CLMA_27_696/Y2                    td                    0.039       3.554 f       ms7210_ctrl_iic_top_inst/iic_dri/sda_out/opit_0_L6Q_perm/L6
                                   net (fanout=1)        0.309       3.863         ms7210_ctrl_iic_top_inst/iic_dri/_N52886
 IOLHR_16_690/TX_DATA[0]                                                   f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/TX_DATA[0]

 Data arrival time                                                   3.863         Logic Levels: 5  
                                                                                   Logic: 0.559ns(27.335%), Route: 1.486ns(72.665%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097    1000.732 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.060         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.455    1001.710         ntR2479          
 IOLHR_16_690/OCLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/OCLK
 clock pessimism                                         0.236    1001.946                          
 clock uncertainty                                      -0.150    1001.796                          

 Setup time                                             -0.290    1001.506                          

 Data required time                                               1001.506                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.506                          
 Data arrival time                                                   3.863                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.643                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/RS
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.535
  Launch Clock Delay      :  1.819
  Clock Pessimism Removal :  0.284

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.328       1.819         ntR2479          
 CLMA_21_703/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/CLK

 CLMA_21_703/Q1                    tco                   0.125       1.944 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[18]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.326       2.270         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt [18]
 CLMA_21_690/Y2                    td                    0.070       2.340 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N403_12/LUT6_inst_perm/L6
                                   net (fanout=1)        0.075       2.415         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N53161
 CLMA_21_690/CR0                   td                    0.185       2.600 f       ms7210_ctrl_iic_top_inst/iic_dri/N80_0/gateop_LUT6DL5_perm/L5
                                   net (fanout=1)        0.160       2.760         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N53170
 CLMA_21_684/Y0                    td                    0.039       2.799 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N403_22/LUT6_inst_perm/L6
                                   net (fanout=4)        0.260       3.059         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N612 [0]
 CLMS_33_697/CR3                   td                    0.128       3.187 r       ms7210_ctrl_iic_top_inst/iic_dri/N499_inv/gateop_LUT6DL5_perm/L5
                                   net (fanout=5)        0.482       3.669         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N539
 CLMA_21_679/RSCO                  td                    0.056       3.725 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.725         ntR1110          
 CLMA_21_685/RSCO                  td                    0.049       3.774 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.774         ntR1109          
 CLMA_21_691/RSCO                  td                    0.049       3.823 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[12]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.823         ntR1108          
 CLMA_21_697/RSCO                  td                    0.049       3.872 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[16]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.872         ntR1107          
 CLMA_21_703/RSCI                                                          r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/RS

 Data arrival time                                                   3.872         Logic Levels: 8  
                                                                                   Logic: 0.750ns(36.532%), Route: 1.303ns(63.468%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097    1000.732 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.060         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.280    1001.535         ntR2479          
 CLMA_21_703/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.284    1001.819                          
 clock uncertainty                                      -0.150    1001.669                          

 Setup time                                             -0.119    1001.550                          

 Data required time                                               1001.550                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.550                          
 Data arrival time                                                   3.872                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.678                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.221  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.993
  Launch Clock Delay      :  1.536
  Clock Pessimism Removal :  -0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097       0.732 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.060         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.281       1.536         ntR2479          
 CLMS_27_691/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK

 CLMS_27_691/Q3                    tco                   0.109       1.645 f       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=13)       0.217       1.862         ms7210_ctrl_iic_top_inst/iic_dri/state_reg [4]
 IOLHR_16_690/ISR_IOLHR                                                    f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR

 Data arrival time                                                   1.862         Logic Levels: 0  
                                                                                   Logic: 0.109ns(33.436%), Route: 0.217ns(66.564%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.502       1.993         ntR2479          
 IOLHR_16_690/ICLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ICLK
 clock pessimism                                        -0.236       1.757                          
 clock uncertainty                                       0.000       1.757                          

 Hold time                                              -0.019       1.738                          

 Data required time                                                  1.738                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.738                          
 Data arrival time                                                   1.862                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.124                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK
Endpoint    : hd_scl_obuf/opit_1/OSR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.248  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.019
  Launch Clock Delay      :  1.535
  Clock Pessimism Removal :  -0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097       0.732 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.060         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.280       1.535         ntR2479          
 CLMA_27_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK

 CLMA_27_696/Q0                    tco                   0.103       1.638 r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.293       1.931         ms7210_ctrl_iic_top_inst/iic_dri/trans_en
 IOLHR_16_696/OSR_IOLHR                                                    r       hd_scl_obuf/opit_1/OSR_IOLHR

 Data arrival time                                                   1.931         Logic Levels: 0  
                                                                                   Logic: 0.103ns(26.010%), Route: 0.293ns(73.990%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.528       2.019         ntR2479          
 IOLHR_16_696/OCLK                                                         r       hd_scl_obuf/opit_1/OCLK
 clock pessimism                                        -0.236       1.783                          
 clock uncertainty                                       0.000       1.783                          

 Hold time                                              -0.014       1.769                          

 Data required time                                                  1.769                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.769                          
 Data arrival time                                                   1.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.162                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/data_in[7]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/iic_dri/send_data[7]/opit_0_L6Q_perm/I4
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.822
  Launch Clock Delay      :  1.537
  Clock Pessimism Removal :  -0.269

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097       0.732 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.060         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.282       1.537         ntR2479          
 CLMA_33_678/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/data_in[7]/opit_0_inv_L6Q_perm/CLK

 CLMA_33_678/Q3                    tco                   0.103       1.640 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/data_in[7]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1)        0.056       1.696         ms7210_ctrl_iic_top_inst/data_in_tx [7]
 CLMS_33_679/C4                                                            r       ms7210_ctrl_iic_top_inst/iic_dri/send_data[7]/opit_0_L6Q_perm/I4

 Data arrival time                                                   1.696         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.780%), Route: 0.056ns(35.220%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.331       1.822         ntR2479          
 CLMS_33_679/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/send_data[7]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.269       1.553                          
 clock uncertainty                                       0.000       1.553                          

 Hold time                                              -0.024       1.529                          

 Data required time                                                  1.529                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.529                          
 Data arrival time                                                   1.696                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.167                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/cnt_ack_bit[1]/opit_0_L5Q_perm/CLK
Endpoint    : sd_ctrl_inst/sd_init_inst/ack_en/opit_0_L6Q_perm/I5
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.782
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.758       0.758         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.115       0.873 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_5      
 HCKB_213_526/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.291       1.782         ntR2476          
 CLMA_249_751/CLK                                                          r       sd_ctrl_inst/sd_init_inst/cnt_ack_bit[1]/opit_0_L5Q_perm/CLK

 CLMA_249_751/CR0                  tco                   0.140       1.922 r       sd_ctrl_inst/sd_init_inst/cnt_ack_bit[1]/opit_0_L5Q_perm/L5Q
                                   net (fanout=8)        0.404       2.326         sd_ctrl_inst/sd_init_inst/cnt_ack_bit [1]
 CLMA_249_751/Y0                   td                    0.100       2.426 f       sd_ctrl_inst/sd_init_inst/cnt_ack_bit[1]/opit_0_L5Q_perm/L6
                                   net (fanout=1)        0.164       2.590         sd_ctrl_inst/sd_init_inst/_N53509
 CLMS_243_745/Y3                   td                    0.066       2.656 f       sd_ctrl_inst/sd_init_inst/N289_13/gateop_perm/L6
                                   net (fanout=2)        0.147       2.803         sd_ctrl_inst/sd_init_inst/N289
 CLMA_243_744/B5                                                           f       sd_ctrl_inst/sd_init_inst/ack_en/opit_0_L6Q_perm/I5

 Data arrival time                                                   2.803         Logic Levels: 2  
                                                                                   Logic: 0.306ns(29.971%), Route: 0.715ns(70.029%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.635    1000.635         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.097    1000.732 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.060         ntclkbufg_5      
 HCKB_213_526/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.243    1001.498         ntR2476          
 CLMA_243_744/CLK                                                          r       sd_ctrl_inst/sd_init_inst/ack_en/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.236    1001.734                          
 clock uncertainty                                      -0.150    1001.584                          

 Setup time                                             -0.049    1001.535                          

 Data required time                                               1001.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.535                          
 Data arrival time                                                   2.803                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.732                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_read_inst/cnt_ack_bit[5]/opit_0_L6Q_perm/CLK
Endpoint    : sd_ctrl_inst/sd_read_inst/ack_data[0]/opit_0_srl/CE
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.501
  Launch Clock Delay      :  1.786
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.758       0.758         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.115       0.873 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_5      
 HCKB_213_526/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.295       1.786         ntR2476          
 CLMA_273_751/CLK                                                          r       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[5]/opit_0_L6Q_perm/CLK

 CLMA_273_751/Q0                   tco                   0.125       1.911 f       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[5]/opit_0_L6Q_perm/L6Q
                                   net (fanout=6)        0.399       2.310         sd_ctrl_inst/sd_read_inst/cnt_ack_bit [5]
 CLMS_267_751/Y3                   td                    0.104       2.414 r       sd_ctrl_inst/sd_read_inst/N414/LUT6_inst_perm/L6
                                   net (fanout=4)        0.310       2.724         sd_ctrl_inst/sd_read_inst/N414
 CLMA_267_750/CE                                                           r       sd_ctrl_inst/sd_read_inst/ack_data[0]/opit_0_srl/CE

 Data arrival time                                                   2.724         Logic Levels: 1  
                                                                                   Logic: 0.229ns(24.414%), Route: 0.709ns(75.586%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.635    1000.635         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.097    1000.732 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.060         ntclkbufg_5      
 HCKB_213_526/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.246    1001.501         ntR2476          
 CLMA_267_750/CLK                                                          r       sd_ctrl_inst/sd_read_inst/ack_data[0]/opit_0_srl/CLK
 clock pessimism                                         0.236    1001.737                          
 clock uncertainty                                      -0.150    1001.587                          

 Setup time                                             -0.116    1001.471                          

 Data required time                                               1001.471                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.471                          
 Data arrival time                                                   2.724                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.747                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_read_inst/cnt_ack_bit[5]/opit_0_L6Q_perm/CLK
Endpoint    : sd_ctrl_inst/sd_read_inst/ack_data[2]/opit_0_srl/CE
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.501
  Launch Clock Delay      :  1.786
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.758       0.758         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.115       0.873 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_5      
 HCKB_213_526/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.295       1.786         ntR2476          
 CLMA_273_751/CLK                                                          r       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[5]/opit_0_L6Q_perm/CLK

 CLMA_273_751/Q0                   tco                   0.125       1.911 f       sd_ctrl_inst/sd_read_inst/cnt_ack_bit[5]/opit_0_L6Q_perm/L6Q
                                   net (fanout=6)        0.399       2.310         sd_ctrl_inst/sd_read_inst/cnt_ack_bit [5]
 CLMS_267_751/Y3                   td                    0.104       2.414 r       sd_ctrl_inst/sd_read_inst/N414/LUT6_inst_perm/L6
                                   net (fanout=4)        0.310       2.724         sd_ctrl_inst/sd_read_inst/N414
 CLMA_267_750/CE                                                           r       sd_ctrl_inst/sd_read_inst/ack_data[2]/opit_0_srl/CE

 Data arrival time                                                   2.724         Logic Levels: 1  
                                                                                   Logic: 0.229ns(24.414%), Route: 0.709ns(75.586%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.635    1000.635         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.097    1000.732 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.060         ntclkbufg_5      
 HCKB_213_526/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.246    1001.501         ntR2476          
 CLMA_267_750/CLK                                                          r       sd_ctrl_inst/sd_read_inst/ack_data[2]/opit_0_srl/CLK
 clock pessimism                                         0.236    1001.737                          
 clock uncertainty                                      -0.150    1001.587                          

 Setup time                                             -0.116    1001.471                          

 Data required time                                               1001.471                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.471                          
 Data arrival time                                                   2.724                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.747                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_read_inst/byte_head[7]/opit_0_L6QL5Q_perm/CLK
Endpoint    : sd_ctrl_inst/sd_read_inst/byte_head[8]/opit_0_L6QL5Q_perm/I4
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.775
  Launch Clock Delay      :  1.491
  Clock Pessimism Removal :  -0.284

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.635       0.635         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.097       0.732 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.060         ntclkbufg_5      
 HCKB_213_526/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.236       1.491         ntR2476          
 CLMS_267_769/CLK                                                          r       sd_ctrl_inst/sd_read_inst/byte_head[7]/opit_0_L6QL5Q_perm/CLK

 CLMS_267_769/CR1                  tco                   0.123       1.614 r       sd_ctrl_inst/sd_read_inst/byte_head[7]/opit_0_L6QL5Q_perm/L5Q
                                   net (fanout=2)        0.109       1.723         sd_ctrl_inst/sd_read_inst/byte_head [7]
 CLMS_267_769/C4                                                           r       sd_ctrl_inst/sd_read_inst/byte_head[8]/opit_0_L6QL5Q_perm/I4

 Data arrival time                                                   1.723         Logic Levels: 0  
                                                                                   Logic: 0.123ns(53.017%), Route: 0.109ns(46.983%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.758       0.758         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.115       0.873 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_5      
 HCKB_213_526/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.284       1.775         ntR2476          
 CLMS_267_769/CLK                                                          r       sd_ctrl_inst/sd_read_inst/byte_head[8]/opit_0_L6QL5Q_perm/CLK
 clock pessimism                                        -0.284       1.491                          
 clock uncertainty                                       0.000       1.491                          

 Hold time                                              -0.018       1.473                          

 Data required time                                                  1.473                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.473                          
 Data arrival time                                                   1.723                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_read_inst/rd_data_reg[4]/opit_0_L6QL5Q_perm/CLK
Endpoint    : sd_ctrl_inst/sd_read_inst/rd_data_reg[6]/opit_0_L6QL5Q_perm/I3
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.775
  Launch Clock Delay      :  1.491
  Clock Pessimism Removal :  -0.284

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.635       0.635         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.097       0.732 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.060         ntclkbufg_5      
 HCKB_213_526/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.236       1.491         ntR2476          
 CLMS_309_781/CLK                                                          r       sd_ctrl_inst/sd_read_inst/rd_data_reg[4]/opit_0_L6QL5Q_perm/CLK

 CLMS_309_781/CR3                  tco                   0.120       1.611 r       sd_ctrl_inst/sd_read_inst/rd_data_reg[4]/opit_0_L6QL5Q_perm/L5Q
                                   net (fanout=2)        0.109       1.720         sd_ctrl_inst/sd_read_inst/rd_data_reg [4]
 CLMS_309_781/A3                                                           r       sd_ctrl_inst/sd_read_inst/rd_data_reg[6]/opit_0_L6QL5Q_perm/I3

 Data arrival time                                                   1.720         Logic Levels: 0  
                                                                                   Logic: 0.120ns(52.402%), Route: 0.109ns(47.598%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.758       0.758         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.115       0.873 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_5      
 HCKB_213_526/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.284       1.775         ntR2476          
 CLMS_309_781/CLK                                                          r       sd_ctrl_inst/sd_read_inst/rd_data_reg[6]/opit_0_L6QL5Q_perm/CLK
 clock pessimism                                        -0.284       1.491                          
 clock uncertainty                                       0.000       1.491                          

 Hold time                                              -0.021       1.470                          

 Data required time                                                  1.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.470                          
 Data arrival time                                                   1.720                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_read_inst/rd_data_reg[6]/opit_0_L6QL5Q_perm/CLK
Endpoint    : sd_ctrl_inst/sd_read_inst/rd_data_reg[8]/opit_0_L6QL5Q_perm/I3
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.775
  Launch Clock Delay      :  1.491
  Clock Pessimism Removal :  -0.284

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.635       0.635         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.097       0.732 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.060         ntclkbufg_5      
 HCKB_213_526/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.236       1.491         ntR2476          
 CLMS_309_781/CLK                                                          r       sd_ctrl_inst/sd_read_inst/rd_data_reg[6]/opit_0_L6QL5Q_perm/CLK

 CLMS_309_781/CR0                  tco                   0.123       1.614 f       sd_ctrl_inst/sd_read_inst/rd_data_reg[6]/opit_0_L6QL5Q_perm/L5Q
                                   net (fanout=2)        0.101       1.715         sd_ctrl_inst/sd_read_inst/rd_data_reg [6]
 CLMS_309_781/B3                                                           f       sd_ctrl_inst/sd_read_inst/rd_data_reg[8]/opit_0_L6QL5Q_perm/I3

 Data arrival time                                                   1.715         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.911%), Route: 0.101ns(45.089%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.758       0.758         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.115       0.873 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_5      
 HCKB_213_526/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=59)       0.284       1.775         ntR2476          
 CLMS_309_781/CLK                                                          r       sd_ctrl_inst/sd_read_inst/rd_data_reg[8]/opit_0_L6QL5Q_perm/CLK
 clock pessimism                                        -0.284       1.491                          
 clock uncertainty                                       0.000       1.491                          

 Hold time                                              -0.026       1.465                          

 Data required time                                                  1.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.465                          
 Data arrival time                                                   1.715                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.311
  Launch Clock Delay      :  1.556
  Clock Pessimism Removal :  0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.322       1.556         ntR2477          
 CLMA_285_594/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L6Q_perm/CLK

 CLMA_285_594/Q0                   tco                   0.125       1.681 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.252       1.933         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [17]
 CLMA_273_594/Y2                   td                    0.066       1.999 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.252       2.251         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N53347
 CLMA_285_594/Y1                   td                    0.125       2.376 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/L6
                                   net (fanout=11)       0.162       2.538         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_285_582/Y0                   td                    0.062       2.600 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/L6
                                   net (fanout=7)        0.246       2.846         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_273_588/CECO                 td                    0.088       2.934 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[12]/opit_0_inv_L6QL5Q_perm/CECO
                                   net (fanout=4)        0.000       2.934         ntR30            
 CLMA_273_594/CECI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   2.934         Logic Levels: 4  
                                                                                   Logic: 0.466ns(33.817%), Route: 0.912ns(66.183%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420    1000.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.097    1000.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1000.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.195    1001.040 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.271    1001.311         ntR2477          
 CLMA_273_594/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.194    1001.505                          
 clock uncertainty                                      -0.150    1001.355                          

 Setup time                                             -0.116    1001.239                          

 Data required time                                               1001.239                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.239                          
 Data arrival time                                                   2.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.305                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L6QL5Q_perm/CE
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.311
  Launch Clock Delay      :  1.556
  Clock Pessimism Removal :  0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.322       1.556         ntR2477          
 CLMA_285_594/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L6Q_perm/CLK

 CLMA_285_594/Q0                   tco                   0.125       1.681 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.252       1.933         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [17]
 CLMA_273_594/Y2                   td                    0.066       1.999 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.252       2.251         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N53347
 CLMA_285_594/Y1                   td                    0.125       2.376 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/L6
                                   net (fanout=11)       0.162       2.538         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_285_582/Y0                   td                    0.062       2.600 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/L6
                                   net (fanout=7)        0.246       2.846         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_273_588/CECO                 td                    0.088       2.934 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[12]/opit_0_inv_L6QL5Q_perm/CECO
                                   net (fanout=4)        0.000       2.934         ntR30            
 CLMA_273_594/CECI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L6QL5Q_perm/CE

 Data arrival time                                                   2.934         Logic Levels: 4  
                                                                                   Logic: 0.466ns(33.817%), Route: 0.912ns(66.183%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420    1000.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.097    1000.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1000.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.195    1001.040 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.271    1001.311         ntR2477          
 CLMA_273_594/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.194    1001.505                          
 clock uncertainty                                      -0.150    1001.355                          

 Setup time                                             -0.116    1001.239                          

 Data required time                                               1001.239                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.239                          
 Data arrival time                                                   2.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.305                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L6QL5Q_perm/CE
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.311
  Launch Clock Delay      :  1.556
  Clock Pessimism Removal :  0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.322       1.556         ntR2477          
 CLMA_285_594/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L6Q_perm/CLK

 CLMA_285_594/Q0                   tco                   0.125       1.681 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.252       1.933         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [17]
 CLMA_273_594/Y2                   td                    0.066       1.999 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.252       2.251         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N53347
 CLMA_285_594/Y1                   td                    0.125       2.376 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/L6
                                   net (fanout=11)       0.162       2.538         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_285_582/Y0                   td                    0.062       2.600 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/L6
                                   net (fanout=7)        0.246       2.846         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_273_588/CECO                 td                    0.088       2.934 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[12]/opit_0_inv_L6QL5Q_perm/CECO
                                   net (fanout=4)        0.000       2.934         ntR30            
 CLMA_273_594/CECI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L6QL5Q_perm/CE

 Data arrival time                                                   2.934         Logic Levels: 4  
                                                                                   Logic: 0.466ns(33.817%), Route: 0.912ns(66.183%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420    1000.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.097    1000.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1000.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.195    1001.040 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.271    1001.311         ntR2477          
 CLMA_273_594/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.194    1001.505                          
 clock uncertainty                                      -0.150    1001.355                          

 Setup time                                             -0.116    1001.239                          

 Data required time                                               1001.239                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.239                          
 Data arrival time                                                   2.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.305                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[8]/opit_0_inv_AQ_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[9]/opit_0_inv_AQ_perm/CIN
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.556
  Launch Clock Delay      :  1.316
  Clock Pessimism Removal :  -0.099

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       0.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.097       0.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       0.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.195       1.040 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.276       1.316         ntR2477          
 CLMA_285_606/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[8]/opit_0_inv_AQ_perm/CLK

 CLMA_285_606/Q3                   tco                   0.103       1.419 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[8]/opit_0_inv_AQ_perm/Q
                                   net (fanout=1)        0.056       1.475         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt [8]
 CLMA_285_606/COUT                 td                    0.135       1.610 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[8]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       1.610         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/_N10340
 CLMA_285_612/CIN                                                          f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[9]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   1.610         Logic Levels: 1  
                                                                                   Logic: 0.238ns(80.952%), Route: 0.056ns(19.048%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_534/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=21)       0.322       1.556         ntR2478          
 CLMA_285_612/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[12]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.099       1.457                          
 clock uncertainty                                       0.000       1.457                          

 Hold time                                              -0.007       1.450                          

 Data required time                                                  1.450                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.450                          
 Data arrival time                                                   1.610                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.160                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_calib_done_d[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[0]/opit_0_inv_L6Q_perm/I5
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.557
  Launch Clock Delay      :  1.311
  Clock Pessimism Removal :  -0.099

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       0.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.097       0.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       0.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_534/CLKOUT               td                    0.195       1.040 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=21)       0.271       1.311         ntR2478          
 CLMA_285_624/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_calib_done_d[0]/opit_0_inv_srl/CLK

 CLMA_285_624/CR2                  tco                   0.123       1.434 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_calib_done_d[0]/opit_0_inv_srl/CR0
                                   net (fanout=19)       0.183       1.617         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_calib_done_d [1]
 CLMS_285_601/A5                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[0]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   1.617         Logic Levels: 0  
                                                                                   Logic: 0.123ns(40.196%), Route: 0.183ns(59.804%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.323       1.557         ntR2477          
 CLMS_285_601/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.099       1.458                          
 clock uncertainty                                       0.000       1.458                          

 Hold time                                              -0.010       1.448                          

 Data required time                                                  1.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.448                          
 Data arrival time                                                   1.617                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.169                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L6Q_perm/I4
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.557
  Launch Clock Delay      :  1.315
  Clock Pessimism Removal :  -0.227

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       0.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.097       0.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       0.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.195       1.040 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.275       1.315         ntR2477          
 CLMA_303_582/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L6Q_perm/CLK

 CLMA_303_582/Q1                   tco                   0.103       1.418 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=5)        0.057       1.475         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_303_583/A4                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   1.475         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.375%), Route: 0.057ns(35.625%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.323       1.557         ntR2477          
 CLMA_303_583/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.227       1.330                          
 clock uncertainty                                       0.000       1.330                          

 Hold time                                              -0.024       1.306                          

 Data required time                                                  1.306                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.306                          
 Data arrival time                                                   1.475                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.169                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[5]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[5]/opit_0_inv_L6Q_perm/I4
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.180
  Launch Clock Delay      :  2.483
  Clock Pessimism Removal :  4.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=1743)     0.317       2.483         ntR2486          
 CLMS_309_667/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[5]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_309_667/CR0                  tco                   0.141       2.624 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[5]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.231       2.855         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt [5]
 CLMA_309_666/Y3                   td                    0.070       2.925 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N613_14/gateop_perm/L6
                                   net (fanout=1)        0.316       3.241         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N55544
 CLMS_309_661/Y1                   td                    0.070       3.311 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N613_16/gateop_perm/L6
                                   net (fanout=3)        0.160       3.471         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N613
 CLMA_309_666/Y0                   td                    0.070       3.541 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N197/LUT6D_inst_perm/L6
                                   net (fanout=7)        0.286       3.827         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N197_rnmt
 CLMA_333_661/Y3                   td                    0.070       3.897 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_65/LUT6_inst_perm/L6
                                   net (fanout=2)        0.160       4.057         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N47793
 CLMA_333_667/CR2                  td                    0.138       4.195 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_37/LUT6D_inst_perm/L5
                                   net (fanout=12)       0.317       4.512         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17606
 CLMS_327_679/Y2                   td                    0.070       4.582 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_49[4]/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.548       5.130         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17637
 CLMA_315_673/Y2                   td                    0.146       5.276 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_6/gateop_perm/Y
                                   net (fanout=1)        0.429       5.705         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/_N17646
 CLMA_327_666/B4                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[5]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   5.705         Logic Levels: 7  
                                                                                   Logic: 0.775ns(24.053%), Route: 2.447ns(75.947%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491     996.509 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420     996.929         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097     997.026 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328     997.354         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.195     997.549 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=1743)     0.271     997.820         ntR2486          
 CLMA_327_666/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[5]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         4.617    1002.437                          
 clock uncertainty                                      -0.150    1002.287                          

 Setup time                                             -0.076    1002.211                          

 Data required time                                               1002.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.211                          
 Data arrival time                                                   5.705                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.506                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/I4
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.146  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.170
  Launch Clock Delay      :  2.498
  Clock Pessimism Removal :  4.522

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=1743)     0.332       2.498         ntR2486          
 CLMA_339_612/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK

 CLMA_339_612/Q0                   tco                   0.125       2.623 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=228)      0.359       2.982         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_done
 CLMA_327_582/Y0                   td                    0.122       3.104 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=1)        0.186       3.290         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/w_phy_cke [0]
 CLMA_315_583/Y2                   td                    0.066       3.356 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_4/LUT6_inst_perm/L6
                                   net (fanout=1)        0.186       3.542         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/_N54625
 CLMA_327_582/Y3                   td                    0.039       3.581 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_5/LUT6_inst_perm/L6
                                   net (fanout=2)        0.230       3.811         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/read_cmd [0]
 CLMA_327_582/Y1                   td                    0.070       3.881 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[0]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=18)       0.346       4.227         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [0]
 CLMA_315_594/CR0                  td                    0.134       4.361 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_5[2]_2/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.319       4.680         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N52619_2
 CLMS_309_607/CR0                  td                    0.140       4.820 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[2]_muxf7_perm/L7
                                   net (fanout=5)        0.251       5.071         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [2]
 CLMA_315_588/Y2                   td                    0.066       5.137 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[3]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=1)        0.277       5.414         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [3]
 CLMS_327_601/Y0                   td                    0.039       5.453 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[11]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       5.613         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16225
 CLMA_327_594/C4                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   5.613         Logic Levels: 8  
                                                                                   Logic: 0.801ns(25.714%), Route: 2.314ns(74.286%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491     996.509 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420     996.929         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097     997.026 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328     997.354         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.195     997.549 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=1429)     0.281     997.830         ntR2485          
 CLMA_327_594/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         4.522    1002.352                          
 clock uncertainty                                      -0.150    1002.202                          

 Setup time                                             -0.079    1002.123                          

 Data required time                                               1002.123                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.123                          
 Data arrival time                                                   5.613                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.510                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/I4
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.149  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.173
  Launch Clock Delay      :  2.498
  Clock Pessimism Removal :  4.522

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=1743)     0.332       2.498         ntR2486          
 CLMA_339_612/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK

 CLMA_339_612/Q0                   tco                   0.125       2.623 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=228)      0.359       2.982         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_done
 CLMA_327_582/Y0                   td                    0.122       3.104 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=1)        0.186       3.290         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/w_phy_cke [0]
 CLMA_315_583/Y2                   td                    0.066       3.356 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_4/LUT6_inst_perm/L6
                                   net (fanout=1)        0.186       3.542         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/_N54625
 CLMA_327_582/Y3                   td                    0.039       3.581 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_5/LUT6_inst_perm/L6
                                   net (fanout=2)        0.230       3.811         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/read_cmd [0]
 CLMA_327_582/Y1                   td                    0.070       3.881 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[0]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=18)       0.308       4.189         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [0]
 CLMA_309_600/Y0                   td                    0.070       4.259 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_9[0]/gateop_perm/L6
                                   net (fanout=1)        0.147       4.406         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N14116
 CLMS_309_601/CR0                  td                    0.167       4.573 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[0]_muxf7_perm/L7
                                   net (fanout=7)        0.346       4.919         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [0]
 CLMS_291_607/Y0                   td                    0.066       4.985 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[1]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=3)        0.273       5.258         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [1]
 CLMA_303_612/Y3                   td                    0.066       5.324 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[15]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.235       5.559         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16117
 CLMA_303_600/C4                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   5.559         Logic Levels: 8  
                                                                                   Logic: 0.791ns(25.841%), Route: 2.270ns(74.159%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491     996.509 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420     996.929         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097     997.026 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328     997.354         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.195     997.549 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=1429)     0.278     997.827         ntR2485          
 CLMA_303_600/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         4.522    1002.349                          
 clock uncertainty                                      -0.150    1002.199                          

 Setup time                                             -0.079    1002.120                          

 Data required time                                               1002.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.120                          
 Data arrival time                                                   5.559                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.561                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[13]/opit_0_inv_32X2DL6QL5Q/WADDR[3]
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.469
  Launch Clock Delay      :  -2.196
  Clock Pessimism Removal :  -4.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491      -3.491 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      -3.071         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097      -2.974 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328      -2.646         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.195      -2.451 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=1429)     0.255      -2.196         ntR2485          
 CLMA_267_510/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/CLK

 CLMA_267_510/Q3                   tco                   0.109      -2.087 f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=19)       0.167      -1.920         ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [3]
 CLMS_267_505/D3                                                           f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[13]/opit_0_inv_32X2DL6QL5Q/WADDR[3]

 Data arrival time                                                  -1.920         Logic Levels: 0  
                                                                                   Logic: 0.109ns(39.493%), Route: 0.167ns(60.507%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=1429)     0.303       2.469         ntR2485          
 CLMS_267_505/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[13]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -4.650      -2.181                          
 clock uncertainty                                       0.000      -2.181                          

 Hold time                                               0.161      -2.020                          

 Data required time                                                 -2.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -2.020                          
 Data arrival time                                                  -1.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.100                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[42]/opit_0_inv_32X2DL6QL5Q/WADDR[3]
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.469
  Launch Clock Delay      :  -2.196
  Clock Pessimism Removal :  -4.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491      -3.491 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      -3.071         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097      -2.974 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328      -2.646         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.195      -2.451 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=1429)     0.255      -2.196         ntR2485          
 CLMA_267_510/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/CLK

 CLMA_267_510/Q3                   tco                   0.109      -2.087 f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=19)       0.167      -1.920         ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [3]
 CLMS_267_505/D3                                                           f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[42]/opit_0_inv_32X2DL6QL5Q/WADDR[3]

 Data arrival time                                                  -1.920         Logic Levels: 0  
                                                                                   Logic: 0.109ns(39.493%), Route: 0.167ns(60.507%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=1429)     0.303       2.469         ntR2485          
 CLMS_267_505/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[42]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -4.650      -2.181                          
 clock uncertainty                                       0.000      -2.181                          

 Hold time                                               0.161      -2.020                          

 Data required time                                                 -2.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -2.020                          
 Data arrival time                                                  -1.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.100                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[5]/opit_0_inv_32X2DL6QL5Q/WADDR[3]
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.473
  Launch Clock Delay      :  -2.196
  Clock Pessimism Removal :  -4.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491      -3.491 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      -3.071         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097      -2.974 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328      -2.646         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.195      -2.451 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=1429)     0.255      -2.196         ntR2485          
 CLMA_267_510/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/CLK

 CLMA_267_510/Q3                   tco                   0.109      -2.087 f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=19)       0.172      -1.915         ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [3]
 CLMS_267_529/D3                                                           f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[5]/opit_0_inv_32X2DL6QL5Q/WADDR[3]

 Data arrival time                                                  -1.915         Logic Levels: 0  
                                                                                   Logic: 0.109ns(38.790%), Route: 0.172ns(61.210%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=1429)     0.307       2.473         ntR2485          
 CLMS_267_529/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[5]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -4.650      -2.177                          
 clock uncertainty                                       0.000      -2.177                          

 Hold time                                               0.161      -2.016                          

 Data required time                                                 -2.016                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -2.016                          
 Data arrival time                                                  -1.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.101                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/genblk3[1].genblk1[3].trigger_1bit_inst/trig_en/opit_0_L6Q_perm/CLK
Endpoint    : debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt[9]/opit_0_AQ_perm/CIN
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.126  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.303
  Launch Clock Delay      :  2.665
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.258         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=224)      0.469       1.960         ntR2443          
 CLMA_303_486/CR1                  td                    0.135       2.095 r       CLKROUTE_158/CR  
                                   net (fanout=4)        0.570       2.665         ntR2455          
 CLMS_309_361/CLK                                                          r       debugtest_top_inst/genblk3[1].genblk1[3].trigger_1bit_inst/trig_en/opit_0_L6Q_perm/CLK

 CLMS_309_361/Q2                   tco                   0.125       2.790 f       debugtest_top_inst/genblk3[1].genblk1[3].trigger_1bit_inst/trig_en/opit_0_L6Q_perm/L6Q
                                   net (fanout=1)        0.404       3.194         debugtest_top_inst/trig_en [35]
 CLMA_285_372/Y0                   td                    0.039       3.233 f       debugtest_top_inst/N323_32/LUT6_inst_perm/L6
                                   net (fanout=1)        0.431       3.664         debugtest_top_inst/_N56384
 CLMS_291_409/Y1                   td                    0.100       3.764 f       debugtest_top_inst/N323_87/LUT6_inst_perm/L6
                                   net (fanout=1)        0.445       4.209         debugtest_top_inst/_N56439
 CLMA_303_342/Y2                   td                    0.066       4.275 f       debugtest_top_inst/N323_97/LUT6_inst_perm/L6
                                   net (fanout=7)        1.178       5.453         debugtest_top_inst/trig_all
 CLMA_309_312/Y0                   td                    0.066       5.519 f       debugtest_top_inst/generate_module[2].mydebugger_inst/state_reg[1]/opit_0_L5Q_perm/L6
                                   net (fanout=4)        0.160       5.679         debugtest_top_inst/generate_module[2].mydebugger_inst/nextstate [0]
 CLMA_309_318/Y2                   td                    0.066       5.745 f       debugtest_top_inst/generate_module[2].mydebugger_inst/N150/LUT6D_inst_perm/L6
                                   net (fanout=2)        1.254       6.999         debugtest_top_inst/generate_module[2].mydebugger_inst/N150
 CLMS_345_211/CR3                  td                    0.068       7.067 f       CLKROUTE_103/CR  
                                   net (fanout=2)        0.083       7.150         ntR2390          
 CLMS_345_211/CR1                  td                    0.142       7.292 f       CLKROUTE_102/CR  
                                   net (fanout=9)        1.008       8.300         ntR2389          
 CLMA_315_319/COUT                 td                    0.248       8.548 f       debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt[8]/opit_0_AQ/COUT
                                   net (fanout=1)        0.000       8.548         debugtest_top_inst/generate_module[2].mydebugger_inst/_N11958
 CLMA_315_325/CIN                                                          f       debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt[9]/opit_0_AQ_perm/CIN

 Data arrival time                                                   8.548         Logic Levels: 8  
                                                                                   Logic: 0.920ns(15.638%), Route: 4.963ns(84.362%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.097    1000.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328    1001.060         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=224)      0.330    1001.585         ntR2443          
 CLMA_315_468/CR2                  td                    0.115    1001.700 r       CLKROUTE_170/CR  
                                   net (fanout=2)        0.603    1002.303         ntR2458          
 CLMA_315_325/CLK                                                          r       debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt[9]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.236    1002.539                          
 clock uncertainty                                      -0.150    1002.389                          

 Setup time                                             -0.047    1002.342                          

 Data required time                                               1002.342                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.342                          
 Data arrival time                                                   8.548                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.794                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/genblk3[1].genblk1[3].trigger_1bit_inst/trig_en/opit_0_L6Q_perm/CLK
Endpoint    : debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt[5]/opit_0_AQ/CIN
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.127  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.302
  Launch Clock Delay      :  2.665
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.258         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=224)      0.469       1.960         ntR2443          
 CLMA_303_486/CR1                  td                    0.135       2.095 r       CLKROUTE_158/CR  
                                   net (fanout=4)        0.570       2.665         ntR2455          
 CLMS_309_361/CLK                                                          r       debugtest_top_inst/genblk3[1].genblk1[3].trigger_1bit_inst/trig_en/opit_0_L6Q_perm/CLK

 CLMS_309_361/Q2                   tco                   0.125       2.790 f       debugtest_top_inst/genblk3[1].genblk1[3].trigger_1bit_inst/trig_en/opit_0_L6Q_perm/L6Q
                                   net (fanout=1)        0.404       3.194         debugtest_top_inst/trig_en [35]
 CLMA_285_372/Y0                   td                    0.039       3.233 f       debugtest_top_inst/N323_32/LUT6_inst_perm/L6
                                   net (fanout=1)        0.431       3.664         debugtest_top_inst/_N56384
 CLMS_291_409/Y1                   td                    0.100       3.764 f       debugtest_top_inst/N323_87/LUT6_inst_perm/L6
                                   net (fanout=1)        0.445       4.209         debugtest_top_inst/_N56439
 CLMA_303_342/Y2                   td                    0.066       4.275 f       debugtest_top_inst/N323_97/LUT6_inst_perm/L6
                                   net (fanout=7)        1.178       5.453         debugtest_top_inst/trig_all
 CLMA_309_312/Y0                   td                    0.066       5.519 f       debugtest_top_inst/generate_module[2].mydebugger_inst/state_reg[1]/opit_0_L5Q_perm/L6
                                   net (fanout=4)        0.160       5.679         debugtest_top_inst/generate_module[2].mydebugger_inst/nextstate [0]
 CLMA_309_318/Y2                   td                    0.066       5.745 f       debugtest_top_inst/generate_module[2].mydebugger_inst/N150/LUT6D_inst_perm/L6
                                   net (fanout=2)        1.254       6.999         debugtest_top_inst/generate_module[2].mydebugger_inst/N150
 CLMS_345_211/CR3                  td                    0.068       7.067 f       CLKROUTE_103/CR  
                                   net (fanout=2)        0.083       7.150         ntR2390          
 CLMS_345_211/CR1                  td                    0.142       7.292 f       CLKROUTE_102/CR  
                                   net (fanout=9)        0.882       8.174         ntR2389          
 CLMA_315_313/COUT                 td                    0.248       8.422 f       debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt[4]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       8.422         debugtest_top_inst/generate_module[2].mydebugger_inst/_N11954
 CLMA_315_319/CIN                                                          f       debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt[5]/opit_0_AQ/CIN

 Data arrival time                                                   8.422         Logic Levels: 8  
                                                                                   Logic: 0.920ns(15.981%), Route: 4.837ns(84.019%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.097    1000.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328    1001.060         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=224)      0.329    1001.584         ntR2443          
 CLMA_315_462/CR2                  td                    0.115    1001.699 r       CLKROUTE_172/CR  
                                   net (fanout=4)        0.603    1002.302         ntR2469          
 CLMA_315_319/CLK                                                          r       debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt[8]/opit_0_AQ/CLK
 clock pessimism                                         0.236    1002.538                          
 clock uncertainty                                      -0.150    1002.388                          

 Setup time                                             -0.047    1002.341                          

 Data required time                                               1002.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.341                          
 Data arrival time                                                   8.422                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.919                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/genblk3[1].genblk1[3].trigger_1bit_inst/trig_en/opit_0_L6Q_perm/CLK
Endpoint    : debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt[3]/opit_0_AQ/I1
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.274  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.155
  Launch Clock Delay      :  2.665
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.258         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=224)      0.469       1.960         ntR2443          
 CLMA_303_486/CR1                  td                    0.135       2.095 r       CLKROUTE_158/CR  
                                   net (fanout=4)        0.570       2.665         ntR2455          
 CLMS_309_361/CLK                                                          r       debugtest_top_inst/genblk3[1].genblk1[3].trigger_1bit_inst/trig_en/opit_0_L6Q_perm/CLK

 CLMS_309_361/Q2                   tco                   0.125       2.790 f       debugtest_top_inst/genblk3[1].genblk1[3].trigger_1bit_inst/trig_en/opit_0_L6Q_perm/L6Q
                                   net (fanout=1)        0.404       3.194         debugtest_top_inst/trig_en [35]
 CLMA_285_372/Y0                   td                    0.039       3.233 f       debugtest_top_inst/N323_32/LUT6_inst_perm/L6
                                   net (fanout=1)        0.431       3.664         debugtest_top_inst/_N56384
 CLMS_291_409/Y1                   td                    0.100       3.764 f       debugtest_top_inst/N323_87/LUT6_inst_perm/L6
                                   net (fanout=1)        0.445       4.209         debugtest_top_inst/_N56439
 CLMA_303_342/Y2                   td                    0.066       4.275 f       debugtest_top_inst/N323_97/LUT6_inst_perm/L6
                                   net (fanout=7)        1.178       5.453         debugtest_top_inst/trig_all
 CLMA_309_312/Y0                   td                    0.066       5.519 f       debugtest_top_inst/generate_module[2].mydebugger_inst/state_reg[1]/opit_0_L5Q_perm/L6
                                   net (fanout=4)        0.160       5.679         debugtest_top_inst/generate_module[2].mydebugger_inst/nextstate [0]
 CLMA_309_318/Y2                   td                    0.066       5.745 f       debugtest_top_inst/generate_module[2].mydebugger_inst/N150/LUT6D_inst_perm/L6
                                   net (fanout=2)        1.254       6.999         debugtest_top_inst/generate_module[2].mydebugger_inst/N150
 CLMS_345_211/CR3                  td                    0.068       7.067 f       CLKROUTE_103/CR  
                                   net (fanout=2)        0.083       7.150         ntR2390          
 CLMS_345_211/CR1                  td                    0.142       7.292 f       CLKROUTE_102/CR  
                                   net (fanout=9)        0.882       8.174         ntR2389          
 CLMA_315_313/C1                                                           f       debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt[3]/opit_0_AQ/I1

 Data arrival time                                                   8.174         Logic Levels: 7  
                                                                                   Logic: 0.672ns(12.198%), Route: 4.837ns(87.802%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.097    1000.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328    1001.060         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=224)      0.328    1001.583         ntR2443          
 CLMA_309_462/CR0                  td                    0.114    1001.697 r       CLKROUTE_171/CR  
                                   net (fanout=4)        0.458    1002.155         ntR2470          
 CLMA_315_313/CLK                                                          r       debugtest_top_inst/generate_module[2].mydebugger_inst/rxcnt[4]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.236    1002.391                          
 clock uncertainty                                      -0.150    1002.241                          

 Setup time                                             -0.134    1002.107                          

 Data required time                                               1002.107                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.107                          
 Data arrival time                                                   8.174                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.933                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/generate_module[1].mydebugger_inst/trigdone/opit_0/CLK
Endpoint    : debugtest_top_inst/generate_module[1].mydebugger_inst/state_reg[1]/opit_0_L5Q_perm/I0
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.814
  Launch Clock Delay      :  1.529
  Clock Pessimism Removal :  -0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.097       0.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       1.060         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=224)      0.274       1.529         ntR2443          
 CLMA_303_325/CLK                                                          r       debugtest_top_inst/generate_module[1].mydebugger_inst/trigdone/opit_0/CLK

 CLMA_303_325/CR1                  tco                   0.124       1.653 f       debugtest_top_inst/generate_module[1].mydebugger_inst/trigdone/opit_0/Q
                                   net (fanout=5)        0.112       1.765         debugtest_top_inst/trigdone [1]
 CLMA_309_324/A0                                                           f       debugtest_top_inst/generate_module[1].mydebugger_inst/state_reg[1]/opit_0_L5Q_perm/I0

 Data arrival time                                                   1.765         Logic Levels: 0  
                                                                                   Logic: 0.124ns(52.542%), Route: 0.112ns(47.458%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.258         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=224)      0.323       1.814         ntR2443          
 CLMA_309_324/CLK                                                          r       debugtest_top_inst/generate_module[1].mydebugger_inst/state_reg[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.236       1.578                          
 clock uncertainty                                       0.000       1.578                          

 Hold time                                              -0.064       1.514                          

 Data required time                                                  1.514                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.514                          
 Data arrival time                                                   1.765                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK
Endpoint    : vga_ctrl_inst/cnt_v[2]/opit_0_L6Q_perm/I4
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.793
  Launch Clock Delay      :  1.508
  Clock Pessimism Removal :  -0.284

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.097       0.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       1.060         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=224)      0.253       1.508         ntR2443          
 CLMA_273_408/CLK                                                          r       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/CLK

 CLMA_273_408/CR2                  tco                   0.123       1.631 f       vga_ctrl_inst/cnt_v[0]/opit_0_L5Q_perm/L5Q
                                   net (fanout=6)        0.101       1.732         vga_ctrl_inst/cnt_v [0]
 CLMA_273_408/B4                                                           f       vga_ctrl_inst/cnt_v[2]/opit_0_L6Q_perm/I4

 Data arrival time                                                   1.732         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.911%), Route: 0.101ns(45.089%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.258         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=224)      0.302       1.793         ntR2443          
 CLMA_273_408/CLK                                                          r       vga_ctrl_inst/cnt_v[2]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.284       1.509                          
 clock uncertainty                                       0.000       1.509                          

 Hold time                                              -0.028       1.481                          

 Data required time                                                  1.481                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.481                          
 Data arrival time                                                   1.732                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_read_inst/cnt_end[1]/opit_0_L6QL5Q_perm/CLK
Endpoint    : sd_ctrl_inst/sd_read_inst/cnt_end[1]/opit_0_L6QL5Q_perm/I3
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.783
  Launch Clock Delay      :  1.499
  Clock Pessimism Removal :  -0.284

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.097       0.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       1.060         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=153)      0.244       1.499         ntR2444          
 CLMA_261_757/CLK                                                          r       sd_ctrl_inst/sd_read_inst/cnt_end[1]/opit_0_L6QL5Q_perm/CLK

 CLMA_261_757/CR1                  tco                   0.124       1.623 f       sd_ctrl_inst/sd_read_inst/cnt_end[1]/opit_0_L6QL5Q_perm/L5Q
                                   net (fanout=4)        0.102       1.725         sd_ctrl_inst/sd_read_inst/cnt_end [1]
 CLMA_261_757/B3                                                           f       sd_ctrl_inst/sd_read_inst/cnt_end[1]/opit_0_L6QL5Q_perm/I3

 Data arrival time                                                   1.725         Logic Levels: 0  
                                                                                   Logic: 0.124ns(54.867%), Route: 0.102ns(45.133%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.258         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=153)      0.292       1.783         ntR2444          
 CLMA_261_757/CLK                                                          r       sd_ctrl_inst/sd_read_inst/cnt_end[1]/opit_0_L6QL5Q_perm/CLK
 clock pessimism                                        -0.284       1.499                          
 clock uncertainty                                       0.000       1.499                          

 Hold time                                              -0.026       1.473                          

 Data required time                                                  1.473                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.473                          
 Data arrival time                                                   1.725                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[15]/opit_0_AQ_perm/RS
Path Group  : hdmi_top|sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.227
  Launch Clock Delay      :  2.612
  Clock Pessimism Removal :  0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.312       2.612         ntR2482          
 CLMA_315_205/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_315_205/Q0                   tco                   0.125       2.737 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=1)        0.161       2.898         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/wtchdg_rstn_0
 CLMA_315_216/Y0                   td                    0.123       3.021 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[10]/opit_0_inv_L6Q_LUT6DL5Q_perm/L6
                                   net (fanout=13)       0.251       3.272         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N0
 CLMA_327_210/RSCO                 td                    0.056       3.328 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.328         ntR814           
 CLMA_327_216/RSCO                 td                    0.049       3.377 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_AQ/RSCO
                                   net (fanout=4)        0.000       3.377         ntR813           
 CLMA_327_222/RSCI                                                         r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[15]/opit_0_AQ_perm/RS

 Data arrival time                                                   3.377         Logic Levels: 3  
                                                                                   Logic: 0.353ns(46.144%), Route: 0.412ns(53.856%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708    1001.330         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336    1001.763         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.195    1001.958 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.269    1002.227         ntR2482          
 CLMA_327_222/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[15]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.342    1002.569                          
 clock uncertainty                                      -0.050    1002.519                          

 Recovery time                                          -0.116    1002.403                          

 Data required time                                               1002.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.403                          
 Data arrival time                                                   3.377                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.026                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg[1]/opit_0_L6QL5Q_perm/RS
Path Group  : hdmi_top|sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.227
  Launch Clock Delay      :  2.612
  Clock Pessimism Removal :  0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.312       2.612         ntR2482          
 CLMA_315_205/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_315_205/Q0                   tco                   0.125       2.737 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=1)        0.161       2.898         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/wtchdg_rstn_0
 CLMA_315_216/Y0                   td                    0.123       3.021 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[10]/opit_0_inv_L6Q_LUT6DL5Q_perm/L6
                                   net (fanout=13)       0.251       3.272         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N0
 CLMA_327_210/RSCO                 td                    0.056       3.328 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.328         ntR814           
 CLMA_327_216/RSCO                 td                    0.049       3.377 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_AQ/RSCO
                                   net (fanout=4)        0.000       3.377         ntR813           
 CLMA_327_222/RSCI                                                         r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg[1]/opit_0_L6QL5Q_perm/RS

 Data arrival time                                                   3.377         Logic Levels: 3  
                                                                                   Logic: 0.353ns(46.144%), Route: 0.412ns(53.856%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708    1001.330         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336    1001.763         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.195    1001.958 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.269    1002.227         ntR2482          
 CLMA_327_222/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg[1]/opit_0_L6QL5Q_perm/CLK
 clock pessimism                                         0.342    1002.569                          
 clock uncertainty                                      -0.050    1002.519                          

 Recovery time                                          -0.116    1002.403                          

 Data required time                                               1002.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.403                          
 Data arrival time                                                   3.377                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.026                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L6Q_perm/RS
Path Group  : hdmi_top|sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.227
  Launch Clock Delay      :  2.612
  Clock Pessimism Removal :  0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.312       2.612         ntR2482          
 CLMA_315_205/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_315_205/Q0                   tco                   0.125       2.737 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=1)        0.161       2.898         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/wtchdg_rstn_0
 CLMA_315_216/Y0                   td                    0.123       3.021 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[10]/opit_0_inv_L6Q_LUT6DL5Q_perm/L6
                                   net (fanout=13)       0.331       3.352         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N0
 CLMS_327_223/RS                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L6Q_perm/RS

 Data arrival time                                                   3.352         Logic Levels: 1  
                                                                                   Logic: 0.248ns(33.514%), Route: 0.492ns(66.486%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708    1001.330         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336    1001.763         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.195    1001.958 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.269    1002.227         ntR2482          
 CLMS_327_223/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.342    1002.569                          
 clock uncertainty                                      -0.050    1002.519                          

 Recovery time                                          -0.116    1002.403                          

 Data required time                                               1002.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.403                          
 Data arrival time                                                   3.352                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.051                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_srl/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[5]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : hdmi_top|sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.616
  Launch Clock Delay      :  2.224
  Clock Pessimism Removal :  -0.375

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708       1.330         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336       1.763         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.195       1.958 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.266       2.224         ntR2482          
 CLMA_315_217/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_srl/CLK

 CLMA_315_217/CR0                  tco                   0.123       2.347 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_srl/CR0
                                   net (fanout=20)       0.103       2.450         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/s_pll_rstn_0
 CLMA_315_223/RS                                                           f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[5]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   2.450         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.425%), Route: 0.103ns(45.575%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.316       2.616         ntR2482          
 CLMA_315_223/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[5]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.375       2.241                          
 clock uncertainty                                       0.000       2.241                          

 Removal time                                           -0.038       2.203                          

 Data required time                                                  2.203                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.203                          
 Data arrival time                                                   2.450                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.247                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_srl/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[11]/opit_0_inv_AQ_perm/RS
Path Group  : hdmi_top|sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.616
  Launch Clock Delay      :  2.224
  Clock Pessimism Removal :  -0.375

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708       1.330         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336       1.763         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.195       1.958 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.266       2.224         ntR2482          
 CLMA_315_217/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_srl/CLK

 CLMA_315_217/CR0                  tco                   0.123       2.347 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_srl/CR0
                                   net (fanout=20)       0.103       2.450         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/s_pll_rstn_0
 CLMA_315_223/RS                                                           f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[11]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   2.450         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.425%), Route: 0.103ns(45.575%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.316       2.616         ntR2482          
 CLMA_315_223/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.375       2.241                          
 clock uncertainty                                       0.000       2.241                          

 Removal time                                           -0.038       2.203                          

 Data required time                                                  2.203                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.203                          
 Data arrival time                                                   2.450                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.247                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_srl/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[10]/opit_0_inv_L6Q_LUT6DL5Q_perm/RS
Path Group  : hdmi_top|sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.614
  Launch Clock Delay      :  2.224
  Clock Pessimism Removal :  -0.375

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708       1.330         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336       1.763         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.195       1.958 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.266       2.224         ntR2482          
 CLMA_315_217/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_srl/CLK

 CLMA_315_217/CR0                  tco                   0.123       2.347 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_srl/CR0
                                   net (fanout=20)       0.103       2.450         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/s_pll_rstn_0
 CLMA_315_216/RS                                                           f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[10]/opit_0_inv_L6Q_LUT6DL5Q_perm/RS

 Data arrival time                                                   2.450         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.425%), Route: 0.103ns(45.575%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.314       2.614         ntR2482          
 CLMA_315_216/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[10]/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK
 clock pessimism                                        -0.375       2.239                          
 clock uncertainty                                       0.000       2.239                          

 Removal time                                           -0.038       2.201                          

 Data required time                                                  2.201                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.201                          
 Data arrival time                                                   2.450                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.249                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_inv_AQ_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.534
  Launch Clock Delay      :  1.817
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.326       1.817         ntR2479          
 CLMA_21_714/CLK                                                           r       rstn_1ms[12]/opit_0_inv_AQ_perm/CLK

 CLMA_21_714/Q1                    tco                   0.125       1.942 f       rstn_1ms[10]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.160       2.102         rstn_1ms[10]     
 CLMA_21_709/Y2                    td                    0.125       2.227 r       N101_11/gateop_perm/L6
                                   net (fanout=3)        0.320       2.547         _N53118          
 CLMA_21_696/Y1                    td                    0.062       2.609 r       ms7210_ctrl_iic_top_inst/N0/LUT6_inst_perm/L6
                                   net (fanout=1)        0.224       2.833         ms7210_ctrl_iic_top_inst/N0
 CLMA_27_702/RS                                                            r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS

 Data arrival time                                                   2.833         Logic Levels: 2  
                                                                                   Logic: 0.312ns(30.709%), Route: 0.704ns(69.291%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097    1000.732 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.060         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.279    1001.534         ntR2479          
 CLMA_27_702/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.236    1001.770                          
 clock uncertainty                                      -0.150    1001.620                          

 Recovery time                                          -0.116    1001.504                          

 Data required time                                               1001.504                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.504                          
 Data arrival time                                                   2.833                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.671                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK
Endpoint    : hd_scl_obuf/opit_1/OSR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.125  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.708
  Launch Clock Delay      :  1.819
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.328       1.819         ntR2479          
 CLMA_27_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK

 CLMA_27_696/Q0                    tco                   0.125       1.944 f       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.391       2.335         ms7210_ctrl_iic_top_inst/iic_dri/trans_en
 IOLHR_16_696/OSR_IOLHR                                                    f       hd_scl_obuf/opit_1/OSR_IOLHR

 Data arrival time                                                   2.335         Logic Levels: 0  
                                                                                   Logic: 0.125ns(24.225%), Route: 0.391ns(75.775%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097    1000.732 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.060         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.453    1001.708         ntR2479          
 IOLHR_16_696/OCLK                                                         r       hd_scl_obuf/opit_1/OCLK
 clock pessimism                                         0.236    1001.944                          
 clock uncertainty                                      -0.150    1001.794                          

 Recovery time                                          -0.141    1001.653                          

 Data required time                                               1001.653                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.653                          
 Data arrival time                                                   2.335                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.318                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.097  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.681
  Launch Clock Delay      :  1.820
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.329       1.820         ntR2479          
 CLMS_27_691/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK

 CLMS_27_691/Q3                    tco                   0.125       1.945 f       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=13)       0.308       2.253         ms7210_ctrl_iic_top_inst/iic_dri/state_reg [4]
 IOLHR_16_690/ISR_IOLHR                                                    f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR

 Data arrival time                                                   2.253         Logic Levels: 0  
                                                                                   Logic: 0.125ns(28.868%), Route: 0.308ns(71.132%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097    1000.732 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.060         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.426    1001.681         ntR2479          
 IOLHR_16_690/ICLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ICLK
 clock pessimism                                         0.236    1001.917                          
 clock uncertainty                                      -0.150    1001.767                          

 Recovery time                                          -0.118    1001.649                          

 Data required time                                               1001.649                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.649                          
 Data arrival time                                                   2.253                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.396                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.221  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.993
  Launch Clock Delay      :  1.536
  Clock Pessimism Removal :  -0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097       0.732 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.060         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.281       1.536         ntR2479          
 CLMS_27_691/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK

 CLMS_27_691/Q3                    tco                   0.109       1.645 f       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=13)       0.217       1.862         ms7210_ctrl_iic_top_inst/iic_dri/state_reg [4]
 IOLHR_16_690/ISR_IOLHR                                                    f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR

 Data arrival time                                                   1.862         Logic Levels: 0  
                                                                                   Logic: 0.109ns(33.436%), Route: 0.217ns(66.564%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.502       1.993         ntR2479          
 IOLHR_16_690/ICLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ICLK
 clock pessimism                                        -0.236       1.757                          
 clock uncertainty                                       0.000       1.757                          

 Removal time                                           -0.006       1.751                          

 Data required time                                                  1.751                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.751                          
 Data arrival time                                                   1.862                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.111                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK
Endpoint    : hd_scl_obuf/opit_1/OSR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.248  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.019
  Launch Clock Delay      :  1.535
  Clock Pessimism Removal :  -0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097       0.732 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.060         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.280       1.535         ntR2479          
 CLMA_27_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK

 CLMA_27_696/Q0                    tco                   0.103       1.638 r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.293       1.931         ms7210_ctrl_iic_top_inst/iic_dri/trans_en
 IOLHR_16_696/OSR_IOLHR                                                    r       hd_scl_obuf/opit_1/OSR_IOLHR

 Data arrival time                                                   1.931         Logic Levels: 0  
                                                                                   Logic: 0.103ns(26.010%), Route: 0.293ns(73.990%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.528       2.019         ntR2479          
 IOLHR_16_696/OCLK                                                         r       hd_scl_obuf/opit_1/OCLK
 clock pessimism                                        -0.236       1.783                          
 clock uncertainty                                       0.000       1.783                          

 Removal time                                           -0.051       1.732                          

 Data required time                                                  1.732                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.732                          
 Data arrival time                                                   1.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.199                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.818
  Launch Clock Delay      :  1.532
  Clock Pessimism Removal :  -0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097       0.732 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.060         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.277       1.532         ntR2479          
 CLMA_21_720/CLK                                                           r       rstn_1ms[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_21_720/Q1                    tco                   0.103       1.635 r       rstn_1ms[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=5)        0.187       1.822         rstn_1ms[0]      
 CLMA_21_696/Y1                    td                    0.100       1.922 f       ms7210_ctrl_iic_top_inst/N0/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       2.082         ms7210_ctrl_iic_top_inst/N0
 CLMA_27_702/RS                                                            f       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS

 Data arrival time                                                   2.082         Logic Levels: 1  
                                                                                   Logic: 0.203ns(36.909%), Route: 0.347ns(63.091%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=127)      0.327       1.818         ntR2479          
 CLMA_27_702/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.236       1.582                          
 clock uncertainty                                       0.000       1.582                          

 Removal time                                           -0.038       1.544                          

 Data required time                                                  1.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.544                          
 Data arrival time                                                   2.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.538                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.309
  Launch Clock Delay      :  1.556
  Clock Pessimism Removal :  0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.322       1.556         ntR2477          
 CLMA_291_588/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_291_588/CR0                  tco                   0.141       1.697 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=52)       0.977       2.674         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/logic_rstn
 CLMS_339_505/RSCO                 td                    0.052       2.726 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[4]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       2.726         ntR805           
 CLMS_339_511/RSCO                 td                    0.049       2.775 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[8]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       2.775         ntR804           
 CLMS_339_517/RSCI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/RS

 Data arrival time                                                   2.775         Logic Levels: 2  
                                                                                   Logic: 0.242ns(19.852%), Route: 0.977ns(80.148%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420    1000.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.097    1000.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1000.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.195    1001.040 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.269    1001.309         ntR2477          
 CLMS_339_517/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK
 clock pessimism                                         0.194    1001.503                          
 clock uncertainty                                      -0.150    1001.353                          

 Recovery time                                          -0.116    1001.237                          

 Data required time                                               1001.237                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.237                          
 Data arrival time                                                   2.775                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.462                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[9]/opit_0_inv_AQ_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.309
  Launch Clock Delay      :  1.556
  Clock Pessimism Removal :  0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.322       1.556         ntR2477          
 CLMA_291_588/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_291_588/CR0                  tco                   0.141       1.697 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=52)       0.977       2.674         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/logic_rstn
 CLMS_339_505/RSCO                 td                    0.052       2.726 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[4]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       2.726         ntR805           
 CLMS_339_511/RSCO                 td                    0.049       2.775 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[8]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       2.775         ntR804           
 CLMS_339_517/RSCI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[9]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   2.775         Logic Levels: 2  
                                                                                   Logic: 0.242ns(19.852%), Route: 0.977ns(80.148%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420    1000.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.097    1000.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1000.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.195    1001.040 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.269    1001.309         ntR2477          
 CLMS_339_517/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[9]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.194    1001.503                          
 clock uncertainty                                      -0.150    1001.353                          

 Recovery time                                          -0.116    1001.237                          

 Data required time                                               1001.237                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.237                          
 Data arrival time                                                   2.775                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.462                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv_L6QQ_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.317
  Launch Clock Delay      :  1.556
  Clock Pessimism Removal :  0.099

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.322       1.556         ntR2477          
 CLMA_291_588/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_291_588/CR0                  tco                   0.141       1.697 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=52)       1.001       2.698         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/logic_rstn
 CLMA_357_667/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv_L6QQ_perm/RS

 Data arrival time                                                   2.698         Logic Levels: 0  
                                                                                   Logic: 0.141ns(12.347%), Route: 1.001ns(87.653%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420    1000.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.097    1000.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1000.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_534/CLKOUT               td                    0.195    1001.040 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=21)       0.277    1001.317         ntR2478          
 CLMA_357_667/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv_L6QQ_perm/CLK
 clock pessimism                                         0.099    1001.416                          
 clock uncertainty                                      -0.150    1001.266                          

 Recovery time                                          -0.072    1001.194                          

 Data required time                                               1001.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.194                          
 Data arrival time                                                   2.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.496                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[12]/opit_0_inv_AQ_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.143  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.556
  Launch Clock Delay      :  1.314
  Clock Pessimism Removal :  -0.099

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       0.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.097       0.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       0.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.195       1.040 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.274       1.314         ntR2477          
 CLMA_291_588/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_291_588/CR0                  tco                   0.122       1.436 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=52)       0.183       1.619         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/logic_rstn
 CLMA_285_600/RSCO                 td                    0.056       1.675 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[4]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       1.675         ntR809           
 CLMA_285_606/RSCO                 td                    0.044       1.719 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[8]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       1.719         ntR808           
 CLMA_285_612/RSCI                                                         f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[12]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   1.719         Logic Levels: 2  
                                                                                   Logic: 0.222ns(54.815%), Route: 0.183ns(45.185%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_534/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=21)       0.322       1.556         ntR2478          
 CLMA_285_612/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_freeze_cnt[12]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.099       1.457                          
 clock uncertainty                                       0.000       1.457                          

 Removal time                                           -0.038       1.419                          

 Data required time                                                  1.419                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.419                          
 Data arrival time                                                   1.719                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.555
  Launch Clock Delay      :  1.306
  Clock Pessimism Removal :  -0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       0.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.097       0.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       0.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.195       1.040 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.266       1.306         ntR2477          
 CLMA_261_577/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_261_577/CR0                  tco                   0.123       1.429 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=33)       0.210       1.639         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_seq_rstn
 CLMS_291_583/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.639         Logic Levels: 0  
                                                                                   Logic: 0.123ns(36.937%), Route: 0.210ns(63.063%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.321       1.555         ntR2477          
 CLMS_291_583/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.194       1.361                          
 clock uncertainty                                       0.000       1.361                          

 Removal time                                           -0.038       1.323                          

 Data required time                                                  1.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.323                          
 Data arrival time                                                   1.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[3]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.555
  Launch Clock Delay      :  1.306
  Clock Pessimism Removal :  -0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       0.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.097       0.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       0.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.195       1.040 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.266       1.306         ntR2477          
 CLMA_261_577/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_261_577/CR0                  tco                   0.123       1.429 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=33)       0.210       1.639         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_seq_rstn
 CLMS_291_583/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[3]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   1.639         Logic Levels: 0  
                                                                                   Logic: 0.123ns(36.937%), Route: 0.210ns(63.063%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_486/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=102)      0.321       1.555         ntR2477          
 CLMS_291_583/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[3]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.194       1.361                          
 clock uncertainty                                       0.000       1.361                          

 Removal time                                           -0.038       1.323                          

 Data required time                                                  1.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.323                          
 Data arrival time                                                   1.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[3]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.215
  Launch Clock Delay      :  2.487
  Clock Pessimism Removal :  4.522

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=1429)     0.321       2.487         ntR2485          
 CLMA_285_588/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_285_588/CR0                  tco                   0.141       2.628 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=723)      1.488       4.116         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_357_744/RSCO                 td                    0.052       4.168 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[25]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       4.168         ntR517           
 CLMA_357_750/RSCO                 td                    0.049       4.217 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[45]/opit_0_inv/RSCO
                                   net (fanout=6)        0.000       4.217         ntR516           
 CLMA_357_756/RSCO                 td                    0.049       4.266 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/slip_en/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       4.266         ntR515           
 CLMA_357_768/RSCO                 td                    0.049       4.315 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[60]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.315         ntR514           
 CLMA_357_774/RSCO                 td                    0.049       4.364 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[59]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.364         ntR513           
 CLMA_357_780/RSCO                 td                    0.049       4.413 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[32]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       4.413         ntR512           
 CLMA_357_786/RSCO                 td                    0.049       4.462 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt[3]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       4.462         ntR511           
 CLMA_357_792/RSCO                 td                    0.049       4.511 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[60]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       4.511         ntR510           
 CLMA_357_798/RSCO                 td                    0.049       4.560 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[8]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=4)        0.000       4.560         ntR509           
 CLMA_357_804/RSCO                 td                    0.049       4.609 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.609         ntR508           
 CLMA_357_810/RSCI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[3]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   4.609         Logic Levels: 10 
                                                                                   Logic: 0.634ns(29.877%), Route: 1.488ns(70.123%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491     996.509 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420     996.929         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097     997.026 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328     997.354         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.195     997.549 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=1743)     0.236     997.785         ntR2486          
 CLMA_357_810/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[3]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         4.522    1002.307                          
 clock uncertainty                                      -0.150    1002.157                          

 Recovery time                                          -0.116    1002.041                          

 Data required time                                               1002.041                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.041                          
 Data arrival time                                                   4.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.432                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[4]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.215
  Launch Clock Delay      :  2.487
  Clock Pessimism Removal :  4.522

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=1429)     0.321       2.487         ntR2485          
 CLMA_285_588/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_285_588/CR0                  tco                   0.141       2.628 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=723)      1.488       4.116         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_357_744/RSCO                 td                    0.052       4.168 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[25]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       4.168         ntR517           
 CLMA_357_750/RSCO                 td                    0.049       4.217 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[45]/opit_0_inv/RSCO
                                   net (fanout=6)        0.000       4.217         ntR516           
 CLMA_357_756/RSCO                 td                    0.049       4.266 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/slip_en/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       4.266         ntR515           
 CLMA_357_768/RSCO                 td                    0.049       4.315 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[60]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.315         ntR514           
 CLMA_357_774/RSCO                 td                    0.049       4.364 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[59]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.364         ntR513           
 CLMA_357_780/RSCO                 td                    0.049       4.413 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[32]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       4.413         ntR512           
 CLMA_357_786/RSCO                 td                    0.049       4.462 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt[3]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       4.462         ntR511           
 CLMA_357_792/RSCO                 td                    0.049       4.511 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[60]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       4.511         ntR510           
 CLMA_357_798/RSCO                 td                    0.049       4.560 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[8]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=4)        0.000       4.560         ntR509           
 CLMA_357_804/RSCO                 td                    0.049       4.609 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.609         ntR508           
 CLMA_357_810/RSCI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[4]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   4.609         Logic Levels: 10 
                                                                                   Logic: 0.634ns(29.877%), Route: 1.488ns(70.123%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491     996.509 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420     996.929         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097     997.026 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328     997.354         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.195     997.549 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=1743)     0.236     997.785         ntR2486          
 CLMA_357_810/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[4]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         4.522    1002.307                          
 clock uncertainty                                      -0.150    1002.157                          

 Recovery time                                          -0.116    1002.041                          

 Data required time                                               1002.041                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.041                          
 Data arrival time                                                   4.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.432                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[5]/opit_0_inv_L5Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.215
  Launch Clock Delay      :  2.487
  Clock Pessimism Removal :  4.522

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=1429)     0.321       2.487         ntR2485          
 CLMA_285_588/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_285_588/CR0                  tco                   0.141       2.628 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=723)      1.488       4.116         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_357_744/RSCO                 td                    0.052       4.168 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[25]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       4.168         ntR517           
 CLMA_357_750/RSCO                 td                    0.049       4.217 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[45]/opit_0_inv/RSCO
                                   net (fanout=6)        0.000       4.217         ntR516           
 CLMA_357_756/RSCO                 td                    0.049       4.266 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/slip_en/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       4.266         ntR515           
 CLMA_357_768/RSCO                 td                    0.049       4.315 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[60]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.315         ntR514           
 CLMA_357_774/RSCO                 td                    0.049       4.364 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[59]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.364         ntR513           
 CLMA_357_780/RSCO                 td                    0.049       4.413 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[32]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       4.413         ntR512           
 CLMA_357_786/RSCO                 td                    0.049       4.462 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/cnt[3]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       4.462         ntR511           
 CLMA_357_792/RSCO                 td                    0.049       4.511 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[60]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       4.511         ntR510           
 CLMA_357_798/RSCO                 td                    0.049       4.560 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[8]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=4)        0.000       4.560         ntR509           
 CLMA_357_804/RSCO                 td                    0.049       4.609 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/step_cnt[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.609         ntR508           
 CLMA_357_810/RSCI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.609         Logic Levels: 10 
                                                                                   Logic: 0.634ns(29.877%), Route: 1.488ns(70.123%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491     996.509 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420     996.929         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097     997.026 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328     997.354         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.195     997.549 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=1743)     0.236     997.785         ntR2486          
 CLMA_357_810/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_step[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         4.522    1002.307                          
 clock uncertainty                                      -0.150    1002.157                          

 Recovery time                                          -0.116    1002.041                          

 Data required time                                               1002.041                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.041                          
 Data arrival time                                                   4.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.432                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L6Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.485
  Launch Clock Delay      :  -2.178
  Clock Pessimism Removal :  -4.522

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491      -3.491 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      -3.071         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097      -2.974 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328      -2.646         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.195      -2.451 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=1429)     0.273      -2.178         ntR2485          
 CLMA_285_588/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_285_588/CR0                  tco                   0.123      -2.055 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=723)      0.204      -1.851         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_rst_n
 CLMS_285_631/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                  -1.851         Logic Levels: 0  
                                                                                   Logic: 0.123ns(37.615%), Route: 0.204ns(62.385%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_535/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=1743)     0.319       2.485         ntR2486          
 CLMS_285_631/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -4.522      -2.037                          
 clock uncertainty                                       0.000      -2.037                          

 Removal time                                           -0.038      -2.075                          

 Data required time                                                 -2.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -2.075                          
 Data arrival time                                                  -1.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.224                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_lock/opit_0_inv_L6Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.476
  Launch Clock Delay      :  -2.189
  Clock Pessimism Removal :  -4.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491      -3.491 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      -3.071         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097      -2.974 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328      -2.646         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.195      -2.451 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=1429)     0.262      -2.189         ntR2485          
 CLMA_351_462/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_351_462/CR0                  tco                   0.123      -2.066 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=5)        0.103      -1.963         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_rstn_synced
 CLMS_351_463/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_lock/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                  -1.963         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.425%), Route: 0.103ns(45.575%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=1429)     0.310       2.476         ntR2485          
 CLMS_351_463/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_lock/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -4.650      -2.174                          
 clock uncertainty                                       0.000      -2.174                          

 Removal time                                           -0.038      -2.212                          

 Data required time                                                 -2.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -2.212                          
 Data arrival time                                                  -1.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.249                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_up_dnb_d[0]/opit_0_inv_srl/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.476
  Launch Clock Delay      :  -2.189
  Clock Pessimism Removal :  -4.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491      -3.491 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      -3.071         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097      -2.974 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328      -2.646         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.195      -2.451 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=1429)     0.262      -2.189         ntR2485          
 CLMA_351_462/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_351_462/CR0                  tco                   0.123      -2.066 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=5)        0.103      -1.963         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_rstn_synced
 CLMS_351_463/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_up_dnb_d[0]/opit_0_inv_srl/RS

 Data arrival time                                                  -1.963         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.425%), Route: 0.103ns(45.575%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=1429)     0.310       2.476         ntR2485          
 CLMS_351_463/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_up_dnb_d[0]/opit_0_inv_srl/CLK
 clock pessimism                                        -4.650      -2.174                          
 clock uncertainty                                       0.000      -2.174                          

 Removal time                                           -0.038      -2.212                          

 Data required time                                                 -2.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -2.212                          
 Data arrival time                                                  -1.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.249                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/cnt_wait[25]/opit_0_AQ_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.504
  Launch Clock Delay      :  1.785
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.258         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=153)      0.294       1.785         ntR2444          
 CLMA_243_726/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMA_243_726/Q0                   tco                   0.125       1.910 f       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.364       2.274         nt_led[7]        
 CLMA_249_769/Y0                   td                    0.070       2.344 f       data_rd_ctrl_inst/N92/gateop_perm/L6
                                   net (fanout=11)       1.273       3.617         data_rd_ctrl_inst/N92
 CLMA_261_691/RSCO                 td                    0.057       3.674 f       data_rd_ctrl_inst/cnt_wait[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.674         ntR173           
 CLMA_261_697/RSCO                 td                    0.051       3.725 f       data_rd_ctrl_inst/cnt_wait[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.725         ntR172           
 CLMA_261_703/RSCO                 td                    0.051       3.776 f       data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.776         ntR171           
 CLMA_261_709/RSCO                 td                    0.051       3.827 f       data_rd_ctrl_inst/cnt_wait[16]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.827         ntR170           
 CLMA_261_715/RSCO                 td                    0.051       3.878 f       data_rd_ctrl_inst/cnt_wait[20]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.878         ntR169           
 CLMA_261_721/RSCO                 td                    0.051       3.929 f       data_rd_ctrl_inst/cnt_wait[24]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.929         ntR168           
 CLMA_261_727/RSCI                                                         f       data_rd_ctrl_inst/cnt_wait[25]/opit_0_AQ_perm/RS

 Data arrival time                                                   3.929         Logic Levels: 7  
                                                                                   Logic: 0.507ns(23.647%), Route: 1.637ns(76.353%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.097    1000.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328    1001.060         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=153)      0.249    1001.504         ntR2444          
 CLMA_261_727/CLK                                                          r       data_rd_ctrl_inst/cnt_wait[25]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.236    1001.740                          
 clock uncertainty                                      -0.150    1001.590                          

 Recovery time                                          -0.072    1001.518                          

 Data required time                                               1001.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.518                          
 Data arrival time                                                   3.929                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.589                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/rd_en/opit_0_L6QL5Q1_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.504
  Launch Clock Delay      :  1.785
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.258         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=153)      0.294       1.785         ntR2444          
 CLMA_243_726/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMA_243_726/Q0                   tco                   0.125       1.910 f       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.364       2.274         nt_led[7]        
 CLMA_249_769/Y0                   td                    0.070       2.344 f       data_rd_ctrl_inst/N92/gateop_perm/L6
                                   net (fanout=11)       1.273       3.617         data_rd_ctrl_inst/N92
 CLMA_261_691/RSCO                 td                    0.057       3.674 f       data_rd_ctrl_inst/cnt_wait[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.674         ntR173           
 CLMA_261_697/RSCO                 td                    0.051       3.725 f       data_rd_ctrl_inst/cnt_wait[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.725         ntR172           
 CLMA_261_703/RSCO                 td                    0.051       3.776 f       data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.776         ntR171           
 CLMA_261_709/RSCO                 td                    0.051       3.827 f       data_rd_ctrl_inst/cnt_wait[16]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.827         ntR170           
 CLMA_261_715/RSCO                 td                    0.051       3.878 f       data_rd_ctrl_inst/cnt_wait[20]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.878         ntR169           
 CLMA_261_721/RSCO                 td                    0.051       3.929 f       data_rd_ctrl_inst/cnt_wait[24]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.929         ntR168           
 CLMA_261_727/RSCI                                                         f       data_rd_ctrl_inst/rd_en/opit_0_L6QL5Q1_perm/RS

 Data arrival time                                                   3.929         Logic Levels: 7  
                                                                                   Logic: 0.507ns(23.647%), Route: 1.637ns(76.353%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.097    1000.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328    1001.060         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=153)      0.249    1001.504         ntR2444          
 CLMA_261_727/CLK                                                          r       data_rd_ctrl_inst/rd_en/opit_0_L6QL5Q1_perm/CLK
 clock pessimism                                         0.236    1001.740                          
 clock uncertainty                                      -0.150    1001.590                          

 Recovery time                                          -0.072    1001.518                          

 Data required time                                               1001.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.518                          
 Data arrival time                                                   3.929                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.589                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/state_reg[1]/opit_0_L6Q_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.504
  Launch Clock Delay      :  1.785
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.258         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=153)      0.294       1.785         ntR2444          
 CLMA_243_726/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMA_243_726/Q0                   tco                   0.125       1.910 f       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.364       2.274         nt_led[7]        
 CLMA_249_769/Y0                   td                    0.070       2.344 f       data_rd_ctrl_inst/N92/gateop_perm/L6
                                   net (fanout=11)       1.273       3.617         data_rd_ctrl_inst/N92
 CLMA_261_691/RSCO                 td                    0.057       3.674 f       data_rd_ctrl_inst/cnt_wait[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.674         ntR173           
 CLMA_261_697/RSCO                 td                    0.051       3.725 f       data_rd_ctrl_inst/cnt_wait[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.725         ntR172           
 CLMA_261_703/RSCO                 td                    0.051       3.776 f       data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.776         ntR171           
 CLMA_261_709/RSCO                 td                    0.051       3.827 f       data_rd_ctrl_inst/cnt_wait[16]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.827         ntR170           
 CLMA_261_715/RSCO                 td                    0.051       3.878 f       data_rd_ctrl_inst/cnt_wait[20]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.878         ntR169           
 CLMA_261_721/RSCO                 td                    0.051       3.929 f       data_rd_ctrl_inst/cnt_wait[24]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.929         ntR168           
 CLMA_261_727/RSCI                                                         f       data_rd_ctrl_inst/state_reg[1]/opit_0_L6Q_perm/RS

 Data arrival time                                                   3.929         Logic Levels: 7  
                                                                                   Logic: 0.507ns(23.647%), Route: 1.637ns(76.353%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.097    1000.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328    1001.060         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=153)      0.249    1001.504         ntR2444          
 CLMA_261_727/CLK                                                          r       data_rd_ctrl_inst/state_reg[1]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.236    1001.740                          
 clock uncertainty                                      -0.150    1001.590                          

 Recovery time                                          -0.072    1001.518                          

 Data required time                                               1001.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.518                          
 Data arrival time                                                   3.929                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.589                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/rd_addr[4]/opit_0_AQ_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.655  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.392
  Launch Clock Delay      :  1.501
  Clock Pessimism Removal :  -0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.097       0.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       1.060         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=153)      0.246       1.501         ntR2444          
 CLMA_243_726/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMA_243_726/Q0                   tco                   0.103       1.604 r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.275       1.879         nt_led[7]        
 CLMA_249_769/Y0                   td                    0.061       1.940 f       data_rd_ctrl_inst/N92/gateop_perm/L6
                                   net (fanout=11)       0.535       2.475         data_rd_ctrl_inst/N92
 CLMA_261_708/RSCO                 td                    0.050       2.525 f       data_rd_ctrl_inst/state_reg[0]/opit_0_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       2.525         ntR181           
 CLMA_261_714/RSCI                                                         f       data_rd_ctrl_inst/rd_addr[4]/opit_0_AQ_perm/RS

 Data arrival time                                                   2.525         Logic Levels: 2  
                                                                                   Logic: 0.214ns(20.898%), Route: 0.810ns(79.102%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.258         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=153)      0.376       1.867         ntR2444          
 CLMA_249_781/CR2                  td                    0.132       1.999 r       CLKROUTE_152/CR  
                                   net (fanout=4)        0.393       2.392         ntR2448          
 CLMA_261_714/CLK                                                          r       data_rd_ctrl_inst/rd_addr[4]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.236       2.156                          
 clock uncertainty                                       0.000       2.156                          

 Removal time                                           -0.038       2.118                          

 Data required time                                                  2.118                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.118                          
 Data arrival time                                                   2.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.407                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/cnt_wait[8]/opit_0_AQ_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.879  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.616
  Launch Clock Delay      :  1.501
  Clock Pessimism Removal :  -0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.097       0.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       1.060         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=153)      0.246       1.501         ntR2444          
 CLMA_243_726/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMA_243_726/Q0                   tco                   0.103       1.604 r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.275       1.879         nt_led[7]        
 CLMA_249_769/Y0                   td                    0.061       1.940 f       data_rd_ctrl_inst/N92/gateop_perm/L6
                                   net (fanout=11)       0.948       2.888         data_rd_ctrl_inst/N92
 CLMA_261_691/RSCO                 td                    0.050       2.938 f       data_rd_ctrl_inst/cnt_wait[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       2.938         ntR173           
 CLMA_261_697/RSCI                                                         f       data_rd_ctrl_inst/cnt_wait[8]/opit_0_AQ_perm/RS

 Data arrival time                                                   2.938         Logic Levels: 2  
                                                                                   Logic: 0.214ns(14.892%), Route: 1.223ns(85.108%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.258         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=153)      0.376       1.867         ntR2444          
 CLMA_249_768/CR2                  td                    0.132       1.999 r       CLKROUTE_150/CR  
                                   net (fanout=4)        0.617       2.616         ntR2446          
 CLMA_261_697/CLK                                                          r       data_rd_ctrl_inst/cnt_wait[8]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.236       2.380                          
 clock uncertainty                                       0.000       2.380                          

 Removal time                                           -0.038       2.342                          

 Data required time                                                  2.342                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.342                          
 Data arrival time                                                   2.938                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.596                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/rd_addr[0]/opit_0_L6Q_LUT6DQL5_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.787
  Launch Clock Delay      :  1.501
  Clock Pessimism Removal :  -0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.097       0.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       1.060         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=153)      0.246       1.501         ntR2444          
 CLMA_243_726/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMA_243_726/Q0                   tco                   0.103       1.604 r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.275       1.879         nt_led[7]        
 CLMA_249_769/Y0                   td                    0.061       1.940 f       data_rd_ctrl_inst/N92/gateop_perm/L6
                                   net (fanout=11)       0.277       2.217         data_rd_ctrl_inst/N92
 CLMA_249_721/RS                                                           f       data_rd_ctrl_inst/rd_addr[0]/opit_0_L6Q_LUT6DQL5_perm/RS

 Data arrival time                                                   2.217         Logic Levels: 1  
                                                                                   Logic: 0.164ns(22.905%), Route: 0.552ns(77.095%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.258         ntclkbufg_1      
 HCKB_213_533/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=153)      0.296       1.787         ntR2444          
 CLMA_249_721/CLK                                                          r       data_rd_ctrl_inst/rd_addr[0]/opit_0_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                        -0.236       1.551                          
 clock uncertainty                                       0.000       1.551                          

 Removal time                                           -0.038       1.513                          

 Data required time                                                  1.513                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.513                          
 Data arrival time                                                   2.217                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.704                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : led[3] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=146)      0.320       2.620         ntR2482          
 CLMS_345_217/CLK                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done/opit_0_inv_L6Q_perm/CLK

 CLMS_345_217/Q3                   tco                   0.125       2.745 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=3)        0.338       3.083         debugtest_top_inst/o_txlane_done_2
 CLMA_327_234/Y2                   td                    0.039       3.122 f       debugtest_top_inst/N333/gateop_perm/L6
                                   net (fanout=1)        2.777       5.899         nt_led[3]        
 IOLHR_16_1086/DO_P                td                    0.353       6.252 f       led_obuf[3]/opit_1/DO_P
                                   net (fanout=1)        0.000       6.252         led_obuf[3]/ntO  
 IOBS_0_1086/PAD                   td                    2.022       8.274 f       led_obuf[3]/opit_0/O
                                   net (fanout=1)        0.155       8.429         led[3]           
 E18                                                                       f       led[3] (port)    

 Data arrival time                                                   8.429         Logic Levels: 3  
                                                                                   Logic: 2.539ns(43.708%), Route: 3.270ns(56.292%)
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
Endpoint    : g_out[2] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.258         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=224)      0.312       1.803         ntR2443          
 DRM_298_522/CLKB[0]                                                       r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]

 DRM_298_522/QB0[5]                tco                   1.021       2.824 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/QB0[5]
                                   net (fanout=1)        0.736       3.560         rd_data[5]       
 CLMA_309_414/Y0                   td                    0.070       3.630 f       debugtest_top_inst/genblk3[0].genblk1[10].trigger_1bit_inst/testport_d1/opit_0_L6QQ_perm/L6
                                   net (fanout=3)        1.516       5.146         nt_g_out[2]      
 IOLHR_16_378/DO_P                 td                    0.353       5.499 f       g_out_obuf[2]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.499         g_out_obuf[2]/ntO
 IOBD_0_378/PAD                    td                    2.007       7.506 f       g_out_obuf[2]/opit_0/O
                                   net (fanout=1)        0.112       7.618         g_out[2]         
 R25                                                                       f       g_out[2] (port)  

 Data arrival time                                                   7.618         Logic Levels: 3  
                                                                                   Logic: 3.451ns(59.347%), Route: 2.364ns(40.653%)
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
Endpoint    : b_out[6] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.258         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=224)      0.312       1.803         ntR2443          
 DRM_298_522/CLKB[0]                                                       r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]

 DRM_298_522/QB0[3]                tco                   1.021       2.824 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/QB0[3]
                                   net (fanout=1)        0.842       3.666         rd_data[3]       
 CLMA_285_432/Y3                   td                    0.066       3.732 f       debugtest_top_inst/genblk3[0].genblk1[6].trigger_1bit_inst/testport_d1/opit_0_L6QQ_perm/L6
                                   net (fanout=3)        1.322       5.054         nt_b_out[6]      
 IOLHR_16_324/DO_P                 td                    0.353       5.407 f       b_out_obuf[6]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.407         b_out_obuf[6]/ntO
 IOBS_0_324/PAD                    td                    2.022       7.429 f       b_out_obuf[6]/opit_0/O
                                   net (fanout=1)        0.129       7.558         b_out[6]         
 R22                                                                       f       b_out[6] (port)  

 Data arrival time                                                   7.558         Logic Levels: 3  
                                                                                   Logic: 3.462ns(60.156%), Route: 2.293ns(39.844%)
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv_L6QQ_perm/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491      -3.491 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      -3.071         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097      -2.974 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328      -2.646         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.195      -2.451 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=1429)     0.284      -2.167         ntR2485          
 CLMA_357_583/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv_L6QQ_perm/CLK

 CLMA_357_583/CR3                  tco                   0.122      -2.045 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv_L6QQ_perm/L6QQ
                                   net (fanout=1)        0.112      -1.933         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_rst
 CLMA_357_589/Y0                   td                    0.089      -1.844 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N28/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.422      -1.422         nt_mem_rst_n     
 IOLHR_364_486/DO_P                td                    0.220      -1.202 r       mem_rst_n_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000      -1.202         mem_rst_n_obuf/ntO
 IOBS_372_486/PAD                  td                    0.763      -0.439 r       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.165      -0.274         mem_rst_n        
 H1                                                                        r       mem_rst_n (port) 

 Data arrival time                                                  -0.274         Logic Levels: 3  
                                                                                   Logic: 1.194ns(63.074%), Route: 0.699ns(36.926%)
====================================================================================================

====================================================================================================

Startpoint  : hd_sda (port)
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/DI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K23                                                     0.000       0.000 f       hd_sda (port)    
                                   net (fanout=1)        0.100       0.100         nt_hd_sda        
 IOBS_0_690/DIN                    td                    0.440       0.540 f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_0/O
                                   net (fanout=1)        0.000       0.540         ms7210_ctrl_iic_top_inst.iic_sda_tri/ntI
 IOLHR_16_690/DI                                                           f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/DI

 Data arrival time                                                   0.540         Logic Levels: 1  
                                                                                   Logic: 0.440ns(81.481%), Route: 0.100ns(18.519%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[15] (port)
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/I2
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G6                                                      0.000       0.000 r       mem_dq[15] (port)
                                   net (fanout=1)        0.099       0.099         nt_mem_dq[15]    
 IOBS_372_852/DIN                  td                    0.479       0.578 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.578         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntI
 IOLHR_364_852/DI_TO_CLK           td                    0.516       1.094 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.226       1.320         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_in_dly [7]
 CLMA_357_871/B2                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/I2

 Data arrival time                                                   1.320         Logic Levels: 2  
                                                                                   Logic: 0.995ns(75.379%), Route: 0.325ns(24.621%)
====================================================================================================

{hdmi_top|sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMS_309_211/CLK        debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[1]/opit_0_inv_L6QL5Q_perm/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMS_309_211/CLK        debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[1]/opit_0_inv_L6QL5Q_perm/CLK
 499.800     500.000         0.200           High Pulse Width  CLMS_309_211/CLK        debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[3]/opit_0_inv_L6QL5Q_perm/CLK
====================================================================================================

{PLL|u_pll/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.430     500.000         0.570           High Pulse Width  DRM_40_672/CLKA[0]      ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKA
 499.430     500.000         0.570           Low Pulse Width   DRM_40_672/CLKA[0]      ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKA
 499.430     500.000         0.570           Low Pulse Width   DRM_40_672/CLKB[0]      ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKB
====================================================================================================

{PLL_2|pll_inst/u_gpll/CLKOUT1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMA_249_745/CLK        sd_ctrl_inst/sd_init_inst/ack_data[0]/opit_0_srl/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMA_249_745/CLK        sd_ctrl_inst/sd_init_inst/ack_data[0]/opit_0_srl/CLK
 499.800     500.000         0.200           High Pulse Width  CLMA_249_745/CLK        sd_ctrl_inst/sd_init_inst/ack_data[2]/opit_0_srl/CLK
====================================================================================================

{ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.535     500.000         0.465           High Pulse Width  DDR_PHY_369_463/PHY_CLK_B_N
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/ddc_inst/CLKA
 499.535     500.000         0.465           Low Pulse Width   DDR_PHY_369_463/PHY_CLK_B_N
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/ddc_inst/CLKA
 499.535     500.000         0.465           High Pulse Width  TSERDES_371_463/SERCLK  ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_tserdes_ca0/oserdes_inst/SERCLK
====================================================================================================

{ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 497.850     500.000         2.150           Low Pulse Width   DDRPHY_CPD_369_310/PPLL_SYSCLK
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/cpd_inst/CLK_PHY
 497.850     500.000         2.150           High Pulse Width  DDRPHY_CPD_369_310/PPLL_SYSCLK
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/cpd_inst/CLK_PHY
 498.400     500.000         1.600           High Pulse Width  TSERDES_371_463/OCLKDIV ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_tserdes_ca0/oserdes_inst/OCLKDIV
====================================================================================================

{ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.535     500.000         0.465           Low Pulse Width   DDR_PHY_369_769/PHY_CLK_B_N
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY/CLKA
 499.535     500.000         0.465           High Pulse Width  DDR_PHY_369_769/PHY_CLK_B_N
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY/CLKA
 499.535     500.000         0.465           High Pulse Width  TSERDES_371_770/SERCLK  ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_tserdes0_dqs/oserdes_inst/SERCLK
====================================================================================================

{ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.400     500.000         1.600           High Pulse Width  IOLHR_364_774/ICLKDIV   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/ICLKDIV
 498.400     500.000         1.600           Low Pulse Width   IOLHR_364_774/ICLKDIV   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/ICLKDIV
 498.400     500.000         1.600           High Pulse Width  IOLHR_364_774/OCLKDIV   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/OCLKDIV
====================================================================================================

{ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMA_351_486/CLK        ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/opit_0_inv_srl/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMA_351_486/CLK        ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/opit_0_inv_srl/CLK
 499.800     500.000         0.200           High Pulse Width  CLMS_339_517/CLK        ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK
====================================================================================================

{ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.430     500.000         0.570           High Pulse Width  DRM_298_522/CLKA[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 499.430     500.000         0.570           Low Pulse Width   DRM_298_522/CLKA[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 499.430     500.000         0.570           High Pulse Width  DRM_298_492/CLKA[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
====================================================================================================

{PLL_2|pll_inst/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.430     500.000         0.570           High Pulse Width  DRM_298_522/CLKB[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 499.430     500.000         0.570           Low Pulse Width   DRM_298_522/CLKB[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 499.430     500.000         0.570           High Pulse Width  DRM_298_492/CLKB[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                                                                 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/22_key_encoder_SD_ISP_Platform_debugger/prj/21_SD_ISP_Platform/place_route/hdmi_top_pnr.adf       
| Output     | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/22_key_encoder_SD_ISP_Platform_debugger/prj/21_SD_ISP_Platform/report_timing/hdmi_top_rtp.adf     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/22_key_encoder_SD_ISP_Platform_debugger/prj/21_SD_ISP_Platform/report_timing/hdmi_top.rtr         
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/22_key_encoder_SD_ISP_Platform_debugger/prj/21_SD_ISP_Platform/report_timing/rtr.db               
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,274 MB
Total CPU time to report_timing completion : 0h:0m:19s
Process Total CPU time to report_timing completion : 0h:0m:20s
Total real time to report_timing completion : 0h:0m:22s
