

================================================================
== Vitis HLS Report for 'decision_function_29'
================================================================
* Date:           Tue Mar 11 16:16:33 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.454 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_15_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_15_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_14_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_14_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_13_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_13_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_12_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_12_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_11_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_11_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_9_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_9_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_6_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_6_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_5_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_5_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_4_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_4_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_3_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_3_val" [firmware/BDT.h:86]   --->   Operation 18 'read' 'x_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_2_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_2_val" [firmware/BDT.h:86]   --->   Operation 19 'read' 'x_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_15_val_read, i18 260661" [firmware/BDT.h:86]   --->   Operation 20 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln86_824 = icmp_slt  i18 %x_9_val_read, i18 259754" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86_824' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln86_825 = icmp_slt  i18 %x_12_val_read, i18 260295" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_825' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86_826 = icmp_slt  i18 %x_6_val_read, i18 260559" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_826' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln86_827 = icmp_slt  i18 %x_14_val_read, i18 1628" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_827' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_828 = icmp_slt  i18 %x_4_val_read, i18 261679" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_828' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86_829 = icmp_slt  i18 %x_5_val_read, i18 261800" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_829' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_830 = icmp_slt  i18 %x_6_val_read, i18 260571" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_830' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_831 = icmp_slt  i18 %x_14_val_read, i18 262119" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_831' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_832 = icmp_slt  i18 %x_15_val_read, i18 548" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_832' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_833 = icmp_slt  i18 %x_14_val_read, i18 260842" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_833' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_834 = icmp_slt  i18 %x_14_val_read, i18 261553" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_834' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_835 = icmp_slt  i18 %x_6_val_read, i18 259895" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_835' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_836 = icmp_slt  i18 %x_11_val_read, i18 260626" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_836' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_837 = icmp_slt  i18 %x_13_val_read, i18 261483" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_837' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_838 = icmp_slt  i18 %x_15_val_read, i18 261842" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_838' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_839 = icmp_slt  i18 %x_12_val_read, i18 260195" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_839' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_840 = icmp_slt  i18 %x_6_val_read, i18 260359" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_840' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_841 = icmp_slt  i18 %x_2_val_read, i18 260900" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_841' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_842 = icmp_slt  i18 %x_3_val_read, i18 261276" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_842' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_843 = icmp_slt  i18 %x_3_val_read, i18 261475" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_843' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_844 = icmp_slt  i18 %x_3_val_read, i18 261512" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_844' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_397 = xor i1 %icmp_ln86_824, i1 1" [firmware/BDT.h:104]   --->   Operation 42 'xor' 'xor_ln104_397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_397" [firmware/BDT.h:104]   --->   Operation 43 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 44 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 44 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_824, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 45 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.97ns)   --->   "%and_ln102_797 = and i1 %icmp_ln86_825, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 46 'and' 'and_ln102_797' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.97ns)   --->   "%and_ln102_798 = and i1 %icmp_ln86_826, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 47 'and' 'and_ln102_798' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_162)   --->   "%xor_ln104_399 = xor i1 %icmp_ln86_826, i1 1" [firmware/BDT.h:104]   --->   Operation 48 'xor' 'xor_ln104_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_162 = and i1 %and_ln104, i1 %xor_ln104_399" [firmware/BDT.h:104]   --->   Operation 49 'and' 'and_ln104_162' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.97ns)   --->   "%and_ln102_801 = and i1 %icmp_ln86_829, i1 %and_ln102_798" [firmware/BDT.h:102]   --->   Operation 50 'and' 'and_ln102_801' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_402 = xor i1 %icmp_ln86_829, i1 1" [firmware/BDT.h:104]   --->   Operation 51 'xor' 'xor_ln104_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln104_165 = and i1 %and_ln102_798, i1 %xor_ln104_402" [firmware/BDT.h:104]   --->   Operation 52 'and' 'and_ln104_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_756)   --->   "%and_ln102_802 = and i1 %icmp_ln86_830, i1 %and_ln104_162" [firmware/BDT.h:102]   --->   Operation 53 'and' 'and_ln102_802' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_166)   --->   "%xor_ln104_403 = xor i1 %icmp_ln86_830, i1 1" [firmware/BDT.h:104]   --->   Operation 54 'xor' 'xor_ln104_403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_166 = and i1 %and_ln104_162, i1 %xor_ln104_403" [firmware/BDT.h:104]   --->   Operation 55 'and' 'and_ln104_166' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102, i1 %and_ln104_165" [firmware/BDT.h:117]   --->   Operation 56 'or' 'or_ln117' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117_756 = or i1 %or_ln117, i1 %and_ln102_802" [firmware/BDT.h:117]   --->   Operation 57 'or' 'or_ln117_756' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.93>
ST_3 : Operation 58 [1/1] (0.97ns)   --->   "%and_ln102_799 = and i1 %icmp_ln86_827, i1 %and_ln102_797" [firmware/BDT.h:102]   --->   Operation 58 'and' 'and_ln102_799' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_163)   --->   "%xor_ln104_400 = xor i1 %icmp_ln86_827, i1 1" [firmware/BDT.h:104]   --->   Operation 59 'xor' 'xor_ln104_400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_163 = and i1 %and_ln102_797, i1 %xor_ln104_400" [firmware/BDT.h:104]   --->   Operation 60 'and' 'and_ln104_163' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.97ns)   --->   "%and_ln102_803 = and i1 %icmp_ln86_831, i1 %and_ln102_799" [firmware/BDT.h:102]   --->   Operation 61 'and' 'and_ln102_803' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_801)   --->   "%and_ln102_807 = and i1 %icmp_ln86_835, i1 %and_ln102_801" [firmware/BDT.h:102]   --->   Operation 62 'and' 'and_ln102_807' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_804)   --->   "%and_ln102_808 = and i1 %icmp_ln86_836, i1 %and_ln104_166" [firmware/BDT.h:102]   --->   Operation 63 'and' 'and_ln102_808' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_801)   --->   "%xor_ln117 = xor i1 %and_ln102, i1 1" [firmware/BDT.h:117]   --->   Operation 64 'xor' 'xor_ln117' <Predicate = (or_ln117 & or_ln117_756)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_801)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 65 'zext' 'zext_ln117' <Predicate = (or_ln117 & or_ln117_756)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_801)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 66 'select' 'select_ln117' <Predicate = (or_ln117_756)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_801)   --->   "%or_ln117_757 = or i1 %or_ln117_756, i1 %and_ln102_807" [firmware/BDT.h:117]   --->   Operation 67 'or' 'or_ln117_757' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_801)   --->   "%select_ln117_800 = select i1 %or_ln117_756, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 68 'select' 'select_ln117_800' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_801)   --->   "%zext_ln117_88 = zext i2 %select_ln117_800" [firmware/BDT.h:117]   --->   Operation 69 'zext' 'zext_ln117_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.97ns)   --->   "%or_ln117_758 = or i1 %or_ln117_756, i1 %and_ln102_801" [firmware/BDT.h:117]   --->   Operation 70 'or' 'or_ln117_758' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_801 = select i1 %or_ln117_757, i3 %zext_ln117_88, i3 4" [firmware/BDT.h:117]   --->   Operation 71 'select' 'select_ln117_801' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_804)   --->   "%or_ln117_759 = or i1 %or_ln117_758, i1 %and_ln102_808" [firmware/BDT.h:117]   --->   Operation 72 'or' 'or_ln117_759' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_804)   --->   "%select_ln117_802 = select i1 %or_ln117_758, i3 %select_ln117_801, i3 5" [firmware/BDT.h:117]   --->   Operation 73 'select' 'select_ln117_802' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.97ns)   --->   "%or_ln117_760 = or i1 %or_ln117_758, i1 %and_ln104_166" [firmware/BDT.h:117]   --->   Operation 74 'or' 'or_ln117_760' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_804)   --->   "%select_ln117_803 = select i1 %or_ln117_759, i3 %select_ln117_802, i3 6" [firmware/BDT.h:117]   --->   Operation 75 'select' 'select_ln117_803' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_804 = select i1 %or_ln117_760, i3 %select_ln117_803, i3 7" [firmware/BDT.h:117]   --->   Operation 76 'select' 'select_ln117_804' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.97ns)   --->   "%or_ln117_762 = or i1 %or_ln117_760, i1 %and_ln102_803" [firmware/BDT.h:117]   --->   Operation 77 'or' 'or_ln117_762' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_161)   --->   "%xor_ln104_398 = xor i1 %icmp_ln86_825, i1 1" [firmware/BDT.h:104]   --->   Operation 78 'xor' 'xor_ln104_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_161 = and i1 %xor_ln104_398, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 79 'and' 'and_ln104_161' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.97ns)   --->   "%and_ln102_800 = and i1 %icmp_ln86_828, i1 %and_ln104_161" [firmware/BDT.h:102]   --->   Operation 80 'and' 'and_ln102_800' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_164)   --->   "%xor_ln104_401 = xor i1 %icmp_ln86_828, i1 1" [firmware/BDT.h:104]   --->   Operation 81 'xor' 'xor_ln104_401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_164 = and i1 %and_ln104_161, i1 %xor_ln104_401" [firmware/BDT.h:104]   --->   Operation 82 'and' 'and_ln104_164' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_808)   --->   "%xor_ln104_404 = xor i1 %icmp_ln86_831, i1 1" [firmware/BDT.h:104]   --->   Operation 83 'xor' 'xor_ln104_404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.97ns)   --->   "%and_ln102_804 = and i1 %icmp_ln86_832, i1 %and_ln104_163" [firmware/BDT.h:102]   --->   Operation 84 'and' 'and_ln102_804' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.97ns)   --->   "%and_ln102_805 = and i1 %icmp_ln86_833, i1 %and_ln102_800" [firmware/BDT.h:102]   --->   Operation 85 'and' 'and_ln102_805' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_806)   --->   "%and_ln102_809 = and i1 %icmp_ln86_837, i1 %and_ln102_803" [firmware/BDT.h:102]   --->   Operation 86 'and' 'and_ln102_809' <Predicate = (or_ln117_762)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_808)   --->   "%and_ln102_817 = and i1 %icmp_ln86_838, i1 %xor_ln104_404" [firmware/BDT.h:102]   --->   Operation 87 'and' 'and_ln102_817' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_808)   --->   "%and_ln102_810 = and i1 %and_ln102_817, i1 %and_ln102_799" [firmware/BDT.h:102]   --->   Operation 88 'and' 'and_ln102_810' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_810)   --->   "%and_ln102_811 = and i1 %icmp_ln86_839, i1 %and_ln102_804" [firmware/BDT.h:102]   --->   Operation 89 'and' 'and_ln102_811' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_806)   --->   "%or_ln117_761 = or i1 %or_ln117_760, i1 %and_ln102_809" [firmware/BDT.h:117]   --->   Operation 90 'or' 'or_ln117_761' <Predicate = (or_ln117_762)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_806)   --->   "%zext_ln117_89 = zext i3 %select_ln117_804" [firmware/BDT.h:117]   --->   Operation 91 'zext' 'zext_ln117_89' <Predicate = (or_ln117_762)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_806)   --->   "%select_ln117_805 = select i1 %or_ln117_761, i4 %zext_ln117_89, i4 8" [firmware/BDT.h:117]   --->   Operation 92 'select' 'select_ln117_805' <Predicate = (or_ln117_762)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_808)   --->   "%or_ln117_763 = or i1 %or_ln117_762, i1 %and_ln102_810" [firmware/BDT.h:117]   --->   Operation 93 'or' 'or_ln117_763' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_806 = select i1 %or_ln117_762, i4 %select_ln117_805, i4 9" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117_806' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.97ns)   --->   "%or_ln117_764 = or i1 %or_ln117_760, i1 %and_ln102_799" [firmware/BDT.h:117]   --->   Operation 95 'or' 'or_ln117_764' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_808)   --->   "%select_ln117_807 = select i1 %or_ln117_763, i4 %select_ln117_806, i4 10" [firmware/BDT.h:117]   --->   Operation 96 'select' 'select_ln117_807' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_810)   --->   "%or_ln117_765 = or i1 %or_ln117_764, i1 %and_ln102_811" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_765' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_808 = select i1 %or_ln117_764, i4 %select_ln117_807, i4 11" [firmware/BDT.h:117]   --->   Operation 98 'select' 'select_ln117_808' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.97ns)   --->   "%or_ln117_766 = or i1 %or_ln117_764, i1 %and_ln102_804" [firmware/BDT.h:117]   --->   Operation 99 'or' 'or_ln117_766' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_810)   --->   "%select_ln117_809 = select i1 %or_ln117_765, i4 %select_ln117_808, i4 12" [firmware/BDT.h:117]   --->   Operation 100 'select' 'select_ln117_809' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_810 = select i1 %or_ln117_766, i4 %select_ln117_809, i4 13" [firmware/BDT.h:117]   --->   Operation 101 'select' 'select_ln117_810' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.97ns)   --->   "%or_ln117_768 = or i1 %or_ln117_760, i1 %and_ln102_797" [firmware/BDT.h:117]   --->   Operation 102 'or' 'or_ln117_768' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.45>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_812)   --->   "%xor_ln104_405 = xor i1 %icmp_ln86_832, i1 1" [firmware/BDT.h:104]   --->   Operation 103 'xor' 'xor_ln104_405' <Predicate = (or_ln117_768)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_816)   --->   "%xor_ln104_406 = xor i1 %icmp_ln86_833, i1 1" [firmware/BDT.h:104]   --->   Operation 104 'xor' 'xor_ln104_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_812)   --->   "%and_ln102_818 = and i1 %icmp_ln86_840, i1 %xor_ln104_405" [firmware/BDT.h:102]   --->   Operation 105 'and' 'and_ln102_818' <Predicate = (or_ln117_768)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_812)   --->   "%and_ln102_812 = and i1 %and_ln102_818, i1 %and_ln104_163" [firmware/BDT.h:102]   --->   Operation 106 'and' 'and_ln102_812' <Predicate = (or_ln117_768)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_814)   --->   "%and_ln102_813 = and i1 %icmp_ln86_841, i1 %and_ln102_805" [firmware/BDT.h:102]   --->   Operation 107 'and' 'and_ln102_813' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_816)   --->   "%and_ln102_819 = and i1 %icmp_ln86_842, i1 %xor_ln104_406" [firmware/BDT.h:102]   --->   Operation 108 'and' 'and_ln102_819' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_816)   --->   "%and_ln102_814 = and i1 %and_ln102_819, i1 %and_ln102_800" [firmware/BDT.h:102]   --->   Operation 109 'and' 'and_ln102_814' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_812)   --->   "%or_ln117_767 = or i1 %or_ln117_766, i1 %and_ln102_812" [firmware/BDT.h:117]   --->   Operation 110 'or' 'or_ln117_767' <Predicate = (or_ln117_768)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_812)   --->   "%select_ln117_811 = select i1 %or_ln117_767, i4 %select_ln117_810, i4 14" [firmware/BDT.h:117]   --->   Operation 111 'select' 'select_ln117_811' <Predicate = (or_ln117_768)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_814)   --->   "%or_ln117_769 = or i1 %or_ln117_768, i1 %and_ln102_813" [firmware/BDT.h:117]   --->   Operation 112 'or' 'or_ln117_769' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_812 = select i1 %or_ln117_768, i4 %select_ln117_811, i4 15" [firmware/BDT.h:117]   --->   Operation 113 'select' 'select_ln117_812' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_814)   --->   "%zext_ln117_90 = zext i4 %select_ln117_812" [firmware/BDT.h:117]   --->   Operation 114 'zext' 'zext_ln117_90' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.97ns)   --->   "%or_ln117_770 = or i1 %or_ln117_768, i1 %and_ln102_805" [firmware/BDT.h:117]   --->   Operation 115 'or' 'or_ln117_770' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_814)   --->   "%select_ln117_813 = select i1 %or_ln117_769, i5 %zext_ln117_90, i5 16" [firmware/BDT.h:117]   --->   Operation 116 'select' 'select_ln117_813' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_816)   --->   "%or_ln117_771 = or i1 %or_ln117_770, i1 %and_ln102_814" [firmware/BDT.h:117]   --->   Operation 117 'or' 'or_ln117_771' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_814 = select i1 %or_ln117_770, i5 %select_ln117_813, i5 17" [firmware/BDT.h:117]   --->   Operation 118 'select' 'select_ln117_814' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.97ns)   --->   "%or_ln117_772 = or i1 %or_ln117_768, i1 %and_ln102_800" [firmware/BDT.h:117]   --->   Operation 119 'or' 'or_ln117_772' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_816)   --->   "%select_ln117_815 = select i1 %or_ln117_771, i5 %select_ln117_814, i5 18" [firmware/BDT.h:117]   --->   Operation 120 'select' 'select_ln117_815' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_816 = select i1 %or_ln117_772, i5 %select_ln117_815, i5 19" [firmware/BDT.h:117]   --->   Operation 121 'select' 'select_ln117_816' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.17>
ST_6 : Operation 122 [1/1] (0.97ns)   --->   "%and_ln102_806 = and i1 %icmp_ln86_834, i1 %and_ln104_164" [firmware/BDT.h:102]   --->   Operation 122 'and' 'and_ln102_806' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_818)   --->   "%and_ln102_815 = and i1 %icmp_ln86_843, i1 %and_ln102_806" [firmware/BDT.h:102]   --->   Operation 123 'and' 'and_ln102_815' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_818)   --->   "%or_ln117_773 = or i1 %or_ln117_772, i1 %and_ln102_815" [firmware/BDT.h:117]   --->   Operation 124 'or' 'or_ln117_773' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.97ns)   --->   "%or_ln117_774 = or i1 %or_ln117_772, i1 %and_ln102_806" [firmware/BDT.h:117]   --->   Operation 125 'or' 'or_ln117_774' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_818)   --->   "%select_ln117_817 = select i1 %or_ln117_773, i5 %select_ln117_816, i5 20" [firmware/BDT.h:117]   --->   Operation 126 'select' 'select_ln117_817' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_818 = select i1 %or_ln117_774, i5 %select_ln117_817, i5 21" [firmware/BDT.h:117]   --->   Operation 127 'select' 'select_ln117_818' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.20>
ST_7 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln104_407 = xor i1 %icmp_ln86_834, i1 1" [firmware/BDT.h:104]   --->   Operation 128 'xor' 'xor_ln104_407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_820 = and i1 %icmp_ln86_844, i1 %xor_ln104_407" [firmware/BDT.h:102]   --->   Operation 129 'and' 'and_ln102_820' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_816 = and i1 %and_ln102_820, i1 %and_ln104_164" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_816' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln117_775 = or i1 %or_ln117_774, i1 %and_ln102_816" [firmware/BDT.h:117]   --->   Operation 131 'or' 'or_ln117_775' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln117_819 = select i1 %or_ln117_775, i5 %select_ln117_818, i5 22" [firmware/BDT.h:117]   --->   Operation 132 'select' 'select_ln117_819' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (3.20ns) (out node of the LUT)   --->   "%tmp = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.23i12.i12.i5, i5 0, i12 1035, i5 1, i12 260, i5 2, i12 1160, i5 3, i12 3935, i5 4, i12 3619, i5 5, i12 309, i5 6, i12 3850, i5 7, i12 3987, i5 8, i12 1091, i5 9, i12 110, i5 10, i12 352, i5 11, i12 3540, i5 12, i12 3872, i5 13, i12 815, i5 14, i12 3626, i5 15, i12 4081, i5 16, i12 297, i5 17, i12 3908, i5 18, i12 4049, i5 19, i12 94, i5 20, i12 523, i5 21, i12 3853, i5 22, i12 2, i12 0, i5 %select_ln117_819" [firmware/BDT.h:118]   --->   Operation 133 'sparsemux' 'tmp' <Predicate = true> <Delay = 3.20> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.97>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 134 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_776 = or i1 %or_ln117_760, i1 %xor_ln104" [firmware/BDT.h:117]   --->   Operation 135 'or' 'or_ln117_776' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (0.97ns) (out node of the LUT)   --->   "%agg_result_0 = select i1 %or_ln117_776, i12 %tmp, i12 0" [firmware/BDT.h:117]   --->   Operation 136 'select' 'agg_result_0' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result_0" [firmware/BDT.h:122]   --->   Operation 137 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('x_15_val_read', firmware/BDT.h:86) on port 'x_15_val' (firmware/BDT.h:86) [13]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [24]  (2.136 ns)
	'and' operation 1 bit ('and_ln104', firmware/BDT.h:104) [49]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [47]  (0.978 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [90]  (0.978 ns)
	'or' operation 1 bit ('or_ln117_756', firmware/BDT.h:117) [93]  (0.978 ns)

 <State 3>: 2.936ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_758', firmware/BDT.h:117) [98]  (0.978 ns)
	'or' operation 1 bit ('or_ln117_760', firmware/BDT.h:117) [102]  (0.978 ns)
	'select' operation 3 bit ('select_ln117_804', firmware/BDT.h:117) [105]  (0.980 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_809', firmware/BDT.h:102) [78]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_761', firmware/BDT.h:117) [104]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_805', firmware/BDT.h:117) [108]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_806', firmware/BDT.h:117) [110]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_807', firmware/BDT.h:117) [112]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_808', firmware/BDT.h:117) [114]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_809', firmware/BDT.h:117) [116]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_810', firmware/BDT.h:117) [118]  (1.024 ns)

 <State 5>: 3.454ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_405', firmware/BDT.h:104) [71]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_818', firmware/BDT.h:102) [82]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_812', firmware/BDT.h:102) [83]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_767', firmware/BDT.h:117) [117]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_811', firmware/BDT.h:117) [120]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_812', firmware/BDT.h:117) [122]  (1.024 ns)
	'select' operation 5 bit ('select_ln117_813', firmware/BDT.h:117) [125]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_814', firmware/BDT.h:117) [127]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_815', firmware/BDT.h:117) [129]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_816', firmware/BDT.h:117) [131]  (1.215 ns)

 <State 6>: 3.171ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_806', firmware/BDT.h:102) [74]  (0.978 ns)
	'or' operation 1 bit ('or_ln117_774', firmware/BDT.h:117) [132]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_818', firmware/BDT.h:117) [135]  (1.215 ns)

 <State 7>: 3.201ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_407', firmware/BDT.h:104) [75]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_820', firmware/BDT.h:102) [88]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_816', firmware/BDT.h:102) [89]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_775', firmware/BDT.h:117) [134]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_819', firmware/BDT.h:117) [137]  (0.000 ns)
	'sparsemux' operation 12 bit ('tmp', firmware/BDT.h:118) [138]  (3.201 ns)

 <State 8>: 0.978ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_776', firmware/BDT.h:117) [136]  (0.000 ns)
	'select' operation 12 bit ('agg_result_0', firmware/BDT.h:117) [139]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
