TimeQuest Timing Analyzer report for lab11step3
Thu Jul  7 13:58:42 2016
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock_generator:inst11|clock_divider_1024:inst101|inst10'
 12. Slow Model Setup: 'clk'
 13. Slow Model Setup: 'clock_generator:inst11|clock_divider_1024:inst102|inst10'
 14. Slow Model Setup: 'clock_generator:inst11|inst7'
 15. Slow Model Hold: 'clk'
 16. Slow Model Hold: 'clock_generator:inst11|clock_divider_1024:inst102|inst10'
 17. Slow Model Hold: 'clock_generator:inst11|clock_divider_1024:inst101|inst10'
 18. Slow Model Hold: 'clock_generator:inst11|inst7'
 19. Slow Model Minimum Pulse Width: 'clk'
 20. Slow Model Minimum Pulse Width: 'clock_generator:inst11|clock_divider_1024:inst101|inst10'
 21. Slow Model Minimum Pulse Width: 'clock_generator:inst11|clock_divider_1024:inst102|inst10'
 22. Slow Model Minimum Pulse Width: 'clock_generator:inst11|inst7'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'clock_generator:inst11|clock_divider_1024:inst101|inst10'
 33. Fast Model Setup: 'clk'
 34. Fast Model Setup: 'clock_generator:inst11|clock_divider_1024:inst102|inst10'
 35. Fast Model Setup: 'clock_generator:inst11|inst7'
 36. Fast Model Hold: 'clk'
 37. Fast Model Hold: 'clock_generator:inst11|clock_divider_1024:inst102|inst10'
 38. Fast Model Hold: 'clock_generator:inst11|clock_divider_1024:inst101|inst10'
 39. Fast Model Hold: 'clock_generator:inst11|inst7'
 40. Fast Model Minimum Pulse Width: 'clk'
 41. Fast Model Minimum Pulse Width: 'clock_generator:inst11|clock_divider_1024:inst101|inst10'
 42. Fast Model Minimum Pulse Width: 'clock_generator:inst11|clock_divider_1024:inst102|inst10'
 43. Fast Model Minimum Pulse Width: 'clock_generator:inst11|inst7'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Setup Transfers
 54. Hold Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; lab11step3                                                       ;
; Device Family      ; Cyclone II                                                       ;
; Device Name        ; EP2C35F672C6                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Unavailable                                                      ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------+
; Clock Name                                               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                      ;
+----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------+
; clk                                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                      ;
; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst11|clock_divider_1024:inst101|inst10 } ;
; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst11|clock_divider_1024:inst102|inst10 } ;
; clock_generator:inst11|inst7                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst11|inst7 }                             ;
+----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                  ;
+-------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                               ; Note                                                          ;
+-------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
; 554.02 MHz  ; 500.0 MHz       ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; limit due to high minimum pulse width violation (tch)         ;
; 570.13 MHz  ; 420.17 MHz      ; clk                                                      ; limit due to minimum period restriction (max I/O toggle rate) ;
; 692.52 MHz  ; 500.0 MHz       ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; limit due to high minimum pulse width violation (tch)         ;
; 1333.33 MHz ; 500.0 MHz       ; clock_generator:inst11|inst7                             ; limit due to high minimum pulse width violation (tch)         ;
+-------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                          ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; -0.805 ; -4.181        ;
; clk                                                      ; -0.754 ; -3.986        ;
; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; -0.444 ; -1.633        ;
; clock_generator:inst11|inst7                             ; 0.250  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                           ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk                                                      ; -2.549 ; -2.549        ;
; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; -2.184 ; -2.184        ;
; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; -2.047 ; -2.047        ;
; clock_generator:inst11|inst7                             ; 0.391  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                            ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk                                                      ; -1.380 ; -11.380       ;
; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; -0.500 ; -10.000       ;
; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; -0.500 ; -7.000        ;
; clock_generator:inst11|inst7                             ; -0.500 ; -2.000        ;
+----------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_generator:inst11|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.805 ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.841      ;
; -0.772 ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.808      ;
; -0.761 ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.797      ;
; -0.722 ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.758      ;
; -0.655 ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.691      ;
; -0.578 ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.614      ;
; -0.521 ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.557      ;
; -0.506 ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.542      ;
; -0.500 ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.536      ;
; -0.500 ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.536      ;
; -0.499 ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.535      ;
; -0.499 ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.535      ;
; -0.498 ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.534      ;
; -0.477 ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.513      ;
; -0.458 ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.494      ;
; -0.458 ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.494      ;
; -0.456 ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.492      ;
; -0.456 ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.492      ;
; -0.455 ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.491      ;
; -0.455 ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.491      ;
; -0.454 ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.490      ;
; -0.361 ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.397      ;
; -0.350 ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.386      ;
; -0.350 ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.386      ;
; -0.349 ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.385      ;
; -0.349 ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.385      ;
; -0.348 ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.384      ;
; -0.325 ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.361      ;
; -0.278 ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.314      ;
; -0.274 ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.310      ;
; -0.274 ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.310      ;
; -0.244 ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.280      ;
; -0.201 ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.237      ;
; -0.201 ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.237      ;
; -0.200 ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.236      ;
; -0.200 ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.236      ;
; -0.199 ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.235      ;
; -0.180 ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.216      ;
; -0.087 ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.123      ;
; -0.084 ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.120      ;
; -0.081 ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.117      ;
; -0.051 ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.087      ;
; -0.036 ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.072      ;
; -0.033 ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.069      ;
; 0.064  ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.972      ;
; 0.379  ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 2.317  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.500        ; 2.188      ; 0.657      ;
; 2.817  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 2.188      ; 0.657      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -0.754 ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.790      ;
; -0.744 ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.780      ;
; -0.743 ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.779      ;
; -0.617 ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.653      ;
; -0.614 ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.650      ;
; -0.612 ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.648      ;
; -0.487 ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.523      ;
; -0.482 ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.518      ;
; -0.481 ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.517      ;
; -0.480 ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.516      ;
; -0.479 ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.515      ;
; -0.479 ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.515      ;
; -0.475 ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.511      ;
; -0.475 ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.511      ;
; -0.471 ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.507      ;
; -0.468 ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.504      ;
; -0.467 ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.503      ;
; -0.466 ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.502      ;
; -0.465 ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.501      ;
; -0.465 ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.501      ;
; -0.461 ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.497      ;
; -0.331 ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.367      ;
; -0.330 ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.366      ;
; -0.329 ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.365      ;
; -0.328 ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.364      ;
; -0.328 ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.364      ;
; -0.324 ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.360      ;
; -0.250 ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.286      ;
; -0.242 ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.278      ;
; -0.242 ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.278      ;
; -0.222 ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.258      ;
; -0.220 ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.256      ;
; -0.216 ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.252      ;
; -0.183 ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.219      ;
; -0.182 ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.218      ;
; -0.181 ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.217      ;
; -0.180 ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.216      ;
; -0.180 ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.216      ;
; -0.176 ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.212      ;
; -0.072 ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.108      ;
; -0.070 ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.106      ;
; -0.056 ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 1.092      ;
; 0.215  ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.821      ;
; 0.218  ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.818      ;
; 0.218  ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.818      ;
; 0.379  ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 2.819  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk         ; 0.500        ; 2.690      ; 0.657      ;
; 3.319  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk         ; 1.000        ; 2.690      ; 0.657      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_generator:inst11|clock_divider_1024:inst102|inst10'                                                                                                                                                        ;
+--------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.444 ; clock_generator:inst11|inst3 ; clock_generator:inst11|inst6 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.480      ;
; -0.443 ; clock_generator:inst11|inst3 ; clock_generator:inst11|inst7 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.479      ;
; -0.441 ; clock_generator:inst11|inst3 ; clock_generator:inst11|inst5 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.477      ;
; -0.420 ; clock_generator:inst11|inst2 ; clock_generator:inst11|inst6 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.456      ;
; -0.419 ; clock_generator:inst11|inst2 ; clock_generator:inst11|inst7 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.455      ;
; -0.417 ; clock_generator:inst11|inst2 ; clock_generator:inst11|inst5 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.453      ;
; -0.299 ; clock_generator:inst11|inst1 ; clock_generator:inst11|inst6 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.335      ;
; -0.298 ; clock_generator:inst11|inst1 ; clock_generator:inst11|inst7 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.334      ;
; -0.296 ; clock_generator:inst11|inst1 ; clock_generator:inst11|inst5 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.332      ;
; -0.267 ; clock_generator:inst11|inst1 ; clock_generator:inst11|inst4 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.303      ;
; -0.207 ; clock_generator:inst11|inst3 ; clock_generator:inst11|inst4 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.243      ;
; -0.165 ; clock_generator:inst11|inst4 ; clock_generator:inst11|inst6 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.201      ;
; -0.164 ; clock_generator:inst11|inst4 ; clock_generator:inst11|inst7 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.200      ;
; -0.162 ; clock_generator:inst11|inst4 ; clock_generator:inst11|inst5 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.198      ;
; -0.058 ; clock_generator:inst11|inst6 ; clock_generator:inst11|inst7 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.094      ;
; -0.038 ; clock_generator:inst11|inst2 ; clock_generator:inst11|inst3 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.074      ;
; -0.035 ; clock_generator:inst11|inst5 ; clock_generator:inst11|inst6 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.071      ;
; -0.034 ; clock_generator:inst11|inst5 ; clock_generator:inst11|inst7 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.070      ;
; 0.041  ; clock_generator:inst11|inst1 ; clock_generator:inst11|inst2 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.995      ;
; 0.041  ; clock_generator:inst11|inst1 ; clock_generator:inst11|inst3 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.995      ;
; 0.236  ; clock_generator:inst11|inst2 ; clock_generator:inst11|inst4 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.800      ;
; 0.379  ; clock_generator:inst11|inst1 ; clock_generator:inst11|inst1 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst11|inst6 ; clock_generator:inst11|inst6 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst11|inst5 ; clock_generator:inst11|inst5 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst11|inst4 ; clock_generator:inst11|inst4 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst11|inst3 ; clock_generator:inst11|inst3 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst11|inst2 ; clock_generator:inst11|inst2 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 2.454  ; clock_generator:inst11|inst7 ; clock_generator:inst11|inst7 ; clock_generator:inst11|inst7                             ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.500        ; 2.325      ; 0.657      ;
; 2.954  ; clock_generator:inst11|inst7 ; clock_generator:inst11|inst7 ; clock_generator:inst11|inst7                             ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 2.325      ; 0.657      ;
+--------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_generator:inst11|inst7'                                                                                   ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; 0.250 ; inst3     ; inst2   ; clock_generator:inst11|inst7 ; clock_generator:inst11|inst7 ; 1.000        ; 0.000      ; 0.786      ;
; 0.379 ; inst3     ; inst3   ; clock_generator:inst11|inst7 ; clock_generator:inst11|inst7 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379 ; inst2     ; inst2   ; clock_generator:inst11|inst7 ; clock_generator:inst11|inst7 ; 1.000        ; 0.000      ; 0.657      ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -2.549 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk         ; 0.000        ; 2.690      ; 0.657      ;
; -2.049 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk         ; -0.500       ; 2.690      ; 0.657      ;
; 0.391  ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.552  ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.818      ;
; 0.552  ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.818      ;
; 0.555  ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.821      ;
; 0.826  ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.092      ;
; 0.840  ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.106      ;
; 0.842  ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.108      ;
; 0.946  ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.212      ;
; 0.950  ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.216      ;
; 0.950  ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.216      ;
; 0.951  ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.217      ;
; 0.952  ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.218      ;
; 0.953  ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.219      ;
; 0.986  ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.252      ;
; 0.990  ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.256      ;
; 0.992  ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.258      ;
; 1.012  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.278      ;
; 1.012  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.278      ;
; 1.020  ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.286      ;
; 1.094  ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.360      ;
; 1.098  ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.364      ;
; 1.098  ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.364      ;
; 1.099  ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.365      ;
; 1.100  ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.366      ;
; 1.101  ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.367      ;
; 1.231  ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.497      ;
; 1.235  ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.501      ;
; 1.235  ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.501      ;
; 1.236  ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.502      ;
; 1.237  ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.503      ;
; 1.238  ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.504      ;
; 1.241  ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.507      ;
; 1.245  ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.511      ;
; 1.245  ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.511      ;
; 1.249  ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.515      ;
; 1.249  ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.515      ;
; 1.250  ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.516      ;
; 1.251  ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.517      ;
; 1.252  ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.518      ;
; 1.257  ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.523      ;
; 1.382  ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.648      ;
; 1.384  ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.650      ;
; 1.387  ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.653      ;
; 1.513  ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.779      ;
; 1.514  ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.780      ;
; 1.524  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 1.790      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_generator:inst11|clock_divider_1024:inst102|inst10'                                                                                                                                                         ;
+--------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.184 ; clock_generator:inst11|inst7 ; clock_generator:inst11|inst7 ; clock_generator:inst11|inst7                             ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 2.325      ; 0.657      ;
; -1.684 ; clock_generator:inst11|inst7 ; clock_generator:inst11|inst7 ; clock_generator:inst11|inst7                             ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; -0.500       ; 2.325      ; 0.657      ;
; 0.391  ; clock_generator:inst11|inst1 ; clock_generator:inst11|inst1 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst11|inst2 ; clock_generator:inst11|inst2 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst11|inst3 ; clock_generator:inst11|inst3 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst11|inst4 ; clock_generator:inst11|inst4 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst11|inst5 ; clock_generator:inst11|inst5 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst11|inst6 ; clock_generator:inst11|inst6 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.534  ; clock_generator:inst11|inst2 ; clock_generator:inst11|inst4 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.800      ;
; 0.729  ; clock_generator:inst11|inst1 ; clock_generator:inst11|inst2 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.995      ;
; 0.729  ; clock_generator:inst11|inst1 ; clock_generator:inst11|inst3 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.995      ;
; 0.804  ; clock_generator:inst11|inst5 ; clock_generator:inst11|inst7 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.070      ;
; 0.805  ; clock_generator:inst11|inst5 ; clock_generator:inst11|inst6 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.071      ;
; 0.808  ; clock_generator:inst11|inst2 ; clock_generator:inst11|inst3 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.074      ;
; 0.828  ; clock_generator:inst11|inst6 ; clock_generator:inst11|inst7 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.094      ;
; 0.932  ; clock_generator:inst11|inst4 ; clock_generator:inst11|inst5 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.198      ;
; 0.934  ; clock_generator:inst11|inst4 ; clock_generator:inst11|inst7 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.200      ;
; 0.935  ; clock_generator:inst11|inst4 ; clock_generator:inst11|inst6 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.201      ;
; 0.977  ; clock_generator:inst11|inst3 ; clock_generator:inst11|inst4 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.243      ;
; 1.037  ; clock_generator:inst11|inst1 ; clock_generator:inst11|inst4 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.303      ;
; 1.066  ; clock_generator:inst11|inst1 ; clock_generator:inst11|inst5 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.332      ;
; 1.068  ; clock_generator:inst11|inst1 ; clock_generator:inst11|inst7 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.334      ;
; 1.069  ; clock_generator:inst11|inst1 ; clock_generator:inst11|inst6 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.335      ;
; 1.187  ; clock_generator:inst11|inst2 ; clock_generator:inst11|inst5 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.453      ;
; 1.189  ; clock_generator:inst11|inst2 ; clock_generator:inst11|inst7 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.455      ;
; 1.190  ; clock_generator:inst11|inst2 ; clock_generator:inst11|inst6 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.456      ;
; 1.211  ; clock_generator:inst11|inst3 ; clock_generator:inst11|inst5 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.477      ;
; 1.213  ; clock_generator:inst11|inst3 ; clock_generator:inst11|inst7 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.479      ;
; 1.214  ; clock_generator:inst11|inst3 ; clock_generator:inst11|inst6 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.480      ;
+--------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_generator:inst11|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.047 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 2.188      ; 0.657      ;
; -1.547 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; -0.500       ; 2.188      ; 0.657      ;
; 0.391  ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.706  ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.972      ;
; 0.803  ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.069      ;
; 0.806  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.072      ;
; 0.821  ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.087      ;
; 0.851  ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.117      ;
; 0.854  ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.120      ;
; 0.857  ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.123      ;
; 0.950  ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.216      ;
; 0.969  ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.235      ;
; 0.970  ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.236      ;
; 0.970  ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.236      ;
; 0.971  ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.237      ;
; 0.971  ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.237      ;
; 1.014  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.280      ;
; 1.044  ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.310      ;
; 1.044  ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.310      ;
; 1.048  ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.314      ;
; 1.095  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.361      ;
; 1.118  ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.384      ;
; 1.119  ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.385      ;
; 1.119  ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.385      ;
; 1.120  ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.386      ;
; 1.120  ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.386      ;
; 1.131  ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.397      ;
; 1.224  ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.490      ;
; 1.225  ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.491      ;
; 1.225  ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.491      ;
; 1.226  ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.492      ;
; 1.226  ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.492      ;
; 1.228  ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.494      ;
; 1.228  ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.494      ;
; 1.247  ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.513      ;
; 1.268  ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.534      ;
; 1.269  ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.535      ;
; 1.269  ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.535      ;
; 1.270  ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.536      ;
; 1.270  ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.536      ;
; 1.276  ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.542      ;
; 1.291  ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.557      ;
; 1.348  ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.614      ;
; 1.425  ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.691      ;
; 1.492  ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.758      ;
; 1.531  ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.797      ;
; 1.542  ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.808      ;
; 1.575  ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.841      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_generator:inst11|inst7'                                                                                    ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; 0.391 ; inst3     ; inst3   ; clock_generator:inst11|inst7 ; clock_generator:inst11|inst7 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; inst2     ; inst2   ; clock_generator:inst11|inst7 ; clock_generator:inst11|inst7 ; 0.000        ; 0.000      ; 0.657      ;
; 0.520 ; inst3     ; inst2   ; clock_generator:inst11|inst7 ; clock_generator:inst11|inst7 ; 0.000        ; 0.000      ; 0.786      ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|inst101|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|inst101|inst9|clk                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_generator:inst11|clock_divider_1024:inst101|inst10'                                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst9|clk                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_generator:inst11|clock_divider_1024:inst102|inst10'                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst11|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst11|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst11|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst11|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst11|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst11|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst11|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst11|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst11|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst11|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst11|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst11|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst11|inst7           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst11|inst7           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst7|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst7|clk                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_generator:inst11|inst7'                                                                        ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst11|inst7 ; Rise       ; inst2                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst11|inst7 ; Rise       ; inst2                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst11|inst7 ; Rise       ; inst3                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst11|inst7 ; Rise       ; inst3                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|inst7 ; Rise       ; inst11|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|inst7 ; Rise       ; inst11|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|inst7 ; Rise       ; inst11|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|inst7 ; Rise       ; inst11|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|inst7 ; Rise       ; inst11|inst7~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|inst7 ; Rise       ; inst11|inst7~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|inst7 ; Rise       ; inst2|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|inst7 ; Rise       ; inst2|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|inst7 ; Rise       ; inst3|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|inst7 ; Rise       ; inst3|clk                     ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; w         ; clock_generator:inst11|inst7 ; 1.185 ; 1.185 ; Rise       ; clock_generator:inst11|inst7 ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; w         ; clock_generator:inst11|inst7 ; -0.955 ; -0.955 ; Rise       ; clock_generator:inst11|inst7 ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; HEX_0     ; clock_generator:inst11|inst7 ; 6.998 ; 6.998 ; Rise       ; clock_generator:inst11|inst7 ;
; HEX_1     ; clock_generator:inst11|inst7 ; 6.963 ; 6.963 ; Rise       ; clock_generator:inst11|inst7 ;
; HEX_2     ; clock_generator:inst11|inst7 ; 6.954 ; 6.954 ; Rise       ; clock_generator:inst11|inst7 ;
; HEX_3     ; clock_generator:inst11|inst7 ; 6.733 ; 6.733 ; Rise       ; clock_generator:inst11|inst7 ;
; HEX_4     ; clock_generator:inst11|inst7 ; 6.723 ; 6.723 ; Rise       ; clock_generator:inst11|inst7 ;
; HEX_5     ; clock_generator:inst11|inst7 ; 5.982 ; 5.982 ; Rise       ; clock_generator:inst11|inst7 ;
; HEX_6     ; clock_generator:inst11|inst7 ; 5.982 ; 5.982 ; Rise       ; clock_generator:inst11|inst7 ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; HEX_0     ; clock_generator:inst11|inst7 ; 6.675 ; 6.675 ; Rise       ; clock_generator:inst11|inst7 ;
; HEX_1     ; clock_generator:inst11|inst7 ; 6.640 ; 6.640 ; Rise       ; clock_generator:inst11|inst7 ;
; HEX_2     ; clock_generator:inst11|inst7 ; 6.633 ; 6.633 ; Rise       ; clock_generator:inst11|inst7 ;
; HEX_3     ; clock_generator:inst11|inst7 ; 6.410 ; 6.410 ; Rise       ; clock_generator:inst11|inst7 ;
; HEX_4     ; clock_generator:inst11|inst7 ; 6.405 ; 6.405 ; Rise       ; clock_generator:inst11|inst7 ;
; HEX_5     ; clock_generator:inst11|inst7 ; 5.982 ; 5.982 ; Rise       ; clock_generator:inst11|inst7 ;
; HEX_6     ; clock_generator:inst11|inst7 ; 5.982 ; 5.982 ; Rise       ; clock_generator:inst11|inst7 ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+----------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                         ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.168 ; 0.000         ;
; clk                                                      ; 0.210 ; 0.000         ;
; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.330 ; 0.000         ;
; clock_generator:inst11|inst7                             ; 0.643 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                           ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk                                                      ; -1.592 ; -1.592        ;
; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; -1.333 ; -1.333        ;
; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; -1.288 ; -1.288        ;
; clock_generator:inst11|inst7                             ; 0.215  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                            ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk                                                      ; -1.380 ; -11.380       ;
; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; -0.500 ; -10.000       ;
; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; -0.500 ; -7.000        ;
; clock_generator:inst11|inst7                             ; -0.500 ; -2.000        ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_generator:inst11|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.168 ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.864      ;
; 0.188 ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.844      ;
; 0.207 ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.825      ;
; 0.224 ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.808      ;
; 0.229 ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.803      ;
; 0.293 ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.739      ;
; 0.296 ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.736      ;
; 0.297 ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.735      ;
; 0.297 ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.735      ;
; 0.297 ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.735      ;
; 0.298 ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.734      ;
; 0.307 ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.725      ;
; 0.314 ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.718      ;
; 0.314 ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.718      ;
; 0.314 ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.718      ;
; 0.316 ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.716      ;
; 0.317 ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.715      ;
; 0.317 ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.715      ;
; 0.317 ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.715      ;
; 0.318 ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.714      ;
; 0.324 ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.708      ;
; 0.357 ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.675      ;
; 0.358 ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.674      ;
; 0.358 ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.674      ;
; 0.358 ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.674      ;
; 0.359 ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.673      ;
; 0.376 ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.656      ;
; 0.397 ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.635      ;
; 0.409 ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.623      ;
; 0.413 ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.619      ;
; 0.414 ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.618      ;
; 0.429 ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.603      ;
; 0.437 ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.595      ;
; 0.442 ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.590      ;
; 0.443 ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.589      ;
; 0.443 ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.589      ;
; 0.443 ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.589      ;
; 0.444 ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.588      ;
; 0.495 ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.537      ;
; 0.497 ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.535      ;
; 0.502 ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.530      ;
; 0.508 ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.524      ;
; 0.518 ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.514      ;
; 0.519 ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.513      ;
; 0.559 ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.473      ;
; 0.665 ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 1.668 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.500        ; 1.362      ; 0.367      ;
; 2.168 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1.000        ; 1.362      ; 0.367      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; 0.210 ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.822      ;
; 0.210 ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.822      ;
; 0.213 ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.819      ;
; 0.271 ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.761      ;
; 0.274 ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.758      ;
; 0.282 ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.750      ;
; 0.303 ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.729      ;
; 0.304 ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.728      ;
; 0.305 ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.727      ;
; 0.305 ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.727      ;
; 0.306 ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.726      ;
; 0.306 ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.726      ;
; 0.306 ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.726      ;
; 0.307 ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.725      ;
; 0.307 ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.725      ;
; 0.308 ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.724      ;
; 0.308 ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.724      ;
; 0.309 ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.723      ;
; 0.309 ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.723      ;
; 0.312 ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.720      ;
; 0.313 ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.719      ;
; 0.364 ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.668      ;
; 0.365 ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.667      ;
; 0.366 ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.666      ;
; 0.368 ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.664      ;
; 0.368 ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.664      ;
; 0.372 ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.660      ;
; 0.428 ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.604      ;
; 0.428 ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.604      ;
; 0.429 ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.603      ;
; 0.435 ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.597      ;
; 0.436 ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.596      ;
; 0.439 ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.593      ;
; 0.451 ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.581      ;
; 0.452 ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.580      ;
; 0.453 ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.579      ;
; 0.455 ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.577      ;
; 0.455 ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.577      ;
; 0.459 ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.573      ;
; 0.498 ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.534      ;
; 0.502 ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.530      ;
; 0.503 ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.529      ;
; 0.619 ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.413      ;
; 0.622 ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.410      ;
; 0.622 ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.410      ;
; 0.665 ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clk                                                      ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 1.972 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk         ; 0.500        ; 1.666      ; 0.367      ;
; 2.472 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk         ; 1.000        ; 1.666      ; 0.367      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_generator:inst11|clock_divider_1024:inst102|inst10'                                                                                                                                                       ;
+-------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.330 ; clock_generator:inst11|inst3 ; clock_generator:inst11|inst6 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.702      ;
; 0.331 ; clock_generator:inst11|inst3 ; clock_generator:inst11|inst7 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.701      ;
; 0.334 ; clock_generator:inst11|inst3 ; clock_generator:inst11|inst5 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.698      ;
; 0.334 ; clock_generator:inst11|inst2 ; clock_generator:inst11|inst6 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.698      ;
; 0.335 ; clock_generator:inst11|inst2 ; clock_generator:inst11|inst7 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.697      ;
; 0.338 ; clock_generator:inst11|inst2 ; clock_generator:inst11|inst5 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.694      ;
; 0.390 ; clock_generator:inst11|inst1 ; clock_generator:inst11|inst6 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.642      ;
; 0.391 ; clock_generator:inst11|inst1 ; clock_generator:inst11|inst7 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.641      ;
; 0.394 ; clock_generator:inst11|inst1 ; clock_generator:inst11|inst5 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.638      ;
; 0.418 ; clock_generator:inst11|inst1 ; clock_generator:inst11|inst4 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.614      ;
; 0.444 ; clock_generator:inst11|inst3 ; clock_generator:inst11|inst4 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.588      ;
; 0.462 ; clock_generator:inst11|inst4 ; clock_generator:inst11|inst6 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.570      ;
; 0.463 ; clock_generator:inst11|inst4 ; clock_generator:inst11|inst7 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.569      ;
; 0.466 ; clock_generator:inst11|inst4 ; clock_generator:inst11|inst5 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.566      ;
; 0.512 ; clock_generator:inst11|inst6 ; clock_generator:inst11|inst7 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.520      ;
; 0.515 ; clock_generator:inst11|inst2 ; clock_generator:inst11|inst3 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.517      ;
; 0.516 ; clock_generator:inst11|inst5 ; clock_generator:inst11|inst6 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.516      ;
; 0.517 ; clock_generator:inst11|inst5 ; clock_generator:inst11|inst7 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.515      ;
; 0.545 ; clock_generator:inst11|inst1 ; clock_generator:inst11|inst2 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.487      ;
; 0.547 ; clock_generator:inst11|inst1 ; clock_generator:inst11|inst3 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.485      ;
; 0.633 ; clock_generator:inst11|inst2 ; clock_generator:inst11|inst4 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.399      ;
; 0.665 ; clock_generator:inst11|inst1 ; clock_generator:inst11|inst1 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst11|inst6 ; clock_generator:inst11|inst6 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst11|inst5 ; clock_generator:inst11|inst5 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst11|inst4 ; clock_generator:inst11|inst4 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst11|inst3 ; clock_generator:inst11|inst3 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst11|inst2 ; clock_generator:inst11|inst2 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 1.713 ; clock_generator:inst11|inst7 ; clock_generator:inst11|inst7 ; clock_generator:inst11|inst7                             ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.500        ; 1.407      ; 0.367      ;
; 2.213 ; clock_generator:inst11|inst7 ; clock_generator:inst11|inst7 ; clock_generator:inst11|inst7                             ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1.000        ; 1.407      ; 0.367      ;
+-------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_generator:inst11|inst7'                                                                                   ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; 0.643 ; inst3     ; inst2   ; clock_generator:inst11|inst7 ; clock_generator:inst11|inst7 ; 1.000        ; 0.000      ; 0.389      ;
; 0.665 ; inst3     ; inst3   ; clock_generator:inst11|inst7 ; clock_generator:inst11|inst7 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; inst2     ; inst2   ; clock_generator:inst11|inst7 ; clock_generator:inst11|inst7 ; 1.000        ; 0.000      ; 0.367      ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -1.592 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk         ; 0.000        ; 1.666      ; 0.367      ;
; -1.092 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk         ; -0.500       ; 1.666      ; 0.367      ;
; 0.215  ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.258  ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.410      ;
; 0.258  ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.410      ;
; 0.261  ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.413      ;
; 0.377  ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.530      ;
; 0.382  ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.534      ;
; 0.421  ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.573      ;
; 0.425  ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.577      ;
; 0.425  ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.577      ;
; 0.427  ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.579      ;
; 0.428  ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.580      ;
; 0.429  ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.581      ;
; 0.441  ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.593      ;
; 0.444  ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.596      ;
; 0.445  ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.597      ;
; 0.451  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.603      ;
; 0.452  ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.604      ;
; 0.452  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.604      ;
; 0.508  ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.660      ;
; 0.512  ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.664      ;
; 0.514  ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.666      ;
; 0.515  ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.667      ;
; 0.516  ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.668      ;
; 0.567  ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.719      ;
; 0.568  ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.720      ;
; 0.571  ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.723      ;
; 0.571  ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.723      ;
; 0.572  ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.724      ;
; 0.572  ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.724      ;
; 0.573  ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.725      ;
; 0.573  ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.725      ;
; 0.574  ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.726      ;
; 0.574  ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.726      ;
; 0.574  ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.726      ;
; 0.575  ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.727      ;
; 0.575  ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.727      ;
; 0.576  ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.728      ;
; 0.577  ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.729      ;
; 0.598  ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.750      ;
; 0.606  ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.758      ;
; 0.609  ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.761      ;
; 0.667  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.819      ;
; 0.670  ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.822      ;
; 0.670  ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ; clk                                                      ; clk         ; 0.000        ; 0.000      ; 0.822      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_generator:inst11|clock_divider_1024:inst102|inst10'                                                                                                                                                         ;
+--------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.333 ; clock_generator:inst11|inst7 ; clock_generator:inst11|inst7 ; clock_generator:inst11|inst7                             ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 1.407      ; 0.367      ;
; -0.833 ; clock_generator:inst11|inst7 ; clock_generator:inst11|inst7 ; clock_generator:inst11|inst7                             ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; -0.500       ; 1.407      ; 0.367      ;
; 0.215  ; clock_generator:inst11|inst1 ; clock_generator:inst11|inst1 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst11|inst2 ; clock_generator:inst11|inst2 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst11|inst3 ; clock_generator:inst11|inst3 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst11|inst4 ; clock_generator:inst11|inst4 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst11|inst5 ; clock_generator:inst11|inst5 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst11|inst6 ; clock_generator:inst11|inst6 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.247  ; clock_generator:inst11|inst2 ; clock_generator:inst11|inst4 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.399      ;
; 0.333  ; clock_generator:inst11|inst1 ; clock_generator:inst11|inst3 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.485      ;
; 0.335  ; clock_generator:inst11|inst1 ; clock_generator:inst11|inst2 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.487      ;
; 0.363  ; clock_generator:inst11|inst5 ; clock_generator:inst11|inst7 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; clock_generator:inst11|inst5 ; clock_generator:inst11|inst6 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; clock_generator:inst11|inst2 ; clock_generator:inst11|inst3 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.517      ;
; 0.368  ; clock_generator:inst11|inst6 ; clock_generator:inst11|inst7 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.520      ;
; 0.414  ; clock_generator:inst11|inst4 ; clock_generator:inst11|inst5 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.566      ;
; 0.417  ; clock_generator:inst11|inst4 ; clock_generator:inst11|inst7 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.569      ;
; 0.418  ; clock_generator:inst11|inst4 ; clock_generator:inst11|inst6 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.570      ;
; 0.436  ; clock_generator:inst11|inst3 ; clock_generator:inst11|inst4 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.588      ;
; 0.462  ; clock_generator:inst11|inst1 ; clock_generator:inst11|inst4 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.614      ;
; 0.486  ; clock_generator:inst11|inst1 ; clock_generator:inst11|inst5 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.638      ;
; 0.489  ; clock_generator:inst11|inst1 ; clock_generator:inst11|inst7 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.641      ;
; 0.490  ; clock_generator:inst11|inst1 ; clock_generator:inst11|inst6 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.642      ;
; 0.542  ; clock_generator:inst11|inst2 ; clock_generator:inst11|inst5 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.694      ;
; 0.545  ; clock_generator:inst11|inst2 ; clock_generator:inst11|inst7 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.697      ;
; 0.546  ; clock_generator:inst11|inst3 ; clock_generator:inst11|inst5 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.698      ;
; 0.546  ; clock_generator:inst11|inst2 ; clock_generator:inst11|inst6 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.698      ;
; 0.549  ; clock_generator:inst11|inst3 ; clock_generator:inst11|inst7 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.701      ;
; 0.550  ; clock_generator:inst11|inst3 ; clock_generator:inst11|inst6 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.702      ;
+--------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_generator:inst11|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.288 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 1.362      ; 0.367      ;
; -0.788 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; -0.500       ; 1.362      ; 0.367      ;
; 0.215  ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.321  ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.473      ;
; 0.361  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.514      ;
; 0.372  ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.524      ;
; 0.378  ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.530      ;
; 0.383  ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.535      ;
; 0.385  ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.537      ;
; 0.436  ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.588      ;
; 0.437  ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.589      ;
; 0.437  ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.589      ;
; 0.437  ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.589      ;
; 0.438  ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.590      ;
; 0.443  ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.595      ;
; 0.451  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.603      ;
; 0.466  ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.618      ;
; 0.467  ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.619      ;
; 0.471  ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.623      ;
; 0.483  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.635      ;
; 0.504  ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.656      ;
; 0.521  ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.673      ;
; 0.522  ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.674      ;
; 0.522  ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.674      ;
; 0.522  ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.674      ;
; 0.523  ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.675      ;
; 0.556  ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.708      ;
; 0.562  ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.714      ;
; 0.563  ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.715      ;
; 0.563  ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.715      ;
; 0.563  ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.715      ;
; 0.564  ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.716      ;
; 0.566  ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.718      ;
; 0.566  ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.718      ;
; 0.566  ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.718      ;
; 0.573  ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.725      ;
; 0.582  ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.734      ;
; 0.583  ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.735      ;
; 0.583  ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.735      ;
; 0.583  ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.735      ;
; 0.584  ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.736      ;
; 0.587  ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.739      ;
; 0.651  ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.803      ;
; 0.656  ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.808      ;
; 0.673  ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.825      ;
; 0.692  ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.844      ;
; 0.712  ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.864      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_generator:inst11|inst7'                                                                                    ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; 0.215 ; inst3     ; inst3   ; clock_generator:inst11|inst7 ; clock_generator:inst11|inst7 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; inst2     ; inst2   ; clock_generator:inst11|inst7 ; clock_generator:inst11|inst7 ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; inst3     ; inst2   ; clock_generator:inst11|inst7 ; clock_generator:inst11|inst7 ; 0.000        ; 0.000      ; 0.389      ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst11|clock_divider_1024:inst101|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|inst101|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|inst101|inst9|clk                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_generator:inst11|clock_divider_1024:inst101|inst10'                                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst11|clock_divider_1024:inst102|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; Rise       ; inst11|inst102|inst9|clk                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_generator:inst11|clock_divider_1024:inst102|inst10'                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst11|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst11|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst11|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst11|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst11|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst11|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst11|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst11|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst11|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst11|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst11|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst11|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst11|inst7           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst11|inst7           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst7|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; Rise       ; inst11|inst7|clk                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_generator:inst11|inst7'                                                                        ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst11|inst7 ; Rise       ; inst2                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst11|inst7 ; Rise       ; inst2                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst11|inst7 ; Rise       ; inst3                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst11|inst7 ; Rise       ; inst3                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|inst7 ; Rise       ; inst11|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|inst7 ; Rise       ; inst11|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|inst7 ; Rise       ; inst11|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|inst7 ; Rise       ; inst11|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|inst7 ; Rise       ; inst11|inst7~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|inst7 ; Rise       ; inst11|inst7~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|inst7 ; Rise       ; inst2|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|inst7 ; Rise       ; inst2|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst11|inst7 ; Rise       ; inst3|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst11|inst7 ; Rise       ; inst3|clk                     ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; w         ; clock_generator:inst11|inst7 ; 0.397 ; 0.397 ; Rise       ; clock_generator:inst11|inst7 ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; w         ; clock_generator:inst11|inst7 ; -0.277 ; -0.277 ; Rise       ; clock_generator:inst11|inst7 ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; HEX_0     ; clock_generator:inst11|inst7 ; 3.867 ; 3.867 ; Rise       ; clock_generator:inst11|inst7 ;
; HEX_1     ; clock_generator:inst11|inst7 ; 3.834 ; 3.834 ; Rise       ; clock_generator:inst11|inst7 ;
; HEX_2     ; clock_generator:inst11|inst7 ; 3.804 ; 3.804 ; Rise       ; clock_generator:inst11|inst7 ;
; HEX_3     ; clock_generator:inst11|inst7 ; 3.739 ; 3.739 ; Rise       ; clock_generator:inst11|inst7 ;
; HEX_4     ; clock_generator:inst11|inst7 ; 3.734 ; 3.734 ; Rise       ; clock_generator:inst11|inst7 ;
; HEX_5     ; clock_generator:inst11|inst7 ; 3.386 ; 3.386 ; Rise       ; clock_generator:inst11|inst7 ;
; HEX_6     ; clock_generator:inst11|inst7 ; 3.386 ; 3.386 ; Rise       ; clock_generator:inst11|inst7 ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; HEX_0     ; clock_generator:inst11|inst7 ; 3.703 ; 3.703 ; Rise       ; clock_generator:inst11|inst7 ;
; HEX_1     ; clock_generator:inst11|inst7 ; 3.670 ; 3.670 ; Rise       ; clock_generator:inst11|inst7 ;
; HEX_2     ; clock_generator:inst11|inst7 ; 3.668 ; 3.668 ; Rise       ; clock_generator:inst11|inst7 ;
; HEX_3     ; clock_generator:inst11|inst7 ; 3.575 ; 3.575 ; Rise       ; clock_generator:inst11|inst7 ;
; HEX_4     ; clock_generator:inst11|inst7 ; 3.571 ; 3.571 ; Rise       ; clock_generator:inst11|inst7 ;
; HEX_5     ; clock_generator:inst11|inst7 ; 3.386 ; 3.386 ; Rise       ; clock_generator:inst11|inst7 ;
; HEX_6     ; clock_generator:inst11|inst7 ; 3.386 ; 3.386 ; Rise       ; clock_generator:inst11|inst7 ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                    ;
+-----------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                                     ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                          ; -0.805 ; -2.549 ; N/A      ; N/A     ; -1.380              ;
;  clk                                                      ; -0.754 ; -2.549 ; N/A      ; N/A     ; -1.380              ;
;  clock_generator:inst11|clock_divider_1024:inst101|inst10 ; -0.805 ; -2.047 ; N/A      ; N/A     ; -0.500              ;
;  clock_generator:inst11|clock_divider_1024:inst102|inst10 ; -0.444 ; -2.184 ; N/A      ; N/A     ; -0.500              ;
;  clock_generator:inst11|inst7                             ; 0.250  ; 0.215  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                                           ; -9.8   ; -6.78  ; 0.0      ; 0.0     ; -30.38              ;
;  clk                                                      ; -3.986 ; -2.549 ; N/A      ; N/A     ; -11.380             ;
;  clock_generator:inst11|clock_divider_1024:inst101|inst10 ; -4.181 ; -2.047 ; N/A      ; N/A     ; -10.000             ;
;  clock_generator:inst11|clock_divider_1024:inst102|inst10 ; -1.633 ; -2.184 ; N/A      ; N/A     ; -7.000              ;
;  clock_generator:inst11|inst7                             ; 0.000  ; 0.000  ; N/A      ; N/A     ; -2.000              ;
+-----------------------------------------------------------+--------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; w         ; clock_generator:inst11|inst7 ; 1.185 ; 1.185 ; Rise       ; clock_generator:inst11|inst7 ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; w         ; clock_generator:inst11|inst7 ; -0.277 ; -0.277 ; Rise       ; clock_generator:inst11|inst7 ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; HEX_0     ; clock_generator:inst11|inst7 ; 6.998 ; 6.998 ; Rise       ; clock_generator:inst11|inst7 ;
; HEX_1     ; clock_generator:inst11|inst7 ; 6.963 ; 6.963 ; Rise       ; clock_generator:inst11|inst7 ;
; HEX_2     ; clock_generator:inst11|inst7 ; 6.954 ; 6.954 ; Rise       ; clock_generator:inst11|inst7 ;
; HEX_3     ; clock_generator:inst11|inst7 ; 6.733 ; 6.733 ; Rise       ; clock_generator:inst11|inst7 ;
; HEX_4     ; clock_generator:inst11|inst7 ; 6.723 ; 6.723 ; Rise       ; clock_generator:inst11|inst7 ;
; HEX_5     ; clock_generator:inst11|inst7 ; 5.982 ; 5.982 ; Rise       ; clock_generator:inst11|inst7 ;
; HEX_6     ; clock_generator:inst11|inst7 ; 5.982 ; 5.982 ; Rise       ; clock_generator:inst11|inst7 ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; HEX_0     ; clock_generator:inst11|inst7 ; 3.703 ; 3.703 ; Rise       ; clock_generator:inst11|inst7 ;
; HEX_1     ; clock_generator:inst11|inst7 ; 3.670 ; 3.670 ; Rise       ; clock_generator:inst11|inst7 ;
; HEX_2     ; clock_generator:inst11|inst7 ; 3.668 ; 3.668 ; Rise       ; clock_generator:inst11|inst7 ;
; HEX_3     ; clock_generator:inst11|inst7 ; 3.575 ; 3.575 ; Rise       ; clock_generator:inst11|inst7 ;
; HEX_4     ; clock_generator:inst11|inst7 ; 3.571 ; 3.571 ; Rise       ; clock_generator:inst11|inst7 ;
; HEX_5     ; clock_generator:inst11|inst7 ; 3.386 ; 3.386 ; Rise       ; clock_generator:inst11|inst7 ;
; HEX_6     ; clock_generator:inst11|inst7 ; 3.386 ; 3.386 ; Rise       ; clock_generator:inst11|inst7 ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk                                                      ; clk                                                      ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk                                                      ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 27       ; 0        ; 0        ; 0        ;
; clock_generator:inst11|inst7                             ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst11|inst7                             ; clock_generator:inst11|inst7                             ; 3        ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk                                                      ; clk                                                      ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clk                                                      ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst101|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 27       ; 0        ; 0        ; 0        ;
; clock_generator:inst11|inst7                             ; clock_generator:inst11|clock_divider_1024:inst102|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst11|inst7                             ; clock_generator:inst11|inst7                             ; 3        ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Jul  7 13:58:40 2016
Info: Command: quartus_sta lab11step3 -c lab11step3
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab11step3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_generator:inst11|inst7 clock_generator:inst11|inst7
    Info (332105): create_clock -period 1.000 -name clock_generator:inst11|clock_divider_1024:inst102|inst10 clock_generator:inst11|clock_divider_1024:inst102|inst10
    Info (332105): create_clock -period 1.000 -name clock_generator:inst11|clock_divider_1024:inst101|inst10 clock_generator:inst11|clock_divider_1024:inst101|inst10
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.805
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.805        -4.181 clock_generator:inst11|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.754        -3.986 clk 
    Info (332119):    -0.444        -1.633 clock_generator:inst11|clock_divider_1024:inst102|inst10 
    Info (332119):     0.250         0.000 clock_generator:inst11|inst7 
Info (332146): Worst-case hold slack is -2.549
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.549        -2.549 clk 
    Info (332119):    -2.184        -2.184 clock_generator:inst11|clock_divider_1024:inst102|inst10 
    Info (332119):    -2.047        -2.047 clock_generator:inst11|clock_divider_1024:inst101|inst10 
    Info (332119):     0.391         0.000 clock_generator:inst11|inst7 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -11.380 clk 
    Info (332119):    -0.500       -10.000 clock_generator:inst11|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.500        -7.000 clock_generator:inst11|clock_divider_1024:inst102|inst10 
    Info (332119):    -0.500        -2.000 clock_generator:inst11|inst7 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 0.168
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.168         0.000 clock_generator:inst11|clock_divider_1024:inst101|inst10 
    Info (332119):     0.210         0.000 clk 
    Info (332119):     0.330         0.000 clock_generator:inst11|clock_divider_1024:inst102|inst10 
    Info (332119):     0.643         0.000 clock_generator:inst11|inst7 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -1.592
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.592        -1.592 clk 
    Info (332119):    -1.333        -1.333 clock_generator:inst11|clock_divider_1024:inst102|inst10 
    Info (332119):    -1.288        -1.288 clock_generator:inst11|clock_divider_1024:inst101|inst10 
    Info (332119):     0.215         0.000 clock_generator:inst11|inst7 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -11.380 clk 
    Info (332119):    -0.500       -10.000 clock_generator:inst11|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.500        -7.000 clock_generator:inst11|clock_divider_1024:inst102|inst10 
    Info (332119):    -0.500        -2.000 clock_generator:inst11|inst7 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 590 megabytes
    Info: Processing ended: Thu Jul  7 13:58:42 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


