// Seed: 3238305517
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output logic id_0,
    output uwire id_1
);
  always begin
    id_0 <= id_3;
  end
  logic [7:0] id_4 = id_4[1'b0];
  logic [7:0] id_5;
  logic [7:0] id_6 = id_6;
  notif1 (id_0, id_5, id_4);
  wire id_7;
  assign id_5 = {id_4};
  id_8(
      .id_0(1), .id_1(1'h0), .id_2(id_7), .id_3(id_6), .id_4(id_6[1]), .id_5(id_5), .id_6(1'b0)
  ); module_0(
      id_7, id_7, id_7
  );
  wire id_9, id_10;
  wire id_11;
endmodule
