<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › mach-rc32434 › ddr.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>ddr.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  Definitions for the DDR registers</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright 2002 Ryan Holm &lt;ryan.holmQVist@idt.com&gt;</span>
<span class="cm"> *  Copyright 2008 Florian Fainelli &lt;florian@openwrt.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> *  under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> *  Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> *  option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *  THIS  SOFTWARE  IS PROVIDED   ``AS  IS&#39;&#39; AND   ANY  EXPRESS OR IMPLIED</span>
<span class="cm"> *  WARRANTIES,   INCLUDING, BUT NOT  LIMITED  TO, THE IMPLIED WARRANTIES OF</span>
<span class="cm"> *  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN</span>
<span class="cm"> *  NO  EVENT  SHALL   THE AUTHOR  BE    LIABLE FOR ANY   DIRECT, INDIRECT,</span>
<span class="cm"> *  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</span>
<span class="cm"> *  NOT LIMITED   TO, PROCUREMENT OF  SUBSTITUTE GOODS  OR SERVICES; LOSS OF</span>
<span class="cm"> *  USE, DATA,  OR PROFITS; OR  BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span>
<span class="cm"> *  ANY THEORY OF LIABILITY, WHETHER IN  CONTRACT, STRICT LIABILITY, OR TORT</span>
<span class="cm"> *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</span>
<span class="cm"> *  THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the  GNU General Public License along</span>
<span class="cm"> *  with this program; if not, write  to the Free Software Foundation, Inc.,</span>
<span class="cm"> *  675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _ASM_RC32434_DDR_H_</span>
<span class="cp">#define _ASM_RC32434_DDR_H_</span>

<span class="cp">#include &lt;asm/mach-rc32434/rb.h&gt;</span>

<span class="cm">/* DDR register structure */</span>
<span class="k">struct</span> <span class="n">ddr_ram</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">ddrbase</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ddrmask</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">res1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">res2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ddrc</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ddrabase</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ddramask</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ddramap</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ddrcust</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ddrrdc</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ddrspare</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define DDR0_PHYS_ADDR		0x18018000</span>

<span class="cm">/* DDR banks masks */</span>
<span class="cp">#define DDR_MASK		0xffff0000</span>
<span class="cp">#define DDR0_BASE_MSK		DDR_MASK</span>
<span class="cp">#define DDR1_BASE_MSK		DDR_MASK</span>

<span class="cm">/* DDR bank0 registers */</span>
<span class="cp">#define RC32434_DDR0_ATA_BIT		5</span>
<span class="cp">#define RC32434_DDR0_ATA_MSK		0x000000E0</span>
<span class="cp">#define RC32434_DDR0_DBW_BIT		8</span>
<span class="cp">#define RC32434_DDR0_DBW_MSK		0x00000100</span>
<span class="cp">#define RC32434_DDR0_WR_BIT		9</span>
<span class="cp">#define RC32434_DDR0_WR_MSK		0x00000600</span>
<span class="cp">#define RC32434_DDR0_PS_BIT		11</span>
<span class="cp">#define RC32434_DDR0_PS_MSK		0x00001800</span>
<span class="cp">#define RC32434_DDR0_DTYPE_BIT		13</span>
<span class="cp">#define RC32434_DDR0_DTYPE_MSK		0x0000e000</span>
<span class="cp">#define RC32434_DDR0_RFC_BIT		16</span>
<span class="cp">#define RC32434_DDR0_RFC_MSK		0x000f0000</span>
<span class="cp">#define RC32434_DDR0_RP_BIT		20</span>
<span class="cp">#define RC32434_DDR0_RP_MSK		0x00300000</span>
<span class="cp">#define RC32434_DDR0_AP_BIT		22</span>
<span class="cp">#define RC32434_DDR0_AP_MSK		0x00400000</span>
<span class="cp">#define RC32434_DDR0_RCD_BIT		23</span>
<span class="cp">#define RC32434_DDR0_RCD_MSK		0x01800000</span>
<span class="cp">#define RC32434_DDR0_CL_BIT		25</span>
<span class="cp">#define RC32434_DDR0_CL_MSK		0x06000000</span>
<span class="cp">#define RC32434_DDR0_DBM_BIT		27</span>
<span class="cp">#define RC32434_DDR0_DBM_MSK		0x08000000</span>
<span class="cp">#define RC32434_DDR0_SDS_BIT		28</span>
<span class="cp">#define RC32434_DDR0_SDS_MSK		0x10000000</span>
<span class="cp">#define RC32434_DDR0_ATP_BIT		29</span>
<span class="cp">#define RC32434_DDR0_ATP_MSK		0x60000000</span>
<span class="cp">#define RC32434_DDR0_RE_BIT		31</span>
<span class="cp">#define RC32434_DDR0_RE_MSK		0x80000000</span>

<span class="cm">/* DDR bank C registers */</span>
<span class="cp">#define RC32434_DDRC_MSK(x)		BIT_TO_MASK(x)</span>
<span class="cp">#define RC32434_DDRC_CES_BIT		0</span>
<span class="cp">#define RC32434_DDRC_ACE_BIT		1</span>

<span class="cm">/* Custom DDR bank registers */</span>
<span class="cp">#define RC32434_DCST_MSK(x)		BIT_TO_MASK(x)</span>
<span class="cp">#define RC32434_DCST_CS_BIT		0</span>
<span class="cp">#define RC32434_DCST_CS_MSK		0x00000003</span>
<span class="cp">#define RC32434_DCST_WE_BIT		2</span>
<span class="cp">#define RC32434_DCST_RAS_BIT		3</span>
<span class="cp">#define RC32434_DCST_CAS_BIT		4</span>
<span class="cp">#define RC32434_DSCT_CKE_BIT		5</span>
<span class="cp">#define RC32434_DSCT_BA_BIT		6</span>
<span class="cp">#define RC32434_DSCT_BA_MSK		0x000000c0</span>

<span class="cm">/* DDR QSC registers */</span>
<span class="cp">#define RC32434_QSC_DM_BIT		0</span>
<span class="cp">#define RC32434_QSC_DM_MSK		0x00000003</span>
<span class="cp">#define RC32434_QSC_DQSBS_BIT		2</span>
<span class="cp">#define RC32434_QSC_DQSBS_MSK		0x000000fc</span>
<span class="cp">#define RC32434_QSC_DB_BIT		8</span>
<span class="cp">#define RC32434_QSC_DB_MSK		0x00000100</span>
<span class="cp">#define RC32434_QSC_DBSP_BIT		9</span>
<span class="cp">#define RC32434_QSC_DBSP_MSK		0x01fffe00</span>
<span class="cp">#define RC32434_QSC_BDP_BIT		25</span>
<span class="cp">#define RC32434_QSC_BDP_MSK		0x7e000000</span>

<span class="cm">/* DDR LLC registers */</span>
<span class="cp">#define RC32434_LLC_EAO_BIT		0</span>
<span class="cp">#define RC32434_LLC_EAO_MSK		0x00000001</span>
<span class="cp">#define RC32434_LLC_EO_BIT		1</span>
<span class="cp">#define RC32434_LLC_EO_MSK		0x0000003e</span>
<span class="cp">#define RC32434_LLC_FS_BIT		6</span>
<span class="cp">#define RC32434_LLC_FS_MSK		0x000000c0</span>
<span class="cp">#define RC32434_LLC_AS_BIT		8</span>
<span class="cp">#define RC32434_LLC_AS_MSK		0x00000700</span>
<span class="cp">#define RC32434_LLC_SP_BIT		11</span>
<span class="cp">#define RC32434_LLC_SP_MSK		0x001ff800</span>

<span class="cm">/* DDR LLFC registers */</span>
<span class="cp">#define RC32434_LLFC_MSK(x)		BIT_TO_MASK(x)</span>
<span class="cp">#define RC32434_LLFC_MEN_BIT		0</span>
<span class="cp">#define RC32434_LLFC_EAN_BIT		1</span>
<span class="cp">#define RC32434_LLFC_FF_BIT		2</span>

<span class="cm">/* DDR DLLTA registers */</span>
<span class="cp">#define RC32434_DLLTA_ADDR_BIT		2</span>
<span class="cp">#define RC32434_DLLTA_ADDR_MSK		0xfffffffc</span>

<span class="cm">/* DDR DLLED registers */</span>
<span class="cp">#define RC32434_DLLED_MSK(x)		BIT_TO_MASK(x)</span>
<span class="cp">#define RC32434_DLLED_DBE_BIT		0</span>
<span class="cp">#define RC32434_DLLED_DTE_BIT		1</span>

<span class="cp">#endif  </span><span class="cm">/* _ASM_RC32434_DDR_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
