Synthesis report
Tue Jul 04 17:58:09 2017
Quartus Prime Version 17.0.0 Build 290 04/26/2017 SJ Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Synthesis Summary
  2. Synthesis Settings
  3. Synthesis Source Files Read
  4. Synthesis Partition Summary
  5. Partition "root_partition" Resource Utilization by Entity
  6. General Register Statistics
  7. Post-Synthesis Netlist Statistics for Partition "root_partition"
  8. Synthesis Resource Usage Summary for Partition "root_partition"
  9. Synthesis Messages



+---------------------------------------------------------------+
; Synthesis Summary                                             ;
+-----------------------+---------------------------------------+
; Synthesis Status      ; Successful - Tue Jul 04 17:58:09 2017 ;
; Revision Name         ; tp9                                   ;
; Top-level Entity Name ; tp9                                   ;
; Family                ; Cyclone 10 GX                         ;
+-----------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Synthesis Settings                                                                                                        ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 10CX220YF780I5G    ;                    ;
; Top-level entity name                                                           ; tp9                ; tp9                ;
; Family name                                                                     ; Cyclone 10 GX      ; Cyclone 10 GX      ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Optimization Mode                                                               ; Balanced           ; Balanced           ;
; Allow Register Merging                                                          ; On                 ; On                 ;
; Allow Register Duplication                                                      ; On                 ; On                 ;
; Allow Register Retiming                                                         ; On                 ; On                 ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Protected Registers Reported in Synthesis Report                      ; 100                ; 100                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Rows Reported in Synthesis Migration Checks                           ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
; Disable DSP Negate Inferencing                                                  ; Off                ; Off                ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Enable State Machines Inference                                                 ; On                 ; On                 ;
; Enable formal verification support during compilation                           ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Source Files Read                                                                                                         ;
+----------------------------------+-----------------+------------------------+---------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                ; Library ;
+----------------------------------+-----------------+------------------------+---------------------------------------------+---------+
; controle_ula.v                   ; yes             ; User Verilog HDL File  ; C:/Users/Antonio/Desktop/tp9/controle_ula.v ;         ;
; tp9.v                            ; yes             ; User Verilog HDL File  ; C:/Users/Antonio/Desktop/tp9/tp9.v          ;         ;
+----------------------------------+-----------------+------------------------+---------------------------------------------+---------+


+-------------------------------------------------------------------+
; Synthesis Partition Summary                                       ;
+----------------+----------------+--------------+-------+----------+
; Partition Name ; Hierarchy Path ; Preservation ; Empty ; QDB File ;
+----------------+----------------+--------------+-------+----------+
; root_partition ; |              ;              ;       ;          ;
+----------------+----------------+--------------+-------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "root_partition" Resource Utilization by Entity                                                                                                                              ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition "root_partition" ;
+-------------------+----------------------------------------------+
; Type              ; Count                                        ;
+-------------------+----------------------------------------------+
;                   ;                                              ;
; Max LUT depth     ; 0.00                                         ;
; Average LUT depth ; 0.00                                         ;
+-------------------+----------------------------------------------+


+-----------------------------------------------------------------+
; Synthesis Resource Usage Summary for Partition "root_partition" ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimate of Logic utilization (ALMs needed) ; -14               ;
;                                             ;                   ;
; Combinational ALUT usage for logic          ; 0                 ;
;     -- 7 input functions                    ; 0                 ;
;     -- 6 input functions                    ; 0                 ;
;     -- 5 input functions                    ; 0                 ;
;     -- 4 input functions                    ; 0                 ;
;     -- <=3 input functions                  ; 0                 ;
;                                             ;                   ;
; Dedicated logic registers                   ; 0                 ;
;                                             ;                   ;
; I/O pins                                    ; 0                 ;
;                                             ;                   ;
; Total DSP Blocks                            ; 0                 ;
;     -- Total Fixed Point DSP Blocks         ; 0                 ;
;     -- Total Floating Point DSP Blocks      ; 0                 ;
;                                             ;                   ;
+---------------------------------------------+-------------------+


+--------------------+
; Synthesis Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 17.0.0 Build 290 04/26/2017 SJ Pro Edition
    Info: Processing started: Tue Jul 04 17:57:43 2017
Info: Command: quartus_syn --read_settings_files=off --write_settings_files=off tp9 -c tp9
Info: qis_default_flow_script.tcl version: #1
Info: Initializing Synthesis...
Info: Project = "tp9"
Info: Revision = "tp9"
Info: Analyzing source files
Warning (16817): Verilog HDL warning at tp9.v(132): overwriting previous definition of module Control File: C:/Users/Antonio/Desktop/tp9/tp9.v Line: 132
Info (18437): Verilog HDL info at controle_ula.v(118): previous definition of module Control is here File: C:/Users/Antonio/Desktop/tp9/controle_ula.v Line: 118
Warning (16817): Verilog HDL warning at tp9.v(149): overwriting previous definition of module ALU File: C:/Users/Antonio/Desktop/tp9/tp9.v Line: 149
Info (18437): Verilog HDL info at controle_ula.v(135): previous definition of module ALU is here File: C:/Users/Antonio/Desktop/tp9/controle_ula.v Line: 135
Warning (16817): Verilog HDL warning at tp9.v(154): overwriting previous definition of module tp9 File: C:/Users/Antonio/Desktop/tp9/tp9.v Line: 154
Info (18437): Verilog HDL info at controle_ula.v(140): previous definition of module tp9 is here File: C:/Users/Antonio/Desktop/tp9/controle_ula.v Line: 140
Info: Elaborating from top-level entity "tp9"
Info: Found 3 design entities
Info: There are 1 partitions after elaboration.
Info: Creating instance-specific data models and dissolving soft partitions
Info (18299): Expanding entity and wildcard assignments.
Info (18300): Expanded entity and wildcard assignments. Elapsed time: 00:00:00
Warning (18393): OpenCore Plus Hardware Evaluation feature will not be used - it is not supported for this device
Info: Saving pre-synthesis snapshots for 1 partition(s)
Info: Synthesizing partition "root_partition"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (21057): Implemented 0 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 0 input pins
    Info (21059): Implemented 0 output pins
Info: Successfully synthesized partition
Info: Saving post-synthesis snapshots for 1 partition(s)
Info: Quartus Prime Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 786 megabytes
    Info: Processing ended: Tue Jul 04 17:58:09 2017
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:50


