;redcode
;assert 1
	SPL -9, @-12
	SPL -9, @-12
	SLT 121, 600
	SUB @0, @7
	ADD @824, 116
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB 0, 0
	SUB #0, -0
	ADD 240, 160
	ADD 240, 160
	SUB 0, 0
	ADD -130, 9
	ADD 240, 160
	MOV -7, <-20
	JMZ <130, 9
	SUB @24, 16
	ADD <300, 90
	SUB @24, 16
	ADD 240, 160
	SUB #-7, <107
	SUB #12, @260
	ADD 250, 160
	ADD 250, 160
	ADD -91, <-26
	DJN -1, @-20
	ADD 250, 160
	JMZ <130, 9
	JMZ <130, 9
	ADD 240, 160
	SUB @729, 906
	MOV @121, 106
	MOV @121, 106
	MOV @121, 106
	MOV @121, 102
	MOV #4, <20
	MOV #4, <20
	SUB @12, @10
	ADD -91, <-26
	MOV -1, <-26
	MOV -1, <-26
	MOV -9, <-20
	SPL 0, <-54
	SPL 0, <-54
	SPL 0, <-54
	SPL 0, <-54
	MOV -9, <-20
