// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "04/23/2023 16:18:09"

// 
// Device: Altera EP2C5T144C6 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module accelerometer (
	clk_50Mhz,
	reset,
	ask_for_position,
	accel_data,
	i2c_scl,
	i2c_sda);
input 	clk_50Mhz;
input 	reset;
input 	ask_for_position;
output 	[15:0] accel_data;
inout 	i2c_scl;
inout 	i2c_sda;

// Design Ports Information
// i2c_scl	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// i2c_sda	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[0]	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[1]	=>  Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[2]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[3]	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[4]	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[5]	=>  Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[6]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[7]	=>  Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[8]	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[9]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[10]	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[11]	=>  Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[12]	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[13]	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[14]	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[15]	=>  Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk_50Mhz	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ask_for_position	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Add0~16_combout ;
wire \Add0~20_combout ;
wire \Add0~38_combout ;
wire \Add0~56_combout ;
wire \i2c_master_inst|Add0~0_combout ;
wire \fsm:busy_count[3]~regout ;
wire \fsm:busy_count[0]~regout ;
wire \fsm:busy_count[5]~regout ;
wire \fsm:busy_count[6]~regout ;
wire \fsm:busy_count[8]~regout ;
wire \fsm:busy_count[10]~regout ;
wire \Equal0~1_combout ;
wire \fsm:busy_count[12]~regout ;
wire \fsm:busy_count[19]~regout ;
wire \fsm:busy_count[21]~regout ;
wire \fsm:busy_count[22]~regout ;
wire \fsm:busy_count[24]~regout ;
wire \fsm:busy_count[26]~regout ;
wire \fsm:busy_count[28]~regout ;
wire \Equal2~0_combout ;
wire \i2c_master_inst|Selector0~0_combout ;
wire \i2c_master_inst|stretch~regout ;
wire \i2c_master_inst|process_0~2_combout ;
wire \i2c_master_inst|state~15_combout ;
wire \i2c_master_inst|Decoder0~6_combout ;
wire \i2c_master_inst|Decoder0~9_combout ;
wire \i2c_master_inst|Selector23~0_combout ;
wire \i2c_master_inst|Selector23~1_combout ;
wire \i2c_master_inst|Mux2~1_combout ;
wire \i2c_master_inst|Mux2~2_combout ;
wire \i2c_master_inst|Mux2~3_combout ;
wire \i2c_master_inst|Mux2~4_combout ;
wire \i2c_master_inst|stretch~0_combout ;
wire \clk_50Mhz~combout ;
wire \clk_50Mhz~clkctrl_outclk ;
wire \i2c_master_inst|data_tx[5]~feeder_combout ;
wire \i2c_scl~0 ;
wire \i2c_sda~0 ;
wire \i2c_master_inst|count~6_combout ;
wire \reset~combout ;
wire \reset~clkctrl_outclk ;
wire \i2c_master_inst|Add0~1 ;
wire \i2c_master_inst|Add0~2_combout ;
wire \i2c_master_inst|count~5_combout ;
wire \i2c_master_inst|Add0~3 ;
wire \i2c_master_inst|Add0~4_combout ;
wire \i2c_master_inst|count~2_combout ;
wire \i2c_master_inst|Add0~5 ;
wire \i2c_master_inst|Add0~6_combout ;
wire \i2c_master_inst|count~4_combout ;
wire \i2c_master_inst|Add0~7 ;
wire \i2c_master_inst|Add0~8_combout ;
wire \i2c_master_inst|count~3_combout ;
wire \i2c_master_inst|Equal0~0_combout ;
wire \i2c_master_inst|Equal0~1_combout ;
wire \i2c_master_inst|Add0~9 ;
wire \i2c_master_inst|Add0~10_combout ;
wire \i2c_master_inst|count~1_combout ;
wire \i2c_master_inst|process_0~5_combout ;
wire \i2c_master_inst|process_0~6_combout ;
wire \i2c_master_inst|Add0~11 ;
wire \i2c_master_inst|Add0~12_combout ;
wire \i2c_master_inst|count~0_combout ;
wire \i2c_master_inst|scl_clk~0_combout ;
wire \i2c_master_inst|scl_clk~regout ;
wire \i2c_master_inst|bit_cnt[0]~1_combout ;
wire \i2c_master_inst|process_0~3_combout ;
wire \i2c_master_inst|process_0~4_combout ;
wire \i2c_master_inst|LessThan0~0_combout ;
wire \i2c_master_inst|LessThan0~1_combout ;
wire \i2c_master_inst|process_0~7_combout ;
wire \i2c_master_inst|data_clk~0_combout ;
wire \i2c_master_inst|data_clk~regout ;
wire \i2c_master_inst|data_clk_prev~regout ;
wire \i2c_master_inst|process_1~0_combout ;
wire \Add0~0_combout ;
wire \Equal4~0_combout ;
wire \current_state~11_combout ;
wire \ask_for_position~combout ;
wire \current_state.send_config_t~regout ;
wire \current_state~10_combout ;
wire \current_state.get_result_t~0_combout ;
wire \current_state.get_result_t~regout ;
wire \Selector14~0_combout ;
wire \current_state.init~regout ;
wire \fsm:busy_count[31]~regout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \fsm:busy_count[7]~regout ;
wire \Add0~15 ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \fsm:busy_count[9]~regout ;
wire \Add0~19 ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \fsm:busy_count[11]~regout ;
wire \Add0~23 ;
wire \Add0~25 ;
wire \Add0~26_combout ;
wire \fsm:busy_count[13]~regout ;
wire \Add0~27 ;
wire \Add0~28_combout ;
wire \fsm:busy_count[14]~regout ;
wire \Add0~29 ;
wire \Add0~30_combout ;
wire \fsm:busy_count[15]~regout ;
wire \Add0~31 ;
wire \Add0~32_combout ;
wire \fsm:busy_count[16]~regout ;
wire \Add0~33 ;
wire \Add0~34_combout ;
wire \fsm:busy_count[17]~regout ;
wire \Add0~35 ;
wire \Add0~36_combout ;
wire \fsm:busy_count[18]~regout ;
wire \Add0~37 ;
wire \Add0~39 ;
wire \Add0~40_combout ;
wire \fsm:busy_count[20]~regout ;
wire \Add0~41 ;
wire \Add0~43 ;
wire \Add0~45 ;
wire \Add0~46_combout ;
wire \fsm:busy_count[23]~regout ;
wire \Add0~47 ;
wire \Add0~49 ;
wire \Add0~50_combout ;
wire \fsm:busy_count[25]~regout ;
wire \Add0~51 ;
wire \Add0~53 ;
wire \Add0~54_combout ;
wire \fsm:busy_count[27]~regout ;
wire \Add0~55 ;
wire \Add0~57 ;
wire \Add0~58_combout ;
wire \fsm:busy_count[29]~regout ;
wire \Add0~59 ;
wire \Add0~60_combout ;
wire \fsm:busy_count[30]~regout ;
wire \Add0~61 ;
wire \Add0~62_combout ;
wire \Add0~52_combout ;
wire \Add0~42_combout ;
wire \Add0~44_combout ;
wire \Equal0~5_combout ;
wire \Add0~48_combout ;
wire \Equal0~6_combout ;
wire \Equal0~7_combout ;
wire \Equal0~9_combout ;
wire \WideNor0~combout ;
wire \Equal1~0_combout ;
wire \Equal0~8_combout ;
wire \Equal1~1_combout ;
wire \Equal2~1_combout ;
wire \Selector0~0_combout ;
wire \Selector0~1_combout ;
wire \i2c_ena~regout ;
wire \i2c_master_inst|Selector17~0_combout ;
wire \i2c_master_inst|state.ready~regout ;
wire \i2c_master_inst|Selector0~1_combout ;
wire \i2c_master_inst|Selector18~0_combout ;
wire \i2c_master_inst|Selector18~1_combout ;
wire \i2c_master_inst|state.start~regout ;
wire \i2c_master_inst|Selector0~2_combout ;
wire \i2c_master_inst|busy~regout ;
wire \busy_prev~1_combout ;
wire \busy_prev~0_combout ;
wire \busy_prev~regout ;
wire \fsm~0_combout ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \fsm:busy_count[1]~regout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \Selector46~0_combout ;
wire \fsm:busy_count[2]~regout ;
wire \Add0~5 ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \fsm:busy_count[4]~regout ;
wire \Add0~9 ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \Add0~6_combout ;
wire \Add0~10_combout ;
wire \Equal0~0_combout ;
wire \Add0~24_combout ;
wire \Equal0~2_combout ;
wire \Equal0~3_combout ;
wire \Equal0~4_combout ;
wire \i2c_rw~2_combout ;
wire \i2c_rw~3_combout ;
wire \i2c_rw~5_combout ;
wire \i2c_rw~4_combout ;
wire \i2c_rw~regout ;
wire \i2c_master_inst|Selector25~0_combout ;
wire \i2c_master_inst|Add1~0_combout ;
wire \i2c_master_inst|data_rd[0]~2_combout ;
wire \i2c_master_inst|state.mstr_ack~regout ;
wire \i2c_master_inst|addr_rw[0]~2_combout ;
wire \i2c_master_inst|addr_rw[0]~3_combout ;
wire \i2c_master_inst|Selector21~0_combout ;
wire \i2c_master_inst|Selector21~1_combout ;
wire \i2c_master_inst|Selector21~2_combout ;
wire \i2c_master_inst|state.rd~regout ;
wire \i2c_master_inst|Equal1~0_combout ;
wire \i2c_master_inst|Selector19~0_combout ;
wire \i2c_master_inst|state.command~regout ;
wire \i2c_master_inst|bit_cnt[2]~0_combout ;
wire \i2c_master_inst|state~13_combout ;
wire \i2c_master_inst|state.slv_ack1~regout ;
wire \i2c_master_inst|Selector20~0_combout ;
wire \i2c_master_inst|Selector20~1_combout ;
wire \i2c_master_inst|state.wr~regout ;
wire \i2c_master_inst|state~14_combout ;
wire \i2c_master_inst|state.slv_ack2~regout ;
wire \i2c_master_inst|Selector22~0_combout ;
wire \i2c_master_inst|state.stop~regout ;
wire \i2c_master_inst|scl_ena~0_combout ;
wire \i2c_master_inst|scl_ena~regout ;
wire \i2c_master_inst|scl~1_combout ;
wire \Equal0~10_combout ;
wire \Selector60~0_combout ;
wire \i2c_data_wr[6]~0_combout ;
wire \Selector61~0_combout ;
wire \i2c_master_inst|Selector23~10_combout ;
wire \Selector63~0_combout ;
wire \Selector63~1_combout ;
wire \Selector63~2_combout ;
wire \Selector63~3_combout ;
wire \i2c_master_inst|Selector23~9_combout ;
wire \i2c_master_inst|Selector23~11_combout ;
wire \WideNor0~0_combout ;
wire \Selector62~0_combout ;
wire \Selector65~0_combout ;
wire \i2c_master_inst|Selector23~12_combout ;
wire \i2c_master_inst|Selector23~13_combout ;
wire \i2c_master_inst|Selector23~6_combout ;
wire \i2c_master_inst|Selector23~7_combout ;
wire \i2c_master_inst|Selector23~4_combout ;
wire \i2c_master_inst|Selector23~3_combout ;
wire \i2c_master_inst|Mux2~0_combout ;
wire \Selector59~0_combout ;
wire \i2c_master_inst|data_tx[2]~feeder_combout ;
wire \i2c_master_inst|Mux3~0_combout ;
wire \i2c_master_inst|Mux3~1_combout ;
wire \i2c_master_inst|Mux3~2_combout ;
wire \i2c_master_inst|Selector23~2_combout ;
wire \i2c_master_inst|Selector23~5_combout ;
wire \i2c_master_inst|Selector23~8_combout ;
wire \i2c_master_inst|Selector23~14_combout ;
wire \i2c_master_inst|sda_int~regout ;
wire \i2c_master_inst|Selector29~0_combout ;
wire \i2c_master_inst|Decoder0~0_combout ;
wire \i2c_master_inst|Decoder0~1_combout ;
wire \i2c_master_inst|data_rx[0]~0_combout ;
wire \i2c_master_inst|data_rd[0]~feeder_combout ;
wire \i2c_master_inst|data_rd[0]~3_combout ;
wire \accel_data_s[0]~0_combout ;
wire \accel_data_s[0]~1_combout ;
wire \Selector13~0_combout ;
wire \get_data_done~regout ;
wire \accel_data~0_combout ;
wire \i2c_master_inst|Decoder0~2_combout ;
wire \i2c_master_inst|data_rx[1]~1_combout ;
wire \i2c_master_inst|data_rd[1]~feeder_combout ;
wire \accel_data_s[1]~feeder_combout ;
wire \accel_data~1_combout ;
wire \i2c_master_inst|Decoder0~3_combout ;
wire \i2c_master_inst|data_rx[2]~2_combout ;
wire \i2c_master_inst|data_rd[2]~feeder_combout ;
wire \accel_data~2_combout ;
wire \i2c_master_inst|Decoder0~4_combout ;
wire \i2c_master_inst|data_rx[3]~3_combout ;
wire \i2c_master_inst|data_rd[3]~feeder_combout ;
wire \accel_data~3_combout ;
wire \i2c_master_inst|Decoder0~5_combout ;
wire \i2c_master_inst|data_rx[4]~4_combout ;
wire \i2c_master_inst|data_rd[4]~feeder_combout ;
wire \accel_data~4_combout ;
wire \i2c_master_inst|data_rx[5]~5_combout ;
wire \accel_data~5_combout ;
wire \i2c_master_inst|Decoder0~7_combout ;
wire \i2c_master_inst|data_rx[6]~6_combout ;
wire \i2c_master_inst|data_rd[6]~feeder_combout ;
wire \accel_data~6_combout ;
wire \i2c_master_inst|Decoder0~8_combout ;
wire \i2c_master_inst|data_rx[7]~7_combout ;
wire \accel_data~7_combout ;
wire \accel_data_s[8]~2_combout ;
wire \accel_data~8_combout ;
wire \accel_data~9_combout ;
wire \accel_data~10_combout ;
wire \accel_data~11_combout ;
wire \accel_data~12_combout ;
wire \accel_data~13_combout ;
wire \accel_data~14_combout ;
wire \accel_data~15_combout ;
wire [7:0] i2c_data_wr;
wire [15:0] accel_data_s;
wire [7:0] \i2c_master_inst|data_tx ;
wire [7:0] \i2c_master_inst|data_rx ;
wire [7:0] \i2c_master_inst|data_rd ;
wire [6:0] \i2c_master_inst|count ;
wire [2:0] \i2c_master_inst|bit_cnt ;
wire [7:0] \i2c_master_inst|addr_rw ;


// Location: LCCOMB_X10_Y8_N16
cycloneii_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (\fsm:busy_count[8]~regout  & (\Add0~15  $ (GND))) # (!\fsm:busy_count[8]~regout  & (!\Add0~15  & VCC))
// \Add0~17  = CARRY((\fsm:busy_count[8]~regout  & !\Add0~15 ))

	.dataa(\fsm:busy_count[8]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'hA50A;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N20
cycloneii_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (\fsm:busy_count[10]~regout  & (\Add0~19  $ (GND))) # (!\fsm:busy_count[10]~regout  & (!\Add0~19  & VCC))
// \Add0~21  = CARRY((\fsm:busy_count[10]~regout  & !\Add0~19 ))

	.dataa(\fsm:busy_count[10]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'hA50A;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N6
cycloneii_lcell_comb \Add0~38 (
// Equation(s):
// \Add0~38_combout  = (\fsm:busy_count[19]~regout  & (!\Add0~37 )) # (!\fsm:busy_count[19]~regout  & ((\Add0~37 ) # (GND)))
// \Add0~39  = CARRY((!\Add0~37 ) # (!\fsm:busy_count[19]~regout ))

	.dataa(\fsm:busy_count[19]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~37 ),
	.combout(\Add0~38_combout ),
	.cout(\Add0~39 ));
// synopsys translate_off
defparam \Add0~38 .lut_mask = 16'h5A5F;
defparam \Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N24
cycloneii_lcell_comb \Add0~56 (
// Equation(s):
// \Add0~56_combout  = (\fsm:busy_count[28]~regout  & (\Add0~55  $ (GND))) # (!\fsm:busy_count[28]~regout  & (!\Add0~55  & VCC))
// \Add0~57  = CARRY((\fsm:busy_count[28]~regout  & !\Add0~55 ))

	.dataa(\fsm:busy_count[28]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~55 ),
	.combout(\Add0~56_combout ),
	.cout(\Add0~57 ));
// synopsys translate_off
defparam \Add0~56 .lut_mask = 16'hA50A;
defparam \Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N12
cycloneii_lcell_comb \i2c_master_inst|Add0~0 (
// Equation(s):
// \i2c_master_inst|Add0~0_combout  = (\i2c_master_inst|stretch~regout  & (\i2c_master_inst|count [0] & VCC)) # (!\i2c_master_inst|stretch~regout  & (\i2c_master_inst|count [0] $ (VCC)))
// \i2c_master_inst|Add0~1  = CARRY((!\i2c_master_inst|stretch~regout  & \i2c_master_inst|count [0]))

	.dataa(\i2c_master_inst|stretch~regout ),
	.datab(\i2c_master_inst|count [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\i2c_master_inst|Add0~0_combout ),
	.cout(\i2c_master_inst|Add0~1 ));
// synopsys translate_off
defparam \i2c_master_inst|Add0~0 .lut_mask = 16'h9944;
defparam \i2c_master_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y8_N7
cycloneii_lcell_ff \fsm:busy_count[3] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~6_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.init~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_count[3]~regout ));

// Location: LCFF_X10_Y8_N1
cycloneii_lcell_ff \fsm:busy_count[0] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.init~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_count[0]~regout ));

// Location: LCFF_X10_Y8_N11
cycloneii_lcell_ff \fsm:busy_count[5] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~10_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.init~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_count[5]~regout ));

// Location: LCFF_X10_Y8_N13
cycloneii_lcell_ff \fsm:busy_count[6] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~12_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.init~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_count[6]~regout ));

// Location: LCFF_X10_Y8_N17
cycloneii_lcell_ff \fsm:busy_count[8] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~16_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.init~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_count[8]~regout ));

// Location: LCFF_X10_Y8_N21
cycloneii_lcell_ff \fsm:busy_count[10] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~20_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.init~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_count[10]~regout ));

// Location: LCCOMB_X9_Y8_N16
cycloneii_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!\Add0~16_combout  & (!\Add0~20_combout  & (!\Add0~14_combout  & !\Add0~18_combout )))

	.dataa(\Add0~16_combout ),
	.datab(\Add0~20_combout ),
	.datac(\Add0~14_combout ),
	.datad(\Add0~18_combout ),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0001;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y8_N25
cycloneii_lcell_ff \fsm:busy_count[12] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~24_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.init~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_count[12]~regout ));

// Location: LCFF_X10_Y7_N7
cycloneii_lcell_ff \fsm:busy_count[19] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~38_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.init~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_count[19]~regout ));

// Location: LCFF_X10_Y7_N11
cycloneii_lcell_ff \fsm:busy_count[21] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~42_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.init~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_count[21]~regout ));

// Location: LCFF_X10_Y7_N13
cycloneii_lcell_ff \fsm:busy_count[22] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~44_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.init~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_count[22]~regout ));

// Location: LCFF_X10_Y7_N17
cycloneii_lcell_ff \fsm:busy_count[24] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~48_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.init~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_count[24]~regout ));

// Location: LCFF_X10_Y7_N21
cycloneii_lcell_ff \fsm:busy_count[26] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~52_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.init~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_count[26]~regout ));

// Location: LCFF_X10_Y7_N25
cycloneii_lcell_ff \fsm:busy_count[28] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~56_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.init~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_count[28]~regout ));

// Location: LCCOMB_X14_Y7_N10
cycloneii_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (!\Add0~0_combout  & (!\Add0~4_combout  & (\Add0~2_combout  & !\Add0~62_combout )))

	.dataa(\Add0~0_combout ),
	.datab(\Add0~4_combout ),
	.datac(\Add0~2_combout ),
	.datad(\Add0~62_combout ),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h0010;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N12
cycloneii_lcell_comb \i2c_master_inst|Selector0~0 (
// Equation(s):
// \i2c_master_inst|Selector0~0_combout  = (!\i2c_master_inst|busy~regout  & ((\i2c_master_inst|state.command~regout ) # ((\i2c_master_inst|Selector22~0_combout ) # (\i2c_master_inst|state.slv_ack1~regout ))))

	.dataa(\i2c_master_inst|state.command~regout ),
	.datab(\i2c_master_inst|busy~regout ),
	.datac(\i2c_master_inst|Selector22~0_combout ),
	.datad(\i2c_master_inst|state.slv_ack1~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector0~0 .lut_mask = 16'h3332;
defparam \i2c_master_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y6_N17
cycloneii_lcell_ff \i2c_master_inst|count[6] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|count~0_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|count [6]));

// Location: LCFF_X9_Y6_N15
cycloneii_lcell_ff \i2c_master_inst|stretch (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|stretch~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|stretch~regout ));

// Location: LCCOMB_X9_Y6_N10
cycloneii_lcell_comb \i2c_master_inst|process_0~2 (
// Equation(s):
// \i2c_master_inst|process_0~2_combout  = (((\i2c_master_inst|Equal0~1_combout ) # (!\i2c_master_inst|Add0~0_combout )) # (!\i2c_master_inst|Add0~10_combout )) # (!\i2c_master_inst|LessThan0~0_combout )

	.dataa(\i2c_master_inst|LessThan0~0_combout ),
	.datab(\i2c_master_inst|Add0~10_combout ),
	.datac(\i2c_master_inst|Add0~0_combout ),
	.datad(\i2c_master_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|process_0~2 .lut_mask = 16'hFF7F;
defparam \i2c_master_inst|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N22
cycloneii_lcell_comb \i2c_master_inst|state~15 (
// Equation(s):
// \i2c_master_inst|state~15_combout  = (\i2c_rw~regout  $ (\i2c_master_inst|addr_rw [0])) # (!\i2c_ena~regout )

	.dataa(\i2c_ena~regout ),
	.datab(vcc),
	.datac(\i2c_rw~regout ),
	.datad(\i2c_master_inst|addr_rw [0]),
	.cin(gnd),
	.combout(\i2c_master_inst|state~15_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|state~15 .lut_mask = 16'h5FF5;
defparam \i2c_master_inst|state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N26
cycloneii_lcell_comb \i2c_master_inst|Decoder0~6 (
// Equation(s):
// \i2c_master_inst|Decoder0~6_combout  = (\i2c_master_inst|Decoder0~0_combout  & (\i2c_master_inst|bit_cnt [1] & (!\i2c_master_inst|bit_cnt [2] & !\i2c_master_inst|bit_cnt [0])))

	.dataa(\i2c_master_inst|Decoder0~0_combout ),
	.datab(\i2c_master_inst|bit_cnt [1]),
	.datac(\i2c_master_inst|bit_cnt [2]),
	.datad(\i2c_master_inst|bit_cnt [0]),
	.cin(gnd),
	.combout(\i2c_master_inst|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Decoder0~6 .lut_mask = 16'h0008;
defparam \i2c_master_inst|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N6
cycloneii_lcell_comb \i2c_master_inst|Decoder0~9 (
// Equation(s):
// \i2c_master_inst|Decoder0~9_combout  = (!\i2c_master_inst|data_clk~regout  & \i2c_master_inst|data_clk_prev~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_master_inst|data_clk~regout ),
	.datad(\i2c_master_inst|data_clk_prev~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Decoder0~9 .lut_mask = 16'h0F00;
defparam \i2c_master_inst|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N12
cycloneii_lcell_comb \i2c_master_inst|Selector23~0 (
// Equation(s):
// \i2c_master_inst|Selector23~0_combout  = (\i2c_master_inst|bit_cnt [1] & ((\i2c_master_inst|bit_cnt [0]) # ((\i2c_master_inst|bit_cnt [2] & \i2c_master_inst|addr_rw [0])))) # (!\i2c_master_inst|bit_cnt [1] & (((!\i2c_master_inst|bit_cnt [2]))))

	.dataa(\i2c_master_inst|bit_cnt [1]),
	.datab(\i2c_master_inst|bit_cnt [0]),
	.datac(\i2c_master_inst|bit_cnt [2]),
	.datad(\i2c_master_inst|addr_rw [0]),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~0 .lut_mask = 16'hAD8D;
defparam \i2c_master_inst|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N2
cycloneii_lcell_comb \i2c_master_inst|Selector23~1 (
// Equation(s):
// \i2c_master_inst|Selector23~1_combout  = (\i2c_master_inst|state.command~regout  & ((\i2c_master_inst|Selector23~0_combout ) # ((\i2c_master_inst|data_rd[0]~2_combout  & \i2c_master_inst|state~15_combout )))) # (!\i2c_master_inst|state.command~regout  & 
// (\i2c_master_inst|data_rd[0]~2_combout  & (\i2c_master_inst|state~15_combout )))

	.dataa(\i2c_master_inst|state.command~regout ),
	.datab(\i2c_master_inst|data_rd[0]~2_combout ),
	.datac(\i2c_master_inst|state~15_combout ),
	.datad(\i2c_master_inst|Selector23~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~1 .lut_mask = 16'hEAC0;
defparam \i2c_master_inst|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y5_N21
cycloneii_lcell_ff \i2c_master_inst|data_tx[5] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|data_tx[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|addr_rw[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_tx [5]));

// Location: LCCOMB_X14_Y5_N14
cycloneii_lcell_comb \i2c_master_inst|Mux2~1 (
// Equation(s):
// \i2c_master_inst|Mux2~1_combout  = (\i2c_master_inst|bit_cnt [2] & ((\i2c_master_inst|data_tx [0]))) # (!\i2c_master_inst|bit_cnt [2] & (\i2c_master_inst|data_tx [5]))

	.dataa(\i2c_master_inst|data_tx [5]),
	.datab(vcc),
	.datac(\i2c_master_inst|data_tx [0]),
	.datad(\i2c_master_inst|bit_cnt [2]),
	.cin(gnd),
	.combout(\i2c_master_inst|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Mux2~1 .lut_mask = 16'hF0AA;
defparam \i2c_master_inst|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N12
cycloneii_lcell_comb \i2c_master_inst|Mux2~2 (
// Equation(s):
// \i2c_master_inst|Mux2~2_combout  = (\i2c_master_inst|bit_cnt [0] & (((\i2c_master_inst|data_tx [2]) # (!\i2c_master_inst|bit_cnt [2])))) # (!\i2c_master_inst|bit_cnt [0] & (\i2c_master_inst|data_tx [3] & ((\i2c_master_inst|bit_cnt [2]))))

	.dataa(\i2c_master_inst|data_tx [3]),
	.datab(\i2c_master_inst|data_tx [2]),
	.datac(\i2c_master_inst|bit_cnt [0]),
	.datad(\i2c_master_inst|bit_cnt [2]),
	.cin(gnd),
	.combout(\i2c_master_inst|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Mux2~2 .lut_mask = 16'hCAF0;
defparam \i2c_master_inst|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N18
cycloneii_lcell_comb \i2c_master_inst|Mux2~3 (
// Equation(s):
// \i2c_master_inst|Mux2~3_combout  = (\i2c_master_inst|Mux2~2_combout  & ((\i2c_master_inst|bit_cnt [2] & ((!\i2c_master_inst|bit_cnt [1]))) # (!\i2c_master_inst|bit_cnt [2] & ((\i2c_master_inst|data_tx [6]) # (\i2c_master_inst|bit_cnt [1])))))

	.dataa(\i2c_master_inst|data_tx [6]),
	.datab(\i2c_master_inst|bit_cnt [2]),
	.datac(\i2c_master_inst|bit_cnt [1]),
	.datad(\i2c_master_inst|Mux2~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Mux2~3 .lut_mask = 16'h3E00;
defparam \i2c_master_inst|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N16
cycloneii_lcell_comb \i2c_master_inst|Mux2~4 (
// Equation(s):
// \i2c_master_inst|Mux2~4_combout  = (\i2c_master_inst|bit_cnt [1] & ((\i2c_master_inst|Mux2~3_combout  & (\i2c_master_inst|data_tx [4])) # (!\i2c_master_inst|Mux2~3_combout  & ((\i2c_master_inst|Mux2~1_combout ))))) # (!\i2c_master_inst|bit_cnt [1] & 
// (((\i2c_master_inst|Mux2~3_combout ))))

	.dataa(\i2c_master_inst|bit_cnt [1]),
	.datab(\i2c_master_inst|data_tx [4]),
	.datac(\i2c_master_inst|Mux2~1_combout ),
	.datad(\i2c_master_inst|Mux2~3_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Mux2~4 .lut_mask = 16'hDDA0;
defparam \i2c_master_inst|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N14
cycloneii_lcell_comb \i2c_master_inst|stretch~0 (
// Equation(s):
// \i2c_master_inst|stretch~0_combout  = (\i2c_master_inst|scl_clk~0_combout  & ((\i2c_master_inst|process_0~4_combout  & ((\i2c_master_inst|stretch~regout ))) # (!\i2c_master_inst|process_0~4_combout  & (!\i2c_scl~0 )))) # 
// (!\i2c_master_inst|scl_clk~0_combout  & (((\i2c_master_inst|stretch~regout ))))

	.dataa(\i2c_master_inst|scl_clk~0_combout ),
	.datab(\i2c_scl~0 ),
	.datac(\i2c_master_inst|stretch~regout ),
	.datad(\i2c_master_inst|process_0~4_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|stretch~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|stretch~0 .lut_mask = 16'hF072;
defparam \i2c_master_inst|stretch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk_50Mhz~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk_50Mhz~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk_50Mhz));
// synopsys translate_off
defparam \clk_50Mhz~I .input_async_reset = "none";
defparam \clk_50Mhz~I .input_power_up = "low";
defparam \clk_50Mhz~I .input_register_mode = "none";
defparam \clk_50Mhz~I .input_sync_reset = "none";
defparam \clk_50Mhz~I .oe_async_reset = "none";
defparam \clk_50Mhz~I .oe_power_up = "low";
defparam \clk_50Mhz~I .oe_register_mode = "none";
defparam \clk_50Mhz~I .oe_sync_reset = "none";
defparam \clk_50Mhz~I .operation_mode = "input";
defparam \clk_50Mhz~I .output_async_reset = "none";
defparam \clk_50Mhz~I .output_power_up = "low";
defparam \clk_50Mhz~I .output_register_mode = "none";
defparam \clk_50Mhz~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \clk_50Mhz~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk_50Mhz~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_50Mhz~clkctrl_outclk ));
// synopsys translate_off
defparam \clk_50Mhz~clkctrl .clock_type = "global clock";
defparam \clk_50Mhz~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N20
cycloneii_lcell_comb \i2c_master_inst|data_tx[5]~feeder (
// Equation(s):
// \i2c_master_inst|data_tx[5]~feeder_combout  = i2c_data_wr[5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(i2c_data_wr[5]),
	.cin(gnd),
	.combout(\i2c_master_inst|data_tx[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_tx[5]~feeder .lut_mask = 16'hFF00;
defparam \i2c_master_inst|data_tx[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \i2c_scl~I (
	.datain(\i2c_master_inst|scl~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i2c_scl~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i2c_scl));
// synopsys translate_off
defparam \i2c_scl~I .input_async_reset = "none";
defparam \i2c_scl~I .input_power_up = "low";
defparam \i2c_scl~I .input_register_mode = "none";
defparam \i2c_scl~I .input_sync_reset = "none";
defparam \i2c_scl~I .oe_async_reset = "none";
defparam \i2c_scl~I .oe_power_up = "low";
defparam \i2c_scl~I .oe_register_mode = "none";
defparam \i2c_scl~I .oe_sync_reset = "none";
defparam \i2c_scl~I .open_drain_output = "true";
defparam \i2c_scl~I .operation_mode = "bidir";
defparam \i2c_scl~I .output_async_reset = "none";
defparam \i2c_scl~I .output_power_up = "low";
defparam \i2c_scl~I .output_register_mode = "none";
defparam \i2c_scl~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \i2c_sda~I (
	.datain(\i2c_master_inst|Selector29~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i2c_sda~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i2c_sda));
// synopsys translate_off
defparam \i2c_sda~I .input_async_reset = "none";
defparam \i2c_sda~I .input_power_up = "low";
defparam \i2c_sda~I .input_register_mode = "none";
defparam \i2c_sda~I .input_sync_reset = "none";
defparam \i2c_sda~I .oe_async_reset = "none";
defparam \i2c_sda~I .oe_power_up = "low";
defparam \i2c_sda~I .oe_register_mode = "none";
defparam \i2c_sda~I .oe_sync_reset = "none";
defparam \i2c_sda~I .open_drain_output = "true";
defparam \i2c_sda~I .operation_mode = "bidir";
defparam \i2c_sda~I .output_async_reset = "none";
defparam \i2c_sda~I .output_power_up = "low";
defparam \i2c_sda~I .output_register_mode = "none";
defparam \i2c_sda~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N8
cycloneii_lcell_comb \i2c_master_inst|count~6 (
// Equation(s):
// \i2c_master_inst|count~6_combout  = (\i2c_master_inst|Add0~0_combout  & !\i2c_master_inst|Equal0~1_combout )

	.dataa(\i2c_master_inst|Add0~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_master_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|count~6 .lut_mask = 16'h00AA;
defparam \i2c_master_inst|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \reset~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\reset~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~clkctrl_outclk ));
// synopsys translate_off
defparam \reset~clkctrl .clock_type = "global clock";
defparam \reset~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X10_Y6_N9
cycloneii_lcell_ff \i2c_master_inst|count[0] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|count~6_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|count [0]));

// Location: LCCOMB_X10_Y6_N14
cycloneii_lcell_comb \i2c_master_inst|Add0~2 (
// Equation(s):
// \i2c_master_inst|Add0~2_combout  = (\i2c_master_inst|count [1] & (!\i2c_master_inst|Add0~1 )) # (!\i2c_master_inst|count [1] & ((\i2c_master_inst|Add0~1 ) # (GND)))
// \i2c_master_inst|Add0~3  = CARRY((!\i2c_master_inst|Add0~1 ) # (!\i2c_master_inst|count [1]))

	.dataa(vcc),
	.datab(\i2c_master_inst|count [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\i2c_master_inst|Add0~1 ),
	.combout(\i2c_master_inst|Add0~2_combout ),
	.cout(\i2c_master_inst|Add0~3 ));
// synopsys translate_off
defparam \i2c_master_inst|Add0~2 .lut_mask = 16'h3C3F;
defparam \i2c_master_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N26
cycloneii_lcell_comb \i2c_master_inst|count~5 (
// Equation(s):
// \i2c_master_inst|count~5_combout  = (\i2c_master_inst|Add0~2_combout  & !\i2c_master_inst|Equal0~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_master_inst|Add0~2_combout ),
	.datad(\i2c_master_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|count~5 .lut_mask = 16'h00F0;
defparam \i2c_master_inst|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y6_N27
cycloneii_lcell_ff \i2c_master_inst|count[1] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|count~5_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|count [1]));

// Location: LCCOMB_X10_Y6_N16
cycloneii_lcell_comb \i2c_master_inst|Add0~4 (
// Equation(s):
// \i2c_master_inst|Add0~4_combout  = (\i2c_master_inst|count [2] & (\i2c_master_inst|Add0~3  $ (GND))) # (!\i2c_master_inst|count [2] & (!\i2c_master_inst|Add0~3  & VCC))
// \i2c_master_inst|Add0~5  = CARRY((\i2c_master_inst|count [2] & !\i2c_master_inst|Add0~3 ))

	.dataa(vcc),
	.datab(\i2c_master_inst|count [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\i2c_master_inst|Add0~3 ),
	.combout(\i2c_master_inst|Add0~4_combout ),
	.cout(\i2c_master_inst|Add0~5 ));
// synopsys translate_off
defparam \i2c_master_inst|Add0~4 .lut_mask = 16'hC30C;
defparam \i2c_master_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N6
cycloneii_lcell_comb \i2c_master_inst|count~2 (
// Equation(s):
// \i2c_master_inst|count~2_combout  = (\i2c_master_inst|Add0~4_combout  & !\i2c_master_inst|Equal0~1_combout )

	.dataa(vcc),
	.datab(\i2c_master_inst|Add0~4_combout ),
	.datac(vcc),
	.datad(\i2c_master_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|count~2 .lut_mask = 16'h00CC;
defparam \i2c_master_inst|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y6_N7
cycloneii_lcell_ff \i2c_master_inst|count[2] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|count~2_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|count [2]));

// Location: LCCOMB_X10_Y6_N18
cycloneii_lcell_comb \i2c_master_inst|Add0~6 (
// Equation(s):
// \i2c_master_inst|Add0~6_combout  = (\i2c_master_inst|count [3] & (!\i2c_master_inst|Add0~5 )) # (!\i2c_master_inst|count [3] & ((\i2c_master_inst|Add0~5 ) # (GND)))
// \i2c_master_inst|Add0~7  = CARRY((!\i2c_master_inst|Add0~5 ) # (!\i2c_master_inst|count [3]))

	.dataa(vcc),
	.datab(\i2c_master_inst|count [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\i2c_master_inst|Add0~5 ),
	.combout(\i2c_master_inst|Add0~6_combout ),
	.cout(\i2c_master_inst|Add0~7 ));
// synopsys translate_off
defparam \i2c_master_inst|Add0~6 .lut_mask = 16'h3C3F;
defparam \i2c_master_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N2
cycloneii_lcell_comb \i2c_master_inst|count~4 (
// Equation(s):
// \i2c_master_inst|count~4_combout  = (\i2c_master_inst|Add0~6_combout  & !\i2c_master_inst|Equal0~1_combout )

	.dataa(vcc),
	.datab(\i2c_master_inst|Add0~6_combout ),
	.datac(vcc),
	.datad(\i2c_master_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|count~4 .lut_mask = 16'h00CC;
defparam \i2c_master_inst|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y6_N3
cycloneii_lcell_ff \i2c_master_inst|count[3] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|count~4_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|count [3]));

// Location: LCCOMB_X10_Y6_N20
cycloneii_lcell_comb \i2c_master_inst|Add0~8 (
// Equation(s):
// \i2c_master_inst|Add0~8_combout  = (\i2c_master_inst|count [4] & (\i2c_master_inst|Add0~7  $ (GND))) # (!\i2c_master_inst|count [4] & (!\i2c_master_inst|Add0~7  & VCC))
// \i2c_master_inst|Add0~9  = CARRY((\i2c_master_inst|count [4] & !\i2c_master_inst|Add0~7 ))

	.dataa(vcc),
	.datab(\i2c_master_inst|count [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\i2c_master_inst|Add0~7 ),
	.combout(\i2c_master_inst|Add0~8_combout ),
	.cout(\i2c_master_inst|Add0~9 ));
// synopsys translate_off
defparam \i2c_master_inst|Add0~8 .lut_mask = 16'hC30C;
defparam \i2c_master_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N4
cycloneii_lcell_comb \i2c_master_inst|count~3 (
// Equation(s):
// \i2c_master_inst|count~3_combout  = (\i2c_master_inst|Add0~8_combout  & !\i2c_master_inst|Equal0~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_master_inst|Add0~8_combout ),
	.datad(\i2c_master_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|count~3 .lut_mask = 16'h00F0;
defparam \i2c_master_inst|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y6_N5
cycloneii_lcell_ff \i2c_master_inst|count[4] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|count~3_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|count [4]));

// Location: LCFF_X10_Y6_N13
cycloneii_lcell_ff \i2c_master_inst|count[5] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|count~1_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|count [5]));

// Location: LCCOMB_X10_Y6_N0
cycloneii_lcell_comb \i2c_master_inst|Equal0~0 (
// Equation(s):
// \i2c_master_inst|Equal0~0_combout  = (\i2c_master_inst|count [6] & (\i2c_master_inst|count [4] & (\i2c_master_inst|count [5] & \i2c_master_inst|count [3])))

	.dataa(\i2c_master_inst|count [6]),
	.datab(\i2c_master_inst|count [4]),
	.datac(\i2c_master_inst|count [5]),
	.datad(\i2c_master_inst|count [3]),
	.cin(gnd),
	.combout(\i2c_master_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Equal0~0 .lut_mask = 16'h8000;
defparam \i2c_master_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N30
cycloneii_lcell_comb \i2c_master_inst|Equal0~1 (
// Equation(s):
// \i2c_master_inst|Equal0~1_combout  = (\i2c_master_inst|count [1] & (!\i2c_master_inst|count [2] & (\i2c_master_inst|count [0] & \i2c_master_inst|Equal0~0_combout )))

	.dataa(\i2c_master_inst|count [1]),
	.datab(\i2c_master_inst|count [2]),
	.datac(\i2c_master_inst|count [0]),
	.datad(\i2c_master_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Equal0~1 .lut_mask = 16'h2000;
defparam \i2c_master_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N22
cycloneii_lcell_comb \i2c_master_inst|Add0~10 (
// Equation(s):
// \i2c_master_inst|Add0~10_combout  = (\i2c_master_inst|count [5] & (!\i2c_master_inst|Add0~9 )) # (!\i2c_master_inst|count [5] & ((\i2c_master_inst|Add0~9 ) # (GND)))
// \i2c_master_inst|Add0~11  = CARRY((!\i2c_master_inst|Add0~9 ) # (!\i2c_master_inst|count [5]))

	.dataa(vcc),
	.datab(\i2c_master_inst|count [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\i2c_master_inst|Add0~9 ),
	.combout(\i2c_master_inst|Add0~10_combout ),
	.cout(\i2c_master_inst|Add0~11 ));
// synopsys translate_off
defparam \i2c_master_inst|Add0~10 .lut_mask = 16'h3C3F;
defparam \i2c_master_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N30
cycloneii_lcell_comb \i2c_master_inst|count~1 (
// Equation(s):
// \i2c_master_inst|count~1_combout  = (!\i2c_master_inst|Equal0~1_combout  & \i2c_master_inst|Add0~10_combout )

	.dataa(vcc),
	.datab(\i2c_master_inst|Equal0~1_combout ),
	.datac(vcc),
	.datad(\i2c_master_inst|Add0~10_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|count~1 .lut_mask = 16'h3300;
defparam \i2c_master_inst|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N28
cycloneii_lcell_comb \i2c_master_inst|process_0~5 (
// Equation(s):
// \i2c_master_inst|process_0~5_combout  = (\i2c_master_inst|Add0~8_combout  & (\i2c_master_inst|Add0~6_combout  & !\i2c_master_inst|Equal0~1_combout ))

	.dataa(\i2c_master_inst|Add0~8_combout ),
	.datab(\i2c_master_inst|Add0~6_combout ),
	.datac(vcc),
	.datad(\i2c_master_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|process_0~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|process_0~5 .lut_mask = 16'h0088;
defparam \i2c_master_inst|process_0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N10
cycloneii_lcell_comb \i2c_master_inst|process_0~6 (
// Equation(s):
// \i2c_master_inst|process_0~6_combout  = (\i2c_master_inst|process_0~5_combout  & (\i2c_master_inst|count~2_combout  & ((\i2c_master_inst|Add0~0_combout ) # (\i2c_master_inst|Add0~2_combout ))))

	.dataa(\i2c_master_inst|Add0~0_combout ),
	.datab(\i2c_master_inst|process_0~5_combout ),
	.datac(\i2c_master_inst|Add0~2_combout ),
	.datad(\i2c_master_inst|count~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|process_0~6_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|process_0~6 .lut_mask = 16'hC800;
defparam \i2c_master_inst|process_0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N24
cycloneii_lcell_comb \i2c_master_inst|Add0~12 (
// Equation(s):
// \i2c_master_inst|Add0~12_combout  = \i2c_master_inst|count [6] $ (!\i2c_master_inst|Add0~11 )

	.dataa(\i2c_master_inst|count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\i2c_master_inst|Add0~11 ),
	.combout(\i2c_master_inst|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Add0~12 .lut_mask = 16'hA5A5;
defparam \i2c_master_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N0
cycloneii_lcell_comb \i2c_master_inst|count~0 (
// Equation(s):
// \i2c_master_inst|count~0_combout  = (!\i2c_master_inst|Equal0~1_combout  & \i2c_master_inst|Add0~12_combout )

	.dataa(vcc),
	.datab(\i2c_master_inst|Equal0~1_combout ),
	.datac(vcc),
	.datad(\i2c_master_inst|Add0~12_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|count~0 .lut_mask = 16'h3300;
defparam \i2c_master_inst|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N20
cycloneii_lcell_comb \i2c_master_inst|scl_clk~0 (
// Equation(s):
// \i2c_master_inst|scl_clk~0_combout  = (!\i2c_master_inst|LessThan0~1_combout  & (((\i2c_master_inst|process_0~6_combout ) # (\i2c_master_inst|count~0_combout )) # (!\i2c_master_inst|count~1_combout )))

	.dataa(\i2c_master_inst|LessThan0~1_combout ),
	.datab(\i2c_master_inst|count~1_combout ),
	.datac(\i2c_master_inst|process_0~6_combout ),
	.datad(\i2c_master_inst|count~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|scl_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|scl_clk~0 .lut_mask = 16'h5551;
defparam \i2c_master_inst|scl_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y6_N19
cycloneii_lcell_ff \i2c_master_inst|scl_clk (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|scl_clk~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|scl_clk~regout ));

// Location: LCCOMB_X12_Y6_N16
cycloneii_lcell_comb \i2c_master_inst|bit_cnt[0]~1 (
// Equation(s):
// \i2c_master_inst|bit_cnt[0]~1_combout  = !\i2c_master_inst|bit_cnt [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_master_inst|bit_cnt [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\i2c_master_inst|bit_cnt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|bit_cnt[0]~1 .lut_mask = 16'h0F0F;
defparam \i2c_master_inst|bit_cnt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N4
cycloneii_lcell_comb \i2c_master_inst|process_0~3 (
// Equation(s):
// \i2c_master_inst|process_0~3_combout  = (!\i2c_master_inst|Equal0~1_combout  & (\i2c_master_inst|Add0~6_combout  & (\i2c_master_inst|Add0~4_combout  & \i2c_master_inst|Add0~8_combout )))

	.dataa(\i2c_master_inst|Equal0~1_combout ),
	.datab(\i2c_master_inst|Add0~6_combout ),
	.datac(\i2c_master_inst|Add0~4_combout ),
	.datad(\i2c_master_inst|Add0~8_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|process_0~3 .lut_mask = 16'h4000;
defparam \i2c_master_inst|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N26
cycloneii_lcell_comb \i2c_master_inst|process_0~4 (
// Equation(s):
// \i2c_master_inst|process_0~4_combout  = (\i2c_master_inst|count~0_combout  & (((\i2c_master_inst|process_0~3_combout ) # (\i2c_master_inst|count~1_combout )))) # (!\i2c_master_inst|count~0_combout  & (\i2c_master_inst|process_0~2_combout ))

	.dataa(\i2c_master_inst|process_0~2_combout ),
	.datab(\i2c_master_inst|count~0_combout ),
	.datac(\i2c_master_inst|process_0~3_combout ),
	.datad(\i2c_master_inst|count~1_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|process_0~4 .lut_mask = 16'hEEE2;
defparam \i2c_master_inst|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N16
cycloneii_lcell_comb \i2c_master_inst|LessThan0~0 (
// Equation(s):
// \i2c_master_inst|LessThan0~0_combout  = (\i2c_master_inst|Add0~4_combout  & (\i2c_master_inst|Add0~6_combout  & (\i2c_master_inst|Add0~2_combout  & \i2c_master_inst|Add0~8_combout )))

	.dataa(\i2c_master_inst|Add0~4_combout ),
	.datab(\i2c_master_inst|Add0~6_combout ),
	.datac(\i2c_master_inst|Add0~2_combout ),
	.datad(\i2c_master_inst|Add0~8_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|LessThan0~0 .lut_mask = 16'h8000;
defparam \i2c_master_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N24
cycloneii_lcell_comb \i2c_master_inst|LessThan0~1 (
// Equation(s):
// \i2c_master_inst|LessThan0~1_combout  = (\i2c_master_inst|Equal0~1_combout ) # ((!\i2c_master_inst|Add0~10_combout  & (!\i2c_master_inst|LessThan0~0_combout  & !\i2c_master_inst|Add0~12_combout )))

	.dataa(\i2c_master_inst|Equal0~1_combout ),
	.datab(\i2c_master_inst|Add0~10_combout ),
	.datac(\i2c_master_inst|LessThan0~0_combout ),
	.datad(\i2c_master_inst|Add0~12_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|LessThan0~1 .lut_mask = 16'hAAAB;
defparam \i2c_master_inst|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N2
cycloneii_lcell_comb \i2c_master_inst|process_0~7 (
// Equation(s):
// \i2c_master_inst|process_0~7_combout  = (\i2c_master_inst|Equal0~1_combout ) # (((\i2c_master_inst|process_0~6_combout ) # (\i2c_master_inst|Add0~12_combout )) # (!\i2c_master_inst|Add0~10_combout ))

	.dataa(\i2c_master_inst|Equal0~1_combout ),
	.datab(\i2c_master_inst|Add0~10_combout ),
	.datac(\i2c_master_inst|process_0~6_combout ),
	.datad(\i2c_master_inst|Add0~12_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|process_0~7_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|process_0~7 .lut_mask = 16'hFFFB;
defparam \i2c_master_inst|process_0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N8
cycloneii_lcell_comb \i2c_master_inst|data_clk~0 (
// Equation(s):
// \i2c_master_inst|data_clk~0_combout  = (!\i2c_master_inst|LessThan0~1_combout  & ((!\i2c_master_inst|process_0~7_combout ) # (!\i2c_master_inst|process_0~4_combout )))

	.dataa(vcc),
	.datab(\i2c_master_inst|process_0~4_combout ),
	.datac(\i2c_master_inst|LessThan0~1_combout ),
	.datad(\i2c_master_inst|process_0~7_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|data_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_clk~0 .lut_mask = 16'h030F;
defparam \i2c_master_inst|data_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y6_N9
cycloneii_lcell_ff \i2c_master_inst|data_clk (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|data_clk~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_clk~regout ));

// Location: LCFF_X9_Y6_N23
cycloneii_lcell_ff \i2c_master_inst|data_clk_prev (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|data_clk~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_clk_prev~regout ));

// Location: LCCOMB_X12_Y6_N24
cycloneii_lcell_comb \i2c_master_inst|process_1~0 (
// Equation(s):
// \i2c_master_inst|process_1~0_combout  = (\i2c_master_inst|data_clk~regout  & !\i2c_master_inst|data_clk_prev~regout )

	.dataa(vcc),
	.datab(\i2c_master_inst|data_clk~regout ),
	.datac(vcc),
	.datad(\i2c_master_inst|data_clk_prev~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|process_1~0 .lut_mask = 16'h00CC;
defparam \i2c_master_inst|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N0
cycloneii_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (\fsm:busy_count[0]~regout  & (\fsm~0_combout  $ (VCC))) # (!\fsm:busy_count[0]~regout  & (\fsm~0_combout  & VCC))
// \Add0~1  = CARRY((\fsm:busy_count[0]~regout  & \fsm~0_combout ))

	.dataa(\fsm:busy_count[0]~regout ),
	.datab(\fsm~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h6688;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N12
cycloneii_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = (!\Add0~0_combout  & (\Add0~4_combout  & !\Add0~2_combout ))

	.dataa(vcc),
	.datab(\Add0~0_combout ),
	.datac(\Add0~4_combout ),
	.datad(\Add0~2_combout ),
	.cin(gnd),
	.combout(\Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~0 .lut_mask = 16'h0030;
defparam \Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N28
cycloneii_lcell_comb \current_state~11 (
// Equation(s):
// \current_state~11_combout  = (\current_state.send_config_t~regout  & (((!\Equal0~9_combout ) # (!\Equal4~0_combout )) # (!\i2c_master_inst|busy~regout )))

	.dataa(\i2c_master_inst|busy~regout ),
	.datab(\Equal4~0_combout ),
	.datac(\current_state.send_config_t~regout ),
	.datad(\Equal0~9_combout ),
	.cin(gnd),
	.combout(\current_state~11_combout ),
	.cout());
// synopsys translate_off
defparam \current_state~11 .lut_mask = 16'h70F0;
defparam \current_state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ask_for_position~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ask_for_position~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ask_for_position));
// synopsys translate_off
defparam \ask_for_position~I .input_async_reset = "none";
defparam \ask_for_position~I .input_power_up = "low";
defparam \ask_for_position~I .input_register_mode = "none";
defparam \ask_for_position~I .input_sync_reset = "none";
defparam \ask_for_position~I .oe_async_reset = "none";
defparam \ask_for_position~I .oe_power_up = "low";
defparam \ask_for_position~I .oe_register_mode = "none";
defparam \ask_for_position~I .oe_sync_reset = "none";
defparam \ask_for_position~I .operation_mode = "input";
defparam \ask_for_position~I .output_async_reset = "none";
defparam \ask_for_position~I .output_power_up = "low";
defparam \ask_for_position~I .output_register_mode = "none";
defparam \ask_for_position~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X12_Y5_N29
cycloneii_lcell_ff \current_state.send_config_t (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\current_state~11_combout ),
	.sdata(\ask_for_position~combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\current_state.init~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\current_state.send_config_t~regout ));

// Location: LCCOMB_X12_Y5_N2
cycloneii_lcell_comb \current_state~10 (
// Equation(s):
// \current_state~10_combout  = ((!\Equal0~9_combout ) # (!\Equal4~0_combout )) # (!\i2c_master_inst|busy~regout )

	.dataa(\i2c_master_inst|busy~regout ),
	.datab(vcc),
	.datac(\Equal4~0_combout ),
	.datad(\Equal0~9_combout ),
	.cin(gnd),
	.combout(\current_state~10_combout ),
	.cout());
// synopsys translate_off
defparam \current_state~10 .lut_mask = 16'h5FFF;
defparam \current_state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N12
cycloneii_lcell_comb \current_state.get_result_t~0 (
// Equation(s):
// \current_state.get_result_t~0_combout  = (\current_state~10_combout  & ((\current_state.get_result_t~regout ))) # (!\current_state~10_combout  & (\current_state.send_config_t~regout ))

	.dataa(vcc),
	.datab(\current_state.send_config_t~regout ),
	.datac(\current_state.get_result_t~regout ),
	.datad(\current_state~10_combout ),
	.cin(gnd),
	.combout(\current_state.get_result_t~0_combout ),
	.cout());
// synopsys translate_off
defparam \current_state.get_result_t~0 .lut_mask = 16'hF0CC;
defparam \current_state.get_result_t~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y5_N13
cycloneii_lcell_ff \current_state.get_result_t (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\current_state.get_result_t~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\current_state.get_result_t~regout ));

// Location: LCCOMB_X12_Y5_N24
cycloneii_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = (\ask_for_position~combout  & (((\current_state~10_combout )) # (!\current_state.get_result_t~regout ))) # (!\ask_for_position~combout  & (\current_state.init~regout  & ((\current_state~10_combout ) # 
// (!\current_state.get_result_t~regout ))))

	.dataa(\ask_for_position~combout ),
	.datab(\current_state.get_result_t~regout ),
	.datac(\current_state.init~regout ),
	.datad(\current_state~10_combout ),
	.cin(gnd),
	.combout(\Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~0 .lut_mask = 16'hFA32;
defparam \Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y5_N25
cycloneii_lcell_ff \current_state.init (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Selector14~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\current_state.init~regout ));

// Location: LCFF_X10_Y7_N31
cycloneii_lcell_ff \fsm:busy_count[31] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~62_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.init~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_count[31]~regout ));

// Location: LCCOMB_X10_Y8_N12
cycloneii_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (\fsm:busy_count[6]~regout  & (\Add0~11  $ (GND))) # (!\fsm:busy_count[6]~regout  & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((\fsm:busy_count[6]~regout  & !\Add0~11 ))

	.dataa(\fsm:busy_count[6]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hA50A;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N14
cycloneii_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (\fsm:busy_count[7]~regout  & (!\Add0~13 )) # (!\fsm:busy_count[7]~regout  & ((\Add0~13 ) # (GND)))
// \Add0~15  = CARRY((!\Add0~13 ) # (!\fsm:busy_count[7]~regout ))

	.dataa(vcc),
	.datab(\fsm:busy_count[7]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h3C3F;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X10_Y8_N15
cycloneii_lcell_ff \fsm:busy_count[7] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~14_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.init~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_count[7]~regout ));

// Location: LCCOMB_X10_Y8_N18
cycloneii_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (\fsm:busy_count[9]~regout  & (!\Add0~17 )) # (!\fsm:busy_count[9]~regout  & ((\Add0~17 ) # (GND)))
// \Add0~19  = CARRY((!\Add0~17 ) # (!\fsm:busy_count[9]~regout ))

	.dataa(vcc),
	.datab(\fsm:busy_count[9]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h3C3F;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X10_Y8_N19
cycloneii_lcell_ff \fsm:busy_count[9] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~18_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.init~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_count[9]~regout ));

// Location: LCCOMB_X10_Y8_N22
cycloneii_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (\fsm:busy_count[11]~regout  & (!\Add0~21 )) # (!\fsm:busy_count[11]~regout  & ((\Add0~21 ) # (GND)))
// \Add0~23  = CARRY((!\Add0~21 ) # (!\fsm:busy_count[11]~regout ))

	.dataa(vcc),
	.datab(\fsm:busy_count[11]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'h3C3F;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X10_Y8_N23
cycloneii_lcell_ff \fsm:busy_count[11] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~22_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.init~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_count[11]~regout ));

// Location: LCCOMB_X10_Y8_N24
cycloneii_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (\fsm:busy_count[12]~regout  & (\Add0~23  $ (GND))) # (!\fsm:busy_count[12]~regout  & (!\Add0~23  & VCC))
// \Add0~25  = CARRY((\fsm:busy_count[12]~regout  & !\Add0~23 ))

	.dataa(\fsm:busy_count[12]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'hA50A;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N26
cycloneii_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (\fsm:busy_count[13]~regout  & (!\Add0~25 )) # (!\fsm:busy_count[13]~regout  & ((\Add0~25 ) # (GND)))
// \Add0~27  = CARRY((!\Add0~25 ) # (!\fsm:busy_count[13]~regout ))

	.dataa(vcc),
	.datab(\fsm:busy_count[13]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'h3C3F;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X10_Y8_N27
cycloneii_lcell_ff \fsm:busy_count[13] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~26_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.init~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_count[13]~regout ));

// Location: LCCOMB_X10_Y8_N28
cycloneii_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = (\fsm:busy_count[14]~regout  & (\Add0~27  $ (GND))) # (!\fsm:busy_count[14]~regout  & (!\Add0~27  & VCC))
// \Add0~29  = CARRY((\fsm:busy_count[14]~regout  & !\Add0~27 ))

	.dataa(vcc),
	.datab(\fsm:busy_count[14]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout(\Add0~29 ));
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'hC30C;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X10_Y8_N29
cycloneii_lcell_ff \fsm:busy_count[14] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~28_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.init~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_count[14]~regout ));

// Location: LCCOMB_X10_Y8_N30
cycloneii_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (\fsm:busy_count[15]~regout  & (!\Add0~29 )) # (!\fsm:busy_count[15]~regout  & ((\Add0~29 ) # (GND)))
// \Add0~31  = CARRY((!\Add0~29 ) # (!\fsm:busy_count[15]~regout ))

	.dataa(vcc),
	.datab(\fsm:busy_count[15]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~29 ),
	.combout(\Add0~30_combout ),
	.cout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'h3C3F;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X10_Y8_N31
cycloneii_lcell_ff \fsm:busy_count[15] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~30_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.init~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_count[15]~regout ));

// Location: LCCOMB_X10_Y7_N0
cycloneii_lcell_comb \Add0~32 (
// Equation(s):
// \Add0~32_combout  = (\fsm:busy_count[16]~regout  & (\Add0~31  $ (GND))) # (!\fsm:busy_count[16]~regout  & (!\Add0~31  & VCC))
// \Add0~33  = CARRY((\fsm:busy_count[16]~regout  & !\Add0~31 ))

	.dataa(vcc),
	.datab(\fsm:busy_count[16]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~31 ),
	.combout(\Add0~32_combout ),
	.cout(\Add0~33 ));
// synopsys translate_off
defparam \Add0~32 .lut_mask = 16'hC30C;
defparam \Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X10_Y7_N1
cycloneii_lcell_ff \fsm:busy_count[16] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~32_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.init~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_count[16]~regout ));

// Location: LCCOMB_X10_Y7_N2
cycloneii_lcell_comb \Add0~34 (
// Equation(s):
// \Add0~34_combout  = (\fsm:busy_count[17]~regout  & (!\Add0~33 )) # (!\fsm:busy_count[17]~regout  & ((\Add0~33 ) # (GND)))
// \Add0~35  = CARRY((!\Add0~33 ) # (!\fsm:busy_count[17]~regout ))

	.dataa(vcc),
	.datab(\fsm:busy_count[17]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~33 ),
	.combout(\Add0~34_combout ),
	.cout(\Add0~35 ));
// synopsys translate_off
defparam \Add0~34 .lut_mask = 16'h3C3F;
defparam \Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X10_Y7_N3
cycloneii_lcell_ff \fsm:busy_count[17] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~34_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.init~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_count[17]~regout ));

// Location: LCCOMB_X10_Y7_N4
cycloneii_lcell_comb \Add0~36 (
// Equation(s):
// \Add0~36_combout  = (\fsm:busy_count[18]~regout  & (\Add0~35  $ (GND))) # (!\fsm:busy_count[18]~regout  & (!\Add0~35  & VCC))
// \Add0~37  = CARRY((\fsm:busy_count[18]~regout  & !\Add0~35 ))

	.dataa(vcc),
	.datab(\fsm:busy_count[18]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~35 ),
	.combout(\Add0~36_combout ),
	.cout(\Add0~37 ));
// synopsys translate_off
defparam \Add0~36 .lut_mask = 16'hC30C;
defparam \Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X10_Y7_N5
cycloneii_lcell_ff \fsm:busy_count[18] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~36_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.init~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_count[18]~regout ));

// Location: LCCOMB_X10_Y7_N8
cycloneii_lcell_comb \Add0~40 (
// Equation(s):
// \Add0~40_combout  = (\fsm:busy_count[20]~regout  & (\Add0~39  $ (GND))) # (!\fsm:busy_count[20]~regout  & (!\Add0~39  & VCC))
// \Add0~41  = CARRY((\fsm:busy_count[20]~regout  & !\Add0~39 ))

	.dataa(vcc),
	.datab(\fsm:busy_count[20]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~39 ),
	.combout(\Add0~40_combout ),
	.cout(\Add0~41 ));
// synopsys translate_off
defparam \Add0~40 .lut_mask = 16'hC30C;
defparam \Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X10_Y7_N9
cycloneii_lcell_ff \fsm:busy_count[20] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~40_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.init~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_count[20]~regout ));

// Location: LCCOMB_X10_Y7_N10
cycloneii_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_combout  = (\fsm:busy_count[21]~regout  & (!\Add0~41 )) # (!\fsm:busy_count[21]~regout  & ((\Add0~41 ) # (GND)))
// \Add0~43  = CARRY((!\Add0~41 ) # (!\fsm:busy_count[21]~regout ))

	.dataa(\fsm:busy_count[21]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~41 ),
	.combout(\Add0~42_combout ),
	.cout(\Add0~43 ));
// synopsys translate_off
defparam \Add0~42 .lut_mask = 16'h5A5F;
defparam \Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N12
cycloneii_lcell_comb \Add0~44 (
// Equation(s):
// \Add0~44_combout  = (\fsm:busy_count[22]~regout  & (\Add0~43  $ (GND))) # (!\fsm:busy_count[22]~regout  & (!\Add0~43  & VCC))
// \Add0~45  = CARRY((\fsm:busy_count[22]~regout  & !\Add0~43 ))

	.dataa(\fsm:busy_count[22]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~43 ),
	.combout(\Add0~44_combout ),
	.cout(\Add0~45 ));
// synopsys translate_off
defparam \Add0~44 .lut_mask = 16'hA50A;
defparam \Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N14
cycloneii_lcell_comb \Add0~46 (
// Equation(s):
// \Add0~46_combout  = (\fsm:busy_count[23]~regout  & (!\Add0~45 )) # (!\fsm:busy_count[23]~regout  & ((\Add0~45 ) # (GND)))
// \Add0~47  = CARRY((!\Add0~45 ) # (!\fsm:busy_count[23]~regout ))

	.dataa(vcc),
	.datab(\fsm:busy_count[23]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~45 ),
	.combout(\Add0~46_combout ),
	.cout(\Add0~47 ));
// synopsys translate_off
defparam \Add0~46 .lut_mask = 16'h3C3F;
defparam \Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X10_Y7_N15
cycloneii_lcell_ff \fsm:busy_count[23] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~46_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.init~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_count[23]~regout ));

// Location: LCCOMB_X10_Y7_N16
cycloneii_lcell_comb \Add0~48 (
// Equation(s):
// \Add0~48_combout  = (\fsm:busy_count[24]~regout  & (\Add0~47  $ (GND))) # (!\fsm:busy_count[24]~regout  & (!\Add0~47  & VCC))
// \Add0~49  = CARRY((\fsm:busy_count[24]~regout  & !\Add0~47 ))

	.dataa(\fsm:busy_count[24]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~47 ),
	.combout(\Add0~48_combout ),
	.cout(\Add0~49 ));
// synopsys translate_off
defparam \Add0~48 .lut_mask = 16'hA50A;
defparam \Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N18
cycloneii_lcell_comb \Add0~50 (
// Equation(s):
// \Add0~50_combout  = (\fsm:busy_count[25]~regout  & (!\Add0~49 )) # (!\fsm:busy_count[25]~regout  & ((\Add0~49 ) # (GND)))
// \Add0~51  = CARRY((!\Add0~49 ) # (!\fsm:busy_count[25]~regout ))

	.dataa(vcc),
	.datab(\fsm:busy_count[25]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~49 ),
	.combout(\Add0~50_combout ),
	.cout(\Add0~51 ));
// synopsys translate_off
defparam \Add0~50 .lut_mask = 16'h3C3F;
defparam \Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X10_Y7_N19
cycloneii_lcell_ff \fsm:busy_count[25] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~50_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.init~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_count[25]~regout ));

// Location: LCCOMB_X10_Y7_N20
cycloneii_lcell_comb \Add0~52 (
// Equation(s):
// \Add0~52_combout  = (\fsm:busy_count[26]~regout  & (\Add0~51  $ (GND))) # (!\fsm:busy_count[26]~regout  & (!\Add0~51  & VCC))
// \Add0~53  = CARRY((\fsm:busy_count[26]~regout  & !\Add0~51 ))

	.dataa(\fsm:busy_count[26]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~51 ),
	.combout(\Add0~52_combout ),
	.cout(\Add0~53 ));
// synopsys translate_off
defparam \Add0~52 .lut_mask = 16'hA50A;
defparam \Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N22
cycloneii_lcell_comb \Add0~54 (
// Equation(s):
// \Add0~54_combout  = (\fsm:busy_count[27]~regout  & (!\Add0~53 )) # (!\fsm:busy_count[27]~regout  & ((\Add0~53 ) # (GND)))
// \Add0~55  = CARRY((!\Add0~53 ) # (!\fsm:busy_count[27]~regout ))

	.dataa(vcc),
	.datab(\fsm:busy_count[27]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~53 ),
	.combout(\Add0~54_combout ),
	.cout(\Add0~55 ));
// synopsys translate_off
defparam \Add0~54 .lut_mask = 16'h3C3F;
defparam \Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X10_Y7_N23
cycloneii_lcell_ff \fsm:busy_count[27] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~54_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.init~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_count[27]~regout ));

// Location: LCCOMB_X10_Y7_N26
cycloneii_lcell_comb \Add0~58 (
// Equation(s):
// \Add0~58_combout  = (\fsm:busy_count[29]~regout  & (!\Add0~57 )) # (!\fsm:busy_count[29]~regout  & ((\Add0~57 ) # (GND)))
// \Add0~59  = CARRY((!\Add0~57 ) # (!\fsm:busy_count[29]~regout ))

	.dataa(vcc),
	.datab(\fsm:busy_count[29]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~57 ),
	.combout(\Add0~58_combout ),
	.cout(\Add0~59 ));
// synopsys translate_off
defparam \Add0~58 .lut_mask = 16'h3C3F;
defparam \Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X10_Y7_N27
cycloneii_lcell_ff \fsm:busy_count[29] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~58_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.init~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_count[29]~regout ));

// Location: LCCOMB_X10_Y7_N28
cycloneii_lcell_comb \Add0~60 (
// Equation(s):
// \Add0~60_combout  = (\fsm:busy_count[30]~regout  & (\Add0~59  $ (GND))) # (!\fsm:busy_count[30]~regout  & (!\Add0~59  & VCC))
// \Add0~61  = CARRY((\fsm:busy_count[30]~regout  & !\Add0~59 ))

	.dataa(vcc),
	.datab(\fsm:busy_count[30]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~59 ),
	.combout(\Add0~60_combout ),
	.cout(\Add0~61 ));
// synopsys translate_off
defparam \Add0~60 .lut_mask = 16'hC30C;
defparam \Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X10_Y7_N29
cycloneii_lcell_ff \fsm:busy_count[30] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~60_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.init~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_count[30]~regout ));

// Location: LCCOMB_X10_Y7_N30
cycloneii_lcell_comb \Add0~62 (
// Equation(s):
// \Add0~62_combout  = \Add0~61  $ (\fsm:busy_count[31]~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\fsm:busy_count[31]~regout ),
	.cin(\Add0~61 ),
	.combout(\Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~62 .lut_mask = 16'h0FF0;
defparam \Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N14
cycloneii_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (!\Add0~38_combout  & (!\Add0~40_combout  & (!\Add0~42_combout  & !\Add0~44_combout )))

	.dataa(\Add0~38_combout ),
	.datab(\Add0~40_combout ),
	.datac(\Add0~42_combout ),
	.datad(\Add0~44_combout ),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h0001;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N28
cycloneii_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (!\Add0~46_combout  & !\Add0~48_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~46_combout ),
	.datad(\Add0~48_combout ),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h000F;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N10
cycloneii_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (!\Add0~50_combout  & (!\Add0~52_combout  & (\Equal0~5_combout  & \Equal0~6_combout )))

	.dataa(\Add0~50_combout ),
	.datab(\Add0~52_combout ),
	.datac(\Equal0~5_combout ),
	.datad(\Equal0~6_combout ),
	.cin(gnd),
	.combout(\Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = 16'h1000;
defparam \Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N28
cycloneii_lcell_comb \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = (\Equal0~8_combout  & (\Equal0~4_combout  & (!\Add0~62_combout  & \Equal0~7_combout )))

	.dataa(\Equal0~8_combout ),
	.datab(\Equal0~4_combout ),
	.datac(\Add0~62_combout ),
	.datad(\Equal0~7_combout ),
	.cin(gnd),
	.combout(\Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~9 .lut_mask = 16'h0800;
defparam \Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N28
cycloneii_lcell_comb WideNor0(
// Equation(s):
// \WideNor0~combout  = (\Equal0~9_combout  & (((!\Add0~0_combout  & !\Add0~2_combout )) # (!\Add0~4_combout )))

	.dataa(\Add0~0_combout ),
	.datab(\Add0~2_combout ),
	.datac(\Add0~4_combout ),
	.datad(\Equal0~9_combout ),
	.cin(gnd),
	.combout(\WideNor0~combout ),
	.cout());
// synopsys translate_off
defparam WideNor0.lut_mask = 16'h1F00;
defparam WideNor0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N26
cycloneii_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (!\Add0~4_combout  & (\Add0~0_combout  & !\Add0~62_combout ))

	.dataa(\Add0~4_combout ),
	.datab(vcc),
	.datac(\Add0~0_combout ),
	.datad(\Add0~62_combout ),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0050;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N6
cycloneii_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = (!\Add0~56_combout  & (!\Add0~54_combout  & (!\Add0~60_combout  & !\Add0~58_combout )))

	.dataa(\Add0~56_combout ),
	.datab(\Add0~54_combout ),
	.datac(\Add0~60_combout ),
	.datad(\Add0~58_combout ),
	.cin(gnd),
	.combout(\Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~8 .lut_mask = 16'h0001;
defparam \Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N20
cycloneii_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (\Equal0~7_combout  & (\Equal1~0_combout  & (\Equal0~4_combout  & \Equal0~8_combout )))

	.dataa(\Equal0~7_combout ),
	.datab(\Equal1~0_combout ),
	.datac(\Equal0~4_combout ),
	.datad(\Equal0~8_combout ),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'h8000;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N28
cycloneii_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = (\Equal2~0_combout  & (\Equal0~8_combout  & (\Equal0~4_combout  & \Equal0~7_combout )))

	.dataa(\Equal2~0_combout ),
	.datab(\Equal0~8_combout ),
	.datac(\Equal0~4_combout ),
	.datad(\Equal0~7_combout ),
	.cin(gnd),
	.combout(\Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~1 .lut_mask = 16'h8000;
defparam \Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N26
cycloneii_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\i2c_ena~regout  & ((\Equal1~1_combout ) # (\Equal2~1_combout )))

	.dataa(\i2c_ena~regout ),
	.datab(vcc),
	.datac(\Equal1~1_combout ),
	.datad(\Equal2~1_combout ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hAAA0;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N24
cycloneii_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (\Equal0~10_combout ) # ((\Selector0~0_combout ) # ((!\WideNor0~combout  & \i2c_ena~regout )))

	.dataa(\Equal0~10_combout ),
	.datab(\WideNor0~combout ),
	.datac(\i2c_ena~regout ),
	.datad(\Selector0~0_combout ),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'hFFBA;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y5_N25
cycloneii_lcell_ff i2c_ena(
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Selector0~1_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.init~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_ena~regout ));

// Location: LCCOMB_X9_Y8_N6
cycloneii_lcell_comb \i2c_master_inst|Selector17~0 (
// Equation(s):
// \i2c_master_inst|Selector17~0_combout  = (!\i2c_master_inst|state.stop~regout  & ((\i2c_master_inst|state.ready~regout ) # (\i2c_ena~regout )))

	.dataa(vcc),
	.datab(\i2c_master_inst|state.stop~regout ),
	.datac(\i2c_master_inst|state.ready~regout ),
	.datad(\i2c_ena~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector17~0 .lut_mask = 16'h3330;
defparam \i2c_master_inst|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y8_N7
cycloneii_lcell_ff \i2c_master_inst|state.ready (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|Selector17~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|state.ready~regout ));

// Location: LCCOMB_X9_Y8_N24
cycloneii_lcell_comb \i2c_master_inst|Selector0~1 (
// Equation(s):
// \i2c_master_inst|Selector0~1_combout  = (\i2c_master_inst|state.wr~regout ) # ((\i2c_master_inst|state.rd~regout ) # ((\i2c_ena~regout  & !\i2c_master_inst|state.ready~regout )))

	.dataa(\i2c_master_inst|state.wr~regout ),
	.datab(\i2c_ena~regout ),
	.datac(\i2c_master_inst|state.rd~regout ),
	.datad(\i2c_master_inst|state.ready~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector0~1 .lut_mask = 16'hFAFE;
defparam \i2c_master_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N4
cycloneii_lcell_comb \i2c_master_inst|Selector18~0 (
// Equation(s):
// \i2c_master_inst|Selector18~0_combout  = (\i2c_master_inst|state.mstr_ack~regout  & ((\i2c_rw~regout  $ (\i2c_master_inst|addr_rw [0])))) # (!\i2c_master_inst|state.mstr_ack~regout  & (\i2c_master_inst|state.slv_ack2~regout  & (\i2c_rw~regout  $ 
// (\i2c_master_inst|addr_rw [0]))))

	.dataa(\i2c_master_inst|state.mstr_ack~regout ),
	.datab(\i2c_master_inst|state.slv_ack2~regout ),
	.datac(\i2c_rw~regout ),
	.datad(\i2c_master_inst|addr_rw [0]),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector18~0 .lut_mask = 16'h0EE0;
defparam \i2c_master_inst|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N10
cycloneii_lcell_comb \i2c_master_inst|Selector18~1 (
// Equation(s):
// \i2c_master_inst|Selector18~1_combout  = (\i2c_ena~regout  & ((\i2c_master_inst|Selector18~0_combout ) # (!\i2c_master_inst|state.ready~regout )))

	.dataa(\i2c_master_inst|state.ready~regout ),
	.datab(vcc),
	.datac(\i2c_master_inst|Selector18~0_combout ),
	.datad(\i2c_ena~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector18~1 .lut_mask = 16'hF500;
defparam \i2c_master_inst|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y8_N11
cycloneii_lcell_ff \i2c_master_inst|state.start (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|Selector18~1_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|state.start~regout ));

// Location: LCCOMB_X9_Y8_N2
cycloneii_lcell_comb \i2c_master_inst|Selector0~2 (
// Equation(s):
// \i2c_master_inst|Selector0~2_combout  = (!\i2c_master_inst|Selector0~0_combout  & (!\i2c_master_inst|Selector0~1_combout  & !\i2c_master_inst|state.start~regout ))

	.dataa(\i2c_master_inst|Selector0~0_combout ),
	.datab(vcc),
	.datac(\i2c_master_inst|Selector0~1_combout ),
	.datad(\i2c_master_inst|state.start~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector0~2 .lut_mask = 16'h0005;
defparam \i2c_master_inst|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y8_N3
cycloneii_lcell_ff \i2c_master_inst|busy (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|Selector0~2_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|busy~regout ));

// Location: LCCOMB_X9_Y8_N14
cycloneii_lcell_comb \busy_prev~1 (
// Equation(s):
// \busy_prev~1_combout  = !\i2c_master_inst|busy~regout 

	.dataa(vcc),
	.datab(\i2c_master_inst|busy~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\busy_prev~1_combout ),
	.cout());
// synopsys translate_off
defparam \busy_prev~1 .lut_mask = 16'h3333;
defparam \busy_prev~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N30
cycloneii_lcell_comb \busy_prev~0 (
// Equation(s):
// \busy_prev~0_combout  = (\current_state.init~regout  & !\reset~combout )

	.dataa(\current_state.init~regout ),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\busy_prev~0_combout ),
	.cout());
// synopsys translate_off
defparam \busy_prev~0 .lut_mask = 16'h0A0A;
defparam \busy_prev~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y8_N29
cycloneii_lcell_ff busy_prev(
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\busy_prev~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\busy_prev~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\busy_prev~regout ));

// Location: LCCOMB_X9_Y8_N28
cycloneii_lcell_comb \fsm~0 (
// Equation(s):
// \fsm~0_combout  = (!\busy_prev~regout  & !\i2c_master_inst|busy~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\busy_prev~regout ),
	.datad(\i2c_master_inst|busy~regout ),
	.cin(gnd),
	.combout(\fsm~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsm~0 .lut_mask = 16'h000F;
defparam \fsm~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N2
cycloneii_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (\fsm:busy_count[1]~regout  & (!\Add0~1 )) # (!\fsm:busy_count[1]~regout  & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!\fsm:busy_count[1]~regout ))

	.dataa(vcc),
	.datab(\fsm:busy_count[1]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h3C3F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X10_Y8_N3
cycloneii_lcell_ff \fsm:busy_count[1] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~2_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.init~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_count[1]~regout ));

// Location: LCCOMB_X10_Y8_N4
cycloneii_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (\fsm:busy_count[2]~regout  & (\Add0~3  $ (GND))) # (!\fsm:busy_count[2]~regout  & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((\fsm:busy_count[2]~regout  & !\Add0~3 ))

	.dataa(vcc),
	.datab(\fsm:busy_count[2]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hC30C;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N16
cycloneii_lcell_comb \Selector46~0 (
// Equation(s):
// \Selector46~0_combout  = (\Add0~4_combout  & (((!\Equal4~0_combout ) # (!\Equal0~9_combout )) # (!\i2c_master_inst|busy~regout )))

	.dataa(\i2c_master_inst|busy~regout ),
	.datab(\Add0~4_combout ),
	.datac(\Equal0~9_combout ),
	.datad(\Equal4~0_combout ),
	.cin(gnd),
	.combout(\Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector46~0 .lut_mask = 16'h4CCC;
defparam \Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y8_N17
cycloneii_lcell_ff \fsm:busy_count[2] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Selector46~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.init~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_count[2]~regout ));

// Location: LCCOMB_X10_Y8_N6
cycloneii_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (\fsm:busy_count[3]~regout  & (!\Add0~5 )) # (!\fsm:busy_count[3]~regout  & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!\fsm:busy_count[3]~regout ))

	.dataa(\fsm:busy_count[3]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h5A5F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N8
cycloneii_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (\fsm:busy_count[4]~regout  & (\Add0~7  $ (GND))) # (!\fsm:busy_count[4]~regout  & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((\fsm:busy_count[4]~regout  & !\Add0~7 ))

	.dataa(vcc),
	.datab(\fsm:busy_count[4]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hC30C;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X10_Y8_N9
cycloneii_lcell_ff \fsm:busy_count[4] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~8_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.init~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_count[4]~regout ));

// Location: LCCOMB_X10_Y8_N10
cycloneii_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (\fsm:busy_count[5]~regout  & (!\Add0~9 )) # (!\fsm:busy_count[5]~regout  & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!\fsm:busy_count[5]~regout ))

	.dataa(\fsm:busy_count[5]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h5A5F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N14
cycloneii_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!\Add0~8_combout  & (!\Add0~12_combout  & (!\Add0~6_combout  & !\Add0~10_combout )))

	.dataa(\Add0~8_combout ),
	.datab(\Add0~12_combout ),
	.datac(\Add0~6_combout ),
	.datad(\Add0~10_combout ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N30
cycloneii_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!\Add0~26_combout  & (!\Add0~24_combout  & (!\Add0~22_combout  & !\Add0~28_combout )))

	.dataa(\Add0~26_combout ),
	.datab(\Add0~24_combout ),
	.datac(\Add0~22_combout ),
	.datad(\Add0~28_combout ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0001;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N4
cycloneii_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (!\Add0~34_combout  & (!\Add0~32_combout  & (!\Add0~30_combout  & !\Add0~36_combout )))

	.dataa(\Add0~34_combout ),
	.datab(\Add0~32_combout ),
	.datac(\Add0~30_combout ),
	.datad(\Add0~36_combout ),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h0001;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N0
cycloneii_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~1_combout  & (\Equal0~0_combout  & (\Equal0~2_combout  & \Equal0~3_combout )))

	.dataa(\Equal0~1_combout ),
	.datab(\Equal0~0_combout ),
	.datac(\Equal0~2_combout ),
	.datad(\Equal0~3_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N12
cycloneii_lcell_comb \i2c_rw~2 (
// Equation(s):
// \i2c_rw~2_combout  = (!\Add0~4_combout  & !\Add0~62_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~4_combout ),
	.datad(\Add0~62_combout ),
	.cin(gnd),
	.combout(\i2c_rw~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_rw~2 .lut_mask = 16'h000F;
defparam \i2c_rw~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N22
cycloneii_lcell_comb \i2c_rw~3 (
// Equation(s):
// \i2c_rw~3_combout  = (\Equal0~8_combout  & (\Equal0~4_combout  & (\Equal0~7_combout  & \i2c_rw~2_combout )))

	.dataa(\Equal0~8_combout ),
	.datab(\Equal0~4_combout ),
	.datac(\Equal0~7_combout ),
	.datad(\i2c_rw~2_combout ),
	.cin(gnd),
	.combout(\i2c_rw~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_rw~3 .lut_mask = 16'h8000;
defparam \i2c_rw~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N18
cycloneii_lcell_comb \i2c_rw~5 (
// Equation(s):
// \i2c_rw~5_combout  = (\current_state.get_result_t~regout  & (!\reset~combout  & (\Equal1~1_combout  & \current_state.init~regout )))

	.dataa(\current_state.get_result_t~regout ),
	.datab(\reset~combout ),
	.datac(\Equal1~1_combout ),
	.datad(\current_state.init~regout ),
	.cin(gnd),
	.combout(\i2c_rw~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_rw~5 .lut_mask = 16'h2000;
defparam \i2c_rw~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N0
cycloneii_lcell_comb \i2c_rw~4 (
// Equation(s):
// \i2c_rw~4_combout  = (\i2c_rw~5_combout ) # ((\i2c_rw~regout  & ((!\i2c_rw~3_combout ) # (!\busy_prev~0_combout ))))

	.dataa(\busy_prev~0_combout ),
	.datab(\i2c_rw~3_combout ),
	.datac(\i2c_rw~regout ),
	.datad(\i2c_rw~5_combout ),
	.cin(gnd),
	.combout(\i2c_rw~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_rw~4 .lut_mask = 16'hFF70;
defparam \i2c_rw~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y5_N1
cycloneii_lcell_ff i2c_rw(
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_rw~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_rw~regout ));

// Location: LCCOMB_X12_Y6_N28
cycloneii_lcell_comb \i2c_master_inst|Selector25~0 (
// Equation(s):
// \i2c_master_inst|Selector25~0_combout  = \i2c_master_inst|bit_cnt [0] $ (\i2c_master_inst|bit_cnt [1])

	.dataa(\i2c_master_inst|bit_cnt [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_master_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector25~0 .lut_mask = 16'h55AA;
defparam \i2c_master_inst|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y6_N11
cycloneii_lcell_ff \i2c_master_inst|bit_cnt[1] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|Selector25~0_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_master_inst|bit_cnt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|bit_cnt [1]));

// Location: LCCOMB_X12_Y6_N18
cycloneii_lcell_comb \i2c_master_inst|Add1~0 (
// Equation(s):
// \i2c_master_inst|Add1~0_combout  = \i2c_master_inst|bit_cnt [2] $ (((\i2c_master_inst|bit_cnt [0] & \i2c_master_inst|bit_cnt [1])))

	.dataa(\i2c_master_inst|bit_cnt [2]),
	.datab(vcc),
	.datac(\i2c_master_inst|bit_cnt [0]),
	.datad(\i2c_master_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\i2c_master_inst|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Add1~0 .lut_mask = 16'h5AAA;
defparam \i2c_master_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y6_N25
cycloneii_lcell_ff \i2c_master_inst|bit_cnt[2] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|Add1~0_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_master_inst|bit_cnt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|bit_cnt [2]));

// Location: LCCOMB_X12_Y6_N10
cycloneii_lcell_comb \i2c_master_inst|data_rd[0]~2 (
// Equation(s):
// \i2c_master_inst|data_rd[0]~2_combout  = (\i2c_master_inst|bit_cnt [0] & (\i2c_master_inst|state.rd~regout  & (\i2c_master_inst|bit_cnt [1] & \i2c_master_inst|bit_cnt [2])))

	.dataa(\i2c_master_inst|bit_cnt [0]),
	.datab(\i2c_master_inst|state.rd~regout ),
	.datac(\i2c_master_inst|bit_cnt [1]),
	.datad(\i2c_master_inst|bit_cnt [2]),
	.cin(gnd),
	.combout(\i2c_master_inst|data_rd[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_rd[0]~2 .lut_mask = 16'h8000;
defparam \i2c_master_inst|data_rd[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y6_N29
cycloneii_lcell_ff \i2c_master_inst|state.mstr_ack (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|data_rd[0]~2_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_master_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|state.mstr_ack~regout ));

// Location: LCCOMB_X12_Y8_N8
cycloneii_lcell_comb \i2c_master_inst|addr_rw[0]~2 (
// Equation(s):
// \i2c_master_inst|addr_rw[0]~2_combout  = (\i2c_ena~regout  & (((\i2c_master_inst|state.mstr_ack~regout ) # (\i2c_master_inst|state.slv_ack2~regout )) # (!\i2c_master_inst|state.ready~regout )))

	.dataa(\i2c_master_inst|state.ready~regout ),
	.datab(\i2c_master_inst|state.mstr_ack~regout ),
	.datac(\i2c_master_inst|state.slv_ack2~regout ),
	.datad(\i2c_ena~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|addr_rw[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|addr_rw[0]~2 .lut_mask = 16'hFD00;
defparam \i2c_master_inst|addr_rw[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N22
cycloneii_lcell_comb \i2c_master_inst|addr_rw[0]~3 (
// Equation(s):
// \i2c_master_inst|addr_rw[0]~3_combout  = (!\reset~combout  & (!\i2c_master_inst|data_clk_prev~regout  & (\i2c_master_inst|data_clk~regout  & \i2c_master_inst|addr_rw[0]~2_combout )))

	.dataa(\reset~combout ),
	.datab(\i2c_master_inst|data_clk_prev~regout ),
	.datac(\i2c_master_inst|data_clk~regout ),
	.datad(\i2c_master_inst|addr_rw[0]~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|addr_rw[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|addr_rw[0]~3 .lut_mask = 16'h1000;
defparam \i2c_master_inst|addr_rw[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y5_N19
cycloneii_lcell_ff \i2c_master_inst|addr_rw[0] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_rw~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_master_inst|addr_rw[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|addr_rw [0]));

// Location: LCCOMB_X9_Y8_N22
cycloneii_lcell_comb \i2c_master_inst|Selector21~0 (
// Equation(s):
// \i2c_master_inst|Selector21~0_combout  = (\i2c_master_inst|state.mstr_ack~regout  & (\i2c_ena~regout  & (\i2c_master_inst|addr_rw [0] $ (!\i2c_rw~regout ))))

	.dataa(\i2c_master_inst|addr_rw [0]),
	.datab(\i2c_rw~regout ),
	.datac(\i2c_master_inst|state.mstr_ack~regout ),
	.datad(\i2c_ena~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector21~0 .lut_mask = 16'h9000;
defparam \i2c_master_inst|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N20
cycloneii_lcell_comb \i2c_master_inst|Selector21~1 (
// Equation(s):
// \i2c_master_inst|Selector21~1_combout  = (\i2c_master_inst|state.rd~regout  & (((!\i2c_master_inst|bit_cnt [0]) # (!\i2c_master_inst|bit_cnt [2])) # (!\i2c_master_inst|bit_cnt [1])))

	.dataa(\i2c_master_inst|bit_cnt [1]),
	.datab(\i2c_master_inst|bit_cnt [2]),
	.datac(\i2c_master_inst|state.rd~regout ),
	.datad(\i2c_master_inst|bit_cnt [0]),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector21~1 .lut_mask = 16'h70F0;
defparam \i2c_master_inst|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N8
cycloneii_lcell_comb \i2c_master_inst|Selector21~2 (
// Equation(s):
// \i2c_master_inst|Selector21~2_combout  = (\i2c_master_inst|Selector21~0_combout ) # ((\i2c_master_inst|Selector21~1_combout ) # ((\i2c_master_inst|state.slv_ack1~regout  & \i2c_master_inst|addr_rw [0])))

	.dataa(\i2c_master_inst|state.slv_ack1~regout ),
	.datab(\i2c_master_inst|addr_rw [0]),
	.datac(\i2c_master_inst|Selector21~0_combout ),
	.datad(\i2c_master_inst|Selector21~1_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector21~2 .lut_mask = 16'hFFF8;
defparam \i2c_master_inst|Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y8_N9
cycloneii_lcell_ff \i2c_master_inst|state.rd (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|Selector21~2_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|state.rd~regout ));

// Location: LCCOMB_X13_Y5_N4
cycloneii_lcell_comb \i2c_master_inst|Equal1~0 (
// Equation(s):
// \i2c_master_inst|Equal1~0_combout  = (\i2c_master_inst|bit_cnt [1] & (\i2c_master_inst|bit_cnt [2] & \i2c_master_inst|bit_cnt [0]))

	.dataa(vcc),
	.datab(\i2c_master_inst|bit_cnt [1]),
	.datac(\i2c_master_inst|bit_cnt [2]),
	.datad(\i2c_master_inst|bit_cnt [0]),
	.cin(gnd),
	.combout(\i2c_master_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Equal1~0 .lut_mask = 16'hC000;
defparam \i2c_master_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N8
cycloneii_lcell_comb \i2c_master_inst|Selector19~0 (
// Equation(s):
// \i2c_master_inst|Selector19~0_combout  = (\i2c_master_inst|state.start~regout ) # ((\i2c_master_inst|state.command~regout  & !\i2c_master_inst|Equal1~0_combout ))

	.dataa(vcc),
	.datab(\i2c_master_inst|state.start~regout ),
	.datac(\i2c_master_inst|state.command~regout ),
	.datad(\i2c_master_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector19~0 .lut_mask = 16'hCCFC;
defparam \i2c_master_inst|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y6_N9
cycloneii_lcell_ff \i2c_master_inst|state.command (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|Selector19~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|state.command~regout ));

// Location: LCCOMB_X12_Y6_N4
cycloneii_lcell_comb \i2c_master_inst|bit_cnt[2]~0 (
// Equation(s):
// \i2c_master_inst|bit_cnt[2]~0_combout  = (\i2c_master_inst|process_1~0_combout  & ((\i2c_master_inst|state.wr~regout ) # ((\i2c_master_inst|state.rd~regout ) # (\i2c_master_inst|state.command~regout ))))

	.dataa(\i2c_master_inst|state.wr~regout ),
	.datab(\i2c_master_inst|process_1~0_combout ),
	.datac(\i2c_master_inst|state.rd~regout ),
	.datad(\i2c_master_inst|state.command~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|bit_cnt[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|bit_cnt[2]~0 .lut_mask = 16'hCCC8;
defparam \i2c_master_inst|bit_cnt[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y6_N17
cycloneii_lcell_ff \i2c_master_inst|bit_cnt[0] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|bit_cnt[0]~1_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|bit_cnt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|bit_cnt [0]));

// Location: LCCOMB_X12_Y6_N26
cycloneii_lcell_comb \i2c_master_inst|state~13 (
// Equation(s):
// \i2c_master_inst|state~13_combout  = (\i2c_master_inst|bit_cnt [0] & (\i2c_master_inst|bit_cnt [1] & (\i2c_master_inst|bit_cnt [2] & \i2c_master_inst|state.command~regout )))

	.dataa(\i2c_master_inst|bit_cnt [0]),
	.datab(\i2c_master_inst|bit_cnt [1]),
	.datac(\i2c_master_inst|bit_cnt [2]),
	.datad(\i2c_master_inst|state.command~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|state~13 .lut_mask = 16'h8000;
defparam \i2c_master_inst|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y6_N27
cycloneii_lcell_ff \i2c_master_inst|state.slv_ack1 (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|state~13_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|state.slv_ack1~regout ));

// Location: LCCOMB_X12_Y6_N30
cycloneii_lcell_comb \i2c_master_inst|Selector20~0 (
// Equation(s):
// \i2c_master_inst|Selector20~0_combout  = (\i2c_master_inst|state.wr~regout  & (((\i2c_master_inst|state.slv_ack1~regout  & !\i2c_master_inst|addr_rw [0])) # (!\i2c_master_inst|Equal1~0_combout ))) # (!\i2c_master_inst|state.wr~regout  & 
// (((\i2c_master_inst|state.slv_ack1~regout  & !\i2c_master_inst|addr_rw [0]))))

	.dataa(\i2c_master_inst|state.wr~regout ),
	.datab(\i2c_master_inst|Equal1~0_combout ),
	.datac(\i2c_master_inst|state.slv_ack1~regout ),
	.datad(\i2c_master_inst|addr_rw [0]),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector20~0 .lut_mask = 16'h22F2;
defparam \i2c_master_inst|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N6
cycloneii_lcell_comb \i2c_master_inst|Selector20~1 (
// Equation(s):
// \i2c_master_inst|Selector20~1_combout  = (\i2c_master_inst|Selector20~0_combout ) # ((!\i2c_master_inst|state~15_combout  & \i2c_master_inst|state.slv_ack2~regout ))

	.dataa(\i2c_master_inst|state~15_combout ),
	.datab(vcc),
	.datac(\i2c_master_inst|state.slv_ack2~regout ),
	.datad(\i2c_master_inst|Selector20~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector20~1 .lut_mask = 16'hFF50;
defparam \i2c_master_inst|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y6_N7
cycloneii_lcell_ff \i2c_master_inst|state.wr (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|Selector20~1_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|state.wr~regout ));

// Location: LCCOMB_X12_Y6_N14
cycloneii_lcell_comb \i2c_master_inst|state~14 (
// Equation(s):
// \i2c_master_inst|state~14_combout  = (\i2c_master_inst|bit_cnt [1] & (\i2c_master_inst|bit_cnt [0] & (\i2c_master_inst|bit_cnt [2] & \i2c_master_inst|state.wr~regout )))

	.dataa(\i2c_master_inst|bit_cnt [1]),
	.datab(\i2c_master_inst|bit_cnt [0]),
	.datac(\i2c_master_inst|bit_cnt [2]),
	.datad(\i2c_master_inst|state.wr~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|state~14 .lut_mask = 16'h8000;
defparam \i2c_master_inst|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y6_N15
cycloneii_lcell_ff \i2c_master_inst|state.slv_ack2 (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|state~14_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|state.slv_ack2~regout ));

// Location: LCCOMB_X12_Y8_N6
cycloneii_lcell_comb \i2c_master_inst|Selector22~0 (
// Equation(s):
// \i2c_master_inst|Selector22~0_combout  = (!\i2c_ena~regout  & ((\i2c_master_inst|state.slv_ack2~regout ) # (\i2c_master_inst|state.mstr_ack~regout )))

	.dataa(vcc),
	.datab(\i2c_master_inst|state.slv_ack2~regout ),
	.datac(\i2c_master_inst|state.mstr_ack~regout ),
	.datad(\i2c_ena~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector22~0 .lut_mask = 16'h00FC;
defparam \i2c_master_inst|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y8_N15
cycloneii_lcell_ff \i2c_master_inst|state.stop (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|Selector22~0_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_master_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|state.stop~regout ));

// Location: LCCOMB_X9_Y6_N12
cycloneii_lcell_comb \i2c_master_inst|scl_ena~0 (
// Equation(s):
// \i2c_master_inst|scl_ena~0_combout  = (\i2c_master_inst|Decoder0~9_combout  & ((\i2c_master_inst|state.start~regout ) # ((!\i2c_master_inst|state.stop~regout  & \i2c_master_inst|scl_ena~regout )))) # (!\i2c_master_inst|Decoder0~9_combout  & 
// (((\i2c_master_inst|scl_ena~regout ))))

	.dataa(\i2c_master_inst|Decoder0~9_combout ),
	.datab(\i2c_master_inst|state.stop~regout ),
	.datac(\i2c_master_inst|scl_ena~regout ),
	.datad(\i2c_master_inst|state.start~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|scl_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|scl_ena~0 .lut_mask = 16'hFA70;
defparam \i2c_master_inst|scl_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y6_N13
cycloneii_lcell_ff \i2c_master_inst|scl_ena (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|scl_ena~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|scl_ena~regout ));

// Location: LCCOMB_X9_Y6_N18
cycloneii_lcell_comb \i2c_master_inst|scl~1 (
// Equation(s):
// \i2c_master_inst|scl~1_combout  = (\i2c_master_inst|scl_clk~regout ) # (!\i2c_master_inst|scl_ena~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_master_inst|scl_clk~regout ),
	.datad(\i2c_master_inst|scl_ena~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|scl~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|scl~1 .lut_mask = 16'hF0FF;
defparam \i2c_master_inst|scl~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N20
cycloneii_lcell_comb \Equal0~10 (
// Equation(s):
// \Equal0~10_combout  = (!\Add0~4_combout  & (!\Add0~0_combout  & (!\Add0~2_combout  & \Equal0~9_combout )))

	.dataa(\Add0~4_combout ),
	.datab(\Add0~0_combout ),
	.datac(\Add0~2_combout ),
	.datad(\Equal0~9_combout ),
	.cin(gnd),
	.combout(\Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~10 .lut_mask = 16'h0100;
defparam \Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N12
cycloneii_lcell_comb \Selector60~0 (
// Equation(s):
// \Selector60~0_combout  = (\current_state.get_result_t~regout ) # ((\Equal0~10_combout ) # ((!\i2c_rw~3_combout  & i2c_data_wr[5])))

	.dataa(\current_state.get_result_t~regout ),
	.datab(\i2c_rw~3_combout ),
	.datac(i2c_data_wr[5]),
	.datad(\Equal0~10_combout ),
	.cin(gnd),
	.combout(\Selector60~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector60~0 .lut_mask = 16'hFFBA;
defparam \Selector60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N4
cycloneii_lcell_comb \i2c_data_wr[6]~0 (
// Equation(s):
// \i2c_data_wr[6]~0_combout  = (\busy_prev~0_combout  & (((\Equal0~10_combout ) # (\Equal2~1_combout )) # (!\current_state.get_result_t~regout )))

	.dataa(\busy_prev~0_combout ),
	.datab(\current_state.get_result_t~regout ),
	.datac(\Equal0~10_combout ),
	.datad(\Equal2~1_combout ),
	.cin(gnd),
	.combout(\i2c_data_wr[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_data_wr[6]~0 .lut_mask = 16'hAAA2;
defparam \i2c_data_wr[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y7_N13
cycloneii_lcell_ff \i2c_data_wr[5] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Selector60~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_data_wr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(i2c_data_wr[5]));

// Location: LCCOMB_X13_Y7_N10
cycloneii_lcell_comb \Selector61~0 (
// Equation(s):
// \Selector61~0_combout  = (\current_state.get_result_t~regout ) # ((\Equal2~1_combout ) # ((!\i2c_rw~3_combout  & i2c_data_wr[4])))

	.dataa(\current_state.get_result_t~regout ),
	.datab(\i2c_rw~3_combout ),
	.datac(i2c_data_wr[4]),
	.datad(\Equal2~1_combout ),
	.cin(gnd),
	.combout(\Selector61~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector61~0 .lut_mask = 16'hFFBA;
defparam \Selector61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y7_N11
cycloneii_lcell_ff \i2c_data_wr[4] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Selector61~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_data_wr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(i2c_data_wr[4]));

// Location: LCCOMB_X14_Y5_N28
cycloneii_lcell_comb \i2c_master_inst|Selector23~10 (
// Equation(s):
// \i2c_master_inst|Selector23~10_combout  = (!\i2c_master_inst|bit_cnt [2] & ((\i2c_master_inst|bit_cnt [0] & ((i2c_data_wr[4]))) # (!\i2c_master_inst|bit_cnt [0] & (i2c_data_wr[5]))))

	.dataa(\i2c_master_inst|bit_cnt [2]),
	.datab(i2c_data_wr[5]),
	.datac(\i2c_master_inst|bit_cnt [0]),
	.datad(i2c_data_wr[4]),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~10_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~10 .lut_mask = 16'h5404;
defparam \i2c_master_inst|Selector23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N30
cycloneii_lcell_comb \Selector63~0 (
// Equation(s):
// \Selector63~0_combout  = (\Add0~0_combout ) # ((\Add0~4_combout ) # (\Add0~62_combout ))

	.dataa(vcc),
	.datab(\Add0~0_combout ),
	.datac(\Add0~4_combout ),
	.datad(\Add0~62_combout ),
	.cin(gnd),
	.combout(\Selector63~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector63~0 .lut_mask = 16'hFFFC;
defparam \Selector63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N8
cycloneii_lcell_comb \Selector63~1 (
// Equation(s):
// \Selector63~1_combout  = (((\Selector63~0_combout ) # (!\Equal0~7_combout )) # (!\Equal0~4_combout )) # (!\Equal0~8_combout )

	.dataa(\Equal0~8_combout ),
	.datab(\Equal0~4_combout ),
	.datac(\Selector63~0_combout ),
	.datad(\Equal0~7_combout ),
	.cin(gnd),
	.combout(\Selector63~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector63~1 .lut_mask = 16'hF7FF;
defparam \Selector63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N30
cycloneii_lcell_comb \Selector63~2 (
// Equation(s):
// \Selector63~2_combout  = (\current_state.get_result_t~regout  & (\Selector63~1_combout )) # (!\current_state.get_result_t~regout  & ((!\i2c_rw~3_combout )))

	.dataa(vcc),
	.datab(\current_state.get_result_t~regout ),
	.datac(\Selector63~1_combout ),
	.datad(\i2c_rw~3_combout ),
	.cin(gnd),
	.combout(\Selector63~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector63~2 .lut_mask = 16'hC0F3;
defparam \Selector63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N18
cycloneii_lcell_comb \Selector63~3 (
// Equation(s):
// \Selector63~3_combout  = (\Equal2~1_combout ) # ((i2c_data_wr[2] & \Selector63~2_combout ))

	.dataa(vcc),
	.datab(\Equal2~1_combout ),
	.datac(i2c_data_wr[2]),
	.datad(\Selector63~2_combout ),
	.cin(gnd),
	.combout(\Selector63~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector63~3 .lut_mask = 16'hFCCC;
defparam \Selector63~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y7_N19
cycloneii_lcell_ff \i2c_data_wr[2] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Selector63~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\busy_prev~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(i2c_data_wr[2]));

// Location: LCCOMB_X14_Y5_N22
cycloneii_lcell_comb \i2c_master_inst|Selector23~9 (
// Equation(s):
// \i2c_master_inst|Selector23~9_combout  = (!\i2c_master_inst|bit_cnt [1] & ((\i2c_master_inst|bit_cnt [2] & ((i2c_data_wr[2]))) # (!\i2c_master_inst|bit_cnt [2] & (i2c_data_wr[6]))))

	.dataa(i2c_data_wr[6]),
	.datab(\i2c_master_inst|bit_cnt [2]),
	.datac(\i2c_master_inst|bit_cnt [1]),
	.datad(i2c_data_wr[2]),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~9_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~9 .lut_mask = 16'h0E02;
defparam \i2c_master_inst|Selector23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N10
cycloneii_lcell_comb \i2c_master_inst|Selector23~11 (
// Equation(s):
// \i2c_master_inst|Selector23~11_combout  = (\i2c_master_inst|bit_cnt [0] & ((\i2c_master_inst|Selector23~9_combout ) # ((\i2c_master_inst|Selector23~10_combout  & \i2c_master_inst|bit_cnt [1])))) # (!\i2c_master_inst|bit_cnt [0] & 
// (\i2c_master_inst|Selector23~10_combout  & (\i2c_master_inst|bit_cnt [1])))

	.dataa(\i2c_master_inst|bit_cnt [0]),
	.datab(\i2c_master_inst|Selector23~10_combout ),
	.datac(\i2c_master_inst|bit_cnt [1]),
	.datad(\i2c_master_inst|Selector23~9_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~11_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~11 .lut_mask = 16'hEAC0;
defparam \i2c_master_inst|Selector23~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N2
cycloneii_lcell_comb \WideNor0~0 (
// Equation(s):
// \WideNor0~0_combout  = (\Add0~4_combout ) # (((\Add0~2_combout  & \Add0~0_combout )) # (!\Equal0~9_combout ))

	.dataa(\Add0~2_combout ),
	.datab(\Add0~0_combout ),
	.datac(\Add0~4_combout ),
	.datad(\Equal0~9_combout ),
	.cin(gnd),
	.combout(\WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideNor0~0 .lut_mask = 16'hF8FF;
defparam \WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N16
cycloneii_lcell_comb \Selector62~0 (
// Equation(s):
// \Selector62~0_combout  = (\current_state.get_result_t~regout ) # (((!\i2c_rw~3_combout  & i2c_data_wr[3])) # (!\WideNor0~0_combout ))

	.dataa(\current_state.get_result_t~regout ),
	.datab(\i2c_rw~3_combout ),
	.datac(i2c_data_wr[3]),
	.datad(\WideNor0~0_combout ),
	.cin(gnd),
	.combout(\Selector62~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector62~0 .lut_mask = 16'hBAFF;
defparam \Selector62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y7_N17
cycloneii_lcell_ff \i2c_data_wr[3] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Selector62~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_data_wr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(i2c_data_wr[3]));

// Location: LCCOMB_X13_Y7_N26
cycloneii_lcell_comb \Selector65~0 (
// Equation(s):
// \Selector65~0_combout  = (\Equal0~10_combout ) # ((i2c_data_wr[0] & \Selector63~2_combout ))

	.dataa(\Equal0~10_combout ),
	.datab(vcc),
	.datac(i2c_data_wr[0]),
	.datad(\Selector63~2_combout ),
	.cin(gnd),
	.combout(\Selector65~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector65~0 .lut_mask = 16'hFAAA;
defparam \Selector65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y7_N27
cycloneii_lcell_ff \i2c_data_wr[0] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Selector65~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\busy_prev~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(i2c_data_wr[0]));

// Location: LCCOMB_X14_Y5_N30
cycloneii_lcell_comb \i2c_master_inst|Selector23~12 (
// Equation(s):
// \i2c_master_inst|Selector23~12_combout  = (\i2c_master_inst|bit_cnt [1] & (((i2c_data_wr[0])))) # (!\i2c_master_inst|bit_cnt [1] & (!\i2c_master_inst|bit_cnt [0] & (i2c_data_wr[3])))

	.dataa(\i2c_master_inst|bit_cnt [1]),
	.datab(\i2c_master_inst|bit_cnt [0]),
	.datac(i2c_data_wr[3]),
	.datad(i2c_data_wr[0]),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~12_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~12 .lut_mask = 16'hBA10;
defparam \i2c_master_inst|Selector23~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N10
cycloneii_lcell_comb \i2c_master_inst|Selector23~13 (
// Equation(s):
// \i2c_master_inst|Selector23~13_combout  = (\i2c_master_inst|state.slv_ack2~regout  & ((\i2c_master_inst|Selector23~11_combout ) # ((\i2c_master_inst|bit_cnt [2] & \i2c_master_inst|Selector23~12_combout ))))

	.dataa(\i2c_master_inst|state.slv_ack2~regout ),
	.datab(\i2c_master_inst|Selector23~11_combout ),
	.datac(\i2c_master_inst|bit_cnt [2]),
	.datad(\i2c_master_inst|Selector23~12_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~13_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~13 .lut_mask = 16'hA888;
defparam \i2c_master_inst|Selector23~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N26
cycloneii_lcell_comb \i2c_master_inst|Selector23~6 (
// Equation(s):
// \i2c_master_inst|Selector23~6_combout  = ((\i2c_master_inst|state.stop~regout ) # (\i2c_master_inst|state.mstr_ack~regout )) # (!\i2c_master_inst|state.ready~regout )

	.dataa(\i2c_master_inst|state.ready~regout ),
	.datab(\i2c_master_inst|state.stop~regout ),
	.datac(\i2c_master_inst|state.mstr_ack~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~6_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~6 .lut_mask = 16'hFDFD;
defparam \i2c_master_inst|Selector23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N20
cycloneii_lcell_comb \i2c_master_inst|Selector23~7 (
// Equation(s):
// \i2c_master_inst|Selector23~7_combout  = (\i2c_master_inst|Selector23~6_combout ) # ((\i2c_master_inst|Selector21~1_combout ) # ((\i2c_master_inst|state~15_combout  & \i2c_master_inst|state.slv_ack2~regout )))

	.dataa(\i2c_master_inst|state~15_combout ),
	.datab(\i2c_master_inst|Selector23~6_combout ),
	.datac(\i2c_master_inst|state.slv_ack2~regout ),
	.datad(\i2c_master_inst|Selector21~1_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~7_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~7 .lut_mask = 16'hFFEC;
defparam \i2c_master_inst|Selector23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N14
cycloneii_lcell_comb \i2c_master_inst|Selector23~4 (
// Equation(s):
// \i2c_master_inst|Selector23~4_combout  = (\i2c_master_inst|bit_cnt [0] & ((\i2c_master_inst|bit_cnt [1] & (\i2c_master_inst|bit_cnt [2] & \i2c_master_inst|addr_rw [0])) # (!\i2c_master_inst|bit_cnt [1] & (!\i2c_master_inst|bit_cnt [2])))) # 
// (!\i2c_master_inst|bit_cnt [0] & (\i2c_master_inst|bit_cnt [1] $ ((\i2c_master_inst|bit_cnt [2]))))

	.dataa(\i2c_master_inst|bit_cnt [0]),
	.datab(\i2c_master_inst|bit_cnt [1]),
	.datac(\i2c_master_inst|bit_cnt [2]),
	.datad(\i2c_master_inst|addr_rw [0]),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~4 .lut_mask = 16'h9616;
defparam \i2c_master_inst|Selector23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N16
cycloneii_lcell_comb \i2c_master_inst|Selector23~3 (
// Equation(s):
// \i2c_master_inst|Selector23~3_combout  = (\i2c_master_inst|state.slv_ack1~regout  & ((\i2c_master_inst|Mux2~4_combout ) # (\i2c_master_inst|addr_rw [0])))

	.dataa(\i2c_master_inst|Mux2~4_combout ),
	.datab(\i2c_master_inst|addr_rw [0]),
	.datac(vcc),
	.datad(\i2c_master_inst|state.slv_ack1~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~3 .lut_mask = 16'hEE00;
defparam \i2c_master_inst|Selector23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y5_N15
cycloneii_lcell_ff \i2c_master_inst|data_tx[0] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(i2c_data_wr[0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_master_inst|addr_rw[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_tx [0]));

// Location: LCFF_X14_Y5_N27
cycloneii_lcell_ff \i2c_master_inst|data_tx[4] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(i2c_data_wr[4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_master_inst|addr_rw[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_tx [4]));

// Location: LCCOMB_X14_Y5_N26
cycloneii_lcell_comb \i2c_master_inst|Mux2~0 (
// Equation(s):
// \i2c_master_inst|Mux2~0_combout  = (\i2c_master_inst|bit_cnt [0] & (\i2c_master_inst|data_tx [5])) # (!\i2c_master_inst|bit_cnt [0] & ((\i2c_master_inst|data_tx [4])))

	.dataa(\i2c_master_inst|data_tx [5]),
	.datab(\i2c_master_inst|bit_cnt [0]),
	.datac(\i2c_master_inst|data_tx [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\i2c_master_inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Mux2~0 .lut_mask = 16'hB8B8;
defparam \i2c_master_inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N24
cycloneii_lcell_comb \Selector59~0 (
// Equation(s):
// \Selector59~0_combout  = (!\current_state.get_result_t~regout  & ((\Equal0~10_combout ) # ((!\i2c_rw~3_combout  & i2c_data_wr[6]))))

	.dataa(\current_state.get_result_t~regout ),
	.datab(\i2c_rw~3_combout ),
	.datac(i2c_data_wr[6]),
	.datad(\Equal0~10_combout ),
	.cin(gnd),
	.combout(\Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector59~0 .lut_mask = 16'h5510;
defparam \Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y7_N25
cycloneii_lcell_ff \i2c_data_wr[6] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Selector59~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_data_wr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(i2c_data_wr[6]));

// Location: LCFF_X14_Y5_N25
cycloneii_lcell_ff \i2c_master_inst|data_tx[6] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(i2c_data_wr[6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_master_inst|addr_rw[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_tx [6]));

// Location: LCFF_X14_Y5_N31
cycloneii_lcell_ff \i2c_master_inst|data_tx[3] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(i2c_data_wr[3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_master_inst|addr_rw[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_tx [3]));

// Location: LCCOMB_X14_Y5_N8
cycloneii_lcell_comb \i2c_master_inst|data_tx[2]~feeder (
// Equation(s):
// \i2c_master_inst|data_tx[2]~feeder_combout  = i2c_data_wr[2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(i2c_data_wr[2]),
	.cin(gnd),
	.combout(\i2c_master_inst|data_tx[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_tx[2]~feeder .lut_mask = 16'hFF00;
defparam \i2c_master_inst|data_tx[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y5_N9
cycloneii_lcell_ff \i2c_master_inst|data_tx[2] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|data_tx[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|addr_rw[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_tx [2]));

// Location: LCCOMB_X13_Y5_N8
cycloneii_lcell_comb \i2c_master_inst|Mux3~0 (
// Equation(s):
// \i2c_master_inst|Mux3~0_combout  = (\i2c_master_inst|bit_cnt [0] & ((\i2c_master_inst|data_tx [3]) # ((!\i2c_master_inst|Add1~0_combout )))) # (!\i2c_master_inst|bit_cnt [0] & (((\i2c_master_inst|data_tx [2] & \i2c_master_inst|Add1~0_combout ))))

	.dataa(\i2c_master_inst|bit_cnt [0]),
	.datab(\i2c_master_inst|data_tx [3]),
	.datac(\i2c_master_inst|data_tx [2]),
	.datad(\i2c_master_inst|Add1~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Mux3~0 .lut_mask = 16'hD8AA;
defparam \i2c_master_inst|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N6
cycloneii_lcell_comb \i2c_master_inst|Mux3~1 (
// Equation(s):
// \i2c_master_inst|Mux3~1_combout  = (\i2c_master_inst|Selector25~0_combout  & (((\i2c_master_inst|Add1~0_combout )))) # (!\i2c_master_inst|Selector25~0_combout  & ((\i2c_master_inst|Mux3~0_combout  & ((\i2c_master_inst|Add1~0_combout ))) # 
// (!\i2c_master_inst|Mux3~0_combout  & (\i2c_master_inst|data_tx [6] & !\i2c_master_inst|Add1~0_combout ))))

	.dataa(\i2c_master_inst|Selector25~0_combout ),
	.datab(\i2c_master_inst|data_tx [6]),
	.datac(\i2c_master_inst|Mux3~0_combout ),
	.datad(\i2c_master_inst|Add1~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Mux3~1 .lut_mask = 16'hFA04;
defparam \i2c_master_inst|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N20
cycloneii_lcell_comb \i2c_master_inst|Mux3~2 (
// Equation(s):
// \i2c_master_inst|Mux3~2_combout  = (\i2c_master_inst|Selector25~0_combout  & ((\i2c_master_inst|Mux3~1_combout  & (\i2c_master_inst|data_tx [0])) # (!\i2c_master_inst|Mux3~1_combout  & ((\i2c_master_inst|Mux2~0_combout ))))) # 
// (!\i2c_master_inst|Selector25~0_combout  & (((\i2c_master_inst|Mux3~1_combout ))))

	.dataa(\i2c_master_inst|Selector25~0_combout ),
	.datab(\i2c_master_inst|data_tx [0]),
	.datac(\i2c_master_inst|Mux2~0_combout ),
	.datad(\i2c_master_inst|Mux3~1_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Mux3~2 .lut_mask = 16'hDDA0;
defparam \i2c_master_inst|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N30
cycloneii_lcell_comb \i2c_master_inst|Selector23~2 (
// Equation(s):
// \i2c_master_inst|Selector23~2_combout  = (\i2c_master_inst|state.wr~regout  & ((\i2c_master_inst|Equal1~0_combout ) # (\i2c_master_inst|Mux3~2_combout )))

	.dataa(vcc),
	.datab(\i2c_master_inst|Equal1~0_combout ),
	.datac(\i2c_master_inst|Mux3~2_combout ),
	.datad(\i2c_master_inst|state.wr~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~2 .lut_mask = 16'hFC00;
defparam \i2c_master_inst|Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N12
cycloneii_lcell_comb \i2c_master_inst|Selector23~5 (
// Equation(s):
// \i2c_master_inst|Selector23~5_combout  = (\i2c_master_inst|Selector23~3_combout ) # ((\i2c_master_inst|Selector23~2_combout ) # ((\i2c_master_inst|state.start~regout  & \i2c_master_inst|Selector23~4_combout )))

	.dataa(\i2c_master_inst|state.start~regout ),
	.datab(\i2c_master_inst|Selector23~4_combout ),
	.datac(\i2c_master_inst|Selector23~3_combout ),
	.datad(\i2c_master_inst|Selector23~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~5 .lut_mask = 16'hFFF8;
defparam \i2c_master_inst|Selector23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N18
cycloneii_lcell_comb \i2c_master_inst|Selector23~8 (
// Equation(s):
// \i2c_master_inst|Selector23~8_combout  = (\i2c_master_inst|Selector23~1_combout ) # ((\i2c_master_inst|Selector23~5_combout ) # ((!\i2c_master_inst|sda_int~regout  & \i2c_master_inst|Selector23~7_combout )))

	.dataa(\i2c_master_inst|Selector23~1_combout ),
	.datab(\i2c_master_inst|sda_int~regout ),
	.datac(\i2c_master_inst|Selector23~7_combout ),
	.datad(\i2c_master_inst|Selector23~5_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~8_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~8 .lut_mask = 16'hFFBA;
defparam \i2c_master_inst|Selector23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N0
cycloneii_lcell_comb \i2c_master_inst|Selector23~14 (
// Equation(s):
// \i2c_master_inst|Selector23~14_combout  = (!\i2c_master_inst|Selector23~8_combout  & ((\i2c_master_inst|state~15_combout ) # ((!\i2c_master_inst|Selector23~13_combout  & !\i2c_master_inst|state.mstr_ack~regout ))))

	.dataa(\i2c_master_inst|state~15_combout ),
	.datab(\i2c_master_inst|Selector23~13_combout ),
	.datac(\i2c_master_inst|state.mstr_ack~regout ),
	.datad(\i2c_master_inst|Selector23~8_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~14_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~14 .lut_mask = 16'h00AB;
defparam \i2c_master_inst|Selector23~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y8_N1
cycloneii_lcell_ff \i2c_master_inst|sda_int (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|Selector23~14_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|sda_int~regout ));

// Location: LCCOMB_X9_Y6_N28
cycloneii_lcell_comb \i2c_master_inst|Selector29~0 (
// Equation(s):
// \i2c_master_inst|Selector29~0_combout  = (\i2c_master_inst|state.start~regout  & (\i2c_master_inst|data_clk_prev~regout )) # (!\i2c_master_inst|state.start~regout  & ((\i2c_master_inst|state.stop~regout  & (!\i2c_master_inst|data_clk_prev~regout )) # 
// (!\i2c_master_inst|state.stop~regout  & ((!\i2c_master_inst|sda_int~regout )))))

	.dataa(\i2c_master_inst|state.start~regout ),
	.datab(\i2c_master_inst|data_clk_prev~regout ),
	.datac(\i2c_master_inst|sda_int~regout ),
	.datad(\i2c_master_inst|state.stop~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector29~0 .lut_mask = 16'h998D;
defparam \i2c_master_inst|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N0
cycloneii_lcell_comb \i2c_master_inst|Decoder0~0 (
// Equation(s):
// \i2c_master_inst|Decoder0~0_combout  = (!\reset~combout  & (!\i2c_master_inst|data_clk~regout  & (\i2c_master_inst|state.rd~regout  & \i2c_master_inst|data_clk_prev~regout )))

	.dataa(\reset~combout ),
	.datab(\i2c_master_inst|data_clk~regout ),
	.datac(\i2c_master_inst|state.rd~regout ),
	.datad(\i2c_master_inst|data_clk_prev~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Decoder0~0 .lut_mask = 16'h1000;
defparam \i2c_master_inst|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N2
cycloneii_lcell_comb \i2c_master_inst|Decoder0~1 (
// Equation(s):
// \i2c_master_inst|Decoder0~1_combout  = (\i2c_master_inst|bit_cnt [1] & (\i2c_master_inst|Decoder0~0_combout  & (\i2c_master_inst|bit_cnt [0] & \i2c_master_inst|bit_cnt [2])))

	.dataa(\i2c_master_inst|bit_cnt [1]),
	.datab(\i2c_master_inst|Decoder0~0_combout ),
	.datac(\i2c_master_inst|bit_cnt [0]),
	.datad(\i2c_master_inst|bit_cnt [2]),
	.cin(gnd),
	.combout(\i2c_master_inst|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Decoder0~1 .lut_mask = 16'h8000;
defparam \i2c_master_inst|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N14
cycloneii_lcell_comb \i2c_master_inst|data_rx[0]~0 (
// Equation(s):
// \i2c_master_inst|data_rx[0]~0_combout  = (\i2c_master_inst|Decoder0~1_combout  & (\i2c_sda~0 )) # (!\i2c_master_inst|Decoder0~1_combout  & ((\i2c_master_inst|data_rx [0])))

	.dataa(vcc),
	.datab(\i2c_sda~0 ),
	.datac(\i2c_master_inst|data_rx [0]),
	.datad(\i2c_master_inst|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|data_rx[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_rx[0]~0 .lut_mask = 16'hCCF0;
defparam \i2c_master_inst|data_rx[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y6_N15
cycloneii_lcell_ff \i2c_master_inst|data_rx[0] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|data_rx[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_rx [0]));

// Location: LCCOMB_X14_Y6_N8
cycloneii_lcell_comb \i2c_master_inst|data_rd[0]~feeder (
// Equation(s):
// \i2c_master_inst|data_rd[0]~feeder_combout  = \i2c_master_inst|data_rx [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_master_inst|data_rx [0]),
	.cin(gnd),
	.combout(\i2c_master_inst|data_rd[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_rd[0]~feeder .lut_mask = 16'hFF00;
defparam \i2c_master_inst|data_rd[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N20
cycloneii_lcell_comb \i2c_master_inst|data_rd[0]~3 (
// Equation(s):
// \i2c_master_inst|data_rd[0]~3_combout  = (\i2c_master_inst|data_clk~regout  & (\i2c_master_inst|data_rd[0]~2_combout  & !\i2c_master_inst|data_clk_prev~regout ))

	.dataa(vcc),
	.datab(\i2c_master_inst|data_clk~regout ),
	.datac(\i2c_master_inst|data_rd[0]~2_combout ),
	.datad(\i2c_master_inst|data_clk_prev~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|data_rd[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_rd[0]~3 .lut_mask = 16'h00C0;
defparam \i2c_master_inst|data_rd[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y6_N9
cycloneii_lcell_ff \i2c_master_inst|data_rd[0] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|data_rd[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|data_rd[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_rd [0]));

// Location: LCCOMB_X14_Y7_N30
cycloneii_lcell_comb \accel_data_s[0]~0 (
// Equation(s):
// \accel_data_s[0]~0_combout  = (!\reset~combout  & (\i2c_master_inst|busy~regout  & \current_state.get_result_t~regout ))

	.dataa(\reset~combout ),
	.datab(\i2c_master_inst|busy~regout ),
	.datac(vcc),
	.datad(\current_state.get_result_t~regout ),
	.cin(gnd),
	.combout(\accel_data_s[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data_s[0]~0 .lut_mask = 16'h4400;
defparam \accel_data_s[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N14
cycloneii_lcell_comb \accel_data_s[0]~1 (
// Equation(s):
// \accel_data_s[0]~1_combout  = (\accel_data_s[0]~0_combout  & (\Equal4~0_combout  & \Equal0~9_combout ))

	.dataa(vcc),
	.datab(\accel_data_s[0]~0_combout ),
	.datac(\Equal4~0_combout ),
	.datad(\Equal0~9_combout ),
	.cin(gnd),
	.combout(\accel_data_s[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data_s[0]~1 .lut_mask = 16'hC000;
defparam \accel_data_s[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y7_N9
cycloneii_lcell_ff \accel_data_s[0] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|data_rd [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel_data_s[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(accel_data_s[0]));

// Location: LCCOMB_X12_Y5_N22
cycloneii_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = (\current_state.get_result_t~regout  & (((\get_data_done~regout ) # (!\current_state~10_combout )))) # (!\current_state.get_result_t~regout  & (\current_state.send_config_t~regout  & (\get_data_done~regout )))

	.dataa(\current_state.get_result_t~regout ),
	.datab(\current_state.send_config_t~regout ),
	.datac(\get_data_done~regout ),
	.datad(\current_state~10_combout ),
	.cin(gnd),
	.combout(\Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~0 .lut_mask = 16'hE0EA;
defparam \Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y5_N23
cycloneii_lcell_ff get_data_done(
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Selector13~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\get_data_done~regout ));

// Location: LCCOMB_X14_Y7_N8
cycloneii_lcell_comb \accel_data~0 (
// Equation(s):
// \accel_data~0_combout  = (accel_data_s[0] & \get_data_done~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(accel_data_s[0]),
	.datad(\get_data_done~regout ),
	.cin(gnd),
	.combout(\accel_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data~0 .lut_mask = 16'hF000;
defparam \accel_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N6
cycloneii_lcell_comb \i2c_master_inst|Decoder0~2 (
// Equation(s):
// \i2c_master_inst|Decoder0~2_combout  = (\i2c_master_inst|bit_cnt [1] & (\i2c_master_inst|Decoder0~0_combout  & (!\i2c_master_inst|bit_cnt [0] & \i2c_master_inst|bit_cnt [2])))

	.dataa(\i2c_master_inst|bit_cnt [1]),
	.datab(\i2c_master_inst|Decoder0~0_combout ),
	.datac(\i2c_master_inst|bit_cnt [0]),
	.datad(\i2c_master_inst|bit_cnt [2]),
	.cin(gnd),
	.combout(\i2c_master_inst|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Decoder0~2 .lut_mask = 16'h0800;
defparam \i2c_master_inst|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N24
cycloneii_lcell_comb \i2c_master_inst|data_rx[1]~1 (
// Equation(s):
// \i2c_master_inst|data_rx[1]~1_combout  = (\i2c_master_inst|Decoder0~2_combout  & (\i2c_sda~0 )) # (!\i2c_master_inst|Decoder0~2_combout  & ((\i2c_master_inst|data_rx [1])))

	.dataa(vcc),
	.datab(\i2c_sda~0 ),
	.datac(\i2c_master_inst|data_rx [1]),
	.datad(\i2c_master_inst|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|data_rx[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_rx[1]~1 .lut_mask = 16'hCCF0;
defparam \i2c_master_inst|data_rx[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y6_N25
cycloneii_lcell_ff \i2c_master_inst|data_rx[1] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|data_rx[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_rx [1]));

// Location: LCCOMB_X14_Y6_N22
cycloneii_lcell_comb \i2c_master_inst|data_rd[1]~feeder (
// Equation(s):
// \i2c_master_inst|data_rd[1]~feeder_combout  = \i2c_master_inst|data_rx [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_master_inst|data_rx [1]),
	.cin(gnd),
	.combout(\i2c_master_inst|data_rd[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_rd[1]~feeder .lut_mask = 16'hFF00;
defparam \i2c_master_inst|data_rd[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y6_N23
cycloneii_lcell_ff \i2c_master_inst|data_rd[1] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|data_rd[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|data_rd[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_rd [1]));

// Location: LCCOMB_X12_Y7_N20
cycloneii_lcell_comb \accel_data_s[1]~feeder (
// Equation(s):
// \accel_data_s[1]~feeder_combout  = \i2c_master_inst|data_rd [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_master_inst|data_rd [1]),
	.cin(gnd),
	.combout(\accel_data_s[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data_s[1]~feeder .lut_mask = 16'hFF00;
defparam \accel_data_s[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y7_N21
cycloneii_lcell_ff \accel_data_s[1] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\accel_data_s[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel_data_s[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(accel_data_s[1]));

// Location: LCCOMB_X12_Y7_N18
cycloneii_lcell_comb \accel_data~1 (
// Equation(s):
// \accel_data~1_combout  = (\get_data_done~regout  & accel_data_s[1])

	.dataa(vcc),
	.datab(\get_data_done~regout ),
	.datac(accel_data_s[1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\accel_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data~1 .lut_mask = 16'hC0C0;
defparam \accel_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N28
cycloneii_lcell_comb \i2c_master_inst|Decoder0~3 (
// Equation(s):
// \i2c_master_inst|Decoder0~3_combout  = (!\i2c_master_inst|bit_cnt [1] & (\i2c_master_inst|Decoder0~0_combout  & (\i2c_master_inst|bit_cnt [0] & \i2c_master_inst|bit_cnt [2])))

	.dataa(\i2c_master_inst|bit_cnt [1]),
	.datab(\i2c_master_inst|Decoder0~0_combout ),
	.datac(\i2c_master_inst|bit_cnt [0]),
	.datad(\i2c_master_inst|bit_cnt [2]),
	.cin(gnd),
	.combout(\i2c_master_inst|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Decoder0~3 .lut_mask = 16'h4000;
defparam \i2c_master_inst|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N10
cycloneii_lcell_comb \i2c_master_inst|data_rx[2]~2 (
// Equation(s):
// \i2c_master_inst|data_rx[2]~2_combout  = (\i2c_master_inst|Decoder0~3_combout  & (\i2c_sda~0 )) # (!\i2c_master_inst|Decoder0~3_combout  & ((\i2c_master_inst|data_rx [2])))

	.dataa(vcc),
	.datab(\i2c_sda~0 ),
	.datac(\i2c_master_inst|data_rx [2]),
	.datad(\i2c_master_inst|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|data_rx[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_rx[2]~2 .lut_mask = 16'hCCF0;
defparam \i2c_master_inst|data_rx[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y6_N11
cycloneii_lcell_ff \i2c_master_inst|data_rx[2] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|data_rx[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_rx [2]));

// Location: LCCOMB_X14_Y6_N20
cycloneii_lcell_comb \i2c_master_inst|data_rd[2]~feeder (
// Equation(s):
// \i2c_master_inst|data_rd[2]~feeder_combout  = \i2c_master_inst|data_rx [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_master_inst|data_rx [2]),
	.cin(gnd),
	.combout(\i2c_master_inst|data_rd[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_rd[2]~feeder .lut_mask = 16'hFF00;
defparam \i2c_master_inst|data_rd[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y6_N21
cycloneii_lcell_ff \i2c_master_inst|data_rd[2] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|data_rd[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|data_rd[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_rd [2]));

// Location: LCFF_X14_Y7_N3
cycloneii_lcell_ff \accel_data_s[2] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|data_rd [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel_data_s[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(accel_data_s[2]));

// Location: LCCOMB_X14_Y7_N2
cycloneii_lcell_comb \accel_data~2 (
// Equation(s):
// \accel_data~2_combout  = (accel_data_s[2] & \get_data_done~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(accel_data_s[2]),
	.datad(\get_data_done~regout ),
	.cin(gnd),
	.combout(\accel_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data~2 .lut_mask = 16'hF000;
defparam \accel_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N30
cycloneii_lcell_comb \i2c_master_inst|Decoder0~4 (
// Equation(s):
// \i2c_master_inst|Decoder0~4_combout  = (!\i2c_master_inst|bit_cnt [1] & (\i2c_master_inst|Decoder0~0_combout  & (!\i2c_master_inst|bit_cnt [0] & \i2c_master_inst|bit_cnt [2])))

	.dataa(\i2c_master_inst|bit_cnt [1]),
	.datab(\i2c_master_inst|Decoder0~0_combout ),
	.datac(\i2c_master_inst|bit_cnt [0]),
	.datad(\i2c_master_inst|bit_cnt [2]),
	.cin(gnd),
	.combout(\i2c_master_inst|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Decoder0~4 .lut_mask = 16'h0400;
defparam \i2c_master_inst|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N16
cycloneii_lcell_comb \i2c_master_inst|data_rx[3]~3 (
// Equation(s):
// \i2c_master_inst|data_rx[3]~3_combout  = (\i2c_master_inst|Decoder0~4_combout  & (\i2c_sda~0 )) # (!\i2c_master_inst|Decoder0~4_combout  & ((\i2c_master_inst|data_rx [3])))

	.dataa(vcc),
	.datab(\i2c_sda~0 ),
	.datac(\i2c_master_inst|data_rx [3]),
	.datad(\i2c_master_inst|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|data_rx[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_rx[3]~3 .lut_mask = 16'hCCF0;
defparam \i2c_master_inst|data_rx[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y6_N17
cycloneii_lcell_ff \i2c_master_inst|data_rx[3] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|data_rx[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_rx [3]));

// Location: LCCOMB_X14_Y6_N2
cycloneii_lcell_comb \i2c_master_inst|data_rd[3]~feeder (
// Equation(s):
// \i2c_master_inst|data_rd[3]~feeder_combout  = \i2c_master_inst|data_rx [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_master_inst|data_rx [3]),
	.cin(gnd),
	.combout(\i2c_master_inst|data_rd[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_rd[3]~feeder .lut_mask = 16'hFF00;
defparam \i2c_master_inst|data_rd[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y6_N3
cycloneii_lcell_ff \i2c_master_inst|data_rd[3] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|data_rd[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|data_rd[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_rd [3]));

// Location: LCFF_X12_Y7_N17
cycloneii_lcell_ff \accel_data_s[3] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|data_rd [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel_data_s[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(accel_data_s[3]));

// Location: LCCOMB_X12_Y7_N16
cycloneii_lcell_comb \accel_data~3 (
// Equation(s):
// \accel_data~3_combout  = (\get_data_done~regout  & accel_data_s[3])

	.dataa(vcc),
	.datab(\get_data_done~regout ),
	.datac(accel_data_s[3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\accel_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data~3 .lut_mask = 16'hC0C0;
defparam \accel_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N12
cycloneii_lcell_comb \i2c_master_inst|Decoder0~5 (
// Equation(s):
// \i2c_master_inst|Decoder0~5_combout  = (\i2c_master_inst|bit_cnt [1] & (\i2c_master_inst|Decoder0~0_combout  & (\i2c_master_inst|bit_cnt [0] & !\i2c_master_inst|bit_cnt [2])))

	.dataa(\i2c_master_inst|bit_cnt [1]),
	.datab(\i2c_master_inst|Decoder0~0_combout ),
	.datac(\i2c_master_inst|bit_cnt [0]),
	.datad(\i2c_master_inst|bit_cnt [2]),
	.cin(gnd),
	.combout(\i2c_master_inst|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Decoder0~5 .lut_mask = 16'h0080;
defparam \i2c_master_inst|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N22
cycloneii_lcell_comb \i2c_master_inst|data_rx[4]~4 (
// Equation(s):
// \i2c_master_inst|data_rx[4]~4_combout  = (\i2c_master_inst|Decoder0~5_combout  & (\i2c_sda~0 )) # (!\i2c_master_inst|Decoder0~5_combout  & ((\i2c_master_inst|data_rx [4])))

	.dataa(vcc),
	.datab(\i2c_sda~0 ),
	.datac(\i2c_master_inst|data_rx [4]),
	.datad(\i2c_master_inst|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|data_rx[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_rx[4]~4 .lut_mask = 16'hCCF0;
defparam \i2c_master_inst|data_rx[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y6_N23
cycloneii_lcell_ff \i2c_master_inst|data_rx[4] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|data_rx[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_rx [4]));

// Location: LCCOMB_X14_Y6_N4
cycloneii_lcell_comb \i2c_master_inst|data_rd[4]~feeder (
// Equation(s):
// \i2c_master_inst|data_rd[4]~feeder_combout  = \i2c_master_inst|data_rx [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_master_inst|data_rx [4]),
	.cin(gnd),
	.combout(\i2c_master_inst|data_rd[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_rd[4]~feeder .lut_mask = 16'hFF00;
defparam \i2c_master_inst|data_rd[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y6_N5
cycloneii_lcell_ff \i2c_master_inst|data_rd[4] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|data_rd[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|data_rd[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_rd [4]));

// Location: LCFF_X14_Y7_N21
cycloneii_lcell_ff \accel_data_s[4] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|data_rd [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel_data_s[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(accel_data_s[4]));

// Location: LCCOMB_X12_Y7_N26
cycloneii_lcell_comb \accel_data~4 (
// Equation(s):
// \accel_data~4_combout  = (\get_data_done~regout  & accel_data_s[4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\get_data_done~regout ),
	.datad(accel_data_s[4]),
	.cin(gnd),
	.combout(\accel_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data~4 .lut_mask = 16'hF000;
defparam \accel_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N4
cycloneii_lcell_comb \i2c_master_inst|data_rx[5]~5 (
// Equation(s):
// \i2c_master_inst|data_rx[5]~5_combout  = (\i2c_master_inst|Decoder0~6_combout  & (\i2c_sda~0 )) # (!\i2c_master_inst|Decoder0~6_combout  & ((\i2c_master_inst|data_rx [5])))

	.dataa(\i2c_master_inst|Decoder0~6_combout ),
	.datab(\i2c_sda~0 ),
	.datac(\i2c_master_inst|data_rx [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\i2c_master_inst|data_rx[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_rx[5]~5 .lut_mask = 16'hD8D8;
defparam \i2c_master_inst|data_rx[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y6_N5
cycloneii_lcell_ff \i2c_master_inst|data_rx[5] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|data_rx[5]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_rx [5]));

// Location: LCFF_X14_Y6_N31
cycloneii_lcell_ff \i2c_master_inst|data_rd[5] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|data_rx [5]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_master_inst|data_rd[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_rd [5]));

// Location: LCFF_X14_Y7_N7
cycloneii_lcell_ff \accel_data_s[5] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|data_rd [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel_data_s[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(accel_data_s[5]));

// Location: LCCOMB_X14_Y7_N6
cycloneii_lcell_comb \accel_data~5 (
// Equation(s):
// \accel_data~5_combout  = (accel_data_s[5] & \get_data_done~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(accel_data_s[5]),
	.datad(\get_data_done~regout ),
	.cin(gnd),
	.combout(\accel_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data~5 .lut_mask = 16'hF000;
defparam \accel_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N26
cycloneii_lcell_comb \i2c_master_inst|Decoder0~7 (
// Equation(s):
// \i2c_master_inst|Decoder0~7_combout  = (!\i2c_master_inst|bit_cnt [1] & (\i2c_master_inst|Decoder0~0_combout  & (\i2c_master_inst|bit_cnt [0] & !\i2c_master_inst|bit_cnt [2])))

	.dataa(\i2c_master_inst|bit_cnt [1]),
	.datab(\i2c_master_inst|Decoder0~0_combout ),
	.datac(\i2c_master_inst|bit_cnt [0]),
	.datad(\i2c_master_inst|bit_cnt [2]),
	.cin(gnd),
	.combout(\i2c_master_inst|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Decoder0~7 .lut_mask = 16'h0040;
defparam \i2c_master_inst|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N18
cycloneii_lcell_comb \i2c_master_inst|data_rx[6]~6 (
// Equation(s):
// \i2c_master_inst|data_rx[6]~6_combout  = (\i2c_master_inst|Decoder0~7_combout  & (\i2c_sda~0 )) # (!\i2c_master_inst|Decoder0~7_combout  & ((\i2c_master_inst|data_rx [6])))

	.dataa(vcc),
	.datab(\i2c_sda~0 ),
	.datac(\i2c_master_inst|data_rx [6]),
	.datad(\i2c_master_inst|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|data_rx[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_rx[6]~6 .lut_mask = 16'hCCF0;
defparam \i2c_master_inst|data_rx[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y6_N19
cycloneii_lcell_ff \i2c_master_inst|data_rx[6] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|data_rx[6]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_rx [6]));

// Location: LCCOMB_X14_Y6_N12
cycloneii_lcell_comb \i2c_master_inst|data_rd[6]~feeder (
// Equation(s):
// \i2c_master_inst|data_rd[6]~feeder_combout  = \i2c_master_inst|data_rx [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_master_inst|data_rx [6]),
	.cin(gnd),
	.combout(\i2c_master_inst|data_rd[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_rd[6]~feeder .lut_mask = 16'hFF00;
defparam \i2c_master_inst|data_rd[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y6_N13
cycloneii_lcell_ff \i2c_master_inst|data_rd[6] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|data_rd[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|data_rd[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_rd [6]));

// Location: LCFF_X14_Y7_N13
cycloneii_lcell_ff \accel_data_s[6] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|data_rd [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel_data_s[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(accel_data_s[6]));

// Location: LCCOMB_X14_Y7_N20
cycloneii_lcell_comb \accel_data~6 (
// Equation(s):
// \accel_data~6_combout  = (\get_data_done~regout  & accel_data_s[6])

	.dataa(vcc),
	.datab(\get_data_done~regout ),
	.datac(vcc),
	.datad(accel_data_s[6]),
	.cin(gnd),
	.combout(\accel_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data~6 .lut_mask = 16'hCC00;
defparam \accel_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N24
cycloneii_lcell_comb \i2c_master_inst|Decoder0~8 (
// Equation(s):
// \i2c_master_inst|Decoder0~8_combout  = (\i2c_master_inst|Decoder0~0_combout  & (!\i2c_master_inst|bit_cnt [1] & (!\i2c_master_inst|bit_cnt [2] & !\i2c_master_inst|bit_cnt [0])))

	.dataa(\i2c_master_inst|Decoder0~0_combout ),
	.datab(\i2c_master_inst|bit_cnt [1]),
	.datac(\i2c_master_inst|bit_cnt [2]),
	.datad(\i2c_master_inst|bit_cnt [0]),
	.cin(gnd),
	.combout(\i2c_master_inst|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Decoder0~8 .lut_mask = 16'h0002;
defparam \i2c_master_inst|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N8
cycloneii_lcell_comb \i2c_master_inst|data_rx[7]~7 (
// Equation(s):
// \i2c_master_inst|data_rx[7]~7_combout  = (\i2c_master_inst|Decoder0~8_combout  & (\i2c_sda~0 )) # (!\i2c_master_inst|Decoder0~8_combout  & ((\i2c_master_inst|data_rx [7])))

	.dataa(vcc),
	.datab(\i2c_sda~0 ),
	.datac(\i2c_master_inst|data_rx [7]),
	.datad(\i2c_master_inst|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|data_rx[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_rx[7]~7 .lut_mask = 16'hCCF0;
defparam \i2c_master_inst|data_rx[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y6_N9
cycloneii_lcell_ff \i2c_master_inst|data_rx[7] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|data_rx[7]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_rx [7]));

// Location: LCFF_X13_Y6_N1
cycloneii_lcell_ff \i2c_master_inst|data_rd[7] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|data_rx [7]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_master_inst|data_rd[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_rd [7]));

// Location: LCFF_X12_Y7_N25
cycloneii_lcell_ff \accel_data_s[7] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|data_rd [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel_data_s[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(accel_data_s[7]));

// Location: LCCOMB_X12_Y7_N24
cycloneii_lcell_comb \accel_data~7 (
// Equation(s):
// \accel_data~7_combout  = (\get_data_done~regout  & accel_data_s[7])

	.dataa(vcc),
	.datab(\get_data_done~regout ),
	.datac(accel_data_s[7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\accel_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data~7 .lut_mask = 16'hC0C0;
defparam \accel_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N18
cycloneii_lcell_comb \accel_data_s[8]~2 (
// Equation(s):
// \accel_data_s[8]~2_combout  = (\i2c_master_inst|busy~regout  & (\current_state.get_result_t~regout  & (!\reset~combout  & \Equal2~1_combout )))

	.dataa(\i2c_master_inst|busy~regout ),
	.datab(\current_state.get_result_t~regout ),
	.datac(\reset~combout ),
	.datad(\Equal2~1_combout ),
	.cin(gnd),
	.combout(\accel_data_s[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data_s[8]~2 .lut_mask = 16'h0800;
defparam \accel_data_s[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y7_N15
cycloneii_lcell_ff \accel_data_s[8] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|data_rd [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel_data_s[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(accel_data_s[8]));

// Location: LCCOMB_X14_Y7_N14
cycloneii_lcell_comb \accel_data~8 (
// Equation(s):
// \accel_data~8_combout  = (accel_data_s[8] & \get_data_done~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(accel_data_s[8]),
	.datad(\get_data_done~regout ),
	.cin(gnd),
	.combout(\accel_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data~8 .lut_mask = 16'hF000;
defparam \accel_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y7_N5
cycloneii_lcell_ff \accel_data_s[9] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|data_rd [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel_data_s[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(accel_data_s[9]));

// Location: LCCOMB_X14_Y7_N4
cycloneii_lcell_comb \accel_data~9 (
// Equation(s):
// \accel_data~9_combout  = (accel_data_s[9] & \get_data_done~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(accel_data_s[9]),
	.datad(\get_data_done~regout ),
	.cin(gnd),
	.combout(\accel_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data~9 .lut_mask = 16'hF000;
defparam \accel_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y7_N23
cycloneii_lcell_ff \accel_data_s[10] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|data_rd [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel_data_s[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(accel_data_s[10]));

// Location: LCCOMB_X14_Y7_N22
cycloneii_lcell_comb \accel_data~10 (
// Equation(s):
// \accel_data~10_combout  = (accel_data_s[10] & \get_data_done~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(accel_data_s[10]),
	.datad(\get_data_done~regout ),
	.cin(gnd),
	.combout(\accel_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data~10 .lut_mask = 16'hF000;
defparam \accel_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y7_N1
cycloneii_lcell_ff \accel_data_s[11] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|data_rd [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel_data_s[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(accel_data_s[11]));

// Location: LCCOMB_X14_Y7_N0
cycloneii_lcell_comb \accel_data~11 (
// Equation(s):
// \accel_data~11_combout  = (accel_data_s[11] & \get_data_done~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(accel_data_s[11]),
	.datad(\get_data_done~regout ),
	.cin(gnd),
	.combout(\accel_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data~11 .lut_mask = 16'hF000;
defparam \accel_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y7_N31
cycloneii_lcell_ff \accel_data_s[12] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|data_rd [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel_data_s[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(accel_data_s[12]));

// Location: LCCOMB_X14_Y7_N12
cycloneii_lcell_comb \accel_data~12 (
// Equation(s):
// \accel_data~12_combout  = (\get_data_done~regout  & accel_data_s[12])

	.dataa(vcc),
	.datab(\get_data_done~regout ),
	.datac(vcc),
	.datad(accel_data_s[12]),
	.cin(gnd),
	.combout(\accel_data~12_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data~12 .lut_mask = 16'hCC00;
defparam \accel_data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y7_N25
cycloneii_lcell_ff \accel_data_s[13] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|data_rd [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel_data_s[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(accel_data_s[13]));

// Location: LCCOMB_X14_Y7_N24
cycloneii_lcell_comb \accel_data~13 (
// Equation(s):
// \accel_data~13_combout  = (accel_data_s[13] & \get_data_done~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(accel_data_s[13]),
	.datad(\get_data_done~regout ),
	.cin(gnd),
	.combout(\accel_data~13_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data~13 .lut_mask = 16'hF000;
defparam \accel_data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y7_N27
cycloneii_lcell_ff \accel_data_s[14] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|data_rd [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel_data_s[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(accel_data_s[14]));

// Location: LCCOMB_X14_Y7_N26
cycloneii_lcell_comb \accel_data~14 (
// Equation(s):
// \accel_data~14_combout  = (accel_data_s[14] & \get_data_done~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(accel_data_s[14]),
	.datad(\get_data_done~regout ),
	.cin(gnd),
	.combout(\accel_data~14_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data~14 .lut_mask = 16'hF000;
defparam \accel_data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y7_N17
cycloneii_lcell_ff \accel_data_s[15] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|data_rd [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel_data_s[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(accel_data_s[15]));

// Location: LCCOMB_X14_Y7_N16
cycloneii_lcell_comb \accel_data~15 (
// Equation(s):
// \accel_data~15_combout  = (accel_data_s[15] & \get_data_done~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(accel_data_s[15]),
	.datad(\get_data_done~regout ),
	.cin(gnd),
	.combout(\accel_data~15_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data~15 .lut_mask = 16'hF000;
defparam \accel_data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[0]~I (
	.datain(\accel_data~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[0]));
// synopsys translate_off
defparam \accel_data[0]~I .input_async_reset = "none";
defparam \accel_data[0]~I .input_power_up = "low";
defparam \accel_data[0]~I .input_register_mode = "none";
defparam \accel_data[0]~I .input_sync_reset = "none";
defparam \accel_data[0]~I .oe_async_reset = "none";
defparam \accel_data[0]~I .oe_power_up = "low";
defparam \accel_data[0]~I .oe_register_mode = "none";
defparam \accel_data[0]~I .oe_sync_reset = "none";
defparam \accel_data[0]~I .operation_mode = "output";
defparam \accel_data[0]~I .output_async_reset = "none";
defparam \accel_data[0]~I .output_power_up = "low";
defparam \accel_data[0]~I .output_register_mode = "none";
defparam \accel_data[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[1]~I (
	.datain(\accel_data~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[1]));
// synopsys translate_off
defparam \accel_data[1]~I .input_async_reset = "none";
defparam \accel_data[1]~I .input_power_up = "low";
defparam \accel_data[1]~I .input_register_mode = "none";
defparam \accel_data[1]~I .input_sync_reset = "none";
defparam \accel_data[1]~I .oe_async_reset = "none";
defparam \accel_data[1]~I .oe_power_up = "low";
defparam \accel_data[1]~I .oe_register_mode = "none";
defparam \accel_data[1]~I .oe_sync_reset = "none";
defparam \accel_data[1]~I .operation_mode = "output";
defparam \accel_data[1]~I .output_async_reset = "none";
defparam \accel_data[1]~I .output_power_up = "low";
defparam \accel_data[1]~I .output_register_mode = "none";
defparam \accel_data[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[2]~I (
	.datain(\accel_data~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[2]));
// synopsys translate_off
defparam \accel_data[2]~I .input_async_reset = "none";
defparam \accel_data[2]~I .input_power_up = "low";
defparam \accel_data[2]~I .input_register_mode = "none";
defparam \accel_data[2]~I .input_sync_reset = "none";
defparam \accel_data[2]~I .oe_async_reset = "none";
defparam \accel_data[2]~I .oe_power_up = "low";
defparam \accel_data[2]~I .oe_register_mode = "none";
defparam \accel_data[2]~I .oe_sync_reset = "none";
defparam \accel_data[2]~I .operation_mode = "output";
defparam \accel_data[2]~I .output_async_reset = "none";
defparam \accel_data[2]~I .output_power_up = "low";
defparam \accel_data[2]~I .output_register_mode = "none";
defparam \accel_data[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[3]~I (
	.datain(\accel_data~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[3]));
// synopsys translate_off
defparam \accel_data[3]~I .input_async_reset = "none";
defparam \accel_data[3]~I .input_power_up = "low";
defparam \accel_data[3]~I .input_register_mode = "none";
defparam \accel_data[3]~I .input_sync_reset = "none";
defparam \accel_data[3]~I .oe_async_reset = "none";
defparam \accel_data[3]~I .oe_power_up = "low";
defparam \accel_data[3]~I .oe_register_mode = "none";
defparam \accel_data[3]~I .oe_sync_reset = "none";
defparam \accel_data[3]~I .operation_mode = "output";
defparam \accel_data[3]~I .output_async_reset = "none";
defparam \accel_data[3]~I .output_power_up = "low";
defparam \accel_data[3]~I .output_register_mode = "none";
defparam \accel_data[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[4]~I (
	.datain(\accel_data~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[4]));
// synopsys translate_off
defparam \accel_data[4]~I .input_async_reset = "none";
defparam \accel_data[4]~I .input_power_up = "low";
defparam \accel_data[4]~I .input_register_mode = "none";
defparam \accel_data[4]~I .input_sync_reset = "none";
defparam \accel_data[4]~I .oe_async_reset = "none";
defparam \accel_data[4]~I .oe_power_up = "low";
defparam \accel_data[4]~I .oe_register_mode = "none";
defparam \accel_data[4]~I .oe_sync_reset = "none";
defparam \accel_data[4]~I .operation_mode = "output";
defparam \accel_data[4]~I .output_async_reset = "none";
defparam \accel_data[4]~I .output_power_up = "low";
defparam \accel_data[4]~I .output_register_mode = "none";
defparam \accel_data[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[5]~I (
	.datain(\accel_data~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[5]));
// synopsys translate_off
defparam \accel_data[5]~I .input_async_reset = "none";
defparam \accel_data[5]~I .input_power_up = "low";
defparam \accel_data[5]~I .input_register_mode = "none";
defparam \accel_data[5]~I .input_sync_reset = "none";
defparam \accel_data[5]~I .oe_async_reset = "none";
defparam \accel_data[5]~I .oe_power_up = "low";
defparam \accel_data[5]~I .oe_register_mode = "none";
defparam \accel_data[5]~I .oe_sync_reset = "none";
defparam \accel_data[5]~I .operation_mode = "output";
defparam \accel_data[5]~I .output_async_reset = "none";
defparam \accel_data[5]~I .output_power_up = "low";
defparam \accel_data[5]~I .output_register_mode = "none";
defparam \accel_data[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[6]~I (
	.datain(\accel_data~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[6]));
// synopsys translate_off
defparam \accel_data[6]~I .input_async_reset = "none";
defparam \accel_data[6]~I .input_power_up = "low";
defparam \accel_data[6]~I .input_register_mode = "none";
defparam \accel_data[6]~I .input_sync_reset = "none";
defparam \accel_data[6]~I .oe_async_reset = "none";
defparam \accel_data[6]~I .oe_power_up = "low";
defparam \accel_data[6]~I .oe_register_mode = "none";
defparam \accel_data[6]~I .oe_sync_reset = "none";
defparam \accel_data[6]~I .operation_mode = "output";
defparam \accel_data[6]~I .output_async_reset = "none";
defparam \accel_data[6]~I .output_power_up = "low";
defparam \accel_data[6]~I .output_register_mode = "none";
defparam \accel_data[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[7]~I (
	.datain(\accel_data~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[7]));
// synopsys translate_off
defparam \accel_data[7]~I .input_async_reset = "none";
defparam \accel_data[7]~I .input_power_up = "low";
defparam \accel_data[7]~I .input_register_mode = "none";
defparam \accel_data[7]~I .input_sync_reset = "none";
defparam \accel_data[7]~I .oe_async_reset = "none";
defparam \accel_data[7]~I .oe_power_up = "low";
defparam \accel_data[7]~I .oe_register_mode = "none";
defparam \accel_data[7]~I .oe_sync_reset = "none";
defparam \accel_data[7]~I .operation_mode = "output";
defparam \accel_data[7]~I .output_async_reset = "none";
defparam \accel_data[7]~I .output_power_up = "low";
defparam \accel_data[7]~I .output_register_mode = "none";
defparam \accel_data[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[8]~I (
	.datain(\accel_data~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[8]));
// synopsys translate_off
defparam \accel_data[8]~I .input_async_reset = "none";
defparam \accel_data[8]~I .input_power_up = "low";
defparam \accel_data[8]~I .input_register_mode = "none";
defparam \accel_data[8]~I .input_sync_reset = "none";
defparam \accel_data[8]~I .oe_async_reset = "none";
defparam \accel_data[8]~I .oe_power_up = "low";
defparam \accel_data[8]~I .oe_register_mode = "none";
defparam \accel_data[8]~I .oe_sync_reset = "none";
defparam \accel_data[8]~I .operation_mode = "output";
defparam \accel_data[8]~I .output_async_reset = "none";
defparam \accel_data[8]~I .output_power_up = "low";
defparam \accel_data[8]~I .output_register_mode = "none";
defparam \accel_data[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[9]~I (
	.datain(\accel_data~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[9]));
// synopsys translate_off
defparam \accel_data[9]~I .input_async_reset = "none";
defparam \accel_data[9]~I .input_power_up = "low";
defparam \accel_data[9]~I .input_register_mode = "none";
defparam \accel_data[9]~I .input_sync_reset = "none";
defparam \accel_data[9]~I .oe_async_reset = "none";
defparam \accel_data[9]~I .oe_power_up = "low";
defparam \accel_data[9]~I .oe_register_mode = "none";
defparam \accel_data[9]~I .oe_sync_reset = "none";
defparam \accel_data[9]~I .operation_mode = "output";
defparam \accel_data[9]~I .output_async_reset = "none";
defparam \accel_data[9]~I .output_power_up = "low";
defparam \accel_data[9]~I .output_register_mode = "none";
defparam \accel_data[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[10]~I (
	.datain(\accel_data~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[10]));
// synopsys translate_off
defparam \accel_data[10]~I .input_async_reset = "none";
defparam \accel_data[10]~I .input_power_up = "low";
defparam \accel_data[10]~I .input_register_mode = "none";
defparam \accel_data[10]~I .input_sync_reset = "none";
defparam \accel_data[10]~I .oe_async_reset = "none";
defparam \accel_data[10]~I .oe_power_up = "low";
defparam \accel_data[10]~I .oe_register_mode = "none";
defparam \accel_data[10]~I .oe_sync_reset = "none";
defparam \accel_data[10]~I .operation_mode = "output";
defparam \accel_data[10]~I .output_async_reset = "none";
defparam \accel_data[10]~I .output_power_up = "low";
defparam \accel_data[10]~I .output_register_mode = "none";
defparam \accel_data[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[11]~I (
	.datain(\accel_data~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[11]));
// synopsys translate_off
defparam \accel_data[11]~I .input_async_reset = "none";
defparam \accel_data[11]~I .input_power_up = "low";
defparam \accel_data[11]~I .input_register_mode = "none";
defparam \accel_data[11]~I .input_sync_reset = "none";
defparam \accel_data[11]~I .oe_async_reset = "none";
defparam \accel_data[11]~I .oe_power_up = "low";
defparam \accel_data[11]~I .oe_register_mode = "none";
defparam \accel_data[11]~I .oe_sync_reset = "none";
defparam \accel_data[11]~I .operation_mode = "output";
defparam \accel_data[11]~I .output_async_reset = "none";
defparam \accel_data[11]~I .output_power_up = "low";
defparam \accel_data[11]~I .output_register_mode = "none";
defparam \accel_data[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[12]~I (
	.datain(\accel_data~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[12]));
// synopsys translate_off
defparam \accel_data[12]~I .input_async_reset = "none";
defparam \accel_data[12]~I .input_power_up = "low";
defparam \accel_data[12]~I .input_register_mode = "none";
defparam \accel_data[12]~I .input_sync_reset = "none";
defparam \accel_data[12]~I .oe_async_reset = "none";
defparam \accel_data[12]~I .oe_power_up = "low";
defparam \accel_data[12]~I .oe_register_mode = "none";
defparam \accel_data[12]~I .oe_sync_reset = "none";
defparam \accel_data[12]~I .operation_mode = "output";
defparam \accel_data[12]~I .output_async_reset = "none";
defparam \accel_data[12]~I .output_power_up = "low";
defparam \accel_data[12]~I .output_register_mode = "none";
defparam \accel_data[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[13]~I (
	.datain(\accel_data~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[13]));
// synopsys translate_off
defparam \accel_data[13]~I .input_async_reset = "none";
defparam \accel_data[13]~I .input_power_up = "low";
defparam \accel_data[13]~I .input_register_mode = "none";
defparam \accel_data[13]~I .input_sync_reset = "none";
defparam \accel_data[13]~I .oe_async_reset = "none";
defparam \accel_data[13]~I .oe_power_up = "low";
defparam \accel_data[13]~I .oe_register_mode = "none";
defparam \accel_data[13]~I .oe_sync_reset = "none";
defparam \accel_data[13]~I .operation_mode = "output";
defparam \accel_data[13]~I .output_async_reset = "none";
defparam \accel_data[13]~I .output_power_up = "low";
defparam \accel_data[13]~I .output_register_mode = "none";
defparam \accel_data[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[14]~I (
	.datain(\accel_data~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[14]));
// synopsys translate_off
defparam \accel_data[14]~I .input_async_reset = "none";
defparam \accel_data[14]~I .input_power_up = "low";
defparam \accel_data[14]~I .input_register_mode = "none";
defparam \accel_data[14]~I .input_sync_reset = "none";
defparam \accel_data[14]~I .oe_async_reset = "none";
defparam \accel_data[14]~I .oe_power_up = "low";
defparam \accel_data[14]~I .oe_register_mode = "none";
defparam \accel_data[14]~I .oe_sync_reset = "none";
defparam \accel_data[14]~I .operation_mode = "output";
defparam \accel_data[14]~I .output_async_reset = "none";
defparam \accel_data[14]~I .output_power_up = "low";
defparam \accel_data[14]~I .output_register_mode = "none";
defparam \accel_data[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[15]~I (
	.datain(\accel_data~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[15]));
// synopsys translate_off
defparam \accel_data[15]~I .input_async_reset = "none";
defparam \accel_data[15]~I .input_power_up = "low";
defparam \accel_data[15]~I .input_register_mode = "none";
defparam \accel_data[15]~I .input_sync_reset = "none";
defparam \accel_data[15]~I .oe_async_reset = "none";
defparam \accel_data[15]~I .oe_power_up = "low";
defparam \accel_data[15]~I .oe_register_mode = "none";
defparam \accel_data[15]~I .oe_sync_reset = "none";
defparam \accel_data[15]~I .operation_mode = "output";
defparam \accel_data[15]~I .output_async_reset = "none";
defparam \accel_data[15]~I .output_power_up = "low";
defparam \accel_data[15]~I .output_register_mode = "none";
defparam \accel_data[15]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
