verilog work "C:/Users/Jing Yun/Documents/mojo/502PropRand1/work/planAhead/502PropRand1/502PropRand1.srcs/sources_1/imports/verilog/counter_5.v"
verilog work "C:/Users/Jing Yun/Documents/mojo/502PropRand1/work/planAhead/502PropRand1/502PropRand1.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "C:/Users/Jing Yun/Documents/mojo/502PropRand1/work/planAhead/502PropRand1/502PropRand1.srcs/sources_1/imports/verilog/register_4.v"
verilog work "C:/Users/Jing Yun/Documents/mojo/502PropRand1/work/planAhead/502PropRand1/502PropRand1.srcs/sources_1/imports/verilog/propogate_3.v"
verilog work "C:/Users/Jing Yun/Documents/mojo/502PropRand1/work/planAhead/502PropRand1/502PropRand1.srcs/sources_1/imports/verilog/counter_2.v"
verilog work "C:/Users/Jing Yun/Documents/mojo/502PropRand1/work/planAhead/502PropRand1/502PropRand1.srcs/sources_1/imports/verilog/mojo_top_0.v"
