

================================================================
== Vitis HLS Report for 'RNI_Pipeline_NEURONS_LOOP_4'
================================================================
* Date:           Mon Oct 28 16:02:33 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.034 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- NEURONS_LOOP_4  |        4|        4|         1|          1|          1|     4|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.03>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%neuron_index = alloca i32 1"   --->   Operation 4 'alloca' 'neuron_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 16, i5 %neuron_index"   --->   Operation 5 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc31.i328"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%neuron_index_2 = load i5 %neuron_index" [src/RNI.cpp:131->src/RNI.cpp:36]   --->   Operation 7 'load' 'neuron_index_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 8 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.78ns)   --->   "%icmp_ln131 = icmp_eq  i5 %neuron_index_2, i5 20" [src/RNI.cpp:131->src/RNI.cpp:36]   --->   Operation 9 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131, void %for.inc31.i328.split, void %for.inc25.preheader.exitStub" [src/RNI.cpp:131->src/RNI.cpp:36]   --->   Operation 10 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%neuron_index_3_cast_cast_cast = sext i5 %neuron_index_2" [src/RNI.cpp:131->src/RNI.cpp:36]   --->   Operation 11 'sext' 'neuron_index_3_cast_cast_cast' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%neuron_index_3_cast_cast_cast_cast = zext i8 %neuron_index_3_cast_cast_cast" [src/RNI.cpp:131->src/RNI.cpp:36]   --->   Operation 12 'zext' 'neuron_index_3_cast_cast_cast_cast' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln131 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/RNI.cpp:131->src/RNI.cpp:36]   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/RNI.cpp:131->src/RNI.cpp:36]   --->   Operation 14 'specloopname' 'specloopname_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %neuron_index_3_cast_cast_cast_cast" [src/RNI.cpp:150->src/RNI.cpp:133->src/RNI.cpp:36]   --->   Operation 15 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (3.25ns)   --->   "%store_ln150 = store i16 0, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:150->src/RNI.cpp:133->src/RNI.cpp:36]   --->   Operation 16 'store' 'store_ln150' <Predicate = (!icmp_ln131)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_1 : Operation 17 [1/1] (1.78ns)   --->   "%add_ln131 = add i5 %neuron_index_2, i5 1" [src/RNI.cpp:131->src/RNI.cpp:36]   --->   Operation 17 'add' 'add_ln131' <Predicate = (!icmp_ln131)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln131 = store i5 %add_ln131, i5 %neuron_index" [src/RNI.cpp:131->src/RNI.cpp:36]   --->   Operation 18 'store' 'store_ln131' <Predicate = (!icmp_ln131)> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln131 = br void %for.inc31.i328" [src/RNI.cpp:131->src/RNI.cpp:36]   --->   Operation 19 'br' 'br_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 20 'ret' 'ret_ln0' <Predicate = (icmp_ln131)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.034ns
The critical path consists of the following:
	'alloca' operation ('neuron_index') [2]  (0.000 ns)
	'load' operation ('neuron_index', src/RNI.cpp:131->src/RNI.cpp:36) on local variable 'neuron_index' [6]  (0.000 ns)
	'add' operation ('add_ln131', src/RNI.cpp:131->src/RNI.cpp:36) [17]  (1.780 ns)
	'store' operation ('store_ln131', src/RNI.cpp:131->src/RNI.cpp:36) of variable 'add_ln131', src/RNI.cpp:131->src/RNI.cpp:36 on local variable 'neuron_index' [18]  (1.588 ns)
	blocking operation 1.666 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
