// Seed: 3350849604
macromodule module_0 (
    id_1
);
  output wire id_1;
  assign module_1.id_2 = 0;
  tri1 id_2 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd5
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  inout logic [7:0] id_5;
  inout wire id_4;
  output wire id_3;
  inout wire _id_2;
  output wire id_1;
  parameter [-1 : 1] id_6 = 1 | 1 | 1 | 1 == 1;
  module_0 modCall_1 (id_1);
endmodule
module module_2 (
    input uwire id_0,
    input wire  id_1,
    input wand  id_2
);
  logic id_4 = id_1, id_5;
  module_0 modCall_1 (id_4);
endmodule
