Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jun 14 00:56:41 2021
| Host         : DESKTOP-4JJ62M2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_top_control_sets_placed.rpt
| Design       : system_top
| Device       : xc7z045
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  1182 |
| Unused register locations in slices containing registers |  3909 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           39 |
|      2 |           15 |
|      3 |           42 |
|      4 |          132 |
|      5 |          113 |
|      6 |          118 |
|      7 |           16 |
|      8 |          102 |
|      9 |           44 |
|     10 |           37 |
|     11 |            2 |
|     12 |           25 |
|     13 |           11 |
|     14 |           14 |
|     15 |            4 |
|    16+ |          468 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           23185 |         6312 |
| No           | No                    | Yes                    |            3219 |         1015 |
| No           | Yes                   | No                     |            5478 |         2109 |
| Yes          | No                    | No                     |           11192 |         3763 |
| Yes          | No                    | Yes                    |            2981 |          872 |
| Yes          | Yes                   | No                     |            7892 |         2597 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                Clock Signal                                                                |                                                                                                                                                               Enable Signal                                                                                                                                                              |                                                                                                                                                                          Set/Reset Signal                                                                                                                                                                          | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_core/g_channel[0].i_channel/i_pnmon/i_pnmon/adc_valid_d_reg_0                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_core/g_channel[0].i_channel/i_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                                                                                                                        |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                                                                                                                                                            |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[1]                                                                                                                                                                                                                                        |                1 |              1 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[1]                                                                                                                                                                                                                                        |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_0                                                                                                                                                                                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |
| ~i_system_wrapper/system_i/sys_ps7/inst/SPI0_SCLK_O                                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_spi/spi_csn_s__0                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  i_system_wrapper/system_i/sys_ps7/inst/SPI0_SCLK_O                                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_spi/spi_csn_s__0                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length[3]_i_2_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__12_2                                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/up_xfer_toggle_i_2_n_0                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/clear                                                                                                                                                                                                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                                                                                                                                                          |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][4][5]_i_1_n_0                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                                                                                                                                                        |                1 |              1 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[0]_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[1]                                                                                                                                                                                                                                        |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[1]                                                                                                                                                                                                                                        |                1 |              1 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/last_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/cdc_sync_fifo_ram0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[1]                                                                                                                                                                                                                                        |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[1]                                                                                                                                                                                                                                        |                1 |              1 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/reset_sync_chain_0                                                                                                                                                                                                                                                                          |                1 |              1 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_rx_ctrl/sync_n                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_rx_ctrl/cgs_rst0                                                                                                                                                                                                                                                                                               |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[1]                                                                                                                                                                                                                                        |                1 |              1 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[1]                                                                                                                                                                                                                                        |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/FSM_sequential_state_reg[1][0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/reset_sync_chain_0                                                                                                                                                                                                                                                                        |                1 |              1 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/reset_sync_chain_0                                                                                                                                                                                                                                                                        |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__10_n_0                                                                                                                                                                                                                                          |                1 |              1 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_2_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0[0]                                                                                                                                                                                                                                         |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_1                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__13_n_0                                                                                                                                                                                                                                          |                1 |              1 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_core/g_channel[0].i_channel/i_pnmon/i_pnmon/adc_valid_d_reg_0                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_core/g_channel[1].i_channel/i_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                                                                                                                        |                1 |              1 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                       | i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                        |                2 |              2 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                                                                                                                                                         |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_xfer_init_reg_0                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_rd/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                                                            |                1 |              2 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_reset                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                                                                                                                                                        |                1 |              2 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/core_reset                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1                                                                                  |                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                    |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[0]                                                                                                                                                                                                                                        |                1 |              2 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst                                                                                                                                                                                                                                                           |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                                                                                                                                                          |                1 |              2 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                                                                                                     |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[0]                                                                                                                                                                                                                                        |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[1]                                                                                                                                                                                                                                        |                1 |              3 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                                                           |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_core_preset                                                                                                                                                                                                                                                                                                   |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__6_n_0                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                                                                       |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__1_n_0                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                                                                                                       |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__3_n_0                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                                                                                       |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[1]                                                                                                                                                                                                                                        |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[0]                                                                                                                                                                                                                                        |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[0]                                                                                                                                                                                                                                        |                2 |              3 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_reset_vector[2]_i_1_n_0                                                                                                                                                                                                                                                                       |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][4][5]_i_1_n_0                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[0]                                                                                                                                                                                                                                        |                2 |              3 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                                                                                                      |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__4_n_0                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                                                                       |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                                                                                                                                                        |                1 |              3 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/id0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                    |                2 |              3 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/reb                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                                                                                                      |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[0]                                                                                                                                                                                                                                        |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                                                                                                                                                        |                2 |              3 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/up_reset_vector[2]_i_1_n_0                                                                                                                                                                                                                                                                       |                1 |              3 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/up_xfer_toggle_i_2_n_0                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/clear                                                                                                                                                                                                                                                           |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[0]                                                                                                                                                                                                                                        |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[1]                                                                                                                                                                                                                                        |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                                                                                                                                                        |                2 |              3 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_core_preset                                                                                                                                                                                                                                                                                                   |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__5_n_0                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                                                                                                       |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[1]                                                                                                                                                                                                                                        |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[1]                                                                                                                                                                                                                                        |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                                                                                                                                                        |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                                                                                                                                                        |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__0_n_0                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                                                                       |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[1]                                                                                                                                                                                                                                        |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[1]                                                                                                                                                                                                                                        |                1 |              3 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/up_mmcm_preset                                                                                                                                                                                                                                                                                          |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                                                                                                                                                        |                2 |              3 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/eof_reset                                                                                                                                                                                                                                                                                                        |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[1]                                                                                                                                                                                                                                        |                2 |              3 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_core_preset                                                                                                                                                                                                                                                               |                1 |              3 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/up_core_preset                                                                                                                                                                                                                                                               |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__2_n_0                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                                                                       |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                                                                                                                                                        |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                                                                                                                                                        |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[0]                                                                                                                                                                                                                                        |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                                               |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[2]_2                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                    |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__24_2                                                                                                                                                                                                                                           |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___84_n_0                                                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP0_RVALID                                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/E[0]                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_2                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                    |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_1                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_rep__0_3                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                    |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/po_rd_wait_r[3]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/sm_ns                                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                                                                                                                                                            |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[9]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                    |                2 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                            | i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                             |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r[3]_i_1_n_0                                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                                                                                                                                                         |                2 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id0                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/oclkdelay_calib_done_r_reg_3                                                                                                                                                         |                3 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_hdata[15]_i_1_n_0                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_cnt_r[3]_i_1_n_0                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0[0]                                                                                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                                                                                                           |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r[3]_i_2_n_0                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                                                                                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__26_2[0]                                                                                                                                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                                               |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_1[0]                                                                                                                                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/E[0]                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_done_r4_reg_0[0]                                                                                                                                                                    |                3 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_axi/up_adc_sync0                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/p_0_in                                                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[0]                                                                                                                                                                                                                                        |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_rstgen/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                            |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_dqs_cnt_r[3]_i_1_n_0                                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[0]                                                                                                                                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i___35_n_0                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_axi/up_waddr_int_reg[4]_5[0]                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_axi/up_waddr_int_reg[3]_3[0]                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/FSM_sequential_bufctrl[2]_i_2_n_0                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_spdif_tx_core/U0/pl330_dma_gen.fifo/fifo/config_reg_reg[1]                                                                                                                                                                                                                                                                           |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon/p_0_in                                                                                                                                                                                                                                                           |                2 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/p_0_in                                                                                                                                                                                                                                                           |                2 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_response_manager/burst_pointer_end[3]_i_1_n_0                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/do_reset                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/wait_cnt_r[3]_i_1__1_n_0                                                                                                                                                               |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/do_reset                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                                             |                3 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                 |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                                                                        |                2 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/p_0_in                                                                                                                                                                                                                                                                                               |                2 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/do_reset                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_toggle_i_1_n_0                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst                                                                                                                                                                                                                                                                                               |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id0                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                                                                                                                                                         |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/init_calib_complete_reg                                                                                                                                                                                           |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/E[0]                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                                                                                                            |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length[3]_i_2_n_0                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length                                                                                                                                                                                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/last_burst_len0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_2_n_0                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length                                                                                                                                                                                                                                                             |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_last_reg_0                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_store_and_forward/id0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                    |                2 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_store_and_forward/E[0]                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                                                                |                4 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                                                                                                           |                2 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_req_gen/id                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/src_last_beat                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id0                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                                                                      |                3 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_waddr_int_reg[0]_0[0]                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                                             |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_waddr_int_reg[0]_0[0]                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                                             |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_data_r[1]_i_1_n_0                                                                                                                                                                                             |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_waddr_int_reg[5]_0[0]                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                                             |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_req_gen/id                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/cdc_sync_fifo_ram0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                                                                                                                                                          |                2 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/bl_valid0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/dma_wren_s                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_dacfifo_bypass/dma_rst                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/SR[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/src_last_beat                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_req_gen/id                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                                                                                                      |                2 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_req_gen/E[0]                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                                                                                                      |                2 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/E[0]                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_last_reg_0                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_pll_rst_cnt[3]_i_1_n_0                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_rst_cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_waddr_int_reg[0]_0[0]                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                                                           |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p3_sign_reg                                                                                                                                                                                                                                                             |                3 |              4 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/d_data_cntrl_int_reg[73]                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/d_data_cntrl_int_reg[73]                                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_cgs/SR[0]                                                                                                                                                                                                                                                                                   |                3 |              4 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_cgs/SR[0]                                                                                                                                                                                                                                                                                   |                4 |              4 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[1].i_lane/i_cgs/SR[0]                                                                                                                                                                                                                                                                                   |                4 |              4 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_cgs/SR[0]                                                                                                                                                                                                                                                                                   |                4 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/last_eot_reg_2[0]                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                                                                                                      |                2 |              4 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_core/rx_ip_sof_hold[3]_i_1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/d_xfer_toggle_i_1_n_0                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                                                                                           |                1 |              4 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status/d_xfer_toggle_i_1_n_0                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                                                                                           |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/m_axis_raddr_reg_2[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/d_xfer_toggle_i_1_n_0                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                                                                                           |                1 |              4 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_adc_if/i_xfer_status/up_xfer_toggle_s                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg_4[0]                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__11_n_0                                                                                                                                                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg_4[0]                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                                                                                                                                                          |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                                                                         |                3 |              4 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_rx_ctrl/ifs_rst[3]_i_1_n_0                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_rx_ctrl/cgs_rst0                                                                                                                                                                                                                                                                                               |                1 |              4 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_rx_ctrl/en_align_i_1_n_0                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_rx_ctrl/cgs_rst0                                                                                                                                                                                                                                                                                               |                2 |              4 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/i_cdc_cfg/i_sync_out/E[0]                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                    |                2 |              4 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd_rstgen/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                                                                                                                                                        |                3 |              4 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst/i_tx_ctrl/cgs_enable0                                                                                                                                                                                                                                                                                            |                3 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_waddr_int_reg[5]_2[0]                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst/i_tx_ctrl/ilas_reset                                                                                                                                                                                                                                                                                             |                2 |              4 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_dacfifo_bypass/dac_mem_rea_s                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9144_jesd_rstgen/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_rst_cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst/i_tx_ctrl/cgs_enable5_out                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst/i_tx_ctrl/cgs_enable0                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_pll_rst_cnt[3]_i_1_n_0                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_5[0]                                                                                                                                                                                                                                        |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1__0_n_0                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[0]                                                                                                                                                                                                                                        |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                                                                                                                                                                |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0                                                                                                                                                                                                                                               |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[3]_4                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                                                                                                               |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_2_n_0                                                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                                                                                                               |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                                                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/p_1_in                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                                                                                                                                                   |                2 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                                                                                                                                                   |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][4][5]_i_1_n_0                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[1]                                                                                                                                                                                                                                        |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                                                                                                            |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r0                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r[5]_i_1_n_0                                                                                                                                                                    |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_ready                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                    |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                    |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[0]                                                                                                                                                                                                                                        |                4 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                                                                                                            |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                                                                                                                                            |                1 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                               | i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                        |                2 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                             | i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                        |                2 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_dma_if/dma_waddr_rel_t_s                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_dma_if/i_mem_asym/clear                                                                                                                                                                                                                                                                                           |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0                                                                                                                                                                                                                                                                          |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                                                                                                            |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                                                                                                            |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__3_n_0                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                                                       |                1 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/E[0]                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                                                                                                      |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[1]_1[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/bit_cnt                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/clk_cnt1                                                                                                                                                                                                                                                                                                       |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                                                       |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_3[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                    |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                                                                                                            |                1 |              5 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/core_reset_all                                                                                                                                                                                                                                                                                   |                1 |              5 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/dac_sync_count[4]_i_1_n_0                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i___83_n_0                                                                                                                                                                                                                                                                                   |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                                                                                                            |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/reset_scan                                                                                                                                                                           |                4 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                                                                                                                                                        |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[1]_0[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                    |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                                                                                                        |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                                                                                                            |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                                                                                                       |                1 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_axi/p_1_in                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                          |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_1[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_4[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                    |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_2[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_0[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                    |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_5[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                                                                                                                                                        |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                                                                                                                                                        |                2 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/id0                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                                                                                                      |                2 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                          |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___63_n_0                                                                                                                                                                                                                                                   |                4 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__6_n_0                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                 |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                                                                                                                                                        |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                                                                                                                                                        |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__5_n_0                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_adc_if/i_xfer_status/d_xfer_toggle_i_1_n_0                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_rd/axi_drst                                                                                                                                                                                                                                                                                                       |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[0]                                                                                                                                                                                                                                        |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_rd/axi_dvalid                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_rd/axi_drst                                                                                                                                                                                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                                     | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                2 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                   | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                                                                                                                                                        |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__4_n_0                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                                       |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                                                                                                     |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                                                                                                                                                        |                5 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                                                                                                                |                2 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                                                              |                1 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/p_1_in                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                                                                                                                                                                                        |                2 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_ready                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                    |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__11_n_0                                                                                                                                                                                                                                          |                2 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_store_and_forward/id0                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                                                                                                                                                         |                2 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_waddr_int_reg[1]_0[0]                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                2 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/cdc_sync_fifo_ram0                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                                                                                                                                                         |                2 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_waddr_int_reg[0]_1[0]                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                1 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_waddr_int_reg[0]_0[0]                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                1 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                2 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_waddr_int_reg[0]_2[0]                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                                             |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                                                                                                                                            |                2 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_waddr_int_reg[3]_0[0]                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                                             |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                                                                                                            |                1 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_waddr_int_reg[3]_1[0]                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                                             |                1 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_waddr_int_reg[4]_0[0]                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                                             |                1 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_waddr_int_reg[6]_0[0]                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                                             |                2 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_waddr_int_reg[4]_2[0]                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                                             |                2 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/p_1_in                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                                             |                2 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                                             |                1 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/i_cdc_cfg/i_sync_in/E[0]                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                    |                2 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/p_1_in                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                                             |                2 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                                             |                2 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_waddr_int_reg[4]_0[0]                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                                             |                1 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_0_in                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[9]_i_1_n_0                                                                                                                                                          |                2 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[0]_0                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                                                                                                      |                4 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                                                                                                                                                        |                2 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                                                                                                                                                                                        |                2 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_ready                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/id0                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                                                                                                      |                1 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                                                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                                                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                                               |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axvalid_reg[0]                                                                                                                                                                                                                    |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                                                                                                                             |                1 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                                                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                                                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                1 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                2 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_waddr_int_reg[0]_1[0]                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                1 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/p_0_in                                                                                                                                                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_waddr_int_reg[5]_2[0]                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                                                                                                                         |                4 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/p_0_in                                                                                                                                                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_reset_all                                                                                                                                                                                                                                                                                   |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                                                                                                                                                        |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3_repN_3                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                    |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___14_n_0                                                                                                                                                                                                                                                   |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                    |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___16_n_0                                                                                                                                                                                                                                                   |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_edge_pb[23]_i_1_n_0                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                                                      |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_2                                                                                                                                                                                                    |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_edge_pb[41]_i_1_n_0                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                                                      |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/pop_si_data                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                                                                             |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_1_n_0                                                                                                                                                                                                 |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_tap_cnt0                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                    |                4 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_2_n_0                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_1_n_0                                                                                                                                                     |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                                                                                                   |                4 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stg3_init_val_reg[4][0]                                                                                                                                                                               |                4 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_2_n_0                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_1_n_0                                                                                                                                                     |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_dma_if/axi_waddr_rel                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_rd/axi_drst                                                                                                                                                                                                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_1_in                                                                                                                                                                            |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[0]                                                                                                                                                                                                                                        |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                                                                                                                                                          |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_rstgen/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_rstgen/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                                      |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg_0                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__10_n_0                                                                                                                                                                                                                                          |                3 |              6 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_rewind_req_fifo/E[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                                                                                                                                                        |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[1]                                                                                                                                                                                                                                        |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_2_n_0                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_1_n_0                                                                                                                                                    |                4 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                                                                                                                                                        |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                                                                                                                                            |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][1][5]_i_1_n_0                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                                                                                                                                                            |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][6][5]_i_1_n_0                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                                                                                                                                            |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][4][5]_i_1_n_0                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                                                                                                                                            |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                                                                                                                                                            |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][5][5]_i_1_n_0                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                                                                                                                                                            |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                                                                                                                                            |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                                                                                                                                            |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][7][5]_i_1_n_0                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                                                                                                                                                            |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                                                                                                                                            |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg3_r[5]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                    |                4 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0[0]                                                                                                                                                                                                                                         |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/oneeighty2fuzz_ns                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/E[1]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                    |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_2_n_0                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                                                      |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r0                                                                                                                                                                                    |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_2_n_0                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_1_n_0                                                                                                                                                      |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__13_n_0                                                                                                                                                                                                                                          |                4 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_2_n_0                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_1_n_0                                                                                                                                                     |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/E[2]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_2_n_0                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_1_n_0                                                                                                                                                    |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_edge_pb[47]_i_1_n_0                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                                                      |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_2_n_0                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_1_n_0                                                                                                                                                     |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_edge_pb[11]_i_1_n_0                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                                                      |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[2]_1                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_2_n_0                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_1_n_0                                                                                                                                                    |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_0[0]                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0[0]                                                                                                                                                                                                                                         |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_2_n_0                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_1_n_0                                                                                                                                                    |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_2_n_0                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_1_n_0                                                                                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/p_0_in                                                                                                                                                                                                                                                         |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_2_n_0                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_1_n_0                                                                                                                                                     |                2 |              6 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_jesd_rstgen/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9144_jesd_rstgen/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                          |                1 |              6 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/sys_rstgen/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/sys_rstgen/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                                      |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_2_n_0                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_1_n_0                                                                                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_2_n_0                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_1_n_0                                                                                                                                                    |                3 |              6 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                                                                                                      |                1 |              6 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                        |                5 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[1]                                                                                                                                                                                                                                        |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_edge_pb[17]_i_1_n_0                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                                                      |                4 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0[0]                                                                                                                                                                                                                                         |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_2_n_0                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_1_n_0                                                                                                                                                    |                3 |              6 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/p_0_in                                                                                                                                                                                                                                                                                             |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                    |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_trail                                                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0[0]                                                                                                                                                                                                                                         |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                                                                                                                                                        |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_2_n_0                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_1_n_0                                                                                                                                                    |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_2_n_0                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_1_n_0                                                                                                                                                     |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_2_n_0                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_1_n_0                                                                                                                                                     |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg2_tap_cnt0                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                                                                                                                                                            |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_0[0]                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                    |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                                                                                                                                                            |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                                                                                                                         |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_2_n_0                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_1_n_0                                                                                                                                                      |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim0                                                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim[5]_i_1_n_0                                                                                                                                                              |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_1[0]                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                    |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_lead                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                                                                                                   |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                                                                                                                                                       |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_2_n_0                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_1_n_0                                                                                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_2_n_0                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_1_n_0                                                                                                                                                      |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_2_n_0                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_1_n_0                                                                                                                                                    |                3 |              6 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_dma_if/dma_rst                                                                                                                                                                                                                                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_0[0]                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                                                                         |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                                                                                                                         |                4 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_edge_pb[29]_i_1_n_0                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                                                      |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_2_n_0                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_1_n_0                                                                                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_2[0]                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim0                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim[5]_i_1_n_0                                                                                                                                                               |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_2_n_0                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_1_n_0                                                                                                                                                     |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                                                                                                                                                            |                3 |              6 |
|  i_system_wrapper/system_i/sys_ps7/inst/SPI0_SCLK_O                                                                                        | i_spi/sel                                                                                                                                                                                                                                                                                                                                | i_spi/spi_csn_s__0                                                                                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt                                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                                                                                                                                                            |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                    |                4 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_22_out                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[0]                                                                                                                                                                                                                                        |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0[0]                                                                                                                                                                                                                                         |                4 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0[0]                                                                                                                                                                                                                                         |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/fuzz2zero_r[5]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_2_n_0                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_1_n_0                                                                                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_3[0]                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/prev_samp_r_reg[1][0]                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                    |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_ns                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                                                                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_1_n_0                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[0]                                                                                                                                                                                                                                        |                4 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                                                      |                2 |              6 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_core/g_channel[0].i_channel/i_pnmon/i_pnmon/adc_valid_d_reg_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[0]                                                                                                                                                                                                                                        |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                                                                                                                 |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/right_edge_pb                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_1_n_0                                                                                                                                                     |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                                                                                                                         |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_edge_pb[35]_i_1_n_0                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                                                      |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_4[0]                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                          |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                                                                                                      |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_2_n_0                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_1_n_0                                                                                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                                                                           | i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                        |                4 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_reset                                                                                                                                                                                                                                                                                                      |                2 |              7 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                 |                1 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                                                                                                                 |                2 |              7 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_response_manager/burst_pointer_end[3]_i_1_n_0                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length[6]_i_1_n_0                                                                                                                                                                                                                                         |                2 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___23_n_0                                                                                                                                                                                                                                                   |                2 |              7 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_user_ready_cnt[6]_i_1_n_0                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                2 |              7 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_axi/up_waddr_int_reg[0]_0                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/p_0_in                                                                                                                                                                                                                                                                       |                1 |              7 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_axi/up_adc_dfmt_se0                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/p_0_in                                                                                                                                                                                                                                                                       |                1 |              7 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status/p_0_in                                                                                                                                                                                                                                           |                2 |              7 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/p_0_in                                                                                                                                                                                                                                                         |                2 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/pop_si_data                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__10_n_0                                                                                                                                                                                                                                          |                3 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/data_cnt_ns                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/data_cnt_r[7]_i_1_n_0                                                                                                                                                                 |                2 |              7 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status/p_0_in                                                                                                                                                                                                                                           |                2 |              7 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/p_0_in                                                                                                                                                                                                                                                                                        |                2 |              7 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_user_ready_cnt[6]_i_1_n_0                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                2 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1_n_0                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                                       |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                                       |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                                                                                                           |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                                                                                                           |                2 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                        |                4 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                                                                      |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                                                                                                           |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__1_n_0                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                                                                                                           |                2 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                                                                      |                1 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                                                                      |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                                                       |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                                                       |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                                                       |                2 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_waddr_int_reg[0]_1[0]                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_waddr_int_reg[1]_0[0]                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                                                       |                2 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/id0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_waddr_int_reg[3]_2[0]                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                           | i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                                              |                2 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_waddr_int_reg[4]_1[0]                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                                             |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                                                                                                                                            |                5 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_waddr_int_reg[4]_3[0]                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0[0]                                                                                                                                                                                                                                         |                7 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                                                  | i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                        |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                                               |                2 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                                                  | i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                        |                2 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                                                                  | i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                        |                4 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_axi/up_waddr_int_reg[2]_1[0]                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/p_0_in                                                                                                                                                                                                                                                                       |                3 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                                                  | i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                        |                3 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_axi/E[0]                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/p_0_in                                                                                                                                                                                                                                                                       |                2 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                                                  | i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                        |                2 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                                                   | i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                        |                3 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                                                  | i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                        |                3 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                                                  | i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                        |                3 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/frame_cnt_0                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/clk_cnt1                                                                                                                                                                                                                                                                                                       |                2 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0                                                                                                                                            |                6 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                                                                                                                                                        |                6 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                                                                       |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                                                                       |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                                                                                                       |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                                                                       |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                                                                                                       |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                                                                       |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                                                                                       |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                                                                |                7 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_axis_inf/E[0]                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_rd/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                                                            |                3 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/E[0]                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                1 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_dma_if/axi_raddr_rel_t_s                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_rd/axi_drst                                                                                                                                                                                                                                                                                                       |                2 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_waddr_int_reg[5]_0[0]                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_rel_toggle_s                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_rd/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                                                            |                2 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                      |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                                       |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                                       |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                                       |                3 |              8 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                                                           |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p_1_in                                                                                                                                                                                                                                                                  |                3 |              8 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                                                           |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p3_data_reg_n_0_[24]                                                                                                                                                                                                                                                    |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                                       |                2 |              8 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                                                           |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p3_data_reg_n_0_[24]                                                                                                                                                                                                                                                     |                2 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_waddr_int_reg[5]_3[0]                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                2 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_waddr_int_reg[5]_1[0]                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg_5[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                                                                                                                                                          |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                                                                                                    |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/done_ns                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samp_wait_r[7]_i_1_n_0                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                                                                                                                                                         |                3 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_vindex[7]_i_1_n_0                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                2 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                      |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_0[0]                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/qcntr_ns__0                                                                                                                                                                                                                                                             |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                                                                                                                                                                |                5 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                                                      |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_cdata[15]_i_1_n_0                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                2 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_dma_if/dma_rd_s                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_dma_if/i_mem_asym/clear                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_1                                                                                                                                                                                                    |                4 |              8 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                                                                                           |                3 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_reset_core_reg[0]                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                                             |                3 |              8 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                                                                                           |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[7]_i_2_n_0                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                                                                                                                                                                |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_18[0]                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                                                                |                1 |              8 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_adc_if/E[0]                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_37[0]                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                                                                |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_46[0]                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                                                                |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_8[0]                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/SR[0]                                                                                                                                                                           |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_57[0]                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                                                                |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_sel_r_reg[0]                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                                                                |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_sel_r_reg_0[0]                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                                                                |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_sel_r_reg_1[0]                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                                                                |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                                       |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__2_n_0                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                                       |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__3_n_0                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                                       |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                                       |                2 |              8 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/dac_sync_int_reg_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                                                       |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__4_n_0                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                                                       |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                                                                                                           |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__0_n_0                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                                                                                                                                           |                2 |              8 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst/i_tx_ctrl/lmfc_edge_d1                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst/i_tx_ctrl/ilas_reset                                                                                                                                                                                                                                                                                             |                3 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/clear                                                                                                                                                                                                                                                                                               |                2 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[0]                                                                                                                                                                                                                                        |                3 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/clear                                                                                                                                                                                                                                                           |                3 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/p_1_in                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                                                                                                                                              |                3 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/response_dest_ready_reg[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                    |                4 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/p_1_in                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                                                                                                                                              |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                    |                4 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/clear                                                                                                                                                                                                                                             |                3 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/E[0]                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/SR[0]                                                                                                                                                                                                                                                         |                3 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/tick_counter                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/clk_cnt[8]_i_1_n_0                                                                                                                                                                                                                                                                                             |                2 |              9 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/adc_rel_enable                                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                            |                2 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_dma_if/i_mem_asym/clear                                                                                                                                                                                                                                                                                           |                5 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][7][5]_i_1_n_0                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[0]                                                                                                                                                                                                                                        |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                                                                                                                                            |                6 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_fs                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst                                                                                                                                                                                                                                                                                               |                4 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/E[0]                                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst                                                                                                                                                                                                                                                                                               |                2 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                                                                       | i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                        |                3 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_waddr_int_reg[4]_1[0]                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                                             |                2 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                                                                                                                         |                3 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/clear                                                                                                                                                                                                                                             |                2 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_waddr_int_reg[5]_1[0]                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                                                                         |                3 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/p_1_in                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                                                                                                                                                                                        |                2 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/E[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                    |                3 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                         | i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                        |                4 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/state                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                                                                                                                                                                                        |                2 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_5                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__13_n_0                                                                                                                                                                                                                                          |                4 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][5][5]_i_1_n_0                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[0]                                                                                                                                                                                                                                        |                3 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/state                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                                                                                                                                              |                4 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_waddr_int_reg[3]_1[0]                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                2 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                      |                2 |              9 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                                                           | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr[9]_i_1_n_0                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst                                                                                                                                                                                                                                                                                               |                3 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/state                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                                                                                                                                              |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                                                                                                                                         |                2 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/clear                                                                                                                                                                                                                                                           |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg2_r[8]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                    |                2 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl/clear                                                                                                                                                                                                                                             |                2 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle_i_2_n_0                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl/clear                                                                                                                                                                                                                                             |                2 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle_i_2_n_0                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/clear                                                                                                                                                                                                                                             |                2 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_dma_if/dma_raddr_rel                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_dma_if/i_mem_asym/clear                                                                                                                                                                                                                                                                                           |                2 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/clear                                                                                                                                                                                                                                             |                2 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/clk_cnt1                                                                                                                                                                                                                                                                                                       |                6 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                                                                                                                                    |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                                                                                                                |                3 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/i_address_sync/ctrl_enable_reg                                                                                                                                                                                                                                       |                5 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                                                                                                                                               |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/zero_r[9]_i_1_n_0                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                                                                                                                                    |                2 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                6 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0] | i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         | i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i___34_n_0                                                                                                                                                                                                                                                                                   |                4 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                3 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/p_1_in                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                3 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                 |                3 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                               | i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                2 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                                                                      |                5 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                                                                      |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[510]_i_1_n_0                                                                                                                                                                   |                4 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                 |                3 |             10 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_rx_ctrl/sel                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_rx_ctrl/deglitch_counter[9]_i_1_n_0                                                                                                                                                                                                                                                                            |                3 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                 |                4 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                                                                         |                4 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/oneeighty_ns                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                                                                                                                                    |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1_n_0                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                                                                       |                4 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                                                                                                                              |                7 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                 |                4 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_rdata_d[29]_i_1__0_n_0                                                                                                                                                                                                                                                                                     |                2 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                                                                                                                                             |                3 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                                                                                                                                             |                3 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                 |                2 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/p_1_in                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                2 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_rdata_d[29]_i_1__0_n_0                                                                                                                                                                                                                                                                                     |                2 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                 |                3 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/i_address_sync/ctrl_enable_reg                                                                                                                                                                                                                                     |                3 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                 |                4 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                                                                                                                                              |                3 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                 |                4 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                                                                                                                                                     |                5 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                             |                3 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                                                                                                                                              |                3 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                                                                                                                                                       |                4 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                                                                                                                   |                6 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                                                                                                                         |               10 |             11 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                             |                7 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_hindex[11]_i_1_n_0                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__26_1                                                                                                                                                                                                                                           |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_0[0]                                                                                                                                                                                                                                        |                4 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_waddr_int_reg[1]_1[0]                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                                             |                3 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/p_1_in_0                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                                             |                4 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_3[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                    |                6 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_waddr_int_reg[3]_0[0]                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r0                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__26_1                                                                                                                                                                                                                                           |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_22_out                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[0]                                                                                                                                                                                                                                        |                2 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                3 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                    |                2 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                                                                                                                                                            |                9 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                    |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_reg_0[0]                                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0[0]                                                                                                                                                                                                                                         |                3 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                             |                7 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg                                                                                                                                                                                                  |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                                                                                                       |                3 |             12 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_lane_latency_monitor/sel                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_rx_ctrl/latency_monitor_reset                                                                                                                                                                                                                                                                                  |                3 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/p_1_in_0                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                                             |                4 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                    |               12 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                    |                6 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_right_edge                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                                                      |                7 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                4 |             12 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/core_reset                                                                                                                                                                                                                                                                                       |                7 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_6_in                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                                                                             |                2 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0                        |                                                                                                                                                                                                                                                                                                                                          | sys_rst_IBUF                                                                                                                                                                                                                                                                                                                                                       |                4 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_3                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__13_n_0                                                                                                                                                                                                                                          |                6 |             13 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                    |                4 |             13 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/E[0]                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_rx_ctrl/latency_monitor_reset                                                                                                                                                                                                                                                                                  |                5 |             13 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/E[0]                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_rx_ctrl/latency_monitor_reset                                                                                                                                                                                                                                                                                  |                3 |             13 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_spdif_tx_core/U0/pl330_dma_gen.fifo/fifo/config_reg_reg[1]                                                                                                                                                                                                                                                                           |                5 |             13 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/E[0]                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_rx_ctrl/latency_monitor_reset                                                                                                                                                                                                                                                                                  |                3 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/rst_tmp                                                                                                                                                                                                           |               10 |             13 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[1].i_lane/E[0]                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_rx_ctrl/latency_monitor_reset                                                                                                                                                                                                                                                                                  |                3 |             13 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1_n_0                                                                                                                                    | i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                      |                7 |             13 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[3].i_up_rx_lane/i_cdc_status_ready/E[0]                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_reset_synchronizer_vector_reg[0]_0[0]                                                                                                                                                                                                                                                         |                5 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/lim_nxt_state                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0[0]                                                                                                                                                                                                                                         |                9 |             14 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_cdc_status_ready/E[0]                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_reset_synchronizer_vector_reg[0]_0[0]                                                                                                                                                                                                                                                         |                5 |             14 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[2].i_up_rx_lane/i_cdc_status_ready/E[0]                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_reset_synchronizer_vector_reg[0]_0[0]                                                                                                                                                                                                                                                         |                4 |             14 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_axi/p_1_in_0                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                          |                6 |             14 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_axi/p_1_in                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/p_0_in                                                                                                                                                                                                                                                                       |                3 |             14 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_axi/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                                                                                                            |                6 |             14 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                    |                2 |             14 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_axi/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                                                                                              |                4 |             14 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                    |                5 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_calib_start_int_reg_0                                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_ref_cnt[0]_i_1_n_0                                                                                                                                                                                         |                4 |             14 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/p_1_in_0                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                                                                                                                                                   |                5 |             14 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/p_1_in_1                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                                                              |                4 |             14 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_cdc_status_ready/E[0]                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_reset_synchronizer_vector_reg[0]_0[0]                                                                                                                                                                                                                                                         |                3 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                                                                                                                                                            |                8 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                                                                                                                         |                5 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[0]_12[0]                                                                                                                                                                                                              |                5 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0 |                                                                                                                                                                                                                                                                                                                                          | sys_rst_IBUF                                                                                                                                                                                                                                                                                                                                                       |                4 |             15 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_info_write                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_axi/up_waddr_int_reg[4]_2[0]                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                          |                4 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_axi/up_waddr_int_reg[4]_7[0]                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                          |                5 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_if_empty_r_reg[0]                                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rstdiv0_sync_r1_reg_rep__28[0]                                                                                                                                                                                       |                3 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_waddr_int_reg[4]_1[0]                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                                                              |                8 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_waddr_int_reg[0]_0[0]                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                                                              |                9 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_axi/up_waddr_int_reg[0]_0[0]                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                          |                6 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon/up_count0                                                                                                                                                                                                                                                                            |                4 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_waddr_int_reg[2]_0[0]                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                                             |                7 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_fifo/inst/dma_lastaddr_g                                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9144_fifo/inst/dma_rst_int_s                                                                                                                                                                                                                                                                                                       |                3 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_axi/up_waddr_int_reg[2]_1[0]                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                          |                5 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/src_last_beat                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/src_last_beat                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                                                           |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_n_0                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/up_count0                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_axi/up_waddr_int_reg[4]_3[0]                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                          |                5 |             16 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                                                           | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_n_0                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                                                                         |                7 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/p_0_in0                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_sdata[15]_i_1_n_0                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                2 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_waddr_int_reg[1]_3[0]                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                                             |                2 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                                                                                                       |                5 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                                               |                5 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_edata[15]_i_1_n_0                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                2 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_waddr_int_reg[1]_5[0]                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon/up_count0                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/src_last_beat                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr[15]_i_1_n_0                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count0                                                                                                                                                                                                                                                                            |                4 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/E[0]                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                                                                                                                                                   |                4 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count0                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_tx_ready_int_reg_0[0]                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                3 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_3/up_ready_int_reg_0[0]                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                4 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_7/up_ready_int_reg_0[0]                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                6 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_7/up_ready_int_reg_0[0]                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                3 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_ich_enb_reg_0[0]                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                5 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_ich_enb_reg_1[0]                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                4 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_ich_enb_reg_2[0]                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                3 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_ich_enb_reg_3[0]                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                3 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_ich_enb_reg_4[0]                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                4 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_ich_enb_reg_5[0]                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                4 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_ich_enb_reg_6[0]                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                3 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_ich_enb_reg_7[0]                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                4 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_ich_enb_reg_8[0]                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                4 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/E[0]                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                6 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_fifo/inst/dma_rst_int_s                                                                                                                                                                                                                                                                                                       |                6 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_es_ready_int_reg_1[0]                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                4 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_rx_ready_int_reg_2[0]                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                3 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_rx_ready_int_reg_1[0]                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                4 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_rx_ready_int_reg_0[0]                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                3 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/up_rx_ready_int_reg[0]                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                6 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_mdrp_ch_0/up_ready_int_reg_0[0]                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                4 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_mdrp_cm_0/up_ready_int_reg_0[0]                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                6 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_mdrp_ch_1/up_ready_int_reg_0[0]                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                4 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_mdrp_cm_12/up_ready_int_reg_1[0]                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                5 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_mdrp_ch_14/up_ready_int_reg_0[0]                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                3 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_mdrp_ch_15/up_ready_int_reg_0[0]                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                4 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_mdrp_ch_2/up_ready_int_reg_0[0]                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                3 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_mdrp_ch_3/up_ready_int_reg_0[0]                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                7 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_mdrp_cm_4/up_ready_int_reg_0[0]                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                4 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_mdrp_ch_7/up_ready_int_reg_0[0]                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                3 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_req_gen/burst_count[16]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                    |                6 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/E[0]                                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                5 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_enb_reg_7[0]                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                5 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_enb_reg_3[0]                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                3 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_enb_reg_4[0]                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                5 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_enb_reg_5[0]                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                4 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_es_ready_int_reg[0]                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                3 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_enb_reg_8[0]                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                4 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_enb_reg_6[0]                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                4 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_req_gen/burst_count[16]_i_1_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                    |                5 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_req_gen/burst_count[16]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                    |                5 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_enb_reg_1[0]                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                4 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_enb_reg_0[0]                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                3 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_enb_reg_2[0]                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                4 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_es_ready_int_reg_0[0]                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                5 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_0/up_ready_int_reg_0[0]                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                6 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_0/up_ready_int_reg_0[0]                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                4 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_1/up_ready_int_reg_0[0]                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                3 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_1/up_ready_int_reg_0[0]                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                6 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_2/up_ready_int_reg_0[0]                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                3 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_3/up_ready_int_reg_0[0]                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                3 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_ch_14/up_ready_int_reg_0[0]                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                6 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_14/up_ready_int_reg_0[0]                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                5 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_mdrp_es_2/up_ready_int_reg_0[0]                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                4 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_ich_enb_reg_0[0]                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                3 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_ich_enb_reg_1[0]                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                6 |             17 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd_rstgen/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                            |                5 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_ich_enb_reg_2[0]                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                3 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_ich_enb_reg_3[0]                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                6 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_ich_enb_reg_4[0]                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                4 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_ich_enb_reg_8[0]                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                3 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_ich_enb_reg_6[0]                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                4 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_ich_enb_reg_5[0]                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                4 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_ich_enb_reg_7[0]                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                4 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_icm_enb_reg_0[0]                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                5 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_ready_int_reg[0]                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                3 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_tx_ready_int_reg_1[0]                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                4 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_tx_ready_int_reg_2[0]                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                5 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/up_tx_ready_int_reg[0]                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                4 |             17 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_reset                                                                                                                                                                                                                                                                                       |               11 |             18 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                                                                                                                                              |                9 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[0]                                                                                                                                                                                                                                        |                4 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                    |                3 |             18 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0                                                                                                                                                                                                                                                                        |                4 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                                                                                                                                                          |                5 |             18 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_waddr_int_reg[1]_2[0]                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                                             |                5 |             19 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/i_address_sync/SR[0]                                                                                                                                                                                                                                               |                9 |             20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_dacfifo_bypass/dma_rst                                                                                                                                                                                                                                                                                            |                5 |             20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                                                                                                                        |                5 |             20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                        |                7 |             20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[8]_0[0]                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                                                                                                                                              |                7 |             20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count_capture_s                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_d_count[20]_i_1_n_0                                                                                                                                                                                                                                                               |                4 |             21 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[0]_0[0]                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                                                                                                                                                                                        |                5 |             21 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[2]_2[0]                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                                                                                                                                                                                        |                8 |             21 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[2]_1[0]                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                                                                                                                                                                                        |                7 |             21 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[1]_0[0]                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                                                                                                                                              |                7 |             21 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon/up_count_capture_s                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon/up_d_count[20]_i_1_n_0                                                                                                                                                                                                                                                               |                6 |             21 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon/d_count_run_m3                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon/d_count_reset_s                                                                                                                                                                                                                                                                      |                6 |             22 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[1].i_lane/i_align_mux/SS[0]                                                                                                                                                                                                                                                                             |                8 |             22 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/SR[0]                                                                                                                                                                                                                                                                             |                7 |             22 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_rdata_d[31]_i_1_n_0                                                                                                                                                                                                                                                                                     |                5 |             22 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon/d_count_run_m3                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon/d_count_reset_s                                                                                                                                                                                                                                                                      |                6 |             22 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/up_rdata_d[31]_i_1_n_0                                                                                                                                                                                                                                                                             |                8 |             22 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/not_strict_mode.app_rd_data_valid_reg                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                                                                                                                                                          |                6 |             22 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                            |                8 |             22 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_axi/up_rdata_d[31]_i_1_n_0                                                                                                                                                                                                                                                              |                6 |             22 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_align_mux/SS[0]                                                                                                                                                                                                                                                                             |                6 |             22 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_align_mux/p_17_out                                                                                                                                                                                                                                                                          |                5 |             22 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_xfer_init_reg_0                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                                                            |                7 |             23 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/E[0]                                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/rst_reg_0                                                                                                                                                                                                                                                                                                        |                6 |             23 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0[0]                                                                                                                                                                                                                                         |               13 |             23 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[2]_0[0]                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                                                                                                                                                                                        |                7 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_waddr_int_reg[5]_1[0]                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                                                              |                7 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/s_axis_waddr_reg_1[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                    |                7 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_waddr_int_reg[4]_0[0]                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                                                              |                5 |             24 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_rdy_r_reg[0]                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                                               |               14 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_waddr_int_reg[1]_3[0]                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |               10 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_regmap_request/p_7_in                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_regmap_request/up_measured_transfer_length_0                                                                                                                                                                                                                                                              |                6 |             24 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                                                      |               17 |             24 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[1]                                                                                                                                                                                                                                        |                7 |             24 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/adc_xfer_addr[30]_i_2_n_0                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/p_1_in__0[29]                                                                                                                                                                                                                                                                                                  |                6 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_waddr_int_reg[6]_0[0]                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                                                              |               10 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_regmap_request/E[0]                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_regmap_request/up_measured_transfer_length_0                                                                                                                                                                                                                                                              |                6 |             24 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_awaddr[31]_i_1_n_0                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_rd/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                                                            |                6 |             24 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0                                                                                                                                                                                                                                            |               10 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                             |               10 |             24 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                                                           | i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_de_2d                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/hdmi_tpm_data0                                                                                                                                                                                                                                                                                                   |                6 |             24 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                    |                7 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[35]_i_1_n_0                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0                                                                                                                                                                                                                                            |                6 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[0]                                                                                                                                                                                                                                        |               11 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[0]                                                                                                                                                                                                                                        |               10 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[1]                                                                                                                                                                                                                                        |                5 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_rd_addr[7]_i_1_n_0                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                                                            |                7 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/E[0]                                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                                                            |                6 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[17]                                                                                                                                                              |               11 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0[0]                                                                                                                                                                                                                                        |               13 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3_repN_6                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                    |               15 |             26 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/i_address_sync/m_mem_read                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                    |                5 |             26 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address[25]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                    |                7 |             26 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                    |               12 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                                               |                8 |             26 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[8]_1[0]                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                                                                                                                                              |                7 |             26 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                    |               11 |             26 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_waddr_int_reg[1]_2[0]                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                7 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                    |                7 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                                               |               10 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                    |               11 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                    |                9 |             26 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[2]_1[0]                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                                                                                                                                              |                8 |             27 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                    |                7 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                    |                9 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                    |               10 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                    |               11 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                    |                9 |             27 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[26]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                    |                8 |             27 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/src_address                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                    |                7 |             27 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address[26]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                    |                7 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_rd/axi_drst                                                                                                                                                                                                                                                                                                       |                7 |             27 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[3]_0[0]                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                                                                                                                                                                                        |                8 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                    |                5 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                    |               10 |             27 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                                                           |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst                                                                                                                                                                                                                                                                                               |               10 |             28 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/src_req_valid                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                    |                7 |             28 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/buffer_release_n                                                                                                                                                                                                                                                                                                 |               10 |             28 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[63]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                    |                6 |             28 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[63]_i_1__0_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                    |                8 |             28 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                                                                                                          |               13 |             29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                |                                                                                                                                                                                                                                                                                                                                                                    |                5 |             29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/p_0_in2_in                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |               14 |             29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_waddr_int_reg[5]_0[0]                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                8 |             29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/p_0_in                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |               12 |             29 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst                                                                                                                                                                                                                                                           |                7 |             29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_drp_sel0                                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                                                                                                                                                   |                8 |             29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                    |               10 |             29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/E[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                    |               10 |             30 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/oclkdelay_calib_done_r_reg_1                                                                                                                                                         |               10 |             30 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                    |               11 |             30 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                            | i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                      |                9 |             30 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_waddr_int_reg[1]_4[0]                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                                             |                9 |             31 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/core_cfg_transfer_en                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                    |                9 |             31 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                                                                                                          |               14 |             32 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/status_err_statistics_cnt[31]_i_1__2_n_0                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/SR[0]                                                                                                                                                                                                                                                                                         |                8 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/E[0]                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                                                              |               14 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_waddr_int_reg[5]_0[0]                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                                                              |               12 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_waddr_int_reg[5]_2[0]                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                                                              |               15 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_waddr_int_reg[8]_0[0]                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                                                              |               14 |             32 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/status_err_statistics_cnt[31]_i_2__2_n_0                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/SR[0]                                                                                                                                                                                                                                                                                         |                8 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_waddr_int_reg[8]_1[0]                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                                                              |               14 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_capture_s                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count[31]_i_1_n_0                                                                                                                                                                                                                                                                               |                9 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/p_7_in                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/up_measured_transfer_length_0                                                                                                                                                                                                                                                                |                8 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/up_rack_d                                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                                                                                                         |                8 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_spdif_tx_core/U0/ctrlif/E[0]                                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_spdif_tx_core/U0/config_reg[31]_i_1_n_0                                                                                                                                                                                                                                                                                              |               18 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_spdif_tx_core/U0/ctrlif/gen_no_arbiter.m_amesg_i_reg[3][0]                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_spdif_tx_core/U0/config_reg[31]_i_1_n_0                                                                                                                                                                                                                                                                                              |               16 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                    |               13 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/up_wreq_int_reg_0[0]                                                                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                                                                                                                                                                                        |                8 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/up_count_capture_s                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/up_d_count[31]_i_1_n_0                                                                                                                                                                                                                                           |                7 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/up_timer[0]_i_1_n_0                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/p_0_in                                                                                                                                                                                                                                                                       |                8 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_axi/up_rack_d                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                                                                                        |               16 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/E[0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                    |                5 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_axi/up_waddr_int_reg[1]_0[0]                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/p_0_in                                                                                                                                                                                                                                                                       |                7 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/up_rack_d                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                                                                                                       |                6 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/up_rreq                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                    |               16 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/E[0]                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                                                                                                                                              |                9 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_waddr_int_reg[6]_1[0]                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                                             |               11 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/up_rack_d                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/SR[0]                                                                                                                                                                                                                                                                                            |               12 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                    |               18 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_rack_d                                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/SR[0]                                                                                                                                                                                                                                                                                            |                9 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/up_waddr_int_reg[6]_0[0]                                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                                             |               17 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/up_rreq_d1                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                    |               19 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_timer[0]_i_1_n_0                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                          |                8 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/up_rack_d                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                                                                                                       |               10 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/E[0]                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                    |               17 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[5]_0[0]                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                                                                                                                                              |               11 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_0[0]                                                                                                                                                                                                                                        |               10 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                                                                                                      |               19 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_axi/SR[0]                                                                                                                                                                                                                                                                               |               13 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_axi/up_rack_d                                                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i___75_n_0                                                                                                                                                                                                                                                                                   |               10 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_axi/E[0]                                                                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                          |               10 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_rack_d                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                                                                                                                  |                9 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_axi/up_waddr_int_reg[3]_2[0]                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                          |               14 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_axi/up_waddr_int_reg[3]_0[0]                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                          |               14 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/up_waddr_int_reg[4]_0[0]                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |               11 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_axi/up_waddr_int_reg[0]_1[0]                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                          |               10 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_axi/up_waddr_int_reg[4]_4[0]                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                          |               13 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_axi/up_waddr_int_reg[4]_1[0]                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                          |               10 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_rack_d                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                                                                                                                  |                9 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_axi/up_waddr_int_reg[4]_6[0]                                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                          |               13 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon/up_count_capture_s                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon/up_d_count[31]_i_1_n_0                                                                                                                                                                                                                                           |                7 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_rack_d                                                                                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                                                                                                               |                9 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/up_waddr_int_reg[3]_0[0]                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                                                                                                                                                   |                8 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_waddr_int_reg[1]_1[0]                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |               15 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/up_waddr_int_reg[1]_4[0]                                                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |               11 |             32 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/status_err_statistics_cnt[31]_i_1__0_n_0                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/SR[0]                                                                                                                                                                                                                                                                                         |                8 |             32 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[1].i_lane/status_err_statistics_cnt[31]_i_1__1_n_0                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/SR[0]                                                                                                                                                                                                                                                                                         |                8 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_rack_d                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                                                                                                                 |                6 |             32 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon/d_count_run_m3                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon/d_count_reset_s                                                                                                                                                                                                                                                  |                9 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__13_n_0                                                                                                                                                                                                                                          |               11 |             33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_awvalid_i_1_n_0                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                5 |             33 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst/i_tx_ctrl/Q[1]                                                                                                                                                                                                                                                                                                   |               14 |             33 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m3                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/d_count_reset_s                                                                                                                                                                                                                                                  |                9 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_4                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                    |               14 |             33 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst/i_tx_ctrl/Q[3]                                                                                                                                                                                                                                                                                                   |               13 |             33 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst/i_tx_ctrl/Q[2]                                                                                                                                                                                                                                                                                                   |               13 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg_4[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                                                                                                                                                          |               10 |             33 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst/i_tx_ctrl/Q[0]                                                                                                                                                                                                                                                                                                   |               14 |             33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_ut                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                9 |             33 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                                                           | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_run_m3                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_reset_s                                                                                                                                                                                                                                                                                      |                9 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__11_n_0                                                                                                                                                                                                                                          |               12 |             33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_es/up_wvalid_i_1_n_0                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |                5 |             33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                    |                7 |             34 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                    |                9 |             34 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                    |                9 |             34 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_4                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__13_n_0                                                                                                                                                                                                                                          |               17 |             35 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                    |                7 |             35 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samps_hi_r[17]_i_1_n_0                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                                                                                                                                                         |                8 |             35 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst                                                                                                                                                                                                                                                                                               |                9 |             35 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                                                                                                                   |               10 |             35 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3_repN_7                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                    |                8 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[0]                                                                                                                                                                                                                                        |               14 |             37 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_cfg_transfer_en                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                    |               13 |             37 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                                                                                                                                                         |               18 |             39 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                                                                                                                                              |               15 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                                                            |               13 |             40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        |                                                                                                                                                                                                                                                                                                                                                                    |                5 |             40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/i_address_sync/s_mem_write                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                    |                5 |             40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/p_5_in                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                                                                                                                                              |               13 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                                                                      |               14 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/p_5_in                                                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9144_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                                                                                                                                              |               10 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                                                                                                                                                                                        |               14 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_up_axi/p_5_in                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                                                                                                                                                                                                                        |               14 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                                                 |               16 |             42 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_axi/p_5_in                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |               11 |             42 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_axi/p_5_in                                                                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |               15 |             42 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                                                                                                      |               18 |             43 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                                             |               19 |             43 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                                                                                                   |               26 |             43 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_2d_transfer/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                    |               12 |             43 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_0[0]                                                                                                                                                                                                                                        |               13 |             43 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/rst_tmp                                                                                                                                                                                                           |               18 |             44 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/p_5_in                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                                             |               18 |             44 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_axi/p_5_in                                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                                             |               14 |             44 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                                                                                                                                            |               21 |             44 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0                                                                                                                                                                                                                                               |               26 |             45 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/p_5_in                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                                                              |               13 |             46 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_axi/p_5_in                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/p_0_in                                                                                                                                                                                                                                                                       |               11 |             46 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_axi/p_5_in                                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                                                                                                                                                   |               15 |             46 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_axi/p_5_in                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                          |               13 |             46 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                                                                                                             |               20 |             47 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                    |               10 |             47 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                    |                9 |             47 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[3].i_lane/i_ilas_monitor/ilas_config_valid_reg_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                    |                6 |             48 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[1].i_lane/i_ilas_monitor/ilas_config_valid_reg_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                    |                6 |             48 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[2].i_lane/i_ilas_monitor/ilas_config_valid_reg_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                    |                6 |             48 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/gen_lane[0].i_lane/i_ilas_monitor/ilas_config_valid_reg_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                    |                6 |             48 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3_repN                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                    |               15 |             48 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_0                                                                                                                                                                                                                                           |               13 |             48 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_spdif_tx_core/U0/pl330_dma_gen.fifo/fifo/not_full                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                    |                6 |             48 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/m_axis_raddr_reg_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                    |               15 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__11_n_0                                                                                                                                                                                                                                          |               17 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3_repN_1                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                    |                9 |             50 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                                                                                           |               16 |             51 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                    |               12 |             52 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                         | i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                      |               17 |             52 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                    |               12 |             52 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                    |               15 |             52 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                    |               10 |             52 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                    |               16 |             57 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_2                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                    |               19 |             59 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3_repN_8                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                    |               30 |             60 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst/i_tx_ctrl/SR[0]                                                                                                                                                                                                                                                                                                  |               20 |             60 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_3                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                    |               18 |             61 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3_repN_4                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                    |               25 |             63 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                    |               15 |             64 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_dma_if/i_axis_inf/wdata_6[63]_i_1_n_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                    |               29 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/phy_rddata_en_r1_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                    |               15 |             64 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[1].i_dmx/dac_enable_reg                                                                                                                                                                                                                                                                                      |               15 |             64 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_dma_if/i_axis_inf/wdata_4[63]_i_1_n_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                    |               31 |             64 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_cpack/inst/p_15_out                                                                                                                                                                                                                                                                                                           |               30 |             64 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_cpack/inst/p_13_out                                                                                                                                                                                                                                                                                                           |               17 |             64 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[0].i_dmx/dac_enable_reg                                                                                                                                                                                                                                                                                      |               25 |             64 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_dma_if/i_axis_inf/wdata_2[63]_i_1_n_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                    |               32 |             64 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_mux[0].i_mux/d_data_cntrl_int_reg[72]                                                                                                                                                                                                                                                                            |               38 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r1                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                    |               14 |             64 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_dma_if/i_axis_inf/inf_ready_s                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_dma_if/i_axis_inf/inf_data[63]_i_1_n_0                                                                                                                                                                                                                                                                            |               37 |             64 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[3].i_dmx/dac_enable_reg                                                                                                                                                                                                                                                                                      |               39 |             64 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/d_data_cntrl_int_reg[3][0]                                                                                                                                                                                                                                     |               36 |             64 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_dma_if/i_axis_inf/wdata_3[63]_i_1_n_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                    |               31 |             64 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_dma_if/i_axis_inf/wdata_7[63]_i_1_n_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                    |               33 |             64 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/SR[0]                                                                                                                                                                                                                                                          |               34 |             64 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_dma_if/i_axis_inf/wdata_1[63]_i_1_n_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                    |               33 |             64 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_dma_if/i_axis_inf/wdata_5[63]_i_1_n_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                    |               32 |             64 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[17]_0[0]                                                                                                                                   | i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1[0]                                                                                                                                                 |               19 |             64 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[17][0]                                                                                                                                     | i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1[0]                                                                                                                                                 |               18 |             64 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_dma_if/i_axis_inf/wdata_0[63]_i_1_n_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                    |               24 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                                                                                                                                     |               18 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                    |               17 |             64 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dsf[0].i_dsf/dac_valid_d2                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                    |               49 |             64 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[3].i_dmx/dac_enable_reg_0                                                                                                                                                                                                                                                                                    |               38 |             64 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/SR[0]                                                                                                                                                                                                                                                                                                   |               31 |             67 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[1].i_dmx/dac_dmx_enable_int_reg[0]_1                                                                                                                                                                                                                                                                         |               29 |             67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/p_0_in                                                                                                                                                                                                                                                                       |               24 |             70 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_rd/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                                                            |               19 |             70 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst/i_tx_ctrl/ilas_config_rd_reg_0                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                    |               27 |             70 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                    |               20 |             71 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                               |                                                                                                                                                                                                                                                                                                                                                                    |                9 |             72 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                                                              |               35 |             73 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                                                                             |               29 |             74 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3_repN_9                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                    |               19 |             76 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3_repN_2                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                    |               21 |             76 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3_repN_5                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                    |               22 |             79 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_12                                                                            |                                                                                                                                                                                                                                                                                                                                                                    |               10 |             80 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_5                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                    |               26 |             81 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__10_n_0                                                                                                                                                                                                                                          |               27 |             83 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                   |                                                                                                                                                                                                                                                                                                                                                                    |               11 |             88 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_11                                                                            |                                                                                                                                                                                                                                                                                                                                                                    |               11 |             88 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                   |                                                                                                                                                                                                                                                                                                                                                                    |               11 |             88 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__18_n_0                                                                                                                                                                                                                                          |               23 |             89 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]                            |                                                                                                                                                                                                                                                                                                                                                                    |               12 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                   |                                                                                                                                                                                                                                                                                                                                                                    |               12 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                   |                                                                                                                                                                                                                                                                                                                                                                    |               12 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                   |                                                                                                                                                                                                                                                                                                                                                                    |               12 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                                                                                                                           |               36 |             97 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__8_n_0                                                                                                                                                                                                                                           |               30 |             97 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__7_n_0                                                                                                                                                                                                                                           |               30 |             97 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                                                                                                                           |               35 |             97 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                                                                           |               31 |             97 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__14_n_0                                                                                                                                                                                                                                          |               27 |             97 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                                                                                                           |               34 |             97 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__9_n_0                                                                                                                                                                                                                                           |               28 |             97 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                                                                                                              |               34 |             97 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                                                                           |               32 |             97 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__17_n_0                                                                                                                                                                                                                                          |               22 |             97 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                                                                                                                           |               38 |             97 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__15_n_0                                                                                                                                                                                                                                          |               22 |             97 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__16_n_0                                                                                                                                                                                                                                          |               25 |             97 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                                                                                                                           |               31 |             97 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                    |               35 |             99 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_rst_int_s                                                                                                                                                                                                                                                                                                       |               20 |             99 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_rdata_d[305]_i_1_n_0                                                                                                                                                                                                                                                                                       |               29 |            103 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_reset_i_1_n_0                                                                                                                                                                                                                                                                                              |               24 |            103 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_rdata_d[408]_i_1_n_0                                                                                                                                                                                                                                                                                       |               32 |            103 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_rdata_d[511]_i_1_n_0                                                                                                                                                                                                                                                                                       |               39 |            103 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_rdata_d[202]_i_1_n_0                                                                                                                                                                                                                                                                                       |               22 |            103 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[2]_0                                                       |                                                                                                                                                                                                                                                                                                                                                                    |               13 |            104 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_15                                                                            |                                                                                                                                                                                                                                                                                                                                                                    |               13 |            104 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                               |                                                                                                                                                                                                                                                                                                                                                                    |               13 |            104 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in                                                                  |                                                                                                                                                                                                                                                                                                                                                                    |               13 |            104 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                               |                                                                                                                                                                                                                                                                                                                                                                    |               13 |            104 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_1                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                    |               39 |            108 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_13                                                                            |                                                                                                                                                                                                                                                                                                                                                                    |               14 |            112 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_14                                                                            |                                                                                                                                                                                                                                                                                                                                                                    |               14 |            112 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                               |                                                                                                                                                                                                                                                                                                                                                                    |               14 |            112 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                               |                                                                                                                                                                                                                                                                                                                                                                    |               14 |            112 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_16                                                                            |                                                                                                                                                                                                                                                                                                                                                                    |               14 |            112 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_rd/axi_ddata[287]_i_1_n_0                                                                                                                                                                                                                                                                                         |               25 |            113 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_rd/axi_ddata[400]_i_1_n_0                                                                                                                                                                                                                                                                                         |               29 |            113 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_rd/axi_ddata[174]_i_1_n_0                                                                                                                                                                                                                                                                                         |               26 |            113 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_rd/axi_drst_i_2_n_0                                                                                                                                                                                                                                                                                               |               28 |            113 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                                                          |               29 |            122 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                                                          |               32 |            122 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                                                          |               25 |            122 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_axi/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                    |               41 |            128 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/dac_sync_int_reg_0                                                                                                                                                                                                                                                           |               38 |            128 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dmx[1].i_dmx/dac_dmx_enable_int_reg[1]_0                                                                                                                                                                                                                                                                         |               79 |            128 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_upack/inst/dac_valid                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                    |              123 |            128 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_mux[0].i_mux/d_data_cntrl_int_reg[72]_0                                                                                                                                                                                                                                                                          |               40 |            129 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_cpack/inst/g_dsf[1].i_dsf/adc_dsf_data[127]_i_1_n_0                                                                                                                                                                                                                                                                           |               44 |            129 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_cpack/inst/adc_mux_enable_reg[0]_inv_n_0                                                                                                                                                                                                                                                                                      |               59 |            129 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst/i_tx_ctrl/ilas_data_reset_reg_n_0                                                                                                                                                                                                                                                                                |               26 |            131 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst                                                                                                                                                                                                                                                           |               42 |            132 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/rst                                                                                                                                                                                                                                                           |               44 |            132 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_i_2_n_0                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl/clear                                                                                                                                                                                                                                             |               39 |            133 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_i_2_n_0                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/clear                                                                                                                                                                                                                                             |               39 |            133 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/i_cdc_status/i_sync_out/E[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                    |               46 |            138 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/i_cdc_status/i_sync_in/E[0]                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                    |               43 |            139 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_ad9144_fifo/inst/i_mem_fifo/dma_wren_s                                                                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9144_fifo/inst/dma_waddr[0]_i_1_n_0                                                                                                                                                                                                                                                                                                |               59 |            192 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_mem_ren_s                                                                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_raddr[0]_i_1_n_0                                                                                                                                                                                                                                                                                                |               69 |            192 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                                                           | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst                                                                                                                                                                                                                                                                                               |               65 |            203 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_toggle_i_2_n_0                                                                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/clear                                                                                                                                                                                                                                                                                               |               70 |            204 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                                          |               82 |            253 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9144_upack/inst/g_dsf[0].i_dsf/dac_dsf_req_d2                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                    |              120 |            448 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                    |              213 |            463 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9144_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |              174 |            466 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                    |              128 |            512 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_axis_inf/p_0_in                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                    |              178 |            513 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_axis_inf/wlast_4_i_1_n_0                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                    |              173 |            513 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2[518]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                    |              138 |            513 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst/E[0]                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                    |              172 |            513 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_axis_inf/wlast_6_i_1_n_0                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                    |              174 |            513 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_axis_inf/wlast_0_i_1_n_0                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                    |              158 |            513 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_axis_inf/wlast_5_i_1_n_0                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                    |              173 |            513 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_axis_inf/wlast_2_i_1_n_0                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                    |              172 |            513 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_axis_inf/wlast_7_i_1_n_0                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                    |              186 |            513 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_axis_inf/wlast_3_i_1_n_0                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                    |              177 |            513 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_cpack/inst/adc_valid                                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                            |               97 |            514 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_axis_inf/inf_ready_s                                                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_axis_inf/inf_valid_i_1_n_0                                                                                                                                                                                                                                                                                   |              294 |            514 |
|  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0                                                                           |                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                    |              145 |            528 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                    |              175 |            576 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        | i_system_wrapper/system_i/axi_ad9680_cpack/inst/adc_mux_valid                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                    |              154 |            579 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_indx.ram_init_done_r_lcl_reg                                     |                                                                                                                                                                                                                                                                                                                                                                    |               86 |            688 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                          |                                                                                                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9680_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                                                                                                         |              272 |            749 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                    |               96 |            768 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                    |              488 |           1538 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                    |             1211 |           3829 |
|  i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_out_clk_0                                                                        |                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                    |             4262 |          17018 |
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


