INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:38:42 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.499ns  (required time - arrival time)
  Source:                 buffer16/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            buffer7/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 0.646ns (16.363%)  route 3.302ns (83.637%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.183 - 4.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=536, unset)          0.508     0.508    buffer16/control/clk
                         FDRE                                         r  buffer16/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer16/control/outputValid_reg/Q
                         net (fo=21, unplaced)        0.449     1.183    fork16/control/generateBlocks[5].regblock/buffer16_outs_valid
                         LUT4 (Prop_lut4_I1_O)        0.119     1.302 f  fork16/control/generateBlocks[5].regblock/memEnd_valid_i_3/O
                         net (fo=4, unplaced)         0.729     2.031    buffer17/control/transmitValue_reg_10
                         LUT6 (Prop_lut6_I1_O)        0.043     2.074 r  buffer17/control/fullReg_i_5/O
                         net (fo=2, unplaced)         0.255     2.329    control_merge0/tehb/control/transmitValue_i_4__0_0
                         LUT6 (Prop_lut6_I3_O)        0.043     2.372 f  control_merge0/tehb/control/row_loadEn_INST_0_i_6/O
                         net (fo=6, unplaced)         0.276     2.648    control_merge1/tehb/control/outs_reg[0]_0
                         LUT3 (Prop_lut3_I2_O)        0.043     2.691 r  control_merge1/tehb/control/row_loadEn_INST_0_i_2/O
                         net (fo=17, unplaced)        0.278     2.969    control_merge1/tehb/control/fullReg_reg_2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.012 r  control_merge1/tehb/control/transmitValue_i_9/O
                         net (fo=1, unplaced)         0.377     3.389    fork18/control/generateBlocks[0].regblock/transmitValue_i_3__1
                         LUT6 (Prop_lut6_I0_O)        0.043     3.432 f  fork18/control/generateBlocks[0].regblock/transmitValue_i_5/O
                         net (fo=2, unplaced)         0.233     3.665    fork15/control/generateBlocks[1].regblock/transmitValue_reg_11
                         LUT6 (Prop_lut6_I2_O)        0.043     3.708 f  fork15/control/generateBlocks[1].regblock/transmitValue_i_3__1/O
                         net (fo=13, unplaced)        0.427     4.135    fork6/control/generateBlocks[3].regblock/dataReg_reg[5]_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.178 r  fork6/control/generateBlocks[3].regblock/dataReg[5]_i_1/O
                         net (fo=6, unplaced)         0.278     4.456    buffer7/E[0]
                         FDRE                                         r  buffer7/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
                                                      0.000     4.700 r  clk (IN)
                         net (fo=536, unset)          0.483     5.183    buffer7/clk
                         FDRE                                         r  buffer7/dataReg_reg[0]/C
                         clock pessimism              0.000     5.183    
                         clock uncertainty           -0.035     5.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     4.955    buffer7/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.955    
                         arrival time                          -4.456    
  -------------------------------------------------------------------
                         slack                                  0.499    




report_timing: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2559.121 ; gain = 25.906 ; free physical = 44043 ; free virtual = 220525
