<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_A_M_375a155f_D107e0p0</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_A_M_375a155f_D107e0p0'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_A_M_375a155f_D107e0p0')">rsnoc_z_H_R_U_A_M_375a155f_D107e0p0</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 61.65</td>
<td class="s10 cl rt"><a href="mod599.html#Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod599.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod599.html#Toggle" >  9.11</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod599.html#Branch" > 87.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod599.html#inst_tag_198716"  onclick="showContent('inst_tag_198716')">config_ss_tb.DUT.flexnoc.Switch4Resp001_main.Mux_Switch9.Am</a></td>
<td class="s4 cl rt"> 46.92</td>
<td class="s7 cl rt"><a href="mod599.html#inst_tag_198716_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod599.html#inst_tag_198716_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod599.html#inst_tag_198716_Toggle" >  0.20</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod599.html#inst_tag_198716_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod599.html#inst_tag_198713"  onclick="showContent('inst_tag_198713')">config_ss_tb.DUT.flexnoc.Switch6Resp001_main.Mux_dma_axi_m1_I.Am</a></td>
<td class="s4 cl rt"> 46.95</td>
<td class="s7 cl rt"><a href="mod599.html#inst_tag_198713_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod599.html#inst_tag_198713_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod599.html#inst_tag_198713_Toggle" >  0.29</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod599.html#inst_tag_198713_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod599.html#inst_tag_198714"  onclick="showContent('inst_tag_198714')">config_ss_tb.DUT.flexnoc.Switch6Resp001_main.Mux_dma_axi_m0_I.Am</a></td>
<td class="s4 cl rt"> 46.95</td>
<td class="s7 cl rt"><a href="mod599.html#inst_tag_198714_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod599.html#inst_tag_198714_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod599.html#inst_tag_198714_Toggle" >  0.29</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod599.html#inst_tag_198714_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod599.html#inst_tag_198717"  onclick="showContent('inst_tag_198717')">config_ss_tb.DUT.flexnoc.SwitchResp001_main.Mux_Switch4Resp001.Am</a></td>
<td class="s4 cl rt"> 46.95</td>
<td class="s7 cl rt"><a href="mod599.html#inst_tag_198717_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod599.html#inst_tag_198717_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod599.html#inst_tag_198717_Toggle" >  0.29</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod599.html#inst_tag_198717_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod599.html#inst_tag_198718"  onclick="showContent('inst_tag_198718')">config_ss_tb.DUT.flexnoc.SwitchResp001_main.Mux_Switch1Resp002.Am</a></td>
<td class="s4 cl rt"> 46.95</td>
<td class="s7 cl rt"><a href="mod599.html#inst_tag_198718_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod599.html#inst_tag_198718_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod599.html#inst_tag_198718_Toggle" >  0.31</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod599.html#inst_tag_198718_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod599.html#inst_tag_198715"  onclick="showContent('inst_tag_198715')">config_ss_tb.DUT.flexnoc.Switch6Resp001_main.Mux_Switch10.Am</a></td>
<td class="s6 cl rt"> 61.65</td>
<td class="s10 cl rt"><a href="mod599.html#inst_tag_198715_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod599.html#inst_tag_198715_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod599.html#inst_tag_198715_Toggle" >  9.11</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod599.html#inst_tag_198715_Branch" > 87.50</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_198716'>
<hr>
<a name="inst_tag_198716"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_198716" >config_ss_tb.DUT.flexnoc.Switch4Resp001_main.Mux_Switch9.Am</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.92</td>
<td class="s7 cl rt"><a href="mod599.html#inst_tag_198716_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod599.html#inst_tag_198716_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod599.html#inst_tag_198716_Toggle" >  0.20</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod599.html#inst_tag_198716_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.68</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.19</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.19</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod849.html#inst_tag_277394" >Mux_Switch9</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29797" id="tag_urg_inst_29797">un9c3a7914</a></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29798" id="tag_urg_inst_29798">un9c3a7914_0</a></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29799" id="tag_urg_inst_29799">un9c3a7914_1</a></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29800" id="tag_urg_inst_29800">un9c3a7914_2</a></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29801" id="tag_urg_inst_29801">un9c3a7914_3</a></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29802" id="tag_urg_inst_29802">un9c3a7914_4</a></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29803" id="tag_urg_inst_29803">un9c3a7914_5</a></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod913.html#inst_tag_298363" id="tag_urg_inst_298363">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_799" id="tag_urg_inst_799">ursrrrg</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_198713'>
<hr>
<a name="inst_tag_198713"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_198713" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.Mux_dma_axi_m1_I.Am</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.95</td>
<td class="s7 cl rt"><a href="mod599.html#inst_tag_198713_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod599.html#inst_tag_198713_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod599.html#inst_tag_198713_Toggle" >  0.29</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod599.html#inst_tag_198713_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.78</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.31</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.27</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.27</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod849.html#inst_tag_277391" >Mux_dma_axi_m1_I</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29744" id="tag_urg_inst_29744">un9c3a7914</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29745" id="tag_urg_inst_29745">un9c3a7914_0</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29746" id="tag_urg_inst_29746">un9c3a7914_1</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29747" id="tag_urg_inst_29747">un9c3a7914_2</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29748" id="tag_urg_inst_29748">un9c3a7914_3</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29749" id="tag_urg_inst_29749">un9c3a7914_4</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29750" id="tag_urg_inst_29750">un9c3a7914_5</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod913.html#inst_tag_298357" id="tag_urg_inst_298357">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_767" id="tag_urg_inst_767">ursrrrg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_198714'>
<hr>
<a name="inst_tag_198714"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_198714" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.Mux_dma_axi_m0_I.Am</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.95</td>
<td class="s7 cl rt"><a href="mod599.html#inst_tag_198714_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod599.html#inst_tag_198714_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod599.html#inst_tag_198714_Toggle" >  0.29</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod599.html#inst_tag_198714_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.78</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.31</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.27</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.27</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod849.html#inst_tag_277392" >Mux_dma_axi_m0_I</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29751" id="tag_urg_inst_29751">un9c3a7914</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29752" id="tag_urg_inst_29752">un9c3a7914_0</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29753" id="tag_urg_inst_29753">un9c3a7914_1</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29754" id="tag_urg_inst_29754">un9c3a7914_2</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29755" id="tag_urg_inst_29755">un9c3a7914_3</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29756" id="tag_urg_inst_29756">un9c3a7914_4</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29757" id="tag_urg_inst_29757">un9c3a7914_5</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod913.html#inst_tag_298358" id="tag_urg_inst_298358">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_768" id="tag_urg_inst_768">ursrrrg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_198717'>
<hr>
<a name="inst_tag_198717"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_198717" >config_ss_tb.DUT.flexnoc.SwitchResp001_main.Mux_Switch4Resp001.Am</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.95</td>
<td class="s7 cl rt"><a href="mod599.html#inst_tag_198717_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod599.html#inst_tag_198717_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod599.html#inst_tag_198717_Toggle" >  0.29</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod599.html#inst_tag_198717_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.78</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.31</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.27</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.27</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod849.html#inst_tag_277395" >Mux_Switch4Resp001</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29827" id="tag_urg_inst_29827">un9c3a7914</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29828" id="tag_urg_inst_29828">un9c3a7914_0</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29829" id="tag_urg_inst_29829">un9c3a7914_1</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29830" id="tag_urg_inst_29830">un9c3a7914_2</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29831" id="tag_urg_inst_29831">un9c3a7914_3</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29832" id="tag_urg_inst_29832">un9c3a7914_4</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29833" id="tag_urg_inst_29833">un9c3a7914_5</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod913.html#inst_tag_298365" id="tag_urg_inst_298365">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_2.html#inst_tag_879" id="tag_urg_inst_879">ursrrrg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_198718'>
<hr>
<a name="inst_tag_198718"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_198718" >config_ss_tb.DUT.flexnoc.SwitchResp001_main.Mux_Switch1Resp002.Am</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.95</td>
<td class="s7 cl rt"><a href="mod599.html#inst_tag_198718_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod599.html#inst_tag_198718_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod599.html#inst_tag_198718_Toggle" >  0.31</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod599.html#inst_tag_198718_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.79</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.33</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod849.html#inst_tag_277396" >Mux_Switch1Resp002</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29834" id="tag_urg_inst_29834">un9c3a7914</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29835" id="tag_urg_inst_29835">un9c3a7914_0</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_1.html#inst_tag_29836" id="tag_urg_inst_29836">un9c3a7914_1</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_1.html#inst_tag_29837" id="tag_urg_inst_29837">un9c3a7914_2</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_1.html#inst_tag_29838" id="tag_urg_inst_29838">un9c3a7914_3</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_1.html#inst_tag_29839" id="tag_urg_inst_29839">un9c3a7914_4</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_1.html#inst_tag_29840" id="tag_urg_inst_29840">un9c3a7914_5</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod913.html#inst_tag_298366" id="tag_urg_inst_298366">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_2.html#inst_tag_880" id="tag_urg_inst_880">ursrrrg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_198715'>
<hr>
<a name="inst_tag_198715"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_198715" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.Mux_Switch10.Am</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 61.65</td>
<td class="s10 cl rt"><a href="mod599.html#inst_tag_198715_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod599.html#inst_tag_198715_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod599.html#inst_tag_198715_Toggle" >  9.11</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod599.html#inst_tag_198715_Branch" > 87.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 62.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.86</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 11.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 11.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod849.html#inst_tag_277393" >Mux_Switch10</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29758" id="tag_urg_inst_29758">un9c3a7914</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29759" id="tag_urg_inst_29759">un9c3a7914_0</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29760" id="tag_urg_inst_29760">un9c3a7914_1</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29761" id="tag_urg_inst_29761">un9c3a7914_2</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29762" id="tag_urg_inst_29762">un9c3a7914_3</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29763" id="tag_urg_inst_29763">un9c3a7914_4</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29764" id="tag_urg_inst_29764">un9c3a7914_5</a></td>
<td class="s4 cl rt"> 44.02</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.02</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod913.html#inst_tag_298359" id="tag_urg_inst_298359">ur</a></td>
<td class="s1 cl rt"> 14.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_769" id="tag_urg_inst_769">ursrrrg</a></td>
<td class="s8 cl rt"> 87.88</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_A_M_375a155f_D107e0p0'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod599.html" >rsnoc_z_H_R_U_A_M_375a155f_D107e0p0</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>33636</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>33683</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
33635                   	assign Tx_1_Vld = Tx1_1_Vld;
33636      1/1          endmodule
33637      1/1          
33638      1/1          
33639      1/1          
                        MISSING_ELSE
33640                   // FlexNoC version    : 4.7.0
33641                   // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
33642                   // Exported Structure : /Specification.Architecture.Structure
33643                   // ExportOption       : /verilog
33644                   
33645                   `timescale 1ps/1ps
33646                   module rsnoc_z_T_C_S_C_L_R_Ro_I6o6 ( I , O );
33647                   	input  [5:0] I ;
33648                   	output [5:0] O ;
33649                   	assign O = I;
33650                   endmodule
33651                   
33652                   `timescale 1ps/1ps
33653                   module rsnoc_z_H_R_U_A_Mc_R6c0 (
33654                   	ReqIn
33655                   ,	ReqOut
33656                   ,	Sys_Clk
33657                   ,	Sys_Clk_ClkS
33658                   ,	Sys_Clk_En
33659                   ,	Sys_Clk_EnS
33660                   ,	Sys_Clk_RetRstN
33661                   ,	Sys_Clk_RstN
33662                   ,	Sys_Clk_Tm
33663                   ,	Sys_Pwr_Idle
33664                   ,	Sys_Pwr_WakeUp
33665                   );
33666                   	input  [5:0] ReqIn           ;
33667                   	output [5:0] ReqOut          ;
33668                   	input        Sys_Clk         ;
33669                   	input        Sys_Clk_ClkS    ;
33670                   	input        Sys_Clk_En      ;
33671                   	input        Sys_Clk_EnS     ;
33672                   	input        Sys_Clk_RetRstN ;
33673                   	input        Sys_Clk_RstN    ;
33674                   	input        Sys_Clk_Tm      ;
33675                   	output       Sys_Pwr_Idle    ;
33676                   	output       Sys_Pwr_WakeUp  ;
33677                   	wire       Max     ;
33678                   	wire [5:0] ReqFilt ;
33679                   	assign ReqFilt = { 6 { Max }  } &amp; { ReqIn };
33680                   	rsnoc_z_T_C_S_C_L_R_S_M_1 usm( .I( { 1'b1 } ) , .O( Max ) );
33681                   	rsnoc_z_T_C_S_C_L_R_Ro_I6o6 uro( .I( ReqFilt ) , .O( ReqOut ) );
33682                   	assign Sys_Pwr_Idle = 1'b1;
33683      1/1          	assign Sys_Pwr_WakeUp = 1'b0;
33684      1/1          endmodule
33685      1/1          
33686      1/1          `timescale 1ps/1ps
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod599.html" >rsnoc_z_H_R_U_A_M_375a155f_D107e0p0</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       33448
 EXPRESSION (Keep ? GntReg : Gnt)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod599.html" >rsnoc_z_H_R_U_A_M_375a155f_D107e0p0</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">118</td>
<td class="rt">18</td>
<td class="rt">15.25 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">3500</td>
<td class="rt">319</td>
<td class="rt">9.11  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1750</td>
<td class="rt">161</td>
<td class="rt">9.20  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1750</td>
<td class="rt">158</td>
<td class="rt">9.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">55</td>
<td class="rt">13</td>
<td class="rt">23.64 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">1854</td>
<td class="rt">214</td>
<td class="rt">11.54 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">927</td>
<td class="rt">108</td>
<td class="rt">11.65 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">927</td>
<td class="rt">106</td>
<td class="rt">11.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">63</td>
<td class="rt">5</td>
<td class="rt">7.94  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1646</td>
<td class="rt">105</td>
<td class="rt">6.38  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">823</td>
<td class="rt">53</td>
<td class="rt">6.44  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">823</td>
<td class="rt">52</td>
<td class="rt">6.32  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gnt[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_5_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[78:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[81:79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[87:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[98:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[102:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_6_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxLock[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[78:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[81:79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Free</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GntReg[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GntReg[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_6_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Data[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_6_Data[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Data[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_6_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Data[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_6_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_6_Data[78:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Data[81:79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_6_Data[87:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_6_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_6_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_6_Data[98:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_6_Data[102:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Data[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_6_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_6_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_6_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_6_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>IntReq[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntReq[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Keep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LockSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_4_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_4_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_5_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_5_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_6_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_6_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod599.html" >rsnoc_z_H_R_U_A_M_375a155f_D107e0p0</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">7</td>
<td class="rt">87.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">33448</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">33636</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">33683</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
33448      	,	.Rx_1_Head( Rx1_1_Head )
           	 	                        
33449      	,	.Rx_1_Rdy( Rx1_1_Rdy )
           	 	                      
33450      	,	.Rx_1_Tail( Rx1_1_Tail )
           	 	                        
33451      	,	.Rx_1_Vld( Rx1_1_Vld )
           	 	                      
33452      	,	.RxLock( RxLock )
           	 	                 
33453      	,	.Sys_Clk( Sys_Clk )
           	 	                   
33454      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
33455      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
33456      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
33457      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
33458      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
33459      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
33460      	,	.Sys_Pwr_Idle( MuxPwr_Idle )
           	 	                            
33461      	,	.Sys_Pwr_WakeUp( MuxPwr_WakeUp )
           	 	                                
33462      	,	.Tx_Data( Tx1_Data )
           	 	                    
33463      	,	.Tx_Head( Tx1_Head )
           	 	                    
33464      	,	.Tx_Rdy( Tx1_Rdy )
           	 	                  
33465      	,	.Tx_Tail( Tx1_Tail )
           	 	                    
33466      	,	.Tx_Vld( Tx1_Vld )
           	 	                  
33467      	,	.Vld( Vld )
           	 	           
33468      	);
           	  
33469      	assign Rx_0_Rdy = Rx1_0_Rdy;
           	                            
33470      	assign Rx_1_Rdy = Rx1_1_Rdy;
           	                            
33471      	assign Sys_Pwr_Idle = MuxPwr_Idle & CrtPwr_Idle & SelPwr_Idle;
           	                                                              
33472      	assign LocPwr_WakeUp = Rx_0_Vld | Rx_1_Vld;
           	                                           
33473      	assign Sys_Pwr_WakeUp = MuxPwr_WakeUp | CrtPwr_WakeUp | SelPwr_WakeUp | LocPwr_WakeUp;
           	                                                                                      
33474      	assign Tx_Data = { Tx1_Data [143:74] , Tx1_Data [73:0] };
           	                                                         
33475      	assign Tx_Head = Tx1_Head;
           	                          
33476      	assign Tx_Tail = Tx1_Tail;
           	                          
33477      	assign Tx_Vld = Tx1_Vld;
           	                        
33478      	assign WakeUp_Rx_0 = Rx_0_Vld;
           	                              
33479      	assign WakeUp_Rx_1 = Rx_1_Vld;
           	                              
33480      endmodule
                    
33481      
           
33482      
           
33483      
           
33484      // FlexNoC version    : 4.7.0
                                        
33485      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
33486      // Exported Structure : /Specification.Architecture.Structure
                                                                        
33487      // ExportOption       : /verilog
                                           
33488      
           
33489      `timescale 1ps/1ps
                             
33490      module rsnoc_z_H_R_T_D_U_U_c4e64245 (
                                                
33491      	Rx_Data
           	       
33492      ,	Rx_Head
            	       
33493      ,	Rx_Rdy
            	      
33494      ,	Rx_Tail
            	       
33495      ,	Rx_Vld
            	      
33496      ,	Sys_Clk
            	       
33497      ,	Sys_Clk_ClkS
            	            
33498      ,	Sys_Clk_En
            	          
33499      ,	Sys_Clk_EnS
            	           
33500      ,	Sys_Clk_RetRstN
            	               
33501      ,	Sys_Clk_RstN
            	            
33502      ,	Sys_Clk_Tm
            	          
33503      ,	Sys_Pwr_Idle
            	            
33504      ,	Sys_Pwr_WakeUp
            	              
33505      ,	Tx_0_Data
            	         
33506      ,	Tx_0_Head
            	         
33507      ,	Tx_0_Rdy
            	        
33508      ,	Tx_0_Tail
            	         
33509      ,	Tx_0_Vld
            	        
33510      ,	Tx_1_Data
            	         
33511      ,	Tx_1_Head
            	         
33512      ,	Tx_1_Rdy
            	        
33513      ,	Tx_1_Tail
            	         
33514      ,	Tx_1_Vld
            	        
33515      ,	WakeUp_Rx
            	         
33516      );
             
33517      	input  [143:0] Rx_Data         ;
           	                                
33518      	input          Rx_Head         ;
           	                                
33519      	output         Rx_Rdy          ;
           	                                
33520      	input          Rx_Tail         ;
           	                                
33521      	input          Rx_Vld          ;
           	                                
33522      	input          Sys_Clk         ;
           	                                
33523      	input          Sys_Clk_ClkS    ;
           	                                
33524      	input          Sys_Clk_En      ;
           	                                
33525      	input          Sys_Clk_EnS     ;
           	                                
33526      	input          Sys_Clk_RetRstN ;
           	                                
33527      	input          Sys_Clk_RstN    ;
           	                                
33528      	input          Sys_Clk_Tm      ;
           	                                
33529      	output         Sys_Pwr_Idle    ;
           	                                
33530      	output         Sys_Pwr_WakeUp  ;
           	                                
33531      	output [143:0] Tx_0_Data       ;
           	                                
33532      	output         Tx_0_Head       ;
           	                                
33533      	input          Tx_0_Rdy        ;
           	                                
33534      	output         Tx_0_Tail       ;
           	                                
33535      	output         Tx_0_Vld        ;
           	                                
33536      	output [143:0] Tx_1_Data       ;
           	                                
33537      	output         Tx_1_Head       ;
           	                                
33538      	input          Tx_1_Rdy        ;
           	                                
33539      	output         Tx_1_Tail       ;
           	                                
33540      	output         Tx_1_Vld        ;
           	                                
33541      	output         WakeUp_Rx       ;
           	                                
33542      	wire [8:0]   u_34e6        ;
           	                            
33543      	wire [13:0]  u_70fe        ;
           	                            
33544      	reg  [1:0]   u_7c15        ;
           	                            
33545      	wire [13:0]  u_8495        ;
           	                            
33546      	wire [8:0]   u_9776        ;
           	                            
33547      	wire [1:0]   u_ab1f        ;
           	                            
33548      	wire [69:0]  Hdr           ;
           	                            
33549      	wire         HdrPwr_Idle   ;
           	                            
33550      	wire         HdrPwr_WakeUp ;
           	                            
33551      	wire [143:0] Int_Data      ;
           	                            
33552      	wire         Int_Head      ;
           	                            
33553      	wire         Int_Rdy       ;
           	                            
33554      	wire         Int_Tail      ;
           	                            
33555      	wire         Int_Vld       ;
           	                            
33556      	wire [1:0]   PortSel       ;
           	                            
33557      	wire [143:0] Rx1_Data      ;
           	                            
33558      	wire         Rx1_Head      ;
           	                            
33559      	wire         Rx1_Rdy       ;
           	                            
33560      	wire         Rx1_Tail      ;
           	                            
33561      	wire         Rx1_Vld       ;
           	                            
33562      	wire [1:0]   TblSel        ;
           	                            
33563      	wire         TblSel1       ;
           	                            
33564      	wire [143:0] Tx1_0_Data    ;
           	                            
33565      	wire         Tx1_0_Head    ;
           	                            
33566      	wire         Tx1_0_Rdy     ;
           	                            
33567      	wire         Tx1_0_Tail    ;
           	                            
33568      	wire         Tx1_0_Vld     ;
           	                            
33569      	wire [143:0] Tx1_1_Data    ;
           	                            
33570      	wire         Tx1_1_Head    ;
           	                            
33571      	wire         Tx1_1_Rdy     ;
           	                            
33572      	wire         Tx1_1_Tail    ;
           	                            
33573      	wire         Tx1_1_Vld     ;
           	                            
33574      	assign Rx1_Data = Rx_Data;
           	                          
33575      	assign Rx1_Head = Rx_Head;
           	                          
33576      	assign Rx1_Tail = Rx_Tail;
           	                          
33577      	assign Rx1_Vld = Rx_Vld;
           	                        
33578      	assign Tx1_0_Rdy = Tx_0_Rdy;
           	                            
33579      	assign u_8495 = Hdr [68:55];
           	                            
33580      	assign u_34e6 = u_8495 [13:5];
           	                              
33581      	assign u_70fe = Hdr [68:55];
           	                            
33582      	assign u_9776 = u_70fe [13:5];
           	                              
33583      	assign TblSel1 = ( u_34e6 & 9'b100000000 ) == 9'b100000000 | ( u_9776 & 9'b010100000 ) == 9'b010100000;
           	                                                                                                       
33584      	assign PortSel = Int_Head ? TblSel : u_7c15;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
33636      endmodule
           <font color = "green">-1-</font>         
33637      
           <font color = "green">==></font>
33638      
           <font color = "green">-2-</font>
33639      
           <font color = "green">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
33683      	assign Sys_Pwr_WakeUp = 1'b0;
           	<font color = "green">-1-</font>                             
33684      endmodule
           <font color = "green">==></font>
33685      
           <font color = "green">-2-</font>
33686      `timescale 1ps/1ps
           <font color = "green">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_198716'>
<a name="inst_tag_198716_Line"></a>
<b>Line Coverage for Instance : <a href="mod599.html#inst_tag_198716" >config_ss_tb.DUT.flexnoc.Switch4Resp001_main.Mux_Switch9.Am</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>33636</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>33683</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
33635                   	assign Tx_1_Vld = Tx1_1_Vld;
33636      1/1          endmodule
33637      1/1          
33638      1/1          
33639      <font color = "red">0/1     ==>  </font>
                        MISSING_ELSE
33640                   // FlexNoC version    : 4.7.0
33641                   // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
33642                   // Exported Structure : /Specification.Architecture.Structure
33643                   // ExportOption       : /verilog
33644                   
33645                   `timescale 1ps/1ps
33646                   module rsnoc_z_T_C_S_C_L_R_Ro_I6o6 ( I , O );
33647                   	input  [5:0] I ;
33648                   	output [5:0] O ;
33649                   	assign O = I;
33650                   endmodule
33651                   
33652                   `timescale 1ps/1ps
33653                   module rsnoc_z_H_R_U_A_Mc_R6c0 (
33654                   	ReqIn
33655                   ,	ReqOut
33656                   ,	Sys_Clk
33657                   ,	Sys_Clk_ClkS
33658                   ,	Sys_Clk_En
33659                   ,	Sys_Clk_EnS
33660                   ,	Sys_Clk_RetRstN
33661                   ,	Sys_Clk_RstN
33662                   ,	Sys_Clk_Tm
33663                   ,	Sys_Pwr_Idle
33664                   ,	Sys_Pwr_WakeUp
33665                   );
33666                   	input  [5:0] ReqIn           ;
33667                   	output [5:0] ReqOut          ;
33668                   	input        Sys_Clk         ;
33669                   	input        Sys_Clk_ClkS    ;
33670                   	input        Sys_Clk_En      ;
33671                   	input        Sys_Clk_EnS     ;
33672                   	input        Sys_Clk_RetRstN ;
33673                   	input        Sys_Clk_RstN    ;
33674                   	input        Sys_Clk_Tm      ;
33675                   	output       Sys_Pwr_Idle    ;
33676                   	output       Sys_Pwr_WakeUp  ;
33677                   	wire       Max     ;
33678                   	wire [5:0] ReqFilt ;
33679                   	assign ReqFilt = { 6 { Max }  } &amp; { ReqIn };
33680                   	rsnoc_z_T_C_S_C_L_R_S_M_1 usm( .I( { 1'b1 } ) , .O( Max ) );
33681                   	rsnoc_z_T_C_S_C_L_R_Ro_I6o6 uro( .I( ReqFilt ) , .O( ReqOut ) );
33682                   	assign Sys_Pwr_Idle = 1'b1;
33683      1/1          	assign Sys_Pwr_WakeUp = 1'b0;
33684      1/1          endmodule
33685      1/1          
33686      <font color = "red">0/1     ==>  `timescale 1ps/1ps</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_198716_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod599.html#inst_tag_198716" >config_ss_tb.DUT.flexnoc.Switch4Resp001_main.Mux_Switch9.Am</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       33448
 EXPRESSION (Keep ? GntReg : Gnt)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_198716_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod599.html#inst_tag_198716" >config_ss_tb.DUT.flexnoc.Switch4Resp001_main.Mux_Switch9.Am</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">118</td>
<td class="rt">2</td>
<td class="rt">1.69  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">3500</td>
<td class="rt">7</td>
<td class="rt">0.20  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1750</td>
<td class="rt">4</td>
<td class="rt">0.23  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1750</td>
<td class="rt">3</td>
<td class="rt">0.17  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">55</td>
<td class="rt">2</td>
<td class="rt">3.64  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1854</td>
<td class="rt">7</td>
<td class="rt">0.38  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">927</td>
<td class="rt">4</td>
<td class="rt">0.43  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">927</td>
<td class="rt">3</td>
<td class="rt">0.32  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">63</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1646</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">823</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">823</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_5_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_6_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxLock[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GntReg[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntReq[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Keep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LockSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_4_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_4_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_5_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_5_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_6_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_6_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_198716_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod599.html#inst_tag_198716" >config_ss_tb.DUT.flexnoc.Switch4Resp001_main.Mux_Switch9.Am</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">33448</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">33636</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">33683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
33448      	,	.Rx_1_Head( Rx1_1_Head )
           	 	                        
33449      	,	.Rx_1_Rdy( Rx1_1_Rdy )
           	 	                      
33450      	,	.Rx_1_Tail( Rx1_1_Tail )
           	 	                        
33451      	,	.Rx_1_Vld( Rx1_1_Vld )
           	 	                      
33452      	,	.RxLock( RxLock )
           	 	                 
33453      	,	.Sys_Clk( Sys_Clk )
           	 	                   
33454      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
33455      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
33456      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
33457      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
33458      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
33459      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
33460      	,	.Sys_Pwr_Idle( MuxPwr_Idle )
           	 	                            
33461      	,	.Sys_Pwr_WakeUp( MuxPwr_WakeUp )
           	 	                                
33462      	,	.Tx_Data( Tx1_Data )
           	 	                    
33463      	,	.Tx_Head( Tx1_Head )
           	 	                    
33464      	,	.Tx_Rdy( Tx1_Rdy )
           	 	                  
33465      	,	.Tx_Tail( Tx1_Tail )
           	 	                    
33466      	,	.Tx_Vld( Tx1_Vld )
           	 	                  
33467      	,	.Vld( Vld )
           	 	           
33468      	);
           	  
33469      	assign Rx_0_Rdy = Rx1_0_Rdy;
           	                            
33470      	assign Rx_1_Rdy = Rx1_1_Rdy;
           	                            
33471      	assign Sys_Pwr_Idle = MuxPwr_Idle & CrtPwr_Idle & SelPwr_Idle;
           	                                                              
33472      	assign LocPwr_WakeUp = Rx_0_Vld | Rx_1_Vld;
           	                                           
33473      	assign Sys_Pwr_WakeUp = MuxPwr_WakeUp | CrtPwr_WakeUp | SelPwr_WakeUp | LocPwr_WakeUp;
           	                                                                                      
33474      	assign Tx_Data = { Tx1_Data [143:74] , Tx1_Data [73:0] };
           	                                                         
33475      	assign Tx_Head = Tx1_Head;
           	                          
33476      	assign Tx_Tail = Tx1_Tail;
           	                          
33477      	assign Tx_Vld = Tx1_Vld;
           	                        
33478      	assign WakeUp_Rx_0 = Rx_0_Vld;
           	                              
33479      	assign WakeUp_Rx_1 = Rx_1_Vld;
           	                              
33480      endmodule
                    
33481      
           
33482      
           
33483      
           
33484      // FlexNoC version    : 4.7.0
                                        
33485      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
33486      // Exported Structure : /Specification.Architecture.Structure
                                                                        
33487      // ExportOption       : /verilog
                                           
33488      
           
33489      `timescale 1ps/1ps
                             
33490      module rsnoc_z_H_R_T_D_U_U_c4e64245 (
                                                
33491      	Rx_Data
           	       
33492      ,	Rx_Head
            	       
33493      ,	Rx_Rdy
            	      
33494      ,	Rx_Tail
            	       
33495      ,	Rx_Vld
            	      
33496      ,	Sys_Clk
            	       
33497      ,	Sys_Clk_ClkS
            	            
33498      ,	Sys_Clk_En
            	          
33499      ,	Sys_Clk_EnS
            	           
33500      ,	Sys_Clk_RetRstN
            	               
33501      ,	Sys_Clk_RstN
            	            
33502      ,	Sys_Clk_Tm
            	          
33503      ,	Sys_Pwr_Idle
            	            
33504      ,	Sys_Pwr_WakeUp
            	              
33505      ,	Tx_0_Data
            	         
33506      ,	Tx_0_Head
            	         
33507      ,	Tx_0_Rdy
            	        
33508      ,	Tx_0_Tail
            	         
33509      ,	Tx_0_Vld
            	        
33510      ,	Tx_1_Data
            	         
33511      ,	Tx_1_Head
            	         
33512      ,	Tx_1_Rdy
            	        
33513      ,	Tx_1_Tail
            	         
33514      ,	Tx_1_Vld
            	        
33515      ,	WakeUp_Rx
            	         
33516      );
             
33517      	input  [143:0] Rx_Data         ;
           	                                
33518      	input          Rx_Head         ;
           	                                
33519      	output         Rx_Rdy          ;
           	                                
33520      	input          Rx_Tail         ;
           	                                
33521      	input          Rx_Vld          ;
           	                                
33522      	input          Sys_Clk         ;
           	                                
33523      	input          Sys_Clk_ClkS    ;
           	                                
33524      	input          Sys_Clk_En      ;
           	                                
33525      	input          Sys_Clk_EnS     ;
           	                                
33526      	input          Sys_Clk_RetRstN ;
           	                                
33527      	input          Sys_Clk_RstN    ;
           	                                
33528      	input          Sys_Clk_Tm      ;
           	                                
33529      	output         Sys_Pwr_Idle    ;
           	                                
33530      	output         Sys_Pwr_WakeUp  ;
           	                                
33531      	output [143:0] Tx_0_Data       ;
           	                                
33532      	output         Tx_0_Head       ;
           	                                
33533      	input          Tx_0_Rdy        ;
           	                                
33534      	output         Tx_0_Tail       ;
           	                                
33535      	output         Tx_0_Vld        ;
           	                                
33536      	output [143:0] Tx_1_Data       ;
           	                                
33537      	output         Tx_1_Head       ;
           	                                
33538      	input          Tx_1_Rdy        ;
           	                                
33539      	output         Tx_1_Tail       ;
           	                                
33540      	output         Tx_1_Vld        ;
           	                                
33541      	output         WakeUp_Rx       ;
           	                                
33542      	wire [8:0]   u_34e6        ;
           	                            
33543      	wire [13:0]  u_70fe        ;
           	                            
33544      	reg  [1:0]   u_7c15        ;
           	                            
33545      	wire [13:0]  u_8495        ;
           	                            
33546      	wire [8:0]   u_9776        ;
           	                            
33547      	wire [1:0]   u_ab1f        ;
           	                            
33548      	wire [69:0]  Hdr           ;
           	                            
33549      	wire         HdrPwr_Idle   ;
           	                            
33550      	wire         HdrPwr_WakeUp ;
           	                            
33551      	wire [143:0] Int_Data      ;
           	                            
33552      	wire         Int_Head      ;
           	                            
33553      	wire         Int_Rdy       ;
           	                            
33554      	wire         Int_Tail      ;
           	                            
33555      	wire         Int_Vld       ;
           	                            
33556      	wire [1:0]   PortSel       ;
           	                            
33557      	wire [143:0] Rx1_Data      ;
           	                            
33558      	wire         Rx1_Head      ;
           	                            
33559      	wire         Rx1_Rdy       ;
           	                            
33560      	wire         Rx1_Tail      ;
           	                            
33561      	wire         Rx1_Vld       ;
           	                            
33562      	wire [1:0]   TblSel        ;
           	                            
33563      	wire         TblSel1       ;
           	                            
33564      	wire [143:0] Tx1_0_Data    ;
           	                            
33565      	wire         Tx1_0_Head    ;
           	                            
33566      	wire         Tx1_0_Rdy     ;
           	                            
33567      	wire         Tx1_0_Tail    ;
           	                            
33568      	wire         Tx1_0_Vld     ;
           	                            
33569      	wire [143:0] Tx1_1_Data    ;
           	                            
33570      	wire         Tx1_1_Head    ;
           	                            
33571      	wire         Tx1_1_Rdy     ;
           	                            
33572      	wire         Tx1_1_Tail    ;
           	                            
33573      	wire         Tx1_1_Vld     ;
           	                            
33574      	assign Rx1_Data = Rx_Data;
           	                          
33575      	assign Rx1_Head = Rx_Head;
           	                          
33576      	assign Rx1_Tail = Rx_Tail;
           	                          
33577      	assign Rx1_Vld = Rx_Vld;
           	                        
33578      	assign Tx1_0_Rdy = Tx_0_Rdy;
           	                            
33579      	assign u_8495 = Hdr [68:55];
           	                            
33580      	assign u_34e6 = u_8495 [13:5];
           	                              
33581      	assign u_70fe = Hdr [68:55];
           	                            
33582      	assign u_9776 = u_70fe [13:5];
           	                              
33583      	assign TblSel1 = ( u_34e6 & 9'b100000000 ) == 9'b100000000 | ( u_9776 & 9'b010100000 ) == 9'b010100000;
           	                                                                                                       
33584      	assign PortSel = Int_Head ? TblSel : u_7c15;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
33636      endmodule
           <font color = "green">-1-</font>         
33637      
           <font color = "green">==></font>
33638      
           <font color = "red">-2-</font>
33639      
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
33683      	assign Sys_Pwr_WakeUp = 1'b0;
           	<font color = "green">-1-</font>                             
33684      endmodule
           <font color = "green">==></font>
33685      
           <font color = "red">-2-</font>
33686      `timescale 1ps/1ps
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_198713'>
<a name="inst_tag_198713_Line"></a>
<b>Line Coverage for Instance : <a href="mod599.html#inst_tag_198713" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.Mux_dma_axi_m1_I.Am</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>33636</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>33683</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
33635                   	assign Tx_1_Vld = Tx1_1_Vld;
33636      1/1          endmodule
33637      1/1          
33638      1/1          
33639      <font color = "red">0/1     ==>  </font>
                        MISSING_ELSE
33640                   // FlexNoC version    : 4.7.0
33641                   // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
33642                   // Exported Structure : /Specification.Architecture.Structure
33643                   // ExportOption       : /verilog
33644                   
33645                   `timescale 1ps/1ps
33646                   module rsnoc_z_T_C_S_C_L_R_Ro_I6o6 ( I , O );
33647                   	input  [5:0] I ;
33648                   	output [5:0] O ;
33649                   	assign O = I;
33650                   endmodule
33651                   
33652                   `timescale 1ps/1ps
33653                   module rsnoc_z_H_R_U_A_Mc_R6c0 (
33654                   	ReqIn
33655                   ,	ReqOut
33656                   ,	Sys_Clk
33657                   ,	Sys_Clk_ClkS
33658                   ,	Sys_Clk_En
33659                   ,	Sys_Clk_EnS
33660                   ,	Sys_Clk_RetRstN
33661                   ,	Sys_Clk_RstN
33662                   ,	Sys_Clk_Tm
33663                   ,	Sys_Pwr_Idle
33664                   ,	Sys_Pwr_WakeUp
33665                   );
33666                   	input  [5:0] ReqIn           ;
33667                   	output [5:0] ReqOut          ;
33668                   	input        Sys_Clk         ;
33669                   	input        Sys_Clk_ClkS    ;
33670                   	input        Sys_Clk_En      ;
33671                   	input        Sys_Clk_EnS     ;
33672                   	input        Sys_Clk_RetRstN ;
33673                   	input        Sys_Clk_RstN    ;
33674                   	input        Sys_Clk_Tm      ;
33675                   	output       Sys_Pwr_Idle    ;
33676                   	output       Sys_Pwr_WakeUp  ;
33677                   	wire       Max     ;
33678                   	wire [5:0] ReqFilt ;
33679                   	assign ReqFilt = { 6 { Max }  } &amp; { ReqIn };
33680                   	rsnoc_z_T_C_S_C_L_R_S_M_1 usm( .I( { 1'b1 } ) , .O( Max ) );
33681                   	rsnoc_z_T_C_S_C_L_R_Ro_I6o6 uro( .I( ReqFilt ) , .O( ReqOut ) );
33682                   	assign Sys_Pwr_Idle = 1'b1;
33683      1/1          	assign Sys_Pwr_WakeUp = 1'b0;
33684      1/1          endmodule
33685      1/1          
33686      <font color = "red">0/1     ==>  `timescale 1ps/1ps</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_198713_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod599.html#inst_tag_198713" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.Mux_dma_axi_m1_I.Am</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       33448
 EXPRESSION (Keep ? GntReg : Gnt)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_198713_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod599.html#inst_tag_198713" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.Mux_dma_axi_m1_I.Am</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">118</td>
<td class="rt">4</td>
<td class="rt">3.39  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">3500</td>
<td class="rt">10</td>
<td class="rt">0.29  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1750</td>
<td class="rt">6</td>
<td class="rt">0.34  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1750</td>
<td class="rt">4</td>
<td class="rt">0.23  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">55</td>
<td class="rt">4</td>
<td class="rt">7.27  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1854</td>
<td class="rt">10</td>
<td class="rt">0.54  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">927</td>
<td class="rt">6</td>
<td class="rt">0.65  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">927</td>
<td class="rt">4</td>
<td class="rt">0.43  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">63</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1646</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">823</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">823</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_5_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_6_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxLock[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GntReg[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntReq[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Keep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LockSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_4_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_4_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_5_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_5_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_6_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_6_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_198713_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod599.html#inst_tag_198713" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.Mux_dma_axi_m1_I.Am</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">33448</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">33636</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">33683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
33448      	,	.Rx_1_Head( Rx1_1_Head )
           	 	                        
33449      	,	.Rx_1_Rdy( Rx1_1_Rdy )
           	 	                      
33450      	,	.Rx_1_Tail( Rx1_1_Tail )
           	 	                        
33451      	,	.Rx_1_Vld( Rx1_1_Vld )
           	 	                      
33452      	,	.RxLock( RxLock )
           	 	                 
33453      	,	.Sys_Clk( Sys_Clk )
           	 	                   
33454      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
33455      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
33456      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
33457      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
33458      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
33459      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
33460      	,	.Sys_Pwr_Idle( MuxPwr_Idle )
           	 	                            
33461      	,	.Sys_Pwr_WakeUp( MuxPwr_WakeUp )
           	 	                                
33462      	,	.Tx_Data( Tx1_Data )
           	 	                    
33463      	,	.Tx_Head( Tx1_Head )
           	 	                    
33464      	,	.Tx_Rdy( Tx1_Rdy )
           	 	                  
33465      	,	.Tx_Tail( Tx1_Tail )
           	 	                    
33466      	,	.Tx_Vld( Tx1_Vld )
           	 	                  
33467      	,	.Vld( Vld )
           	 	           
33468      	);
           	  
33469      	assign Rx_0_Rdy = Rx1_0_Rdy;
           	                            
33470      	assign Rx_1_Rdy = Rx1_1_Rdy;
           	                            
33471      	assign Sys_Pwr_Idle = MuxPwr_Idle & CrtPwr_Idle & SelPwr_Idle;
           	                                                              
33472      	assign LocPwr_WakeUp = Rx_0_Vld | Rx_1_Vld;
           	                                           
33473      	assign Sys_Pwr_WakeUp = MuxPwr_WakeUp | CrtPwr_WakeUp | SelPwr_WakeUp | LocPwr_WakeUp;
           	                                                                                      
33474      	assign Tx_Data = { Tx1_Data [143:74] , Tx1_Data [73:0] };
           	                                                         
33475      	assign Tx_Head = Tx1_Head;
           	                          
33476      	assign Tx_Tail = Tx1_Tail;
           	                          
33477      	assign Tx_Vld = Tx1_Vld;
           	                        
33478      	assign WakeUp_Rx_0 = Rx_0_Vld;
           	                              
33479      	assign WakeUp_Rx_1 = Rx_1_Vld;
           	                              
33480      endmodule
                    
33481      
           
33482      
           
33483      
           
33484      // FlexNoC version    : 4.7.0
                                        
33485      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
33486      // Exported Structure : /Specification.Architecture.Structure
                                                                        
33487      // ExportOption       : /verilog
                                           
33488      
           
33489      `timescale 1ps/1ps
                             
33490      module rsnoc_z_H_R_T_D_U_U_c4e64245 (
                                                
33491      	Rx_Data
           	       
33492      ,	Rx_Head
            	       
33493      ,	Rx_Rdy
            	      
33494      ,	Rx_Tail
            	       
33495      ,	Rx_Vld
            	      
33496      ,	Sys_Clk
            	       
33497      ,	Sys_Clk_ClkS
            	            
33498      ,	Sys_Clk_En
            	          
33499      ,	Sys_Clk_EnS
            	           
33500      ,	Sys_Clk_RetRstN
            	               
33501      ,	Sys_Clk_RstN
            	            
33502      ,	Sys_Clk_Tm
            	          
33503      ,	Sys_Pwr_Idle
            	            
33504      ,	Sys_Pwr_WakeUp
            	              
33505      ,	Tx_0_Data
            	         
33506      ,	Tx_0_Head
            	         
33507      ,	Tx_0_Rdy
            	        
33508      ,	Tx_0_Tail
            	         
33509      ,	Tx_0_Vld
            	        
33510      ,	Tx_1_Data
            	         
33511      ,	Tx_1_Head
            	         
33512      ,	Tx_1_Rdy
            	        
33513      ,	Tx_1_Tail
            	         
33514      ,	Tx_1_Vld
            	        
33515      ,	WakeUp_Rx
            	         
33516      );
             
33517      	input  [143:0] Rx_Data         ;
           	                                
33518      	input          Rx_Head         ;
           	                                
33519      	output         Rx_Rdy          ;
           	                                
33520      	input          Rx_Tail         ;
           	                                
33521      	input          Rx_Vld          ;
           	                                
33522      	input          Sys_Clk         ;
           	                                
33523      	input          Sys_Clk_ClkS    ;
           	                                
33524      	input          Sys_Clk_En      ;
           	                                
33525      	input          Sys_Clk_EnS     ;
           	                                
33526      	input          Sys_Clk_RetRstN ;
           	                                
33527      	input          Sys_Clk_RstN    ;
           	                                
33528      	input          Sys_Clk_Tm      ;
           	                                
33529      	output         Sys_Pwr_Idle    ;
           	                                
33530      	output         Sys_Pwr_WakeUp  ;
           	                                
33531      	output [143:0] Tx_0_Data       ;
           	                                
33532      	output         Tx_0_Head       ;
           	                                
33533      	input          Tx_0_Rdy        ;
           	                                
33534      	output         Tx_0_Tail       ;
           	                                
33535      	output         Tx_0_Vld        ;
           	                                
33536      	output [143:0] Tx_1_Data       ;
           	                                
33537      	output         Tx_1_Head       ;
           	                                
33538      	input          Tx_1_Rdy        ;
           	                                
33539      	output         Tx_1_Tail       ;
           	                                
33540      	output         Tx_1_Vld        ;
           	                                
33541      	output         WakeUp_Rx       ;
           	                                
33542      	wire [8:0]   u_34e6        ;
           	                            
33543      	wire [13:0]  u_70fe        ;
           	                            
33544      	reg  [1:0]   u_7c15        ;
           	                            
33545      	wire [13:0]  u_8495        ;
           	                            
33546      	wire [8:0]   u_9776        ;
           	                            
33547      	wire [1:0]   u_ab1f        ;
           	                            
33548      	wire [69:0]  Hdr           ;
           	                            
33549      	wire         HdrPwr_Idle   ;
           	                            
33550      	wire         HdrPwr_WakeUp ;
           	                            
33551      	wire [143:0] Int_Data      ;
           	                            
33552      	wire         Int_Head      ;
           	                            
33553      	wire         Int_Rdy       ;
           	                            
33554      	wire         Int_Tail      ;
           	                            
33555      	wire         Int_Vld       ;
           	                            
33556      	wire [1:0]   PortSel       ;
           	                            
33557      	wire [143:0] Rx1_Data      ;
           	                            
33558      	wire         Rx1_Head      ;
           	                            
33559      	wire         Rx1_Rdy       ;
           	                            
33560      	wire         Rx1_Tail      ;
           	                            
33561      	wire         Rx1_Vld       ;
           	                            
33562      	wire [1:0]   TblSel        ;
           	                            
33563      	wire         TblSel1       ;
           	                            
33564      	wire [143:0] Tx1_0_Data    ;
           	                            
33565      	wire         Tx1_0_Head    ;
           	                            
33566      	wire         Tx1_0_Rdy     ;
           	                            
33567      	wire         Tx1_0_Tail    ;
           	                            
33568      	wire         Tx1_0_Vld     ;
           	                            
33569      	wire [143:0] Tx1_1_Data    ;
           	                            
33570      	wire         Tx1_1_Head    ;
           	                            
33571      	wire         Tx1_1_Rdy     ;
           	                            
33572      	wire         Tx1_1_Tail    ;
           	                            
33573      	wire         Tx1_1_Vld     ;
           	                            
33574      	assign Rx1_Data = Rx_Data;
           	                          
33575      	assign Rx1_Head = Rx_Head;
           	                          
33576      	assign Rx1_Tail = Rx_Tail;
           	                          
33577      	assign Rx1_Vld = Rx_Vld;
           	                        
33578      	assign Tx1_0_Rdy = Tx_0_Rdy;
           	                            
33579      	assign u_8495 = Hdr [68:55];
           	                            
33580      	assign u_34e6 = u_8495 [13:5];
           	                              
33581      	assign u_70fe = Hdr [68:55];
           	                            
33582      	assign u_9776 = u_70fe [13:5];
           	                              
33583      	assign TblSel1 = ( u_34e6 & 9'b100000000 ) == 9'b100000000 | ( u_9776 & 9'b010100000 ) == 9'b010100000;
           	                                                                                                       
33584      	assign PortSel = Int_Head ? TblSel : u_7c15;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
33636      endmodule
           <font color = "green">-1-</font>         
33637      
           <font color = "green">==></font>
33638      
           <font color = "red">-2-</font>
33639      
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
33683      	assign Sys_Pwr_WakeUp = 1'b0;
           	<font color = "green">-1-</font>                             
33684      endmodule
           <font color = "green">==></font>
33685      
           <font color = "red">-2-</font>
33686      `timescale 1ps/1ps
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_198714'>
<a name="inst_tag_198714_Line"></a>
<b>Line Coverage for Instance : <a href="mod599.html#inst_tag_198714" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.Mux_dma_axi_m0_I.Am</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>33636</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>33683</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
33635                   	assign Tx_1_Vld = Tx1_1_Vld;
33636      1/1          endmodule
33637      1/1          
33638      1/1          
33639      <font color = "red">0/1     ==>  </font>
                        MISSING_ELSE
33640                   // FlexNoC version    : 4.7.0
33641                   // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
33642                   // Exported Structure : /Specification.Architecture.Structure
33643                   // ExportOption       : /verilog
33644                   
33645                   `timescale 1ps/1ps
33646                   module rsnoc_z_T_C_S_C_L_R_Ro_I6o6 ( I , O );
33647                   	input  [5:0] I ;
33648                   	output [5:0] O ;
33649                   	assign O = I;
33650                   endmodule
33651                   
33652                   `timescale 1ps/1ps
33653                   module rsnoc_z_H_R_U_A_Mc_R6c0 (
33654                   	ReqIn
33655                   ,	ReqOut
33656                   ,	Sys_Clk
33657                   ,	Sys_Clk_ClkS
33658                   ,	Sys_Clk_En
33659                   ,	Sys_Clk_EnS
33660                   ,	Sys_Clk_RetRstN
33661                   ,	Sys_Clk_RstN
33662                   ,	Sys_Clk_Tm
33663                   ,	Sys_Pwr_Idle
33664                   ,	Sys_Pwr_WakeUp
33665                   );
33666                   	input  [5:0] ReqIn           ;
33667                   	output [5:0] ReqOut          ;
33668                   	input        Sys_Clk         ;
33669                   	input        Sys_Clk_ClkS    ;
33670                   	input        Sys_Clk_En      ;
33671                   	input        Sys_Clk_EnS     ;
33672                   	input        Sys_Clk_RetRstN ;
33673                   	input        Sys_Clk_RstN    ;
33674                   	input        Sys_Clk_Tm      ;
33675                   	output       Sys_Pwr_Idle    ;
33676                   	output       Sys_Pwr_WakeUp  ;
33677                   	wire       Max     ;
33678                   	wire [5:0] ReqFilt ;
33679                   	assign ReqFilt = { 6 { Max }  } &amp; { ReqIn };
33680                   	rsnoc_z_T_C_S_C_L_R_S_M_1 usm( .I( { 1'b1 } ) , .O( Max ) );
33681                   	rsnoc_z_T_C_S_C_L_R_Ro_I6o6 uro( .I( ReqFilt ) , .O( ReqOut ) );
33682                   	assign Sys_Pwr_Idle = 1'b1;
33683      1/1          	assign Sys_Pwr_WakeUp = 1'b0;
33684      1/1          endmodule
33685      1/1          
33686      <font color = "red">0/1     ==>  `timescale 1ps/1ps</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_198714_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod599.html#inst_tag_198714" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.Mux_dma_axi_m0_I.Am</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       33448
 EXPRESSION (Keep ? GntReg : Gnt)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_198714_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod599.html#inst_tag_198714" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.Mux_dma_axi_m0_I.Am</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">118</td>
<td class="rt">4</td>
<td class="rt">3.39  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">3500</td>
<td class="rt">10</td>
<td class="rt">0.29  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1750</td>
<td class="rt">6</td>
<td class="rt">0.34  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1750</td>
<td class="rt">4</td>
<td class="rt">0.23  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">55</td>
<td class="rt">4</td>
<td class="rt">7.27  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1854</td>
<td class="rt">10</td>
<td class="rt">0.54  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">927</td>
<td class="rt">6</td>
<td class="rt">0.65  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">927</td>
<td class="rt">4</td>
<td class="rt">0.43  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">63</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1646</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">823</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">823</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_5_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_6_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxLock[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GntReg[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntReq[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Keep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LockSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_4_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_4_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_5_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_5_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_6_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_6_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_198714_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod599.html#inst_tag_198714" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.Mux_dma_axi_m0_I.Am</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">33448</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">33636</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">33683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
33448      	,	.Rx_1_Head( Rx1_1_Head )
           	 	                        
33449      	,	.Rx_1_Rdy( Rx1_1_Rdy )
           	 	                      
33450      	,	.Rx_1_Tail( Rx1_1_Tail )
           	 	                        
33451      	,	.Rx_1_Vld( Rx1_1_Vld )
           	 	                      
33452      	,	.RxLock( RxLock )
           	 	                 
33453      	,	.Sys_Clk( Sys_Clk )
           	 	                   
33454      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
33455      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
33456      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
33457      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
33458      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
33459      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
33460      	,	.Sys_Pwr_Idle( MuxPwr_Idle )
           	 	                            
33461      	,	.Sys_Pwr_WakeUp( MuxPwr_WakeUp )
           	 	                                
33462      	,	.Tx_Data( Tx1_Data )
           	 	                    
33463      	,	.Tx_Head( Tx1_Head )
           	 	                    
33464      	,	.Tx_Rdy( Tx1_Rdy )
           	 	                  
33465      	,	.Tx_Tail( Tx1_Tail )
           	 	                    
33466      	,	.Tx_Vld( Tx1_Vld )
           	 	                  
33467      	,	.Vld( Vld )
           	 	           
33468      	);
           	  
33469      	assign Rx_0_Rdy = Rx1_0_Rdy;
           	                            
33470      	assign Rx_1_Rdy = Rx1_1_Rdy;
           	                            
33471      	assign Sys_Pwr_Idle = MuxPwr_Idle & CrtPwr_Idle & SelPwr_Idle;
           	                                                              
33472      	assign LocPwr_WakeUp = Rx_0_Vld | Rx_1_Vld;
           	                                           
33473      	assign Sys_Pwr_WakeUp = MuxPwr_WakeUp | CrtPwr_WakeUp | SelPwr_WakeUp | LocPwr_WakeUp;
           	                                                                                      
33474      	assign Tx_Data = { Tx1_Data [143:74] , Tx1_Data [73:0] };
           	                                                         
33475      	assign Tx_Head = Tx1_Head;
           	                          
33476      	assign Tx_Tail = Tx1_Tail;
           	                          
33477      	assign Tx_Vld = Tx1_Vld;
           	                        
33478      	assign WakeUp_Rx_0 = Rx_0_Vld;
           	                              
33479      	assign WakeUp_Rx_1 = Rx_1_Vld;
           	                              
33480      endmodule
                    
33481      
           
33482      
           
33483      
           
33484      // FlexNoC version    : 4.7.0
                                        
33485      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
33486      // Exported Structure : /Specification.Architecture.Structure
                                                                        
33487      // ExportOption       : /verilog
                                           
33488      
           
33489      `timescale 1ps/1ps
                             
33490      module rsnoc_z_H_R_T_D_U_U_c4e64245 (
                                                
33491      	Rx_Data
           	       
33492      ,	Rx_Head
            	       
33493      ,	Rx_Rdy
            	      
33494      ,	Rx_Tail
            	       
33495      ,	Rx_Vld
            	      
33496      ,	Sys_Clk
            	       
33497      ,	Sys_Clk_ClkS
            	            
33498      ,	Sys_Clk_En
            	          
33499      ,	Sys_Clk_EnS
            	           
33500      ,	Sys_Clk_RetRstN
            	               
33501      ,	Sys_Clk_RstN
            	            
33502      ,	Sys_Clk_Tm
            	          
33503      ,	Sys_Pwr_Idle
            	            
33504      ,	Sys_Pwr_WakeUp
            	              
33505      ,	Tx_0_Data
            	         
33506      ,	Tx_0_Head
            	         
33507      ,	Tx_0_Rdy
            	        
33508      ,	Tx_0_Tail
            	         
33509      ,	Tx_0_Vld
            	        
33510      ,	Tx_1_Data
            	         
33511      ,	Tx_1_Head
            	         
33512      ,	Tx_1_Rdy
            	        
33513      ,	Tx_1_Tail
            	         
33514      ,	Tx_1_Vld
            	        
33515      ,	WakeUp_Rx
            	         
33516      );
             
33517      	input  [143:0] Rx_Data         ;
           	                                
33518      	input          Rx_Head         ;
           	                                
33519      	output         Rx_Rdy          ;
           	                                
33520      	input          Rx_Tail         ;
           	                                
33521      	input          Rx_Vld          ;
           	                                
33522      	input          Sys_Clk         ;
           	                                
33523      	input          Sys_Clk_ClkS    ;
           	                                
33524      	input          Sys_Clk_En      ;
           	                                
33525      	input          Sys_Clk_EnS     ;
           	                                
33526      	input          Sys_Clk_RetRstN ;
           	                                
33527      	input          Sys_Clk_RstN    ;
           	                                
33528      	input          Sys_Clk_Tm      ;
           	                                
33529      	output         Sys_Pwr_Idle    ;
           	                                
33530      	output         Sys_Pwr_WakeUp  ;
           	                                
33531      	output [143:0] Tx_0_Data       ;
           	                                
33532      	output         Tx_0_Head       ;
           	                                
33533      	input          Tx_0_Rdy        ;
           	                                
33534      	output         Tx_0_Tail       ;
           	                                
33535      	output         Tx_0_Vld        ;
           	                                
33536      	output [143:0] Tx_1_Data       ;
           	                                
33537      	output         Tx_1_Head       ;
           	                                
33538      	input          Tx_1_Rdy        ;
           	                                
33539      	output         Tx_1_Tail       ;
           	                                
33540      	output         Tx_1_Vld        ;
           	                                
33541      	output         WakeUp_Rx       ;
           	                                
33542      	wire [8:0]   u_34e6        ;
           	                            
33543      	wire [13:0]  u_70fe        ;
           	                            
33544      	reg  [1:0]   u_7c15        ;
           	                            
33545      	wire [13:0]  u_8495        ;
           	                            
33546      	wire [8:0]   u_9776        ;
           	                            
33547      	wire [1:0]   u_ab1f        ;
           	                            
33548      	wire [69:0]  Hdr           ;
           	                            
33549      	wire         HdrPwr_Idle   ;
           	                            
33550      	wire         HdrPwr_WakeUp ;
           	                            
33551      	wire [143:0] Int_Data      ;
           	                            
33552      	wire         Int_Head      ;
           	                            
33553      	wire         Int_Rdy       ;
           	                            
33554      	wire         Int_Tail      ;
           	                            
33555      	wire         Int_Vld       ;
           	                            
33556      	wire [1:0]   PortSel       ;
           	                            
33557      	wire [143:0] Rx1_Data      ;
           	                            
33558      	wire         Rx1_Head      ;
           	                            
33559      	wire         Rx1_Rdy       ;
           	                            
33560      	wire         Rx1_Tail      ;
           	                            
33561      	wire         Rx1_Vld       ;
           	                            
33562      	wire [1:0]   TblSel        ;
           	                            
33563      	wire         TblSel1       ;
           	                            
33564      	wire [143:0] Tx1_0_Data    ;
           	                            
33565      	wire         Tx1_0_Head    ;
           	                            
33566      	wire         Tx1_0_Rdy     ;
           	                            
33567      	wire         Tx1_0_Tail    ;
           	                            
33568      	wire         Tx1_0_Vld     ;
           	                            
33569      	wire [143:0] Tx1_1_Data    ;
           	                            
33570      	wire         Tx1_1_Head    ;
           	                            
33571      	wire         Tx1_1_Rdy     ;
           	                            
33572      	wire         Tx1_1_Tail    ;
           	                            
33573      	wire         Tx1_1_Vld     ;
           	                            
33574      	assign Rx1_Data = Rx_Data;
           	                          
33575      	assign Rx1_Head = Rx_Head;
           	                          
33576      	assign Rx1_Tail = Rx_Tail;
           	                          
33577      	assign Rx1_Vld = Rx_Vld;
           	                        
33578      	assign Tx1_0_Rdy = Tx_0_Rdy;
           	                            
33579      	assign u_8495 = Hdr [68:55];
           	                            
33580      	assign u_34e6 = u_8495 [13:5];
           	                              
33581      	assign u_70fe = Hdr [68:55];
           	                            
33582      	assign u_9776 = u_70fe [13:5];
           	                              
33583      	assign TblSel1 = ( u_34e6 & 9'b100000000 ) == 9'b100000000 | ( u_9776 & 9'b010100000 ) == 9'b010100000;
           	                                                                                                       
33584      	assign PortSel = Int_Head ? TblSel : u_7c15;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
33636      endmodule
           <font color = "green">-1-</font>         
33637      
           <font color = "green">==></font>
33638      
           <font color = "red">-2-</font>
33639      
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
33683      	assign Sys_Pwr_WakeUp = 1'b0;
           	<font color = "green">-1-</font>                             
33684      endmodule
           <font color = "green">==></font>
33685      
           <font color = "red">-2-</font>
33686      `timescale 1ps/1ps
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_198717'>
<a name="inst_tag_198717_Line"></a>
<b>Line Coverage for Instance : <a href="mod599.html#inst_tag_198717" >config_ss_tb.DUT.flexnoc.SwitchResp001_main.Mux_Switch4Resp001.Am</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>33636</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>33683</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
33635                   	assign Tx_1_Vld = Tx1_1_Vld;
33636      1/1          endmodule
33637      1/1          
33638      1/1          
33639      <font color = "red">0/1     ==>  </font>
                        MISSING_ELSE
33640                   // FlexNoC version    : 4.7.0
33641                   // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
33642                   // Exported Structure : /Specification.Architecture.Structure
33643                   // ExportOption       : /verilog
33644                   
33645                   `timescale 1ps/1ps
33646                   module rsnoc_z_T_C_S_C_L_R_Ro_I6o6 ( I , O );
33647                   	input  [5:0] I ;
33648                   	output [5:0] O ;
33649                   	assign O = I;
33650                   endmodule
33651                   
33652                   `timescale 1ps/1ps
33653                   module rsnoc_z_H_R_U_A_Mc_R6c0 (
33654                   	ReqIn
33655                   ,	ReqOut
33656                   ,	Sys_Clk
33657                   ,	Sys_Clk_ClkS
33658                   ,	Sys_Clk_En
33659                   ,	Sys_Clk_EnS
33660                   ,	Sys_Clk_RetRstN
33661                   ,	Sys_Clk_RstN
33662                   ,	Sys_Clk_Tm
33663                   ,	Sys_Pwr_Idle
33664                   ,	Sys_Pwr_WakeUp
33665                   );
33666                   	input  [5:0] ReqIn           ;
33667                   	output [5:0] ReqOut          ;
33668                   	input        Sys_Clk         ;
33669                   	input        Sys_Clk_ClkS    ;
33670                   	input        Sys_Clk_En      ;
33671                   	input        Sys_Clk_EnS     ;
33672                   	input        Sys_Clk_RetRstN ;
33673                   	input        Sys_Clk_RstN    ;
33674                   	input        Sys_Clk_Tm      ;
33675                   	output       Sys_Pwr_Idle    ;
33676                   	output       Sys_Pwr_WakeUp  ;
33677                   	wire       Max     ;
33678                   	wire [5:0] ReqFilt ;
33679                   	assign ReqFilt = { 6 { Max }  } &amp; { ReqIn };
33680                   	rsnoc_z_T_C_S_C_L_R_S_M_1 usm( .I( { 1'b1 } ) , .O( Max ) );
33681                   	rsnoc_z_T_C_S_C_L_R_Ro_I6o6 uro( .I( ReqFilt ) , .O( ReqOut ) );
33682                   	assign Sys_Pwr_Idle = 1'b1;
33683      1/1          	assign Sys_Pwr_WakeUp = 1'b0;
33684      1/1          endmodule
33685      1/1          
33686      <font color = "red">0/1     ==>  `timescale 1ps/1ps</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_198717_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod599.html#inst_tag_198717" >config_ss_tb.DUT.flexnoc.SwitchResp001_main.Mux_Switch4Resp001.Am</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       33448
 EXPRESSION (Keep ? GntReg : Gnt)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_198717_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod599.html#inst_tag_198717" >config_ss_tb.DUT.flexnoc.SwitchResp001_main.Mux_Switch4Resp001.Am</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">118</td>
<td class="rt">4</td>
<td class="rt">3.39  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">3500</td>
<td class="rt">10</td>
<td class="rt">0.29  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1750</td>
<td class="rt">6</td>
<td class="rt">0.34  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1750</td>
<td class="rt">4</td>
<td class="rt">0.23  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">55</td>
<td class="rt">4</td>
<td class="rt">7.27  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1854</td>
<td class="rt">10</td>
<td class="rt">0.54  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">927</td>
<td class="rt">6</td>
<td class="rt">0.65  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">927</td>
<td class="rt">4</td>
<td class="rt">0.43  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">63</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1646</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">823</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">823</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_5_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_6_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxLock[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GntReg[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntReq[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Keep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LockSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_4_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_4_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_5_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_5_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_6_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_6_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_198717_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod599.html#inst_tag_198717" >config_ss_tb.DUT.flexnoc.SwitchResp001_main.Mux_Switch4Resp001.Am</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">33448</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">33636</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">33683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
33448      	,	.Rx_1_Head( Rx1_1_Head )
           	 	                        
33449      	,	.Rx_1_Rdy( Rx1_1_Rdy )
           	 	                      
33450      	,	.Rx_1_Tail( Rx1_1_Tail )
           	 	                        
33451      	,	.Rx_1_Vld( Rx1_1_Vld )
           	 	                      
33452      	,	.RxLock( RxLock )
           	 	                 
33453      	,	.Sys_Clk( Sys_Clk )
           	 	                   
33454      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
33455      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
33456      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
33457      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
33458      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
33459      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
33460      	,	.Sys_Pwr_Idle( MuxPwr_Idle )
           	 	                            
33461      	,	.Sys_Pwr_WakeUp( MuxPwr_WakeUp )
           	 	                                
33462      	,	.Tx_Data( Tx1_Data )
           	 	                    
33463      	,	.Tx_Head( Tx1_Head )
           	 	                    
33464      	,	.Tx_Rdy( Tx1_Rdy )
           	 	                  
33465      	,	.Tx_Tail( Tx1_Tail )
           	 	                    
33466      	,	.Tx_Vld( Tx1_Vld )
           	 	                  
33467      	,	.Vld( Vld )
           	 	           
33468      	);
           	  
33469      	assign Rx_0_Rdy = Rx1_0_Rdy;
           	                            
33470      	assign Rx_1_Rdy = Rx1_1_Rdy;
           	                            
33471      	assign Sys_Pwr_Idle = MuxPwr_Idle & CrtPwr_Idle & SelPwr_Idle;
           	                                                              
33472      	assign LocPwr_WakeUp = Rx_0_Vld | Rx_1_Vld;
           	                                           
33473      	assign Sys_Pwr_WakeUp = MuxPwr_WakeUp | CrtPwr_WakeUp | SelPwr_WakeUp | LocPwr_WakeUp;
           	                                                                                      
33474      	assign Tx_Data = { Tx1_Data [143:74] , Tx1_Data [73:0] };
           	                                                         
33475      	assign Tx_Head = Tx1_Head;
           	                          
33476      	assign Tx_Tail = Tx1_Tail;
           	                          
33477      	assign Tx_Vld = Tx1_Vld;
           	                        
33478      	assign WakeUp_Rx_0 = Rx_0_Vld;
           	                              
33479      	assign WakeUp_Rx_1 = Rx_1_Vld;
           	                              
33480      endmodule
                    
33481      
           
33482      
           
33483      
           
33484      // FlexNoC version    : 4.7.0
                                        
33485      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
33486      // Exported Structure : /Specification.Architecture.Structure
                                                                        
33487      // ExportOption       : /verilog
                                           
33488      
           
33489      `timescale 1ps/1ps
                             
33490      module rsnoc_z_H_R_T_D_U_U_c4e64245 (
                                                
33491      	Rx_Data
           	       
33492      ,	Rx_Head
            	       
33493      ,	Rx_Rdy
            	      
33494      ,	Rx_Tail
            	       
33495      ,	Rx_Vld
            	      
33496      ,	Sys_Clk
            	       
33497      ,	Sys_Clk_ClkS
            	            
33498      ,	Sys_Clk_En
            	          
33499      ,	Sys_Clk_EnS
            	           
33500      ,	Sys_Clk_RetRstN
            	               
33501      ,	Sys_Clk_RstN
            	            
33502      ,	Sys_Clk_Tm
            	          
33503      ,	Sys_Pwr_Idle
            	            
33504      ,	Sys_Pwr_WakeUp
            	              
33505      ,	Tx_0_Data
            	         
33506      ,	Tx_0_Head
            	         
33507      ,	Tx_0_Rdy
            	        
33508      ,	Tx_0_Tail
            	         
33509      ,	Tx_0_Vld
            	        
33510      ,	Tx_1_Data
            	         
33511      ,	Tx_1_Head
            	         
33512      ,	Tx_1_Rdy
            	        
33513      ,	Tx_1_Tail
            	         
33514      ,	Tx_1_Vld
            	        
33515      ,	WakeUp_Rx
            	         
33516      );
             
33517      	input  [143:0] Rx_Data         ;
           	                                
33518      	input          Rx_Head         ;
           	                                
33519      	output         Rx_Rdy          ;
           	                                
33520      	input          Rx_Tail         ;
           	                                
33521      	input          Rx_Vld          ;
           	                                
33522      	input          Sys_Clk         ;
           	                                
33523      	input          Sys_Clk_ClkS    ;
           	                                
33524      	input          Sys_Clk_En      ;
           	                                
33525      	input          Sys_Clk_EnS     ;
           	                                
33526      	input          Sys_Clk_RetRstN ;
           	                                
33527      	input          Sys_Clk_RstN    ;
           	                                
33528      	input          Sys_Clk_Tm      ;
           	                                
33529      	output         Sys_Pwr_Idle    ;
           	                                
33530      	output         Sys_Pwr_WakeUp  ;
           	                                
33531      	output [143:0] Tx_0_Data       ;
           	                                
33532      	output         Tx_0_Head       ;
           	                                
33533      	input          Tx_0_Rdy        ;
           	                                
33534      	output         Tx_0_Tail       ;
           	                                
33535      	output         Tx_0_Vld        ;
           	                                
33536      	output [143:0] Tx_1_Data       ;
           	                                
33537      	output         Tx_1_Head       ;
           	                                
33538      	input          Tx_1_Rdy        ;
           	                                
33539      	output         Tx_1_Tail       ;
           	                                
33540      	output         Tx_1_Vld        ;
           	                                
33541      	output         WakeUp_Rx       ;
           	                                
33542      	wire [8:0]   u_34e6        ;
           	                            
33543      	wire [13:0]  u_70fe        ;
           	                            
33544      	reg  [1:0]   u_7c15        ;
           	                            
33545      	wire [13:0]  u_8495        ;
           	                            
33546      	wire [8:0]   u_9776        ;
           	                            
33547      	wire [1:0]   u_ab1f        ;
           	                            
33548      	wire [69:0]  Hdr           ;
           	                            
33549      	wire         HdrPwr_Idle   ;
           	                            
33550      	wire         HdrPwr_WakeUp ;
           	                            
33551      	wire [143:0] Int_Data      ;
           	                            
33552      	wire         Int_Head      ;
           	                            
33553      	wire         Int_Rdy       ;
           	                            
33554      	wire         Int_Tail      ;
           	                            
33555      	wire         Int_Vld       ;
           	                            
33556      	wire [1:0]   PortSel       ;
           	                            
33557      	wire [143:0] Rx1_Data      ;
           	                            
33558      	wire         Rx1_Head      ;
           	                            
33559      	wire         Rx1_Rdy       ;
           	                            
33560      	wire         Rx1_Tail      ;
           	                            
33561      	wire         Rx1_Vld       ;
           	                            
33562      	wire [1:0]   TblSel        ;
           	                            
33563      	wire         TblSel1       ;
           	                            
33564      	wire [143:0] Tx1_0_Data    ;
           	                            
33565      	wire         Tx1_0_Head    ;
           	                            
33566      	wire         Tx1_0_Rdy     ;
           	                            
33567      	wire         Tx1_0_Tail    ;
           	                            
33568      	wire         Tx1_0_Vld     ;
           	                            
33569      	wire [143:0] Tx1_1_Data    ;
           	                            
33570      	wire         Tx1_1_Head    ;
           	                            
33571      	wire         Tx1_1_Rdy     ;
           	                            
33572      	wire         Tx1_1_Tail    ;
           	                            
33573      	wire         Tx1_1_Vld     ;
           	                            
33574      	assign Rx1_Data = Rx_Data;
           	                          
33575      	assign Rx1_Head = Rx_Head;
           	                          
33576      	assign Rx1_Tail = Rx_Tail;
           	                          
33577      	assign Rx1_Vld = Rx_Vld;
           	                        
33578      	assign Tx1_0_Rdy = Tx_0_Rdy;
           	                            
33579      	assign u_8495 = Hdr [68:55];
           	                            
33580      	assign u_34e6 = u_8495 [13:5];
           	                              
33581      	assign u_70fe = Hdr [68:55];
           	                            
33582      	assign u_9776 = u_70fe [13:5];
           	                              
33583      	assign TblSel1 = ( u_34e6 & 9'b100000000 ) == 9'b100000000 | ( u_9776 & 9'b010100000 ) == 9'b010100000;
           	                                                                                                       
33584      	assign PortSel = Int_Head ? TblSel : u_7c15;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
33636      endmodule
           <font color = "green">-1-</font>         
33637      
           <font color = "green">==></font>
33638      
           <font color = "red">-2-</font>
33639      
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
33683      	assign Sys_Pwr_WakeUp = 1'b0;
           	<font color = "green">-1-</font>                             
33684      endmodule
           <font color = "green">==></font>
33685      
           <font color = "red">-2-</font>
33686      `timescale 1ps/1ps
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_198718'>
<a name="inst_tag_198718_Line"></a>
<b>Line Coverage for Instance : <a href="mod599.html#inst_tag_198718" >config_ss_tb.DUT.flexnoc.SwitchResp001_main.Mux_Switch1Resp002.Am</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>33636</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>33683</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
33635                   	assign Tx_1_Vld = Tx1_1_Vld;
33636      1/1          endmodule
33637      1/1          
33638      1/1          
33639      <font color = "red">0/1     ==>  </font>
                        MISSING_ELSE
33640                   // FlexNoC version    : 4.7.0
33641                   // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
33642                   // Exported Structure : /Specification.Architecture.Structure
33643                   // ExportOption       : /verilog
33644                   
33645                   `timescale 1ps/1ps
33646                   module rsnoc_z_T_C_S_C_L_R_Ro_I6o6 ( I , O );
33647                   	input  [5:0] I ;
33648                   	output [5:0] O ;
33649                   	assign O = I;
33650                   endmodule
33651                   
33652                   `timescale 1ps/1ps
33653                   module rsnoc_z_H_R_U_A_Mc_R6c0 (
33654                   	ReqIn
33655                   ,	ReqOut
33656                   ,	Sys_Clk
33657                   ,	Sys_Clk_ClkS
33658                   ,	Sys_Clk_En
33659                   ,	Sys_Clk_EnS
33660                   ,	Sys_Clk_RetRstN
33661                   ,	Sys_Clk_RstN
33662                   ,	Sys_Clk_Tm
33663                   ,	Sys_Pwr_Idle
33664                   ,	Sys_Pwr_WakeUp
33665                   );
33666                   	input  [5:0] ReqIn           ;
33667                   	output [5:0] ReqOut          ;
33668                   	input        Sys_Clk         ;
33669                   	input        Sys_Clk_ClkS    ;
33670                   	input        Sys_Clk_En      ;
33671                   	input        Sys_Clk_EnS     ;
33672                   	input        Sys_Clk_RetRstN ;
33673                   	input        Sys_Clk_RstN    ;
33674                   	input        Sys_Clk_Tm      ;
33675                   	output       Sys_Pwr_Idle    ;
33676                   	output       Sys_Pwr_WakeUp  ;
33677                   	wire       Max     ;
33678                   	wire [5:0] ReqFilt ;
33679                   	assign ReqFilt = { 6 { Max }  } &amp; { ReqIn };
33680                   	rsnoc_z_T_C_S_C_L_R_S_M_1 usm( .I( { 1'b1 } ) , .O( Max ) );
33681                   	rsnoc_z_T_C_S_C_L_R_Ro_I6o6 uro( .I( ReqFilt ) , .O( ReqOut ) );
33682                   	assign Sys_Pwr_Idle = 1'b1;
33683      1/1          	assign Sys_Pwr_WakeUp = 1'b0;
33684      1/1          endmodule
33685      1/1          
33686      <font color = "red">0/1     ==>  `timescale 1ps/1ps</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_198718_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod599.html#inst_tag_198718" >config_ss_tb.DUT.flexnoc.SwitchResp001_main.Mux_Switch1Resp002.Am</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       33448
 EXPRESSION (Keep ? GntReg : Gnt)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_198718_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod599.html#inst_tag_198718" >config_ss_tb.DUT.flexnoc.SwitchResp001_main.Mux_Switch1Resp002.Am</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">118</td>
<td class="rt">4</td>
<td class="rt">3.39  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">3500</td>
<td class="rt">11</td>
<td class="rt">0.31  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1750</td>
<td class="rt">7</td>
<td class="rt">0.40  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1750</td>
<td class="rt">4</td>
<td class="rt">0.23  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">55</td>
<td class="rt">4</td>
<td class="rt">7.27  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1854</td>
<td class="rt">11</td>
<td class="rt">0.59  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">927</td>
<td class="rt">7</td>
<td class="rt">0.76  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">927</td>
<td class="rt">4</td>
<td class="rt">0.43  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">63</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1646</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">823</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">823</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_5_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_6_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxLock[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GntReg[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntReq[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Keep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LockSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_4_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_4_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_5_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_5_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_6_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_6_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_198718_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod599.html#inst_tag_198718" >config_ss_tb.DUT.flexnoc.SwitchResp001_main.Mux_Switch1Resp002.Am</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">33448</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">33636</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">33683</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
33448      	,	.Rx_1_Head( Rx1_1_Head )
           	 	                        
33449      	,	.Rx_1_Rdy( Rx1_1_Rdy )
           	 	                      
33450      	,	.Rx_1_Tail( Rx1_1_Tail )
           	 	                        
33451      	,	.Rx_1_Vld( Rx1_1_Vld )
           	 	                      
33452      	,	.RxLock( RxLock )
           	 	                 
33453      	,	.Sys_Clk( Sys_Clk )
           	 	                   
33454      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
33455      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
33456      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
33457      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
33458      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
33459      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
33460      	,	.Sys_Pwr_Idle( MuxPwr_Idle )
           	 	                            
33461      	,	.Sys_Pwr_WakeUp( MuxPwr_WakeUp )
           	 	                                
33462      	,	.Tx_Data( Tx1_Data )
           	 	                    
33463      	,	.Tx_Head( Tx1_Head )
           	 	                    
33464      	,	.Tx_Rdy( Tx1_Rdy )
           	 	                  
33465      	,	.Tx_Tail( Tx1_Tail )
           	 	                    
33466      	,	.Tx_Vld( Tx1_Vld )
           	 	                  
33467      	,	.Vld( Vld )
           	 	           
33468      	);
           	  
33469      	assign Rx_0_Rdy = Rx1_0_Rdy;
           	                            
33470      	assign Rx_1_Rdy = Rx1_1_Rdy;
           	                            
33471      	assign Sys_Pwr_Idle = MuxPwr_Idle & CrtPwr_Idle & SelPwr_Idle;
           	                                                              
33472      	assign LocPwr_WakeUp = Rx_0_Vld | Rx_1_Vld;
           	                                           
33473      	assign Sys_Pwr_WakeUp = MuxPwr_WakeUp | CrtPwr_WakeUp | SelPwr_WakeUp | LocPwr_WakeUp;
           	                                                                                      
33474      	assign Tx_Data = { Tx1_Data [143:74] , Tx1_Data [73:0] };
           	                                                         
33475      	assign Tx_Head = Tx1_Head;
           	                          
33476      	assign Tx_Tail = Tx1_Tail;
           	                          
33477      	assign Tx_Vld = Tx1_Vld;
           	                        
33478      	assign WakeUp_Rx_0 = Rx_0_Vld;
           	                              
33479      	assign WakeUp_Rx_1 = Rx_1_Vld;
           	                              
33480      endmodule
                    
33481      
           
33482      
           
33483      
           
33484      // FlexNoC version    : 4.7.0
                                        
33485      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
33486      // Exported Structure : /Specification.Architecture.Structure
                                                                        
33487      // ExportOption       : /verilog
                                           
33488      
           
33489      `timescale 1ps/1ps
                             
33490      module rsnoc_z_H_R_T_D_U_U_c4e64245 (
                                                
33491      	Rx_Data
           	       
33492      ,	Rx_Head
            	       
33493      ,	Rx_Rdy
            	      
33494      ,	Rx_Tail
            	       
33495      ,	Rx_Vld
            	      
33496      ,	Sys_Clk
            	       
33497      ,	Sys_Clk_ClkS
            	            
33498      ,	Sys_Clk_En
            	          
33499      ,	Sys_Clk_EnS
            	           
33500      ,	Sys_Clk_RetRstN
            	               
33501      ,	Sys_Clk_RstN
            	            
33502      ,	Sys_Clk_Tm
            	          
33503      ,	Sys_Pwr_Idle
            	            
33504      ,	Sys_Pwr_WakeUp
            	              
33505      ,	Tx_0_Data
            	         
33506      ,	Tx_0_Head
            	         
33507      ,	Tx_0_Rdy
            	        
33508      ,	Tx_0_Tail
            	         
33509      ,	Tx_0_Vld
            	        
33510      ,	Tx_1_Data
            	         
33511      ,	Tx_1_Head
            	         
33512      ,	Tx_1_Rdy
            	        
33513      ,	Tx_1_Tail
            	         
33514      ,	Tx_1_Vld
            	        
33515      ,	WakeUp_Rx
            	         
33516      );
             
33517      	input  [143:0] Rx_Data         ;
           	                                
33518      	input          Rx_Head         ;
           	                                
33519      	output         Rx_Rdy          ;
           	                                
33520      	input          Rx_Tail         ;
           	                                
33521      	input          Rx_Vld          ;
           	                                
33522      	input          Sys_Clk         ;
           	                                
33523      	input          Sys_Clk_ClkS    ;
           	                                
33524      	input          Sys_Clk_En      ;
           	                                
33525      	input          Sys_Clk_EnS     ;
           	                                
33526      	input          Sys_Clk_RetRstN ;
           	                                
33527      	input          Sys_Clk_RstN    ;
           	                                
33528      	input          Sys_Clk_Tm      ;
           	                                
33529      	output         Sys_Pwr_Idle    ;
           	                                
33530      	output         Sys_Pwr_WakeUp  ;
           	                                
33531      	output [143:0] Tx_0_Data       ;
           	                                
33532      	output         Tx_0_Head       ;
           	                                
33533      	input          Tx_0_Rdy        ;
           	                                
33534      	output         Tx_0_Tail       ;
           	                                
33535      	output         Tx_0_Vld        ;
           	                                
33536      	output [143:0] Tx_1_Data       ;
           	                                
33537      	output         Tx_1_Head       ;
           	                                
33538      	input          Tx_1_Rdy        ;
           	                                
33539      	output         Tx_1_Tail       ;
           	                                
33540      	output         Tx_1_Vld        ;
           	                                
33541      	output         WakeUp_Rx       ;
           	                                
33542      	wire [8:0]   u_34e6        ;
           	                            
33543      	wire [13:0]  u_70fe        ;
           	                            
33544      	reg  [1:0]   u_7c15        ;
           	                            
33545      	wire [13:0]  u_8495        ;
           	                            
33546      	wire [8:0]   u_9776        ;
           	                            
33547      	wire [1:0]   u_ab1f        ;
           	                            
33548      	wire [69:0]  Hdr           ;
           	                            
33549      	wire         HdrPwr_Idle   ;
           	                            
33550      	wire         HdrPwr_WakeUp ;
           	                            
33551      	wire [143:0] Int_Data      ;
           	                            
33552      	wire         Int_Head      ;
           	                            
33553      	wire         Int_Rdy       ;
           	                            
33554      	wire         Int_Tail      ;
           	                            
33555      	wire         Int_Vld       ;
           	                            
33556      	wire [1:0]   PortSel       ;
           	                            
33557      	wire [143:0] Rx1_Data      ;
           	                            
33558      	wire         Rx1_Head      ;
           	                            
33559      	wire         Rx1_Rdy       ;
           	                            
33560      	wire         Rx1_Tail      ;
           	                            
33561      	wire         Rx1_Vld       ;
           	                            
33562      	wire [1:0]   TblSel        ;
           	                            
33563      	wire         TblSel1       ;
           	                            
33564      	wire [143:0] Tx1_0_Data    ;
           	                            
33565      	wire         Tx1_0_Head    ;
           	                            
33566      	wire         Tx1_0_Rdy     ;
           	                            
33567      	wire         Tx1_0_Tail    ;
           	                            
33568      	wire         Tx1_0_Vld     ;
           	                            
33569      	wire [143:0] Tx1_1_Data    ;
           	                            
33570      	wire         Tx1_1_Head    ;
           	                            
33571      	wire         Tx1_1_Rdy     ;
           	                            
33572      	wire         Tx1_1_Tail    ;
           	                            
33573      	wire         Tx1_1_Vld     ;
           	                            
33574      	assign Rx1_Data = Rx_Data;
           	                          
33575      	assign Rx1_Head = Rx_Head;
           	                          
33576      	assign Rx1_Tail = Rx_Tail;
           	                          
33577      	assign Rx1_Vld = Rx_Vld;
           	                        
33578      	assign Tx1_0_Rdy = Tx_0_Rdy;
           	                            
33579      	assign u_8495 = Hdr [68:55];
           	                            
33580      	assign u_34e6 = u_8495 [13:5];
           	                              
33581      	assign u_70fe = Hdr [68:55];
           	                            
33582      	assign u_9776 = u_70fe [13:5];
           	                              
33583      	assign TblSel1 = ( u_34e6 & 9'b100000000 ) == 9'b100000000 | ( u_9776 & 9'b010100000 ) == 9'b010100000;
           	                                                                                                       
33584      	assign PortSel = Int_Head ? TblSel : u_7c15;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
33636      endmodule
           <font color = "green">-1-</font>         
33637      
           <font color = "green">==></font>
33638      
           <font color = "red">-2-</font>
33639      
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
33683      	assign Sys_Pwr_WakeUp = 1'b0;
           	<font color = "green">-1-</font>                             
33684      endmodule
           <font color = "green">==></font>
33685      
           <font color = "red">-2-</font>
33686      `timescale 1ps/1ps
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_198715'>
<a name="inst_tag_198715_Line"></a>
<b>Line Coverage for Instance : <a href="mod599.html#inst_tag_198715" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.Mux_Switch10.Am</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>33636</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>33683</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
33635                   	assign Tx_1_Vld = Tx1_1_Vld;
33636      1/1          endmodule
33637      1/1          
33638      1/1          
33639      1/1          
                        MISSING_ELSE
33640                   // FlexNoC version    : 4.7.0
33641                   // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
33642                   // Exported Structure : /Specification.Architecture.Structure
33643                   // ExportOption       : /verilog
33644                   
33645                   `timescale 1ps/1ps
33646                   module rsnoc_z_T_C_S_C_L_R_Ro_I6o6 ( I , O );
33647                   	input  [5:0] I ;
33648                   	output [5:0] O ;
33649                   	assign O = I;
33650                   endmodule
33651                   
33652                   `timescale 1ps/1ps
33653                   module rsnoc_z_H_R_U_A_Mc_R6c0 (
33654                   	ReqIn
33655                   ,	ReqOut
33656                   ,	Sys_Clk
33657                   ,	Sys_Clk_ClkS
33658                   ,	Sys_Clk_En
33659                   ,	Sys_Clk_EnS
33660                   ,	Sys_Clk_RetRstN
33661                   ,	Sys_Clk_RstN
33662                   ,	Sys_Clk_Tm
33663                   ,	Sys_Pwr_Idle
33664                   ,	Sys_Pwr_WakeUp
33665                   );
33666                   	input  [5:0] ReqIn           ;
33667                   	output [5:0] ReqOut          ;
33668                   	input        Sys_Clk         ;
33669                   	input        Sys_Clk_ClkS    ;
33670                   	input        Sys_Clk_En      ;
33671                   	input        Sys_Clk_EnS     ;
33672                   	input        Sys_Clk_RetRstN ;
33673                   	input        Sys_Clk_RstN    ;
33674                   	input        Sys_Clk_Tm      ;
33675                   	output       Sys_Pwr_Idle    ;
33676                   	output       Sys_Pwr_WakeUp  ;
33677                   	wire       Max     ;
33678                   	wire [5:0] ReqFilt ;
33679                   	assign ReqFilt = { 6 { Max }  } &amp; { ReqIn };
33680                   	rsnoc_z_T_C_S_C_L_R_S_M_1 usm( .I( { 1'b1 } ) , .O( Max ) );
33681                   	rsnoc_z_T_C_S_C_L_R_Ro_I6o6 uro( .I( ReqFilt ) , .O( ReqOut ) );
33682                   	assign Sys_Pwr_Idle = 1'b1;
33683      1/1          	assign Sys_Pwr_WakeUp = 1'b0;
33684      1/1          endmodule
33685      1/1          
33686      1/1          `timescale 1ps/1ps
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_198715_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod599.html#inst_tag_198715" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.Mux_Switch10.Am</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       33448
 EXPRESSION (Keep ? GntReg : Gnt)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_198715_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod599.html#inst_tag_198715" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.Mux_Switch10.Am</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">118</td>
<td class="rt">18</td>
<td class="rt">15.25 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">3500</td>
<td class="rt">319</td>
<td class="rt">9.11  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1750</td>
<td class="rt">161</td>
<td class="rt">9.20  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1750</td>
<td class="rt">158</td>
<td class="rt">9.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">55</td>
<td class="rt">13</td>
<td class="rt">23.64 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">1854</td>
<td class="rt">214</td>
<td class="rt">11.54 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">927</td>
<td class="rt">108</td>
<td class="rt">11.65 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">927</td>
<td class="rt">106</td>
<td class="rt">11.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">63</td>
<td class="rt">5</td>
<td class="rt">7.94  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1646</td>
<td class="rt">105</td>
<td class="rt">6.38  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">823</td>
<td class="rt">53</td>
<td class="rt">6.44  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">823</td>
<td class="rt">52</td>
<td class="rt">6.32  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gnt[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_5_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[78:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[81:79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[87:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[98:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[102:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_6_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_6_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxLock[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[78:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[81:79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Free</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GntReg[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GntReg[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_4_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_5_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_6_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Data[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_6_Data[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Data[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_6_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Data[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_6_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_6_Data[78:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Data[81:79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_6_Data[87:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_6_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_6_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_6_Data[98:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_6_Data[102:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Data[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_6_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_6_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_6_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_6_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_6_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>IntReq[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntReq[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Keep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LockSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_4_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_4_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_5_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_5_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_6_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_6_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_198715_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod599.html#inst_tag_198715" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.Mux_Switch10.Am</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">7</td>
<td class="rt">87.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">33448</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">33636</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">33683</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
33448      	,	.Rx_1_Head( Rx1_1_Head )
           	 	                        
33449      	,	.Rx_1_Rdy( Rx1_1_Rdy )
           	 	                      
33450      	,	.Rx_1_Tail( Rx1_1_Tail )
           	 	                        
33451      	,	.Rx_1_Vld( Rx1_1_Vld )
           	 	                      
33452      	,	.RxLock( RxLock )
           	 	                 
33453      	,	.Sys_Clk( Sys_Clk )
           	 	                   
33454      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
33455      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
33456      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
33457      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
33458      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
33459      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
33460      	,	.Sys_Pwr_Idle( MuxPwr_Idle )
           	 	                            
33461      	,	.Sys_Pwr_WakeUp( MuxPwr_WakeUp )
           	 	                                
33462      	,	.Tx_Data( Tx1_Data )
           	 	                    
33463      	,	.Tx_Head( Tx1_Head )
           	 	                    
33464      	,	.Tx_Rdy( Tx1_Rdy )
           	 	                  
33465      	,	.Tx_Tail( Tx1_Tail )
           	 	                    
33466      	,	.Tx_Vld( Tx1_Vld )
           	 	                  
33467      	,	.Vld( Vld )
           	 	           
33468      	);
           	  
33469      	assign Rx_0_Rdy = Rx1_0_Rdy;
           	                            
33470      	assign Rx_1_Rdy = Rx1_1_Rdy;
           	                            
33471      	assign Sys_Pwr_Idle = MuxPwr_Idle & CrtPwr_Idle & SelPwr_Idle;
           	                                                              
33472      	assign LocPwr_WakeUp = Rx_0_Vld | Rx_1_Vld;
           	                                           
33473      	assign Sys_Pwr_WakeUp = MuxPwr_WakeUp | CrtPwr_WakeUp | SelPwr_WakeUp | LocPwr_WakeUp;
           	                                                                                      
33474      	assign Tx_Data = { Tx1_Data [143:74] , Tx1_Data [73:0] };
           	                                                         
33475      	assign Tx_Head = Tx1_Head;
           	                          
33476      	assign Tx_Tail = Tx1_Tail;
           	                          
33477      	assign Tx_Vld = Tx1_Vld;
           	                        
33478      	assign WakeUp_Rx_0 = Rx_0_Vld;
           	                              
33479      	assign WakeUp_Rx_1 = Rx_1_Vld;
           	                              
33480      endmodule
                    
33481      
           
33482      
           
33483      
           
33484      // FlexNoC version    : 4.7.0
                                        
33485      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
33486      // Exported Structure : /Specification.Architecture.Structure
                                                                        
33487      // ExportOption       : /verilog
                                           
33488      
           
33489      `timescale 1ps/1ps
                             
33490      module rsnoc_z_H_R_T_D_U_U_c4e64245 (
                                                
33491      	Rx_Data
           	       
33492      ,	Rx_Head
            	       
33493      ,	Rx_Rdy
            	      
33494      ,	Rx_Tail
            	       
33495      ,	Rx_Vld
            	      
33496      ,	Sys_Clk
            	       
33497      ,	Sys_Clk_ClkS
            	            
33498      ,	Sys_Clk_En
            	          
33499      ,	Sys_Clk_EnS
            	           
33500      ,	Sys_Clk_RetRstN
            	               
33501      ,	Sys_Clk_RstN
            	            
33502      ,	Sys_Clk_Tm
            	          
33503      ,	Sys_Pwr_Idle
            	            
33504      ,	Sys_Pwr_WakeUp
            	              
33505      ,	Tx_0_Data
            	         
33506      ,	Tx_0_Head
            	         
33507      ,	Tx_0_Rdy
            	        
33508      ,	Tx_0_Tail
            	         
33509      ,	Tx_0_Vld
            	        
33510      ,	Tx_1_Data
            	         
33511      ,	Tx_1_Head
            	         
33512      ,	Tx_1_Rdy
            	        
33513      ,	Tx_1_Tail
            	         
33514      ,	Tx_1_Vld
            	        
33515      ,	WakeUp_Rx
            	         
33516      );
             
33517      	input  [143:0] Rx_Data         ;
           	                                
33518      	input          Rx_Head         ;
           	                                
33519      	output         Rx_Rdy          ;
           	                                
33520      	input          Rx_Tail         ;
           	                                
33521      	input          Rx_Vld          ;
           	                                
33522      	input          Sys_Clk         ;
           	                                
33523      	input          Sys_Clk_ClkS    ;
           	                                
33524      	input          Sys_Clk_En      ;
           	                                
33525      	input          Sys_Clk_EnS     ;
           	                                
33526      	input          Sys_Clk_RetRstN ;
           	                                
33527      	input          Sys_Clk_RstN    ;
           	                                
33528      	input          Sys_Clk_Tm      ;
           	                                
33529      	output         Sys_Pwr_Idle    ;
           	                                
33530      	output         Sys_Pwr_WakeUp  ;
           	                                
33531      	output [143:0] Tx_0_Data       ;
           	                                
33532      	output         Tx_0_Head       ;
           	                                
33533      	input          Tx_0_Rdy        ;
           	                                
33534      	output         Tx_0_Tail       ;
           	                                
33535      	output         Tx_0_Vld        ;
           	                                
33536      	output [143:0] Tx_1_Data       ;
           	                                
33537      	output         Tx_1_Head       ;
           	                                
33538      	input          Tx_1_Rdy        ;
           	                                
33539      	output         Tx_1_Tail       ;
           	                                
33540      	output         Tx_1_Vld        ;
           	                                
33541      	output         WakeUp_Rx       ;
           	                                
33542      	wire [8:0]   u_34e6        ;
           	                            
33543      	wire [13:0]  u_70fe        ;
           	                            
33544      	reg  [1:0]   u_7c15        ;
           	                            
33545      	wire [13:0]  u_8495        ;
           	                            
33546      	wire [8:0]   u_9776        ;
           	                            
33547      	wire [1:0]   u_ab1f        ;
           	                            
33548      	wire [69:0]  Hdr           ;
           	                            
33549      	wire         HdrPwr_Idle   ;
           	                            
33550      	wire         HdrPwr_WakeUp ;
           	                            
33551      	wire [143:0] Int_Data      ;
           	                            
33552      	wire         Int_Head      ;
           	                            
33553      	wire         Int_Rdy       ;
           	                            
33554      	wire         Int_Tail      ;
           	                            
33555      	wire         Int_Vld       ;
           	                            
33556      	wire [1:0]   PortSel       ;
           	                            
33557      	wire [143:0] Rx1_Data      ;
           	                            
33558      	wire         Rx1_Head      ;
           	                            
33559      	wire         Rx1_Rdy       ;
           	                            
33560      	wire         Rx1_Tail      ;
           	                            
33561      	wire         Rx1_Vld       ;
           	                            
33562      	wire [1:0]   TblSel        ;
           	                            
33563      	wire         TblSel1       ;
           	                            
33564      	wire [143:0] Tx1_0_Data    ;
           	                            
33565      	wire         Tx1_0_Head    ;
           	                            
33566      	wire         Tx1_0_Rdy     ;
           	                            
33567      	wire         Tx1_0_Tail    ;
           	                            
33568      	wire         Tx1_0_Vld     ;
           	                            
33569      	wire [143:0] Tx1_1_Data    ;
           	                            
33570      	wire         Tx1_1_Head    ;
           	                            
33571      	wire         Tx1_1_Rdy     ;
           	                            
33572      	wire         Tx1_1_Tail    ;
           	                            
33573      	wire         Tx1_1_Vld     ;
           	                            
33574      	assign Rx1_Data = Rx_Data;
           	                          
33575      	assign Rx1_Head = Rx_Head;
           	                          
33576      	assign Rx1_Tail = Rx_Tail;
           	                          
33577      	assign Rx1_Vld = Rx_Vld;
           	                        
33578      	assign Tx1_0_Rdy = Tx_0_Rdy;
           	                            
33579      	assign u_8495 = Hdr [68:55];
           	                            
33580      	assign u_34e6 = u_8495 [13:5];
           	                              
33581      	assign u_70fe = Hdr [68:55];
           	                            
33582      	assign u_9776 = u_70fe [13:5];
           	                              
33583      	assign TblSel1 = ( u_34e6 & 9'b100000000 ) == 9'b100000000 | ( u_9776 & 9'b010100000 ) == 9'b010100000;
           	                                                                                                       
33584      	assign PortSel = Int_Head ? TblSel : u_7c15;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
33636      endmodule
           <font color = "green">-1-</font>         
33637      
           <font color = "green">==></font>
33638      
           <font color = "green">-2-</font>
33639      
           <font color = "green">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
33683      	assign Sys_Pwr_WakeUp = 1'b0;
           	<font color = "green">-1-</font>                             
33684      endmodule
           <font color = "green">==></font>
33685      
           <font color = "green">-2-</font>
33686      `timescale 1ps/1ps
           <font color = "green">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_198713">
    <li>
      <a href="#inst_tag_198713_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_198713_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_198713_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_198713_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_198714">
    <li>
      <a href="#inst_tag_198714_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_198714_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_198714_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_198714_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_198715">
    <li>
      <a href="#inst_tag_198715_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_198715_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_198715_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_198715_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_198716">
    <li>
      <a href="#inst_tag_198716_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_198716_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_198716_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_198716_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_198717">
    <li>
      <a href="#inst_tag_198717_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_198717_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_198717_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_198717_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_198718">
    <li>
      <a href="#inst_tag_198718_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_198718_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_198718_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_198718_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_A_M_375a155f_D107e0p0">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
