{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1742672074978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1742672074984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 22 16:34:34 2025 " "Processing started: Sat Mar 22 16:34:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1742672074984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1742672074984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rangel -c rangel " "Command: quartus_map --read_settings_files=on --write_settings_files=off rangel -c rangel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1742672074984 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1742672075566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rangel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rangel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rangel-comportamento " "Found design unit 1: rangel-comportamento" {  } { { "rangel.vhd" "" { Text "D:/Universidade Uninter/Lógica programável/Trabalho/Rangel/rangel.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742672075920 ""} { "Info" "ISGN_ENTITY_NAME" "1 rangel " "Found entity 1: rangel" {  } { { "rangel.vhd" "" { Text "D:/Universidade Uninter/Lógica programável/Trabalho/Rangel/rangel.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742672075920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742672075920 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rangel " "Elaborating entity \"rangel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1742672076001 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada_aux rangel.vhd(33) " "VHDL Process Statement warning at rangel.vhd(33): signal \"entrada_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rangel.vhd" "" { Text "D:/Universidade Uninter/Lógica programável/Trabalho/Rangel/rangel.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1742672076018 "|rangel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada_aux rangel.vhd(35) " "VHDL Process Statement warning at rangel.vhd(35): signal \"entrada_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rangel.vhd" "" { Text "D:/Universidade Uninter/Lógica programável/Trabalho/Rangel/rangel.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1742672076018 "|rangel"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "estado " "Can't recognize finite state machine \"estado\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Quartus II" 0 -1 1742672076018 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "estado.Q0 estado.Q0~_emulated estado.Q0~1 " "Register \"estado.Q0\" is converted into an equivalent circuit using register \"estado.Q0~_emulated\" and latch \"estado.Q0~1\"" {  } { { "rangel.vhd" "" { Text "D:/Universidade Uninter/Lógica programável/Trabalho/Rangel/rangel.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1742672078376 "|rangel|estado.Q0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "estado.Q15 estado.Q15~_emulated estado.Q15~1 " "Register \"estado.Q15\" is converted into an equivalent circuit using register \"estado.Q15~_emulated\" and latch \"estado.Q15~1\"" {  } { { "rangel.vhd" "" { Text "D:/Universidade Uninter/Lógica programável/Trabalho/Rangel/rangel.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1742672078376 "|rangel|estado.Q15"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1742672078376 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1742672080522 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742672080522 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1742672081448 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1742672081448 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1742672081448 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1742672081448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4634 " "Peak virtual memory: 4634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1742672082019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 22 16:34:42 2025 " "Processing ended: Sat Mar 22 16:34:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1742672082019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1742672082019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1742672082019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1742672082019 ""}
