;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; PWM
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB06_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB06_MSK
PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
PWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
PWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
PWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
PWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
PWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
PWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
PWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
PWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB07_A0
PWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB07_A1
PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
PWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB07_D0
PWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB07_D1
PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
PWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB07_F0
PWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB07_F1
PWM_step_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_step_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PWM_step_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PWM_step_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PWM_step_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PWM_step_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PWM_step_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PWM_step_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PWM_step_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PWM_step_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_step_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_step_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_step_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
PWM_step_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_step_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
PWM_step_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_step_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_step_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_step_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_step_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
PWM_step_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_step_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_step_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_step_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
PWM_step_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_step_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_step_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_step_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_step_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_step_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB05_MSK
PWM_step_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_step_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_step_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_step_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_step_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_step_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB05_ST
PWM_step_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
PWM_step_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
PWM_step_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
PWM_step_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
PWM_step_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_step_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
PWM_step_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
PWM_step_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
PWM_step_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
PWM_step_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
PWM_step_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
PWM_step_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
PWM_step_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
PWM_step_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_step_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
PWM_step_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
PWM_step_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
PWM_step_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
PWM_step_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
PWM_step_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
PWM_step_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
PWM_step_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_step_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
PWM_step_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
PWM_step_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
PWM_step_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
PWM_step_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
PWM_step_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
PWM_step_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
PWM_step_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
PWM_step_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_step_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
PWM_step_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
PWM_step_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
PWM_step_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_step_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; S_EN
S_EN__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
S_EN__0__MASK EQU 0x20
S_EN__0__PC EQU CYREG_PRT3_PC5
S_EN__0__PORT EQU 3
S_EN__0__SHIFT EQU 5
S_EN__AG EQU CYREG_PRT3_AG
S_EN__AMUX EQU CYREG_PRT3_AMUX
S_EN__BIE EQU CYREG_PRT3_BIE
S_EN__BIT_MASK EQU CYREG_PRT3_BIT_MASK
S_EN__BYP EQU CYREG_PRT3_BYP
S_EN__CTL EQU CYREG_PRT3_CTL
S_EN__DM0 EQU CYREG_PRT3_DM0
S_EN__DM1 EQU CYREG_PRT3_DM1
S_EN__DM2 EQU CYREG_PRT3_DM2
S_EN__DR EQU CYREG_PRT3_DR
S_EN__INP_DIS EQU CYREG_PRT3_INP_DIS
S_EN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
S_EN__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
S_EN__LCD_EN EQU CYREG_PRT3_LCD_EN
S_EN__MASK EQU 0x20
S_EN__PORT EQU 3
S_EN__PRT EQU CYREG_PRT3_PRT
S_EN__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
S_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
S_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
S_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
S_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
S_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
S_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
S_EN__PS EQU CYREG_PRT3_PS
S_EN__SHIFT EQU 5
S_EN__SLW EQU CYREG_PRT3_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; DMA_1
DMA_1__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_1__DRQ_NUMBER EQU 0
DMA_1__NUMBEROF_TDS EQU 0
DMA_1__PRIORITY EQU 2
DMA_1__TERMIN_EN EQU 0
DMA_1__TERMIN_SEL EQU 0
DMA_1__TERMOUT0_EN EQU 1
DMA_1__TERMOUT0_SEL EQU 0
DMA_1__TERMOUT1_EN EQU 0
DMA_1__TERMOUT1_SEL EQU 0

; DMA_2
DMA_2__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_2__DRQ_NUMBER EQU 1
DMA_2__NUMBEROF_TDS EQU 0
DMA_2__PRIORITY EQU 2
DMA_2__TERMIN_EN EQU 0
DMA_2__TERMIN_SEL EQU 0
DMA_2__TERMOUT0_EN EQU 1
DMA_2__TERMOUT0_SEL EQU 1
DMA_2__TERMOUT1_EN EQU 0
DMA_2__TERMOUT1_SEL EQU 0

; H_ENA
H_ENA__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
H_ENA__0__MASK EQU 0x02
H_ENA__0__PC EQU CYREG_PRT0_PC1
H_ENA__0__PORT EQU 0
H_ENA__0__SHIFT EQU 1
H_ENA__AG EQU CYREG_PRT0_AG
H_ENA__AMUX EQU CYREG_PRT0_AMUX
H_ENA__BIE EQU CYREG_PRT0_BIE
H_ENA__BIT_MASK EQU CYREG_PRT0_BIT_MASK
H_ENA__BYP EQU CYREG_PRT0_BYP
H_ENA__CTL EQU CYREG_PRT0_CTL
H_ENA__DM0 EQU CYREG_PRT0_DM0
H_ENA__DM1 EQU CYREG_PRT0_DM1
H_ENA__DM2 EQU CYREG_PRT0_DM2
H_ENA__DR EQU CYREG_PRT0_DR
H_ENA__INP_DIS EQU CYREG_PRT0_INP_DIS
H_ENA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
H_ENA__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
H_ENA__LCD_EN EQU CYREG_PRT0_LCD_EN
H_ENA__MASK EQU 0x02
H_ENA__PORT EQU 0
H_ENA__PRT EQU CYREG_PRT0_PRT
H_ENA__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
H_ENA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
H_ENA__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
H_ENA__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
H_ENA__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
H_ENA__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
H_ENA__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
H_ENA__PS EQU CYREG_PRT0_PS
H_ENA__SHIFT EQU 1
H_ENA__SLW EQU CYREG_PRT0_SLW

; H_ENB
H_ENB__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
H_ENB__0__MASK EQU 0x08
H_ENB__0__PC EQU CYREG_PRT0_PC3
H_ENB__0__PORT EQU 0
H_ENB__0__SHIFT EQU 3
H_ENB__AG EQU CYREG_PRT0_AG
H_ENB__AMUX EQU CYREG_PRT0_AMUX
H_ENB__BIE EQU CYREG_PRT0_BIE
H_ENB__BIT_MASK EQU CYREG_PRT0_BIT_MASK
H_ENB__BYP EQU CYREG_PRT0_BYP
H_ENB__CTL EQU CYREG_PRT0_CTL
H_ENB__DM0 EQU CYREG_PRT0_DM0
H_ENB__DM1 EQU CYREG_PRT0_DM1
H_ENB__DM2 EQU CYREG_PRT0_DM2
H_ENB__DR EQU CYREG_PRT0_DR
H_ENB__INP_DIS EQU CYREG_PRT0_INP_DIS
H_ENB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
H_ENB__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
H_ENB__LCD_EN EQU CYREG_PRT0_LCD_EN
H_ENB__MASK EQU 0x08
H_ENB__PORT EQU 0
H_ENB__PRT EQU CYREG_PRT0_PRT
H_ENB__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
H_ENB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
H_ENB__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
H_ENB__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
H_ENB__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
H_ENB__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
H_ENB__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
H_ENB__PS EQU CYREG_PRT0_PS
H_ENB__SHIFT EQU 3
H_ENB__SLW EQU CYREG_PRT0_SLW

; H_INA
H_INA__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
H_INA__0__MASK EQU 0x20
H_INA__0__PC EQU CYREG_PRT0_PC5
H_INA__0__PORT EQU 0
H_INA__0__SHIFT EQU 5
H_INA__AG EQU CYREG_PRT0_AG
H_INA__AMUX EQU CYREG_PRT0_AMUX
H_INA__BIE EQU CYREG_PRT0_BIE
H_INA__BIT_MASK EQU CYREG_PRT0_BIT_MASK
H_INA__BYP EQU CYREG_PRT0_BYP
H_INA__CTL EQU CYREG_PRT0_CTL
H_INA__DM0 EQU CYREG_PRT0_DM0
H_INA__DM1 EQU CYREG_PRT0_DM1
H_INA__DM2 EQU CYREG_PRT0_DM2
H_INA__DR EQU CYREG_PRT0_DR
H_INA__INP_DIS EQU CYREG_PRT0_INP_DIS
H_INA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
H_INA__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
H_INA__LCD_EN EQU CYREG_PRT0_LCD_EN
H_INA__MASK EQU 0x20
H_INA__PORT EQU 0
H_INA__PRT EQU CYREG_PRT0_PRT
H_INA__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
H_INA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
H_INA__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
H_INA__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
H_INA__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
H_INA__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
H_INA__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
H_INA__PS EQU CYREG_PRT0_PS
H_INA__SHIFT EQU 5
H_INA__SLW EQU CYREG_PRT0_SLW

; H_INB
H_INB__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
H_INB__0__MASK EQU 0x40
H_INB__0__PC EQU CYREG_PRT0_PC6
H_INB__0__PORT EQU 0
H_INB__0__SHIFT EQU 6
H_INB__AG EQU CYREG_PRT0_AG
H_INB__AMUX EQU CYREG_PRT0_AMUX
H_INB__BIE EQU CYREG_PRT0_BIE
H_INB__BIT_MASK EQU CYREG_PRT0_BIT_MASK
H_INB__BYP EQU CYREG_PRT0_BYP
H_INB__CTL EQU CYREG_PRT0_CTL
H_INB__DM0 EQU CYREG_PRT0_DM0
H_INB__DM1 EQU CYREG_PRT0_DM1
H_INB__DM2 EQU CYREG_PRT0_DM2
H_INB__DR EQU CYREG_PRT0_DR
H_INB__INP_DIS EQU CYREG_PRT0_INP_DIS
H_INB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
H_INB__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
H_INB__LCD_EN EQU CYREG_PRT0_LCD_EN
H_INB__MASK EQU 0x40
H_INB__PORT EQU 0
H_INB__PRT EQU CYREG_PRT0_PRT
H_INB__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
H_INB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
H_INB__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
H_INB__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
H_INB__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
H_INB__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
H_INB__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
H_INB__PS EQU CYREG_PRT0_PS
H_INB__SHIFT EQU 6
H_INB__SLW EQU CYREG_PRT0_SLW

; S_DIR
S_DIR__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
S_DIR__0__MASK EQU 0x80
S_DIR__0__PC EQU CYREG_PRT3_PC7
S_DIR__0__PORT EQU 3
S_DIR__0__SHIFT EQU 7
S_DIR__AG EQU CYREG_PRT3_AG
S_DIR__AMUX EQU CYREG_PRT3_AMUX
S_DIR__BIE EQU CYREG_PRT3_BIE
S_DIR__BIT_MASK EQU CYREG_PRT3_BIT_MASK
S_DIR__BYP EQU CYREG_PRT3_BYP
S_DIR__CTL EQU CYREG_PRT3_CTL
S_DIR__DM0 EQU CYREG_PRT3_DM0
S_DIR__DM1 EQU CYREG_PRT3_DM1
S_DIR__DM2 EQU CYREG_PRT3_DM2
S_DIR__DR EQU CYREG_PRT3_DR
S_DIR__INP_DIS EQU CYREG_PRT3_INP_DIS
S_DIR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
S_DIR__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
S_DIR__LCD_EN EQU CYREG_PRT3_LCD_EN
S_DIR__MASK EQU 0x80
S_DIR__PORT EQU 3
S_DIR__PRT EQU CYREG_PRT3_PRT
S_DIR__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
S_DIR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
S_DIR__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
S_DIR__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
S_DIR__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
S_DIR__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
S_DIR__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
S_DIR__PS EQU CYREG_PRT3_PS
S_DIR__SHIFT EQU 7
S_DIR__SLW EQU CYREG_PRT3_SLW

; ISR_Sw
ISR_Sw__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_Sw__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_Sw__INTC_MASK EQU 0x40
ISR_Sw__INTC_NUMBER EQU 6
ISR_Sw__INTC_PRIOR_NUM EQU 7
ISR_Sw__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
ISR_Sw__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_Sw__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PWMout
PWMout__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
PWMout__0__MASK EQU 0x01
PWMout__0__PC EQU CYREG_PRT0_PC0
PWMout__0__PORT EQU 0
PWMout__0__SHIFT EQU 0
PWMout__AG EQU CYREG_PRT0_AG
PWMout__AMUX EQU CYREG_PRT0_AMUX
PWMout__BIE EQU CYREG_PRT0_BIE
PWMout__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PWMout__BYP EQU CYREG_PRT0_BYP
PWMout__CTL EQU CYREG_PRT0_CTL
PWMout__DM0 EQU CYREG_PRT0_DM0
PWMout__DM1 EQU CYREG_PRT0_DM1
PWMout__DM2 EQU CYREG_PRT0_DM2
PWMout__DR EQU CYREG_PRT0_DR
PWMout__INP_DIS EQU CYREG_PRT0_INP_DIS
PWMout__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
PWMout__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PWMout__LCD_EN EQU CYREG_PRT0_LCD_EN
PWMout__MASK EQU 0x01
PWMout__PORT EQU 0
PWMout__PRT EQU CYREG_PRT0_PRT
PWMout__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PWMout__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PWMout__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PWMout__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PWMout__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PWMout__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PWMout__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PWMout__PS EQU CYREG_PRT0_PS
PWMout__SHIFT EQU 0
PWMout__SLW EQU CYREG_PRT0_SLW

; S_STEP
S_STEP__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
S_STEP__0__MASK EQU 0x40
S_STEP__0__PC EQU CYREG_PRT3_PC6
S_STEP__0__PORT EQU 3
S_STEP__0__SHIFT EQU 6
S_STEP__AG EQU CYREG_PRT3_AG
S_STEP__AMUX EQU CYREG_PRT3_AMUX
S_STEP__BIE EQU CYREG_PRT3_BIE
S_STEP__BIT_MASK EQU CYREG_PRT3_BIT_MASK
S_STEP__BYP EQU CYREG_PRT3_BYP
S_STEP__CTL EQU CYREG_PRT3_CTL
S_STEP__DM0 EQU CYREG_PRT3_DM0
S_STEP__DM1 EQU CYREG_PRT3_DM1
S_STEP__DM2 EQU CYREG_PRT3_DM2
S_STEP__DR EQU CYREG_PRT3_DR
S_STEP__INP_DIS EQU CYREG_PRT3_INP_DIS
S_STEP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
S_STEP__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
S_STEP__LCD_EN EQU CYREG_PRT3_LCD_EN
S_STEP__MASK EQU 0x40
S_STEP__PORT EQU 3
S_STEP__PRT EQU CYREG_PRT3_PRT
S_STEP__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
S_STEP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
S_STEP__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
S_STEP__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
S_STEP__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
S_STEP__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
S_STEP__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
S_STEP__PS EQU CYREG_PRT3_PS
S_STEP__SHIFT EQU 6
S_STEP__SLW EQU CYREG_PRT3_SLW

; UART_1
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB09_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB11_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB11_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB11_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB11_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB11_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB11_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB04_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB04_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x02
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x04
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x04
UART_1_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_1_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_1_TXInternalInterrupt__INTC_MASK EQU 0x10
UART_1_TXInternalInterrupt__INTC_NUMBER EQU 4
UART_1_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_1_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
UART_1_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_1_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_SAR_1
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC_SAR_1_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
ADC_SAR_1_Bypass__0__MASK EQU 0x10
ADC_SAR_1_Bypass__0__PC EQU CYREG_PRT0_PC4
ADC_SAR_1_Bypass__0__PORT EQU 0
ADC_SAR_1_Bypass__0__SHIFT EQU 4
ADC_SAR_1_Bypass__AG EQU CYREG_PRT0_AG
ADC_SAR_1_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_1_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_SAR_1_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_1_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_SAR_1_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_SAR_1_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_1_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_1_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_1_Bypass__DR EQU CYREG_PRT0_DR
ADC_SAR_1_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_1_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_SAR_1_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_1_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_1_Bypass__MASK EQU 0x10
ADC_SAR_1_Bypass__PORT EQU 0
ADC_SAR_1_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_SAR_1_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_1_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_1_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_1_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_1_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_1_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_1_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_1_Bypass__PS EQU CYREG_PRT0_PS
ADC_SAR_1_Bypass__SHIFT EQU 4
ADC_SAR_1_Bypass__SLW EQU CYREG_PRT0_SLW
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x04
ADC_SAR_1_IRQ__INTC_NUMBER EQU 2
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_SAR_2
ADC_SAR_2_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_2_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_2_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_2_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_2_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_2_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_2_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_2_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_2_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_2_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_2_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_2_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_2_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_2_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_2_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_2_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_2_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_2_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_2_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_2_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
ADC_SAR_2_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
ADC_SAR_2_Bypass__0__MASK EQU 0x04
ADC_SAR_2_Bypass__0__PC EQU CYREG_PRT0_PC2
ADC_SAR_2_Bypass__0__PORT EQU 0
ADC_SAR_2_Bypass__0__SHIFT EQU 2
ADC_SAR_2_Bypass__AG EQU CYREG_PRT0_AG
ADC_SAR_2_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_2_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_SAR_2_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_2_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_SAR_2_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_SAR_2_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_2_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_2_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_2_Bypass__DR EQU CYREG_PRT0_DR
ADC_SAR_2_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_2_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_SAR_2_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_2_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_2_Bypass__MASK EQU 0x04
ADC_SAR_2_Bypass__PORT EQU 0
ADC_SAR_2_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_SAR_2_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_2_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_2_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_2_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_2_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_2_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_2_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_2_Bypass__PS EQU CYREG_PRT0_PS
ADC_SAR_2_Bypass__SHIFT EQU 2
ADC_SAR_2_Bypass__SLW EQU CYREG_PRT0_SLW
ADC_SAR_2_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_2_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_2_IRQ__INTC_MASK EQU 0x08
ADC_SAR_2_IRQ__INTC_NUMBER EQU 3
ADC_SAR_2_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_2_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
ADC_SAR_2_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_2_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Clock_PWM
Clock_PWM__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_PWM__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_PWM__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_PWM__CFG2_SRC_SEL_MASK EQU 0x07
Clock_PWM__INDEX EQU 0x00
Clock_PWM__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_PWM__PM_ACT_MSK EQU 0x01
Clock_PWM__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_PWM__PM_STBY_MSK EQU 0x01
Clock_PWM_step__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_PWM_step__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_PWM_step__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_PWM_step__CFG2_SRC_SEL_MASK EQU 0x07
Clock_PWM_step__INDEX EQU 0x01
Clock_PWM_step__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_PWM_step__PM_ACT_MSK EQU 0x02
Clock_PWM_step__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_PWM_step__PM_STBY_MSK EQU 0x02

; Clock_soc
Clock_soc__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_soc__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_soc__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_soc__CFG2_SRC_SEL_MASK EQU 0x07
Clock_soc__INDEX EQU 0x03
Clock_soc__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_soc__PM_ACT_MSK EQU 0x08
Clock_soc__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_soc__PM_STBY_MSK EQU 0x08

; ISR_DMA_1
ISR_DMA_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_DMA_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_DMA_1__INTC_MASK EQU 0x01
ISR_DMA_1__INTC_NUMBER EQU 0
ISR_DMA_1__INTC_PRIOR_NUM EQU 7
ISR_DMA_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ISR_DMA_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_DMA_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ISR_DMA_2
ISR_DMA_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_DMA_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_DMA_2__INTC_MASK EQU 0x02
ISR_DMA_2__INTC_NUMBER EQU 1
ISR_DMA_2__INTC_PRIOR_NUM EQU 7
ISR_DMA_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ISR_DMA_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_DMA_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Clock_aclk
Clock_aclk__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
Clock_aclk__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
Clock_aclk__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
Clock_aclk__CFG2_SRC_SEL_MASK EQU 0x07
Clock_aclk__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
Clock_aclk__CFG3_PHASE_DLY_MASK EQU 0x0F
Clock_aclk__INDEX EQU 0x00
Clock_aclk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
Clock_aclk__PM_ACT_MSK EQU 0x01
Clock_aclk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
Clock_aclk__PM_STBY_MSK EQU 0x01

; PIN_SWITCH
PIN_SWITCH__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
PIN_SWITCH__0__MASK EQU 0x04
PIN_SWITCH__0__PC EQU CYREG_PRT2_PC2
PIN_SWITCH__0__PORT EQU 2
PIN_SWITCH__0__SHIFT EQU 2
PIN_SWITCH__AG EQU CYREG_PRT2_AG
PIN_SWITCH__AMUX EQU CYREG_PRT2_AMUX
PIN_SWITCH__BIE EQU CYREG_PRT2_BIE
PIN_SWITCH__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PIN_SWITCH__BYP EQU CYREG_PRT2_BYP
PIN_SWITCH__CTL EQU CYREG_PRT2_CTL
PIN_SWITCH__DM0 EQU CYREG_PRT2_DM0
PIN_SWITCH__DM1 EQU CYREG_PRT2_DM1
PIN_SWITCH__DM2 EQU CYREG_PRT2_DM2
PIN_SWITCH__DR EQU CYREG_PRT2_DR
PIN_SWITCH__INP_DIS EQU CYREG_PRT2_INP_DIS
PIN_SWITCH__INTSTAT EQU CYREG_PICU2_INTSTAT
PIN_SWITCH__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
PIN_SWITCH__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PIN_SWITCH__LCD_EN EQU CYREG_PRT2_LCD_EN
PIN_SWITCH__MASK EQU 0x04
PIN_SWITCH__PORT EQU 2
PIN_SWITCH__PRT EQU CYREG_PRT2_PRT
PIN_SWITCH__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PIN_SWITCH__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PIN_SWITCH__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PIN_SWITCH__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PIN_SWITCH__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PIN_SWITCH__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PIN_SWITCH__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PIN_SWITCH__PS EQU CYREG_PRT2_PS
PIN_SWITCH__SHIFT EQU 2
PIN_SWITCH__SLW EQU CYREG_PRT2_SLW
PIN_SWITCH__SNAP EQU CYREG_PICU2_SNAP

; PIN_ADC_IN_1
PIN_ADC_IN_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
PIN_ADC_IN_1__0__MASK EQU 0x80
PIN_ADC_IN_1__0__PC EQU CYREG_PRT1_PC7
PIN_ADC_IN_1__0__PORT EQU 1
PIN_ADC_IN_1__0__SHIFT EQU 7
PIN_ADC_IN_1__AG EQU CYREG_PRT1_AG
PIN_ADC_IN_1__AMUX EQU CYREG_PRT1_AMUX
PIN_ADC_IN_1__BIE EQU CYREG_PRT1_BIE
PIN_ADC_IN_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
PIN_ADC_IN_1__BYP EQU CYREG_PRT1_BYP
PIN_ADC_IN_1__CTL EQU CYREG_PRT1_CTL
PIN_ADC_IN_1__DM0 EQU CYREG_PRT1_DM0
PIN_ADC_IN_1__DM1 EQU CYREG_PRT1_DM1
PIN_ADC_IN_1__DM2 EQU CYREG_PRT1_DM2
PIN_ADC_IN_1__DR EQU CYREG_PRT1_DR
PIN_ADC_IN_1__INP_DIS EQU CYREG_PRT1_INP_DIS
PIN_ADC_IN_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
PIN_ADC_IN_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
PIN_ADC_IN_1__LCD_EN EQU CYREG_PRT1_LCD_EN
PIN_ADC_IN_1__MASK EQU 0x80
PIN_ADC_IN_1__PORT EQU 1
PIN_ADC_IN_1__PRT EQU CYREG_PRT1_PRT
PIN_ADC_IN_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
PIN_ADC_IN_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
PIN_ADC_IN_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
PIN_ADC_IN_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
PIN_ADC_IN_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
PIN_ADC_IN_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
PIN_ADC_IN_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
PIN_ADC_IN_1__PS EQU CYREG_PRT1_PS
PIN_ADC_IN_1__SHIFT EQU 7
PIN_ADC_IN_1__SLW EQU CYREG_PRT1_SLW

; PIN_ADC_IN_AZ
PIN_ADC_IN_AZ__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
PIN_ADC_IN_AZ__0__MASK EQU 0x40
PIN_ADC_IN_AZ__0__PC EQU CYREG_PRT1_PC6
PIN_ADC_IN_AZ__0__PORT EQU 1
PIN_ADC_IN_AZ__0__SHIFT EQU 6
PIN_ADC_IN_AZ__AG EQU CYREG_PRT1_AG
PIN_ADC_IN_AZ__AMUX EQU CYREG_PRT1_AMUX
PIN_ADC_IN_AZ__BIE EQU CYREG_PRT1_BIE
PIN_ADC_IN_AZ__BIT_MASK EQU CYREG_PRT1_BIT_MASK
PIN_ADC_IN_AZ__BYP EQU CYREG_PRT1_BYP
PIN_ADC_IN_AZ__CTL EQU CYREG_PRT1_CTL
PIN_ADC_IN_AZ__DM0 EQU CYREG_PRT1_DM0
PIN_ADC_IN_AZ__DM1 EQU CYREG_PRT1_DM1
PIN_ADC_IN_AZ__DM2 EQU CYREG_PRT1_DM2
PIN_ADC_IN_AZ__DR EQU CYREG_PRT1_DR
PIN_ADC_IN_AZ__INP_DIS EQU CYREG_PRT1_INP_DIS
PIN_ADC_IN_AZ__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
PIN_ADC_IN_AZ__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
PIN_ADC_IN_AZ__LCD_EN EQU CYREG_PRT1_LCD_EN
PIN_ADC_IN_AZ__MASK EQU 0x40
PIN_ADC_IN_AZ__PORT EQU 1
PIN_ADC_IN_AZ__PRT EQU CYREG_PRT1_PRT
PIN_ADC_IN_AZ__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
PIN_ADC_IN_AZ__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
PIN_ADC_IN_AZ__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
PIN_ADC_IN_AZ__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
PIN_ADC_IN_AZ__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
PIN_ADC_IN_AZ__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
PIN_ADC_IN_AZ__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
PIN_ADC_IN_AZ__PS EQU CYREG_PRT1_PS
PIN_ADC_IN_AZ__SHIFT EQU 6
PIN_ADC_IN_AZ__SLW EQU CYREG_PRT1_SLW

; PIN_ADC_IN_EL
PIN_ADC_IN_EL__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
PIN_ADC_IN_EL__0__MASK EQU 0x20
PIN_ADC_IN_EL__0__PC EQU CYREG_PRT1_PC5
PIN_ADC_IN_EL__0__PORT EQU 1
PIN_ADC_IN_EL__0__SHIFT EQU 5
PIN_ADC_IN_EL__AG EQU CYREG_PRT1_AG
PIN_ADC_IN_EL__AMUX EQU CYREG_PRT1_AMUX
PIN_ADC_IN_EL__BIE EQU CYREG_PRT1_BIE
PIN_ADC_IN_EL__BIT_MASK EQU CYREG_PRT1_BIT_MASK
PIN_ADC_IN_EL__BYP EQU CYREG_PRT1_BYP
PIN_ADC_IN_EL__CTL EQU CYREG_PRT1_CTL
PIN_ADC_IN_EL__DM0 EQU CYREG_PRT1_DM0
PIN_ADC_IN_EL__DM1 EQU CYREG_PRT1_DM1
PIN_ADC_IN_EL__DM2 EQU CYREG_PRT1_DM2
PIN_ADC_IN_EL__DR EQU CYREG_PRT1_DR
PIN_ADC_IN_EL__INP_DIS EQU CYREG_PRT1_INP_DIS
PIN_ADC_IN_EL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
PIN_ADC_IN_EL__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
PIN_ADC_IN_EL__LCD_EN EQU CYREG_PRT1_LCD_EN
PIN_ADC_IN_EL__MASK EQU 0x20
PIN_ADC_IN_EL__PORT EQU 1
PIN_ADC_IN_EL__PRT EQU CYREG_PRT1_PRT
PIN_ADC_IN_EL__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
PIN_ADC_IN_EL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
PIN_ADC_IN_EL__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
PIN_ADC_IN_EL__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
PIN_ADC_IN_EL__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
PIN_ADC_IN_EL__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
PIN_ADC_IN_EL__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
PIN_ADC_IN_EL__PS EQU CYREG_PRT1_PS
PIN_ADC_IN_EL__SHIFT EQU 5
PIN_ADC_IN_EL__SLW EQU CYREG_PRT1_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 34000000
BCLK__BUS_CLK__KHZ EQU 34000
BCLK__BUS_CLK__MHZ EQU 34
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 21
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 21
CYDEV_CHIP_MEMBER_4D EQU 16
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 22
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 20
CYDEV_CHIP_MEMBER_4I EQU 26
CYDEV_CHIP_MEMBER_4J EQU 17
CYDEV_CHIP_MEMBER_4K EQU 18
CYDEV_CHIP_MEMBER_4L EQU 25
CYDEV_CHIP_MEMBER_4M EQU 24
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 23
CYDEV_CHIP_MEMBER_4Q EQU 14
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 19
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 15
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 27
CYDEV_CHIP_MEMBER_FM3 EQU 31
CYDEV_CHIP_MEMBER_FM4 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 28
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 30
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000001C
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
