; Example of Part 1 (R-Pipeline CPU)
;  _______________________________________________________________________________________________________
; |  InstrAddr  |   Instruction               |   Binary Code                            |   Hexadecimal  |
; |             |                             |    OPCode | Rs  | Rt  | Rd  |Shamt| Funct|                |
	0x0000_0000		addu	$R10, $R1,  $R2  	; 0b000000_00001_00010_01010_00000_001011 => 0x00_22_50_0B
	0x0000_0004		subu	$R11, $R2,  $R1		; 0b000000_00010_00001_01011_00000_001101 => 0x00_41_58_0D
	0x0000_0008		sll	    $R12, $R1, 0x4		; 0b000000_00001_01011_01100_00100_100110 => 0x00_2B_61_26
	0x0000_000C		sllv	$R13, $R1, $R2		; 0b000000_00001_00010_01101_00000_110110 => 0x00_22_68_36
	