Clock Regions-Block Scope:
+--------------------------------------------------------------------------+
| (X0,Y*): (Xmin,Xmax,Ymin,Ymax)     | (X1,Y*): (Xmin,Xmax,Ymin,Ymax)     
+--------------------------------------------------------------------------+
| (X0,Y2): (0,79,61,91)              | (X1,Y2): (80,165,61,91)            
| (X0,Y1): (0,79,31,60)              | (X1,Y1): (80,165,31,60)            
| (X0,Y0): (0,79,0,30)               | (X1,Y0): (80,165,0,30)             
+--------------------------------------------------------------------------+

Clock Regions-Clock Primitives:
+--------------------------------------------------------------------------------------------------------------------------------------+
| Clock Region Name     | CLK PAD     | PLL PAD     | RCKB     | IOCKGATE     | IOCKDIV     | CLMA     | CLMS     | DRM     | APM     
+--------------------------------------------------------------------------------------------------------------------------------------+
| (X0,Y0)               | 2           | 2           | 4        | 4            | 4           | 1120     | 714      | 24      | 10      
| (X0,Y1)               | 8           | 8           | 4        | 2            | 2           | 1040     | 680      | 21      | 10      
| (X0,Y2)               | 0           | 0           | 4        | 4            | 4           | 817      | 561      | 19      | 7       
| (X1,Y0)               | 6           | 6           | 4        | 4            | 4           | 1189     | 783      | 24      | 20      
| (X1,Y1)               | 8           | 8           | 4        | 2            | 2           | 1230     | 810      | 24      | 20      
| (X1,Y2)               | 8           | 8           | 4        | 4            | 4           | 1054     | 702      | 22      | 17      
+--------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Buffer Constraint Details:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                                    | Source Pin         | Source-Buffer Net                                          | Buffer Input Pin     | Buffer  Name                                                                | Buffer Output Pin     | Buffer-Load Net               | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll     | CLKOUT0            | u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft     | CLK                  | u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg     | CLKOUT                | eth_tx_clk_2                  |  ---                            |  ---            | (162,164,64,88)          | (79,79,17,17)                | 902             | 0                   
| u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll       | CLKOUT0            | u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft       | CLK                  | u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg       | CLKOUT                | eth_tx_clk                    |  ---                            |  ---            | (36,158,90,91)           | (79,79,73,73)                | 902             | 0                   
| u_pll/u_pll_e3/goppll                                                           | CLKOUT0            | nt_pix_clk                                                 | CLK                  | clkbufg_4/gopclkbufg                                                        | CLKOUT                | ntclkbufg_1                   |  ---                            |  ---            | (162,164,27,67)          |  ---                         | 421             | 0                   
| u_hsst_core/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst                                  | RCLK2FABRIC[2]     | ch0_clk                                                    | CLK                  | clkbufg_6/gopclkbufg                                                        | CLKOUT                | ntclkbufg_3                   |  ---                            |  ---            |  ---                     | (75,75,82,82)                | 307             | 2                   
| u_pll/u_pll_e3/goppll                                                           | CLKOUT1            | cfg_clk                                                    | CLK                  | clkbufg_7/gopclkbufg                                                        | CLKOUT                | ntclkbufg_4                   |  ---                            |  ---            |  ---                     |  ---                         | 238             | 0                   
| u_hsst_core/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst                                  | TCLK2FABRIC[2]     | tx_clk                                                     | CLK                  | clkbufg_8/gopclkbufg                                                        | CLKOUT                | ntclkbufg_5                   |  ---                            |  ---            |  ---                     | (75,75,82,82)                | 136             | 2                   
| sys_clk_ibuf/opit_1                                                             | INCK               | _N41                                                       | CLK                  | u_DDR3_50H/u_clkbufg/gopclkbufg                                             | CLKOUT                | u_DDR3_50H/pll_clkin          |  ---                            |  ---            |  ---                     | (79,79,43,47)                | 68              | 0                   
| pixclk_in_ibuf/opit_1                                                           | INCK               | _N29                                                       | CLK                  | clkbufg_9/gopclkbufg                                                        | CLKOUT                | ntclkbufg_6                   |  ---                            |  ---            |  ---                     |  ---                         | 53              | 0                   
| u_pll/u_pll_e3/goppll                                                           | CLKOUT2            | clk_25M                                                    | CLK                  | clkbufg_10/gopclkbufg                                                       | CLKOUT                | ntclkbufg_7                   |  ---                            |  ---            |  ---                     |  ---                         | 7               | 0                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll                                 | CLKOUT1            | u_DDR3_50H/ioclk_gate_clk_pll                              | CLK                  | u_DDR3_50H/u_clkbufg_gate/gopclkbufg                                        | CLKOUT                | u_DDR3_50H/ioclk_gate_clk     |  ---                            |  ---            |  ---                     | (74,74,46,46)                | 1               | 0                   
| u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv                                               | CLKDIV             | core_clk                                                   | CLK                  | clkbufg_3/gopclkbufg                                                        | CLKOUT                | ntclkbufg_0                   |  ---                            |  ---            | (0,4,4,89)               | (4,4,7,84)                   | 4300            | 0                   
| u_CORES/u_GTP_SCANCHAIN_PG/scanchain                                            | TCK_USER           | u_CORES/drck_o                                             | CLK                  | clkbufg_5/gopclkbufg                                                        | CLKOUT                | ntclkbufg_2                   |  ---                            |  ---            |  ---                     |  ---                         | 379             | 0                   
| u_CORES/u_GTP_SCANCHAIN_PG/scanchain                                            | CAPDR              | u_CORES/capt_o                                             | CLK                  | clkbufg_11/gopclkbufg                                                       | CLKOUT                | ntclkbufg_8                   |  ---                            |  ---            |  ---                     |  ---                         | 11              | 0                   
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Source Constraint Details:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                                     | Source Pin         | Source-Load Net                                            | Clock Region Of Source Site     | Source Site         | Clock Buffer Loads     | Non-Clock Buffer Loads     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll     | CLKOUT0            | u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft     | (X0,Y0)                         | PLL_158_75          | 1                      | 0                          
| u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll       | CLKOUT0            | u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft       | (X0,Y2)                         | PLL_158_303         | 1                      | 0                          
| u_pll/u_pll_e3/goppll                                                           | CLKOUT0            | nt_pix_clk                                                 | (X0,Y0)                         | PLL_158_55          | 1                      | 1                          
| u_hsst_core/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst                                  | RCLK2FABRIC[2]     | ch0_clk                                                    | (X0,Y2)                         | HSST_88_340         | 1                      | 0                          
| u_pll/u_pll_e3/goppll                                                           | CLKOUT1            | cfg_clk                                                    | (X0,Y0)                         | PLL_158_55          | 1                      | 0                          
| u_hsst_core/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst                                  | TCLK2FABRIC[2]     | tx_clk                                                     | (X0,Y2)                         | HSST_88_340         | 1                      | 0                          
| sys_clk_ibuf/opit_1                                                             | INCK               | _N41                                                       | (X1,Y1)                         | IOL_327_210         | 1                      | 0                          
| pixclk_in_ibuf/opit_1                                                           | INCK               | _N29                                                       | (X1,Y0)                         | IOL_163_6           | 1                      | 0                          
| u_pll/u_pll_e3/goppll                                                           | CLKOUT2            | clk_25M                                                    | (X0,Y0)                         | PLL_158_55          | 1                      | 0                          
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll                                 | CLKOUT1            | u_DDR3_50H/ioclk_gate_clk_pll                              | (X0,Y1)                         | PLL_158_199         | 1                      | 0                          
| u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv                                               | CLKDIV             | core_clk                                                   |  ---                            |  ---                | 1                      | 0                          
| u_CORES/u_GTP_SCANCHAIN_PG/scanchain                                            | TCK_USER           | u_CORES/drck_o                                             | (X1,Y0)                         | SCANCHAIN_325_0     | 1                      | 0                          
| u_CORES/u_GTP_SCANCHAIN_PG/scanchain                                            | CAPDR              | u_CORES/capt_o                                             | (X1,Y0)                         | SCANCHAIN_325_0     | 1                      | 0                          
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

IO Clock Buffer Constraint Details:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                        | Source Pin     | Source-Buffer Net     | Buffer Input Pin     | Buffer  Name                               | Buffer Output Pin     | Buffer-Load Net          | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_0          | CLK                  | u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate     | OUT                   | u_DDR3_50H/ioclk [1]     |  ---                            |  ---            | (0,4,32,59)              | (4,4,37,54)                  | 28              | 0                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_0          | CLK                  | u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate     | OUT                   | u_DDR3_50H/ioclk [0]     |  ---                            |  ---            | (0,4,62,84)              | (4,4,67,84)                  | 11              | 0                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_1          | CLK                  | u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate     | OUT                   | u_DDR3_50H/ioclk [2]     |  ---                            |  ---            | (4,4,7,24)               | (4,4,7,24)                   | 2               | 0                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_0          | CLK                  | clkgate_12/gopclkgate                      | OUT                   | ntclkgate_0              |  ---                            |  ---            |  ---                     |  ---                         | 0               | 1                   
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

IO Clock Source Constraint Details:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                         | Source Pin     | Source-Load Net     | Clock Region Of Source Site     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_0        | (X0,Y1)                         | PLL_158_199     | 3                      | 0                          
| u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_1        | (X0,Y1)                         | PLL_158_179     | 1                      | 0                          
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Buffer:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                                    | Source  Pin        | Source-Buffer Net                                          | Buffer Input Pin     | Buffer  Name                                                                | Buffer Output Pin     | Buffer-Load Net               | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv                                               | CLKDIV             | core_clk                                                   | CLK                  | clkbufg_3/gopclkbufg                                                        | CLKOUT                | ntclkbufg_0                   | USCM_84_118     | (0,2,4,89)               | (4,55,7,89)                  | 4300            | 0                   
| u_pll/u_pll_e3/goppll                                                           | CLKOUT0            | nt_pix_clk                                                 | CLK                  | clkbufg_4/gopclkbufg                                                        | CLKOUT                | ntclkbufg_1                   | USCM_84_110     | (162,164,27,67)          | (28,136,33,88)               | 421             | 0                   
| u_CORES/u_GTP_SCANCHAIN_PG/scanchain                                            | TCK_USER           | u_CORES/drck_o                                             | CLK                  | clkbufg_5/gopclkbufg                                                        | CLKOUT                | ntclkbufg_2                   | USCM_84_119     |  ---                     | (86,111,24,57)               | 379             | 0                   
| u_hsst_core/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst                                  | RCLK2FABRIC[2]     | ch0_clk                                                    | CLK                  | clkbufg_6/gopclkbufg                                                        | CLKOUT                | ntclkbufg_3                   | USCM_84_111     |  ---                     | (14,75,39,88)                | 307             | 2                   
| u_pll/u_pll_e3/goppll                                                           | CLKOUT1            | cfg_clk                                                    | CLK                  | clkbufg_7/gopclkbufg                                                        | CLKOUT                | ntclkbufg_4                   | USCM_84_112     |  ---                     | (79,145,11,28)               | 238             | 0                   
| u_hsst_core/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst                                  | TCLK2FABRIC[2]     | tx_clk                                                     | CLK                  | clkbufg_8/gopclkbufg                                                        | CLKOUT                | ntclkbufg_5                   | USCM_84_113     |  ---                     | (75,116,18,82)               | 136             | 2                   
| pixclk_in_ibuf/opit_1                                                           | INCK               | _N29                                                       | CLK                  | clkbufg_9/gopclkbufg                                                        | CLKOUT                | ntclkbufg_6                   | USCM_84_115     |  ---                     | (88,116,18,28)               | 53              | 0                   
| u_pll/u_pll_e3/goppll                                                           | CLKOUT2            | clk_25M                                                    | CLK                  | clkbufg_10/gopclkbufg                                                       | CLKOUT                | ntclkbufg_7                   | USCM_84_116     |  ---                     | (38,39,5,7)                  | 7               | 0                   
| u_CORES/u_GTP_SCANCHAIN_PG/scanchain                                            | CAPDR              | u_CORES/capt_o                                             | CLK                  | clkbufg_11/gopclkbufg                                                       | CLKOUT                | ntclkbufg_8                   | USCM_84_120     |  ---                     | (96,99,37,39)                | 11              | 0                   
| sys_clk_ibuf/opit_1                                                             | INCK               | _N41                                                       | CLK                  | u_DDR3_50H/u_clkbufg/gopclkbufg                                             | CLKOUT                | u_DDR3_50H/pll_clkin          | USCM_84_114     |  ---                     | (11,79,43,52)                | 68              | 0                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll                                 | CLKOUT1            | u_DDR3_50H/ioclk_gate_clk_pll                              | CLK                  | u_DDR3_50H/u_clkbufg_gate/gopclkbufg                                        | CLKOUT                | u_DDR3_50H/ioclk_gate_clk     | USCM_84_117     |  ---                     | (74,74,46,46)                | 1               | 0                   
| u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll       | CLKOUT0            | u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft       | CLK                  | u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg       | CLKOUT                | eth_tx_clk                    | USCM_84_109     | (36,158,90,91)           | (76,154,63,89)               | 902             | 0                   
| u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll     | CLKOUT0            | u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft     | CLK                  | u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg     | CLKOUT                | eth_tx_clk_2                  | USCM_84_108     | (162,164,64,88)          | (79,159,17,72)               | 902             | 0                   
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Source:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                                     | Source  Pin        | Source-Load Net                                            | Source Site         | Clock Buffer Loads     | Non-Clock Buffer Loads     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv                                               | CLKDIV             | core_clk                                                   | IOCKDIV_6_323       | 1                      | 0                          
| u_pll/u_pll_e3/goppll                                                           | CLKOUT0            | nt_pix_clk                                                 | PLL_158_55          | 1                      | 1                          
| u_CORES/u_GTP_SCANCHAIN_PG/scanchain                                            | TCK_USER           | u_CORES/drck_o                                             | SCANCHAIN_325_0     | 1                      | 0                          
| u_hsst_core/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst                                  | RCLK2FABRIC[2]     | ch0_clk                                                    | HSST_88_340         | 1                      | 0                          
| u_pll/u_pll_e3/goppll                                                           | CLKOUT1            | cfg_clk                                                    | PLL_158_55          | 1                      | 0                          
| u_hsst_core/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst                                  | TCLK2FABRIC[2]     | tx_clk                                                     | HSST_88_340         | 1                      | 0                          
| pixclk_in_ibuf/opit_1                                                           | INCK               | _N29                                                       | IOL_163_6           | 1                      | 0                          
| u_pll/u_pll_e3/goppll                                                           | CLKOUT2            | clk_25M                                                    | PLL_158_55          | 1                      | 0                          
| u_CORES/u_GTP_SCANCHAIN_PG/scanchain                                            | CAPDR              | u_CORES/capt_o                                             | SCANCHAIN_325_0     | 1                      | 0                          
| sys_clk_ibuf/opit_1                                                             | INCK               | _N41                                                       | IOL_327_210         | 1                      | 1                          
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll                                 | CLKOUT1            | u_DDR3_50H/ioclk_gate_clk_pll                              | PLL_158_199         | 1                      | 0                          
| u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll       | CLKOUT0            | u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft       | PLL_158_303         | 1                      | 0                          
| u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll     | CLKOUT0            | u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft     | PLL_158_75          | 1                      | 0                          
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for IO Clock Buffer:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                        | Source  Pin     | Source-Buffer Net     | Buffer Input Pin     | Buffer  Name                               | Buffer Output Pin     | Buffer-Load Net          | Buffer Site        | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_0          | CLK                  | clkgate_12/gopclkgate                      | OUT                   | ntclkgate_0              | IOCKGATE_6_322     |  ---                     | (5,5,77,77)                  | 0               | 1                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_0          | CLK                  | u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate     | OUT                   | u_DDR3_50H/ioclk [0]     | IOCKGATE_6_312     | (0,2,62,70)              | (4,4,67,84)                  | 11              | 0                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_0          | CLK                  | u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate     | OUT                   | u_DDR3_50H/ioclk [1]     | IOCKGATE_6_188     | (0,2,32,59)              | (4,5,37,54)                  | 28              | 0                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_1          | CLK                  | u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate     | OUT                   | u_DDR3_50H/ioclk [2]     | IOCKGATE_6_64      |  ---                     | (4,4,7,24)                   | 2               | 0                   
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for IO Clock Source:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                         | Source  Pin     | Source-Load Net     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_0        | PLL_158_199     | 3                      | 0                          
| u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_1        | PLL_158_179     | 1                      | 0                          
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

