Library IEEE;
use IEEE.std_logic_1164.all;

entity bin2hex is
	port (
		SW: in std_logic_vector(3 downto 0);
		HEX0: out std_logic_vector(6 downto 0)
	);
end bin2hex;

architecture Behavior of bin2hex is
 
begin
 
process(SW)
begin	
		
case SW is	
	when "1010"=> HEX0 <="0001000";  -- 'A'
	when "1011"=> HEX0 <="1100000";  -- 'b'
	when "1100"=> HEX0 <="0110001";  -- 'C'
	when "1101"=> HEX0 <="1000010";  -- 'd'
	when "1110"=> HEX0 <="0110000";  -- 'E'
	when "1111"=> HEX0 <="0111000";  -- 'F'
end case;
 
end process;
 
end Behavior;