Oh no...

Cycle: 5
MARS instruction number: 2	Instruction: ori $8,$1,0
Expected:	Register Write to Reg: 0x08 Val: 0x10010000
Got     :	Register Write to Reg: 0x08 Val: 0x00000000
Incorrect write

Cycle: 7
MARS instruction number: 3	Instruction: add $4,$8,$0
Expected:	Register Write to Reg: 0x04 Val: 0x10010000
Got     :	Register Write to Reg: 0x09 Val: 0x00000006
Incorrect write

Cycle: 8
MARS instruction number: 4	Instruction: lw $9,24($1)
Expected:	Register Write to Reg: 0x09 Val: 0x00000006
Got     :	Register Write to Reg: 0x18 Val: 0x00000004
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


