// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
// Date        : Tue Jun 18 12:29:24 2024
// Host        : cr047.office.dreamchip.de running 64-bit Red Hat Enterprise Linux release 8.9 (Ootpa)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_neorv32_vivado_ip_0_0_sim_netlist.v
// Design      : design_1_neorv32_vivado_ip_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_neorv32_vivado_ip_0_0,neorv32_vivado_ip,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) 
(* x_core_info = "neorv32_vivado_ip,Vivado 2023.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (clk,
    resetn,
    m_axi_awaddr,
    m_axi_awprot,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_araddr,
    m_axi_arprot,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rvalid,
    m_axi_rready,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    gpio_o,
    gpio_i,
    uart0_txd_o,
    uart0_rxd_i,
    uart0_rts_o,
    uart0_cts_i,
    mtime_time_o,
    xirq_i,
    msw_irq_i,
    mext_irq_i);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk, ASSOCIATED_BUSIF s0_axis:s1_axis:m_axi, ASSOCIATED_RESET resetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_clk_i, INSERT_VIP 0" *) input clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 resetn RST" *) (* x_interface_parameter = "XIL_INTERFACENAME resetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input resetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME m_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_clk_i, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [31:0]m_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWPROT" *) output [2:0]m_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWVALID" *) output m_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWREADY" *) input m_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi WDATA" *) output [31:0]m_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi WSTRB" *) output [3:0]m_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi WVALID" *) output m_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi WREADY" *) input m_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARADDR" *) output [31:0]m_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARPROT" *) output [2:0]m_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARVALID" *) output m_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARREADY" *) input m_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi RDATA" *) input [31:0]m_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi RRESP" *) input [1:0]m_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi RVALID" *) input m_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi RREADY" *) output m_axi_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi BRESP" *) input [1:0]m_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi BVALID" *) input m_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi BREADY" *) output m_axi_bready;
  output [63:0]gpio_o;
  input [63:0]gpio_i;
  output uart0_txd_o;
  input uart0_rxd_i;
  output uart0_rts_o;
  input uart0_cts_i;
  output [63:0]mtime_time_o;
  input [31:0]xirq_i;
  input msw_irq_i;
  input mext_irq_i;

  wire \<const0> ;
  wire clk;
  wire [63:0]gpio_i;
  wire [7:0]\^gpio_o ;
  wire [31:0]\^m_axi_araddr ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [14:2]\^m_axi_awaddr ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire mext_irq_i;
  wire msw_irq_i;
  wire [63:0]mtime_time_o;
  wire resetn;
  wire uart0_cts_i;
  wire uart0_rts_o;
  wire uart0_rxd_i;
  wire uart0_txd_o;
  wire [31:0]xirq_i;

  assign gpio_o[63] = \<const0> ;
  assign gpio_o[62] = \<const0> ;
  assign gpio_o[61] = \<const0> ;
  assign gpio_o[60] = \<const0> ;
  assign gpio_o[59] = \<const0> ;
  assign gpio_o[58] = \<const0> ;
  assign gpio_o[57] = \<const0> ;
  assign gpio_o[56] = \<const0> ;
  assign gpio_o[55] = \<const0> ;
  assign gpio_o[54] = \<const0> ;
  assign gpio_o[53] = \<const0> ;
  assign gpio_o[52] = \<const0> ;
  assign gpio_o[51] = \<const0> ;
  assign gpio_o[50] = \<const0> ;
  assign gpio_o[49] = \<const0> ;
  assign gpio_o[48] = \<const0> ;
  assign gpio_o[47] = \<const0> ;
  assign gpio_o[46] = \<const0> ;
  assign gpio_o[45] = \<const0> ;
  assign gpio_o[44] = \<const0> ;
  assign gpio_o[43] = \<const0> ;
  assign gpio_o[42] = \<const0> ;
  assign gpio_o[41] = \<const0> ;
  assign gpio_o[40] = \<const0> ;
  assign gpio_o[39] = \<const0> ;
  assign gpio_o[38] = \<const0> ;
  assign gpio_o[37] = \<const0> ;
  assign gpio_o[36] = \<const0> ;
  assign gpio_o[35] = \<const0> ;
  assign gpio_o[34] = \<const0> ;
  assign gpio_o[33] = \<const0> ;
  assign gpio_o[32] = \<const0> ;
  assign gpio_o[31] = \<const0> ;
  assign gpio_o[30] = \<const0> ;
  assign gpio_o[29] = \<const0> ;
  assign gpio_o[28] = \<const0> ;
  assign gpio_o[27] = \<const0> ;
  assign gpio_o[26] = \<const0> ;
  assign gpio_o[25] = \<const0> ;
  assign gpio_o[24] = \<const0> ;
  assign gpio_o[23] = \<const0> ;
  assign gpio_o[22] = \<const0> ;
  assign gpio_o[21] = \<const0> ;
  assign gpio_o[20] = \<const0> ;
  assign gpio_o[19] = \<const0> ;
  assign gpio_o[18] = \<const0> ;
  assign gpio_o[17] = \<const0> ;
  assign gpio_o[16] = \<const0> ;
  assign gpio_o[15] = \<const0> ;
  assign gpio_o[14] = \<const0> ;
  assign gpio_o[13] = \<const0> ;
  assign gpio_o[12] = \<const0> ;
  assign gpio_o[11] = \<const0> ;
  assign gpio_o[10] = \<const0> ;
  assign gpio_o[9] = \<const0> ;
  assign gpio_o[8] = \<const0> ;
  assign gpio_o[7:0] = \^gpio_o [7:0];
  assign m_axi_araddr[31:15] = \^m_axi_araddr [31:15];
  assign m_axi_araddr[14:13] = \^m_axi_awaddr [14:13];
  assign m_axi_araddr[12] = \^m_axi_araddr [12];
  assign m_axi_araddr[11] = \^m_axi_awaddr [11];
  assign m_axi_araddr[10:9] = \^m_axi_araddr [10:9];
  assign m_axi_araddr[8:2] = \^m_axi_awaddr [8:2];
  assign m_axi_araddr[1:0] = \^m_axi_araddr [1:0];
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_awaddr[31:15] = \^m_axi_araddr [31:15];
  assign m_axi_awaddr[14:13] = \^m_axi_awaddr [14:13];
  assign m_axi_awaddr[12] = \^m_axi_araddr [12];
  assign m_axi_awaddr[11] = \^m_axi_awaddr [11];
  assign m_axi_awaddr[10:9] = \^m_axi_araddr [10:9];
  assign m_axi_awaddr[8:2] = \^m_axi_awaddr [8:2];
  assign m_axi_awaddr[1:0] = \^m_axi_araddr [1:0];
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_vivado_ip U0
       (.clk(clk),
        .\dbus_req_o[data] (m_axi_wdata),
        .gpio_i(gpio_i[7:0]),
        .gpio_o(\^gpio_o ),
        .m_axi_araddr({\^m_axi_araddr [31:15],\^m_axi_awaddr [14:13],\^m_axi_araddr [12],\^m_axi_awaddr [11],\^m_axi_araddr [10:9],\^m_axi_awaddr [8:2],\^m_axi_araddr [1:0]}),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .mext_irq_i(mext_irq_i),
        .msw_irq_i(msw_irq_i),
        .mtime_time_o(mtime_time_o),
        .resetn(resetn),
        .uart0_cts_i(uart0_cts_i),
        .uart0_rts_o(uart0_rts_o),
        .uart0_rxd_i(uart0_rxd_i),
        .uart0_txd_o(uart0_txd_o),
        .xirq_i(xirq_i[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_bus_gateway
   (\main_rsp[err] ,
    \keeper_reg[busy]__0 ,
    wdata_i,
    \cpu_d_rsp[err] ,
    m_axi_rresp_1_sp_1,
    \keeper_reg[cnt][4]_0 ,
    port_sel_reg,
    clk,
    rstn_sys,
    \keeper_reg[err]_0 ,
    \keeper_reg[busy]_0 ,
    arbiter_err_reg,
    m_axi_rresp);
  output \main_rsp[err] ;
  output \keeper_reg[busy]__0 ;
  output [0:0]wdata_i;
  output \cpu_d_rsp[err] ;
  output m_axi_rresp_1_sp_1;
  output \keeper_reg[cnt][4]_0 ;
  input port_sel_reg;
  input clk;
  input rstn_sys;
  input \keeper_reg[err]_0 ;
  input \keeper_reg[busy]_0 ;
  input arbiter_err_reg;
  input [1:0]m_axi_rresp;

  wire arbiter_err_reg;
  wire clk;
  wire \cpu_d_rsp[err] ;
  wire \keeper[cnt][2]_i_1_n_0 ;
  wire \keeper[cnt][3]_i_1_n_0 ;
  wire \keeper[cnt][4]_i_1_n_0 ;
  wire \keeper_reg[busy]_0 ;
  wire \keeper_reg[busy]__0 ;
  wire [4:0]\keeper_reg[cnt] ;
  wire \keeper_reg[cnt][4]_0 ;
  wire \keeper_reg[err]_0 ;
  wire \keeper_reg[halt_n_0_] ;
  wire [1:0]m_axi_rresp;
  wire m_axi_rresp_1_sn_1;
  wire \main_rsp[err] ;
  wire [1:0]p_0_in;
  wire port_sel_reg;
  wire rstn_sys;
  wire [0:0]wdata_i;

  assign m_axi_rresp_1_sp_1 = m_axi_rresp_1_sn_1;
  LUT2 #(
    .INIT(4'h8)) 
    arbiter_err_i_1
       (.I0(\main_rsp[err] ),
        .I1(arbiter_err_reg),
        .O(\cpu_d_rsp[err] ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \keeper[cnt][0]_i_1 
       (.I0(\keeper_reg[busy]__0 ),
        .I1(\keeper_reg[cnt] [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    \keeper[cnt][1]_i_1 
       (.I0(\keeper_reg[busy]__0 ),
        .I1(\keeper_reg[cnt] [1]),
        .I2(\keeper_reg[cnt] [0]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'hE1FF)) 
    \keeper[cnt][2]_i_1 
       (.I0(\keeper_reg[cnt] [0]),
        .I1(\keeper_reg[cnt] [1]),
        .I2(\keeper_reg[cnt] [2]),
        .I3(\keeper_reg[busy]__0 ),
        .O(\keeper[cnt][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'hFE01FFFF)) 
    \keeper[cnt][3]_i_1 
       (.I0(\keeper_reg[cnt] [1]),
        .I1(\keeper_reg[cnt] [0]),
        .I2(\keeper_reg[cnt] [2]),
        .I3(\keeper_reg[cnt] [3]),
        .I4(\keeper_reg[busy]__0 ),
        .O(\keeper[cnt][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE000100000000)) 
    \keeper[cnt][4]_i_1 
       (.I0(\keeper_reg[cnt] [2]),
        .I1(\keeper_reg[cnt] [0]),
        .I2(\keeper_reg[cnt] [1]),
        .I3(\keeper_reg[cnt] [3]),
        .I4(\keeper_reg[cnt] [4]),
        .I5(\keeper_reg[busy]__0 ),
        .O(\keeper[cnt][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \keeper[err]_i_4 
       (.I0(\keeper_reg[cnt] [4]),
        .I1(\keeper_reg[cnt] [2]),
        .I2(\keeper_reg[cnt] [0]),
        .I3(\keeper_reg[cnt] [1]),
        .I4(\keeper_reg[cnt] [3]),
        .I5(\keeper_reg[halt_n_0_] ),
        .O(\keeper_reg[cnt][4]_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \keeper[err]_i_5 
       (.I0(m_axi_rresp[1]),
        .I1(m_axi_rresp[0]),
        .O(m_axi_rresp_1_sn_1));
  FDCE \keeper_reg[busy] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\keeper_reg[busy]_0 ),
        .Q(\keeper_reg[busy]__0 ));
  FDCE \keeper_reg[cnt][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[0]),
        .Q(\keeper_reg[cnt] [0]));
  FDCE \keeper_reg[cnt][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[1]),
        .Q(\keeper_reg[cnt] [1]));
  FDCE \keeper_reg[cnt][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\keeper[cnt][2]_i_1_n_0 ),
        .Q(\keeper_reg[cnt] [2]));
  FDCE \keeper_reg[cnt][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\keeper[cnt][3]_i_1_n_0 ),
        .Q(\keeper_reg[cnt] [3]));
  FDCE \keeper_reg[cnt][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\keeper[cnt][4]_i_1_n_0 ),
        .Q(\keeper_reg[cnt] [4]));
  FDCE \keeper_reg[err] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\keeper_reg[err]_0 ),
        .Q(\main_rsp[err] ));
  FDCE \keeper_reg[halt] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(port_sel_reg),
        .Q(\keeper_reg[halt_n_0_] ));
  LUT2 #(
    .INIT(4'h2)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_5 
       (.I0(\main_rsp[err] ),
        .I1(arbiter_err_reg),
        .O(wdata_i));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_bus_switch
   (\arbiter_reg[b_req]__0 ,
    \FSM_onehot_arbiter_reg[state][2]_0 ,
    \FSM_onehot_arbiter_reg[state][2]_1 ,
    \FSM_onehot_arbiter_reg[state][2]_2 ,
    clk,
    rstn_sys,
    \arbiter_reg[b_req]0 ,
    \main_rsp[err] ,
    \FSM_onehot_arbiter_reg[state][2]_3 ,
    \keeper_reg[busy] ,
    misaligned,
    \ctrl_o[lsu_req] ,
    arbiter_err_reg,
    arbiter_err_reg_0,
    arbiter_err_reg_1);
  output \arbiter_reg[b_req]__0 ;
  output \FSM_onehot_arbiter_reg[state][2]_0 ;
  output [0:0]\FSM_onehot_arbiter_reg[state][2]_1 ;
  output \FSM_onehot_arbiter_reg[state][2]_2 ;
  input clk;
  input rstn_sys;
  input \arbiter_reg[b_req]0 ;
  input \main_rsp[err] ;
  input \FSM_onehot_arbiter_reg[state][2]_3 ;
  input \keeper_reg[busy] ;
  input misaligned;
  input \ctrl_o[lsu_req] ;
  input arbiter_err_reg;
  input arbiter_err_reg_0;
  input arbiter_err_reg_1;

  wire \FSM_onehot_arbiter[state][1]_i_1_n_0 ;
  wire \FSM_onehot_arbiter[state][2]_i_1_n_0 ;
  wire \FSM_onehot_arbiter[state][2]_i_2_n_0 ;
  wire \FSM_onehot_arbiter_reg[state][2]_0 ;
  wire [0:0]\FSM_onehot_arbiter_reg[state][2]_1 ;
  wire \FSM_onehot_arbiter_reg[state][2]_2 ;
  wire \FSM_onehot_arbiter_reg[state][2]_3 ;
  wire arbiter_err_reg;
  wire arbiter_err_reg_0;
  wire arbiter_err_reg_1;
  wire \arbiter_reg[a_req]0 ;
  wire \arbiter_reg[a_req]__0 ;
  wire \arbiter_reg[b_req]0 ;
  wire \arbiter_reg[b_req]__0 ;
  wire [0:0]\arbiter_reg[state] ;
  wire clk;
  wire \ctrl_o[lsu_req] ;
  wire \keeper_reg[busy] ;
  wire \m_axi_araddr[31]_INST_0_i_2_n_0 ;
  wire \main_rsp[err] ;
  wire misaligned;
  wire rstn_sys;

  LUT6 #(
    .INIT(64'h0000FFFF00AE0000)) 
    \FSM_onehot_arbiter[state][1]_i_1 
       (.I0(\arbiter_reg[a_req]__0 ),
        .I1(\ctrl_o[lsu_req] ),
        .I2(misaligned),
        .I3(\FSM_onehot_arbiter_reg[state][2]_1 ),
        .I4(\FSM_onehot_arbiter[state][2]_i_2_n_0 ),
        .I5(\arbiter_reg[state] ),
        .O(\FSM_onehot_arbiter[state][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF11010000)) 
    \FSM_onehot_arbiter[state][2]_i_1 
       (.I0(\arbiter_reg[state] ),
        .I1(\arbiter_reg[a_req]__0 ),
        .I2(\ctrl_o[lsu_req] ),
        .I3(misaligned),
        .I4(\FSM_onehot_arbiter[state][2]_i_2_n_0 ),
        .I5(\FSM_onehot_arbiter_reg[state][2]_1 ),
        .O(\FSM_onehot_arbiter[state][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFEAAFEFE)) 
    \FSM_onehot_arbiter[state][2]_i_2 
       (.I0(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I1(\arbiter_reg[state] ),
        .I2(\FSM_onehot_arbiter_reg[state][2]_1 ),
        .I3(\main_rsp[err] ),
        .I4(\FSM_onehot_arbiter_reg[state][2]_3 ),
        .O(\FSM_onehot_arbiter[state][2]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:001,busy_b:100,busy_a:010" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_arbiter_reg[state][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_onehot_arbiter[state][1]_i_1_n_0 ),
        .Q(\arbiter_reg[state] ));
  (* FSM_ENCODED_STATES = "iSTATE:001,busy_b:100,busy_a:010" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_arbiter_reg[state][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_onehot_arbiter[state][2]_i_1_n_0 ),
        .Q(\FSM_onehot_arbiter_reg[state][2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h00AE)) 
    \arbiter[a_req]_i_1 
       (.I0(\arbiter_reg[a_req]__0 ),
        .I1(\ctrl_o[lsu_req] ),
        .I2(misaligned),
        .I3(\arbiter_reg[state] ),
        .O(\arbiter_reg[a_req]0 ));
  FDCE \arbiter_reg[a_req] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\arbiter_reg[a_req]0 ),
        .Q(\arbiter_reg[a_req]__0 ));
  FDCE \arbiter_reg[b_req] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\arbiter_reg[b_req]0 ),
        .Q(\arbiter_reg[b_req]__0 ));
  LUT6 #(
    .INIT(64'h4444444455555545)) 
    \m_axi_araddr[31]_INST_0_i_1 
       (.I0(\FSM_onehot_arbiter_reg[state][2]_1 ),
        .I1(\m_axi_araddr[31]_INST_0_i_2_n_0 ),
        .I2(arbiter_err_reg),
        .I3(arbiter_err_reg_0),
        .I4(arbiter_err_reg_1),
        .I5(\arbiter_reg[b_req]__0 ),
        .O(\FSM_onehot_arbiter_reg[state][2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hEEFE)) 
    \m_axi_araddr[31]_INST_0_i_2 
       (.I0(\arbiter_reg[state] ),
        .I1(\arbiter_reg[a_req]__0 ),
        .I2(\ctrl_o[lsu_req] ),
        .I3(misaligned),
        .O(\m_axi_araddr[31]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1111111110111010)) 
    m_axi_awvalid_INST_0_i_3
       (.I0(\FSM_onehot_arbiter_reg[state][2]_1 ),
        .I1(\arbiter_reg[state] ),
        .I2(\keeper_reg[busy] ),
        .I3(misaligned),
        .I4(\ctrl_o[lsu_req] ),
        .I5(\arbiter_reg[a_req]__0 ),
        .O(\FSM_onehot_arbiter_reg[state][2]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu
   (misaligned,
    \execute_engine_reg[ir][13]_rep ,
    \execute_engine_reg[ir] ,
    m_axi_rready,
    \wb_core[we] ,
    \FSM_onehot_arbiter_reg[state][2] ,
    \mar_reg[2] ,
    ADDRARDADDR,
    \iodev_req[10][stb] ,
    \mar_reg[2]_0 ,
    \FSM_onehot_arbiter_reg[state][2]_0 ,
    \mar_reg[9] ,
    D,
    \mar_reg[16] ,
    \mar_reg[3] ,
    E,
    \mar_reg[3]_0 ,
    \mar_reg[2]_1 ,
    \iodev_req[11][stb] ,
    \bus_req_o_reg[data][0] ,
    \fetch_engine_reg[pc][14] ,
    Q,
    \iodev_req[12][stb] ,
    \mar_reg[3]_1 ,
    \bus_req_o_reg[data][0]_0 ,
    \fifo_read_sync.half_o_reg ,
    WEA,
    m_axi_wstrb,
    \bus_req_o_reg[ben][2] ,
    \bus_req_o_reg[ben][1] ,
    \bus_req_o_reg[ben][0] ,
    \timeout_cnt_reg[6] ,
    m_axi_bresp_0_sp_1,
    \m_axi_bresp[0]_0 ,
    \w_pnt_reg[0] ,
    m_axi_bready,
    \fetch_engine_reg[pc][30] ,
    rden0,
    \dout_reg[7] ,
    \mar_reg[8] ,
    \iodev_req[3][stb] ,
    \r_pnt_reg[0] ,
    \bus_req_o_reg[rw] ,
    \bus_req_o_reg[rw]_0 ,
    \irq_enable_reg[0] ,
    m_axi_araddr,
    \mar_reg[1] ,
    port_sel_reg,
    \arbiter_reg[b_req]0 ,
    \r_pnt_reg[1] ,
    \FSM_sequential_fetch_engine_reg[state][0] ,
    \w_pnt_reg[1] ,
    \execute_engine_reg[ir][13]_rep__0 ,
    \ctrl_o[lsu_req] ,
    \w_pnt_reg[1]_0 ,
    clk,
    rstn_sys,
    \cpu_d_rsp[err] ,
    m_axi_bready_0,
    mem_ram_b0_reg_1,
    p_3_in,
    \bus_rsp_o_reg[data][15] ,
    \rx_fifo[avail] ,
    \rx_fifo[free] ,
    \tx_fifo[avail] ,
    \tx_fifo[free] ,
    \ctrl_reg[irq_rx_nempty]__0 ,
    \ctrl_reg[irq_rx_half]__0 ,
    \ctrl_reg[irq_rx_full]__0 ,
    \ctrl_reg[irq_tx_empty]__0 ,
    \ctrl_reg[irq_tx_nhalf]__0 ,
    \bus_rsp_o_reg[data][30] ,
    \bus_rsp_o_reg[data][31] ,
    \bus_rsp_o_reg[data][31]_0 ,
    pending_reg,
    pending_reg_0,
    pending,
    w_pnt,
    r_pnt,
    \w_pnt_reg[0]_0 ,
    gpio_o,
    \bus_rsp_o_reg[data][7] ,
    cg_en_9,
    \bus_rsp_o_reg[data][7]_0 ,
    \ctrl_reg[hwfc_en]__0 ,
    \bus_rsp_o_reg[data][5] ,
    \ctrl_reg[sim_mode]__0 ,
    \bus_rsp_o_reg[data][0] ,
    \bus_rsp_o_reg[data][1] ,
    \bus_rsp_o_reg[data][2] ,
    \bus_rsp_o_reg[data][3] ,
    \bus_rsp_o_reg[data][4] ,
    \bus_rsp_o_reg[data][5]_0 ,
    \bus_rsp_o_reg[data][6] ,
    \bus_rsp_o_reg[data][7]_1 ,
    \bus_rsp_o_reg[data][8] ,
    \bus_rsp_o_reg[data][9] ,
    \bus_rsp_o_reg[data][10] ,
    \bus_rsp_o_reg[data][11] ,
    \bus_rsp_o_reg[data][12] ,
    \bus_rsp_o_reg[data][13] ,
    \bus_rsp_o_reg[data][14] ,
    \bus_rsp_o_reg[data][15]_0 ,
    \bus_rsp_o_reg[data][16] ,
    \bus_rsp_o_reg[data][17] ,
    \bus_rsp_o_reg[data][18] ,
    \bus_rsp_o_reg[data][19] ,
    \bus_rsp_o_reg[data][20] ,
    \bus_rsp_o_reg[data][21] ,
    \bus_rsp_o_reg[data][22] ,
    \bus_rsp_o_reg[data][23] ,
    \bus_rsp_o_reg[data][24] ,
    \bus_rsp_o_reg[data][25] ,
    \bus_rsp_o_reg[data][26] ,
    \bus_rsp_o_reg[data][27] ,
    \bus_rsp_o_reg[data][28] ,
    \bus_rsp_o_reg[data][29] ,
    \bus_rsp_o_reg[data][30]_0 ,
    \bus_rsp_o_reg[data][31]_1 ,
    p_2_in,
    \imem_rom.rdata_reg_0_19 ,
    m_axi_bresp,
    m_axi_bvalid,
    pending_reg_1,
    m_axi_rvalid,
    \arbiter_reg[b_req] ,
    \arbiter_reg[b_req]__0 ,
    \main_rsp[data] ,
    \rdata_o_reg[23] ,
    \rdata_o_reg[30] ,
    arbiter_req_reg,
    wdata_i,
    firq_i,
    \trap_ctrl_reg[irq_pnd][2] ,
    mti_i,
    \main_rsp[err] ,
    \FSM_sequential_execute_engine_reg[state][3] ,
    \ctrl_reg[alu_op][1] );
  output misaligned;
  output \execute_engine_reg[ir][13]_rep ;
  output [0:0]\execute_engine_reg[ir] ;
  output m_axi_rready;
  output \wb_core[we] ;
  output \FSM_onehot_arbiter_reg[state][2] ;
  output \mar_reg[2] ;
  output [14:0]ADDRARDADDR;
  output \iodev_req[10][stb] ;
  output \mar_reg[2]_0 ;
  output \FSM_onehot_arbiter_reg[state][2]_0 ;
  output \mar_reg[9] ;
  output [4:0]D;
  output [2:0]\mar_reg[16] ;
  output \mar_reg[3] ;
  output [0:0]E;
  output \mar_reg[3]_0 ;
  output \mar_reg[2]_1 ;
  output \iodev_req[11][stb] ;
  output \bus_req_o_reg[data][0] ;
  output [10:0]\fetch_engine_reg[pc][14] ;
  output [31:0]Q;
  output \iodev_req[12][stb] ;
  output [1:0]\mar_reg[3]_1 ;
  output \bus_req_o_reg[data][0]_0 ;
  output [26:0]\fifo_read_sync.half_o_reg ;
  output [0:0]WEA;
  output [3:0]m_axi_wstrb;
  output [0:0]\bus_req_o_reg[ben][2] ;
  output [0:0]\bus_req_o_reg[ben][1] ;
  output [0:0]\bus_req_o_reg[ben][0] ;
  output \timeout_cnt_reg[6] ;
  output m_axi_bresp_0_sp_1;
  output \m_axi_bresp[0]_0 ;
  output \w_pnt_reg[0] ;
  output m_axi_bready;
  output \fetch_engine_reg[pc][30] ;
  output rden0;
  output [7:0]\dout_reg[7] ;
  output [0:0]\mar_reg[8] ;
  output \iodev_req[3][stb] ;
  output [0:0]\r_pnt_reg[0] ;
  output [0:0]\bus_req_o_reg[rw] ;
  output [31:0]\bus_req_o_reg[rw]_0 ;
  output \irq_enable_reg[0] ;
  output [16:0]m_axi_araddr;
  output [0:0]\mar_reg[1] ;
  output port_sel_reg;
  output \arbiter_reg[b_req]0 ;
  output \r_pnt_reg[1] ;
  output \FSM_sequential_fetch_engine_reg[state][0] ;
  output \w_pnt_reg[1] ;
  output \execute_engine_reg[ir][13]_rep__0 ;
  output \ctrl_o[lsu_req] ;
  output \w_pnt_reg[1]_0 ;
  input clk;
  input rstn_sys;
  input \cpu_d_rsp[err] ;
  input m_axi_bready_0;
  input mem_ram_b0_reg_1;
  input [0:0]p_3_in;
  input [9:0]\bus_rsp_o_reg[data][15] ;
  input \rx_fifo[avail] ;
  input \rx_fifo[free] ;
  input \tx_fifo[avail] ;
  input \tx_fifo[free] ;
  input \ctrl_reg[irq_rx_nempty]__0 ;
  input \ctrl_reg[irq_rx_half]__0 ;
  input \ctrl_reg[irq_rx_full]__0 ;
  input \ctrl_reg[irq_tx_empty]__0 ;
  input \ctrl_reg[irq_tx_nhalf]__0 ;
  input \bus_rsp_o_reg[data][30] ;
  input \bus_rsp_o_reg[data][31] ;
  input \bus_rsp_o_reg[data][31]_0 ;
  input pending_reg;
  input [0:0]pending_reg_0;
  input pending;
  input w_pnt;
  input r_pnt;
  input \w_pnt_reg[0]_0 ;
  input [7:0]gpio_o;
  input [7:0]\bus_rsp_o_reg[data][7] ;
  input cg_en_9;
  input [7:0]\bus_rsp_o_reg[data][7]_0 ;
  input \ctrl_reg[hwfc_en]__0 ;
  input [2:0]\bus_rsp_o_reg[data][5] ;
  input \ctrl_reg[sim_mode]__0 ;
  input \bus_rsp_o_reg[data][0] ;
  input \bus_rsp_o_reg[data][1] ;
  input \bus_rsp_o_reg[data][2] ;
  input \bus_rsp_o_reg[data][3] ;
  input \bus_rsp_o_reg[data][4] ;
  input \bus_rsp_o_reg[data][5]_0 ;
  input \bus_rsp_o_reg[data][6] ;
  input \bus_rsp_o_reg[data][7]_1 ;
  input \bus_rsp_o_reg[data][8] ;
  input \bus_rsp_o_reg[data][9] ;
  input \bus_rsp_o_reg[data][10] ;
  input \bus_rsp_o_reg[data][11] ;
  input \bus_rsp_o_reg[data][12] ;
  input \bus_rsp_o_reg[data][13] ;
  input \bus_rsp_o_reg[data][14] ;
  input \bus_rsp_o_reg[data][15]_0 ;
  input \bus_rsp_o_reg[data][16] ;
  input \bus_rsp_o_reg[data][17] ;
  input \bus_rsp_o_reg[data][18] ;
  input \bus_rsp_o_reg[data][19] ;
  input \bus_rsp_o_reg[data][20] ;
  input \bus_rsp_o_reg[data][21] ;
  input \bus_rsp_o_reg[data][22] ;
  input \bus_rsp_o_reg[data][23] ;
  input \bus_rsp_o_reg[data][24] ;
  input \bus_rsp_o_reg[data][25] ;
  input \bus_rsp_o_reg[data][26] ;
  input \bus_rsp_o_reg[data][27] ;
  input \bus_rsp_o_reg[data][28] ;
  input \bus_rsp_o_reg[data][29] ;
  input \bus_rsp_o_reg[data][30]_0 ;
  input \bus_rsp_o_reg[data][31]_1 ;
  input [0:0]p_2_in;
  input \imem_rom.rdata_reg_0_19 ;
  input [1:0]m_axi_bresp;
  input m_axi_bvalid;
  input pending_reg_1;
  input m_axi_rvalid;
  input [0:0]\arbiter_reg[b_req] ;
  input \arbiter_reg[b_req]__0 ;
  input [31:0]\main_rsp[data] ;
  input \rdata_o_reg[23] ;
  input \rdata_o_reg[30] ;
  input arbiter_req_reg;
  input [0:0]wdata_i;
  input [2:0]firq_i;
  input [1:0]\trap_ctrl_reg[irq_pnd][2] ;
  input mti_i;
  input \main_rsp[err] ;
  input \FSM_sequential_execute_engine_reg[state][3] ;
  input \ctrl_reg[alu_op][1] ;

  wire [14:0]ADDRARDADDR;
  wire [4:0]D;
  wire [0:0]E;
  wire \FSM_onehot_arbiter_reg[state][2] ;
  wire \FSM_onehot_arbiter_reg[state][2]_0 ;
  wire \FSM_sequential_execute_engine_reg[state][3] ;
  wire \FSM_sequential_fetch_engine_reg[state][0] ;
  wire [31:0]Q;
  wire [0:0]WEA;
  wire [31:0]alu_add;
  wire [1:0]alu_cmp;
  wire [31:1]alu_res;
  wire arbiter_err;
  wire [0:0]\arbiter_reg[b_req] ;
  wire \arbiter_reg[b_req]0 ;
  wire \arbiter_reg[b_req]__0 ;
  wire arbiter_req_reg;
  wire [0:0]\bus_req_o_reg[ben][0] ;
  wire [0:0]\bus_req_o_reg[ben][1] ;
  wire [0:0]\bus_req_o_reg[ben][2] ;
  wire \bus_req_o_reg[data][0] ;
  wire \bus_req_o_reg[data][0]_0 ;
  wire [0:0]\bus_req_o_reg[rw] ;
  wire [31:0]\bus_req_o_reg[rw]_0 ;
  wire \bus_rsp_o_reg[data][0] ;
  wire \bus_rsp_o_reg[data][10] ;
  wire \bus_rsp_o_reg[data][11] ;
  wire \bus_rsp_o_reg[data][12] ;
  wire \bus_rsp_o_reg[data][13] ;
  wire \bus_rsp_o_reg[data][14] ;
  wire [9:0]\bus_rsp_o_reg[data][15] ;
  wire \bus_rsp_o_reg[data][15]_0 ;
  wire \bus_rsp_o_reg[data][16] ;
  wire \bus_rsp_o_reg[data][17] ;
  wire \bus_rsp_o_reg[data][18] ;
  wire \bus_rsp_o_reg[data][19] ;
  wire \bus_rsp_o_reg[data][1] ;
  wire \bus_rsp_o_reg[data][20] ;
  wire \bus_rsp_o_reg[data][21] ;
  wire \bus_rsp_o_reg[data][22] ;
  wire \bus_rsp_o_reg[data][23] ;
  wire \bus_rsp_o_reg[data][24] ;
  wire \bus_rsp_o_reg[data][25] ;
  wire \bus_rsp_o_reg[data][26] ;
  wire \bus_rsp_o_reg[data][27] ;
  wire \bus_rsp_o_reg[data][28] ;
  wire \bus_rsp_o_reg[data][29] ;
  wire \bus_rsp_o_reg[data][2] ;
  wire \bus_rsp_o_reg[data][30] ;
  wire \bus_rsp_o_reg[data][30]_0 ;
  wire \bus_rsp_o_reg[data][31] ;
  wire \bus_rsp_o_reg[data][31]_0 ;
  wire \bus_rsp_o_reg[data][31]_1 ;
  wire \bus_rsp_o_reg[data][3] ;
  wire \bus_rsp_o_reg[data][4] ;
  wire [2:0]\bus_rsp_o_reg[data][5] ;
  wire \bus_rsp_o_reg[data][5]_0 ;
  wire \bus_rsp_o_reg[data][6] ;
  wire [7:0]\bus_rsp_o_reg[data][7] ;
  wire [7:0]\bus_rsp_o_reg[data][7]_0 ;
  wire \bus_rsp_o_reg[data][7]_1 ;
  wire \bus_rsp_o_reg[data][8] ;
  wire \bus_rsp_o_reg[data][9] ;
  wire cg_en_9;
  wire clk;
  wire cp_valid_1;
  wire [31:0]\cpu_d_req[addr] ;
  wire \cpu_d_rsp[err] ;
  wire [31:2]\cpu_i_req[addr] ;
  wire [31:0]csr_rdata;
  wire [1:0]\ctrl[alu_cp_trig] ;
  wire [2:0]\ctrl[alu_op] ;
  wire \ctrl[alu_opa_mux] ;
  wire \ctrl[alu_unsigned] ;
  wire \ctrl[cpu_trap] ;
  wire [2:1]\ctrl[ir_funct3] ;
  wire \ctrl[lsu_mo_we] ;
  wire \ctrl[lsu_rw] ;
  wire [4:0]\ctrl[rf_rs2] ;
  wire \ctrl_nxt[rf_zero_we] ;
  wire \ctrl_o[lsu_req] ;
  wire \ctrl_reg[alu_op][1] ;
  wire \ctrl_reg[hwfc_en]__0 ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_half]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_nhalf]__0 ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire [7:0]\dout_reg[7] ;
  wire [0:0]\execute_engine_reg[ir] ;
  wire \execute_engine_reg[ir][13]_rep ;
  wire \execute_engine_reg[ir][13]_rep__0 ;
  wire [31:1]\execute_engine_reg[link_pc] ;
  wire [10:0]\fetch_engine_reg[pc][14] ;
  wire \fetch_engine_reg[pc][30] ;
  wire [26:0]\fifo_read_sync.half_o_reg ;
  wire [2:0]firq_i;
  wire [7:0]gpio_o;
  wire \imem_rom.rdata_reg_0_19 ;
  wire \iodev_req[10][stb] ;
  wire \iodev_req[11][stb] ;
  wire \iodev_req[12][stb] ;
  wire \iodev_req[3][stb] ;
  wire \irq_enable_reg[0] ;
  wire [16:0]m_axi_araddr;
  wire m_axi_bready;
  wire m_axi_bready_0;
  wire [1:0]m_axi_bresp;
  wire \m_axi_bresp[0]_0 ;
  wire m_axi_bresp_0_sn_1;
  wire m_axi_bvalid;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [3:0]m_axi_wstrb;
  wire [31:0]\main_rsp[data] ;
  wire \main_rsp[err] ;
  wire [2:0]\mar_reg[16] ;
  wire [0:0]\mar_reg[1] ;
  wire \mar_reg[2] ;
  wire \mar_reg[2]_0 ;
  wire \mar_reg[2]_1 ;
  wire \mar_reg[3] ;
  wire \mar_reg[3]_0 ;
  wire [1:0]\mar_reg[3]_1 ;
  wire [0:0]\mar_reg[8] ;
  wire \mar_reg[9] ;
  wire mem_ram_b0_reg_1;
  wire [31:0]mem_rdata;
  wire misaligned;
  wire mti_i;
  wire [32:0]\mul[add] ;
  wire neorv32_cpu_alu_inst_n_103;
  wire neorv32_cpu_alu_inst_n_104;
  wire neorv32_cpu_alu_inst_n_105;
  wire neorv32_cpu_alu_inst_n_106;
  wire neorv32_cpu_alu_inst_n_107;
  wire neorv32_cpu_alu_inst_n_108;
  wire neorv32_cpu_alu_inst_n_109;
  wire neorv32_cpu_alu_inst_n_110;
  wire neorv32_cpu_alu_inst_n_111;
  wire neorv32_cpu_alu_inst_n_112;
  wire neorv32_cpu_alu_inst_n_113;
  wire neorv32_cpu_alu_inst_n_114;
  wire neorv32_cpu_alu_inst_n_115;
  wire neorv32_cpu_alu_inst_n_116;
  wire neorv32_cpu_alu_inst_n_117;
  wire neorv32_cpu_alu_inst_n_118;
  wire neorv32_cpu_alu_inst_n_119;
  wire neorv32_cpu_alu_inst_n_120;
  wire neorv32_cpu_alu_inst_n_121;
  wire neorv32_cpu_alu_inst_n_122;
  wire neorv32_cpu_alu_inst_n_123;
  wire neorv32_cpu_alu_inst_n_124;
  wire neorv32_cpu_alu_inst_n_125;
  wire neorv32_cpu_alu_inst_n_126;
  wire neorv32_cpu_alu_inst_n_127;
  wire neorv32_cpu_alu_inst_n_128;
  wire neorv32_cpu_alu_inst_n_129;
  wire neorv32_cpu_alu_inst_n_130;
  wire neorv32_cpu_alu_inst_n_131;
  wire neorv32_cpu_alu_inst_n_132;
  wire neorv32_cpu_alu_inst_n_133;
  wire neorv32_cpu_alu_inst_n_134;
  wire neorv32_cpu_alu_inst_n_135;
  wire neorv32_cpu_alu_inst_n_136;
  wire neorv32_cpu_alu_inst_n_137;
  wire neorv32_cpu_alu_inst_n_138;
  wire neorv32_cpu_alu_inst_n_139;
  wire neorv32_cpu_alu_inst_n_140;
  wire neorv32_cpu_alu_inst_n_141;
  wire neorv32_cpu_alu_inst_n_142;
  wire neorv32_cpu_alu_inst_n_143;
  wire neorv32_cpu_alu_inst_n_144;
  wire neorv32_cpu_alu_inst_n_145;
  wire neorv32_cpu_alu_inst_n_146;
  wire neorv32_cpu_alu_inst_n_147;
  wire neorv32_cpu_alu_inst_n_148;
  wire neorv32_cpu_alu_inst_n_149;
  wire neorv32_cpu_alu_inst_n_150;
  wire neorv32_cpu_alu_inst_n_151;
  wire neorv32_cpu_alu_inst_n_152;
  wire neorv32_cpu_alu_inst_n_153;
  wire neorv32_cpu_alu_inst_n_154;
  wire neorv32_cpu_alu_inst_n_155;
  wire neorv32_cpu_alu_inst_n_156;
  wire neorv32_cpu_alu_inst_n_157;
  wire neorv32_cpu_alu_inst_n_158;
  wire neorv32_cpu_alu_inst_n_159;
  wire neorv32_cpu_alu_inst_n_160;
  wire neorv32_cpu_alu_inst_n_161;
  wire neorv32_cpu_alu_inst_n_162;
  wire neorv32_cpu_alu_inst_n_163;
  wire neorv32_cpu_alu_inst_n_164;
  wire neorv32_cpu_alu_inst_n_36;
  wire neorv32_cpu_alu_inst_n_37;
  wire neorv32_cpu_alu_inst_n_38;
  wire neorv32_cpu_alu_inst_n_39;
  wire neorv32_cpu_alu_inst_n_40;
  wire neorv32_cpu_alu_inst_n_41;
  wire neorv32_cpu_alu_inst_n_42;
  wire neorv32_cpu_alu_inst_n_43;
  wire neorv32_cpu_alu_inst_n_44;
  wire neorv32_cpu_alu_inst_n_45;
  wire neorv32_cpu_alu_inst_n_46;
  wire neorv32_cpu_alu_inst_n_47;
  wire neorv32_cpu_alu_inst_n_48;
  wire neorv32_cpu_alu_inst_n_49;
  wire neorv32_cpu_alu_inst_n_50;
  wire neorv32_cpu_alu_inst_n_51;
  wire neorv32_cpu_alu_inst_n_52;
  wire neorv32_cpu_alu_inst_n_53;
  wire neorv32_cpu_alu_inst_n_54;
  wire neorv32_cpu_alu_inst_n_55;
  wire neorv32_cpu_alu_inst_n_56;
  wire neorv32_cpu_alu_inst_n_57;
  wire neorv32_cpu_alu_inst_n_58;
  wire neorv32_cpu_alu_inst_n_59;
  wire neorv32_cpu_alu_inst_n_60;
  wire neorv32_cpu_alu_inst_n_61;
  wire neorv32_cpu_alu_inst_n_62;
  wire neorv32_cpu_alu_inst_n_63;
  wire neorv32_cpu_alu_inst_n_64;
  wire neorv32_cpu_alu_inst_n_65;
  wire neorv32_cpu_alu_inst_n_66;
  wire neorv32_cpu_alu_inst_n_67;
  wire neorv32_cpu_alu_inst_n_68;
  wire neorv32_cpu_alu_inst_n_69;
  wire neorv32_cpu_alu_inst_n_70;
  wire neorv32_cpu_control_inst_n_101;
  wire neorv32_cpu_control_inst_n_116;
  wire neorv32_cpu_control_inst_n_117;
  wire neorv32_cpu_control_inst_n_118;
  wire neorv32_cpu_control_inst_n_119;
  wire neorv32_cpu_control_inst_n_120;
  wire neorv32_cpu_control_inst_n_121;
  wire neorv32_cpu_control_inst_n_122;
  wire neorv32_cpu_control_inst_n_157;
  wire neorv32_cpu_control_inst_n_158;
  wire neorv32_cpu_control_inst_n_159;
  wire neorv32_cpu_control_inst_n_16;
  wire neorv32_cpu_control_inst_n_160;
  wire neorv32_cpu_control_inst_n_161;
  wire neorv32_cpu_control_inst_n_162;
  wire neorv32_cpu_control_inst_n_163;
  wire neorv32_cpu_control_inst_n_164;
  wire neorv32_cpu_control_inst_n_165;
  wire neorv32_cpu_control_inst_n_166;
  wire neorv32_cpu_control_inst_n_167;
  wire neorv32_cpu_control_inst_n_168;
  wire neorv32_cpu_control_inst_n_169;
  wire neorv32_cpu_control_inst_n_17;
  wire neorv32_cpu_control_inst_n_170;
  wire neorv32_cpu_control_inst_n_171;
  wire neorv32_cpu_control_inst_n_172;
  wire neorv32_cpu_control_inst_n_173;
  wire neorv32_cpu_control_inst_n_174;
  wire neorv32_cpu_control_inst_n_175;
  wire neorv32_cpu_control_inst_n_176;
  wire neorv32_cpu_control_inst_n_177;
  wire neorv32_cpu_control_inst_n_178;
  wire neorv32_cpu_control_inst_n_179;
  wire neorv32_cpu_control_inst_n_18;
  wire neorv32_cpu_control_inst_n_180;
  wire neorv32_cpu_control_inst_n_181;
  wire neorv32_cpu_control_inst_n_182;
  wire neorv32_cpu_control_inst_n_183;
  wire neorv32_cpu_control_inst_n_184;
  wire neorv32_cpu_control_inst_n_185;
  wire neorv32_cpu_control_inst_n_186;
  wire neorv32_cpu_control_inst_n_187;
  wire neorv32_cpu_control_inst_n_188;
  wire neorv32_cpu_control_inst_n_19;
  wire neorv32_cpu_control_inst_n_191;
  wire neorv32_cpu_control_inst_n_192;
  wire neorv32_cpu_control_inst_n_193;
  wire neorv32_cpu_control_inst_n_194;
  wire neorv32_cpu_control_inst_n_195;
  wire neorv32_cpu_control_inst_n_196;
  wire neorv32_cpu_control_inst_n_197;
  wire neorv32_cpu_control_inst_n_198;
  wire neorv32_cpu_control_inst_n_199;
  wire neorv32_cpu_control_inst_n_20;
  wire neorv32_cpu_control_inst_n_200;
  wire neorv32_cpu_control_inst_n_201;
  wire neorv32_cpu_control_inst_n_202;
  wire neorv32_cpu_control_inst_n_203;
  wire neorv32_cpu_control_inst_n_204;
  wire neorv32_cpu_control_inst_n_205;
  wire neorv32_cpu_control_inst_n_206;
  wire neorv32_cpu_control_inst_n_207;
  wire neorv32_cpu_control_inst_n_208;
  wire neorv32_cpu_control_inst_n_209;
  wire neorv32_cpu_control_inst_n_21;
  wire neorv32_cpu_control_inst_n_210;
  wire neorv32_cpu_control_inst_n_211;
  wire neorv32_cpu_control_inst_n_212;
  wire neorv32_cpu_control_inst_n_213;
  wire neorv32_cpu_control_inst_n_214;
  wire neorv32_cpu_control_inst_n_215;
  wire neorv32_cpu_control_inst_n_216;
  wire neorv32_cpu_control_inst_n_217;
  wire neorv32_cpu_control_inst_n_218;
  wire neorv32_cpu_control_inst_n_219;
  wire neorv32_cpu_control_inst_n_220;
  wire neorv32_cpu_control_inst_n_221;
  wire neorv32_cpu_control_inst_n_222;
  wire neorv32_cpu_control_inst_n_223;
  wire neorv32_cpu_control_inst_n_224;
  wire neorv32_cpu_control_inst_n_225;
  wire neorv32_cpu_control_inst_n_226;
  wire neorv32_cpu_control_inst_n_227;
  wire neorv32_cpu_control_inst_n_228;
  wire neorv32_cpu_control_inst_n_229;
  wire neorv32_cpu_control_inst_n_23;
  wire neorv32_cpu_control_inst_n_230;
  wire neorv32_cpu_control_inst_n_231;
  wire neorv32_cpu_control_inst_n_232;
  wire neorv32_cpu_control_inst_n_233;
  wire neorv32_cpu_control_inst_n_234;
  wire neorv32_cpu_control_inst_n_235;
  wire neorv32_cpu_control_inst_n_236;
  wire neorv32_cpu_control_inst_n_237;
  wire neorv32_cpu_control_inst_n_238;
  wire neorv32_cpu_control_inst_n_239;
  wire neorv32_cpu_control_inst_n_240;
  wire neorv32_cpu_control_inst_n_241;
  wire neorv32_cpu_control_inst_n_242;
  wire neorv32_cpu_control_inst_n_243;
  wire neorv32_cpu_control_inst_n_244;
  wire neorv32_cpu_control_inst_n_245;
  wire neorv32_cpu_control_inst_n_246;
  wire neorv32_cpu_control_inst_n_247;
  wire neorv32_cpu_control_inst_n_248;
  wire neorv32_cpu_control_inst_n_249;
  wire neorv32_cpu_control_inst_n_250;
  wire neorv32_cpu_control_inst_n_251;
  wire neorv32_cpu_control_inst_n_252;
  wire neorv32_cpu_control_inst_n_253;
  wire neorv32_cpu_control_inst_n_254;
  wire neorv32_cpu_control_inst_n_255;
  wire neorv32_cpu_control_inst_n_256;
  wire neorv32_cpu_control_inst_n_291;
  wire neorv32_cpu_control_inst_n_292;
  wire neorv32_cpu_control_inst_n_293;
  wire neorv32_cpu_control_inst_n_296;
  wire neorv32_cpu_control_inst_n_297;
  wire neorv32_cpu_control_inst_n_298;
  wire neorv32_cpu_control_inst_n_299;
  wire neorv32_cpu_control_inst_n_300;
  wire neorv32_cpu_control_inst_n_301;
  wire neorv32_cpu_control_inst_n_302;
  wire neorv32_cpu_control_inst_n_303;
  wire neorv32_cpu_control_inst_n_304;
  wire neorv32_cpu_control_inst_n_305;
  wire neorv32_cpu_control_inst_n_306;
  wire neorv32_cpu_control_inst_n_307;
  wire neorv32_cpu_control_inst_n_308;
  wire neorv32_cpu_control_inst_n_309;
  wire neorv32_cpu_control_inst_n_310;
  wire neorv32_cpu_control_inst_n_311;
  wire neorv32_cpu_control_inst_n_312;
  wire neorv32_cpu_control_inst_n_313;
  wire neorv32_cpu_control_inst_n_314;
  wire neorv32_cpu_control_inst_n_315;
  wire neorv32_cpu_control_inst_n_316;
  wire neorv32_cpu_control_inst_n_317;
  wire neorv32_cpu_control_inst_n_318;
  wire neorv32_cpu_control_inst_n_319;
  wire neorv32_cpu_control_inst_n_320;
  wire neorv32_cpu_control_inst_n_321;
  wire neorv32_cpu_control_inst_n_322;
  wire neorv32_cpu_control_inst_n_323;
  wire neorv32_cpu_control_inst_n_324;
  wire neorv32_cpu_control_inst_n_325;
  wire neorv32_cpu_control_inst_n_326;
  wire neorv32_cpu_control_inst_n_327;
  wire neorv32_cpu_control_inst_n_328;
  wire neorv32_cpu_control_inst_n_329;
  wire neorv32_cpu_control_inst_n_330;
  wire neorv32_cpu_control_inst_n_331;
  wire neorv32_cpu_control_inst_n_332;
  wire neorv32_cpu_control_inst_n_333;
  wire neorv32_cpu_control_inst_n_334;
  wire neorv32_cpu_control_inst_n_335;
  wire neorv32_cpu_control_inst_n_336;
  wire neorv32_cpu_control_inst_n_337;
  wire neorv32_cpu_control_inst_n_338;
  wire neorv32_cpu_control_inst_n_339;
  wire neorv32_cpu_control_inst_n_340;
  wire neorv32_cpu_control_inst_n_341;
  wire neorv32_cpu_control_inst_n_342;
  wire neorv32_cpu_control_inst_n_343;
  wire neorv32_cpu_control_inst_n_344;
  wire neorv32_cpu_control_inst_n_345;
  wire neorv32_cpu_control_inst_n_346;
  wire neorv32_cpu_control_inst_n_347;
  wire neorv32_cpu_control_inst_n_348;
  wire neorv32_cpu_control_inst_n_349;
  wire neorv32_cpu_control_inst_n_350;
  wire neorv32_cpu_control_inst_n_351;
  wire neorv32_cpu_control_inst_n_352;
  wire neorv32_cpu_control_inst_n_353;
  wire neorv32_cpu_control_inst_n_354;
  wire neorv32_cpu_control_inst_n_355;
  wire neorv32_cpu_control_inst_n_356;
  wire neorv32_cpu_control_inst_n_357;
  wire neorv32_cpu_control_inst_n_358;
  wire neorv32_cpu_control_inst_n_359;
  wire neorv32_cpu_control_inst_n_360;
  wire neorv32_cpu_control_inst_n_361;
  wire neorv32_cpu_control_inst_n_54;
  wire neorv32_cpu_control_inst_n_57;
  wire neorv32_cpu_control_inst_n_59;
  wire neorv32_cpu_control_inst_n_60;
  wire neorv32_cpu_control_inst_n_67;
  wire [1:0]\neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[cnt] ;
  wire neorv32_cpu_lsu_inst_n_2;
  wire neorv32_cpu_lsu_inst_n_212;
  wire neorv32_cpu_lsu_inst_n_213;
  wire neorv32_cpu_regfile_inst_n_100;
  wire neorv32_cpu_regfile_inst_n_101;
  wire neorv32_cpu_regfile_inst_n_102;
  wire neorv32_cpu_regfile_inst_n_103;
  wire neorv32_cpu_regfile_inst_n_104;
  wire neorv32_cpu_regfile_inst_n_105;
  wire neorv32_cpu_regfile_inst_n_106;
  wire neorv32_cpu_regfile_inst_n_107;
  wire neorv32_cpu_regfile_inst_n_108;
  wire neorv32_cpu_regfile_inst_n_109;
  wire neorv32_cpu_regfile_inst_n_110;
  wire neorv32_cpu_regfile_inst_n_111;
  wire neorv32_cpu_regfile_inst_n_112;
  wire neorv32_cpu_regfile_inst_n_113;
  wire neorv32_cpu_regfile_inst_n_114;
  wire neorv32_cpu_regfile_inst_n_115;
  wire neorv32_cpu_regfile_inst_n_116;
  wire neorv32_cpu_regfile_inst_n_117;
  wire neorv32_cpu_regfile_inst_n_118;
  wire neorv32_cpu_regfile_inst_n_119;
  wire neorv32_cpu_regfile_inst_n_120;
  wire neorv32_cpu_regfile_inst_n_121;
  wire neorv32_cpu_regfile_inst_n_124;
  wire neorv32_cpu_regfile_inst_n_64;
  wire neorv32_cpu_regfile_inst_n_65;
  wire neorv32_cpu_regfile_inst_n_66;
  wire neorv32_cpu_regfile_inst_n_67;
  wire neorv32_cpu_regfile_inst_n_68;
  wire neorv32_cpu_regfile_inst_n_69;
  wire neorv32_cpu_regfile_inst_n_70;
  wire neorv32_cpu_regfile_inst_n_71;
  wire neorv32_cpu_regfile_inst_n_72;
  wire neorv32_cpu_regfile_inst_n_73;
  wire neorv32_cpu_regfile_inst_n_74;
  wire neorv32_cpu_regfile_inst_n_75;
  wire neorv32_cpu_regfile_inst_n_76;
  wire neorv32_cpu_regfile_inst_n_77;
  wire neorv32_cpu_regfile_inst_n_78;
  wire neorv32_cpu_regfile_inst_n_79;
  wire neorv32_cpu_regfile_inst_n_80;
  wire neorv32_cpu_regfile_inst_n_81;
  wire neorv32_cpu_regfile_inst_n_82;
  wire neorv32_cpu_regfile_inst_n_83;
  wire neorv32_cpu_regfile_inst_n_84;
  wire neorv32_cpu_regfile_inst_n_85;
  wire neorv32_cpu_regfile_inst_n_86;
  wire neorv32_cpu_regfile_inst_n_87;
  wire neorv32_cpu_regfile_inst_n_88;
  wire neorv32_cpu_regfile_inst_n_89;
  wire neorv32_cpu_regfile_inst_n_91;
  wire neorv32_cpu_regfile_inst_n_92;
  wire neorv32_cpu_regfile_inst_n_93;
  wire neorv32_cpu_regfile_inst_n_94;
  wire neorv32_cpu_regfile_inst_n_95;
  wire neorv32_cpu_regfile_inst_n_96;
  wire neorv32_cpu_regfile_inst_n_97;
  wire neorv32_cpu_regfile_inst_n_98;
  wire neorv32_cpu_regfile_inst_n_99;
  wire [0:0]opa;
  wire [4:0]opa_addr;
  wire [1:0]p_0_in;
  wire [30:16]p_0_in_0;
  wire [0:0]p_2_in;
  wire [0:0]p_3_in;
  wire p_8_in;
  wire pending;
  wire pending_reg;
  wire [0:0]pending_reg_0;
  wire pending_reg_1;
  wire port_sel_reg;
  wire r_pnt;
  wire [0:0]\r_pnt_reg[0] ;
  wire \r_pnt_reg[1] ;
  wire \rdata_o_reg[23] ;
  wire \rdata_o_reg[30] ;
  wire rden0;
  wire [31:0]rf_wdata;
  wire rf_we;
  wire [31:0]rs1;
  wire [31:0]rs2;
  wire rstn_sys;
  wire \rx_fifo[avail] ;
  wire \rx_fifo[free] ;
  wire [31:0]\serial_shifter.shifter_reg[sreg] ;
  wire \timeout_cnt_reg[6] ;
  wire [1:0]\trap_ctrl_reg[irq_pnd][2] ;
  wire \tx_fifo[avail] ;
  wire \tx_fifo[free] ;
  wire w_pnt;
  wire \w_pnt_reg[0] ;
  wire \w_pnt_reg[0]_0 ;
  wire \w_pnt_reg[1] ;
  wire \w_pnt_reg[1]_0 ;
  wire \wb_core[we] ;
  wire [0:0]wdata_i;

  assign m_axi_bresp_0_sp_1 = m_axi_bresp_0_sn_1;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_alu neorv32_cpu_alu_inst
       (.CO(neorv32_cpu_alu_inst_n_37),
        .D({neorv32_cpu_control_inst_n_297,neorv32_cpu_control_inst_n_298,neorv32_cpu_control_inst_n_299,neorv32_cpu_control_inst_n_300,neorv32_cpu_control_inst_n_301,neorv32_cpu_control_inst_n_302,neorv32_cpu_control_inst_n_303,neorv32_cpu_control_inst_n_304,neorv32_cpu_control_inst_n_305,neorv32_cpu_control_inst_n_306,neorv32_cpu_control_inst_n_307,neorv32_cpu_control_inst_n_308,neorv32_cpu_control_inst_n_309,neorv32_cpu_control_inst_n_310,neorv32_cpu_control_inst_n_311,neorv32_cpu_control_inst_n_312,neorv32_cpu_control_inst_n_313,neorv32_cpu_control_inst_n_314,neorv32_cpu_control_inst_n_315,neorv32_cpu_control_inst_n_316,neorv32_cpu_control_inst_n_317,neorv32_cpu_control_inst_n_318,neorv32_cpu_control_inst_n_319,neorv32_cpu_control_inst_n_320,neorv32_cpu_control_inst_n_321,neorv32_cpu_control_inst_n_322,neorv32_cpu_control_inst_n_323,neorv32_cpu_control_inst_n_324,neorv32_cpu_control_inst_n_325,neorv32_cpu_control_inst_n_326,neorv32_cpu_control_inst_n_327,neorv32_cpu_control_inst_n_328}),
        .DI(neorv32_cpu_control_inst_n_21),
        .Q(p_8_in),
        .S(neorv32_cpu_regfile_inst_n_124),
        .\_inferred__4/i__carry (neorv32_cpu_control_inst_n_191),
        .\_inferred__4/i__carry__7 (neorv32_cpu_control_inst_n_192),
        .alu_add(alu_add[31:1]),
        .clk(clk),
        .cp_valid_1(cp_valid_1),
        .\ctrl[cpu_trap] (\ctrl[cpu_trap] ),
        .\ctrl_reg[out_en] (neorv32_cpu_alu_inst_n_70),
        .\ctrl_reg[rs2_abs][31] ({neorv32_cpu_control_inst_n_330,neorv32_cpu_control_inst_n_331,neorv32_cpu_control_inst_n_332,neorv32_cpu_control_inst_n_333,neorv32_cpu_control_inst_n_334,neorv32_cpu_control_inst_n_335,neorv32_cpu_control_inst_n_336,neorv32_cpu_control_inst_n_337,neorv32_cpu_control_inst_n_338,neorv32_cpu_control_inst_n_339,neorv32_cpu_control_inst_n_340,neorv32_cpu_control_inst_n_341,neorv32_cpu_control_inst_n_342,neorv32_cpu_control_inst_n_343,neorv32_cpu_control_inst_n_344,neorv32_cpu_control_inst_n_345,neorv32_cpu_control_inst_n_346,neorv32_cpu_control_inst_n_347,neorv32_cpu_control_inst_n_348,neorv32_cpu_control_inst_n_349,neorv32_cpu_control_inst_n_350,neorv32_cpu_control_inst_n_351,neorv32_cpu_control_inst_n_352,neorv32_cpu_control_inst_n_353,neorv32_cpu_control_inst_n_354,neorv32_cpu_control_inst_n_355,neorv32_cpu_control_inst_n_356,neorv32_cpu_control_inst_n_357,neorv32_cpu_control_inst_n_358,neorv32_cpu_control_inst_n_359,neorv32_cpu_control_inst_n_360,neorv32_cpu_control_inst_n_361}),
        .\div_reg[sign_mod] (neorv32_cpu_regfile_inst_n_89),
        .\div_reg[sign_mod]_0 (\ctrl[alu_cp_trig] ),
        .\divider_core_serial.div_reg[quotient][30] ({neorv32_cpu_alu_inst_n_103,neorv32_cpu_alu_inst_n_104,neorv32_cpu_alu_inst_n_105,neorv32_cpu_alu_inst_n_106,neorv32_cpu_alu_inst_n_107,neorv32_cpu_alu_inst_n_108,neorv32_cpu_alu_inst_n_109,neorv32_cpu_alu_inst_n_110,neorv32_cpu_alu_inst_n_111,neorv32_cpu_alu_inst_n_112,neorv32_cpu_alu_inst_n_113,neorv32_cpu_alu_inst_n_114,neorv32_cpu_alu_inst_n_115,neorv32_cpu_alu_inst_n_116,neorv32_cpu_alu_inst_n_117,neorv32_cpu_alu_inst_n_118,neorv32_cpu_alu_inst_n_119,neorv32_cpu_alu_inst_n_120,neorv32_cpu_alu_inst_n_121,neorv32_cpu_alu_inst_n_122,neorv32_cpu_alu_inst_n_123,neorv32_cpu_alu_inst_n_124,neorv32_cpu_alu_inst_n_125,neorv32_cpu_alu_inst_n_126,neorv32_cpu_alu_inst_n_127,neorv32_cpu_alu_inst_n_128,neorv32_cpu_alu_inst_n_129,neorv32_cpu_alu_inst_n_130,neorv32_cpu_alu_inst_n_131,neorv32_cpu_alu_inst_n_132,neorv32_cpu_alu_inst_n_133}),
        .\divider_core_serial.div_reg[quotient][31] ({neorv32_cpu_control_inst_n_157,neorv32_cpu_control_inst_n_158,neorv32_cpu_control_inst_n_159,neorv32_cpu_control_inst_n_160,neorv32_cpu_control_inst_n_161,neorv32_cpu_control_inst_n_162,neorv32_cpu_control_inst_n_163,neorv32_cpu_control_inst_n_164,neorv32_cpu_control_inst_n_165,neorv32_cpu_control_inst_n_166,neorv32_cpu_control_inst_n_167,neorv32_cpu_control_inst_n_168,neorv32_cpu_control_inst_n_169,neorv32_cpu_control_inst_n_170,neorv32_cpu_control_inst_n_171,neorv32_cpu_control_inst_n_172,neorv32_cpu_control_inst_n_173,neorv32_cpu_control_inst_n_174,neorv32_cpu_control_inst_n_175,neorv32_cpu_control_inst_n_176,neorv32_cpu_control_inst_n_177,neorv32_cpu_control_inst_n_178,neorv32_cpu_control_inst_n_179,neorv32_cpu_control_inst_n_180,neorv32_cpu_control_inst_n_181,neorv32_cpu_control_inst_n_182,neorv32_cpu_control_inst_n_183,neorv32_cpu_control_inst_n_184,neorv32_cpu_control_inst_n_185,neorv32_cpu_control_inst_n_186,neorv32_cpu_control_inst_n_187,neorv32_cpu_control_inst_n_188}),
        .\divider_core_serial.div_reg[remainder][0] (neorv32_cpu_control_inst_n_20),
        .\execute_engine_reg[ir] ({\ctrl[ir_funct3] [2],\execute_engine_reg[ir] }),
        .\mul[add] (\mul[add] ),
        .\multiplier_core_serial.mul_reg[prod][31] ({neorv32_cpu_alu_inst_n_38,neorv32_cpu_alu_inst_n_39,neorv32_cpu_alu_inst_n_40,neorv32_cpu_alu_inst_n_41,neorv32_cpu_alu_inst_n_42,neorv32_cpu_alu_inst_n_43,neorv32_cpu_alu_inst_n_44,neorv32_cpu_alu_inst_n_45,neorv32_cpu_alu_inst_n_46,neorv32_cpu_alu_inst_n_47,neorv32_cpu_alu_inst_n_48,neorv32_cpu_alu_inst_n_49,neorv32_cpu_alu_inst_n_50,neorv32_cpu_alu_inst_n_51,neorv32_cpu_alu_inst_n_52,neorv32_cpu_alu_inst_n_53,neorv32_cpu_alu_inst_n_54,neorv32_cpu_alu_inst_n_55,neorv32_cpu_alu_inst_n_56,neorv32_cpu_alu_inst_n_57,neorv32_cpu_alu_inst_n_58,neorv32_cpu_alu_inst_n_59,neorv32_cpu_alu_inst_n_60,neorv32_cpu_alu_inst_n_61,neorv32_cpu_alu_inst_n_62,neorv32_cpu_alu_inst_n_63,neorv32_cpu_alu_inst_n_64,neorv32_cpu_alu_inst_n_65,neorv32_cpu_alu_inst_n_66,neorv32_cpu_alu_inst_n_67,neorv32_cpu_alu_inst_n_68,neorv32_cpu_alu_inst_n_69}),
        .\multiplier_core_serial.mul_reg[prod][63] ({neorv32_cpu_control_inst_n_193,neorv32_cpu_control_inst_n_194,neorv32_cpu_control_inst_n_195,neorv32_cpu_control_inst_n_196,neorv32_cpu_control_inst_n_197,neorv32_cpu_control_inst_n_198,neorv32_cpu_control_inst_n_199,neorv32_cpu_control_inst_n_200,neorv32_cpu_control_inst_n_201,neorv32_cpu_control_inst_n_202,neorv32_cpu_control_inst_n_203,neorv32_cpu_control_inst_n_204,neorv32_cpu_control_inst_n_205,neorv32_cpu_control_inst_n_206,neorv32_cpu_control_inst_n_207,neorv32_cpu_control_inst_n_208,neorv32_cpu_control_inst_n_209,neorv32_cpu_control_inst_n_210,neorv32_cpu_control_inst_n_211,neorv32_cpu_control_inst_n_212,neorv32_cpu_control_inst_n_213,neorv32_cpu_control_inst_n_214,neorv32_cpu_control_inst_n_215,neorv32_cpu_control_inst_n_216,neorv32_cpu_control_inst_n_217,neorv32_cpu_control_inst_n_218,neorv32_cpu_control_inst_n_219,neorv32_cpu_control_inst_n_220,neorv32_cpu_control_inst_n_221,neorv32_cpu_control_inst_n_222,neorv32_cpu_control_inst_n_223,neorv32_cpu_control_inst_n_224,neorv32_cpu_control_inst_n_225,neorv32_cpu_control_inst_n_226,neorv32_cpu_control_inst_n_227,neorv32_cpu_control_inst_n_228,neorv32_cpu_control_inst_n_229,neorv32_cpu_control_inst_n_230,neorv32_cpu_control_inst_n_231,neorv32_cpu_control_inst_n_232,neorv32_cpu_control_inst_n_233,neorv32_cpu_control_inst_n_234,neorv32_cpu_control_inst_n_235,neorv32_cpu_control_inst_n_236,neorv32_cpu_control_inst_n_237,neorv32_cpu_control_inst_n_238,neorv32_cpu_control_inst_n_239,neorv32_cpu_control_inst_n_240,neorv32_cpu_control_inst_n_241,neorv32_cpu_control_inst_n_242,neorv32_cpu_control_inst_n_243,neorv32_cpu_control_inst_n_244,neorv32_cpu_control_inst_n_245,neorv32_cpu_control_inst_n_246,neorv32_cpu_control_inst_n_247,neorv32_cpu_control_inst_n_248,neorv32_cpu_control_inst_n_249,neorv32_cpu_control_inst_n_250,neorv32_cpu_control_inst_n_251,neorv32_cpu_control_inst_n_252,neorv32_cpu_control_inst_n_253,neorv32_cpu_control_inst_n_254,neorv32_cpu_control_inst_n_255,neorv32_cpu_control_inst_n_256}),
        .\register_file_fpga.reg_file_reg_i_138 (\execute_engine_reg[ir][13]_rep__0 ),
        .\register_file_fpga.reg_file_reg_i_151 (\execute_engine_reg[ir][13]_rep ),
        .\register_file_fpga.reg_file_reg_i_210 (neorv32_cpu_control_inst_n_16),
        .\register_file_fpga.reg_file_reg_i_70 (\ctrl[alu_op] [1:0]),
        .\register_file_fpga.reg_file_reg_i_74 (\ctrl_reg[alu_op][1] ),
        .rs2_o(rs2[31:1]),
        .rstn_sys(rstn_sys),
        .\serial_shifter.shifter_reg[cnt][1] (\neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[cnt] ),
        .\serial_shifter.shifter_reg[cnt][1]_0 (p_0_in),
        .\serial_shifter.shifter_reg[cnt][2] (neorv32_cpu_control_inst_n_293),
        .\serial_shifter.shifter_reg[cnt][3] (neorv32_cpu_control_inst_n_292),
        .\serial_shifter.shifter_reg[cnt][4] (neorv32_cpu_control_inst_n_291),
        .\serial_shifter.shifter_reg[done_ff]__0 (neorv32_cpu_alu_inst_n_134),
        .\serial_shifter.shifter_reg[done_ff]__0_0 (neorv32_cpu_alu_inst_n_135),
        .\serial_shifter.shifter_reg[done_ff]__0_1 (neorv32_cpu_alu_inst_n_136),
        .\serial_shifter.shifter_reg[done_ff]__0_10 (neorv32_cpu_alu_inst_n_145),
        .\serial_shifter.shifter_reg[done_ff]__0_11 (neorv32_cpu_alu_inst_n_146),
        .\serial_shifter.shifter_reg[done_ff]__0_12 (neorv32_cpu_alu_inst_n_147),
        .\serial_shifter.shifter_reg[done_ff]__0_13 (neorv32_cpu_alu_inst_n_148),
        .\serial_shifter.shifter_reg[done_ff]__0_14 (neorv32_cpu_alu_inst_n_149),
        .\serial_shifter.shifter_reg[done_ff]__0_15 (neorv32_cpu_alu_inst_n_150),
        .\serial_shifter.shifter_reg[done_ff]__0_16 (neorv32_cpu_alu_inst_n_151),
        .\serial_shifter.shifter_reg[done_ff]__0_17 (neorv32_cpu_alu_inst_n_152),
        .\serial_shifter.shifter_reg[done_ff]__0_18 (neorv32_cpu_alu_inst_n_153),
        .\serial_shifter.shifter_reg[done_ff]__0_19 (neorv32_cpu_alu_inst_n_154),
        .\serial_shifter.shifter_reg[done_ff]__0_2 (neorv32_cpu_alu_inst_n_137),
        .\serial_shifter.shifter_reg[done_ff]__0_20 (neorv32_cpu_alu_inst_n_155),
        .\serial_shifter.shifter_reg[done_ff]__0_21 (neorv32_cpu_alu_inst_n_156),
        .\serial_shifter.shifter_reg[done_ff]__0_22 (neorv32_cpu_alu_inst_n_157),
        .\serial_shifter.shifter_reg[done_ff]__0_23 (neorv32_cpu_alu_inst_n_158),
        .\serial_shifter.shifter_reg[done_ff]__0_24 (neorv32_cpu_alu_inst_n_159),
        .\serial_shifter.shifter_reg[done_ff]__0_25 (neorv32_cpu_alu_inst_n_160),
        .\serial_shifter.shifter_reg[done_ff]__0_26 (neorv32_cpu_alu_inst_n_161),
        .\serial_shifter.shifter_reg[done_ff]__0_27 (neorv32_cpu_alu_inst_n_162),
        .\serial_shifter.shifter_reg[done_ff]__0_28 (neorv32_cpu_alu_inst_n_163),
        .\serial_shifter.shifter_reg[done_ff]__0_29 (neorv32_cpu_alu_inst_n_164),
        .\serial_shifter.shifter_reg[done_ff]__0_3 (neorv32_cpu_alu_inst_n_138),
        .\serial_shifter.shifter_reg[done_ff]__0_4 (neorv32_cpu_alu_inst_n_139),
        .\serial_shifter.shifter_reg[done_ff]__0_5 (neorv32_cpu_alu_inst_n_140),
        .\serial_shifter.shifter_reg[done_ff]__0_6 (neorv32_cpu_alu_inst_n_141),
        .\serial_shifter.shifter_reg[done_ff]__0_7 (neorv32_cpu_alu_inst_n_142),
        .\serial_shifter.shifter_reg[done_ff]__0_8 (neorv32_cpu_alu_inst_n_143),
        .\serial_shifter.shifter_reg[done_ff]__0_9 (neorv32_cpu_alu_inst_n_144),
        .\serial_shifter.shifter_reg[sreg][31] (\serial_shifter.shifter_reg[sreg] ),
        .\trap_ctrl_reg[exc_buf][1] (neorv32_cpu_alu_inst_n_36));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_control neorv32_cpu_control_inst
       (.ADDRARDADDR(ADDRARDADDR[12:11]),
        .CO(neorv32_cpu_alu_inst_n_37),
        .D({p_0_in_0[30:24],p_0_in_0[22:16]}),
        .DI(neorv32_cpu_control_inst_n_21),
        .DOADO(rs1),
        .DOBDO(rs2),
        .E(\ctrl[lsu_mo_we] ),
        .\FSM_onehot_ctrl_reg[state][1] (neorv32_cpu_control_inst_n_191),
        .\FSM_sequential_execute_engine_reg[state][0]_0 (neorv32_cpu_alu_inst_n_36),
        .\FSM_sequential_execute_engine_reg[state][3]_0 (\FSM_sequential_execute_engine_reg[state][3] ),
        .\FSM_sequential_fetch_engine_reg[state][0]_0 (\FSM_sequential_fetch_engine_reg[state][0] ),
        .O({neorv32_cpu_regfile_inst_n_119,neorv32_cpu_regfile_inst_n_120,neorv32_cpu_regfile_inst_n_121}),
        .Q({\ctrl[rf_rs2] ,\ctrl[ir_funct3] ,\execute_engine_reg[ir] }),
        .S(neorv32_cpu_regfile_inst_n_64),
        .WEA(rf_we),
        .alu_add(alu_add),
        .alu_cmp(alu_cmp),
        .alu_res(alu_res),
        .arbiter_err(arbiter_err),
        .\arbiter_reg[b_req] (\arbiter_reg[b_req] ),
        .\arbiter_reg[b_req]0 (\arbiter_reg[b_req]0 ),
        .\arbiter_reg[b_req]__0 (\arbiter_reg[b_req]__0 ),
        .arbiter_req_reg(arbiter_req_reg),
        .clk(clk),
        .cp_valid_1(cp_valid_1),
        .\csr_reg[mtval][31]_0 ({\cpu_d_req[addr] [31:2],\mar_reg[1] ,\cpu_d_req[addr] [0]}),
        .\csr_reg[rdata][31]_0 (csr_rdata),
        .\ctrl[alu_opa_mux] (\ctrl[alu_opa_mux] ),
        .\ctrl[alu_unsigned] (\ctrl[alu_unsigned] ),
        .\ctrl[cpu_trap] (\ctrl[cpu_trap] ),
        .\ctrl[lsu_rw] (\ctrl[lsu_rw] ),
        .\ctrl_nxt[rf_zero_we] (\ctrl_nxt[rf_zero_we] ),
        .\ctrl_o[lsu_req] (\ctrl_o[lsu_req] ),
        .\ctrl_reg[alu_cp_trig][1]_0 (\ctrl[alu_cp_trig] ),
        .\ctrl_reg[alu_op][0]_0 (neorv32_cpu_control_inst_n_329),
        .\ctrl_reg[alu_op][1]_0 (neorv32_cpu_control_inst_n_296),
        .\ctrl_reg[alu_op][1]_1 (\ctrl_reg[alu_op][1] ),
        .\ctrl_reg[alu_op][2]_0 (\ctrl[alu_op] ),
        .\ctrl_reg[lsu_req]_0 (neorv32_cpu_control_inst_n_122),
        .\divider_core_serial.div_reg[quotient][12] ({neorv32_cpu_regfile_inst_n_99,neorv32_cpu_regfile_inst_n_100,neorv32_cpu_regfile_inst_n_101,neorv32_cpu_regfile_inst_n_102}),
        .\divider_core_serial.div_reg[quotient][16] ({neorv32_cpu_regfile_inst_n_103,neorv32_cpu_regfile_inst_n_104,neorv32_cpu_regfile_inst_n_105,neorv32_cpu_regfile_inst_n_106}),
        .\divider_core_serial.div_reg[quotient][20] ({neorv32_cpu_regfile_inst_n_107,neorv32_cpu_regfile_inst_n_108,neorv32_cpu_regfile_inst_n_109,neorv32_cpu_regfile_inst_n_110}),
        .\divider_core_serial.div_reg[quotient][24] ({neorv32_cpu_regfile_inst_n_111,neorv32_cpu_regfile_inst_n_112,neorv32_cpu_regfile_inst_n_113,neorv32_cpu_regfile_inst_n_114}),
        .\divider_core_serial.div_reg[quotient][28] ({neorv32_cpu_regfile_inst_n_115,neorv32_cpu_regfile_inst_n_116,neorv32_cpu_regfile_inst_n_117,neorv32_cpu_regfile_inst_n_118}),
        .\divider_core_serial.div_reg[quotient][31] ({neorv32_cpu_alu_inst_n_103,neorv32_cpu_alu_inst_n_104,neorv32_cpu_alu_inst_n_105,neorv32_cpu_alu_inst_n_106,neorv32_cpu_alu_inst_n_107,neorv32_cpu_alu_inst_n_108,neorv32_cpu_alu_inst_n_109,neorv32_cpu_alu_inst_n_110,neorv32_cpu_alu_inst_n_111,neorv32_cpu_alu_inst_n_112,neorv32_cpu_alu_inst_n_113,neorv32_cpu_alu_inst_n_114,neorv32_cpu_alu_inst_n_115,neorv32_cpu_alu_inst_n_116,neorv32_cpu_alu_inst_n_117,neorv32_cpu_alu_inst_n_118,neorv32_cpu_alu_inst_n_119,neorv32_cpu_alu_inst_n_120,neorv32_cpu_alu_inst_n_121,neorv32_cpu_alu_inst_n_122,neorv32_cpu_alu_inst_n_123,neorv32_cpu_alu_inst_n_124,neorv32_cpu_alu_inst_n_125,neorv32_cpu_alu_inst_n_126,neorv32_cpu_alu_inst_n_127,neorv32_cpu_alu_inst_n_128,neorv32_cpu_alu_inst_n_129,neorv32_cpu_alu_inst_n_130,neorv32_cpu_alu_inst_n_131,neorv32_cpu_alu_inst_n_132,neorv32_cpu_alu_inst_n_133}),
        .\divider_core_serial.div_reg[quotient][4] ({neorv32_cpu_regfile_inst_n_91,neorv32_cpu_regfile_inst_n_92,neorv32_cpu_regfile_inst_n_93,neorv32_cpu_regfile_inst_n_94}),
        .\divider_core_serial.div_reg[quotient][8] ({neorv32_cpu_regfile_inst_n_95,neorv32_cpu_regfile_inst_n_96,neorv32_cpu_regfile_inst_n_97,neorv32_cpu_regfile_inst_n_98}),
        .\execute_engine_reg[ir][12]_0 (neorv32_cpu_control_inst_n_67),
        .\execute_engine_reg[ir][12]_1 (neorv32_cpu_control_inst_n_117),
        .\execute_engine_reg[ir][12]_2 ({neorv32_cpu_control_inst_n_118,neorv32_cpu_control_inst_n_119,neorv32_cpu_control_inst_n_120,neorv32_cpu_control_inst_n_121}),
        .\execute_engine_reg[ir][12]_3 ({neorv32_cpu_control_inst_n_330,neorv32_cpu_control_inst_n_331,neorv32_cpu_control_inst_n_332,neorv32_cpu_control_inst_n_333,neorv32_cpu_control_inst_n_334,neorv32_cpu_control_inst_n_335,neorv32_cpu_control_inst_n_336,neorv32_cpu_control_inst_n_337,neorv32_cpu_control_inst_n_338,neorv32_cpu_control_inst_n_339,neorv32_cpu_control_inst_n_340,neorv32_cpu_control_inst_n_341,neorv32_cpu_control_inst_n_342,neorv32_cpu_control_inst_n_343,neorv32_cpu_control_inst_n_344,neorv32_cpu_control_inst_n_345,neorv32_cpu_control_inst_n_346,neorv32_cpu_control_inst_n_347,neorv32_cpu_control_inst_n_348,neorv32_cpu_control_inst_n_349,neorv32_cpu_control_inst_n_350,neorv32_cpu_control_inst_n_351,neorv32_cpu_control_inst_n_352,neorv32_cpu_control_inst_n_353,neorv32_cpu_control_inst_n_354,neorv32_cpu_control_inst_n_355,neorv32_cpu_control_inst_n_356,neorv32_cpu_control_inst_n_357,neorv32_cpu_control_inst_n_358,neorv32_cpu_control_inst_n_359,neorv32_cpu_control_inst_n_360,neorv32_cpu_control_inst_n_361}),
        .\execute_engine_reg[ir][13]_rep_0 (\execute_engine_reg[ir][13]_rep ),
        .\execute_engine_reg[ir][13]_rep__0_0 (\execute_engine_reg[ir][13]_rep__0 ),
        .\execute_engine_reg[ir][13]_rep__0_1 (neorv32_cpu_control_inst_n_101),
        .\execute_engine_reg[ir][13]_rep__0_2 (neorv32_cpu_control_inst_n_116),
        .\execute_engine_reg[ir][14]_0 (neorv32_cpu_control_inst_n_192),
        .\execute_engine_reg[ir][14]_1 ({neorv32_cpu_control_inst_n_193,neorv32_cpu_control_inst_n_194,neorv32_cpu_control_inst_n_195,neorv32_cpu_control_inst_n_196,neorv32_cpu_control_inst_n_197,neorv32_cpu_control_inst_n_198,neorv32_cpu_control_inst_n_199,neorv32_cpu_control_inst_n_200,neorv32_cpu_control_inst_n_201,neorv32_cpu_control_inst_n_202,neorv32_cpu_control_inst_n_203,neorv32_cpu_control_inst_n_204,neorv32_cpu_control_inst_n_205,neorv32_cpu_control_inst_n_206,neorv32_cpu_control_inst_n_207,neorv32_cpu_control_inst_n_208,neorv32_cpu_control_inst_n_209,neorv32_cpu_control_inst_n_210,neorv32_cpu_control_inst_n_211,neorv32_cpu_control_inst_n_212,neorv32_cpu_control_inst_n_213,neorv32_cpu_control_inst_n_214,neorv32_cpu_control_inst_n_215,neorv32_cpu_control_inst_n_216,neorv32_cpu_control_inst_n_217,neorv32_cpu_control_inst_n_218,neorv32_cpu_control_inst_n_219,neorv32_cpu_control_inst_n_220,neorv32_cpu_control_inst_n_221,neorv32_cpu_control_inst_n_222,neorv32_cpu_control_inst_n_223,neorv32_cpu_control_inst_n_224,neorv32_cpu_control_inst_n_225,neorv32_cpu_control_inst_n_226,neorv32_cpu_control_inst_n_227,neorv32_cpu_control_inst_n_228,neorv32_cpu_control_inst_n_229,neorv32_cpu_control_inst_n_230,neorv32_cpu_control_inst_n_231,neorv32_cpu_control_inst_n_232,neorv32_cpu_control_inst_n_233,neorv32_cpu_control_inst_n_234,neorv32_cpu_control_inst_n_235,neorv32_cpu_control_inst_n_236,neorv32_cpu_control_inst_n_237,neorv32_cpu_control_inst_n_238,neorv32_cpu_control_inst_n_239,neorv32_cpu_control_inst_n_240,neorv32_cpu_control_inst_n_241,neorv32_cpu_control_inst_n_242,neorv32_cpu_control_inst_n_243,neorv32_cpu_control_inst_n_244,neorv32_cpu_control_inst_n_245,neorv32_cpu_control_inst_n_246,neorv32_cpu_control_inst_n_247,neorv32_cpu_control_inst_n_248,neorv32_cpu_control_inst_n_249,neorv32_cpu_control_inst_n_250,neorv32_cpu_control_inst_n_251,neorv32_cpu_control_inst_n_252,neorv32_cpu_control_inst_n_253,neorv32_cpu_control_inst_n_254,neorv32_cpu_control_inst_n_255,neorv32_cpu_control_inst_n_256}),
        .\execute_engine_reg[ir][14]_rep_0 (neorv32_cpu_control_inst_n_20),
        .\execute_engine_reg[ir][14]_rep__0_0 (neorv32_cpu_control_inst_n_16),
        .\execute_engine_reg[ir][19]_0 (opa_addr),
        .\execute_engine_reg[link_pc][31]_0 (\execute_engine_reg[link_pc] ),
        .\fetch_engine_reg[pc][13]_0 (neorv32_cpu_control_inst_n_57),
        .\fetch_engine_reg[pc][14]_0 (\fetch_engine_reg[pc][14] [10:9]),
        .\fetch_engine_reg[pc][18]_0 (m_axi_araddr[3]),
        .\fetch_engine_reg[pc][20]_0 (neorv32_cpu_control_inst_n_19),
        .\fetch_engine_reg[pc][20]_1 (neorv32_cpu_control_inst_n_59),
        .\fetch_engine_reg[pc][23]_0 (neorv32_cpu_control_inst_n_54),
        .\fetch_engine_reg[pc][28]_0 (neorv32_cpu_control_inst_n_60),
        .\fetch_engine_reg[pc][30]_0 (\fetch_engine_reg[pc][30] ),
        .\fetch_engine_reg[pc][31]_0 (neorv32_cpu_control_inst_n_23),
        .\fetch_engine_reg[pc][31]_1 (\cpu_i_req[addr] ),
        .\imem_rom.rdata_reg_0_31 (\imem_rom.rdata_reg_0_19 ),
        .\imm_o_reg[1]_0 (p_0_in),
        .\imm_o_reg[2]_0 (neorv32_cpu_control_inst_n_293),
        .\imm_o_reg[3]_0 (neorv32_cpu_control_inst_n_292),
        .\imm_o_reg[4]_0 (neorv32_cpu_control_inst_n_291),
        .m_axi_araddr({m_axi_araddr[15],m_axi_araddr[11]}),
        .\main_rsp[data] (\main_rsp[data] ),
        .\main_rsp[err] (\main_rsp[err] ),
        .\mar_reg[31] (neorv32_cpu_control_inst_n_17),
        .\mar_reg[31]_0 (neorv32_cpu_control_inst_n_18),
        .\mar_reg[3] (opa),
        .misaligned(misaligned),
        .\mul[add] (\mul[add] ),
        .\multiplier_core_serial.mul_reg[prod][30] ({neorv32_cpu_alu_inst_n_38,neorv32_cpu_alu_inst_n_39,neorv32_cpu_alu_inst_n_40,neorv32_cpu_alu_inst_n_41,neorv32_cpu_alu_inst_n_42,neorv32_cpu_alu_inst_n_43,neorv32_cpu_alu_inst_n_44,neorv32_cpu_alu_inst_n_45,neorv32_cpu_alu_inst_n_46,neorv32_cpu_alu_inst_n_47,neorv32_cpu_alu_inst_n_48,neorv32_cpu_alu_inst_n_49,neorv32_cpu_alu_inst_n_50,neorv32_cpu_alu_inst_n_51,neorv32_cpu_alu_inst_n_52,neorv32_cpu_alu_inst_n_53,neorv32_cpu_alu_inst_n_54,neorv32_cpu_alu_inst_n_55,neorv32_cpu_alu_inst_n_56,neorv32_cpu_alu_inst_n_57,neorv32_cpu_alu_inst_n_58,neorv32_cpu_alu_inst_n_59,neorv32_cpu_alu_inst_n_60,neorv32_cpu_alu_inst_n_61,neorv32_cpu_alu_inst_n_62,neorv32_cpu_alu_inst_n_63,neorv32_cpu_alu_inst_n_64,neorv32_cpu_alu_inst_n_65,neorv32_cpu_alu_inst_n_66,neorv32_cpu_alu_inst_n_67,neorv32_cpu_alu_inst_n_68,neorv32_cpu_alu_inst_n_69}),
        .pending_reg(neorv32_cpu_lsu_inst_n_213),
        .pending_reg_0(neorv32_cpu_lsu_inst_n_212),
        .\r_pnt_reg[1] (\r_pnt_reg[1] ),
        .\rdata_o_reg[30] (\rdata_o_reg[30] ),
        .\rdata_o_reg[30]_0 (\rdata_o_reg[23] ),
        .rden_reg(mem_ram_b0_reg_1),
        .rden_reg_0(\wb_core[we] ),
        .rden_reg_1(m_axi_araddr[16]),
        .\register_file_fpga.reg_file_reg ({neorv32_cpu_control_inst_n_157,neorv32_cpu_control_inst_n_158,neorv32_cpu_control_inst_n_159,neorv32_cpu_control_inst_n_160,neorv32_cpu_control_inst_n_161,neorv32_cpu_control_inst_n_162,neorv32_cpu_control_inst_n_163,neorv32_cpu_control_inst_n_164,neorv32_cpu_control_inst_n_165,neorv32_cpu_control_inst_n_166,neorv32_cpu_control_inst_n_167,neorv32_cpu_control_inst_n_168,neorv32_cpu_control_inst_n_169,neorv32_cpu_control_inst_n_170,neorv32_cpu_control_inst_n_171,neorv32_cpu_control_inst_n_172,neorv32_cpu_control_inst_n_173,neorv32_cpu_control_inst_n_174,neorv32_cpu_control_inst_n_175,neorv32_cpu_control_inst_n_176,neorv32_cpu_control_inst_n_177,neorv32_cpu_control_inst_n_178,neorv32_cpu_control_inst_n_179,neorv32_cpu_control_inst_n_180,neorv32_cpu_control_inst_n_181,neorv32_cpu_control_inst_n_182,neorv32_cpu_control_inst_n_183,neorv32_cpu_control_inst_n_184,neorv32_cpu_control_inst_n_185,neorv32_cpu_control_inst_n_186,neorv32_cpu_control_inst_n_187,neorv32_cpu_control_inst_n_188}),
        .\register_file_fpga.reg_file_reg_0 ({neorv32_cpu_control_inst_n_297,neorv32_cpu_control_inst_n_298,neorv32_cpu_control_inst_n_299,neorv32_cpu_control_inst_n_300,neorv32_cpu_control_inst_n_301,neorv32_cpu_control_inst_n_302,neorv32_cpu_control_inst_n_303,neorv32_cpu_control_inst_n_304,neorv32_cpu_control_inst_n_305,neorv32_cpu_control_inst_n_306,neorv32_cpu_control_inst_n_307,neorv32_cpu_control_inst_n_308,neorv32_cpu_control_inst_n_309,neorv32_cpu_control_inst_n_310,neorv32_cpu_control_inst_n_311,neorv32_cpu_control_inst_n_312,neorv32_cpu_control_inst_n_313,neorv32_cpu_control_inst_n_314,neorv32_cpu_control_inst_n_315,neorv32_cpu_control_inst_n_316,neorv32_cpu_control_inst_n_317,neorv32_cpu_control_inst_n_318,neorv32_cpu_control_inst_n_319,neorv32_cpu_control_inst_n_320,neorv32_cpu_control_inst_n_321,neorv32_cpu_control_inst_n_322,neorv32_cpu_control_inst_n_323,neorv32_cpu_control_inst_n_324,neorv32_cpu_control_inst_n_325,neorv32_cpu_control_inst_n_326,neorv32_cpu_control_inst_n_327,neorv32_cpu_control_inst_n_328}),
        .\register_file_fpga.reg_file_reg_1 (neorv32_cpu_alu_inst_n_137),
        .\register_file_fpga.reg_file_reg_10 (neorv32_cpu_alu_inst_n_159),
        .\register_file_fpga.reg_file_reg_11 (neorv32_cpu_alu_inst_n_158),
        .\register_file_fpga.reg_file_reg_12 (neorv32_cpu_alu_inst_n_157),
        .\register_file_fpga.reg_file_reg_13 (neorv32_cpu_alu_inst_n_156),
        .\register_file_fpga.reg_file_reg_14 (neorv32_cpu_alu_inst_n_155),
        .\register_file_fpga.reg_file_reg_15 (neorv32_cpu_alu_inst_n_154),
        .\register_file_fpga.reg_file_reg_16 (neorv32_cpu_alu_inst_n_153),
        .\register_file_fpga.reg_file_reg_17 (neorv32_cpu_alu_inst_n_152),
        .\register_file_fpga.reg_file_reg_18 (neorv32_cpu_alu_inst_n_151),
        .\register_file_fpga.reg_file_reg_19 (neorv32_cpu_alu_inst_n_150),
        .\register_file_fpga.reg_file_reg_2 (neorv32_cpu_alu_inst_n_136),
        .\register_file_fpga.reg_file_reg_20 (neorv32_cpu_alu_inst_n_149),
        .\register_file_fpga.reg_file_reg_21 (neorv32_cpu_alu_inst_n_148),
        .\register_file_fpga.reg_file_reg_22 (neorv32_cpu_alu_inst_n_147),
        .\register_file_fpga.reg_file_reg_23 (neorv32_cpu_alu_inst_n_146),
        .\register_file_fpga.reg_file_reg_24 (neorv32_cpu_alu_inst_n_145),
        .\register_file_fpga.reg_file_reg_25 (neorv32_cpu_alu_inst_n_144),
        .\register_file_fpga.reg_file_reg_26 (neorv32_cpu_alu_inst_n_143),
        .\register_file_fpga.reg_file_reg_27 (neorv32_cpu_alu_inst_n_142),
        .\register_file_fpga.reg_file_reg_28 (neorv32_cpu_alu_inst_n_141),
        .\register_file_fpga.reg_file_reg_29 (neorv32_cpu_alu_inst_n_140),
        .\register_file_fpga.reg_file_reg_3 (neorv32_cpu_alu_inst_n_135),
        .\register_file_fpga.reg_file_reg_30 (neorv32_cpu_alu_inst_n_139),
        .\register_file_fpga.reg_file_reg_31 (neorv32_cpu_alu_inst_n_138),
        .\register_file_fpga.reg_file_reg_32 (neorv32_cpu_alu_inst_n_70),
        .\register_file_fpga.reg_file_reg_4 (neorv32_cpu_alu_inst_n_134),
        .\register_file_fpga.reg_file_reg_5 (neorv32_cpu_alu_inst_n_164),
        .\register_file_fpga.reg_file_reg_6 (neorv32_cpu_alu_inst_n_163),
        .\register_file_fpga.reg_file_reg_7 (neorv32_cpu_alu_inst_n_162),
        .\register_file_fpga.reg_file_reg_8 (neorv32_cpu_alu_inst_n_161),
        .\register_file_fpga.reg_file_reg_9 (neorv32_cpu_alu_inst_n_160),
        .rstn_sys(rstn_sys),
        .\serial_shifter.shifter_reg[cnt][1] (\neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[cnt] ),
        .\serial_shifter.shifter_reg[sreg][31] (\serial_shifter.shifter_reg[sreg] ),
        .\trap_ctrl_reg[exc_buf][1]_0 (p_8_in),
        .\trap_ctrl_reg[exc_buf][8]_0 (neorv32_cpu_lsu_inst_n_2),
        .\trap_ctrl_reg[irq_pnd][11]_0 ({firq_i,\trap_ctrl_reg[irq_pnd][2] [1],mti_i,\trap_ctrl_reg[irq_pnd][2] [0]}),
        .\w_pnt_reg[1] (\w_pnt_reg[1] ),
        .\w_pnt_reg[1]_0 (\w_pnt_reg[1]_0 ),
        .wdata_i(wdata_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_lsu neorv32_cpu_lsu_inst
       (.ADDRARDADDR({ADDRARDADDR[14:13],ADDRARDADDR[10:8],ADDRARDADDR[6:2]}),
        .D(D),
        .E(\ctrl[lsu_mo_we] ),
        .\FSM_onehot_arbiter_reg[state][2] (\FSM_onehot_arbiter_reg[state][2] ),
        .\FSM_onehot_arbiter_reg[state][2]_0 (\iodev_req[10][stb] ),
        .\FSM_onehot_arbiter_reg[state][2]_1 (\FSM_onehot_arbiter_reg[state][2]_0 ),
        .\FSM_onehot_arbiter_reg[state][2]_2 (\iodev_req[11][stb] ),
        .\FSM_onehot_arbiter_reg[state][2]_3 (\iodev_req[12][stb] ),
        .Q(Q),
        .WEA(WEA),
        .arbiter_err(arbiter_err),
        .arbiter_req_reg_0(neorv32_cpu_lsu_inst_n_2),
        .arbiter_req_reg_1(neorv32_cpu_control_inst_n_122),
        .\bus_req_o_reg[ben][0]_0 (\bus_req_o_reg[ben][0] ),
        .\bus_req_o_reg[ben][1]_0 (\bus_req_o_reg[ben][1] ),
        .\bus_req_o_reg[ben][2]_0 (\bus_req_o_reg[ben][2] ),
        .\bus_req_o_reg[ben][3]_0 ({neorv32_cpu_control_inst_n_118,neorv32_cpu_control_inst_n_119,neorv32_cpu_control_inst_n_120,neorv32_cpu_control_inst_n_121}),
        .\bus_req_o_reg[data][0]_0 (\bus_req_o_reg[data][0] ),
        .\bus_req_o_reg[data][0]_1 (\bus_req_o_reg[data][0]_0 ),
        .\bus_req_o_reg[data][31]_0 ({neorv32_cpu_regfile_inst_n_65,neorv32_cpu_regfile_inst_n_66,neorv32_cpu_regfile_inst_n_67,neorv32_cpu_regfile_inst_n_68,neorv32_cpu_regfile_inst_n_69,neorv32_cpu_regfile_inst_n_70,neorv32_cpu_regfile_inst_n_71,neorv32_cpu_regfile_inst_n_72,neorv32_cpu_regfile_inst_n_73,neorv32_cpu_regfile_inst_n_74,neorv32_cpu_regfile_inst_n_75,neorv32_cpu_regfile_inst_n_76,neorv32_cpu_regfile_inst_n_77,neorv32_cpu_regfile_inst_n_78,neorv32_cpu_regfile_inst_n_79,neorv32_cpu_regfile_inst_n_80,neorv32_cpu_regfile_inst_n_81,neorv32_cpu_regfile_inst_n_82,neorv32_cpu_regfile_inst_n_83,neorv32_cpu_regfile_inst_n_84,neorv32_cpu_regfile_inst_n_85,neorv32_cpu_regfile_inst_n_86,neorv32_cpu_regfile_inst_n_87,neorv32_cpu_regfile_inst_n_88,rs2[7:0]}),
        .\bus_req_o_reg[rw]_0 (\wb_core[we] ),
        .\bus_req_o_reg[rw]_1 (\bus_req_o_reg[rw] ),
        .\bus_req_o_reg[rw]_2 (\bus_req_o_reg[rw]_0 ),
        .\bus_rsp_o_reg[data][0] (\bus_rsp_o_reg[data][0] ),
        .\bus_rsp_o_reg[data][10] (\bus_rsp_o_reg[data][10] ),
        .\bus_rsp_o_reg[data][11] (\bus_rsp_o_reg[data][11] ),
        .\bus_rsp_o_reg[data][12] (\bus_rsp_o_reg[data][12] ),
        .\bus_rsp_o_reg[data][13] (\bus_rsp_o_reg[data][13] ),
        .\bus_rsp_o_reg[data][14] (\bus_rsp_o_reg[data][14] ),
        .\bus_rsp_o_reg[data][15] (\bus_rsp_o_reg[data][15] ),
        .\bus_rsp_o_reg[data][15]_0 (\bus_rsp_o_reg[data][15]_0 ),
        .\bus_rsp_o_reg[data][16] (\bus_rsp_o_reg[data][16] ),
        .\bus_rsp_o_reg[data][17] (\bus_rsp_o_reg[data][17] ),
        .\bus_rsp_o_reg[data][18] (\bus_rsp_o_reg[data][18] ),
        .\bus_rsp_o_reg[data][19] (\bus_rsp_o_reg[data][19] ),
        .\bus_rsp_o_reg[data][1] (\bus_rsp_o_reg[data][1] ),
        .\bus_rsp_o_reg[data][20] (\bus_rsp_o_reg[data][20] ),
        .\bus_rsp_o_reg[data][21] (\bus_rsp_o_reg[data][21] ),
        .\bus_rsp_o_reg[data][22] (\bus_rsp_o_reg[data][22] ),
        .\bus_rsp_o_reg[data][23] (\bus_rsp_o_reg[data][23] ),
        .\bus_rsp_o_reg[data][24] (\bus_rsp_o_reg[data][24] ),
        .\bus_rsp_o_reg[data][25] (\bus_rsp_o_reg[data][25] ),
        .\bus_rsp_o_reg[data][26] (\bus_rsp_o_reg[data][26] ),
        .\bus_rsp_o_reg[data][27] (\bus_rsp_o_reg[data][27] ),
        .\bus_rsp_o_reg[data][28] (\bus_rsp_o_reg[data][28] ),
        .\bus_rsp_o_reg[data][29] (\bus_rsp_o_reg[data][29] ),
        .\bus_rsp_o_reg[data][2] (\bus_rsp_o_reg[data][2] ),
        .\bus_rsp_o_reg[data][30] (\bus_rsp_o_reg[data][30] ),
        .\bus_rsp_o_reg[data][30]_0 (\bus_rsp_o_reg[data][30]_0 ),
        .\bus_rsp_o_reg[data][31] (\bus_rsp_o_reg[data][31] ),
        .\bus_rsp_o_reg[data][31]_0 (\bus_rsp_o_reg[data][31]_0 ),
        .\bus_rsp_o_reg[data][31]_1 (\bus_rsp_o_reg[data][31]_1 ),
        .\bus_rsp_o_reg[data][3] (\bus_rsp_o_reg[data][3] ),
        .\bus_rsp_o_reg[data][4] (\bus_rsp_o_reg[data][4] ),
        .\bus_rsp_o_reg[data][5] (\bus_rsp_o_reg[data][5] ),
        .\bus_rsp_o_reg[data][5]_0 (\bus_rsp_o_reg[data][5]_0 ),
        .\bus_rsp_o_reg[data][6] (\bus_rsp_o_reg[data][6] ),
        .\bus_rsp_o_reg[data][7] (\bus_rsp_o_reg[data][7] ),
        .\bus_rsp_o_reg[data][7]_0 (\bus_rsp_o_reg[data][7]_0 ),
        .\bus_rsp_o_reg[data][7]_1 (\bus_rsp_o_reg[data][7]_1 ),
        .\bus_rsp_o_reg[data][8] (\bus_rsp_o_reg[data][8] ),
        .\bus_rsp_o_reg[data][9] (\bus_rsp_o_reg[data][9] ),
        .cg_en_9(cg_en_9),
        .clk(clk),
        .\cpu_d_rsp[err] (\cpu_d_rsp[err] ),
        .\ctrl[lsu_rw] (\ctrl[lsu_rw] ),
        .\ctrl_reg[hwfc_en]__0 (\ctrl_reg[hwfc_en]__0 ),
        .\ctrl_reg[irq_rx_full]__0 (\ctrl_reg[irq_rx_full]__0 ),
        .\ctrl_reg[irq_rx_half]__0 (\ctrl_reg[irq_rx_half]__0 ),
        .\ctrl_reg[irq_rx_nempty]__0 (\ctrl_reg[irq_rx_nempty]__0 ),
        .\ctrl_reg[irq_tx_empty]__0 (\ctrl_reg[irq_tx_empty]__0 ),
        .\ctrl_reg[irq_tx_nhalf]__0 (\ctrl_reg[irq_tx_nhalf]__0 ),
        .\ctrl_reg[sim_mode]__0 (\ctrl_reg[sim_mode]__0 ),
        .\dout_reg[7] (\dout_reg[7] ),
        .\fetch_engine_reg[pc][23] (neorv32_cpu_lsu_inst_n_212),
        .\fifo_read_sync.half_o_reg (\fifo_read_sync.half_o_reg ),
        .gpio_o(gpio_o),
        .\imem_rom.rdata_reg_0_19 (\imem_rom.rdata_reg_0_19 ),
        .\iodev_req[3][stb] (\iodev_req[3][stb] ),
        .\irq_enable_reg[0] (\irq_enable_reg[0] ),
        .\keeper_reg[halt] (neorv32_cpu_control_inst_n_19),
        .\keeper_reg[halt]_0 (neorv32_cpu_control_inst_n_18),
        .\keeper_reg[halt]_1 (neorv32_cpu_control_inst_n_23),
        .\keeper_reg[halt]_2 (neorv32_cpu_control_inst_n_57),
        .\keeper_reg[halt]_3 (neorv32_cpu_control_inst_n_60),
        .\keeper_reg[halt]_4 (neorv32_cpu_control_inst_n_59),
        .m_axi_araddr({m_axi_araddr[16:4],m_axi_araddr[2:0]}),
        .\m_axi_araddr[31] (\cpu_i_req[addr] ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bready_0(m_axi_bready_0),
        .m_axi_bresp(m_axi_bresp),
        .\m_axi_bresp[0]_0 (\m_axi_bresp[0]_0 ),
        .m_axi_bresp_0_sp_1(m_axi_bresp_0_sn_1),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wstrb(m_axi_wstrb),
        .\main_rsp[data] (\main_rsp[data] ),
        .\mar_reg[10]_0 (\fetch_engine_reg[pc][14] [6]),
        .\mar_reg[11]_0 (\fetch_engine_reg[pc][14] [7]),
        .\mar_reg[12]_0 (\fetch_engine_reg[pc][14] [8]),
        .\mar_reg[15]_0 (\mar_reg[16] [1]),
        .\mar_reg[16]_0 (\mar_reg[16] [2]),
        .\mar_reg[24]_0 (neorv32_cpu_lsu_inst_n_213),
        .\mar_reg[2]_0 (\mar_reg[2] ),
        .\mar_reg[2]_1 (ADDRARDADDR[0]),
        .\mar_reg[2]_2 (\mar_reg[2]_0 ),
        .\mar_reg[2]_3 (\mar_reg[16] [0]),
        .\mar_reg[2]_4 (\mar_reg[2]_1 ),
        .\mar_reg[2]_5 (\fetch_engine_reg[pc][14] [0]),
        .\mar_reg[31]_0 ({\cpu_d_req[addr] [31:2],\mar_reg[1] ,\cpu_d_req[addr] [0]}),
        .\mar_reg[31]_1 (alu_add),
        .\mar_reg[3]_0 (ADDRARDADDR[1]),
        .\mar_reg[3]_1 (\mar_reg[3] ),
        .\mar_reg[3]_2 (E),
        .\mar_reg[3]_3 (\mar_reg[3]_0 ),
        .\mar_reg[3]_4 (\mar_reg[3]_1 ),
        .\mar_reg[7]_0 (\fetch_engine_reg[pc][14] [4:1]),
        .\mar_reg[8]_0 (\mar_reg[8] ),
        .\mar_reg[8]_1 (\fetch_engine_reg[pc][14] [5]),
        .\mar_reg[9]_0 (\mar_reg[9] ),
        .\mar_reg[9]_1 (ADDRARDADDR[7]),
        .mem_ram_b0_reg_1(mem_ram_b0_reg_1),
        .mem_ram_b0_reg_1_0(neorv32_cpu_control_inst_n_54),
        .misaligned(misaligned),
        .misaligned_reg_0(neorv32_cpu_control_inst_n_67),
        .p_2_in(p_2_in),
        .p_3_in(p_3_in),
        .pending(pending),
        .pending_reg(pending_reg),
        .pending_reg_0(pending_reg_0),
        .pending_reg_1(neorv32_cpu_control_inst_n_17),
        .pending_reg_2(pending_reg_1),
        .port_sel_reg(port_sel_reg),
        .r_pnt(r_pnt),
        .\r_pnt_reg[0] (\r_pnt_reg[0] ),
        .\rdata_o_reg[0]_0 (neorv32_cpu_control_inst_n_117),
        .\rdata_o_reg[14]_0 ({\ctrl[ir_funct3] [1],\execute_engine_reg[ir] }),
        .\rdata_o_reg[15]_0 (\execute_engine_reg[ir][13]_rep__0 ),
        .\rdata_o_reg[23]_0 (\rdata_o_reg[23] ),
        .\rdata_o_reg[23]_1 (neorv32_cpu_control_inst_n_116),
        .\rdata_o_reg[30]_0 ({p_0_in_0[30:24],p_0_in_0[22:16]}),
        .\rdata_o_reg[31]_0 (mem_rdata),
        .\rdata_o_reg[31]_1 (neorv32_cpu_control_inst_n_16),
        .\rdata_o_reg[7]_0 (neorv32_cpu_control_inst_n_101),
        .rden0(rden0),
        .rstn_sys(rstn_sys),
        .\rx_fifo[avail] (\rx_fifo[avail] ),
        .\rx_fifo[free] (\rx_fifo[free] ),
        .\timeout_cnt_reg[6] (\timeout_cnt_reg[6] ),
        .\tx_fifo[avail] (\tx_fifo[avail] ),
        .\tx_fifo[free] (\tx_fifo[free] ),
        .w_pnt(w_pnt),
        .\w_pnt_reg[0] (\w_pnt_reg[0] ),
        .\w_pnt_reg[0]_0 (\w_pnt_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_regfile neorv32_cpu_regfile_inst
       (.DIADI(rf_wdata),
        .DOADO(rs1),
        .DOBDO(rs2),
        .O({neorv32_cpu_regfile_inst_n_119,neorv32_cpu_regfile_inst_n_120,neorv32_cpu_regfile_inst_n_121}),
        .Q({\ctrl[rf_rs2] ,\execute_engine_reg[ir] }),
        .S(neorv32_cpu_regfile_inst_n_64),
        .WEA(rf_we),
        .\_inferred__4/i__carry (neorv32_cpu_alu_inst_n_69),
        .alu_cmp(alu_cmp),
        .\bus_req_o_reg[data][31] (\execute_engine_reg[ir][13]_rep__0 ),
        .clk(clk),
        .\ctrl[alu_opa_mux] (\ctrl[alu_opa_mux] ),
        .\ctrl[alu_unsigned] (\ctrl[alu_unsigned] ),
        .\div_reg[sign_mod] (\execute_engine_reg[ir][13]_rep ),
        .\register_file_fpga.reg_file_reg_0 ({neorv32_cpu_regfile_inst_n_65,neorv32_cpu_regfile_inst_n_66,neorv32_cpu_regfile_inst_n_67,neorv32_cpu_regfile_inst_n_68,neorv32_cpu_regfile_inst_n_69,neorv32_cpu_regfile_inst_n_70,neorv32_cpu_regfile_inst_n_71,neorv32_cpu_regfile_inst_n_72,neorv32_cpu_regfile_inst_n_73,neorv32_cpu_regfile_inst_n_74,neorv32_cpu_regfile_inst_n_75,neorv32_cpu_regfile_inst_n_76,neorv32_cpu_regfile_inst_n_77,neorv32_cpu_regfile_inst_n_78,neorv32_cpu_regfile_inst_n_79,neorv32_cpu_regfile_inst_n_80,neorv32_cpu_regfile_inst_n_81,neorv32_cpu_regfile_inst_n_82,neorv32_cpu_regfile_inst_n_83,neorv32_cpu_regfile_inst_n_84,neorv32_cpu_regfile_inst_n_85,neorv32_cpu_regfile_inst_n_86,neorv32_cpu_regfile_inst_n_87,neorv32_cpu_regfile_inst_n_88}),
        .\register_file_fpga.reg_file_reg_1 (neorv32_cpu_regfile_inst_n_89),
        .\register_file_fpga.reg_file_reg_10 (neorv32_cpu_regfile_inst_n_124),
        .\register_file_fpga.reg_file_reg_11 (opa_addr),
        .\register_file_fpga.reg_file_reg_2 (opa),
        .\register_file_fpga.reg_file_reg_3 ({neorv32_cpu_regfile_inst_n_91,neorv32_cpu_regfile_inst_n_92,neorv32_cpu_regfile_inst_n_93,neorv32_cpu_regfile_inst_n_94}),
        .\register_file_fpga.reg_file_reg_4 ({neorv32_cpu_regfile_inst_n_95,neorv32_cpu_regfile_inst_n_96,neorv32_cpu_regfile_inst_n_97,neorv32_cpu_regfile_inst_n_98}),
        .\register_file_fpga.reg_file_reg_5 ({neorv32_cpu_regfile_inst_n_99,neorv32_cpu_regfile_inst_n_100,neorv32_cpu_regfile_inst_n_101,neorv32_cpu_regfile_inst_n_102}),
        .\register_file_fpga.reg_file_reg_6 ({neorv32_cpu_regfile_inst_n_103,neorv32_cpu_regfile_inst_n_104,neorv32_cpu_regfile_inst_n_105,neorv32_cpu_regfile_inst_n_106}),
        .\register_file_fpga.reg_file_reg_7 ({neorv32_cpu_regfile_inst_n_107,neorv32_cpu_regfile_inst_n_108,neorv32_cpu_regfile_inst_n_109,neorv32_cpu_regfile_inst_n_110}),
        .\register_file_fpga.reg_file_reg_8 ({neorv32_cpu_regfile_inst_n_111,neorv32_cpu_regfile_inst_n_112,neorv32_cpu_regfile_inst_n_113,neorv32_cpu_regfile_inst_n_114}),
        .\register_file_fpga.reg_file_reg_9 ({neorv32_cpu_regfile_inst_n_115,neorv32_cpu_regfile_inst_n_116,neorv32_cpu_regfile_inst_n_117,neorv32_cpu_regfile_inst_n_118}));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_10 
       (.I0(\execute_engine_reg[link_pc] [27]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[27]),
        .I3(mem_rdata[27]),
        .I4(csr_rdata[27]),
        .O(rf_wdata[27]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_11 
       (.I0(\execute_engine_reg[link_pc] [26]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[26]),
        .I3(mem_rdata[26]),
        .I4(csr_rdata[26]),
        .O(rf_wdata[26]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_12 
       (.I0(\execute_engine_reg[link_pc] [25]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[25]),
        .I3(mem_rdata[25]),
        .I4(csr_rdata[25]),
        .O(rf_wdata[25]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_13 
       (.I0(\execute_engine_reg[link_pc] [24]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[24]),
        .I3(mem_rdata[24]),
        .I4(csr_rdata[24]),
        .O(rf_wdata[24]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_14 
       (.I0(\execute_engine_reg[link_pc] [23]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[23]),
        .I3(mem_rdata[23]),
        .I4(csr_rdata[23]),
        .O(rf_wdata[23]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_15 
       (.I0(\execute_engine_reg[link_pc] [22]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[22]),
        .I3(mem_rdata[22]),
        .I4(csr_rdata[22]),
        .O(rf_wdata[22]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_16 
       (.I0(\execute_engine_reg[link_pc] [21]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[21]),
        .I3(mem_rdata[21]),
        .I4(csr_rdata[21]),
        .O(rf_wdata[21]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_17 
       (.I0(\execute_engine_reg[link_pc] [20]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[20]),
        .I3(mem_rdata[20]),
        .I4(csr_rdata[20]),
        .O(rf_wdata[20]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_18 
       (.I0(\execute_engine_reg[link_pc] [19]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[19]),
        .I3(mem_rdata[19]),
        .I4(csr_rdata[19]),
        .O(rf_wdata[19]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_19 
       (.I0(\execute_engine_reg[link_pc] [18]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[18]),
        .I3(mem_rdata[18]),
        .I4(csr_rdata[18]),
        .O(rf_wdata[18]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_20 
       (.I0(\execute_engine_reg[link_pc] [17]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[17]),
        .I3(mem_rdata[17]),
        .I4(csr_rdata[17]),
        .O(rf_wdata[17]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_21 
       (.I0(\execute_engine_reg[link_pc] [16]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[16]),
        .I3(mem_rdata[16]),
        .I4(csr_rdata[16]),
        .O(rf_wdata[16]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_22 
       (.I0(\execute_engine_reg[link_pc] [15]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[15]),
        .I3(mem_rdata[15]),
        .I4(csr_rdata[15]),
        .O(rf_wdata[15]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_23 
       (.I0(\execute_engine_reg[link_pc] [14]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[14]),
        .I3(mem_rdata[14]),
        .I4(csr_rdata[14]),
        .O(rf_wdata[14]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_24 
       (.I0(\execute_engine_reg[link_pc] [13]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[13]),
        .I3(mem_rdata[13]),
        .I4(csr_rdata[13]),
        .O(rf_wdata[13]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_25 
       (.I0(\execute_engine_reg[link_pc] [12]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[12]),
        .I3(mem_rdata[12]),
        .I4(csr_rdata[12]),
        .O(rf_wdata[12]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_26 
       (.I0(\execute_engine_reg[link_pc] [11]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[11]),
        .I3(mem_rdata[11]),
        .I4(csr_rdata[11]),
        .O(rf_wdata[11]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_27 
       (.I0(\execute_engine_reg[link_pc] [10]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[10]),
        .I3(mem_rdata[10]),
        .I4(csr_rdata[10]),
        .O(rf_wdata[10]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_28 
       (.I0(\execute_engine_reg[link_pc] [9]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[9]),
        .I3(mem_rdata[9]),
        .I4(csr_rdata[9]),
        .O(rf_wdata[9]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_29 
       (.I0(\execute_engine_reg[link_pc] [8]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[8]),
        .I3(mem_rdata[8]),
        .I4(csr_rdata[8]),
        .O(rf_wdata[8]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_30 
       (.I0(\execute_engine_reg[link_pc] [7]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[7]),
        .I3(mem_rdata[7]),
        .I4(csr_rdata[7]),
        .O(rf_wdata[7]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_31 
       (.I0(\execute_engine_reg[link_pc] [6]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[6]),
        .I3(mem_rdata[6]),
        .I4(csr_rdata[6]),
        .O(rf_wdata[6]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_32 
       (.I0(\execute_engine_reg[link_pc] [5]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[5]),
        .I3(mem_rdata[5]),
        .I4(csr_rdata[5]),
        .O(rf_wdata[5]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_33 
       (.I0(\execute_engine_reg[link_pc] [4]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[4]),
        .I3(mem_rdata[4]),
        .I4(csr_rdata[4]),
        .O(rf_wdata[4]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_34 
       (.I0(\execute_engine_reg[link_pc] [3]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[3]),
        .I3(mem_rdata[3]),
        .I4(csr_rdata[3]),
        .O(rf_wdata[3]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_35 
       (.I0(\execute_engine_reg[link_pc] [2]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[2]),
        .I3(mem_rdata[2]),
        .I4(csr_rdata[2]),
        .O(rf_wdata[2]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_36 
       (.I0(\execute_engine_reg[link_pc] [1]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[1]),
        .I3(mem_rdata[1]),
        .I4(csr_rdata[1]),
        .O(rf_wdata[1]));
  LUT5 #(
    .INIT(32'hFFFFFFE2)) 
    \register_file_fpga.reg_file_reg_i_37 
       (.I0(neorv32_cpu_control_inst_n_329),
        .I1(\ctrl[alu_op] [2]),
        .I2(neorv32_cpu_control_inst_n_296),
        .I3(mem_rdata[0]),
        .I4(csr_rdata[0]),
        .O(rf_wdata[0]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_6 
       (.I0(\execute_engine_reg[link_pc] [31]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[31]),
        .I3(mem_rdata[31]),
        .I4(csr_rdata[31]),
        .O(rf_wdata[31]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_7 
       (.I0(\execute_engine_reg[link_pc] [30]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[30]),
        .I3(mem_rdata[30]),
        .I4(csr_rdata[30]),
        .O(rf_wdata[30]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_8 
       (.I0(\execute_engine_reg[link_pc] [29]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[29]),
        .I3(mem_rdata[29]),
        .I4(csr_rdata[29]),
        .O(rf_wdata[29]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_9 
       (.I0(\execute_engine_reg[link_pc] [28]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[28]),
        .I3(mem_rdata[28]),
        .I4(csr_rdata[28]),
        .O(rf_wdata[28]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_alu
   (cp_valid_1,
    \serial_shifter.shifter_reg[cnt][1] ,
    \mul[add] ,
    \trap_ctrl_reg[exc_buf][1] ,
    CO,
    \multiplier_core_serial.mul_reg[prod][31] ,
    \ctrl_reg[out_en] ,
    \serial_shifter.shifter_reg[sreg][31] ,
    \divider_core_serial.div_reg[quotient][30] ,
    \serial_shifter.shifter_reg[done_ff]__0 ,
    \serial_shifter.shifter_reg[done_ff]__0_0 ,
    \serial_shifter.shifter_reg[done_ff]__0_1 ,
    \serial_shifter.shifter_reg[done_ff]__0_2 ,
    \serial_shifter.shifter_reg[done_ff]__0_3 ,
    \serial_shifter.shifter_reg[done_ff]__0_4 ,
    \serial_shifter.shifter_reg[done_ff]__0_5 ,
    \serial_shifter.shifter_reg[done_ff]__0_6 ,
    \serial_shifter.shifter_reg[done_ff]__0_7 ,
    \serial_shifter.shifter_reg[done_ff]__0_8 ,
    \serial_shifter.shifter_reg[done_ff]__0_9 ,
    \serial_shifter.shifter_reg[done_ff]__0_10 ,
    \serial_shifter.shifter_reg[done_ff]__0_11 ,
    \serial_shifter.shifter_reg[done_ff]__0_12 ,
    \serial_shifter.shifter_reg[done_ff]__0_13 ,
    \serial_shifter.shifter_reg[done_ff]__0_14 ,
    \serial_shifter.shifter_reg[done_ff]__0_15 ,
    \serial_shifter.shifter_reg[done_ff]__0_16 ,
    \serial_shifter.shifter_reg[done_ff]__0_17 ,
    \serial_shifter.shifter_reg[done_ff]__0_18 ,
    \serial_shifter.shifter_reg[done_ff]__0_19 ,
    \serial_shifter.shifter_reg[done_ff]__0_20 ,
    \serial_shifter.shifter_reg[done_ff]__0_21 ,
    \serial_shifter.shifter_reg[done_ff]__0_22 ,
    \serial_shifter.shifter_reg[done_ff]__0_23 ,
    \serial_shifter.shifter_reg[done_ff]__0_24 ,
    \serial_shifter.shifter_reg[done_ff]__0_25 ,
    \serial_shifter.shifter_reg[done_ff]__0_26 ,
    \serial_shifter.shifter_reg[done_ff]__0_27 ,
    \serial_shifter.shifter_reg[done_ff]__0_28 ,
    \serial_shifter.shifter_reg[done_ff]__0_29 ,
    clk,
    rstn_sys,
    \div_reg[sign_mod] ,
    \serial_shifter.shifter_reg[cnt][1]_0 ,
    DI,
    S,
    Q,
    \ctrl[cpu_trap] ,
    \div_reg[sign_mod]_0 ,
    \serial_shifter.shifter_reg[cnt][4] ,
    \divider_core_serial.div_reg[remainder][0] ,
    \execute_engine_reg[ir] ,
    rs2_o,
    \_inferred__4/i__carry__7 ,
    \_inferred__4/i__carry ,
    \serial_shifter.shifter_reg[cnt][2] ,
    \serial_shifter.shifter_reg[cnt][3] ,
    \register_file_fpga.reg_file_reg_i_70 ,
    \register_file_fpga.reg_file_reg_i_210 ,
    \register_file_fpga.reg_file_reg_i_151 ,
    alu_add,
    \register_file_fpga.reg_file_reg_i_74 ,
    \register_file_fpga.reg_file_reg_i_138 ,
    D,
    \divider_core_serial.div_reg[quotient][31] ,
    \ctrl_reg[rs2_abs][31] ,
    \multiplier_core_serial.mul_reg[prod][63] );
  output cp_valid_1;
  output [1:0]\serial_shifter.shifter_reg[cnt][1] ;
  output [32:0]\mul[add] ;
  output \trap_ctrl_reg[exc_buf][1] ;
  output [0:0]CO;
  output [31:0]\multiplier_core_serial.mul_reg[prod][31] ;
  output \ctrl_reg[out_en] ;
  output [31:0]\serial_shifter.shifter_reg[sreg][31] ;
  output [30:0]\divider_core_serial.div_reg[quotient][30] ;
  output \serial_shifter.shifter_reg[done_ff]__0 ;
  output \serial_shifter.shifter_reg[done_ff]__0_0 ;
  output \serial_shifter.shifter_reg[done_ff]__0_1 ;
  output \serial_shifter.shifter_reg[done_ff]__0_2 ;
  output \serial_shifter.shifter_reg[done_ff]__0_3 ;
  output \serial_shifter.shifter_reg[done_ff]__0_4 ;
  output \serial_shifter.shifter_reg[done_ff]__0_5 ;
  output \serial_shifter.shifter_reg[done_ff]__0_6 ;
  output \serial_shifter.shifter_reg[done_ff]__0_7 ;
  output \serial_shifter.shifter_reg[done_ff]__0_8 ;
  output \serial_shifter.shifter_reg[done_ff]__0_9 ;
  output \serial_shifter.shifter_reg[done_ff]__0_10 ;
  output \serial_shifter.shifter_reg[done_ff]__0_11 ;
  output \serial_shifter.shifter_reg[done_ff]__0_12 ;
  output \serial_shifter.shifter_reg[done_ff]__0_13 ;
  output \serial_shifter.shifter_reg[done_ff]__0_14 ;
  output \serial_shifter.shifter_reg[done_ff]__0_15 ;
  output \serial_shifter.shifter_reg[done_ff]__0_16 ;
  output \serial_shifter.shifter_reg[done_ff]__0_17 ;
  output \serial_shifter.shifter_reg[done_ff]__0_18 ;
  output \serial_shifter.shifter_reg[done_ff]__0_19 ;
  output \serial_shifter.shifter_reg[done_ff]__0_20 ;
  output \serial_shifter.shifter_reg[done_ff]__0_21 ;
  output \serial_shifter.shifter_reg[done_ff]__0_22 ;
  output \serial_shifter.shifter_reg[done_ff]__0_23 ;
  output \serial_shifter.shifter_reg[done_ff]__0_24 ;
  output \serial_shifter.shifter_reg[done_ff]__0_25 ;
  output \serial_shifter.shifter_reg[done_ff]__0_26 ;
  output \serial_shifter.shifter_reg[done_ff]__0_27 ;
  output \serial_shifter.shifter_reg[done_ff]__0_28 ;
  output \serial_shifter.shifter_reg[done_ff]__0_29 ;
  input clk;
  input rstn_sys;
  input \div_reg[sign_mod] ;
  input [1:0]\serial_shifter.shifter_reg[cnt][1]_0 ;
  input [0:0]DI;
  input [0:0]S;
  input [0:0]Q;
  input \ctrl[cpu_trap] ;
  input [1:0]\div_reg[sign_mod]_0 ;
  input \serial_shifter.shifter_reg[cnt][4] ;
  input \divider_core_serial.div_reg[remainder][0] ;
  input [1:0]\execute_engine_reg[ir] ;
  input [30:0]rs2_o;
  input \_inferred__4/i__carry__7 ;
  input \_inferred__4/i__carry ;
  input \serial_shifter.shifter_reg[cnt][2] ;
  input \serial_shifter.shifter_reg[cnt][3] ;
  input [1:0]\register_file_fpga.reg_file_reg_i_70 ;
  input \register_file_fpga.reg_file_reg_i_210 ;
  input \register_file_fpga.reg_file_reg_i_151 ;
  input [30:0]alu_add;
  input \register_file_fpga.reg_file_reg_i_74 ;
  input \register_file_fpga.reg_file_reg_i_138 ;
  input [31:0]D;
  input [31:0]\divider_core_serial.div_reg[quotient][31] ;
  input [31:0]\ctrl_reg[rs2_abs][31] ;
  input [63:0]\multiplier_core_serial.mul_reg[prod][63] ;

  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]DI;
  wire [0:0]Q;
  wire [0:0]S;
  wire \_inferred__4/i__carry ;
  wire \_inferred__4/i__carry__7 ;
  wire [30:0]alu_add;
  wire clk;
  wire cp_valid_1;
  wire \ctrl[cpu_trap] ;
  wire \ctrl_reg[out_en] ;
  wire [31:0]\ctrl_reg[rs2_abs][31] ;
  wire \div_reg[sign_mod] ;
  wire [1:0]\div_reg[sign_mod]_0 ;
  wire [30:0]\divider_core_serial.div_reg[quotient][30] ;
  wire [31:0]\divider_core_serial.div_reg[quotient][31] ;
  wire \divider_core_serial.div_reg[remainder][0] ;
  wire [1:0]\execute_engine_reg[ir] ;
  wire [32:0]\mul[add] ;
  wire [31:0]\multiplier_core_serial.mul_reg[prod][31] ;
  wire [63:0]\multiplier_core_serial.mul_reg[prod][63] ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_100 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_101 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_102 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_103 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_104 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_105 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_106 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_107 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_108 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_109 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_110 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_111 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_112 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_113 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_114 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_115 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_116 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_117 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_118 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_119 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_120 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_121 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_122 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_123 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_124 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_125 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_126 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_127 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_128 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_129 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_99 ;
  wire \register_file_fpga.reg_file_reg_i_138 ;
  wire \register_file_fpga.reg_file_reg_i_151 ;
  wire \register_file_fpga.reg_file_reg_i_210 ;
  wire [1:0]\register_file_fpga.reg_file_reg_i_70 ;
  wire \register_file_fpga.reg_file_reg_i_74 ;
  wire [30:0]rs2_o;
  wire rstn_sys;
  wire [1:0]\serial_shifter.shifter_reg[cnt][1] ;
  wire [1:0]\serial_shifter.shifter_reg[cnt][1]_0 ;
  wire \serial_shifter.shifter_reg[cnt][2] ;
  wire \serial_shifter.shifter_reg[cnt][3] ;
  wire \serial_shifter.shifter_reg[cnt][4] ;
  wire \serial_shifter.shifter_reg[done_ff] ;
  wire \serial_shifter.shifter_reg[done_ff]__0 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_0 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_1 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_10 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_11 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_12 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_13 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_14 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_15 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_16 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_17 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_18 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_19 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_2 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_20 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_21 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_22 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_23 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_24 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_25 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_26 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_27 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_28 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_29 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_3 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_4 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_5 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_6 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_7 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_8 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_9 ;
  wire [31:0]\serial_shifter.shifter_reg[sreg][31] ;
  wire \trap_ctrl_reg[exc_buf][1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_cp_muldiv \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst 
       (.CO(CO),
        .DI(DI),
        .\FSM_onehot_ctrl_reg[state][1]_0 (cp_valid_1),
        .Q(\multiplier_core_serial.mul_reg[prod][31] ),
        .S(S),
        .\_inferred__4/i__carry_0 (\_inferred__4/i__carry ),
        .\_inferred__4/i__carry__7_0 (\_inferred__4/i__carry__7 ),
        .clk(clk),
        .\ctrl[cpu_trap] (\ctrl[cpu_trap] ),
        .\ctrl_reg[out_en]_0 (\ctrl_reg[out_en] ),
        .\ctrl_reg[out_en]_1 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_99 ),
        .\ctrl_reg[out_en]_10 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_108 ),
        .\ctrl_reg[out_en]_11 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_109 ),
        .\ctrl_reg[out_en]_12 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_110 ),
        .\ctrl_reg[out_en]_13 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_111 ),
        .\ctrl_reg[out_en]_14 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_112 ),
        .\ctrl_reg[out_en]_15 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_113 ),
        .\ctrl_reg[out_en]_16 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_114 ),
        .\ctrl_reg[out_en]_17 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_115 ),
        .\ctrl_reg[out_en]_18 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_116 ),
        .\ctrl_reg[out_en]_19 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_117 ),
        .\ctrl_reg[out_en]_2 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_100 ),
        .\ctrl_reg[out_en]_20 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_118 ),
        .\ctrl_reg[out_en]_21 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_119 ),
        .\ctrl_reg[out_en]_22 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_120 ),
        .\ctrl_reg[out_en]_23 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_121 ),
        .\ctrl_reg[out_en]_24 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_122 ),
        .\ctrl_reg[out_en]_25 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_123 ),
        .\ctrl_reg[out_en]_26 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_124 ),
        .\ctrl_reg[out_en]_27 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_125 ),
        .\ctrl_reg[out_en]_28 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_126 ),
        .\ctrl_reg[out_en]_29 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_127 ),
        .\ctrl_reg[out_en]_3 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_101 ),
        .\ctrl_reg[out_en]_30 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_128 ),
        .\ctrl_reg[out_en]_31 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_129 ),
        .\ctrl_reg[out_en]_4 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_102 ),
        .\ctrl_reg[out_en]_5 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_103 ),
        .\ctrl_reg[out_en]_6 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_104 ),
        .\ctrl_reg[out_en]_7 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_105 ),
        .\ctrl_reg[out_en]_8 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_106 ),
        .\ctrl_reg[out_en]_9 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_107 ),
        .\ctrl_reg[rs2_abs][31]_0 (\ctrl_reg[rs2_abs][31] ),
        .\div_reg[sign_mod]_0 (\div_reg[sign_mod] ),
        .\div_reg[sign_mod]_1 (\div_reg[sign_mod]_0 [1]),
        .\divider_core_serial.div_reg[quotient][30]_0 (\divider_core_serial.div_reg[quotient][30] ),
        .\divider_core_serial.div_reg[quotient][31]_0 (\divider_core_serial.div_reg[quotient][31] ),
        .\divider_core_serial.div_reg[remainder][0]_0 (\divider_core_serial.div_reg[remainder][0] ),
        .\execute_engine_reg[ir] (\execute_engine_reg[ir] ),
        .\mul[add] (\mul[add] ),
        .\multiplier_core_serial.mul_reg[prod][63]_0 (\multiplier_core_serial.mul_reg[prod][63] ),
        .\register_file_fpga.reg_file_reg_i_138_0 (\register_file_fpga.reg_file_reg_i_138 ),
        .\register_file_fpga.reg_file_reg_i_151_0 (\register_file_fpga.reg_file_reg_i_151 ),
        .\register_file_fpga.reg_file_reg_i_210_0 (\register_file_fpga.reg_file_reg_i_210 ),
        .\register_file_fpga.reg_file_reg_i_71 (\serial_shifter.shifter_reg[sreg][31] [0]),
        .\register_file_fpga.reg_file_reg_i_71_0 (\register_file_fpga.reg_file_reg_i_70 [0]),
        .\register_file_fpga.reg_file_reg_i_74 (\register_file_fpga.reg_file_reg_i_74 ),
        .rs2_o(rs2_o),
        .rstn_sys(rstn_sys),
        .\serial_shifter.shifter_reg[done_ff] (\serial_shifter.shifter_reg[done_ff] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_cp_shifter neorv32_cpu_cp_shifter_inst
       (.D(D),
        .Q(Q),
        .alu_add(alu_add),
        .clk(clk),
        .cp_valid_1(cp_valid_1),
        .\ctrl[cpu_trap] (\ctrl[cpu_trap] ),
        .\register_file_fpga.reg_file_reg_i_40 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_129 ),
        .\register_file_fpga.reg_file_reg_i_41 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_128 ),
        .\register_file_fpga.reg_file_reg_i_42 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_127 ),
        .\register_file_fpga.reg_file_reg_i_43 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_126 ),
        .\register_file_fpga.reg_file_reg_i_44 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_125 ),
        .\register_file_fpga.reg_file_reg_i_45 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_124 ),
        .\register_file_fpga.reg_file_reg_i_46 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_123 ),
        .\register_file_fpga.reg_file_reg_i_47 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_122 ),
        .\register_file_fpga.reg_file_reg_i_48 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_121 ),
        .\register_file_fpga.reg_file_reg_i_49 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_120 ),
        .\register_file_fpga.reg_file_reg_i_50 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_119 ),
        .\register_file_fpga.reg_file_reg_i_51 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_118 ),
        .\register_file_fpga.reg_file_reg_i_52 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_117 ),
        .\register_file_fpga.reg_file_reg_i_53 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_116 ),
        .\register_file_fpga.reg_file_reg_i_54 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_115 ),
        .\register_file_fpga.reg_file_reg_i_55 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_114 ),
        .\register_file_fpga.reg_file_reg_i_56 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_113 ),
        .\register_file_fpga.reg_file_reg_i_57 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_112 ),
        .\register_file_fpga.reg_file_reg_i_58 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_111 ),
        .\register_file_fpga.reg_file_reg_i_59 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_110 ),
        .\register_file_fpga.reg_file_reg_i_60 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_109 ),
        .\register_file_fpga.reg_file_reg_i_61 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_108 ),
        .\register_file_fpga.reg_file_reg_i_62 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_107 ),
        .\register_file_fpga.reg_file_reg_i_63 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_106 ),
        .\register_file_fpga.reg_file_reg_i_64 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_105 ),
        .\register_file_fpga.reg_file_reg_i_65 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_104 ),
        .\register_file_fpga.reg_file_reg_i_66 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_103 ),
        .\register_file_fpga.reg_file_reg_i_67 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_102 ),
        .\register_file_fpga.reg_file_reg_i_68 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_101 ),
        .\register_file_fpga.reg_file_reg_i_69 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_100 ),
        .\register_file_fpga.reg_file_reg_i_70 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_99 ),
        .\register_file_fpga.reg_file_reg_i_70_0 (\register_file_fpga.reg_file_reg_i_70 ),
        .rstn_sys(rstn_sys),
        .\serial_shifter.shifter_reg[cnt][0]_0 (\serial_shifter.shifter_reg[cnt][1] [0]),
        .\serial_shifter.shifter_reg[cnt][1]_0 (\serial_shifter.shifter_reg[cnt][1] [1]),
        .\serial_shifter.shifter_reg[cnt][1]_1 (\serial_shifter.shifter_reg[cnt][1]_0 ),
        .\serial_shifter.shifter_reg[cnt][2]_0 (\serial_shifter.shifter_reg[cnt][2] ),
        .\serial_shifter.shifter_reg[cnt][3]_0 (\div_reg[sign_mod]_0 [0]),
        .\serial_shifter.shifter_reg[cnt][3]_1 (\serial_shifter.shifter_reg[cnt][3] ),
        .\serial_shifter.shifter_reg[cnt][4]_0 (\serial_shifter.shifter_reg[cnt][4] ),
        .\serial_shifter.shifter_reg[done_ff] (\serial_shifter.shifter_reg[done_ff] ),
        .\serial_shifter.shifter_reg[done_ff]__0_0 (\serial_shifter.shifter_reg[done_ff]__0 ),
        .\serial_shifter.shifter_reg[done_ff]__0_1 (\serial_shifter.shifter_reg[done_ff]__0_0 ),
        .\serial_shifter.shifter_reg[done_ff]__0_10 (\serial_shifter.shifter_reg[done_ff]__0_9 ),
        .\serial_shifter.shifter_reg[done_ff]__0_11 (\serial_shifter.shifter_reg[done_ff]__0_10 ),
        .\serial_shifter.shifter_reg[done_ff]__0_12 (\serial_shifter.shifter_reg[done_ff]__0_11 ),
        .\serial_shifter.shifter_reg[done_ff]__0_13 (\serial_shifter.shifter_reg[done_ff]__0_12 ),
        .\serial_shifter.shifter_reg[done_ff]__0_14 (\serial_shifter.shifter_reg[done_ff]__0_13 ),
        .\serial_shifter.shifter_reg[done_ff]__0_15 (\serial_shifter.shifter_reg[done_ff]__0_14 ),
        .\serial_shifter.shifter_reg[done_ff]__0_16 (\serial_shifter.shifter_reg[done_ff]__0_15 ),
        .\serial_shifter.shifter_reg[done_ff]__0_17 (\serial_shifter.shifter_reg[done_ff]__0_16 ),
        .\serial_shifter.shifter_reg[done_ff]__0_18 (\serial_shifter.shifter_reg[done_ff]__0_17 ),
        .\serial_shifter.shifter_reg[done_ff]__0_19 (\serial_shifter.shifter_reg[done_ff]__0_18 ),
        .\serial_shifter.shifter_reg[done_ff]__0_2 (\serial_shifter.shifter_reg[done_ff]__0_1 ),
        .\serial_shifter.shifter_reg[done_ff]__0_20 (\serial_shifter.shifter_reg[done_ff]__0_19 ),
        .\serial_shifter.shifter_reg[done_ff]__0_21 (\serial_shifter.shifter_reg[done_ff]__0_20 ),
        .\serial_shifter.shifter_reg[done_ff]__0_22 (\serial_shifter.shifter_reg[done_ff]__0_21 ),
        .\serial_shifter.shifter_reg[done_ff]__0_23 (\serial_shifter.shifter_reg[done_ff]__0_22 ),
        .\serial_shifter.shifter_reg[done_ff]__0_24 (\serial_shifter.shifter_reg[done_ff]__0_23 ),
        .\serial_shifter.shifter_reg[done_ff]__0_25 (\serial_shifter.shifter_reg[done_ff]__0_24 ),
        .\serial_shifter.shifter_reg[done_ff]__0_26 (\serial_shifter.shifter_reg[done_ff]__0_25 ),
        .\serial_shifter.shifter_reg[done_ff]__0_27 (\serial_shifter.shifter_reg[done_ff]__0_26 ),
        .\serial_shifter.shifter_reg[done_ff]__0_28 (\serial_shifter.shifter_reg[done_ff]__0_27 ),
        .\serial_shifter.shifter_reg[done_ff]__0_29 (\serial_shifter.shifter_reg[done_ff]__0_28 ),
        .\serial_shifter.shifter_reg[done_ff]__0_3 (\serial_shifter.shifter_reg[done_ff]__0_2 ),
        .\serial_shifter.shifter_reg[done_ff]__0_30 (\serial_shifter.shifter_reg[done_ff]__0_29 ),
        .\serial_shifter.shifter_reg[done_ff]__0_4 (\serial_shifter.shifter_reg[done_ff]__0_3 ),
        .\serial_shifter.shifter_reg[done_ff]__0_5 (\serial_shifter.shifter_reg[done_ff]__0_4 ),
        .\serial_shifter.shifter_reg[done_ff]__0_6 (\serial_shifter.shifter_reg[done_ff]__0_5 ),
        .\serial_shifter.shifter_reg[done_ff]__0_7 (\serial_shifter.shifter_reg[done_ff]__0_6 ),
        .\serial_shifter.shifter_reg[done_ff]__0_8 (\serial_shifter.shifter_reg[done_ff]__0_7 ),
        .\serial_shifter.shifter_reg[done_ff]__0_9 (\serial_shifter.shifter_reg[done_ff]__0_8 ),
        .\serial_shifter.shifter_reg[sreg][31]_0 (\serial_shifter.shifter_reg[sreg][31] ),
        .\trap_ctrl_reg[exc_buf][1] (\trap_ctrl_reg[exc_buf][1] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_control
   (\ctrl_nxt[rf_zero_we] ,
    \ctrl[alu_opa_mux] ,
    \ctrl[alu_unsigned] ,
    \ctrl_o[lsu_req] ,
    \ctrl[lsu_rw] ,
    \ctrl[cpu_trap] ,
    Q,
    \trap_ctrl_reg[exc_buf][1]_0 ,
    \execute_engine_reg[ir][13]_rep_0 ,
    \execute_engine_reg[ir][14]_rep__0_0 ,
    \mar_reg[31] ,
    \mar_reg[31]_0 ,
    \fetch_engine_reg[pc][20]_0 ,
    \execute_engine_reg[ir][14]_rep_0 ,
    DI,
    \fetch_engine_reg[pc][30]_0 ,
    \fetch_engine_reg[pc][31]_0 ,
    \fetch_engine_reg[pc][31]_1 ,
    \fetch_engine_reg[pc][23]_0 ,
    ADDRARDADDR,
    \fetch_engine_reg[pc][13]_0 ,
    \fetch_engine_reg[pc][18]_0 ,
    \fetch_engine_reg[pc][20]_1 ,
    \fetch_engine_reg[pc][28]_0 ,
    \arbiter_reg[b_req]0 ,
    \r_pnt_reg[1] ,
    \FSM_sequential_fetch_engine_reg[state][0]_0 ,
    \w_pnt_reg[1] ,
    \fetch_engine_reg[pc][14]_0 ,
    \execute_engine_reg[ir][12]_0 ,
    alu_add,
    \execute_engine_reg[ir][13]_rep__0_0 ,
    \execute_engine_reg[ir][13]_rep__0_1 ,
    D,
    \execute_engine_reg[ir][13]_rep__0_2 ,
    \execute_engine_reg[ir][12]_1 ,
    \execute_engine_reg[ir][12]_2 ,
    \ctrl_reg[lsu_req]_0 ,
    E,
    \w_pnt_reg[1]_0 ,
    \csr_reg[rdata][31]_0 ,
    \register_file_fpga.reg_file_reg ,
    \ctrl_reg[alu_cp_trig][1]_0 ,
    \FSM_onehot_ctrl_reg[state][1] ,
    \execute_engine_reg[ir][14]_0 ,
    \execute_engine_reg[ir][14]_1 ,
    alu_res,
    \ctrl_reg[alu_op][2]_0 ,
    \imm_o_reg[4]_0 ,
    \imm_o_reg[3]_0 ,
    \imm_o_reg[2]_0 ,
    \imm_o_reg[1]_0 ,
    \ctrl_reg[alu_op][1]_0 ,
    \register_file_fpga.reg_file_reg_0 ,
    \ctrl_reg[alu_op][0]_0 ,
    \execute_engine_reg[ir][12]_3 ,
    \execute_engine_reg[link_pc][31]_0 ,
    \execute_engine_reg[ir][19]_0 ,
    WEA,
    clk,
    rstn_sys,
    pending_reg,
    pending_reg_0,
    rden_reg,
    alu_cmp,
    DOBDO,
    DOADO,
    cp_valid_1,
    \multiplier_core_serial.mul_reg[prod][30] ,
    rden_reg_0,
    \csr_reg[mtval][31]_0 ,
    \imem_rom.rdata_reg_0_31 ,
    rden_reg_1,
    m_axi_araddr,
    \arbiter_reg[b_req] ,
    \arbiter_reg[b_req]__0 ,
    \trap_ctrl_reg[exc_buf][8]_0 ,
    \main_rsp[data] ,
    \rdata_o_reg[30] ,
    \rdata_o_reg[30]_0 ,
    arbiter_req_reg,
    \main_rsp[err] ,
    \FSM_sequential_execute_engine_reg[state][0]_0 ,
    arbiter_err,
    misaligned,
    \FSM_sequential_execute_engine_reg[state][3]_0 ,
    \ctrl_reg[alu_op][1]_1 ,
    O,
    \divider_core_serial.div_reg[quotient][31] ,
    \divider_core_serial.div_reg[quotient][28] ,
    \divider_core_serial.div_reg[quotient][24] ,
    \divider_core_serial.div_reg[quotient][20] ,
    \divider_core_serial.div_reg[quotient][16] ,
    \divider_core_serial.div_reg[quotient][12] ,
    \divider_core_serial.div_reg[quotient][8] ,
    \divider_core_serial.div_reg[quotient][4] ,
    CO,
    \mul[add] ,
    \mar_reg[3] ,
    \register_file_fpga.reg_file_reg_1 ,
    \register_file_fpga.reg_file_reg_2 ,
    \register_file_fpga.reg_file_reg_3 ,
    \register_file_fpga.reg_file_reg_4 ,
    \serial_shifter.shifter_reg[cnt][1] ,
    \register_file_fpga.reg_file_reg_5 ,
    \register_file_fpga.reg_file_reg_6 ,
    \register_file_fpga.reg_file_reg_7 ,
    \register_file_fpga.reg_file_reg_8 ,
    \register_file_fpga.reg_file_reg_9 ,
    \register_file_fpga.reg_file_reg_10 ,
    \register_file_fpga.reg_file_reg_11 ,
    \register_file_fpga.reg_file_reg_12 ,
    \register_file_fpga.reg_file_reg_13 ,
    \register_file_fpga.reg_file_reg_14 ,
    \register_file_fpga.reg_file_reg_15 ,
    \register_file_fpga.reg_file_reg_16 ,
    \register_file_fpga.reg_file_reg_17 ,
    \register_file_fpga.reg_file_reg_18 ,
    \register_file_fpga.reg_file_reg_19 ,
    \register_file_fpga.reg_file_reg_20 ,
    \register_file_fpga.reg_file_reg_21 ,
    \register_file_fpga.reg_file_reg_22 ,
    \register_file_fpga.reg_file_reg_23 ,
    \register_file_fpga.reg_file_reg_24 ,
    \register_file_fpga.reg_file_reg_25 ,
    \register_file_fpga.reg_file_reg_26 ,
    \register_file_fpga.reg_file_reg_27 ,
    \register_file_fpga.reg_file_reg_28 ,
    \register_file_fpga.reg_file_reg_29 ,
    \register_file_fpga.reg_file_reg_30 ,
    \register_file_fpga.reg_file_reg_31 ,
    \serial_shifter.shifter_reg[sreg][31] ,
    \register_file_fpga.reg_file_reg_32 ,
    S,
    wdata_i,
    \trap_ctrl_reg[irq_pnd][11]_0 );
  output \ctrl_nxt[rf_zero_we] ;
  output \ctrl[alu_opa_mux] ;
  output \ctrl[alu_unsigned] ;
  output \ctrl_o[lsu_req] ;
  output \ctrl[lsu_rw] ;
  output \ctrl[cpu_trap] ;
  output [7:0]Q;
  output [0:0]\trap_ctrl_reg[exc_buf][1]_0 ;
  output \execute_engine_reg[ir][13]_rep_0 ;
  output \execute_engine_reg[ir][14]_rep__0_0 ;
  output \mar_reg[31] ;
  output \mar_reg[31]_0 ;
  output \fetch_engine_reg[pc][20]_0 ;
  output \execute_engine_reg[ir][14]_rep_0 ;
  output [0:0]DI;
  output \fetch_engine_reg[pc][30]_0 ;
  output \fetch_engine_reg[pc][31]_0 ;
  output [29:0]\fetch_engine_reg[pc][31]_1 ;
  output \fetch_engine_reg[pc][23]_0 ;
  output [1:0]ADDRARDADDR;
  output \fetch_engine_reg[pc][13]_0 ;
  output [0:0]\fetch_engine_reg[pc][18]_0 ;
  output \fetch_engine_reg[pc][20]_1 ;
  output \fetch_engine_reg[pc][28]_0 ;
  output \arbiter_reg[b_req]0 ;
  output \r_pnt_reg[1] ;
  output \FSM_sequential_fetch_engine_reg[state][0]_0 ;
  output \w_pnt_reg[1] ;
  output [1:0]\fetch_engine_reg[pc][14]_0 ;
  output \execute_engine_reg[ir][12]_0 ;
  output [31:0]alu_add;
  output \execute_engine_reg[ir][13]_rep__0_0 ;
  output \execute_engine_reg[ir][13]_rep__0_1 ;
  output [13:0]D;
  output \execute_engine_reg[ir][13]_rep__0_2 ;
  output \execute_engine_reg[ir][12]_1 ;
  output [3:0]\execute_engine_reg[ir][12]_2 ;
  output \ctrl_reg[lsu_req]_0 ;
  output [0:0]E;
  output \w_pnt_reg[1]_0 ;
  output [31:0]\csr_reg[rdata][31]_0 ;
  output [31:0]\register_file_fpga.reg_file_reg ;
  output [1:0]\ctrl_reg[alu_cp_trig][1]_0 ;
  output \FSM_onehot_ctrl_reg[state][1] ;
  output \execute_engine_reg[ir][14]_0 ;
  output [63:0]\execute_engine_reg[ir][14]_1 ;
  output [30:0]alu_res;
  output [2:0]\ctrl_reg[alu_op][2]_0 ;
  output \imm_o_reg[4]_0 ;
  output \imm_o_reg[3]_0 ;
  output \imm_o_reg[2]_0 ;
  output [1:0]\imm_o_reg[1]_0 ;
  output \ctrl_reg[alu_op][1]_0 ;
  output [31:0]\register_file_fpga.reg_file_reg_0 ;
  output \ctrl_reg[alu_op][0]_0 ;
  output [31:0]\execute_engine_reg[ir][12]_3 ;
  output [30:0]\execute_engine_reg[link_pc][31]_0 ;
  output [4:0]\execute_engine_reg[ir][19]_0 ;
  output [0:0]WEA;
  input clk;
  input rstn_sys;
  input pending_reg;
  input pending_reg_0;
  input rden_reg;
  input [1:0]alu_cmp;
  input [31:0]DOBDO;
  input [31:0]DOADO;
  input cp_valid_1;
  input [31:0]\multiplier_core_serial.mul_reg[prod][30] ;
  input rden_reg_0;
  input [31:0]\csr_reg[mtval][31]_0 ;
  input \imem_rom.rdata_reg_0_31 ;
  input rden_reg_1;
  input [1:0]m_axi_araddr;
  input [0:0]\arbiter_reg[b_req] ;
  input \arbiter_reg[b_req]__0 ;
  input \trap_ctrl_reg[exc_buf][8]_0 ;
  input [31:0]\main_rsp[data] ;
  input \rdata_o_reg[30] ;
  input \rdata_o_reg[30]_0 ;
  input arbiter_req_reg;
  input \main_rsp[err] ;
  input \FSM_sequential_execute_engine_reg[state][0]_0 ;
  input arbiter_err;
  input misaligned;
  input \FSM_sequential_execute_engine_reg[state][3]_0 ;
  input \ctrl_reg[alu_op][1]_1 ;
  input [2:0]O;
  input [30:0]\divider_core_serial.div_reg[quotient][31] ;
  input [3:0]\divider_core_serial.div_reg[quotient][28] ;
  input [3:0]\divider_core_serial.div_reg[quotient][24] ;
  input [3:0]\divider_core_serial.div_reg[quotient][20] ;
  input [3:0]\divider_core_serial.div_reg[quotient][16] ;
  input [3:0]\divider_core_serial.div_reg[quotient][12] ;
  input [3:0]\divider_core_serial.div_reg[quotient][8] ;
  input [3:0]\divider_core_serial.div_reg[quotient][4] ;
  input [0:0]CO;
  input [32:0]\mul[add] ;
  input [0:0]\mar_reg[3] ;
  input \register_file_fpga.reg_file_reg_1 ;
  input \register_file_fpga.reg_file_reg_2 ;
  input \register_file_fpga.reg_file_reg_3 ;
  input \register_file_fpga.reg_file_reg_4 ;
  input [1:0]\serial_shifter.shifter_reg[cnt][1] ;
  input \register_file_fpga.reg_file_reg_5 ;
  input \register_file_fpga.reg_file_reg_6 ;
  input \register_file_fpga.reg_file_reg_7 ;
  input \register_file_fpga.reg_file_reg_8 ;
  input \register_file_fpga.reg_file_reg_9 ;
  input \register_file_fpga.reg_file_reg_10 ;
  input \register_file_fpga.reg_file_reg_11 ;
  input \register_file_fpga.reg_file_reg_12 ;
  input \register_file_fpga.reg_file_reg_13 ;
  input \register_file_fpga.reg_file_reg_14 ;
  input \register_file_fpga.reg_file_reg_15 ;
  input \register_file_fpga.reg_file_reg_16 ;
  input \register_file_fpga.reg_file_reg_17 ;
  input \register_file_fpga.reg_file_reg_18 ;
  input \register_file_fpga.reg_file_reg_19 ;
  input \register_file_fpga.reg_file_reg_20 ;
  input \register_file_fpga.reg_file_reg_21 ;
  input \register_file_fpga.reg_file_reg_22 ;
  input \register_file_fpga.reg_file_reg_23 ;
  input \register_file_fpga.reg_file_reg_24 ;
  input \register_file_fpga.reg_file_reg_25 ;
  input \register_file_fpga.reg_file_reg_26 ;
  input \register_file_fpga.reg_file_reg_27 ;
  input \register_file_fpga.reg_file_reg_28 ;
  input \register_file_fpga.reg_file_reg_29 ;
  input \register_file_fpga.reg_file_reg_30 ;
  input \register_file_fpga.reg_file_reg_31 ;
  input [31:0]\serial_shifter.shifter_reg[sreg][31] ;
  input \register_file_fpga.reg_file_reg_32 ;
  input [0:0]S;
  input [0:0]wdata_i;
  input [5:0]\trap_ctrl_reg[irq_pnd][11]_0 ;

  wire [1:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [13:0]D;
  wire [0:0]DI;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [0:0]E;
  wire \FSM_onehot_ctrl_reg[state][1] ;
  wire \FSM_sequential_execute_engine[state][0]_i_2_n_0 ;
  wire \FSM_sequential_execute_engine[state][0]_i_3_n_0 ;
  wire \FSM_sequential_execute_engine[state][0]_i_4_n_0 ;
  wire \FSM_sequential_execute_engine[state][0]_i_5_n_0 ;
  wire \FSM_sequential_execute_engine[state][0]_i_6_n_0 ;
  wire \FSM_sequential_execute_engine[state][0]_i_7_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_2_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_3_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_4_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_5_n_0 ;
  wire \FSM_sequential_execute_engine[state][2]_i_2_n_0 ;
  wire \FSM_sequential_execute_engine[state][2]_i_3_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_4_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_5_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_6_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_7_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][0]_0 ;
  wire \FSM_sequential_execute_engine_reg[state][3]_0 ;
  wire \FSM_sequential_fetch_engine[state][0]_i_2_n_0 ;
  wire \FSM_sequential_fetch_engine[state][1]_i_2_n_0 ;
  wire \FSM_sequential_fetch_engine_reg[state][0]_0 ;
  wire [2:0]O;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]WEA;
  wire [31:0]alu_add;
  wire [1:0]alu_cmp;
  wire [30:0]alu_res;
  wire arbiter_err;
  wire [0:0]\arbiter_reg[b_req] ;
  wire \arbiter_reg[b_req]0 ;
  wire \arbiter_reg[b_req]__0 ;
  wire arbiter_req_reg;
  wire clk;
  wire cp_valid_1;
  wire \csr[mcause][0]_i_1_n_0 ;
  wire \csr[mcause][1]_i_1_n_0 ;
  wire \csr[mcause][2]_i_1_n_0 ;
  wire \csr[mcause][3]_i_1_n_0 ;
  wire \csr[mcause][4]_i_1_n_0 ;
  wire \csr[mcause][5]_i_2_n_0 ;
  wire \csr[mepc][10]_i_1_n_0 ;
  wire \csr[mepc][11]_i_1_n_0 ;
  wire \csr[mepc][12]_i_1_n_0 ;
  wire \csr[mepc][13]_i_1_n_0 ;
  wire \csr[mepc][14]_i_1_n_0 ;
  wire \csr[mepc][15]_i_1_n_0 ;
  wire \csr[mepc][16]_i_1_n_0 ;
  wire \csr[mepc][17]_i_1_n_0 ;
  wire \csr[mepc][18]_i_1_n_0 ;
  wire \csr[mepc][19]_i_1_n_0 ;
  wire \csr[mepc][1]_i_1_n_0 ;
  wire \csr[mepc][20]_i_1_n_0 ;
  wire \csr[mepc][21]_i_1_n_0 ;
  wire \csr[mepc][22]_i_1_n_0 ;
  wire \csr[mepc][23]_i_1_n_0 ;
  wire \csr[mepc][24]_i_1_n_0 ;
  wire \csr[mepc][25]_i_1_n_0 ;
  wire \csr[mepc][26]_i_1_n_0 ;
  wire \csr[mepc][27]_i_1_n_0 ;
  wire \csr[mepc][28]_i_1_n_0 ;
  wire \csr[mepc][29]_i_1_n_0 ;
  wire \csr[mepc][2]_i_1_n_0 ;
  wire \csr[mepc][30]_i_1_n_0 ;
  wire \csr[mepc][31]_i_2_n_0 ;
  wire \csr[mepc][31]_i_3_n_0 ;
  wire \csr[mepc][31]_i_4_n_0 ;
  wire \csr[mepc][3]_i_1_n_0 ;
  wire \csr[mepc][4]_i_1_n_0 ;
  wire \csr[mepc][5]_i_1_n_0 ;
  wire \csr[mepc][6]_i_1_n_0 ;
  wire \csr[mepc][7]_i_1_n_0 ;
  wire \csr[mepc][8]_i_1_n_0 ;
  wire \csr[mepc][9]_i_1_n_0 ;
  wire \csr[mie_firq][0]_i_1_n_0 ;
  wire \csr[mie_firq][10]_i_1_n_0 ;
  wire \csr[mie_firq][11]_i_1_n_0 ;
  wire \csr[mie_firq][12]_i_1_n_0 ;
  wire \csr[mie_firq][13]_i_1_n_0 ;
  wire \csr[mie_firq][14]_i_1_n_0 ;
  wire \csr[mie_firq][15]_i_1_n_0 ;
  wire \csr[mie_firq][1]_i_1_n_0 ;
  wire \csr[mie_firq][2]_i_1_n_0 ;
  wire \csr[mie_firq][3]_i_1_n_0 ;
  wire \csr[mie_firq][4]_i_1_n_0 ;
  wire \csr[mie_firq][5]_i_1_n_0 ;
  wire \csr[mie_firq][6]_i_1_n_0 ;
  wire \csr[mie_firq][7]_i_1_n_0 ;
  wire \csr[mie_firq][8]_i_1_n_0 ;
  wire \csr[mie_firq][9]_i_1_n_0 ;
  wire \csr[mie_mei]_i_1_n_0 ;
  wire \csr[mie_msi]_i_1_n_0 ;
  wire \csr[mie_msi]_i_2_n_0 ;
  wire \csr[mie_msi]_i_3_n_0 ;
  wire \csr[mie_mti]_i_1_n_0 ;
  wire \csr[mscratch][0]_i_1_n_0 ;
  wire \csr[mscratch][1]_i_1_n_0 ;
  wire \csr[mscratch][2]_i_1_n_0 ;
  wire \csr[mscratch][31]_i_1_n_0 ;
  wire \csr[mscratch][4]_i_1_n_0 ;
  wire \csr[mscratch][5]_i_1_n_0 ;
  wire \csr[mscratch][6]_i_1_n_0 ;
  wire \csr[mstatus_mie]_i_1_n_0 ;
  wire \csr[mstatus_mie]_i_3_n_0 ;
  wire \csr[mstatus_mie]_i_4_n_0 ;
  wire \csr[mstatus_mie]_i_5_n_0 ;
  wire \csr[mstatus_mie]_i_6_n_0 ;
  wire \csr[mstatus_mpie]_i_1_n_0 ;
  wire \csr[mstatus_mpie]_i_2_n_0 ;
  wire \csr[mtinst][0]_i_1_n_0 ;
  wire \csr[mtinst][10]_i_1_n_0 ;
  wire \csr[mtinst][11]_i_1_n_0 ;
  wire \csr[mtinst][12]_i_1_n_0 ;
  wire \csr[mtinst][13]_i_1_n_0 ;
  wire \csr[mtinst][14]_i_1_n_0 ;
  wire \csr[mtinst][15]_i_1_n_0 ;
  wire \csr[mtinst][16]_i_1_n_0 ;
  wire \csr[mtinst][17]_i_1_n_0 ;
  wire \csr[mtinst][18]_i_1_n_0 ;
  wire \csr[mtinst][19]_i_1_n_0 ;
  wire \csr[mtinst][1]_i_1_n_0 ;
  wire \csr[mtinst][20]_i_1_n_0 ;
  wire \csr[mtinst][21]_i_1_n_0 ;
  wire \csr[mtinst][22]_i_1_n_0 ;
  wire \csr[mtinst][23]_i_1_n_0 ;
  wire \csr[mtinst][24]_i_1_n_0 ;
  wire \csr[mtinst][25]_i_1_n_0 ;
  wire \csr[mtinst][26]_i_1_n_0 ;
  wire \csr[mtinst][27]_i_1_n_0 ;
  wire \csr[mtinst][28]_i_1_n_0 ;
  wire \csr[mtinst][29]_i_1_n_0 ;
  wire \csr[mtinst][2]_i_1_n_0 ;
  wire \csr[mtinst][30]_i_1_n_0 ;
  wire \csr[mtinst][31]_i_1_n_0 ;
  wire \csr[mtinst][3]_i_1_n_0 ;
  wire \csr[mtinst][4]_i_1_n_0 ;
  wire \csr[mtinst][5]_i_1_n_0 ;
  wire \csr[mtinst][6]_i_1_n_0 ;
  wire \csr[mtinst][7]_i_1_n_0 ;
  wire \csr[mtinst][8]_i_1_n_0 ;
  wire \csr[mtinst][9]_i_1_n_0 ;
  wire \csr[mtval] ;
  wire \csr[mtval][0]_i_1_n_0 ;
  wire \csr[mtval][10]_i_1_n_0 ;
  wire \csr[mtval][11]_i_1_n_0 ;
  wire \csr[mtval][12]_i_1_n_0 ;
  wire \csr[mtval][13]_i_1_n_0 ;
  wire \csr[mtval][14]_i_1_n_0 ;
  wire \csr[mtval][15]_i_1_n_0 ;
  wire \csr[mtval][16]_i_1_n_0 ;
  wire \csr[mtval][17]_i_1_n_0 ;
  wire \csr[mtval][18]_i_1_n_0 ;
  wire \csr[mtval][19]_i_1_n_0 ;
  wire \csr[mtval][1]_i_1_n_0 ;
  wire \csr[mtval][20]_i_1_n_0 ;
  wire \csr[mtval][21]_i_1_n_0 ;
  wire \csr[mtval][22]_i_1_n_0 ;
  wire \csr[mtval][23]_i_1_n_0 ;
  wire \csr[mtval][24]_i_1_n_0 ;
  wire \csr[mtval][25]_i_1_n_0 ;
  wire \csr[mtval][26]_i_1_n_0 ;
  wire \csr[mtval][27]_i_1_n_0 ;
  wire \csr[mtval][28]_i_1_n_0 ;
  wire \csr[mtval][29]_i_1_n_0 ;
  wire \csr[mtval][2]_i_1_n_0 ;
  wire \csr[mtval][30]_i_1_n_0 ;
  wire \csr[mtval][31]_i_2_n_0 ;
  wire \csr[mtval][3]_i_1_n_0 ;
  wire \csr[mtval][4]_i_1_n_0 ;
  wire \csr[mtval][5]_i_1_n_0 ;
  wire \csr[mtval][6]_i_1_n_0 ;
  wire \csr[mtval][7]_i_1_n_0 ;
  wire \csr[mtval][8]_i_1_n_0 ;
  wire \csr[mtval][9]_i_1_n_0 ;
  wire \csr[mtvec][0]_i_1_n_0 ;
  wire \csr[mtvec][10]_i_1_n_0 ;
  wire \csr[mtvec][12]_i_1_n_0 ;
  wire \csr[mtvec][13]_i_1_n_0 ;
  wire \csr[mtvec][14]_i_1_n_0 ;
  wire \csr[mtvec][15]_i_1_n_0 ;
  wire \csr[mtvec][2]_i_1_n_0 ;
  wire \csr[mtvec][31]_i_1_n_0 ;
  wire \csr[mtvec][31]_i_2_n_0 ;
  wire \csr[mtvec][31]_i_3_n_0 ;
  wire \csr[mtvec][3]_i_1_n_0 ;
  wire \csr[mtvec][4]_i_1_n_0 ;
  wire \csr[mtvec][5]_i_1_n_0 ;
  wire \csr[mtvec][6]_i_1_n_0 ;
  wire \csr[mtvec][8]_i_1_n_0 ;
  wire \csr[mtvec][9]_i_1_n_0 ;
  wire \csr[rdata][0]_i_1_n_0 ;
  wire \csr[rdata][0]_i_2_n_0 ;
  wire \csr[rdata][0]_i_3_n_0 ;
  wire \csr[rdata][0]_i_4_n_0 ;
  wire \csr[rdata][0]_i_5_n_0 ;
  wire \csr[rdata][0]_i_6_n_0 ;
  wire \csr[rdata][10]_i_1_n_0 ;
  wire \csr[rdata][10]_i_2_n_0 ;
  wire \csr[rdata][10]_i_3_n_0 ;
  wire \csr[rdata][11]_i_1_n_0 ;
  wire \csr[rdata][11]_i_2_n_0 ;
  wire \csr[rdata][11]_i_3_n_0 ;
  wire \csr[rdata][11]_i_4_n_0 ;
  wire \csr[rdata][12]_i_1_n_0 ;
  wire \csr[rdata][12]_i_2_n_0 ;
  wire \csr[rdata][12]_i_3_n_0 ;
  wire \csr[rdata][12]_i_4_n_0 ;
  wire \csr[rdata][12]_i_5_n_0 ;
  wire \csr[rdata][12]_i_6_n_0 ;
  wire \csr[rdata][13]_i_1_n_0 ;
  wire \csr[rdata][13]_i_2_n_0 ;
  wire \csr[rdata][13]_i_3_n_0 ;
  wire \csr[rdata][14]_i_1_n_0 ;
  wire \csr[rdata][14]_i_2_n_0 ;
  wire \csr[rdata][14]_i_3_n_0 ;
  wire \csr[rdata][15]_i_1_n_0 ;
  wire \csr[rdata][15]_i_2_n_0 ;
  wire \csr[rdata][15]_i_3_n_0 ;
  wire \csr[rdata][15]_i_4_n_0 ;
  wire \csr[rdata][16]_i_1_n_0 ;
  wire \csr[rdata][16]_i_2_n_0 ;
  wire \csr[rdata][16]_i_3_n_0 ;
  wire \csr[rdata][16]_i_4_n_0 ;
  wire \csr[rdata][16]_i_5_n_0 ;
  wire \csr[rdata][16]_i_6_n_0 ;
  wire \csr[rdata][17]_i_1_n_0 ;
  wire \csr[rdata][17]_i_2_n_0 ;
  wire \csr[rdata][17]_i_3_n_0 ;
  wire \csr[rdata][18]_i_1_n_0 ;
  wire \csr[rdata][18]_i_2_n_0 ;
  wire \csr[rdata][18]_i_3_n_0 ;
  wire \csr[rdata][18]_i_4_n_0 ;
  wire \csr[rdata][18]_i_5_n_0 ;
  wire \csr[rdata][19]_i_1_n_0 ;
  wire \csr[rdata][19]_i_2_n_0 ;
  wire \csr[rdata][19]_i_3_n_0 ;
  wire \csr[rdata][19]_i_4_n_0 ;
  wire \csr[rdata][19]_i_5_n_0 ;
  wire \csr[rdata][19]_i_6_n_0 ;
  wire \csr[rdata][19]_i_7_n_0 ;
  wire \csr[rdata][19]_i_8_n_0 ;
  wire \csr[rdata][1]_i_1_n_0 ;
  wire \csr[rdata][1]_i_3_n_0 ;
  wire \csr[rdata][1]_i_4_n_0 ;
  wire \csr[rdata][1]_i_5_n_0 ;
  wire \csr[rdata][1]_i_6_n_0 ;
  wire \csr[rdata][1]_i_7_n_0 ;
  wire \csr[rdata][1]_i_8_n_0 ;
  wire \csr[rdata][1]_i_9_n_0 ;
  wire \csr[rdata][20]_i_1_n_0 ;
  wire \csr[rdata][20]_i_2_n_0 ;
  wire \csr[rdata][20]_i_3_n_0 ;
  wire \csr[rdata][20]_i_4_n_0 ;
  wire \csr[rdata][21]_i_1_n_0 ;
  wire \csr[rdata][21]_i_2_n_0 ;
  wire \csr[rdata][21]_i_3_n_0 ;
  wire \csr[rdata][22]_i_1_n_0 ;
  wire \csr[rdata][22]_i_2_n_0 ;
  wire \csr[rdata][22]_i_3_n_0 ;
  wire \csr[rdata][23]_i_1_n_0 ;
  wire \csr[rdata][23]_i_2_n_0 ;
  wire \csr[rdata][23]_i_3_n_0 ;
  wire \csr[rdata][23]_i_4_n_0 ;
  wire \csr[rdata][24]_i_1_n_0 ;
  wire \csr[rdata][24]_i_2_n_0 ;
  wire \csr[rdata][24]_i_3_n_0 ;
  wire \csr[rdata][24]_i_4_n_0 ;
  wire \csr[rdata][24]_i_5_n_0 ;
  wire \csr[rdata][24]_i_6_n_0 ;
  wire \csr[rdata][24]_i_7_n_0 ;
  wire \csr[rdata][25]_i_1_n_0 ;
  wire \csr[rdata][25]_i_2_n_0 ;
  wire \csr[rdata][25]_i_3_n_0 ;
  wire \csr[rdata][26]_i_1_n_0 ;
  wire \csr[rdata][26]_i_2_n_0 ;
  wire \csr[rdata][26]_i_3_n_0 ;
  wire \csr[rdata][26]_i_4_n_0 ;
  wire \csr[rdata][27]_i_1_n_0 ;
  wire \csr[rdata][27]_i_2_n_0 ;
  wire \csr[rdata][27]_i_3_n_0 ;
  wire \csr[rdata][28]_i_1_n_0 ;
  wire \csr[rdata][28]_i_2_n_0 ;
  wire \csr[rdata][28]_i_3_n_0 ;
  wire \csr[rdata][28]_i_4_n_0 ;
  wire \csr[rdata][29]_i_1_n_0 ;
  wire \csr[rdata][29]_i_2_n_0 ;
  wire \csr[rdata][29]_i_3_n_0 ;
  wire \csr[rdata][29]_i_4_n_0 ;
  wire \csr[rdata][2]_i_1_n_0 ;
  wire \csr[rdata][2]_i_2_n_0 ;
  wire \csr[rdata][2]_i_3_n_0 ;
  wire \csr[rdata][2]_i_4_n_0 ;
  wire \csr[rdata][30]_i_1_n_0 ;
  wire \csr[rdata][30]_i_2_n_0 ;
  wire \csr[rdata][30]_i_3_n_0 ;
  wire \csr[rdata][30]_i_4_n_0 ;
  wire \csr[rdata][30]_i_5_n_0 ;
  wire \csr[rdata][30]_i_6_n_0 ;
  wire \csr[rdata][30]_i_7_n_0 ;
  wire \csr[rdata][30]_i_8_n_0 ;
  wire \csr[rdata][31]_i_1_n_0 ;
  wire \csr[rdata][31]_i_2_n_0 ;
  wire \csr[rdata][31]_i_3_n_0 ;
  wire \csr[rdata][31]_i_4_n_0 ;
  wire \csr[rdata][31]_i_5_n_0 ;
  wire \csr[rdata][31]_i_6_n_0 ;
  wire \csr[rdata][3]_i_1_n_0 ;
  wire \csr[rdata][3]_i_2_n_0 ;
  wire \csr[rdata][3]_i_3_n_0 ;
  wire \csr[rdata][3]_i_4_n_0 ;
  wire \csr[rdata][3]_i_5_n_0 ;
  wire \csr[rdata][3]_i_6_n_0 ;
  wire \csr[rdata][4]_i_1_n_0 ;
  wire \csr[rdata][4]_i_2_n_0 ;
  wire \csr[rdata][4]_i_3_n_0 ;
  wire \csr[rdata][4]_i_4_n_0 ;
  wire \csr[rdata][4]_i_5_n_0 ;
  wire \csr[rdata][4]_i_6_n_0 ;
  wire \csr[rdata][4]_i_7_n_0 ;
  wire \csr[rdata][5]_i_1_n_0 ;
  wire \csr[rdata][5]_i_2_n_0 ;
  wire \csr[rdata][5]_i_3_n_0 ;
  wire \csr[rdata][6]_i_1_n_0 ;
  wire \csr[rdata][6]_i_2_n_0 ;
  wire \csr[rdata][6]_i_3_n_0 ;
  wire \csr[rdata][7]_i_1_n_0 ;
  wire \csr[rdata][7]_i_2_n_0 ;
  wire \csr[rdata][7]_i_3_n_0 ;
  wire \csr[rdata][7]_i_4_n_0 ;
  wire \csr[rdata][8]_i_1_n_0 ;
  wire \csr[rdata][8]_i_2_n_0 ;
  wire \csr[rdata][8]_i_3_n_0 ;
  wire \csr[rdata][8]_i_4_n_0 ;
  wire \csr[rdata][8]_i_5_n_0 ;
  wire \csr[rdata][8]_i_6_n_0 ;
  wire \csr[rdata][9]_i_1_n_0 ;
  wire \csr[rdata][9]_i_2_n_0 ;
  wire \csr[rdata][9]_i_3_n_0 ;
  wire \csr[re_nxt] ;
  wire \csr[we]_i_2_n_0 ;
  wire \csr[we]_i_3_n_0 ;
  wire \csr_reg[mcause]0 ;
  wire \csr_reg[mepc]0 ;
  wire \csr_reg[mie_firq_n_0_][0] ;
  wire \csr_reg[mie_firq_n_0_][15] ;
  wire \csr_reg[mie_mei]__0 ;
  wire \csr_reg[mie_msi]__0 ;
  wire \csr_reg[mie_mti]__0 ;
  wire [31:0]\csr_reg[mscratch] ;
  wire \csr_reg[mstatus_mie]__0 ;
  wire \csr_reg[mstatus_mpie]0 ;
  wire \csr_reg[mstatus_mpie]__0 ;
  wire [31:0]\csr_reg[mtinst] ;
  wire [31:0]\csr_reg[mtval] ;
  wire [31:0]\csr_reg[mtval][31]_0 ;
  wire \csr_reg[mtvec_n_0_][0] ;
  wire \csr_reg[mtvec_n_0_][10] ;
  wire \csr_reg[mtvec_n_0_][11] ;
  wire \csr_reg[mtvec_n_0_][12] ;
  wire \csr_reg[mtvec_n_0_][13] ;
  wire \csr_reg[mtvec_n_0_][14] ;
  wire \csr_reg[mtvec_n_0_][15] ;
  wire \csr_reg[mtvec_n_0_][16] ;
  wire \csr_reg[mtvec_n_0_][17] ;
  wire \csr_reg[mtvec_n_0_][18] ;
  wire \csr_reg[mtvec_n_0_][19] ;
  wire \csr_reg[mtvec_n_0_][20] ;
  wire \csr_reg[mtvec_n_0_][21] ;
  wire \csr_reg[mtvec_n_0_][22] ;
  wire \csr_reg[mtvec_n_0_][23] ;
  wire \csr_reg[mtvec_n_0_][24] ;
  wire \csr_reg[mtvec_n_0_][25] ;
  wire \csr_reg[mtvec_n_0_][26] ;
  wire \csr_reg[mtvec_n_0_][27] ;
  wire \csr_reg[mtvec_n_0_][28] ;
  wire \csr_reg[mtvec_n_0_][29] ;
  wire \csr_reg[mtvec_n_0_][2] ;
  wire \csr_reg[mtvec_n_0_][30] ;
  wire \csr_reg[mtvec_n_0_][31] ;
  wire \csr_reg[mtvec_n_0_][3] ;
  wire \csr_reg[mtvec_n_0_][4] ;
  wire \csr_reg[mtvec_n_0_][5] ;
  wire \csr_reg[mtvec_n_0_][6] ;
  wire \csr_reg[mtvec_n_0_][7] ;
  wire \csr_reg[mtvec_n_0_][8] ;
  wire \csr_reg[mtvec_n_0_][9] ;
  wire \csr_reg[rdata][1]_i_2_n_0 ;
  wire [31:0]\csr_reg[rdata][31]_0 ;
  wire \csr_reg[re]__0 ;
  wire \csr_reg[we]0 ;
  wire \csr_reg[we_n_0_] ;
  wire \ctrl[alu_cp_trig][0]_i_2_n_0 ;
  wire \ctrl[alu_cp_trig][1]_i_2_n_0 ;
  wire \ctrl[alu_cp_trig][1]_i_3_n_0 ;
  wire \ctrl[alu_cp_trig][1]_i_4_n_0 ;
  wire \ctrl[alu_cp_trig][1]_i_5_n_0 ;
  wire \ctrl[alu_op][1]_i_2_n_0 ;
  wire \ctrl[alu_op][2]_i_2_n_0 ;
  wire \ctrl[alu_opa_mux] ;
  wire \ctrl[alu_opb_mux] ;
  wire \ctrl[alu_sub] ;
  wire \ctrl[alu_sub]_i_2_n_0 ;
  wire \ctrl[alu_unsigned] ;
  wire \ctrl[cpu_trap] ;
  wire [10:10]\ctrl[ir_funct12] ;
  wire \ctrl[lsu_rw] ;
  wire [4:0]\ctrl[rf_rd] ;
  wire [4:0]\ctrl[rf_rs1] ;
  wire \ctrl[rf_wb_en] ;
  wire \ctrl[rf_wb_en]_i_2_n_0 ;
  wire \ctrl[rf_wb_en]_i_3_n_0 ;
  wire \ctrl[rf_wb_en]_i_4_n_0 ;
  wire \ctrl[rf_zero_we] ;
  wire \ctrl[rs2_abs][11]_i_2_n_0 ;
  wire \ctrl[rs2_abs][11]_i_3_n_0 ;
  wire \ctrl[rs2_abs][11]_i_4_n_0 ;
  wire \ctrl[rs2_abs][11]_i_5_n_0 ;
  wire \ctrl[rs2_abs][15]_i_2_n_0 ;
  wire \ctrl[rs2_abs][15]_i_3_n_0 ;
  wire \ctrl[rs2_abs][15]_i_4_n_0 ;
  wire \ctrl[rs2_abs][15]_i_5_n_0 ;
  wire \ctrl[rs2_abs][19]_i_2_n_0 ;
  wire \ctrl[rs2_abs][19]_i_3_n_0 ;
  wire \ctrl[rs2_abs][19]_i_4_n_0 ;
  wire \ctrl[rs2_abs][19]_i_5_n_0 ;
  wire \ctrl[rs2_abs][23]_i_2_n_0 ;
  wire \ctrl[rs2_abs][23]_i_3_n_0 ;
  wire \ctrl[rs2_abs][23]_i_4_n_0 ;
  wire \ctrl[rs2_abs][23]_i_5_n_0 ;
  wire \ctrl[rs2_abs][27]_i_2_n_0 ;
  wire \ctrl[rs2_abs][27]_i_3_n_0 ;
  wire \ctrl[rs2_abs][27]_i_4_n_0 ;
  wire \ctrl[rs2_abs][27]_i_5_n_0 ;
  wire \ctrl[rs2_abs][31]_i_3_n_0 ;
  wire \ctrl[rs2_abs][31]_i_4_n_0 ;
  wire \ctrl[rs2_abs][31]_i_5_n_0 ;
  wire \ctrl[rs2_abs][31]_i_6_n_0 ;
  wire \ctrl[rs2_abs][3]_i_3_n_0 ;
  wire \ctrl[rs2_abs][3]_i_4_n_0 ;
  wire \ctrl[rs2_abs][3]_i_5_n_0 ;
  wire \ctrl[rs2_abs][7]_i_2_n_0 ;
  wire \ctrl[rs2_abs][7]_i_3_n_0 ;
  wire \ctrl[rs2_abs][7]_i_4_n_0 ;
  wire \ctrl[rs2_abs][7]_i_5_n_0 ;
  wire [1:0]\ctrl_nxt[alu_cp_trig] ;
  wire [2:0]\ctrl_nxt[alu_op] ;
  wire \ctrl_nxt[alu_opa_mux] ;
  wire \ctrl_nxt[alu_opb_mux] ;
  wire \ctrl_nxt[alu_sub] ;
  wire \ctrl_nxt[alu_unsigned] ;
  wire \ctrl_nxt[lsu_req] ;
  wire \ctrl_nxt[rf_wb_en] ;
  wire \ctrl_nxt[rf_zero_we] ;
  wire \ctrl_o[lsu_req] ;
  wire [1:0]\ctrl_reg[alu_cp_trig][1]_0 ;
  wire \ctrl_reg[alu_op][0]_0 ;
  wire \ctrl_reg[alu_op][1]_0 ;
  wire \ctrl_reg[alu_op][1]_1 ;
  wire [2:0]\ctrl_reg[alu_op][2]_0 ;
  wire \ctrl_reg[lsu_req]_0 ;
  wire \ctrl_reg[rf_wb_en]__0 ;
  wire \ctrl_reg[rs2_abs][11]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][11]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][11]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][11]_i_1_n_3 ;
  wire \ctrl_reg[rs2_abs][15]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][15]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][15]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][15]_i_1_n_3 ;
  wire \ctrl_reg[rs2_abs][19]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][19]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][19]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][19]_i_1_n_3 ;
  wire \ctrl_reg[rs2_abs][23]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][23]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][23]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][23]_i_1_n_3 ;
  wire \ctrl_reg[rs2_abs][27]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][27]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][27]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][27]_i_1_n_3 ;
  wire \ctrl_reg[rs2_abs][31]_i_2_n_1 ;
  wire \ctrl_reg[rs2_abs][31]_i_2_n_2 ;
  wire \ctrl_reg[rs2_abs][31]_i_2_n_3 ;
  wire \ctrl_reg[rs2_abs][3]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][3]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][3]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][3]_i_1_n_3 ;
  wire \ctrl_reg[rs2_abs][7]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][7]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][7]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][7]_i_1_n_3 ;
  wire [31:1]curr_pc;
  wire [31:0]data5;
  wire \divider_core_serial.div[quotient][31]_i_3_n_0 ;
  wire [3:0]\divider_core_serial.div_reg[quotient][12] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][16] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][20] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][24] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][28] ;
  wire [30:0]\divider_core_serial.div_reg[quotient][31] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][4] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][8] ;
  wire \execute_engine[ir][31]_i_3_n_0 ;
  wire \execute_engine[ir_nxt] ;
  wire \execute_engine[link_pc] ;
  wire \execute_engine[next_pc] ;
  wire \execute_engine[next_pc][10]_i_1_n_0 ;
  wire \execute_engine[next_pc][11]_i_1_n_0 ;
  wire \execute_engine[next_pc][12]_i_1_n_0 ;
  wire \execute_engine[next_pc][13]_i_1_n_0 ;
  wire \execute_engine[next_pc][14]_i_1_n_0 ;
  wire \execute_engine[next_pc][15]_i_1_n_0 ;
  wire \execute_engine[next_pc][16]_i_1_n_0 ;
  wire \execute_engine[next_pc][17]_i_1_n_0 ;
  wire \execute_engine[next_pc][18]_i_1_n_0 ;
  wire \execute_engine[next_pc][19]_i_1_n_0 ;
  wire \execute_engine[next_pc][1]_i_1_n_0 ;
  wire \execute_engine[next_pc][1]_i_3_n_0 ;
  wire \execute_engine[next_pc][1]_i_4_n_0 ;
  wire \execute_engine[next_pc][20]_i_1_n_0 ;
  wire \execute_engine[next_pc][21]_i_1_n_0 ;
  wire \execute_engine[next_pc][22]_i_1_n_0 ;
  wire \execute_engine[next_pc][23]_i_1_n_0 ;
  wire \execute_engine[next_pc][24]_i_1_n_0 ;
  wire \execute_engine[next_pc][25]_i_1_n_0 ;
  wire \execute_engine[next_pc][26]_i_1_n_0 ;
  wire \execute_engine[next_pc][27]_i_1_n_0 ;
  wire \execute_engine[next_pc][28]_i_1_n_0 ;
  wire \execute_engine[next_pc][29]_i_1_n_0 ;
  wire \execute_engine[next_pc][2]_i_1_n_0 ;
  wire \execute_engine[next_pc][2]_i_2_n_0 ;
  wire \execute_engine[next_pc][30]_i_1_n_0 ;
  wire \execute_engine[next_pc][31]_i_2_n_0 ;
  wire \execute_engine[next_pc][31]_i_4_n_0 ;
  wire \execute_engine[next_pc][31]_i_5_n_0 ;
  wire \execute_engine[next_pc][3]_i_1_n_0 ;
  wire \execute_engine[next_pc][3]_i_2_n_0 ;
  wire \execute_engine[next_pc][4]_i_1_n_0 ;
  wire \execute_engine[next_pc][4]_i_2_n_0 ;
  wire \execute_engine[next_pc][5]_i_1_n_0 ;
  wire \execute_engine[next_pc][5]_i_2_n_0 ;
  wire \execute_engine[next_pc][6]_i_1_n_0 ;
  wire \execute_engine[next_pc][6]_i_2_n_0 ;
  wire \execute_engine[next_pc][7]_i_1_n_0 ;
  wire \execute_engine[next_pc][8]_i_1_n_0 ;
  wire \execute_engine[next_pc][9]_i_1_n_0 ;
  wire [3:0]\execute_engine[state_nxt] ;
  wire \execute_engine_reg[ir][12]_0 ;
  wire \execute_engine_reg[ir][12]_1 ;
  wire [3:0]\execute_engine_reg[ir][12]_2 ;
  wire [31:0]\execute_engine_reg[ir][12]_3 ;
  wire \execute_engine_reg[ir][13]_rep_0 ;
  wire \execute_engine_reg[ir][13]_rep__0_0 ;
  wire \execute_engine_reg[ir][13]_rep__0_1 ;
  wire \execute_engine_reg[ir][13]_rep__0_2 ;
  wire \execute_engine_reg[ir][14]_0 ;
  wire [63:0]\execute_engine_reg[ir][14]_1 ;
  wire \execute_engine_reg[ir][14]_rep_0 ;
  wire \execute_engine_reg[ir][14]_rep__0_0 ;
  wire [4:0]\execute_engine_reg[ir][19]_0 ;
  wire \execute_engine_reg[ir_n_0_][0] ;
  wire \execute_engine_reg[ir_n_0_][1] ;
  wire \execute_engine_reg[ir_n_0_][25] ;
  wire \execute_engine_reg[ir_n_0_][26] ;
  wire \execute_engine_reg[ir_n_0_][27] ;
  wire \execute_engine_reg[ir_n_0_][28] ;
  wire \execute_engine_reg[ir_n_0_][29] ;
  wire \execute_engine_reg[ir_n_0_][2] ;
  wire \execute_engine_reg[ir_n_0_][31] ;
  wire \execute_engine_reg[ir_n_0_][3] ;
  wire \execute_engine_reg[ir_n_0_][4] ;
  wire \execute_engine_reg[ir_n_0_][5] ;
  wire \execute_engine_reg[ir_n_0_][6] ;
  wire \execute_engine_reg[is_ci_n_0_] ;
  wire [30:0]\execute_engine_reg[link_pc][31]_0 ;
  wire \execute_engine_reg[next_pc][11]_i_2_n_0 ;
  wire \execute_engine_reg[next_pc][11]_i_2_n_1 ;
  wire \execute_engine_reg[next_pc][11]_i_2_n_2 ;
  wire \execute_engine_reg[next_pc][11]_i_2_n_3 ;
  wire \execute_engine_reg[next_pc][15]_i_2_n_0 ;
  wire \execute_engine_reg[next_pc][15]_i_2_n_1 ;
  wire \execute_engine_reg[next_pc][15]_i_2_n_2 ;
  wire \execute_engine_reg[next_pc][15]_i_2_n_3 ;
  wire \execute_engine_reg[next_pc][19]_i_2_n_0 ;
  wire \execute_engine_reg[next_pc][19]_i_2_n_1 ;
  wire \execute_engine_reg[next_pc][19]_i_2_n_2 ;
  wire \execute_engine_reg[next_pc][19]_i_2_n_3 ;
  wire \execute_engine_reg[next_pc][1]_i_2_n_0 ;
  wire \execute_engine_reg[next_pc][1]_i_2_n_1 ;
  wire \execute_engine_reg[next_pc][1]_i_2_n_2 ;
  wire \execute_engine_reg[next_pc][1]_i_2_n_3 ;
  wire \execute_engine_reg[next_pc][23]_i_2_n_0 ;
  wire \execute_engine_reg[next_pc][23]_i_2_n_1 ;
  wire \execute_engine_reg[next_pc][23]_i_2_n_2 ;
  wire \execute_engine_reg[next_pc][23]_i_2_n_3 ;
  wire \execute_engine_reg[next_pc][27]_i_2_n_0 ;
  wire \execute_engine_reg[next_pc][27]_i_2_n_1 ;
  wire \execute_engine_reg[next_pc][27]_i_2_n_2 ;
  wire \execute_engine_reg[next_pc][27]_i_2_n_3 ;
  wire \execute_engine_reg[next_pc][31]_i_3_n_1 ;
  wire \execute_engine_reg[next_pc][31]_i_3_n_2 ;
  wire \execute_engine_reg[next_pc][31]_i_3_n_3 ;
  wire \execute_engine_reg[next_pc][7]_i_2_n_0 ;
  wire \execute_engine_reg[next_pc][7]_i_2_n_1 ;
  wire \execute_engine_reg[next_pc][7]_i_2_n_2 ;
  wire \execute_engine_reg[next_pc][7]_i_2_n_3 ;
  wire [3:0]\execute_engine_reg[state] ;
  wire \fetch_engine[pc] ;
  wire \fetch_engine[pc][10]_i_1_n_0 ;
  wire \fetch_engine[pc][11]_i_1_n_0 ;
  wire \fetch_engine[pc][12]_i_1_n_0 ;
  wire \fetch_engine[pc][13]_i_1_n_0 ;
  wire \fetch_engine[pc][14]_i_1_n_0 ;
  wire \fetch_engine[pc][15]_i_1_n_0 ;
  wire \fetch_engine[pc][16]_i_1_n_0 ;
  wire \fetch_engine[pc][17]_i_1_n_0 ;
  wire \fetch_engine[pc][18]_i_1_n_0 ;
  wire \fetch_engine[pc][19]_i_1_n_0 ;
  wire \fetch_engine[pc][1]_i_1_n_0 ;
  wire \fetch_engine[pc][20]_i_1_n_0 ;
  wire \fetch_engine[pc][21]_i_1_n_0 ;
  wire \fetch_engine[pc][22]_i_1_n_0 ;
  wire \fetch_engine[pc][23]_i_1_n_0 ;
  wire \fetch_engine[pc][24]_i_1_n_0 ;
  wire \fetch_engine[pc][25]_i_1_n_0 ;
  wire \fetch_engine[pc][26]_i_1_n_0 ;
  wire \fetch_engine[pc][27]_i_1_n_0 ;
  wire \fetch_engine[pc][28]_i_1_n_0 ;
  wire \fetch_engine[pc][29]_i_1_n_0 ;
  wire \fetch_engine[pc][2]_i_1_n_0 ;
  wire \fetch_engine[pc][30]_i_1_n_0 ;
  wire \fetch_engine[pc][31]_i_2_n_0 ;
  wire \fetch_engine[pc][3]_i_1_n_0 ;
  wire \fetch_engine[pc][4]_i_1_n_0 ;
  wire \fetch_engine[pc][4]_i_3_n_0 ;
  wire \fetch_engine[pc][5]_i_1_n_0 ;
  wire \fetch_engine[pc][6]_i_1_n_0 ;
  wire \fetch_engine[pc][7]_i_1_n_0 ;
  wire \fetch_engine[pc][8]_i_1_n_0 ;
  wire \fetch_engine[pc][9]_i_1_n_0 ;
  wire \fetch_engine[restart] ;
  wire \fetch_engine_reg[pc][12]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][12]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][12]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][12]_i_2_n_3 ;
  wire \fetch_engine_reg[pc][13]_0 ;
  wire [1:0]\fetch_engine_reg[pc][14]_0 ;
  wire \fetch_engine_reg[pc][16]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][16]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][16]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][16]_i_2_n_3 ;
  wire [0:0]\fetch_engine_reg[pc][18]_0 ;
  wire \fetch_engine_reg[pc][20]_0 ;
  wire \fetch_engine_reg[pc][20]_1 ;
  wire \fetch_engine_reg[pc][20]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][20]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][20]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][20]_i_2_n_3 ;
  wire \fetch_engine_reg[pc][23]_0 ;
  wire \fetch_engine_reg[pc][24]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][24]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][24]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][24]_i_2_n_3 ;
  wire \fetch_engine_reg[pc][28]_0 ;
  wire \fetch_engine_reg[pc][28]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][28]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][28]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][28]_i_2_n_3 ;
  wire \fetch_engine_reg[pc][30]_0 ;
  wire \fetch_engine_reg[pc][31]_0 ;
  wire [29:0]\fetch_engine_reg[pc][31]_1 ;
  wire \fetch_engine_reg[pc][31]_i_3_n_2 ;
  wire \fetch_engine_reg[pc][31]_i_3_n_3 ;
  wire \fetch_engine_reg[pc][4]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][4]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][4]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][4]_i_2_n_3 ;
  wire \fetch_engine_reg[pc][8]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][8]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][8]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][8]_i_2_n_3 ;
  wire \fetch_engine_reg[pc_n_0_][1] ;
  wire \fetch_engine_reg[restart]__0 ;
  wire [1:0]\fetch_engine_reg[state] ;
  wire \imem_rom.rdata_reg_0_31 ;
  wire [31:0]imm;
  wire \imm_o[0]_i_1_n_0 ;
  wire \imm_o[0]_i_2_n_0 ;
  wire \imm_o[0]_i_3_n_0 ;
  wire \imm_o[10]_i_1_n_0 ;
  wire \imm_o[11]_i_1_n_0 ;
  wire \imm_o[11]_i_2_n_0 ;
  wire \imm_o[11]_i_3_n_0 ;
  wire \imm_o[12]_i_1_n_0 ;
  wire \imm_o[13]_i_1_n_0 ;
  wire \imm_o[14]_i_1_n_0 ;
  wire \imm_o[15]_i_1_n_0 ;
  wire \imm_o[16]_i_1_n_0 ;
  wire \imm_o[17]_i_1_n_0 ;
  wire \imm_o[18]_i_1_n_0 ;
  wire \imm_o[19]_i_1_n_0 ;
  wire \imm_o[19]_i_2_n_0 ;
  wire \imm_o[1]_i_1_n_0 ;
  wire \imm_o[20]_i_1_n_0 ;
  wire \imm_o[21]_i_1_n_0 ;
  wire \imm_o[22]_i_1_n_0 ;
  wire \imm_o[23]_i_1_n_0 ;
  wire \imm_o[24]_i_1_n_0 ;
  wire \imm_o[25]_i_1_n_0 ;
  wire \imm_o[26]_i_1_n_0 ;
  wire \imm_o[27]_i_1_n_0 ;
  wire \imm_o[28]_i_1_n_0 ;
  wire \imm_o[29]_i_1_n_0 ;
  wire \imm_o[2]_i_1_n_0 ;
  wire \imm_o[30]_i_1_n_0 ;
  wire \imm_o[3]_i_1_n_0 ;
  wire \imm_o[4]_i_1_n_0 ;
  wire \imm_o[4]_i_2_n_0 ;
  wire \imm_o[5]_i_1_n_0 ;
  wire \imm_o[6]_i_1_n_0 ;
  wire \imm_o[7]_i_1_n_0 ;
  wire \imm_o[8]_i_1_n_0 ;
  wire \imm_o[9]_i_1_n_0 ;
  wire [1:0]\imm_o_reg[1]_0 ;
  wire \imm_o_reg[2]_0 ;
  wire \imm_o_reg[3]_0 ;
  wire \imm_o_reg[4]_0 ;
  wire [31:1]in32;
  wire [31:1]in34;
  wire [1:1]\ipb[we] ;
  wire \issue_engine_enabled.issue_engine_reg[align]__0 ;
  wire \keeper[halt]_i_14_n_0 ;
  wire \keeper[halt]_i_15_n_0 ;
  wire \keeper[halt]_i_16_n_0 ;
  wire \keeper[halt]_i_17_n_0 ;
  wire \keeper[halt]_i_18_n_0 ;
  wire [1:0]m_axi_araddr;
  wire [31:0]\main_rsp[data] ;
  wire \main_rsp[err] ;
  wire \mar[11]_i_10_n_0 ;
  wire \mar[11]_i_11_n_0 ;
  wire \mar[11]_i_12_n_0 ;
  wire \mar[11]_i_13_n_0 ;
  wire \mar[11]_i_6_n_0 ;
  wire \mar[11]_i_7_n_0 ;
  wire \mar[11]_i_8_n_0 ;
  wire \mar[11]_i_9_n_0 ;
  wire \mar[15]_i_10_n_0 ;
  wire \mar[15]_i_11_n_0 ;
  wire \mar[15]_i_12_n_0 ;
  wire \mar[15]_i_13_n_0 ;
  wire \mar[15]_i_6_n_0 ;
  wire \mar[15]_i_7_n_0 ;
  wire \mar[15]_i_8_n_0 ;
  wire \mar[15]_i_9_n_0 ;
  wire \mar[19]_i_10_n_0 ;
  wire \mar[19]_i_11_n_0 ;
  wire \mar[19]_i_12_n_0 ;
  wire \mar[19]_i_13_n_0 ;
  wire \mar[19]_i_6_n_0 ;
  wire \mar[19]_i_7_n_0 ;
  wire \mar[19]_i_8_n_0 ;
  wire \mar[19]_i_9_n_0 ;
  wire \mar[23]_i_10_n_0 ;
  wire \mar[23]_i_11_n_0 ;
  wire \mar[23]_i_12_n_0 ;
  wire \mar[23]_i_13_n_0 ;
  wire \mar[23]_i_6_n_0 ;
  wire \mar[23]_i_7_n_0 ;
  wire \mar[23]_i_8_n_0 ;
  wire \mar[23]_i_9_n_0 ;
  wire \mar[27]_i_10_n_0 ;
  wire \mar[27]_i_11_n_0 ;
  wire \mar[27]_i_12_n_0 ;
  wire \mar[27]_i_13_n_0 ;
  wire \mar[27]_i_6_n_0 ;
  wire \mar[27]_i_7_n_0 ;
  wire \mar[27]_i_8_n_0 ;
  wire \mar[27]_i_9_n_0 ;
  wire \mar[31]_i_10_n_0 ;
  wire \mar[31]_i_11_n_0 ;
  wire \mar[31]_i_12_n_0 ;
  wire \mar[31]_i_13_n_0 ;
  wire \mar[31]_i_6_n_0 ;
  wire \mar[31]_i_7_n_0 ;
  wire \mar[31]_i_8_n_0 ;
  wire \mar[31]_i_9_n_0 ;
  wire \mar[3]_i_10_n_0 ;
  wire \mar[3]_i_6_n_0 ;
  wire \mar[3]_i_7_n_0 ;
  wire \mar[3]_i_8_n_0 ;
  wire \mar[3]_i_9_n_0 ;
  wire \mar[7]_i_10_n_0 ;
  wire \mar[7]_i_11_n_0 ;
  wire \mar[7]_i_12_n_0 ;
  wire \mar[7]_i_6_n_0 ;
  wire \mar[7]_i_7_n_0 ;
  wire \mar[7]_i_8_n_0 ;
  wire \mar[7]_i_9_n_0 ;
  wire \mar_reg[11]_i_1_n_0 ;
  wire \mar_reg[11]_i_1_n_1 ;
  wire \mar_reg[11]_i_1_n_2 ;
  wire \mar_reg[11]_i_1_n_3 ;
  wire \mar_reg[15]_i_1_n_0 ;
  wire \mar_reg[15]_i_1_n_1 ;
  wire \mar_reg[15]_i_1_n_2 ;
  wire \mar_reg[15]_i_1_n_3 ;
  wire \mar_reg[19]_i_1_n_0 ;
  wire \mar_reg[19]_i_1_n_1 ;
  wire \mar_reg[19]_i_1_n_2 ;
  wire \mar_reg[19]_i_1_n_3 ;
  wire \mar_reg[23]_i_1_n_0 ;
  wire \mar_reg[23]_i_1_n_1 ;
  wire \mar_reg[23]_i_1_n_2 ;
  wire \mar_reg[23]_i_1_n_3 ;
  wire \mar_reg[27]_i_1_n_0 ;
  wire \mar_reg[27]_i_1_n_1 ;
  wire \mar_reg[27]_i_1_n_2 ;
  wire \mar_reg[27]_i_1_n_3 ;
  wire \mar_reg[31] ;
  wire \mar_reg[31]_0 ;
  wire \mar_reg[31]_i_1_n_0 ;
  wire \mar_reg[31]_i_1_n_1 ;
  wire \mar_reg[31]_i_1_n_2 ;
  wire \mar_reg[31]_i_1_n_3 ;
  wire [0:0]\mar_reg[3] ;
  wire \mar_reg[3]_i_1_n_0 ;
  wire \mar_reg[3]_i_1_n_1 ;
  wire \mar_reg[3]_i_1_n_2 ;
  wire \mar_reg[3]_i_1_n_3 ;
  wire \mar_reg[7]_i_1_n_0 ;
  wire \mar_reg[7]_i_1_n_1 ;
  wire \mar_reg[7]_i_1_n_2 ;
  wire \mar_reg[7]_i_1_n_3 ;
  wire misaligned;
  wire \monitor[cnt][0]_i_1_n_0 ;
  wire \monitor[cnt][1]_i_1_n_0 ;
  wire \monitor[cnt][2]_i_1_n_0 ;
  wire \monitor[cnt][3]_i_1_n_0 ;
  wire \monitor[cnt][4]_i_1_n_0 ;
  wire \monitor[cnt][5]_i_1_n_0 ;
  wire \monitor[cnt][6]_i_1_n_0 ;
  wire \monitor[cnt][7]_i_1_n_0 ;
  wire \monitor[cnt][8]_i_1_n_0 ;
  wire \monitor[cnt][8]_i_2_n_0 ;
  wire \monitor[cnt][9]_i_1_n_0 ;
  wire \monitor[cnt][9]_i_2_n_0 ;
  wire \monitor[exc] ;
  wire \monitor_reg[cnt_n_0_][0] ;
  wire \monitor_reg[cnt_n_0_][1] ;
  wire \monitor_reg[cnt_n_0_][2] ;
  wire \monitor_reg[cnt_n_0_][3] ;
  wire \monitor_reg[cnt_n_0_][4] ;
  wire \monitor_reg[cnt_n_0_][5] ;
  wire \monitor_reg[cnt_n_0_][6] ;
  wire \monitor_reg[cnt_n_0_][7] ;
  wire \monitor_reg[cnt_n_0_][8] ;
  wire [32:0]\mul[add] ;
  wire [31:0]\multiplier_core_serial.mul_reg[prod][30] ;
  wire \neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/ctrl[rs2_abs]1 ;
  wire [31:1]\neorv32_cpu_alu_inst/opa ;
  wire \neorv32_cpu_regfile_inst/rd_zero__3 ;
  wire [1:1]p_0_in;
  wire p_0_in120_in;
  wire [31:2]p_0_in__0;
  wire p_0_in__1;
  wire p_10_in35_in;
  wire p_11_in;
  wire p_12_in;
  wire p_13_in40_in;
  wire p_14_in41_in;
  wire p_15_in;
  wire [8:5]p_15_out;
  wire p_16_in;
  wire p_16_in45_in;
  wire p_17_in;
  wire p_19_in;
  wire p_1_in;
  wire p_1_in15_in;
  wire p_1_in__0;
  wire p_22_in;
  wire p_25_in;
  wire p_28_in;
  wire p_2_in;
  wire p_31_in;
  wire p_32_in;
  wire p_34_in;
  wire p_37_in;
  wire p_3_in;
  wire p_40_in;
  wire p_43_in;
  wire p_46_in;
  wire p_49_in;
  wire p_4_in;
  wire [11:0]p_52_out;
  wire p_5_in;
  wire p_6_in;
  wire p_6_in8_in;
  wire pending_i_4_n_0;
  wire pending_i_5_n_0;
  wire pending_i_6_n_0;
  wire pending_i_7_n_0;
  wire pending_reg;
  wire pending_reg_0;
  wire [31:2]plusOp;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_0 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_2 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_22 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_23 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_24 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_25 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_26 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_27 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_28 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_29 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_3 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_30 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_31 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_32 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_33 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_34 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_35 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_36 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_37 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_0 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_1 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_11 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_13 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_14 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_15 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_16 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_17 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_19 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_2 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_22 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_23 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_25 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_26 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_27 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_28 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_29 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_3 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_30 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_31 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_32 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_33 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_34 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_35 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_36 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_37 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_38 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_39 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_4 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_40 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_41 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_42 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_43 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_44 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_45 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_46 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_47 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_48 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_49 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_5 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_50 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_51 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_52 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_53 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_54 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_55 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_56 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_57 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_58 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_59 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_6 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_61 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_62 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_63 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_64 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_7 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_8 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_9 ;
  wire [1:1]r_nxt;
  wire \r_pnt_reg[1] ;
  wire [16:0]rdata_o;
  wire \rdata_o[30]_i_2_n_0 ;
  wire \rdata_o_reg[30] ;
  wire \rdata_o_reg[30]_0 ;
  wire rden_i_2_n_0;
  wire rden_reg;
  wire rden_reg_0;
  wire rden_reg_1;
  wire [31:0]\register_file_fpga.reg_file_reg ;
  wire [31:0]\register_file_fpga.reg_file_reg_0 ;
  wire \register_file_fpga.reg_file_reg_1 ;
  wire \register_file_fpga.reg_file_reg_10 ;
  wire \register_file_fpga.reg_file_reg_11 ;
  wire \register_file_fpga.reg_file_reg_12 ;
  wire \register_file_fpga.reg_file_reg_13 ;
  wire \register_file_fpga.reg_file_reg_14 ;
  wire \register_file_fpga.reg_file_reg_15 ;
  wire \register_file_fpga.reg_file_reg_16 ;
  wire \register_file_fpga.reg_file_reg_17 ;
  wire \register_file_fpga.reg_file_reg_18 ;
  wire \register_file_fpga.reg_file_reg_19 ;
  wire \register_file_fpga.reg_file_reg_2 ;
  wire \register_file_fpga.reg_file_reg_20 ;
  wire \register_file_fpga.reg_file_reg_21 ;
  wire \register_file_fpga.reg_file_reg_22 ;
  wire \register_file_fpga.reg_file_reg_23 ;
  wire \register_file_fpga.reg_file_reg_24 ;
  wire \register_file_fpga.reg_file_reg_25 ;
  wire \register_file_fpga.reg_file_reg_26 ;
  wire \register_file_fpga.reg_file_reg_27 ;
  wire \register_file_fpga.reg_file_reg_28 ;
  wire \register_file_fpga.reg_file_reg_29 ;
  wire \register_file_fpga.reg_file_reg_3 ;
  wire \register_file_fpga.reg_file_reg_30 ;
  wire \register_file_fpga.reg_file_reg_31 ;
  wire \register_file_fpga.reg_file_reg_32 ;
  wire \register_file_fpga.reg_file_reg_4 ;
  wire \register_file_fpga.reg_file_reg_5 ;
  wire \register_file_fpga.reg_file_reg_6 ;
  wire \register_file_fpga.reg_file_reg_7 ;
  wire \register_file_fpga.reg_file_reg_8 ;
  wire \register_file_fpga.reg_file_reg_9 ;
  wire \register_file_fpga.reg_file_reg_i_101_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_103_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_105_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_107_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_109_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_111_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_113_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_115_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_117_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_119_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_121_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_123_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_125_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_127_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_129_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_131_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_133_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_135_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_136_n_7 ;
  wire \register_file_fpga.reg_file_reg_i_169_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_75_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_77_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_79_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_81_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_83_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_85_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_87_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_89_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_91_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_93_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_95_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_97_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_99_n_0 ;
  wire rstn_sys;
  wire [1:0]\serial_shifter.shifter_reg[cnt][1] ;
  wire [31:0]\serial_shifter.shifter_reg[sreg][31] ;
  wire \trap_ctrl[cause][0]_i_1_n_0 ;
  wire \trap_ctrl[cause][0]_i_2_n_0 ;
  wire \trap_ctrl[cause][1]_i_1_n_0 ;
  wire \trap_ctrl[cause][1]_i_2_n_0 ;
  wire \trap_ctrl[cause][1]_i_3_n_0 ;
  wire \trap_ctrl[cause][2]_i_1_n_0 ;
  wire \trap_ctrl[cause][2]_i_2_n_0 ;
  wire \trap_ctrl[cause][2]_i_3_n_0 ;
  wire \trap_ctrl[cause][3]_i_1_n_0 ;
  wire \trap_ctrl[cause][3]_i_2_n_0 ;
  wire \trap_ctrl[cause][3]_i_3_n_0 ;
  wire \trap_ctrl[cause][4]_i_1_n_0 ;
  wire \trap_ctrl[cause][4]_i_2_n_0 ;
  wire \trap_ctrl[cause][6]_i_1_n_0 ;
  wire \trap_ctrl[env_pending]_i_1_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_10_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_11_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_12_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_13_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_14_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_15_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_16_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_17_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_18_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_19_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_1_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_20_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_21_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_22_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_23_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_2_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_3_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_4_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_5_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_6_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_7_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_8_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_9_n_0 ;
  wire \trap_ctrl[exc_buf][3]_i_1_n_0 ;
  wire \trap_ctrl[exc_buf][4]_i_1_n_0 ;
  wire \trap_ctrl[exc_buf][4]_i_2_n_0 ;
  wire \trap_ctrl_reg[cause_n_0_][0] ;
  wire \trap_ctrl_reg[cause_n_0_][1] ;
  wire \trap_ctrl_reg[cause_n_0_][3] ;
  wire \trap_ctrl_reg[cause_n_0_][4] ;
  wire \trap_ctrl_reg[env_pending]__0 ;
  wire [0:0]\trap_ctrl_reg[exc_buf][1]_0 ;
  wire \trap_ctrl_reg[exc_buf][8]_0 ;
  wire \trap_ctrl_reg[exc_buf_n_0_][0] ;
  wire \trap_ctrl_reg[irq_buf_n_0_][0] ;
  wire [5:0]\trap_ctrl_reg[irq_pnd][11]_0 ;
  wire \trap_ctrl_reg[irq_pnd_n_0_][0] ;
  wire \trap_ctrl_reg[irq_pnd_n_0_][1] ;
  wire \trap_ctrl_reg[irq_pnd_n_0_][2] ;
  wire \w_pnt_reg[1] ;
  wire \w_pnt_reg[1]_0 ;
  wire [0:0]wdata_i;
  wire [3:3]\NLW_ctrl_reg[rs2_abs][31]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_execute_engine_reg[next_pc][1]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_execute_engine_reg[next_pc][31]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_fetch_engine_reg[pc][31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_fetch_engine_reg[pc][31]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_fetch_engine_reg[pc][4]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_register_file_fpga.reg_file_reg_i_136_CO_UNCONNECTED ;
  wire [3:1]\NLW_register_file_fpga.reg_file_reg_i_136_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFFFF080000)) 
    \FSM_sequential_execute_engine[state][0]_i_1 
       (.I0(Q[3]),
        .I1(\FSM_sequential_execute_engine[state][0]_i_2_n_0 ),
        .I2(\FSM_sequential_execute_engine[state][0]_i_3_n_0 ),
        .I3(\FSM_sequential_execute_engine[state][0]_i_4_n_0 ),
        .I4(\execute_engine_reg[state] [3]),
        .I5(\FSM_sequential_execute_engine[state][0]_i_5_n_0 ),
        .O(\execute_engine[state_nxt] [0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_execute_engine[state][0]_i_2 
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(\FSM_sequential_execute_engine[state][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \FSM_sequential_execute_engine[state][0]_i_3 
       (.I0(Q[0]),
        .I1(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(\execute_engine_reg[state] [2]),
        .I4(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\FSM_sequential_execute_engine[state][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0103030301010101)) 
    \FSM_sequential_execute_engine[state][0]_i_4 
       (.I0(\execute_engine_reg[state] [0]),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .I4(\FSM_sequential_execute_engine[state][0]_i_6_n_0 ),
        .I5(\FSM_sequential_execute_engine[state][0]_i_7_n_0 ),
        .O(\FSM_sequential_execute_engine[state][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000E0300000E)) 
    \FSM_sequential_execute_engine[state][0]_i_5 
       (.I0(\prefetch_buffer[1].prefetch_buffer_inst_n_13 ),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\execute_engine_reg[state] [1]),
        .I5(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\FSM_sequential_execute_engine[state][0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_execute_engine[state][0]_i_6 
       (.I0(\execute_engine_reg[ir_n_0_][6] ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .O(\FSM_sequential_execute_engine[state][0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h0000BB0B)) 
    \FSM_sequential_execute_engine[state][0]_i_7 
       (.I0(\execute_engine_reg[ir_n_0_][2] ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .O(\FSM_sequential_execute_engine[state][0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0CF0000005050000)) 
    \FSM_sequential_execute_engine[state][1]_i_1 
       (.I0(\FSM_sequential_execute_engine[state][1]_i_2_n_0 ),
        .I1(\FSM_sequential_execute_engine[state][1]_i_3_n_0 ),
        .I2(\execute_engine_reg[state] [2]),
        .I3(\execute_engine_reg[state] [3]),
        .I4(\execute_engine_reg[state] [0]),
        .I5(\execute_engine_reg[state] [1]),
        .O(\execute_engine[state_nxt] [1]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFCA)) 
    \FSM_sequential_execute_engine[state][1]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][2] ),
        .I1(\execute_engine_reg[ir_n_0_][4] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][6] ),
        .I4(\FSM_sequential_execute_engine[state][1]_i_4_n_0 ),
        .I5(\FSM_sequential_execute_engine[state][1]_i_5_n_0 ),
        .O(\FSM_sequential_execute_engine[state][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555555510451540)) 
    \FSM_sequential_execute_engine[state][1]_i_3 
       (.I0(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I1(alu_cmp[1]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(Q[0]),
        .I4(alu_cmp[0]),
        .I5(\execute_engine_reg[ir_n_0_][2] ),
        .O(\FSM_sequential_execute_engine[state][1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h2202)) 
    \FSM_sequential_execute_engine[state][1]_i_4 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(\ctrl[alu_cp_trig][1]_i_3_n_0 ),
        .I2(Q[0]),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .O(\FSM_sequential_execute_engine[state][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h23D00000FFFFFFFF)) 
    \FSM_sequential_execute_engine[state][1]_i_5 
       (.I0(\execute_engine_reg[ir_n_0_][3] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][5] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .I5(\execute_engine_reg[state] [3]),
        .O(\FSM_sequential_execute_engine[state][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAEBA)) 
    \FSM_sequential_execute_engine[state][2]_i_1 
       (.I0(\FSM_sequential_execute_engine[state][2]_i_2_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\FSM_sequential_execute_engine[state][2]_i_3_n_0 ),
        .I5(E),
        .O(\execute_engine[state_nxt] [2]));
  LUT6 #(
    .INIT(64'hA2A22888888022AA)) 
    \FSM_sequential_execute_engine[state][2]_i_2 
       (.I0(\trap_ctrl[exc_buf][1]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .I5(\execute_engine_reg[ir_n_0_][3] ),
        .O(\FSM_sequential_execute_engine[state][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    \FSM_sequential_execute_engine[state][2]_i_3 
       (.I0(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(Q[0]),
        .I5(\execute_engine_reg[state] [3]),
        .O(\FSM_sequential_execute_engine[state][2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h00001003)) 
    \FSM_sequential_execute_engine[state][3]_i_2 
       (.I0(\FSM_sequential_execute_engine[state][3]_i_7_n_0 ),
        .I1(\execute_engine_reg[state] [1]),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [3]),
        .I4(\execute_engine_reg[state] [2]),
        .O(\execute_engine[state_nxt] [3]));
  LUT4 #(
    .INIT(16'hDDFD)) 
    \FSM_sequential_execute_engine[state][3]_i_4 
       (.I0(\prefetch_buffer[1].prefetch_buffer_inst_n_23 ),
        .I1(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I2(\imem_rom.rdata_reg_0_31 ),
        .I3(arbiter_req_reg),
        .O(\FSM_sequential_execute_engine[state][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0D3FCFFC0D3CC)) 
    \FSM_sequential_execute_engine[state][3]_i_5 
       (.I0(\FSM_sequential_execute_engine_reg[state][0]_0 ),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\execute_engine_reg[state] [1]),
        .I4(\execute_engine_reg[state] [0]),
        .I5(\trap_ctrl_reg[env_pending]__0 ),
        .O(\FSM_sequential_execute_engine[state][3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_execute_engine[state][3]_i_6 
       (.I0(\trap_ctrl_reg[irq_buf_n_0_][0] ),
        .I1(p_15_in),
        .I2(p_16_in),
        .I3(p_6_in8_in),
        .I4(p_12_in),
        .I5(p_11_in),
        .O(\FSM_sequential_execute_engine[state][3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000F0F10F)) 
    \FSM_sequential_execute_engine[state][3]_i_7 
       (.I0(\FSM_sequential_execute_engine_reg[state][3]_0 ),
        .I1(\ctrl[alu_cp_trig][1]_i_3_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][3] ),
        .I5(\execute_engine_reg[ir_n_0_][6] ),
        .O(\FSM_sequential_execute_engine[state][3]_i_7_n_0 ));
  (* FSM_ENCODED_STATES = "restart:0001,fence:0011,trap_exit:0100,mem_wait:0110,mem_req:0111,iSTATE:1100,trap_enter:1000,dispatch:0000,branched:0010,alu_wait:1010,execute:1001,branch:1011,sleep:0101" *) 
  FDPE #(
    .INIT(1'b0)) 
    \FSM_sequential_execute_engine_reg[state][0] 
       (.C(clk),
        .CE(\prefetch_buffer[1].prefetch_buffer_inst_n_22 ),
        .D(\execute_engine[state_nxt] [0]),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[state] [0]));
  (* FSM_ENCODED_STATES = "restart:0001,fence:0011,trap_exit:0100,mem_wait:0110,mem_req:0111,iSTATE:1100,trap_enter:1000,dispatch:0000,branched:0010,alu_wait:1010,execute:1001,branch:1011,sleep:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_execute_engine_reg[state][1] 
       (.C(clk),
        .CE(\prefetch_buffer[1].prefetch_buffer_inst_n_22 ),
        .CLR(rstn_sys),
        .D(\execute_engine[state_nxt] [1]),
        .Q(\execute_engine_reg[state] [1]));
  (* FSM_ENCODED_STATES = "restart:0001,fence:0011,trap_exit:0100,mem_wait:0110,mem_req:0111,iSTATE:1100,trap_enter:1000,dispatch:0000,branched:0010,alu_wait:1010,execute:1001,branch:1011,sleep:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_execute_engine_reg[state][2] 
       (.C(clk),
        .CE(\prefetch_buffer[1].prefetch_buffer_inst_n_22 ),
        .CLR(rstn_sys),
        .D(\execute_engine[state_nxt] [2]),
        .Q(\execute_engine_reg[state] [2]));
  (* FSM_ENCODED_STATES = "restart:0001,fence:0011,trap_exit:0100,mem_wait:0110,mem_req:0111,iSTATE:1100,trap_enter:1000,dispatch:0000,branched:0010,alu_wait:1010,execute:1001,branch:1011,sleep:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_execute_engine_reg[state][3] 
       (.C(clk),
        .CE(\prefetch_buffer[1].prefetch_buffer_inst_n_22 ),
        .CLR(rstn_sys),
        .D(\execute_engine[state_nxt] [3]),
        .Q(\execute_engine_reg[state] [3]));
  LUT6 #(
    .INIT(64'h4554555555545555)) 
    \FSM_sequential_fetch_engine[state][0]_i_2 
       (.I0(\fetch_engine_reg[restart]__0 ),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[state] [3]),
        .I4(\execute_engine_reg[state] [0]),
        .I5(\FSM_sequential_execute_engine[state][1]_i_3_n_0 ),
        .O(\FSM_sequential_fetch_engine[state][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hFF23FFFF)) 
    \FSM_sequential_fetch_engine[state][1]_i_2 
       (.I0(\main_rsp[err] ),
        .I1(\imem_rom.rdata_reg_0_31 ),
        .I2(arbiter_req_reg),
        .I3(\fetch_engine_reg[state] [0]),
        .I4(\fetch_engine_reg[state] [1]),
        .O(\FSM_sequential_fetch_engine[state][1]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "if_pending:10,iSTATE:00,if_request:01" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_fetch_engine_reg[state][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_25 ),
        .Q(\fetch_engine_reg[state] [0]));
  (* FSM_ENCODED_STATES = "if_pending:10,iSTATE:00,if_request:01" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_fetch_engine_reg[state][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_26 ),
        .Q(\fetch_engine_reg[state] [1]));
  LUT5 #(
    .INIT(32'h3303AAAA)) 
    arbiter_req_i_1
       (.I0(\ctrl_o[lsu_req] ),
        .I1(\ctrl[cpu_trap] ),
        .I2(\imem_rom.rdata_reg_0_31 ),
        .I3(arbiter_req_reg),
        .I4(\trap_ctrl_reg[exc_buf][8]_0 ),
        .O(\ctrl_reg[lsu_req]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hFF45)) 
    \bus_req_o[ben][0]_i_1 
       (.I0(alu_add[1]),
        .I1(Q[0]),
        .I2(alu_add[0]),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .O(\execute_engine_reg[ir][12]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hFF54)) 
    \bus_req_o[ben][1]_i_1 
       (.I0(alu_add[1]),
        .I1(alu_add[0]),
        .I2(Q[0]),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .O(\execute_engine_reg[ir][12]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hFF8A)) 
    \bus_req_o[ben][2]_i_1 
       (.I0(alu_add[1]),
        .I1(Q[0]),
        .I2(alu_add[0]),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .O(\execute_engine_reg[ir][12]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    \bus_req_o[ben][3]_i_1 
       (.I0(alu_add[1]),
        .I1(alu_add[0]),
        .I2(Q[0]),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .O(\execute_engine_reg[ir][12]_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \bus_req_o[data][31]_i_1 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[state] [0]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][0]_i_1 
       (.I0(\csr[mscratch][0]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\trap_ctrl_reg[cause_n_0_][0] ),
        .O(\csr[mcause][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][1]_i_1 
       (.I0(\csr[mscratch][1]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\trap_ctrl_reg[cause_n_0_][1] ),
        .O(\csr[mcause][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][2]_i_1 
       (.I0(\csr[mscratch][2]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_1_in15_in),
        .O(\csr[mcause][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][3]_i_1 
       (.I0(\csr[mie_msi]_i_2_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\trap_ctrl_reg[cause_n_0_][3] ),
        .O(\csr[mcause][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][4]_i_1 
       (.I0(\csr[mscratch][4]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .O(\csr[mcause][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    \csr[mcause][5]_i_1 
       (.I0(\csr[mtval] ),
        .I1(\csr[mepc][31]_i_3_n_0 ),
        .I2(Q[4]),
        .I3(\execute_engine_reg[ir_n_0_][28] ),
        .I4(Q[3]),
        .O(\csr_reg[mcause]0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][5]_i_2 
       (.I0(\csr[mie_firq][15]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in120_in),
        .O(\csr[mcause][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][10]_i_1 
       (.I0(\csr[mtvec][10]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[10]),
        .I3(p_0_in120_in),
        .I4(curr_pc[10]),
        .O(\csr[mepc][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][11]_i_1 
       (.I0(\csr[mie_mei]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[11]),
        .I3(p_0_in120_in),
        .I4(curr_pc[11]),
        .O(\csr[mepc][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][12]_i_1 
       (.I0(\csr[mtvec][12]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[12]),
        .I3(p_0_in120_in),
        .I4(curr_pc[12]),
        .O(\csr[mepc][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][13]_i_1 
       (.I0(\csr[mtvec][13]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[13]),
        .I3(p_0_in120_in),
        .I4(curr_pc[13]),
        .O(\csr[mepc][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][14]_i_1 
       (.I0(\csr[mtvec][14]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[14]),
        .I3(p_0_in120_in),
        .I4(curr_pc[14]),
        .O(\csr[mepc][14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][15]_i_1 
       (.I0(\csr[mtvec][15]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[15]),
        .I3(p_0_in120_in),
        .I4(curr_pc[15]),
        .O(\csr[mepc][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][16]_i_1 
       (.I0(\csr[mie_firq][0]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[16]),
        .I3(p_0_in120_in),
        .I4(curr_pc[16]),
        .O(\csr[mepc][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][17]_i_1 
       (.I0(\csr[mie_firq][1]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[17]),
        .I3(p_0_in120_in),
        .I4(curr_pc[17]),
        .O(\csr[mepc][17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][18]_i_1 
       (.I0(\csr[mie_firq][2]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[18]),
        .I3(p_0_in120_in),
        .I4(curr_pc[18]),
        .O(\csr[mepc][18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][19]_i_1 
       (.I0(\csr[mie_firq][3]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[19]),
        .I3(p_0_in120_in),
        .I4(curr_pc[19]),
        .O(\csr[mepc][19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][1]_i_1 
       (.I0(\csr[mscratch][1]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in),
        .I3(p_0_in120_in),
        .I4(curr_pc[1]),
        .O(\csr[mepc][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][20]_i_1 
       (.I0(\csr[mie_firq][4]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[20]),
        .I3(p_0_in120_in),
        .I4(curr_pc[20]),
        .O(\csr[mepc][20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][21]_i_1 
       (.I0(\csr[mie_firq][5]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[21]),
        .I3(p_0_in120_in),
        .I4(curr_pc[21]),
        .O(\csr[mepc][21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][22]_i_1 
       (.I0(\csr[mie_firq][6]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[22]),
        .I3(p_0_in120_in),
        .I4(curr_pc[22]),
        .O(\csr[mepc][22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][23]_i_1 
       (.I0(\csr[mie_firq][7]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[23]),
        .I3(p_0_in120_in),
        .I4(curr_pc[23]),
        .O(\csr[mepc][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][24]_i_1 
       (.I0(\csr[mie_firq][8]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[24]),
        .I3(p_0_in120_in),
        .I4(curr_pc[24]),
        .O(\csr[mepc][24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][25]_i_1 
       (.I0(\csr[mie_firq][9]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[25]),
        .I3(p_0_in120_in),
        .I4(curr_pc[25]),
        .O(\csr[mepc][25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][26]_i_1 
       (.I0(\csr[mie_firq][10]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[26]),
        .I3(p_0_in120_in),
        .I4(curr_pc[26]),
        .O(\csr[mepc][26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][27]_i_1 
       (.I0(\csr[mie_firq][11]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[27]),
        .I3(p_0_in120_in),
        .I4(curr_pc[27]),
        .O(\csr[mepc][27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][28]_i_1 
       (.I0(\csr[mie_firq][12]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[28]),
        .I3(p_0_in120_in),
        .I4(curr_pc[28]),
        .O(\csr[mepc][28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][29]_i_1 
       (.I0(\csr[mie_firq][13]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[29]),
        .I3(p_0_in120_in),
        .I4(curr_pc[29]),
        .O(\csr[mepc][29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][2]_i_1 
       (.I0(\csr[mscratch][2]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[2]),
        .I3(p_0_in120_in),
        .I4(curr_pc[2]),
        .O(\csr[mepc][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][30]_i_1 
       (.I0(\csr[mie_firq][14]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[30]),
        .I3(p_0_in120_in),
        .I4(curr_pc[30]),
        .O(\csr[mepc][30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    \csr[mepc][31]_i_1 
       (.I0(\csr[mtval] ),
        .I1(\csr[mepc][31]_i_3_n_0 ),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\execute_engine_reg[ir_n_0_][28] ),
        .O(\csr_reg[mepc]0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][31]_i_2 
       (.I0(\csr[mie_firq][15]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[31]),
        .I3(p_0_in120_in),
        .I4(curr_pc[31]),
        .O(\csr[mepc][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \csr[mepc][31]_i_3 
       (.I0(\csr_reg[we_n_0_] ),
        .I1(\execute_engine_reg[ir_n_0_][29] ),
        .I2(\execute_engine_reg[ir_n_0_][27] ),
        .I3(Q[5]),
        .I4(\csr[mepc][31]_i_4_n_0 ),
        .O(\csr[mepc][31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \csr[mepc][31]_i_4 
       (.I0(Q[7]),
        .I1(\execute_engine_reg[ir_n_0_][25] ),
        .I2(Q[6]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\ctrl[ir_funct12] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\csr[mepc][31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][3]_i_1 
       (.I0(\csr[mie_msi]_i_2_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[3]),
        .I3(p_0_in120_in),
        .I4(curr_pc[3]),
        .O(\csr[mepc][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][4]_i_1 
       (.I0(\csr[mscratch][4]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[4]),
        .I3(p_0_in120_in),
        .I4(curr_pc[4]),
        .O(\csr[mepc][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][5]_i_1 
       (.I0(\csr[mscratch][5]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[5]),
        .I3(p_0_in120_in),
        .I4(curr_pc[5]),
        .O(\csr[mepc][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][6]_i_1 
       (.I0(\csr[mscratch][6]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[6]),
        .I3(p_0_in120_in),
        .I4(curr_pc[6]),
        .O(\csr[mepc][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][7]_i_1 
       (.I0(\csr[mie_mti]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[7]),
        .I3(p_0_in120_in),
        .I4(curr_pc[7]),
        .O(\csr[mepc][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][8]_i_1 
       (.I0(\csr[mtvec][8]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[8]),
        .I3(p_0_in120_in),
        .I4(curr_pc[8]),
        .O(\csr[mepc][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][9]_i_1 
       (.I0(\csr[mtvec][9]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[9]),
        .I3(p_0_in120_in),
        .I4(curr_pc[9]),
        .O(\csr[mepc][9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][0]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[16]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [16]),
        .O(\csr[mie_firq][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][10]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[26]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [26]),
        .O(\csr[mie_firq][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][11]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[27]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [27]),
        .O(\csr[mie_firq][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][12]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[28]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [28]),
        .O(\csr[mie_firq][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][13]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[29]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [29]),
        .O(\csr[mie_firq][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][14]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[30]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [30]),
        .O(\csr[mie_firq][14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][15]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[31]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [31]),
        .O(\csr[mie_firq][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][1]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[17]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [17]),
        .O(\csr[mie_firq][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][2]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[18]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [18]),
        .O(\csr[mie_firq][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][3]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[19]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [19]),
        .O(\csr[mie_firq][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][4]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[20]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [20]),
        .O(\csr[mie_firq][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][5]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[21]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [21]),
        .O(\csr[mie_firq][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][6]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[22]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [22]),
        .O(\csr[mie_firq][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][7]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[23]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [23]),
        .O(\csr[mie_firq][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][8]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[24]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [24]),
        .O(\csr[mie_firq][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][9]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[25]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [25]),
        .O(\csr[mie_firq][9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_mei]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[11]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [11]),
        .O(\csr[mie_mei]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \csr[mie_msi]_i_1 
       (.I0(\csr[mie_msi]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[5]),
        .O(\csr[mie_msi]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h757FCFC04540CFC0)) 
    \csr[mie_msi]_i_2 
       (.I0(Q[0]),
        .I1(\ctrl[rf_rs1] [3]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(DOADO[3]),
        .I4(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[rdata][31]_0 [3]),
        .O(\csr[mie_msi]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \csr[mie_msi]_i_3 
       (.I0(\csr[mtvec][31]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(\execute_engine_reg[ir_n_0_][25] ),
        .I4(\ctrl[ir_funct12] ),
        .I5(\execute_engine_reg[ir_n_0_][27] ),
        .O(\csr[mie_msi]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_mti]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[7]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [7]),
        .O(\csr[mie_mti]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h757FCFC04540CFC0)) 
    \csr[mscratch][0]_i_1 
       (.I0(Q[0]),
        .I1(\ctrl[rf_rs1] [0]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(DOADO[0]),
        .I4(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[rdata][31]_0 [0]),
        .O(\csr[mscratch][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h757FCFC04540CFC0)) 
    \csr[mscratch][1]_i_1 
       (.I0(Q[0]),
        .I1(\ctrl[rf_rs1] [1]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(DOADO[1]),
        .I4(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[rdata][31]_0 [1]),
        .O(\csr[mscratch][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h757FCFC04540CFC0)) 
    \csr[mscratch][2]_i_1 
       (.I0(Q[0]),
        .I1(\ctrl[rf_rs1] [2]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(DOADO[2]),
        .I4(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[rdata][31]_0 [2]),
        .O(\csr[mscratch][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \csr[mscratch][31]_i_1 
       (.I0(\csr[mie_msi]_i_3_n_0 ),
        .I1(Q[5]),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[mscratch][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h757FCFC04540CFC0)) 
    \csr[mscratch][4]_i_1 
       (.I0(Q[0]),
        .I1(\ctrl[rf_rs1] [4]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(DOADO[4]),
        .I4(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[rdata][31]_0 [4]),
        .O(\csr[mscratch][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mscratch][5]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[5]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [5]),
        .O(\csr[mscratch][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mscratch][6]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[6]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [6]),
        .O(\csr[mscratch][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \csr[mstatus_mie]_i_1 
       (.I0(\csr[mie_msi]_i_2_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\csr_reg[mstatus_mpie]__0 ),
        .I3(\ctrl[cpu_trap] ),
        .I4(\csr_reg[mstatus_mpie]0 ),
        .I5(\csr_reg[mstatus_mie]__0 ),
        .O(\csr[mstatus_mie]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000002C)) 
    \csr[mstatus_mie]_i_3 
       (.I0(\trap_ctrl_reg[env_pending]__0 ),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\execute_engine_reg[state] [1]),
        .O(\csr[mstatus_mie]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \csr[mstatus_mie]_i_4 
       (.I0(\csr[mstatus_mie]_i_5_n_0 ),
        .I1(\ctrl[ir_funct12] ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\csr[mstatus_mie]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \csr[mstatus_mie]_i_5 
       (.I0(\csr[mstatus_mie]_i_6_n_0 ),
        .I1(\csr[rdata][31]_i_6_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][27] ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\execute_engine_reg[ir_n_0_][25] ),
        .I5(Q[7]),
        .O(\csr[mstatus_mie]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \csr[mstatus_mie]_i_6 
       (.I0(\execute_engine_reg[ir_n_0_][28] ),
        .I1(\execute_engine_reg[ir_n_0_][29] ),
        .O(\csr[mstatus_mie]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \csr[mstatus_mpie]_i_1 
       (.I0(\csr[mtval] ),
        .I1(\csr_reg[mstatus_mie]__0 ),
        .I2(\csr[mstatus_mpie]_i_2_n_0 ),
        .I3(\csr_reg[mstatus_mpie]0 ),
        .I4(\csr_reg[mstatus_mpie]__0 ),
        .O(\csr[mstatus_mpie]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888B88888888)) 
    \csr[mstatus_mpie]_i_2 
       (.I0(\csr[mie_mti]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\execute_engine_reg[state] [3]),
        .I5(\execute_engine_reg[state] [2]),
        .O(\csr[mstatus_mpie]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][0]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][0] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][10]_i_1 
       (.I0(\ctrl[rf_rd] [3]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][11]_i_1 
       (.I0(\ctrl[rf_rd] [4]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][12]_i_1 
       (.I0(Q[0]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][13]_i_1 
       (.I0(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][14]_i_1 
       (.I0(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][15]_i_1 
       (.I0(\ctrl[rf_rs1] [0]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][16]_i_1 
       (.I0(\ctrl[rf_rs1] [1]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][17]_i_1 
       (.I0(\ctrl[rf_rs1] [2]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][18]_i_1 
       (.I0(\ctrl[rf_rs1] [3]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][19]_i_1 
       (.I0(\ctrl[rf_rs1] [4]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \csr[mtinst][1]_i_1 
       (.I0(\execute_engine_reg[is_ci_n_0_] ),
        .I1(\execute_engine_reg[ir_n_0_][1] ),
        .I2(p_0_in120_in),
        .O(\csr[mtinst][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][20]_i_1 
       (.I0(Q[3]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][21]_i_1 
       (.I0(Q[4]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][22]_i_1 
       (.I0(Q[5]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][23]_i_1 
       (.I0(Q[6]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][24]_i_1 
       (.I0(Q[7]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][25]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][25] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][26]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][27]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][28]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][28] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][29]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][29] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][2]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][2] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][30]_i_1 
       (.I0(\ctrl[ir_funct12] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][31]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][31] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][3]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][3] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][4]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][5]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][5] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][6]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][6] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][7]_i_1 
       (.I0(\ctrl[rf_rd] [0]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][8]_i_1 
       (.I0(\ctrl[rf_rd] [1]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][9]_i_1 
       (.I0(\ctrl[rf_rd] [2]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][0]_i_1 
       (.I0(\csr_reg[mtval][31]_0 [0]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][10]_i_1 
       (.I0(\csr_reg[mtval][31]_0 [10]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][11]_i_1 
       (.I0(\csr_reg[mtval][31]_0 [11]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][12]_i_1 
       (.I0(\csr_reg[mtval][31]_0 [12]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][13]_i_1 
       (.I0(\csr_reg[mtval][31]_0 [13]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][14]_i_1 
       (.I0(\csr_reg[mtval][31]_0 [14]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][15]_i_1 
       (.I0(\csr_reg[mtval][31]_0 [15]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][16]_i_1 
       (.I0(\csr_reg[mtval][31]_0 [16]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][17]_i_1 
       (.I0(\csr_reg[mtval][31]_0 [17]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][18]_i_1 
       (.I0(\csr_reg[mtval][31]_0 [18]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][19]_i_1 
       (.I0(\csr_reg[mtval][31]_0 [19]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][1]_i_1 
       (.I0(\csr_reg[mtval][31]_0 [1]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][20]_i_1 
       (.I0(\csr_reg[mtval][31]_0 [20]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][21]_i_1 
       (.I0(\csr_reg[mtval][31]_0 [21]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][22]_i_1 
       (.I0(\csr_reg[mtval][31]_0 [22]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][23]_i_1 
       (.I0(\csr_reg[mtval][31]_0 [23]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][24]_i_1 
       (.I0(\csr_reg[mtval][31]_0 [24]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][25]_i_1 
       (.I0(\csr_reg[mtval][31]_0 [25]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][26]_i_1 
       (.I0(\csr_reg[mtval][31]_0 [26]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][27]_i_1 
       (.I0(\csr_reg[mtval][31]_0 [27]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][28]_i_1 
       (.I0(\csr_reg[mtval][31]_0 [28]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][29]_i_1 
       (.I0(\csr_reg[mtval][31]_0 [29]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][2]_i_1 
       (.I0(\csr_reg[mtval][31]_0 [2]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][30]_i_1 
       (.I0(\csr_reg[mtval][31]_0 [30]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \csr[mtval][31]_i_1 
       (.I0(\execute_engine_reg[state] [1]),
        .I1(\execute_engine_reg[state] [0]),
        .I2(\execute_engine_reg[state] [2]),
        .I3(\trap_ctrl_reg[env_pending]__0 ),
        .I4(\execute_engine_reg[state] [3]),
        .I5(\csr_reg[we_n_0_] ),
        .O(\csr[mtval] ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][31]_i_2 
       (.I0(\csr_reg[mtval][31]_0 [31]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][3]_i_1 
       (.I0(\csr_reg[mtval][31]_0 [3]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][4]_i_1 
       (.I0(\csr_reg[mtval][31]_0 [4]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][5]_i_1 
       (.I0(\csr_reg[mtval][31]_0 [5]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][6]_i_1 
       (.I0(\csr_reg[mtval][31]_0 [6]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][7]_i_1 
       (.I0(\csr_reg[mtval][31]_0 [7]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][8]_i_1 
       (.I0(\csr_reg[mtval][31]_0 [8]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][9]_i_1 
       (.I0(\csr_reg[mtval][31]_0 [9]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtvec][0]_i_1 
       (.I0(\csr[mscratch][0]_i_1_n_0 ),
        .I1(\csr[mscratch][1]_i_1_n_0 ),
        .O(\csr[mtvec][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][10]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[10]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [10]),
        .O(\csr[mtvec][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][12]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[12]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [12]),
        .O(\csr[mtvec][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][13]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[13]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [13]),
        .O(\csr[mtvec][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][14]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[14]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [14]),
        .O(\csr[mtvec][14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][15]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[15]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [15]),
        .O(\csr[mtvec][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtvec][2]_i_1 
       (.I0(\csr[mscratch][2]_i_1_n_0 ),
        .I1(\csr[mtvec][0]_i_1_n_0 ),
        .O(\csr[mtvec][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \csr[mtvec][31]_i_1 
       (.I0(\csr[mtvec][31]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(Q[5]),
        .I5(\csr[mtvec][31]_i_3_n_0 ),
        .O(\csr[mtvec][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \csr[mtvec][31]_i_2 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .I3(\csr_reg[we_n_0_] ),
        .I4(\execute_engine_reg[ir_n_0_][28] ),
        .I5(\execute_engine_reg[ir_n_0_][29] ),
        .O(\csr[mtvec][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \csr[mtvec][31]_i_3 
       (.I0(\execute_engine_reg[ir_n_0_][25] ),
        .I1(\ctrl[ir_funct12] ),
        .I2(\execute_engine_reg[ir_n_0_][27] ),
        .O(\csr[mtvec][31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtvec][3]_i_1 
       (.I0(\csr[mie_msi]_i_2_n_0 ),
        .I1(\csr[mtvec][0]_i_1_n_0 ),
        .O(\csr[mtvec][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtvec][4]_i_1 
       (.I0(\csr[mscratch][4]_i_1_n_0 ),
        .I1(\csr[mtvec][0]_i_1_n_0 ),
        .O(\csr[mtvec][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000083888F88)) 
    \csr[mtvec][5]_i_1 
       (.I0(\csr_reg[rdata][31]_0 [5]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(DOADO[5]),
        .I4(Q[0]),
        .I5(\csr[mtvec][0]_i_1_n_0 ),
        .O(\csr[mtvec][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000083888F88)) 
    \csr[mtvec][6]_i_1 
       (.I0(\csr_reg[rdata][31]_0 [6]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(DOADO[6]),
        .I4(Q[0]),
        .I5(\csr[mtvec][0]_i_1_n_0 ),
        .O(\csr[mtvec][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][8]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[8]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [8]),
        .O(\csr[mtvec][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][9]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[9]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [9]),
        .O(\csr[mtvec][9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8888A8AA)) 
    \csr[rdata][0]_i_1 
       (.I0(\csr[rdata][0]_i_2_n_0 ),
        .I1(\csr[rdata][0]_i_3_n_0 ),
        .I2(\csr[rdata][0]_i_4_n_0 ),
        .I3(\csr[rdata][0]_i_5_n_0 ),
        .I4(\csr[rdata][0]_i_6_n_0 ),
        .O(\csr[rdata][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC00003C200000000)) 
    \csr[rdata][0]_i_2 
       (.I0(\csr_reg[mtvec_n_0_][0] ),
        .I1(\execute_engine_reg[ir_n_0_][31] ),
        .I2(\ctrl[ir_funct12] ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\execute_engine_reg[ir_n_0_][27] ),
        .I5(\csr[rdata][1]_i_3_n_0 ),
        .O(\csr[rdata][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \csr[rdata][0]_i_3 
       (.I0(\ctrl[ir_funct12] ),
        .I1(Q[7]),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\csr[rdata][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0030002000000020)) 
    \csr[rdata][0]_i_4 
       (.I0(\csr[rdata][31]_i_5_n_0 ),
        .I1(\ctrl[ir_funct12] ),
        .I2(Q[3]),
        .I3(Q[6]),
        .I4(Q[4]),
        .I5(\csr_reg[mtval] [0]),
        .O(\csr[rdata][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEABEEABEEABEEEF)) 
    \csr[rdata][0]_i_5 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\csr_reg[mscratch] [0]),
        .I3(\execute_engine_reg[ir_n_0_][27] ),
        .I4(data5[0]),
        .I5(Q[6]),
        .O(\csr[rdata][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55F5F1F1)) 
    \csr[rdata][0]_i_6 
       (.I0(\csr[rdata][8]_i_6_n_0 ),
        .I1(Q[3]),
        .I2(Q[6]),
        .I3(\csr_reg[mtinst] [0]),
        .I4(Q[4]),
        .I5(Q[7]),
        .O(\csr[rdata][0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    \csr[rdata][10]_i_1 
       (.I0(\csr[rdata][10]_i_2_n_0 ),
        .I1(\csr[rdata][10]_i_3_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(\csr_reg[mtvec_n_0_][10] ),
        .I4(\csr[rdata][30]_i_2_n_0 ),
        .O(\csr[rdata][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \csr[rdata][10]_i_2 
       (.I0(\csr_reg[mscratch] [10]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\csr[rdata][15]_i_4_n_0 ),
        .I4(\csr_reg[mtinst] [10]),
        .O(\csr[rdata][10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h05540054)) 
    \csr[rdata][10]_i_3 
       (.I0(\csr[rdata][29]_i_3_n_0 ),
        .I1(in32[10]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\csr_reg[mtval] [10]),
        .O(\csr[rdata][10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00008A88AAAA8A88)) 
    \csr[rdata][11]_i_1 
       (.I0(\csr[rdata][24]_i_5_n_0 ),
        .I1(\csr[rdata][11]_i_2_n_0 ),
        .I2(\csr[rdata][16]_i_2_n_0 ),
        .I3(\csr_reg[mtinst] [11]),
        .I4(Q[3]),
        .I5(\csr[rdata][11]_i_3_n_0 ),
        .O(\csr[rdata][11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AFCFA0CF)) 
    \csr[rdata][11]_i_2 
       (.I0(\trap_ctrl_reg[irq_pnd_n_0_][2] ),
        .I1(\csr_reg[mie_mei]__0 ),
        .I2(Q[5]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\csr_reg[mscratch] [11]),
        .I5(\csr[rdata][24]_i_6_n_0 ),
        .O(\csr[rdata][11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABABFBABFBFBFBFB)) 
    \csr[rdata][11]_i_3 
       (.I0(Q[6]),
        .I1(\csr[rdata][11]_i_4_n_0 ),
        .I2(Q[4]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\csr_reg[mtval] [11]),
        .I5(\csr[rdata][16]_i_6_n_0 ),
        .O(\csr[rdata][11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h00300088)) 
    \csr[rdata][11]_i_4 
       (.I0(\csr_reg[mtvec_n_0_][11] ),
        .I1(Q[5]),
        .I2(in32[11]),
        .I3(Q[7]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[rdata][11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000AAAA00000000)) 
    \csr[rdata][12]_i_1 
       (.I0(\csr[rdata][12]_i_2_n_0 ),
        .I1(\csr_reg[mtinst] [12]),
        .I2(\csr[rdata][12]_i_3_n_0 ),
        .I3(\csr[rdata][12]_i_4_n_0 ),
        .I4(Q[6]),
        .I5(\csr[rdata][30]_i_2_n_0 ),
        .O(\csr[rdata][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF45404040)) 
    \csr[rdata][12]_i_2 
       (.I0(\trap_ctrl[exc_buf][4]_i_2_n_0 ),
        .I1(in32[12]),
        .I2(Q[3]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\csr_reg[mscratch] [12]),
        .I5(\csr[rdata][12]_i_5_n_0 ),
        .O(\csr[rdata][12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[rdata][12]_i_3 
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\csr[rdata][12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[rdata][12]_i_4 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(Q[3]),
        .O(\csr[rdata][12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00003111)) 
    \csr[rdata][12]_i_5 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\csr_reg[mtvec_n_0_][12] ),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(\csr[rdata][12]_i_6_n_0 ),
        .O(\csr[rdata][12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \csr[rdata][12]_i_6 
       (.I0(Q[6]),
        .I1(Q[3]),
        .I2(\csr_reg[mtval] [12]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[rdata][12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    \csr[rdata][13]_i_1 
       (.I0(\csr[rdata][13]_i_2_n_0 ),
        .I1(\csr[rdata][13]_i_3_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(\csr_reg[mtvec_n_0_][13] ),
        .I4(\csr[rdata][30]_i_2_n_0 ),
        .O(\csr[rdata][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \csr[rdata][13]_i_2 
       (.I0(\csr_reg[mscratch] [13]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\csr[rdata][15]_i_4_n_0 ),
        .I4(\csr_reg[mtinst] [13]),
        .O(\csr[rdata][13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h05540054)) 
    \csr[rdata][13]_i_3 
       (.I0(\csr[rdata][29]_i_3_n_0 ),
        .I1(in32[13]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\csr_reg[mtval] [13]),
        .O(\csr[rdata][13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    \csr[rdata][14]_i_1 
       (.I0(\csr[rdata][14]_i_2_n_0 ),
        .I1(\csr[rdata][14]_i_3_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(\csr_reg[mtvec_n_0_][14] ),
        .I4(\csr[rdata][30]_i_2_n_0 ),
        .O(\csr[rdata][14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \csr[rdata][14]_i_2 
       (.I0(\csr_reg[mscratch] [14]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\csr[rdata][15]_i_4_n_0 ),
        .I4(\csr_reg[mtinst] [14]),
        .O(\csr[rdata][14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h05540054)) 
    \csr[rdata][14]_i_3 
       (.I0(\csr[rdata][29]_i_3_n_0 ),
        .I1(in32[14]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\csr_reg[mtval] [14]),
        .O(\csr[rdata][14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    \csr[rdata][15]_i_1 
       (.I0(\csr[rdata][15]_i_2_n_0 ),
        .I1(\csr[rdata][15]_i_3_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(\csr_reg[mtvec_n_0_][15] ),
        .I4(\csr[rdata][30]_i_2_n_0 ),
        .O(\csr[rdata][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \csr[rdata][15]_i_2 
       (.I0(\csr_reg[mscratch] [15]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\csr[rdata][15]_i_4_n_0 ),
        .I4(\csr_reg[mtinst] [15]),
        .O(\csr[rdata][15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h05540054)) 
    \csr[rdata][15]_i_3 
       (.I0(\csr[rdata][29]_i_3_n_0 ),
        .I1(in32[15]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\csr_reg[mtval] [15]),
        .O(\csr[rdata][15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \csr[rdata][15]_i_4 
       (.I0(Q[3]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[5]),
        .O(\csr[rdata][15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000008AAAAAA08AA)) 
    \csr[rdata][16]_i_1 
       (.I0(\csr[rdata][24]_i_5_n_0 ),
        .I1(\csr_reg[mtinst] [16]),
        .I2(\csr[rdata][16]_i_2_n_0 ),
        .I3(\csr[rdata][16]_i_3_n_0 ),
        .I4(Q[3]),
        .I5(\csr[rdata][16]_i_4_n_0 ),
        .O(\csr[rdata][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    \csr[rdata][16]_i_2 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(Q[5]),
        .I4(Q[7]),
        .O(\csr[rdata][16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hFFFFD3DF)) 
    \csr[rdata][16]_i_3 
       (.I0(\csr_reg[mscratch] [16]),
        .I1(Q[5]),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(\csr_reg[mie_firq_n_0_][0] ),
        .I4(\csr[rdata][24]_i_6_n_0 ),
        .O(\csr[rdata][16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABABFBABFBFBFBFB)) 
    \csr[rdata][16]_i_4 
       (.I0(Q[6]),
        .I1(\csr[rdata][16]_i_5_n_0 ),
        .I2(Q[4]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\csr_reg[mtval] [16]),
        .I5(\csr[rdata][16]_i_6_n_0 ),
        .O(\csr[rdata][16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00300088)) 
    \csr[rdata][16]_i_5 
       (.I0(\csr_reg[mtvec_n_0_][16] ),
        .I1(Q[5]),
        .I2(in32[16]),
        .I3(Q[7]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[rdata][16]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \csr[rdata][16]_i_6 
       (.I0(Q[7]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[5]),
        .O(\csr[rdata][16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AA20AA20AAAA)) 
    \csr[rdata][17]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][30]_i_3_n_0 ),
        .I2(\csr_reg[mtinst] [17]),
        .I3(\csr[rdata][17]_i_2_n_0 ),
        .I4(\csr[rdata][29]_i_3_n_0 ),
        .I5(\csr[rdata][17]_i_3_n_0 ),
        .O(\csr[rdata][17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040440000400000)) 
    \csr[rdata][17]_i_2 
       (.I0(Q[3]),
        .I1(\csr[rdata][30]_i_7_n_0 ),
        .I2(p_10_in35_in),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(Q[5]),
        .I5(\csr_reg[mscratch] [17]),
        .O(\csr[rdata][17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC1CDC1CDC1CDFFFF)) 
    \csr[rdata][17]_i_3 
       (.I0(in32[17]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\csr_reg[mtval] [17]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(\csr_reg[mtvec_n_0_][17] ),
        .O(\csr[rdata][17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA8A8A8AA)) 
    \csr[rdata][18]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][18]_i_2_n_0 ),
        .I2(\csr[rdata][18]_i_3_n_0 ),
        .I3(\csr[rdata][29]_i_3_n_0 ),
        .I4(\csr[rdata][18]_i_4_n_0 ),
        .O(\csr[rdata][18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \csr[rdata][18]_i_2 
       (.I0(Q[5]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[3]),
        .I3(\csr_reg[mtinst] [18]),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(\csr[rdata][18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE2CCE20000000000)) 
    \csr[rdata][18]_i_3 
       (.I0(\csr_reg[mscratch] [18]),
        .I1(Q[5]),
        .I2(p_14_in41_in),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(p_13_in40_in),
        .I5(\csr[rdata][18]_i_5_n_0 ),
        .O(\csr[rdata][18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF11111FFFFF111F)) 
    \csr[rdata][18]_i_4 
       (.I0(\csr_reg[mtvec_n_0_][18] ),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(in32[18]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(\csr_reg[mtval] [18]),
        .O(\csr[rdata][18]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \csr[rdata][18]_i_5 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\csr[rdata][18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8A888888AAAAAAAA)) 
    \csr[rdata][19]_i_1 
       (.I0(\csr[rdata][24]_i_5_n_0 ),
        .I1(\csr[rdata][19]_i_2_n_0 ),
        .I2(\csr[rdata][19]_i_3_n_0 ),
        .I3(\csr_reg[mtinst] [19]),
        .I4(\csr[rdata][19]_i_4_n_0 ),
        .I5(\csr[rdata][19]_i_5_n_0 ),
        .O(\csr[rdata][19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h0000F838)) 
    \csr[rdata][19]_i_2 
       (.I0(\csr_reg[mscratch] [19]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[5]),
        .I3(p_17_in),
        .I4(\csr[rdata][19]_i_6_n_0 ),
        .O(\csr[rdata][19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \csr[rdata][19]_i_3 
       (.I0(Q[4]),
        .I1(Q[6]),
        .O(\csr[rdata][19]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \csr[rdata][19]_i_4 
       (.I0(Q[5]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[3]),
        .I3(Q[7]),
        .O(\csr[rdata][19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFBB0000)) 
    \csr[rdata][19]_i_5 
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(\csr_reg[mtval] [19]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(Q[4]),
        .I5(\csr[rdata][19]_i_7_n_0 ),
        .O(\csr[rdata][19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF1)) 
    \csr[rdata][19]_i_6 
       (.I0(p_16_in45_in),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(Q[3]),
        .O(\csr[rdata][19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000000DF)) 
    \csr[rdata][19]_i_7 
       (.I0(in32[19]),
        .I1(Q[7]),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\csr[rdata][19]_i_8_n_0 ),
        .O(\csr[rdata][19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFDFDDDDDDDD)) 
    \csr[rdata][19]_i_8 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(\csr_reg[mtvec_n_0_][19] ),
        .I3(Q[7]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(\FSM_sequential_execute_engine[state][0]_i_2_n_0 ),
        .O(\csr[rdata][19]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hA0000800)) 
    \csr[rdata][1]_i_1 
       (.I0(\csr_reg[rdata][1]_i_2_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(\ctrl[ir_funct12] ),
        .I3(\csr[rdata][1]_i_3_n_0 ),
        .I4(\execute_engine_reg[ir_n_0_][31] ),
        .O(\csr[rdata][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[rdata][1]_i_3 
       (.I0(\csr_reg[re]__0 ),
        .I1(\execute_engine_reg[ir_n_0_][28] ),
        .I2(\execute_engine_reg[ir_n_0_][25] ),
        .O(\csr[rdata][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40044000)) 
    \csr[rdata][1]_i_4 
       (.I0(\csr[rdata][1]_i_6_n_0 ),
        .I1(\csr[rdata][30]_i_7_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][27] ),
        .I3(\ctrl[ir_funct12] ),
        .I4(\csr_reg[mscratch] [1]),
        .I5(\csr[rdata][1]_i_7_n_0 ),
        .O(\csr[rdata][1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00003E0E)) 
    \csr[rdata][1]_i_5 
       (.I0(in32[1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\csr_reg[mtval] [1]),
        .I4(\csr[rdata][1]_i_8_n_0 ),
        .O(\csr[rdata][1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \csr[rdata][1]_i_6 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[rdata][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0404020204040200)) 
    \csr[rdata][1]_i_7 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\ctrl[ir_funct12] ),
        .I2(\csr[rdata][1]_i_9_n_0 ),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(data5[1]),
        .O(\csr[rdata][1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF9)) 
    \csr[rdata][1]_i_8 
       (.I0(Q[5]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\execute_engine_reg[ir_n_0_][27] ),
        .I5(\ctrl[ir_funct12] ),
        .O(\csr[rdata][1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFD0FF)) 
    \csr[rdata][1]_i_9 
       (.I0(\csr_reg[mtinst] [1]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\execute_engine_reg[ir_n_0_][27] ),
        .I5(Q[5]),
        .O(\csr[rdata][1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h888888888A8A8A88)) 
    \csr[rdata][20]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][20]_i_2_n_0 ),
        .I2(\csr[rdata][20]_i_3_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\csr_reg[mtvec_n_0_][20] ),
        .I5(\csr[rdata][29]_i_3_n_0 ),
        .O(\csr[rdata][20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h444F4F44444F4444)) 
    \csr[rdata][20]_i_2 
       (.I0(\csr[rdata][30]_i_3_n_0 ),
        .I1(\csr_reg[mtinst] [20]),
        .I2(\csr[rdata][20]_i_4_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(Q[5]),
        .I5(\csr_reg[mscratch] [20]),
        .O(\csr[rdata][20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hC4C7)) 
    \csr[rdata][20]_i_3 
       (.I0(\csr_reg[mtval] [20]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(in32[20]),
        .O(\csr[rdata][20]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF1)) 
    \csr[rdata][20]_i_4 
       (.I0(p_19_in),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[6]),
        .O(\csr[rdata][20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AA20AA20AAAA)) 
    \csr[rdata][21]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][30]_i_3_n_0 ),
        .I2(\csr_reg[mtinst] [21]),
        .I3(\csr[rdata][21]_i_2_n_0 ),
        .I4(\csr[rdata][29]_i_3_n_0 ),
        .I5(\csr[rdata][21]_i_3_n_0 ),
        .O(\csr[rdata][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h002000C000200000)) 
    \csr[rdata][21]_i_2 
       (.I0(\csr_reg[mscratch] [21]),
        .I1(Q[5]),
        .I2(\csr[rdata][30]_i_7_n_0 ),
        .I3(Q[3]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(p_22_in),
        .O(\csr[rdata][21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC1CDC1CDC1CDFFFF)) 
    \csr[rdata][21]_i_3 
       (.I0(in32[21]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\csr_reg[mtval] [21]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(\csr_reg[mtvec_n_0_][21] ),
        .O(\csr[rdata][21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AA20AA20AAAA)) 
    \csr[rdata][22]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][30]_i_3_n_0 ),
        .I2(\csr_reg[mtinst] [22]),
        .I3(\csr[rdata][22]_i_2_n_0 ),
        .I4(\csr[rdata][29]_i_3_n_0 ),
        .I5(\csr[rdata][22]_i_3_n_0 ),
        .O(\csr[rdata][22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h002000C000200000)) 
    \csr[rdata][22]_i_2 
       (.I0(\csr_reg[mscratch] [22]),
        .I1(Q[5]),
        .I2(\csr[rdata][30]_i_7_n_0 ),
        .I3(Q[3]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(p_25_in),
        .O(\csr[rdata][22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD0D3D0D3D0D3FFFF)) 
    \csr[rdata][22]_i_3 
       (.I0(\csr_reg[mtval] [22]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(in32[22]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(\csr_reg[mtvec_n_0_][22] ),
        .O(\csr[rdata][22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \csr[rdata][23]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][30]_i_3_n_0 ),
        .I2(\csr_reg[mtinst] [23]),
        .I3(\csr[rdata][23]_i_2_n_0 ),
        .I4(\csr[rdata][23]_i_3_n_0 ),
        .I5(Q[3]),
        .O(\csr[rdata][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h002000C000200000)) 
    \csr[rdata][23]_i_2 
       (.I0(\csr_reg[mscratch] [23]),
        .I1(Q[5]),
        .I2(\csr[rdata][30]_i_7_n_0 ),
        .I3(Q[3]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(p_28_in),
        .O(\csr[rdata][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF7FFFF)) 
    \csr[rdata][23]_i_3 
       (.I0(\csr_reg[mtval] [23]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(\csr[rdata][23]_i_4_n_0 ),
        .O(\csr[rdata][23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000050DD)) 
    \csr[rdata][23]_i_4 
       (.I0(Q[5]),
        .I1(\csr_reg[mtvec_n_0_][23] ),
        .I2(in32[23]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(\csr[rdata][23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0DFD0D0D00000000)) 
    \csr[rdata][24]_i_1 
       (.I0(\csr[rdata][24]_i_2_n_0 ),
        .I1(\csr[rdata][24]_i_3_n_0 ),
        .I2(Q[3]),
        .I3(Q[6]),
        .I4(\csr[rdata][24]_i_4_n_0 ),
        .I5(\csr[rdata][24]_i_5_n_0 ),
        .O(\csr[rdata][24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
    \csr[rdata][24]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(Q[5]),
        .I2(Q[7]),
        .I3(\csr_reg[mtinst] [24]),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(\csr[rdata][24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E200CC00E20000)) 
    \csr[rdata][24]_i_3 
       (.I0(\csr_reg[mscratch] [24]),
        .I1(Q[5]),
        .I2(p_32_in),
        .I3(\csr[rdata][24]_i_6_n_0 ),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(p_31_in),
        .O(\csr[rdata][24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1044FFFF10440000)) 
    \csr[rdata][24]_i_4 
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(\csr_reg[mtval] [24]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(Q[4]),
        .I5(\csr[rdata][24]_i_7_n_0 ),
        .O(\csr[rdata][24]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h4001)) 
    \csr[rdata][24]_i_5 
       (.I0(\csr[rdata][4]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][31] ),
        .I2(\ctrl[ir_funct12] ),
        .I3(Q[7]),
        .O(\csr[rdata][24]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \csr[rdata][24]_i_6 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[7]),
        .O(\csr[rdata][24]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00300088)) 
    \csr[rdata][24]_i_7 
       (.I0(\csr_reg[mtvec_n_0_][24] ),
        .I1(Q[5]),
        .I2(in32[24]),
        .I3(Q[7]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[rdata][24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AA20AA20AAAA)) 
    \csr[rdata][25]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][30]_i_3_n_0 ),
        .I2(\csr_reg[mtinst] [25]),
        .I3(\csr[rdata][25]_i_2_n_0 ),
        .I4(\csr[rdata][29]_i_3_n_0 ),
        .I5(\csr[rdata][25]_i_3_n_0 ),
        .O(\csr[rdata][25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h002000C000200000)) 
    \csr[rdata][25]_i_2 
       (.I0(\csr_reg[mscratch] [25]),
        .I1(Q[5]),
        .I2(\csr[rdata][30]_i_7_n_0 ),
        .I3(Q[3]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(p_34_in),
        .O(\csr[rdata][25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF11111FFFFF111F)) 
    \csr[rdata][25]_i_3 
       (.I0(\csr_reg[mtvec_n_0_][25] ),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(in32[25]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(\csr_reg[mtval] [25]),
        .O(\csr[rdata][25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h888888888A8A8A88)) 
    \csr[rdata][26]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][26]_i_2_n_0 ),
        .I2(\csr[rdata][26]_i_3_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\csr_reg[mtvec_n_0_][26] ),
        .I5(\csr[rdata][29]_i_3_n_0 ),
        .O(\csr[rdata][26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h444F4F44444F4444)) 
    \csr[rdata][26]_i_2 
       (.I0(\csr[rdata][30]_i_3_n_0 ),
        .I1(\csr_reg[mtinst] [26]),
        .I2(\csr[rdata][26]_i_4_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(Q[5]),
        .I5(\csr_reg[mscratch] [26]),
        .O(\csr[rdata][26]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hC4C7)) 
    \csr[rdata][26]_i_3 
       (.I0(\csr_reg[mtval] [26]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(in32[26]),
        .O(\csr[rdata][26]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF1)) 
    \csr[rdata][26]_i_4 
       (.I0(p_37_in),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[6]),
        .O(\csr[rdata][26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AA20AA20AAAA)) 
    \csr[rdata][27]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][30]_i_3_n_0 ),
        .I2(\csr_reg[mtinst] [27]),
        .I3(\csr[rdata][27]_i_2_n_0 ),
        .I4(\csr[rdata][29]_i_3_n_0 ),
        .I5(\csr[rdata][27]_i_3_n_0 ),
        .O(\csr[rdata][27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h002000C000200000)) 
    \csr[rdata][27]_i_2 
       (.I0(\csr_reg[mscratch] [27]),
        .I1(Q[5]),
        .I2(\csr[rdata][30]_i_7_n_0 ),
        .I3(Q[3]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(p_40_in),
        .O(\csr[rdata][27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD0D3D0D3D0D3FFFF)) 
    \csr[rdata][27]_i_3 
       (.I0(\csr_reg[mtval] [27]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(in32[27]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(\csr_reg[mtvec_n_0_][27] ),
        .O(\csr[rdata][27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h888888888A8A8A88)) 
    \csr[rdata][28]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][28]_i_2_n_0 ),
        .I2(\csr[rdata][28]_i_3_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\csr_reg[mtvec_n_0_][28] ),
        .I5(\csr[rdata][29]_i_3_n_0 ),
        .O(\csr[rdata][28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h444F4F44444F4444)) 
    \csr[rdata][28]_i_2 
       (.I0(\csr[rdata][30]_i_3_n_0 ),
        .I1(\csr_reg[mtinst] [28]),
        .I2(\csr[rdata][28]_i_4_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(Q[5]),
        .I5(\csr_reg[mscratch] [28]),
        .O(\csr[rdata][28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hC4C7)) 
    \csr[rdata][28]_i_3 
       (.I0(\csr_reg[mtval] [28]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(in32[28]),
        .O(\csr[rdata][28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF1)) 
    \csr[rdata][28]_i_4 
       (.I0(p_43_in),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[6]),
        .O(\csr[rdata][28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AA20AA20AAAA)) 
    \csr[rdata][29]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][30]_i_3_n_0 ),
        .I2(\csr_reg[mtinst] [29]),
        .I3(\csr[rdata][29]_i_2_n_0 ),
        .I4(\csr[rdata][29]_i_3_n_0 ),
        .I5(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h002000C000200000)) 
    \csr[rdata][29]_i_2 
       (.I0(\csr_reg[mscratch] [29]),
        .I1(Q[5]),
        .I2(\csr[rdata][30]_i_7_n_0 ),
        .I3(Q[3]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(p_46_in),
        .O(\csr[rdata][29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hFF9F)) 
    \csr[rdata][29]_i_3 
       (.I0(Q[5]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[3]),
        .I3(Q[6]),
        .O(\csr[rdata][29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF030357FF03FF57)) 
    \csr[rdata][29]_i_4 
       (.I0(in32[29]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(\csr_reg[mtvec_n_0_][29] ),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\csr_reg[mtval] [29]),
        .O(\csr[rdata][29]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE000)) 
    \csr[rdata][2]_i_1 
       (.I0(\csr[rdata][2]_i_2_n_0 ),
        .I1(\csr[rdata][2]_i_3_n_0 ),
        .I2(\csr[rdata][2]_i_4_n_0 ),
        .I3(\csr[rdata][30]_i_2_n_0 ),
        .O(\csr[rdata][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7050707070505050)) 
    \csr[rdata][2]_i_2 
       (.I0(\csr[rdata][8]_i_6_n_0 ),
        .I1(Q[6]),
        .I2(Q[3]),
        .I3(\csr_reg[mtval] [2]),
        .I4(Q[4]),
        .I5(in32[2]),
        .O(\csr[rdata][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444444440444000)) 
    \csr[rdata][2]_i_3 
       (.I0(Q[3]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(data5[2]),
        .I3(Q[4]),
        .I4(\csr_reg[mscratch] [2]),
        .I5(Q[6]),
        .O(\csr[rdata][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00CF000F00000A0F)) 
    \csr[rdata][2]_i_4 
       (.I0(\csr_reg[mtvec_n_0_][2] ),
        .I1(\csr_reg[mtinst] [2]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[rdata][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \csr[rdata][30]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][30]_i_3_n_0 ),
        .I2(\csr_reg[mtinst] [30]),
        .I3(\csr[rdata][30]_i_4_n_0 ),
        .I4(\csr[rdata][30]_i_5_n_0 ),
        .I5(Q[3]),
        .O(\csr[rdata][30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \csr[rdata][30]_i_2 
       (.I0(\csr_reg[re]__0 ),
        .I1(\execute_engine_reg[ir_n_0_][28] ),
        .I2(\execute_engine_reg[ir_n_0_][25] ),
        .I3(\execute_engine_reg[ir_n_0_][27] ),
        .I4(\csr[rdata][30]_i_6_n_0 ),
        .I5(Q[7]),
        .O(\csr[rdata][30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \csr[rdata][30]_i_3 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(Q[3]),
        .O(\csr[rdata][30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h002000C000200000)) 
    \csr[rdata][30]_i_4 
       (.I0(\csr_reg[mscratch] [30]),
        .I1(Q[5]),
        .I2(\csr[rdata][30]_i_7_n_0 ),
        .I3(Q[3]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(p_49_in),
        .O(\csr[rdata][30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF7FFFF)) 
    \csr[rdata][30]_i_5 
       (.I0(\csr_reg[mtval] [30]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(\csr[rdata][30]_i_8_n_0 ),
        .O(\csr[rdata][30]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \csr[rdata][30]_i_6 
       (.I0(\ctrl[ir_funct12] ),
        .I1(\execute_engine_reg[ir_n_0_][31] ),
        .O(\csr[rdata][30]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \csr[rdata][30]_i_7 
       (.I0(Q[4]),
        .I1(Q[6]),
        .O(\csr[rdata][30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000050DD)) 
    \csr[rdata][30]_i_8 
       (.I0(Q[5]),
        .I1(\csr_reg[mtvec_n_0_][30] ),
        .I2(in32[30]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(\csr[rdata][30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044060406)) 
    \csr[rdata][31]_i_1 
       (.I0(Q[5]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\csr_reg[mtinst] [31]),
        .I5(\csr[rdata][31]_i_2_n_0 ),
        .O(\csr[rdata][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h27277727FFFFFFFF)) 
    \csr[rdata][31]_i_2 
       (.I0(Q[3]),
        .I1(\csr[rdata][31]_i_3_n_0 ),
        .I2(\csr[rdata][31]_i_4_n_0 ),
        .I3(\csr[rdata][31]_i_5_n_0 ),
        .I4(\csr_reg[mie_firq_n_0_][15] ),
        .I5(\csr[rdata][30]_i_2_n_0 ),
        .O(\csr[rdata][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \csr[rdata][31]_i_3 
       (.I0(\csr_reg[mtval] [31]),
        .I1(Q[4]),
        .I2(in32[31]),
        .I3(\csr[rdata][31]_i_6_n_0 ),
        .I4(\csr_reg[mtvec_n_0_][31] ),
        .I5(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[rdata][31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hFFFFFFB8)) 
    \csr[rdata][31]_i_4 
       (.I0(data5[31]),
        .I1(Q[4]),
        .I2(\csr_reg[mscratch] [31]),
        .I3(Q[5]),
        .I4(Q[6]),
        .O(\csr[rdata][31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[rdata][31]_i_5 
       (.I0(Q[5]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[rdata][31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \csr[rdata][31]_i_6 
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(\csr[rdata][31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAEAAA)) 
    \csr[rdata][3]_i_1 
       (.I0(\csr[rdata][3]_i_2_n_0 ),
        .I1(\csr_reg[mtinst] [3]),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\csr[rdata][3]_i_3_n_0 ),
        .O(\csr[rdata][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1155005511101110)) 
    \csr[rdata][3]_i_2 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(\csr_reg[mstatus_mie]__0 ),
        .I3(Q[5]),
        .I4(\trap_ctrl_reg[irq_pnd_n_0_][0] ),
        .I5(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[rdata][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7000FFFFFFFFFFFF)) 
    \csr[rdata][3]_i_3 
       (.I0(\csr[rdata][31]_i_5_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][3] ),
        .I2(Q[3]),
        .I3(\csr[rdata][3]_i_4_n_0 ),
        .I4(\csr[rdata][3]_i_5_n_0 ),
        .I5(\csr[rdata][30]_i_2_n_0 ),
        .O(\csr[rdata][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFFFFFFFBFF)) 
    \csr[rdata][3]_i_4 
       (.I0(Q[6]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[5]),
        .I3(in32[3]),
        .I4(Q[4]),
        .I5(\csr_reg[mtval] [3]),
        .O(\csr[rdata][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFFF3FCFCFBFB)) 
    \csr[rdata][3]_i_5 
       (.I0(\csr_reg[mscratch] [3]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(\csr[rdata][3]_i_6_n_0 ),
        .I3(data5[3]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\csr[rdata][3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \csr[rdata][3]_i_6 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\csr_reg[mie_msi]__0 ),
        .I2(Q[6]),
        .I3(Q[3]),
        .O(\csr[rdata][3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0002008200020080)) 
    \csr[rdata][4]_i_1 
       (.I0(\csr[rdata][4]_i_2_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][31] ),
        .I2(\ctrl[ir_funct12] ),
        .I3(\csr[rdata][4]_i_3_n_0 ),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(\csr_reg[mtvec_n_0_][4] ),
        .O(\csr[rdata][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABABABAAAAAAAAAA)) 
    \csr[rdata][4]_i_2 
       (.I0(\csr[rdata][4]_i_4_n_0 ),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\ctrl[ir_funct12] ),
        .I5(\csr[rdata][4]_i_5_n_0 ),
        .O(\csr[rdata][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \csr[rdata][4]_i_3 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(\execute_engine_reg[ir_n_0_][25] ),
        .I2(\execute_engine_reg[ir_n_0_][28] ),
        .I3(\csr_reg[re]__0 ),
        .O(\csr[rdata][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000600)) 
    \csr[rdata][4]_i_4 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(Q[5]),
        .I2(Q[7]),
        .I3(Q[3]),
        .I4(Q[6]),
        .I5(\csr[rdata][4]_i_6_n_0 ),
        .O(\csr[rdata][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h888B888888888888)) 
    \csr[rdata][4]_i_5 
       (.I0(\csr[rdata][4]_i_7_n_0 ),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(\csr_reg[mscratch] [4]),
        .I5(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[rdata][4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hD0D3D0D3FFFFD0D3)) 
    \csr[rdata][4]_i_6 
       (.I0(\csr_reg[mtval] [4]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(in32[4]),
        .I4(\ctrl[ir_funct12] ),
        .I5(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[rdata][4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0A580058)) 
    \csr[rdata][4]_i_7 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(data5[4]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\csr_reg[mtinst] [4]),
        .O(\csr[rdata][4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    \csr[rdata][5]_i_1 
       (.I0(\csr[rdata][5]_i_2_n_0 ),
        .I1(\csr[rdata][5]_i_3_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(\csr_reg[mtvec_n_0_][5] ),
        .I4(\csr[rdata][30]_i_2_n_0 ),
        .O(\csr[rdata][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hC2000200)) 
    \csr[rdata][5]_i_2 
       (.I0(\csr_reg[mscratch] [5]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\csr[rdata][15]_i_4_n_0 ),
        .I4(\csr_reg[mtinst] [5]),
        .O(\csr[rdata][5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h05540054)) 
    \csr[rdata][5]_i_3 
       (.I0(\csr[rdata][29]_i_3_n_0 ),
        .I1(in32[5]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\csr_reg[mtval] [5]),
        .O(\csr[rdata][5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    \csr[rdata][6]_i_1 
       (.I0(\csr[rdata][6]_i_2_n_0 ),
        .I1(\csr[rdata][6]_i_3_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(\csr_reg[mtvec_n_0_][6] ),
        .I4(\csr[rdata][30]_i_2_n_0 ),
        .O(\csr[rdata][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hC2000200)) 
    \csr[rdata][6]_i_2 
       (.I0(\csr_reg[mscratch] [6]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\csr[rdata][15]_i_4_n_0 ),
        .I4(\csr_reg[mtinst] [6]),
        .O(\csr[rdata][6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h05540054)) 
    \csr[rdata][6]_i_3 
       (.I0(\csr[rdata][29]_i_3_n_0 ),
        .I1(in32[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\csr_reg[mtval] [6]),
        .O(\csr[rdata][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h888888888A8A8A88)) 
    \csr[rdata][7]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][7]_i_2_n_0 ),
        .I2(\csr[rdata][7]_i_3_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\csr_reg[mtvec_n_0_][7] ),
        .I5(\csr[rdata][29]_i_3_n_0 ),
        .O(\csr[rdata][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h22222222222222F2)) 
    \csr[rdata][7]_i_2 
       (.I0(\csr_reg[mtinst] [7]),
        .I1(\csr[rdata][30]_i_3_n_0 ),
        .I2(\csr[rdata][7]_i_4_n_0 ),
        .I3(Q[6]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(\csr[rdata][7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hC4C7)) 
    \csr[rdata][7]_i_3 
       (.I0(\csr_reg[mtval] [7]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(in32[7]),
        .O(\csr[rdata][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \csr[rdata][7]_i_4 
       (.I0(\trap_ctrl_reg[irq_pnd_n_0_][1] ),
        .I1(\csr_reg[mie_mti]__0 ),
        .I2(Q[5]),
        .I3(\csr_reg[mscratch] [7]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(\csr_reg[mstatus_mpie]__0 ),
        .O(\csr[rdata][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00080000AAAAAAAA)) 
    \csr[rdata][8]_i_1 
       (.I0(\csr[rdata][24]_i_5_n_0 ),
        .I1(\csr[rdata][8]_i_2_n_0 ),
        .I2(\csr[rdata][8]_i_3_n_0 ),
        .I3(Q[6]),
        .I4(Q[3]),
        .I5(\csr[rdata][8]_i_4_n_0 ),
        .O(\csr[rdata][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h0058FFFF)) 
    \csr[rdata][8]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\csr_reg[mtval] [8]),
        .I2(Q[7]),
        .I3(Q[5]),
        .I4(Q[4]),
        .O(\csr[rdata][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FCFFDCDC)) 
    \csr[rdata][8]_i_3 
       (.I0(in32[8]),
        .I1(Q[7]),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(\csr_reg[mtvec_n_0_][8] ),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\csr[rdata][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBFFFFBFFFFFFFBF)) 
    \csr[rdata][8]_i_4 
       (.I0(\csr[rdata][8]_i_5_n_0 ),
        .I1(\csr[rdata][8]_i_6_n_0 ),
        .I2(\csr_reg[mscratch] [8]),
        .I3(Q[6]),
        .I4(Q[4]),
        .I5(\csr_reg[mtinst] [8]),
        .O(\csr[rdata][8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \csr[rdata][8]_i_5 
       (.I0(Q[7]),
        .I1(Q[3]),
        .O(\csr[rdata][8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[rdata][8]_i_6 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(Q[5]),
        .O(\csr[rdata][8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    \csr[rdata][9]_i_1 
       (.I0(\csr[rdata][9]_i_2_n_0 ),
        .I1(\csr[rdata][9]_i_3_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(\csr_reg[mtvec_n_0_][9] ),
        .I4(\csr[rdata][30]_i_2_n_0 ),
        .O(\csr[rdata][9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \csr[rdata][9]_i_2 
       (.I0(\csr_reg[mscratch] [9]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\csr[rdata][15]_i_4_n_0 ),
        .I4(\csr_reg[mtinst] [9]),
        .O(\csr[rdata][9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h05540054)) 
    \csr[rdata][9]_i_3 
       (.I0(\csr[rdata][29]_i_3_n_0 ),
        .I1(in32[9]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\csr_reg[mtval] [9]),
        .O(\csr[rdata][9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA2A008AA88882020)) 
    \csr[re]_i_1 
       (.I0(\trap_ctrl[exc_buf][1]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .I5(\execute_engine_reg[ir_n_0_][6] ),
        .O(\csr[re_nxt] ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \csr[we]_i_1 
       (.I0(\csr[we]_i_2_n_0 ),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I4(\csr[we]_i_3_n_0 ),
        .O(\csr_reg[we]0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \csr[we]_i_2 
       (.I0(\ctrl[rf_rs1] [2]),
        .I1(\ctrl[rf_rs1] [3]),
        .I2(\ctrl[rf_rs1] [4]),
        .I3(\ctrl[rf_rs1] [0]),
        .I4(\ctrl[rf_rs1] [1]),
        .I5(\FSM_sequential_execute_engine_reg[state][3]_0 ),
        .O(\csr[we]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \csr[we]_i_3 
       (.I0(\execute_engine_reg[ir][13]_rep_0 ),
        .I1(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I2(Q[0]),
        .O(\csr[we]_i_3_n_0 ));
  FDCE \csr_reg[mcause][0] 
       (.C(clk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][0]_i_1_n_0 ),
        .Q(data5[0]));
  FDCE \csr_reg[mcause][1] 
       (.C(clk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][1]_i_1_n_0 ),
        .Q(data5[1]));
  FDCE \csr_reg[mcause][2] 
       (.C(clk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][2]_i_1_n_0 ),
        .Q(data5[2]));
  FDCE \csr_reg[mcause][3] 
       (.C(clk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][3]_i_1_n_0 ),
        .Q(data5[3]));
  FDCE \csr_reg[mcause][4] 
       (.C(clk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][4]_i_1_n_0 ),
        .Q(data5[4]));
  FDCE \csr_reg[mcause][5] 
       (.C(clk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][5]_i_2_n_0 ),
        .Q(data5[31]));
  FDCE \csr_reg[mepc][10] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][10]_i_1_n_0 ),
        .Q(in32[10]));
  FDCE \csr_reg[mepc][11] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][11]_i_1_n_0 ),
        .Q(in32[11]));
  FDCE \csr_reg[mepc][12] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][12]_i_1_n_0 ),
        .Q(in32[12]));
  FDCE \csr_reg[mepc][13] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][13]_i_1_n_0 ),
        .Q(in32[13]));
  FDCE \csr_reg[mepc][14] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][14]_i_1_n_0 ),
        .Q(in32[14]));
  FDCE \csr_reg[mepc][15] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][15]_i_1_n_0 ),
        .Q(in32[15]));
  FDCE \csr_reg[mepc][16] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][16]_i_1_n_0 ),
        .Q(in32[16]));
  FDCE \csr_reg[mepc][17] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][17]_i_1_n_0 ),
        .Q(in32[17]));
  FDCE \csr_reg[mepc][18] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][18]_i_1_n_0 ),
        .Q(in32[18]));
  FDCE \csr_reg[mepc][19] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][19]_i_1_n_0 ),
        .Q(in32[19]));
  FDCE \csr_reg[mepc][1] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][1]_i_1_n_0 ),
        .Q(in32[1]));
  FDCE \csr_reg[mepc][20] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][20]_i_1_n_0 ),
        .Q(in32[20]));
  FDCE \csr_reg[mepc][21] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][21]_i_1_n_0 ),
        .Q(in32[21]));
  FDCE \csr_reg[mepc][22] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][22]_i_1_n_0 ),
        .Q(in32[22]));
  FDCE \csr_reg[mepc][23] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][23]_i_1_n_0 ),
        .Q(in32[23]));
  FDCE \csr_reg[mepc][24] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][24]_i_1_n_0 ),
        .Q(in32[24]));
  FDCE \csr_reg[mepc][25] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][25]_i_1_n_0 ),
        .Q(in32[25]));
  FDCE \csr_reg[mepc][26] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][26]_i_1_n_0 ),
        .Q(in32[26]));
  FDCE \csr_reg[mepc][27] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][27]_i_1_n_0 ),
        .Q(in32[27]));
  FDCE \csr_reg[mepc][28] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][28]_i_1_n_0 ),
        .Q(in32[28]));
  FDCE \csr_reg[mepc][29] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][29]_i_1_n_0 ),
        .Q(in32[29]));
  FDCE \csr_reg[mepc][2] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][2]_i_1_n_0 ),
        .Q(in32[2]));
  FDCE \csr_reg[mepc][30] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][30]_i_1_n_0 ),
        .Q(in32[30]));
  FDCE \csr_reg[mepc][31] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][31]_i_2_n_0 ),
        .Q(in32[31]));
  FDCE \csr_reg[mepc][3] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][3]_i_1_n_0 ),
        .Q(in32[3]));
  FDCE \csr_reg[mepc][4] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][4]_i_1_n_0 ),
        .Q(in32[4]));
  FDCE \csr_reg[mepc][5] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][5]_i_1_n_0 ),
        .Q(in32[5]));
  FDCE \csr_reg[mepc][6] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][6]_i_1_n_0 ),
        .Q(in32[6]));
  FDCE \csr_reg[mepc][7] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][7]_i_1_n_0 ),
        .Q(in32[7]));
  FDCE \csr_reg[mepc][8] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][8]_i_1_n_0 ),
        .Q(in32[8]));
  FDCE \csr_reg[mepc][9] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][9]_i_1_n_0 ),
        .Q(in32[9]));
  FDCE \csr_reg[mie_firq][0] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][0]_i_1_n_0 ),
        .Q(\csr_reg[mie_firq_n_0_][0] ));
  FDCE \csr_reg[mie_firq][10] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][10]_i_1_n_0 ),
        .Q(p_37_in));
  FDCE \csr_reg[mie_firq][11] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][11]_i_1_n_0 ),
        .Q(p_40_in));
  FDCE \csr_reg[mie_firq][12] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][12]_i_1_n_0 ),
        .Q(p_43_in));
  FDCE \csr_reg[mie_firq][13] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][13]_i_1_n_0 ),
        .Q(p_46_in));
  FDCE \csr_reg[mie_firq][14] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][14]_i_1_n_0 ),
        .Q(p_49_in));
  FDCE \csr_reg[mie_firq][15] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][15]_i_1_n_0 ),
        .Q(\csr_reg[mie_firq_n_0_][15] ));
  FDCE \csr_reg[mie_firq][1] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][1]_i_1_n_0 ),
        .Q(p_10_in35_in));
  FDCE \csr_reg[mie_firq][2] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][2]_i_1_n_0 ),
        .Q(p_13_in40_in));
  FDCE \csr_reg[mie_firq][3] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][3]_i_1_n_0 ),
        .Q(p_16_in45_in));
  FDCE \csr_reg[mie_firq][4] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][4]_i_1_n_0 ),
        .Q(p_19_in));
  FDCE \csr_reg[mie_firq][5] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][5]_i_1_n_0 ),
        .Q(p_22_in));
  FDCE \csr_reg[mie_firq][6] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][6]_i_1_n_0 ),
        .Q(p_25_in));
  FDCE \csr_reg[mie_firq][7] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][7]_i_1_n_0 ),
        .Q(p_28_in));
  FDCE \csr_reg[mie_firq][8] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][8]_i_1_n_0 ),
        .Q(p_31_in));
  FDCE \csr_reg[mie_firq][9] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][9]_i_1_n_0 ),
        .Q(p_34_in));
  FDCE \csr_reg[mie_mei] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_mei]_i_1_n_0 ),
        .Q(\csr_reg[mie_mei]__0 ));
  FDCE \csr_reg[mie_msi] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_msi]_i_2_n_0 ),
        .Q(\csr_reg[mie_msi]__0 ));
  FDCE \csr_reg[mie_mti] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_mti]_i_1_n_0 ),
        .Q(\csr_reg[mie_mti]__0 ));
  FDCE \csr_reg[mscratch][0] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mscratch][0]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [0]));
  FDPE \csr_reg[mscratch][10] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mtvec][10]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [10]));
  FDCE \csr_reg[mscratch][11] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_mei]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [11]));
  FDCE \csr_reg[mscratch][12] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][12]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [12]));
  FDCE \csr_reg[mscratch][13] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][13]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [13]));
  FDCE \csr_reg[mscratch][14] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][14]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [14]));
  FDCE \csr_reg[mscratch][15] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][15]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [15]));
  FDCE \csr_reg[mscratch][16] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][0]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [16]));
  FDCE \csr_reg[mscratch][17] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][1]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [17]));
  FDCE \csr_reg[mscratch][18] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][2]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [18]));
  FDPE \csr_reg[mscratch][19] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mie_firq][3]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [19]));
  FDCE \csr_reg[mscratch][1] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mscratch][1]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [1]));
  FDCE \csr_reg[mscratch][20] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][4]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [20]));
  FDCE \csr_reg[mscratch][21] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][5]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [21]));
  FDCE \csr_reg[mscratch][22] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][6]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [22]));
  FDPE \csr_reg[mscratch][23] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mie_firq][7]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [23]));
  FDPE \csr_reg[mscratch][24] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mie_firq][8]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [24]));
  FDCE \csr_reg[mscratch][25] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][9]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [25]));
  FDCE \csr_reg[mscratch][26] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][10]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [26]));
  FDPE \csr_reg[mscratch][27] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mie_firq][11]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [27]));
  FDPE \csr_reg[mscratch][28] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mie_firq][12]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [28]));
  FDCE \csr_reg[mscratch][29] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][13]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [29]));
  FDPE \csr_reg[mscratch][2] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mscratch][2]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [2]));
  FDCE \csr_reg[mscratch][30] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][14]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [30]));
  FDCE \csr_reg[mscratch][31] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][15]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [31]));
  FDCE \csr_reg[mscratch][3] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_msi]_i_2_n_0 ),
        .Q(\csr_reg[mscratch] [3]));
  FDCE \csr_reg[mscratch][4] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mscratch][4]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [4]));
  FDCE \csr_reg[mscratch][5] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mscratch][5]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [5]));
  FDCE \csr_reg[mscratch][6] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mscratch][6]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [6]));
  FDCE \csr_reg[mscratch][7] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_mti]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [7]));
  FDPE \csr_reg[mscratch][8] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mtvec][8]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [8]));
  FDPE \csr_reg[mscratch][9] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mtvec][9]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [9]));
  FDCE \csr_reg[mstatus_mie] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[mstatus_mie]_i_1_n_0 ),
        .Q(\csr_reg[mstatus_mie]__0 ));
  MUXF7 \csr_reg[mstatus_mie]_i_2 
       (.I0(\csr[mstatus_mie]_i_3_n_0 ),
        .I1(\csr[mstatus_mie]_i_4_n_0 ),
        .O(\csr_reg[mstatus_mpie]0 ),
        .S(\csr_reg[we_n_0_] ));
  FDCE \csr_reg[mstatus_mpie] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[mstatus_mpie]_i_1_n_0 ),
        .Q(\csr_reg[mstatus_mpie]__0 ));
  FDCE \csr_reg[mtinst][0] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][0]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [0]));
  FDCE \csr_reg[mtinst][10] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][10]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [10]));
  FDCE \csr_reg[mtinst][11] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][11]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [11]));
  FDCE \csr_reg[mtinst][12] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][12]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [12]));
  FDCE \csr_reg[mtinst][13] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][13]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [13]));
  FDCE \csr_reg[mtinst][14] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][14]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [14]));
  FDCE \csr_reg[mtinst][15] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][15]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [15]));
  FDCE \csr_reg[mtinst][16] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][16]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [16]));
  FDCE \csr_reg[mtinst][17] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][17]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [17]));
  FDCE \csr_reg[mtinst][18] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][18]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [18]));
  FDCE \csr_reg[mtinst][19] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][19]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [19]));
  FDCE \csr_reg[mtinst][1] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][1]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [1]));
  FDCE \csr_reg[mtinst][20] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][20]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [20]));
  FDCE \csr_reg[mtinst][21] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][21]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [21]));
  FDCE \csr_reg[mtinst][22] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][22]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [22]));
  FDCE \csr_reg[mtinst][23] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][23]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [23]));
  FDCE \csr_reg[mtinst][24] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][24]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [24]));
  FDCE \csr_reg[mtinst][25] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][25]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [25]));
  FDCE \csr_reg[mtinst][26] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][26]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [26]));
  FDCE \csr_reg[mtinst][27] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][27]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [27]));
  FDCE \csr_reg[mtinst][28] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][28]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [28]));
  FDCE \csr_reg[mtinst][29] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][29]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [29]));
  FDCE \csr_reg[mtinst][2] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][2]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [2]));
  FDCE \csr_reg[mtinst][30] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][30]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [30]));
  FDCE \csr_reg[mtinst][31] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][31]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [31]));
  FDCE \csr_reg[mtinst][3] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][3]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [3]));
  FDCE \csr_reg[mtinst][4] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][4]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [4]));
  FDCE \csr_reg[mtinst][5] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][5]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [5]));
  FDCE \csr_reg[mtinst][6] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][6]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [6]));
  FDCE \csr_reg[mtinst][7] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][7]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [7]));
  FDCE \csr_reg[mtinst][8] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][8]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [8]));
  FDCE \csr_reg[mtinst][9] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][9]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [9]));
  FDCE \csr_reg[mtval][0] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][0]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [0]));
  FDCE \csr_reg[mtval][10] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][10]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [10]));
  FDCE \csr_reg[mtval][11] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][11]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [11]));
  FDCE \csr_reg[mtval][12] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][12]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [12]));
  FDCE \csr_reg[mtval][13] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][13]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [13]));
  FDCE \csr_reg[mtval][14] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][14]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [14]));
  FDCE \csr_reg[mtval][15] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][15]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [15]));
  FDCE \csr_reg[mtval][16] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][16]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [16]));
  FDCE \csr_reg[mtval][17] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][17]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [17]));
  FDCE \csr_reg[mtval][18] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][18]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [18]));
  FDCE \csr_reg[mtval][19] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][19]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [19]));
  FDCE \csr_reg[mtval][1] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][1]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [1]));
  FDCE \csr_reg[mtval][20] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][20]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [20]));
  FDCE \csr_reg[mtval][21] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][21]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [21]));
  FDCE \csr_reg[mtval][22] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][22]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [22]));
  FDCE \csr_reg[mtval][23] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][23]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [23]));
  FDCE \csr_reg[mtval][24] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][24]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [24]));
  FDCE \csr_reg[mtval][25] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][25]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [25]));
  FDCE \csr_reg[mtval][26] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][26]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [26]));
  FDCE \csr_reg[mtval][27] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][27]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [27]));
  FDCE \csr_reg[mtval][28] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][28]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [28]));
  FDCE \csr_reg[mtval][29] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][29]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [29]));
  FDCE \csr_reg[mtval][2] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][2]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [2]));
  FDCE \csr_reg[mtval][30] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][30]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [30]));
  FDCE \csr_reg[mtval][31] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][31]_i_2_n_0 ),
        .Q(\csr_reg[mtval] [31]));
  FDCE \csr_reg[mtval][3] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][3]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [3]));
  FDCE \csr_reg[mtval][4] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][4]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [4]));
  FDCE \csr_reg[mtval][5] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][5]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [5]));
  FDCE \csr_reg[mtval][6] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][6]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [6]));
  FDCE \csr_reg[mtval][7] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][7]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [7]));
  FDCE \csr_reg[mtval][8] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][8]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [8]));
  FDCE \csr_reg[mtval][9] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][9]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [9]));
  FDCE \csr_reg[mtvec][0] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][0]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][0] ));
  FDCE \csr_reg[mtvec][10] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][10]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][10] ));
  FDCE \csr_reg[mtvec][11] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_mei]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][11] ));
  FDCE \csr_reg[mtvec][12] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][12]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][12] ));
  FDCE \csr_reg[mtvec][13] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][13]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][13] ));
  FDCE \csr_reg[mtvec][14] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][14]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][14] ));
  FDCE \csr_reg[mtvec][15] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][15]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][15] ));
  FDCE \csr_reg[mtvec][16] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][0]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][16] ));
  FDCE \csr_reg[mtvec][17] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][1]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][17] ));
  FDCE \csr_reg[mtvec][18] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][2]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][18] ));
  FDCE \csr_reg[mtvec][19] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][3]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][19] ));
  FDCE \csr_reg[mtvec][20] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][4]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][20] ));
  FDCE \csr_reg[mtvec][21] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][5]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][21] ));
  FDCE \csr_reg[mtvec][22] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][6]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][22] ));
  FDCE \csr_reg[mtvec][23] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][7]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][23] ));
  FDCE \csr_reg[mtvec][24] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][8]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][24] ));
  FDCE \csr_reg[mtvec][25] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][9]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][25] ));
  FDCE \csr_reg[mtvec][26] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][10]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][26] ));
  FDCE \csr_reg[mtvec][27] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][11]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][27] ));
  FDCE \csr_reg[mtvec][28] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][12]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][28] ));
  FDCE \csr_reg[mtvec][29] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][13]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][29] ));
  FDCE \csr_reg[mtvec][2] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][2]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][2] ));
  FDCE \csr_reg[mtvec][30] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][14]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][30] ));
  FDCE \csr_reg[mtvec][31] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][15]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][31] ));
  FDCE \csr_reg[mtvec][3] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][3]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][3] ));
  FDCE \csr_reg[mtvec][4] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][4]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][4] ));
  FDCE \csr_reg[mtvec][5] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][5]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][5] ));
  FDCE \csr_reg[mtvec][6] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][6]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][6] ));
  FDCE \csr_reg[mtvec][7] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_mti]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][7] ));
  FDCE \csr_reg[mtvec][8] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][8]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][8] ));
  FDCE \csr_reg[mtvec][9] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][9]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][9] ));
  FDCE \csr_reg[rdata][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][0]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [0]));
  FDCE \csr_reg[rdata][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][10]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [10]));
  FDCE \csr_reg[rdata][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][11]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [11]));
  FDCE \csr_reg[rdata][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][12]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [12]));
  FDCE \csr_reg[rdata][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][13]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [13]));
  FDCE \csr_reg[rdata][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][14]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [14]));
  FDCE \csr_reg[rdata][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][15]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [15]));
  FDCE \csr_reg[rdata][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][16]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [16]));
  FDCE \csr_reg[rdata][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][17]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [17]));
  FDCE \csr_reg[rdata][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][18]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [18]));
  FDCE \csr_reg[rdata][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][19]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [19]));
  FDCE \csr_reg[rdata][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][1]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [1]));
  MUXF7 \csr_reg[rdata][1]_i_2 
       (.I0(\csr[rdata][1]_i_4_n_0 ),
        .I1(\csr[rdata][1]_i_5_n_0 ),
        .O(\csr_reg[rdata][1]_i_2_n_0 ),
        .S(Q[3]));
  FDCE \csr_reg[rdata][20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][20]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [20]));
  FDCE \csr_reg[rdata][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][21]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [21]));
  FDCE \csr_reg[rdata][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][22]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [22]));
  FDCE \csr_reg[rdata][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][23]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [23]));
  FDCE \csr_reg[rdata][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][24]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [24]));
  FDCE \csr_reg[rdata][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][25]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [25]));
  FDCE \csr_reg[rdata][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][26]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [26]));
  FDCE \csr_reg[rdata][27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][27]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [27]));
  FDCE \csr_reg[rdata][28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][28]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [28]));
  FDCE \csr_reg[rdata][29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][29]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [29]));
  FDCE \csr_reg[rdata][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][2]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [2]));
  FDCE \csr_reg[rdata][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][30]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [30]));
  FDCE \csr_reg[rdata][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][31]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [31]));
  FDCE \csr_reg[rdata][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][3]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [3]));
  FDCE \csr_reg[rdata][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][4]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [4]));
  FDCE \csr_reg[rdata][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][5]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [5]));
  FDCE \csr_reg[rdata][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][6]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [6]));
  FDCE \csr_reg[rdata][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][7]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [7]));
  FDCE \csr_reg[rdata][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][8]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [8]));
  FDCE \csr_reg[rdata][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][9]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [9]));
  FDCE \csr_reg[re] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[re_nxt] ),
        .Q(\csr_reg[re]__0 ));
  FDCE \csr_reg[we] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr_reg[we]0 ),
        .Q(\csr_reg[we_n_0_] ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \ctrl[alu_cp_trig][0]_i_1 
       (.I0(\ctrl[alu_cp_trig][1]_i_2_n_0 ),
        .I1(\ctrl[alu_cp_trig][1]_i_3_n_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(\ctrl[alu_cp_trig][0]_i_2_n_0 ),
        .O(\ctrl_nxt[alu_cp_trig] [0]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFF6D)) 
    \ctrl[alu_cp_trig][0]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][3] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .O(\ctrl[alu_cp_trig][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080080080)) 
    \ctrl[alu_cp_trig][1]_i_1 
       (.I0(\ctrl[alu_cp_trig][1]_i_2_n_0 ),
        .I1(\ctrl[alu_cp_trig][1]_i_3_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][6] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .I5(\execute_engine_reg[ir_n_0_][2] ),
        .O(\ctrl_nxt[alu_cp_trig] [1]));
  LUT6 #(
    .INIT(64'h0000000800080008)) 
    \ctrl[alu_cp_trig][1]_i_2 
       (.I0(\trap_ctrl[exc_buf][1]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][4] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .I5(\execute_engine_reg[ir_n_0_][5] ),
        .O(\ctrl[alu_cp_trig][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \ctrl[alu_cp_trig][1]_i_3 
       (.I0(\ctrl[alu_cp_trig][1]_i_4_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][29] ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .I4(\execute_engine_reg[ir_n_0_][25] ),
        .I5(\ctrl[alu_cp_trig][1]_i_5_n_0 ),
        .O(\ctrl[alu_cp_trig][1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ctrl[alu_cp_trig][1]_i_4 
       (.I0(\ctrl[ir_funct12] ),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .O(\ctrl[alu_cp_trig][1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ctrl[alu_cp_trig][1]_i_5 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(\execute_engine_reg[ir_n_0_][28] ),
        .O(\ctrl[alu_cp_trig][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00AA002AAAAAAA2A)) 
    \ctrl[alu_op][0]_i_1 
       (.I0(\ctrl[alu_op][2]_i_2_n_0 ),
        .I1(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .I4(Q[0]),
        .I5(\execute_engine_reg[ir_n_0_][5] ),
        .O(\ctrl_nxt[alu_op] [0]));
  LUT6 #(
    .INIT(64'h5555555557555555)) 
    \ctrl[alu_op][1]_i_1 
       (.I0(\trap_ctrl[exc_buf][1]_i_2_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\trap_ctrl[exc_buf][1]_i_3_n_0 ),
        .I4(\ctrl[alu_op][1]_i_2_n_0 ),
        .I5(\ctrl_reg[alu_op][1]_1 ),
        .O(\ctrl_nxt[alu_op] [1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ctrl[alu_op][1]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .O(\ctrl[alu_op][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA080000AA08)) 
    \ctrl[alu_op][2]_i_1 
       (.I0(\ctrl[alu_op][2]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][5] ),
        .O(\ctrl_nxt[alu_op] [2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \ctrl[alu_op][2]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][6] ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .I2(\trap_ctrl[exc_buf][1]_i_3_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .O(\ctrl[alu_op][2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h00108008)) 
    \ctrl[alu_opa_mux]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][6] ),
        .I1(\execute_engine_reg[ir_n_0_][5] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .O(\ctrl_nxt[alu_opa_mux] ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h1011E501)) 
    \ctrl[alu_opb_mux]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][3] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .O(\ctrl_nxt[alu_opb_mux] ));
  LUT6 #(
    .INIT(64'h080A080808080808)) 
    \ctrl[alu_sub]_i_1 
       (.I0(\ctrl[alu_sub]_i_2_n_0 ),
        .I1(\execute_engine_reg[ir][13]_rep_0 ),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(Q[0]),
        .I4(\ctrl[ir_funct12] ),
        .I5(\execute_engine_reg[ir_n_0_][5] ),
        .O(\ctrl_nxt[alu_sub] ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \ctrl[alu_sub]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][6] ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .I2(\trap_ctrl[exc_buf][1]_i_3_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .O(\ctrl[alu_sub]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ctrl[alu_unsigned]_i_1 
       (.I0(Q[0]),
        .I1(\execute_engine_reg[ir_n_0_][4] ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .O(\ctrl_nxt[alu_unsigned] ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \ctrl[lsu_req]_i_1 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [1]),
        .I4(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\ctrl_nxt[lsu_req] ));
  LUT5 #(
    .INIT(32'hF4444444)) 
    \ctrl[rf_wb_en]_i_1 
       (.I0(\ctrl[rf_wb_en]_i_2_n_0 ),
        .I1(\FSM_sequential_execute_engine[state][3]_i_4_n_0 ),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\FSM_sequential_execute_engine[state][0]_i_3_n_0 ),
        .I4(\ctrl[rf_wb_en]_i_3_n_0 ),
        .O(\ctrl_nxt[rf_wb_en] ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \ctrl[rf_wb_en]_i_2 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [1]),
        .I4(\execute_engine_reg[ir_n_0_][5] ),
        .O(\ctrl[rf_wb_en]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEEEEEFEFFEEEE)) 
    \ctrl[rf_wb_en]_i_3 
       (.I0(\ctrl[rf_wb_en]_i_4_n_0 ),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\execute_engine_reg[state] [1]),
        .I5(\FSM_sequential_execute_engine_reg[state][0]_0 ),
        .O(\ctrl[rf_wb_en]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8000000)) 
    \ctrl[rf_wb_en]_i_4 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\FSM_sequential_execute_engine[state][1]_i_4_n_0 ),
        .I3(\FSM_sequential_execute_engine[state][0]_i_6_n_0 ),
        .I4(\execute_engine_reg[state] [0]),
        .I5(\execute_engine_reg[state] [1]),
        .O(\ctrl[rf_wb_en]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \ctrl[rf_zero_we]_i_1 
       (.I0(\execute_engine_reg[state] [2]),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[state] [0]),
        .O(\ctrl_nxt[rf_zero_we] ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][11]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[11]),
        .O(\ctrl[rs2_abs][11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][11]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[10]),
        .O(\ctrl[rs2_abs][11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][11]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[9]),
        .O(\ctrl[rs2_abs][11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][11]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[8]),
        .O(\ctrl[rs2_abs][11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][15]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[15]),
        .O(\ctrl[rs2_abs][15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][15]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[14]),
        .O(\ctrl[rs2_abs][15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][15]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[13]),
        .O(\ctrl[rs2_abs][15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][15]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[12]),
        .O(\ctrl[rs2_abs][15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][19]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[19]),
        .O(\ctrl[rs2_abs][19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][19]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[18]),
        .O(\ctrl[rs2_abs][19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][19]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[17]),
        .O(\ctrl[rs2_abs][19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][19]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[16]),
        .O(\ctrl[rs2_abs][19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][23]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[23]),
        .O(\ctrl[rs2_abs][23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][23]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[22]),
        .O(\ctrl[rs2_abs][23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][23]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[21]),
        .O(\ctrl[rs2_abs][23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][23]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[20]),
        .O(\ctrl[rs2_abs][23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][27]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[27]),
        .O(\ctrl[rs2_abs][27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][27]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[26]),
        .O(\ctrl[rs2_abs][27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][27]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[25]),
        .O(\ctrl[rs2_abs][27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][27]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[24]),
        .O(\ctrl[rs2_abs][27]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAD00)) 
    \ctrl[rs2_abs][31]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(DOBDO[31]),
        .O(\ctrl[rs2_abs][31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][31]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[30]),
        .O(\ctrl[rs2_abs][31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][31]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[29]),
        .O(\ctrl[rs2_abs][31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][31]_i_6 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[28]),
        .O(\ctrl[rs2_abs][31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0288)) 
    \ctrl[rs2_abs][3]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .O(\neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/ctrl[rs2_abs]1 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][3]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[3]),
        .O(\ctrl[rs2_abs][3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][3]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[2]),
        .O(\ctrl[rs2_abs][3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][3]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[1]),
        .O(\ctrl[rs2_abs][3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][7]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[7]),
        .O(\ctrl[rs2_abs][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][7]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[6]),
        .O(\ctrl[rs2_abs][7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][7]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[5]),
        .O(\ctrl[rs2_abs][7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][7]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[4]),
        .O(\ctrl[rs2_abs][7]_i_5_n_0 ));
  FDCE \ctrl_reg[alu_cp_trig][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_cp_trig] [0]),
        .Q(\ctrl_reg[alu_cp_trig][1]_0 [0]));
  FDCE \ctrl_reg[alu_cp_trig][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_cp_trig] [1]),
        .Q(\ctrl_reg[alu_cp_trig][1]_0 [1]));
  FDCE \ctrl_reg[alu_op][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_op] [0]),
        .Q(\ctrl_reg[alu_op][2]_0 [0]));
  FDCE \ctrl_reg[alu_op][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_op] [1]),
        .Q(\ctrl_reg[alu_op][2]_0 [1]));
  FDCE \ctrl_reg[alu_op][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_op] [2]),
        .Q(\ctrl_reg[alu_op][2]_0 [2]));
  FDCE \ctrl_reg[alu_opa_mux] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_opa_mux] ),
        .Q(\ctrl[alu_opa_mux] ));
  FDCE \ctrl_reg[alu_opb_mux] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_opb_mux] ),
        .Q(\ctrl[alu_opb_mux] ));
  FDCE \ctrl_reg[alu_sub] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_sub] ),
        .Q(\ctrl[alu_sub] ));
  FDCE \ctrl_reg[alu_unsigned] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_unsigned] ),
        .Q(\ctrl[alu_unsigned] ));
  FDCE \ctrl_reg[lsu_req] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[lsu_req] ),
        .Q(\ctrl_o[lsu_req] ));
  FDCE \ctrl_reg[lsu_rw] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[ir_n_0_][5] ),
        .Q(\ctrl[lsu_rw] ));
  FDCE \ctrl_reg[rf_wb_en] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[rf_wb_en] ),
        .Q(\ctrl_reg[rf_wb_en]__0 ));
  FDCE \ctrl_reg[rf_zero_we] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[rf_zero_we] ),
        .Q(\ctrl[rf_zero_we] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][11]_i_1 
       (.CI(\ctrl_reg[rs2_abs][7]_i_1_n_0 ),
        .CO({\ctrl_reg[rs2_abs][11]_i_1_n_0 ,\ctrl_reg[rs2_abs][11]_i_1_n_1 ,\ctrl_reg[rs2_abs][11]_i_1_n_2 ,\ctrl_reg[rs2_abs][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_3 [11:8]),
        .S({\ctrl[rs2_abs][11]_i_2_n_0 ,\ctrl[rs2_abs][11]_i_3_n_0 ,\ctrl[rs2_abs][11]_i_4_n_0 ,\ctrl[rs2_abs][11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][15]_i_1 
       (.CI(\ctrl_reg[rs2_abs][11]_i_1_n_0 ),
        .CO({\ctrl_reg[rs2_abs][15]_i_1_n_0 ,\ctrl_reg[rs2_abs][15]_i_1_n_1 ,\ctrl_reg[rs2_abs][15]_i_1_n_2 ,\ctrl_reg[rs2_abs][15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_3 [15:12]),
        .S({\ctrl[rs2_abs][15]_i_2_n_0 ,\ctrl[rs2_abs][15]_i_3_n_0 ,\ctrl[rs2_abs][15]_i_4_n_0 ,\ctrl[rs2_abs][15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][19]_i_1 
       (.CI(\ctrl_reg[rs2_abs][15]_i_1_n_0 ),
        .CO({\ctrl_reg[rs2_abs][19]_i_1_n_0 ,\ctrl_reg[rs2_abs][19]_i_1_n_1 ,\ctrl_reg[rs2_abs][19]_i_1_n_2 ,\ctrl_reg[rs2_abs][19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_3 [19:16]),
        .S({\ctrl[rs2_abs][19]_i_2_n_0 ,\ctrl[rs2_abs][19]_i_3_n_0 ,\ctrl[rs2_abs][19]_i_4_n_0 ,\ctrl[rs2_abs][19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][23]_i_1 
       (.CI(\ctrl_reg[rs2_abs][19]_i_1_n_0 ),
        .CO({\ctrl_reg[rs2_abs][23]_i_1_n_0 ,\ctrl_reg[rs2_abs][23]_i_1_n_1 ,\ctrl_reg[rs2_abs][23]_i_1_n_2 ,\ctrl_reg[rs2_abs][23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_3 [23:20]),
        .S({\ctrl[rs2_abs][23]_i_2_n_0 ,\ctrl[rs2_abs][23]_i_3_n_0 ,\ctrl[rs2_abs][23]_i_4_n_0 ,\ctrl[rs2_abs][23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][27]_i_1 
       (.CI(\ctrl_reg[rs2_abs][23]_i_1_n_0 ),
        .CO({\ctrl_reg[rs2_abs][27]_i_1_n_0 ,\ctrl_reg[rs2_abs][27]_i_1_n_1 ,\ctrl_reg[rs2_abs][27]_i_1_n_2 ,\ctrl_reg[rs2_abs][27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_3 [27:24]),
        .S({\ctrl[rs2_abs][27]_i_2_n_0 ,\ctrl[rs2_abs][27]_i_3_n_0 ,\ctrl[rs2_abs][27]_i_4_n_0 ,\ctrl[rs2_abs][27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][31]_i_2 
       (.CI(\ctrl_reg[rs2_abs][27]_i_1_n_0 ),
        .CO({\NLW_ctrl_reg[rs2_abs][31]_i_2_CO_UNCONNECTED [3],\ctrl_reg[rs2_abs][31]_i_2_n_1 ,\ctrl_reg[rs2_abs][31]_i_2_n_2 ,\ctrl_reg[rs2_abs][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_3 [31:28]),
        .S({\ctrl[rs2_abs][31]_i_3_n_0 ,\ctrl[rs2_abs][31]_i_4_n_0 ,\ctrl[rs2_abs][31]_i_5_n_0 ,\ctrl[rs2_abs][31]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][3]_i_1 
       (.CI(1'b0),
        .CO({\ctrl_reg[rs2_abs][3]_i_1_n_0 ,\ctrl_reg[rs2_abs][3]_i_1_n_1 ,\ctrl_reg[rs2_abs][3]_i_1_n_2 ,\ctrl_reg[rs2_abs][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/ctrl[rs2_abs]1 }),
        .O(\execute_engine_reg[ir][12]_3 [3:0]),
        .S({\ctrl[rs2_abs][3]_i_3_n_0 ,\ctrl[rs2_abs][3]_i_4_n_0 ,\ctrl[rs2_abs][3]_i_5_n_0 ,S}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][7]_i_1 
       (.CI(\ctrl_reg[rs2_abs][3]_i_1_n_0 ),
        .CO({\ctrl_reg[rs2_abs][7]_i_1_n_0 ,\ctrl_reg[rs2_abs][7]_i_1_n_1 ,\ctrl_reg[rs2_abs][7]_i_1_n_2 ,\ctrl_reg[rs2_abs][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_3 [7:4]),
        .S({\ctrl[rs2_abs][7]_i_2_n_0 ,\ctrl[rs2_abs][7]_i_3_n_0 ,\ctrl[rs2_abs][7]_i_4_n_0 ,\ctrl[rs2_abs][7]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'hBF80)) 
    \divider_core_serial.div[quotient][0]_i_1 
       (.I0(DOADO[0]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I3(CO),
        .O(\register_file_fpga.reg_file_reg [0]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][10]_i_1 
       (.I0(DOADO[10]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][12] [1]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [9]),
        .O(\register_file_fpga.reg_file_reg [10]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][11]_i_1 
       (.I0(DOADO[11]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][12] [2]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [10]),
        .O(\register_file_fpga.reg_file_reg [11]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][12]_i_1 
       (.I0(DOADO[12]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][12] [3]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [11]),
        .O(\register_file_fpga.reg_file_reg [12]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][13]_i_1 
       (.I0(DOADO[13]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][16] [0]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [12]),
        .O(\register_file_fpga.reg_file_reg [13]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][14]_i_1 
       (.I0(DOADO[14]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][16] [1]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [13]),
        .O(\register_file_fpga.reg_file_reg [14]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][15]_i_1 
       (.I0(DOADO[15]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][16] [2]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [14]),
        .O(\register_file_fpga.reg_file_reg [15]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][16]_i_1 
       (.I0(DOADO[16]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][16] [3]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [15]),
        .O(\register_file_fpga.reg_file_reg [16]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][17]_i_1 
       (.I0(DOADO[17]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][20] [0]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [16]),
        .O(\register_file_fpga.reg_file_reg [17]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][18]_i_1 
       (.I0(DOADO[18]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][20] [1]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [17]),
        .O(\register_file_fpga.reg_file_reg [18]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][19]_i_1 
       (.I0(DOADO[19]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][20] [2]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [18]),
        .O(\register_file_fpga.reg_file_reg [19]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][1]_i_1 
       (.I0(DOADO[1]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][4] [0]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [0]),
        .O(\register_file_fpga.reg_file_reg [1]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][20]_i_1 
       (.I0(DOADO[20]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][20] [3]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [19]),
        .O(\register_file_fpga.reg_file_reg [20]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][21]_i_1 
       (.I0(DOADO[21]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][24] [0]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [20]),
        .O(\register_file_fpga.reg_file_reg [21]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][22]_i_1 
       (.I0(DOADO[22]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][24] [1]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [21]),
        .O(\register_file_fpga.reg_file_reg [22]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][23]_i_1 
       (.I0(DOADO[23]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][24] [2]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [22]),
        .O(\register_file_fpga.reg_file_reg [23]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][24]_i_1 
       (.I0(DOADO[24]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][24] [3]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [23]),
        .O(\register_file_fpga.reg_file_reg [24]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][25]_i_1 
       (.I0(DOADO[25]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][28] [0]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [24]),
        .O(\register_file_fpga.reg_file_reg [25]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][26]_i_1 
       (.I0(DOADO[26]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][28] [1]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [25]),
        .O(\register_file_fpga.reg_file_reg [26]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][27]_i_1 
       (.I0(DOADO[27]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][28] [2]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [26]),
        .O(\register_file_fpga.reg_file_reg [27]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][28]_i_1 
       (.I0(DOADO[28]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][28] [3]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [27]),
        .O(\register_file_fpga.reg_file_reg [28]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][29]_i_1 
       (.I0(DOADO[29]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(O[0]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [28]),
        .O(\register_file_fpga.reg_file_reg [29]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][2]_i_1 
       (.I0(DOADO[2]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][4] [1]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [1]),
        .O(\register_file_fpga.reg_file_reg [2]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][30]_i_1 
       (.I0(DOADO[30]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(O[1]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [29]),
        .O(\register_file_fpga.reg_file_reg [30]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][31]_i_2 
       (.I0(DOADO[31]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(O[2]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [30]),
        .O(\register_file_fpga.reg_file_reg [31]));
  LUT4 #(
    .INIT(16'hE1FF)) 
    \divider_core_serial.div[quotient][31]_i_3 
       (.I0(\execute_engine_reg[ir][14]_rep_0 ),
        .I1(\execute_engine_reg[ir][13]_rep_0 ),
        .I2(Q[0]),
        .I3(DOADO[31]),
        .O(\divider_core_serial.div[quotient][31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][3]_i_1 
       (.I0(DOADO[3]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][4] [2]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [2]),
        .O(\register_file_fpga.reg_file_reg [3]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][4]_i_1 
       (.I0(DOADO[4]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][4] [3]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [3]),
        .O(\register_file_fpga.reg_file_reg [4]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][5]_i_1 
       (.I0(DOADO[5]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][8] [0]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [4]),
        .O(\register_file_fpga.reg_file_reg [5]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][6]_i_1 
       (.I0(DOADO[6]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][8] [1]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [5]),
        .O(\register_file_fpga.reg_file_reg [6]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][7]_i_1 
       (.I0(DOADO[7]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][8] [2]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [6]),
        .O(\register_file_fpga.reg_file_reg [7]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][8]_i_1 
       (.I0(DOADO[8]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][8] [3]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [7]),
        .O(\register_file_fpga.reg_file_reg [8]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][9]_i_1 
       (.I0(DOADO[9]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][12] [0]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [8]),
        .O(\register_file_fpga.reg_file_reg [9]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \execute_engine[ir][31]_i_3 
       (.I0(\trap_ctrl_reg[env_pending]__0 ),
        .I1(\trap_ctrl[cause][4]_i_2_n_0 ),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\execute_engine_reg[state] [2]),
        .I4(\execute_engine_reg[state] [0]),
        .I5(\execute_engine_reg[state] [1]),
        .O(\execute_engine[ir][31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \execute_engine[link_pc][31]_i_1 
       (.I0(\execute_engine_reg[state] [1]),
        .I1(\execute_engine_reg[state] [0]),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\execute_engine_reg[state] [2]),
        .O(\execute_engine[link_pc] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][10]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][10] ),
        .I1(in34[10]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[10]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[10]),
        .O(\execute_engine[next_pc][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][11]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][11] ),
        .I1(in34[11]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[11]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[11]),
        .O(\execute_engine[next_pc][11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][12]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][12] ),
        .I1(in34[12]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[12]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[12]),
        .O(\execute_engine[next_pc][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][13]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][13] ),
        .I1(in34[13]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[13]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[13]),
        .O(\execute_engine[next_pc][13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][14]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][14] ),
        .I1(in34[14]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[14]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[14]),
        .O(\execute_engine[next_pc][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][15]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][15] ),
        .I1(in34[15]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[15]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[15]),
        .O(\execute_engine[next_pc][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][16]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][16] ),
        .I1(in34[16]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[16]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[16]),
        .O(\execute_engine[next_pc][16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][17]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][17] ),
        .I1(in34[17]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[17]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[17]),
        .O(\execute_engine[next_pc][17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][18]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][18] ),
        .I1(in34[18]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[18]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[18]),
        .O(\execute_engine[next_pc][18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][19]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][19] ),
        .I1(in34[19]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[19]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[19]),
        .O(\execute_engine[next_pc][19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB3BF333C808C000)) 
    \execute_engine[next_pc][1]_i_1 
       (.I0(in34[1]),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(alu_add[1]),
        .I4(\execute_engine_reg[state] [0]),
        .I5(in32[1]),
        .O(\execute_engine[next_pc][1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \execute_engine[next_pc][1]_i_3 
       (.I0(curr_pc[2]),
        .I1(\execute_engine_reg[is_ci_n_0_] ),
        .O(\execute_engine[next_pc][1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_engine[next_pc][1]_i_4 
       (.I0(curr_pc[1]),
        .I1(\execute_engine_reg[is_ci_n_0_] ),
        .O(\execute_engine[next_pc][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][20]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][20] ),
        .I1(in34[20]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[20]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[20]),
        .O(\execute_engine[next_pc][20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][21]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][21] ),
        .I1(in34[21]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[21]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[21]),
        .O(\execute_engine[next_pc][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][22]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][22] ),
        .I1(in34[22]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[22]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[22]),
        .O(\execute_engine[next_pc][22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][23]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][23] ),
        .I1(in34[23]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[23]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[23]),
        .O(\execute_engine[next_pc][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][24]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][24] ),
        .I1(in34[24]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[24]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[24]),
        .O(\execute_engine[next_pc][24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][25]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][25] ),
        .I1(in34[25]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[25]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[25]),
        .O(\execute_engine[next_pc][25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][26]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][26] ),
        .I1(in34[26]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[26]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[26]),
        .O(\execute_engine[next_pc][26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][27]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][27] ),
        .I1(in34[27]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[27]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[27]),
        .O(\execute_engine[next_pc][27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][28]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][28] ),
        .I1(in34[28]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[28]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[28]),
        .O(\execute_engine[next_pc][28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][29]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][29] ),
        .I1(in34[29]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[29]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[29]),
        .O(\execute_engine[next_pc][29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFB3BC808)) 
    \execute_engine[next_pc][2]_i_1 
       (.I0(\execute_engine[next_pc][2]_i_2_n_0 ),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(alu_add[2]),
        .I4(in32[2]),
        .O(\execute_engine[next_pc][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \execute_engine[next_pc][2]_i_2 
       (.I0(\trap_ctrl_reg[cause_n_0_][0] ),
        .I1(p_0_in120_in),
        .I2(\csr_reg[mtvec_n_0_][0] ),
        .I3(\csr_reg[mtvec_n_0_][2] ),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in34[2]),
        .O(\execute_engine[next_pc][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][30]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][30] ),
        .I1(in34[30]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[30]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[30]),
        .O(\execute_engine[next_pc][30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0101D050)) 
    \execute_engine[next_pc][31]_i_1 
       (.I0(\execute_engine_reg[state] [1]),
        .I1(\execute_engine_reg[state] [0]),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\FSM_sequential_execute_engine[state][1]_i_3_n_0 ),
        .I4(\execute_engine_reg[state] [2]),
        .O(\execute_engine[next_pc] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][31]_i_2 
       (.I0(\csr_reg[mtvec_n_0_][31] ),
        .I1(in34[31]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[31]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[31]),
        .O(\execute_engine[next_pc][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \execute_engine[next_pc][31]_i_4 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [1]),
        .O(\execute_engine[next_pc][31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \execute_engine[next_pc][31]_i_5 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [1]),
        .I2(\execute_engine_reg[state] [0]),
        .O(\execute_engine[next_pc][31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFB3BC808)) 
    \execute_engine[next_pc][3]_i_1 
       (.I0(\execute_engine[next_pc][3]_i_2_n_0 ),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(alu_add[3]),
        .I4(in32[3]),
        .O(\execute_engine[next_pc][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \execute_engine[next_pc][3]_i_2 
       (.I0(\trap_ctrl_reg[cause_n_0_][1] ),
        .I1(p_0_in120_in),
        .I2(\csr_reg[mtvec_n_0_][0] ),
        .I3(\csr_reg[mtvec_n_0_][3] ),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in34[3]),
        .O(\execute_engine[next_pc][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFB3BC808)) 
    \execute_engine[next_pc][4]_i_1 
       (.I0(\execute_engine[next_pc][4]_i_2_n_0 ),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(alu_add[4]),
        .I4(in32[4]),
        .O(\execute_engine[next_pc][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \execute_engine[next_pc][4]_i_2 
       (.I0(p_1_in15_in),
        .I1(p_0_in120_in),
        .I2(\csr_reg[mtvec_n_0_][0] ),
        .I3(\csr_reg[mtvec_n_0_][4] ),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in34[4]),
        .O(\execute_engine[next_pc][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFB3BC808)) 
    \execute_engine[next_pc][5]_i_1 
       (.I0(\execute_engine[next_pc][5]_i_2_n_0 ),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(alu_add[5]),
        .I4(in32[5]),
        .O(\execute_engine[next_pc][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \execute_engine[next_pc][5]_i_2 
       (.I0(\trap_ctrl_reg[cause_n_0_][3] ),
        .I1(p_0_in120_in),
        .I2(\csr_reg[mtvec_n_0_][0] ),
        .I3(\csr_reg[mtvec_n_0_][5] ),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in34[5]),
        .O(\execute_engine[next_pc][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFB3BC808)) 
    \execute_engine[next_pc][6]_i_1 
       (.I0(\execute_engine[next_pc][6]_i_2_n_0 ),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(alu_add[6]),
        .I4(in32[6]),
        .O(\execute_engine[next_pc][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \execute_engine[next_pc][6]_i_2 
       (.I0(\trap_ctrl_reg[cause_n_0_][4] ),
        .I1(p_0_in120_in),
        .I2(\csr_reg[mtvec_n_0_][0] ),
        .I3(\csr_reg[mtvec_n_0_][6] ),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in34[6]),
        .O(\execute_engine[next_pc][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][7]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][7] ),
        .I1(in34[7]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[7]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[7]),
        .O(\execute_engine[next_pc][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][8]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][8] ),
        .I1(in34[8]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[8]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[8]),
        .O(\execute_engine[next_pc][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][9]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][9] ),
        .I1(in34[9]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[9]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[9]),
        .O(\execute_engine[next_pc][9]_i_1_n_0 ));
  FDCE \execute_engine_reg[ir][0] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_59 ),
        .Q(\execute_engine_reg[ir_n_0_][0] ));
  FDCE \execute_engine_reg[ir][10] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_49 ),
        .Q(\ctrl[rf_rd] [3]));
  FDCE \execute_engine_reg[ir][11] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_48 ),
        .Q(\ctrl[rf_rd] [4]));
  FDCE \execute_engine_reg[ir][12] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_47 ),
        .Q(Q[0]));
  (* ORIG_CELL_NAME = "execute_engine_reg[ir][13]" *) 
  FDCE \execute_engine_reg[ir][13] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_46 ),
        .Q(Q[1]));
  (* ORIG_CELL_NAME = "execute_engine_reg[ir][13]" *) 
  FDCE \execute_engine_reg[ir][13]_rep 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_63 ),
        .Q(\execute_engine_reg[ir][13]_rep_0 ));
  (* ORIG_CELL_NAME = "execute_engine_reg[ir][13]" *) 
  FDCE \execute_engine_reg[ir][13]_rep__0 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_64 ),
        .Q(\execute_engine_reg[ir][13]_rep__0_0 ));
  (* ORIG_CELL_NAME = "execute_engine_reg[ir][14]" *) 
  FDCE \execute_engine_reg[ir][14] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_45 ),
        .Q(Q[2]));
  (* ORIG_CELL_NAME = "execute_engine_reg[ir][14]" *) 
  FDCE \execute_engine_reg[ir][14]_rep 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_61 ),
        .Q(\execute_engine_reg[ir][14]_rep_0 ));
  (* ORIG_CELL_NAME = "execute_engine_reg[ir][14]" *) 
  FDCE \execute_engine_reg[ir][14]_rep__0 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_62 ),
        .Q(\execute_engine_reg[ir][14]_rep__0_0 ));
  FDCE \execute_engine_reg[ir][15] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_44 ),
        .Q(\ctrl[rf_rs1] [0]));
  FDCE \execute_engine_reg[ir][16] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_43 ),
        .Q(\ctrl[rf_rs1] [1]));
  FDCE \execute_engine_reg[ir][17] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_42 ),
        .Q(\ctrl[rf_rs1] [2]));
  FDCE \execute_engine_reg[ir][18] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_41 ),
        .Q(\ctrl[rf_rs1] [3]));
  FDCE \execute_engine_reg[ir][19] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_40 ),
        .Q(\ctrl[rf_rs1] [4]));
  FDCE \execute_engine_reg[ir][1] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_58 ),
        .Q(\execute_engine_reg[ir_n_0_][1] ));
  FDCE \execute_engine_reg[ir][20] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_39 ),
        .Q(Q[3]));
  FDCE \execute_engine_reg[ir][21] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_38 ),
        .Q(Q[4]));
  FDCE \execute_engine_reg[ir][22] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_37 ),
        .Q(Q[5]));
  FDCE \execute_engine_reg[ir][23] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_36 ),
        .Q(Q[6]));
  FDCE \execute_engine_reg[ir][24] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_35 ),
        .Q(Q[7]));
  FDCE \execute_engine_reg[ir][25] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_34 ),
        .Q(\execute_engine_reg[ir_n_0_][25] ));
  FDCE \execute_engine_reg[ir][26] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_33 ),
        .Q(\execute_engine_reg[ir_n_0_][26] ));
  FDCE \execute_engine_reg[ir][27] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_32 ),
        .Q(\execute_engine_reg[ir_n_0_][27] ));
  FDCE \execute_engine_reg[ir][28] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_31 ),
        .Q(\execute_engine_reg[ir_n_0_][28] ));
  FDCE \execute_engine_reg[ir][29] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_30 ),
        .Q(\execute_engine_reg[ir_n_0_][29] ));
  FDCE \execute_engine_reg[ir][2] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_57 ),
        .Q(\execute_engine_reg[ir_n_0_][2] ));
  FDCE \execute_engine_reg[ir][30] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_29 ),
        .Q(\ctrl[ir_funct12] ));
  FDCE \execute_engine_reg[ir][31] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_28 ),
        .Q(\execute_engine_reg[ir_n_0_][31] ));
  FDCE \execute_engine_reg[ir][3] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_56 ),
        .Q(\execute_engine_reg[ir_n_0_][3] ));
  FDCE \execute_engine_reg[ir][4] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_55 ),
        .Q(\execute_engine_reg[ir_n_0_][4] ));
  FDCE \execute_engine_reg[ir][5] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_54 ),
        .Q(\execute_engine_reg[ir_n_0_][5] ));
  FDCE \execute_engine_reg[ir][6] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_53 ),
        .Q(\execute_engine_reg[ir_n_0_][6] ));
  FDCE \execute_engine_reg[ir][7] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_52 ),
        .Q(\ctrl[rf_rd] [0]));
  FDCE \execute_engine_reg[ir][8] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_51 ),
        .Q(\ctrl[rf_rd] [1]));
  FDCE \execute_engine_reg[ir][9] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_50 ),
        .Q(\ctrl[rf_rd] [2]));
  FDCE \execute_engine_reg[is_ci] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__1),
        .Q(\execute_engine_reg[is_ci_n_0_] ));
  FDCE \execute_engine_reg[link_pc][10] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[10]),
        .Q(\execute_engine_reg[link_pc][31]_0 [9]));
  FDCE \execute_engine_reg[link_pc][11] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[11]),
        .Q(\execute_engine_reg[link_pc][31]_0 [10]));
  FDCE \execute_engine_reg[link_pc][12] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[12]),
        .Q(\execute_engine_reg[link_pc][31]_0 [11]));
  FDCE \execute_engine_reg[link_pc][13] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[13]),
        .Q(\execute_engine_reg[link_pc][31]_0 [12]));
  FDCE \execute_engine_reg[link_pc][14] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[14]),
        .Q(\execute_engine_reg[link_pc][31]_0 [13]));
  FDCE \execute_engine_reg[link_pc][15] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[15]),
        .Q(\execute_engine_reg[link_pc][31]_0 [14]));
  FDCE \execute_engine_reg[link_pc][16] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[16]),
        .Q(\execute_engine_reg[link_pc][31]_0 [15]));
  FDCE \execute_engine_reg[link_pc][17] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[17]),
        .Q(\execute_engine_reg[link_pc][31]_0 [16]));
  FDCE \execute_engine_reg[link_pc][18] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[18]),
        .Q(\execute_engine_reg[link_pc][31]_0 [17]));
  FDCE \execute_engine_reg[link_pc][19] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[19]),
        .Q(\execute_engine_reg[link_pc][31]_0 [18]));
  FDCE \execute_engine_reg[link_pc][1] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in),
        .Q(\execute_engine_reg[link_pc][31]_0 [0]));
  FDCE \execute_engine_reg[link_pc][20] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[20]),
        .Q(\execute_engine_reg[link_pc][31]_0 [19]));
  FDCE \execute_engine_reg[link_pc][21] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[21]),
        .Q(\execute_engine_reg[link_pc][31]_0 [20]));
  FDCE \execute_engine_reg[link_pc][22] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[22]),
        .Q(\execute_engine_reg[link_pc][31]_0 [21]));
  FDCE \execute_engine_reg[link_pc][23] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[23]),
        .Q(\execute_engine_reg[link_pc][31]_0 [22]));
  FDCE \execute_engine_reg[link_pc][24] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[24]),
        .Q(\execute_engine_reg[link_pc][31]_0 [23]));
  FDCE \execute_engine_reg[link_pc][25] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[25]),
        .Q(\execute_engine_reg[link_pc][31]_0 [24]));
  FDCE \execute_engine_reg[link_pc][26] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[26]),
        .Q(\execute_engine_reg[link_pc][31]_0 [25]));
  FDCE \execute_engine_reg[link_pc][27] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[27]),
        .Q(\execute_engine_reg[link_pc][31]_0 [26]));
  FDCE \execute_engine_reg[link_pc][28] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[28]),
        .Q(\execute_engine_reg[link_pc][31]_0 [27]));
  FDCE \execute_engine_reg[link_pc][29] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[29]),
        .Q(\execute_engine_reg[link_pc][31]_0 [28]));
  FDCE \execute_engine_reg[link_pc][2] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[2]),
        .Q(\execute_engine_reg[link_pc][31]_0 [1]));
  FDCE \execute_engine_reg[link_pc][30] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[30]),
        .Q(\execute_engine_reg[link_pc][31]_0 [29]));
  FDCE \execute_engine_reg[link_pc][31] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[31]),
        .Q(\execute_engine_reg[link_pc][31]_0 [30]));
  FDCE \execute_engine_reg[link_pc][3] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[3]),
        .Q(\execute_engine_reg[link_pc][31]_0 [2]));
  FDCE \execute_engine_reg[link_pc][4] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[4]),
        .Q(\execute_engine_reg[link_pc][31]_0 [3]));
  FDCE \execute_engine_reg[link_pc][5] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[5]),
        .Q(\execute_engine_reg[link_pc][31]_0 [4]));
  FDCE \execute_engine_reg[link_pc][6] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[6]),
        .Q(\execute_engine_reg[link_pc][31]_0 [5]));
  FDCE \execute_engine_reg[link_pc][7] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[7]),
        .Q(\execute_engine_reg[link_pc][31]_0 [6]));
  FDCE \execute_engine_reg[link_pc][8] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[8]),
        .Q(\execute_engine_reg[link_pc][31]_0 [7]));
  FDCE \execute_engine_reg[link_pc][9] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[9]),
        .Q(\execute_engine_reg[link_pc][31]_0 [8]));
  FDCE \execute_engine_reg[next_pc][10] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][10]_i_1_n_0 ),
        .Q(p_0_in__0[10]));
  FDCE \execute_engine_reg[next_pc][11] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][11]_i_1_n_0 ),
        .Q(p_0_in__0[11]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][11]_i_2 
       (.CI(\execute_engine_reg[next_pc][7]_i_2_n_0 ),
        .CO({\execute_engine_reg[next_pc][11]_i_2_n_0 ,\execute_engine_reg[next_pc][11]_i_2_n_1 ,\execute_engine_reg[next_pc][11]_i_2_n_2 ,\execute_engine_reg[next_pc][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in34[11:8]),
        .S(curr_pc[11:8]));
  FDCE \execute_engine_reg[next_pc][12] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][12]_i_1_n_0 ),
        .Q(p_0_in__0[12]));
  FDCE \execute_engine_reg[next_pc][13] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][13]_i_1_n_0 ),
        .Q(p_0_in__0[13]));
  FDCE \execute_engine_reg[next_pc][14] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][14]_i_1_n_0 ),
        .Q(p_0_in__0[14]));
  FDCE \execute_engine_reg[next_pc][15] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][15]_i_1_n_0 ),
        .Q(p_0_in__0[15]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][15]_i_2 
       (.CI(\execute_engine_reg[next_pc][11]_i_2_n_0 ),
        .CO({\execute_engine_reg[next_pc][15]_i_2_n_0 ,\execute_engine_reg[next_pc][15]_i_2_n_1 ,\execute_engine_reg[next_pc][15]_i_2_n_2 ,\execute_engine_reg[next_pc][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in34[15:12]),
        .S(curr_pc[15:12]));
  FDCE \execute_engine_reg[next_pc][16] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][16]_i_1_n_0 ),
        .Q(p_0_in__0[16]));
  FDCE \execute_engine_reg[next_pc][17] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][17]_i_1_n_0 ),
        .Q(p_0_in__0[17]));
  FDCE \execute_engine_reg[next_pc][18] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][18]_i_1_n_0 ),
        .Q(p_0_in__0[18]));
  FDCE \execute_engine_reg[next_pc][19] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][19]_i_1_n_0 ),
        .Q(p_0_in__0[19]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][19]_i_2 
       (.CI(\execute_engine_reg[next_pc][15]_i_2_n_0 ),
        .CO({\execute_engine_reg[next_pc][19]_i_2_n_0 ,\execute_engine_reg[next_pc][19]_i_2_n_1 ,\execute_engine_reg[next_pc][19]_i_2_n_2 ,\execute_engine_reg[next_pc][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in34[19:16]),
        .S(curr_pc[19:16]));
  FDCE \execute_engine_reg[next_pc][1] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][1]_i_1_n_0 ),
        .Q(p_0_in));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][1]_i_2 
       (.CI(1'b0),
        .CO({\execute_engine_reg[next_pc][1]_i_2_n_0 ,\execute_engine_reg[next_pc][1]_i_2_n_1 ,\execute_engine_reg[next_pc][1]_i_2_n_2 ,\execute_engine_reg[next_pc][1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,curr_pc[2:1],1'b0}),
        .O({in34[3:1],\NLW_execute_engine_reg[next_pc][1]_i_2_O_UNCONNECTED [0]}),
        .S({curr_pc[3],\execute_engine[next_pc][1]_i_3_n_0 ,\execute_engine[next_pc][1]_i_4_n_0 ,1'b0}));
  FDCE \execute_engine_reg[next_pc][20] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][20]_i_1_n_0 ),
        .Q(p_0_in__0[20]));
  FDCE \execute_engine_reg[next_pc][21] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][21]_i_1_n_0 ),
        .Q(p_0_in__0[21]));
  FDCE \execute_engine_reg[next_pc][22] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][22]_i_1_n_0 ),
        .Q(p_0_in__0[22]));
  FDCE \execute_engine_reg[next_pc][23] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][23]_i_1_n_0 ),
        .Q(p_0_in__0[23]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][23]_i_2 
       (.CI(\execute_engine_reg[next_pc][19]_i_2_n_0 ),
        .CO({\execute_engine_reg[next_pc][23]_i_2_n_0 ,\execute_engine_reg[next_pc][23]_i_2_n_1 ,\execute_engine_reg[next_pc][23]_i_2_n_2 ,\execute_engine_reg[next_pc][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in34[23:20]),
        .S(curr_pc[23:20]));
  FDCE \execute_engine_reg[next_pc][24] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][24]_i_1_n_0 ),
        .Q(p_0_in__0[24]));
  FDCE \execute_engine_reg[next_pc][25] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][25]_i_1_n_0 ),
        .Q(p_0_in__0[25]));
  FDCE \execute_engine_reg[next_pc][26] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][26]_i_1_n_0 ),
        .Q(p_0_in__0[26]));
  FDCE \execute_engine_reg[next_pc][27] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][27]_i_1_n_0 ),
        .Q(p_0_in__0[27]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][27]_i_2 
       (.CI(\execute_engine_reg[next_pc][23]_i_2_n_0 ),
        .CO({\execute_engine_reg[next_pc][27]_i_2_n_0 ,\execute_engine_reg[next_pc][27]_i_2_n_1 ,\execute_engine_reg[next_pc][27]_i_2_n_2 ,\execute_engine_reg[next_pc][27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in34[27:24]),
        .S(curr_pc[27:24]));
  FDCE \execute_engine_reg[next_pc][28] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][28]_i_1_n_0 ),
        .Q(p_0_in__0[28]));
  FDCE \execute_engine_reg[next_pc][29] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][29]_i_1_n_0 ),
        .Q(p_0_in__0[29]));
  FDCE \execute_engine_reg[next_pc][2] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][2]_i_1_n_0 ),
        .Q(p_0_in__0[2]));
  FDCE \execute_engine_reg[next_pc][30] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][30]_i_1_n_0 ),
        .Q(p_0_in__0[30]));
  FDCE \execute_engine_reg[next_pc][31] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][31]_i_2_n_0 ),
        .Q(p_0_in__0[31]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][31]_i_3 
       (.CI(\execute_engine_reg[next_pc][27]_i_2_n_0 ),
        .CO({\NLW_execute_engine_reg[next_pc][31]_i_3_CO_UNCONNECTED [3],\execute_engine_reg[next_pc][31]_i_3_n_1 ,\execute_engine_reg[next_pc][31]_i_3_n_2 ,\execute_engine_reg[next_pc][31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in34[31:28]),
        .S(curr_pc[31:28]));
  FDCE \execute_engine_reg[next_pc][3] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][3]_i_1_n_0 ),
        .Q(p_0_in__0[3]));
  FDCE \execute_engine_reg[next_pc][4] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][4]_i_1_n_0 ),
        .Q(p_0_in__0[4]));
  FDCE \execute_engine_reg[next_pc][5] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][5]_i_1_n_0 ),
        .Q(p_0_in__0[5]));
  FDCE \execute_engine_reg[next_pc][6] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][6]_i_1_n_0 ),
        .Q(p_0_in__0[6]));
  FDCE \execute_engine_reg[next_pc][7] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][7]_i_1_n_0 ),
        .Q(p_0_in__0[7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][7]_i_2 
       (.CI(\execute_engine_reg[next_pc][1]_i_2_n_0 ),
        .CO({\execute_engine_reg[next_pc][7]_i_2_n_0 ,\execute_engine_reg[next_pc][7]_i_2_n_1 ,\execute_engine_reg[next_pc][7]_i_2_n_2 ,\execute_engine_reg[next_pc][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in34[7:4]),
        .S(curr_pc[7:4]));
  FDCE \execute_engine_reg[next_pc][8] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][8]_i_1_n_0 ),
        .Q(p_0_in__0[8]));
  FDCE \execute_engine_reg[next_pc][9] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][9]_i_1_n_0 ),
        .Q(p_0_in__0[9]));
  FDCE \execute_engine_reg[pc][10] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[10]),
        .Q(curr_pc[10]));
  FDCE \execute_engine_reg[pc][11] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[11]),
        .Q(curr_pc[11]));
  FDCE \execute_engine_reg[pc][12] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[12]),
        .Q(curr_pc[12]));
  FDCE \execute_engine_reg[pc][13] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[13]),
        .Q(curr_pc[13]));
  FDCE \execute_engine_reg[pc][14] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[14]),
        .Q(curr_pc[14]));
  FDCE \execute_engine_reg[pc][15] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[15]),
        .Q(curr_pc[15]));
  FDCE \execute_engine_reg[pc][16] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[16]),
        .Q(curr_pc[16]));
  FDCE \execute_engine_reg[pc][17] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[17]),
        .Q(curr_pc[17]));
  FDCE \execute_engine_reg[pc][18] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[18]),
        .Q(curr_pc[18]));
  FDCE \execute_engine_reg[pc][19] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[19]),
        .Q(curr_pc[19]));
  FDCE \execute_engine_reg[pc][1] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in),
        .Q(curr_pc[1]));
  FDCE \execute_engine_reg[pc][20] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[20]),
        .Q(curr_pc[20]));
  FDCE \execute_engine_reg[pc][21] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[21]),
        .Q(curr_pc[21]));
  FDCE \execute_engine_reg[pc][22] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[22]),
        .Q(curr_pc[22]));
  FDCE \execute_engine_reg[pc][23] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[23]),
        .Q(curr_pc[23]));
  FDCE \execute_engine_reg[pc][24] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[24]),
        .Q(curr_pc[24]));
  FDCE \execute_engine_reg[pc][25] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[25]),
        .Q(curr_pc[25]));
  FDCE \execute_engine_reg[pc][26] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[26]),
        .Q(curr_pc[26]));
  FDCE \execute_engine_reg[pc][27] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[27]),
        .Q(curr_pc[27]));
  FDCE \execute_engine_reg[pc][28] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[28]),
        .Q(curr_pc[28]));
  FDCE \execute_engine_reg[pc][29] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[29]),
        .Q(curr_pc[29]));
  FDCE \execute_engine_reg[pc][2] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[2]),
        .Q(curr_pc[2]));
  FDCE \execute_engine_reg[pc][30] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[30]),
        .Q(curr_pc[30]));
  FDCE \execute_engine_reg[pc][31] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[31]),
        .Q(curr_pc[31]));
  FDCE \execute_engine_reg[pc][3] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[3]),
        .Q(curr_pc[3]));
  FDCE \execute_engine_reg[pc][4] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[4]),
        .Q(curr_pc[4]));
  FDCE \execute_engine_reg[pc][5] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[5]),
        .Q(curr_pc[5]));
  FDCE \execute_engine_reg[pc][6] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[6]),
        .Q(curr_pc[6]));
  FDCE \execute_engine_reg[pc][7] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[7]),
        .Q(curr_pc[7]));
  FDCE \execute_engine_reg[pc][8] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[8]),
        .Q(curr_pc[8]));
  FDCE \execute_engine_reg[pc][9] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[9]),
        .Q(curr_pc[9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][10]_i_1 
       (.I0(plusOp[10]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[10]),
        .O(\fetch_engine[pc][10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][11]_i_1 
       (.I0(plusOp[11]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[11]),
        .O(\fetch_engine[pc][11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][12]_i_1 
       (.I0(plusOp[12]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[12]),
        .O(\fetch_engine[pc][12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][13]_i_1 
       (.I0(plusOp[13]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[13]),
        .O(\fetch_engine[pc][13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][14]_i_1 
       (.I0(plusOp[14]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[14]),
        .O(\fetch_engine[pc][14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][15]_i_1 
       (.I0(plusOp[15]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[15]),
        .O(\fetch_engine[pc][15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][16]_i_1 
       (.I0(plusOp[16]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[16]),
        .O(\fetch_engine[pc][16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][17]_i_1 
       (.I0(plusOp[17]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[17]),
        .O(\fetch_engine[pc][17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][18]_i_1 
       (.I0(plusOp[18]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[18]),
        .O(\fetch_engine[pc][18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][19]_i_1 
       (.I0(plusOp[19]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[19]),
        .O(\fetch_engine[pc][19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \fetch_engine[pc][1]_i_1 
       (.I0(p_0_in),
        .I1(\fetch_engine_reg[state] [0]),
        .I2(\fetch_engine_reg[state] [1]),
        .O(\fetch_engine[pc][1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][20]_i_1 
       (.I0(plusOp[20]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[20]),
        .O(\fetch_engine[pc][20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][21]_i_1 
       (.I0(plusOp[21]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[21]),
        .O(\fetch_engine[pc][21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][22]_i_1 
       (.I0(plusOp[22]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[22]),
        .O(\fetch_engine[pc][22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][23]_i_1 
       (.I0(plusOp[23]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[23]),
        .O(\fetch_engine[pc][23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][24]_i_1 
       (.I0(plusOp[24]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[24]),
        .O(\fetch_engine[pc][24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][25]_i_1 
       (.I0(plusOp[25]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[25]),
        .O(\fetch_engine[pc][25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][26]_i_1 
       (.I0(plusOp[26]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[26]),
        .O(\fetch_engine[pc][26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][27]_i_1 
       (.I0(plusOp[27]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[27]),
        .O(\fetch_engine[pc][27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][28]_i_1 
       (.I0(plusOp[28]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[28]),
        .O(\fetch_engine[pc][28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][29]_i_1 
       (.I0(plusOp[29]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[29]),
        .O(\fetch_engine[pc][29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][2]_i_1 
       (.I0(plusOp[2]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[2]),
        .O(\fetch_engine[pc][2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][30]_i_1 
       (.I0(plusOp[30]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[30]),
        .O(\fetch_engine[pc][30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF0031FF)) 
    \fetch_engine[pc][31]_i_1 
       (.I0(arbiter_req_reg),
        .I1(\imem_rom.rdata_reg_0_31 ),
        .I2(\main_rsp[err] ),
        .I3(\fetch_engine_reg[state] [1]),
        .I4(\fetch_engine_reg[state] [0]),
        .O(\fetch_engine[pc] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][31]_i_2 
       (.I0(plusOp[31]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[31]),
        .O(\fetch_engine[pc][31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][3]_i_1 
       (.I0(plusOp[3]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[3]),
        .O(\fetch_engine[pc][3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][4]_i_1 
       (.I0(plusOp[4]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[4]),
        .O(\fetch_engine[pc][4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fetch_engine[pc][4]_i_3 
       (.I0(\fetch_engine_reg[pc][31]_1 [0]),
        .O(\fetch_engine[pc][4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][5]_i_1 
       (.I0(plusOp[5]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[5]),
        .O(\fetch_engine[pc][5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][6]_i_1 
       (.I0(plusOp[6]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[6]),
        .O(\fetch_engine[pc][6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][7]_i_1 
       (.I0(plusOp[7]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[7]),
        .O(\fetch_engine[pc][7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][8]_i_1 
       (.I0(plusOp[8]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[8]),
        .O(\fetch_engine[pc][8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][9]_i_1 
       (.I0(plusOp[9]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[9]),
        .O(\fetch_engine[pc][9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h54)) 
    \fetch_engine[restart]_i_1 
       (.I0(\FSM_sequential_fetch_engine[state][0]_i_2_n_0 ),
        .I1(\fetch_engine_reg[state] [0]),
        .I2(\fetch_engine_reg[state] [1]),
        .O(\fetch_engine[restart] ));
  FDCE \fetch_engine_reg[pc][10] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][10]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_1 [8]));
  FDCE \fetch_engine_reg[pc][11] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][11]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_1 [9]));
  FDCE \fetch_engine_reg[pc][12] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][12]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_1 [10]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][12]_i_2 
       (.CI(\fetch_engine_reg[pc][8]_i_2_n_0 ),
        .CO({\fetch_engine_reg[pc][12]_i_2_n_0 ,\fetch_engine_reg[pc][12]_i_2_n_1 ,\fetch_engine_reg[pc][12]_i_2_n_2 ,\fetch_engine_reg[pc][12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[12:9]),
        .S(\fetch_engine_reg[pc][31]_1 [10:7]));
  FDCE \fetch_engine_reg[pc][13] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][13]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_1 [11]));
  FDCE \fetch_engine_reg[pc][14] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][14]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_1 [12]));
  FDCE \fetch_engine_reg[pc][15] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][15]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_1 [13]));
  FDCE \fetch_engine_reg[pc][16] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][16]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_1 [14]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][16]_i_2 
       (.CI(\fetch_engine_reg[pc][12]_i_2_n_0 ),
        .CO({\fetch_engine_reg[pc][16]_i_2_n_0 ,\fetch_engine_reg[pc][16]_i_2_n_1 ,\fetch_engine_reg[pc][16]_i_2_n_2 ,\fetch_engine_reg[pc][16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[16:13]),
        .S(\fetch_engine_reg[pc][31]_1 [14:11]));
  FDCE \fetch_engine_reg[pc][17] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][17]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_1 [15]));
  FDCE \fetch_engine_reg[pc][18] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][18]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_1 [16]));
  FDCE \fetch_engine_reg[pc][19] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][19]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_1 [17]));
  FDCE \fetch_engine_reg[pc][1] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][1]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc_n_0_][1] ));
  FDCE \fetch_engine_reg[pc][20] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][20]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_1 [18]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][20]_i_2 
       (.CI(\fetch_engine_reg[pc][16]_i_2_n_0 ),
        .CO({\fetch_engine_reg[pc][20]_i_2_n_0 ,\fetch_engine_reg[pc][20]_i_2_n_1 ,\fetch_engine_reg[pc][20]_i_2_n_2 ,\fetch_engine_reg[pc][20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[20:17]),
        .S(\fetch_engine_reg[pc][31]_1 [18:15]));
  FDCE \fetch_engine_reg[pc][21] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][21]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_1 [19]));
  FDCE \fetch_engine_reg[pc][22] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][22]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_1 [20]));
  FDCE \fetch_engine_reg[pc][23] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][23]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_1 [21]));
  FDCE \fetch_engine_reg[pc][24] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][24]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_1 [22]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][24]_i_2 
       (.CI(\fetch_engine_reg[pc][20]_i_2_n_0 ),
        .CO({\fetch_engine_reg[pc][24]_i_2_n_0 ,\fetch_engine_reg[pc][24]_i_2_n_1 ,\fetch_engine_reg[pc][24]_i_2_n_2 ,\fetch_engine_reg[pc][24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[24:21]),
        .S(\fetch_engine_reg[pc][31]_1 [22:19]));
  FDCE \fetch_engine_reg[pc][25] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][25]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_1 [23]));
  FDCE \fetch_engine_reg[pc][26] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][26]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_1 [24]));
  FDCE \fetch_engine_reg[pc][27] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][27]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_1 [25]));
  FDCE \fetch_engine_reg[pc][28] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][28]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_1 [26]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][28]_i_2 
       (.CI(\fetch_engine_reg[pc][24]_i_2_n_0 ),
        .CO({\fetch_engine_reg[pc][28]_i_2_n_0 ,\fetch_engine_reg[pc][28]_i_2_n_1 ,\fetch_engine_reg[pc][28]_i_2_n_2 ,\fetch_engine_reg[pc][28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[28:25]),
        .S(\fetch_engine_reg[pc][31]_1 [26:23]));
  FDCE \fetch_engine_reg[pc][29] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][29]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_1 [27]));
  FDCE \fetch_engine_reg[pc][2] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][2]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_1 [0]));
  FDCE \fetch_engine_reg[pc][30] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][30]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_1 [28]));
  FDCE \fetch_engine_reg[pc][31] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][31]_i_2_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_1 [29]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][31]_i_3 
       (.CI(\fetch_engine_reg[pc][28]_i_2_n_0 ),
        .CO({\NLW_fetch_engine_reg[pc][31]_i_3_CO_UNCONNECTED [3:2],\fetch_engine_reg[pc][31]_i_3_n_2 ,\fetch_engine_reg[pc][31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_fetch_engine_reg[pc][31]_i_3_O_UNCONNECTED [3],plusOp[31:29]}),
        .S({1'b0,\fetch_engine_reg[pc][31]_1 [29:27]}));
  FDCE \fetch_engine_reg[pc][3] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][3]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_1 [1]));
  FDCE \fetch_engine_reg[pc][4] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][4]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_1 [2]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][4]_i_2 
       (.CI(1'b0),
        .CO({\fetch_engine_reg[pc][4]_i_2_n_0 ,\fetch_engine_reg[pc][4]_i_2_n_1 ,\fetch_engine_reg[pc][4]_i_2_n_2 ,\fetch_engine_reg[pc][4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\fetch_engine_reg[pc][31]_1 [0],1'b0}),
        .O({plusOp[4:2],\NLW_fetch_engine_reg[pc][4]_i_2_O_UNCONNECTED [0]}),
        .S({\fetch_engine_reg[pc][31]_1 [2:1],\fetch_engine[pc][4]_i_3_n_0 ,\fetch_engine_reg[pc_n_0_][1] }));
  FDCE \fetch_engine_reg[pc][5] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][5]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_1 [3]));
  FDCE \fetch_engine_reg[pc][6] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][6]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_1 [4]));
  FDCE \fetch_engine_reg[pc][7] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][7]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_1 [5]));
  FDCE \fetch_engine_reg[pc][8] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][8]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_1 [6]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][8]_i_2 
       (.CI(\fetch_engine_reg[pc][4]_i_2_n_0 ),
        .CO({\fetch_engine_reg[pc][8]_i_2_n_0 ,\fetch_engine_reg[pc][8]_i_2_n_1 ,\fetch_engine_reg[pc][8]_i_2_n_2 ,\fetch_engine_reg[pc][8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:5]),
        .S(\fetch_engine_reg[pc][31]_1 [6:3]));
  FDCE \fetch_engine_reg[pc][9] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][9]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_1 [7]));
  FDPE \fetch_engine_reg[restart] 
       (.C(clk),
        .CE(1'b1),
        .D(\fetch_engine[restart] ),
        .PRE(rstn_sys),
        .Q(\fetch_engine_reg[restart]__0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE5)) 
    i__carry__7_i_2
       (.I0(Q[2]),
        .I1(\execute_engine_reg[ir][13]_rep_0 ),
        .I2(Q[0]),
        .O(\execute_engine_reg[ir][14]_0 ));
  LUT5 #(
    .INIT(32'h56000000)) 
    i__carry_i_1__0
       (.I0(Q[0]),
        .I1(\execute_engine_reg[ir][13]_rep_0 ),
        .I2(Q[2]),
        .I3(cp_valid_1),
        .I4(\multiplier_core_serial.mul_reg[prod][30] [0]),
        .O(DI));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h02A8)) 
    i__carry_i_6
       (.I0(cp_valid_1),
        .I1(Q[2]),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .O(\FSM_onehot_ctrl_reg[state][1] ));
  LUT3 #(
    .INIT(8'hE2)) 
    \imem_rom.rdata_reg_0_0_i_3 
       (.I0(\fetch_engine_reg[pc][31]_1 [12]),
        .I1(\imem_rom.rdata_reg_0_31 ),
        .I2(\csr_reg[mtval][31]_0 [14]),
        .O(\fetch_engine_reg[pc][14]_0 [1]));
  LUT3 #(
    .INIT(8'hE2)) 
    \imem_rom.rdata_reg_0_0_i_4 
       (.I0(\fetch_engine_reg[pc][31]_1 [11]),
        .I1(\imem_rom.rdata_reg_0_31 ),
        .I2(\csr_reg[mtval][31]_0 [13]),
        .O(\fetch_engine_reg[pc][14]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF04550400)) 
    \imm_o[0]_i_1 
       (.I0(\imm_o[0]_i_2_n_0 ),
        .I1(\ctrl[rf_rd] [0]),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .I4(Q[3]),
        .I5(\imm_o[0]_i_3_n_0 ),
        .O(\imm_o[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \imm_o[0]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .O(\imm_o[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hAA28A2A8)) 
    \imm_o[0]_i_3 
       (.I0(Q[3]),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \imm_o[10]_i_1 
       (.I0(\ctrl[ir_funct12] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \imm_o[11]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][31] ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .I2(Q[3]),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\imm_o[11]_i_2_n_0 ),
        .I5(\imm_o[11]_i_3_n_0 ),
        .O(\imm_o[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h53030000)) 
    \imm_o[11]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .O(\imm_o[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABAAAAAAA8AAAAA)) 
    \imm_o[11]_i_3 
       (.I0(\execute_engine_reg[ir_n_0_][31] ),
        .I1(\execute_engine_reg[ir_n_0_][4] ),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][5] ),
        .I5(\ctrl[rf_rd] [0]),
        .O(\imm_o[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[12]_i_1 
       (.I0(Q[0]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[13]_i_1 
       (.I0(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[14]_i_1 
       (.I0(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[15]_i_1 
       (.I0(\ctrl[rf_rs1] [0]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[16]_i_1 
       (.I0(\ctrl[rf_rs1] [1]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[17]_i_1 
       (.I0(\ctrl[rf_rs1] [2]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[18]_i_1 
       (.I0(\ctrl[rf_rs1] [3]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[19]_i_1 
       (.I0(\ctrl[rf_rs1] [4]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h000A8000)) 
    \imm_o[19]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][2] ),
        .I1(\execute_engine_reg[ir_n_0_][5] ),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .O(\imm_o[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \imm_o[1]_i_1 
       (.I0(Q[4]),
        .I1(\imm_o[4]_i_2_n_0 ),
        .I2(\ctrl[rf_rd] [1]),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .O(\imm_o[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[20]_i_1 
       (.I0(Q[3]),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[21]_i_1 
       (.I0(Q[4]),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[22]_i_1 
       (.I0(Q[5]),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[23]_i_1 
       (.I0(Q[6]),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[24]_i_1 
       (.I0(Q[7]),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[25]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][25] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[26]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[27]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[28]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][28] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[29]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][29] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \imm_o[2]_i_1 
       (.I0(Q[5]),
        .I1(\imm_o[4]_i_2_n_0 ),
        .I2(\ctrl[rf_rd] [2]),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .O(\imm_o[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[30]_i_1 
       (.I0(\ctrl[ir_funct12] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \imm_o[3]_i_1 
       (.I0(Q[6]),
        .I1(\imm_o[4]_i_2_n_0 ),
        .I2(\ctrl[rf_rd] [3]),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .O(\imm_o[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \imm_o[4]_i_1 
       (.I0(Q[7]),
        .I1(\imm_o[4]_i_2_n_0 ),
        .I2(\ctrl[rf_rd] [4]),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .O(\imm_o[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hFFFFAFF3)) 
    \imm_o[4]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][6] ),
        .I1(\execute_engine_reg[ir_n_0_][5] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .I4(\execute_engine_reg[ir_n_0_][3] ),
        .O(\imm_o[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \imm_o[5]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][25] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \imm_o[6]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \imm_o[7]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \imm_o[8]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][28] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \imm_o[9]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][29] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[9]_i_1_n_0 ));
  FDCE \imm_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[0]_i_1_n_0 ),
        .Q(imm[0]));
  FDCE \imm_o_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[10]_i_1_n_0 ),
        .Q(imm[10]));
  FDCE \imm_o_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[11]_i_1_n_0 ),
        .Q(imm[11]));
  FDCE \imm_o_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[12]_i_1_n_0 ),
        .Q(imm[12]));
  FDCE \imm_o_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[13]_i_1_n_0 ),
        .Q(imm[13]));
  FDCE \imm_o_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[14]_i_1_n_0 ),
        .Q(imm[14]));
  FDCE \imm_o_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[15]_i_1_n_0 ),
        .Q(imm[15]));
  FDCE \imm_o_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[16]_i_1_n_0 ),
        .Q(imm[16]));
  FDCE \imm_o_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[17]_i_1_n_0 ),
        .Q(imm[17]));
  FDCE \imm_o_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[18]_i_1_n_0 ),
        .Q(imm[18]));
  FDCE \imm_o_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[19]_i_1_n_0 ),
        .Q(imm[19]));
  FDCE \imm_o_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[1]_i_1_n_0 ),
        .Q(imm[1]));
  FDCE \imm_o_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[20]_i_1_n_0 ),
        .Q(imm[20]));
  FDCE \imm_o_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[21]_i_1_n_0 ),
        .Q(imm[21]));
  FDCE \imm_o_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[22]_i_1_n_0 ),
        .Q(imm[22]));
  FDCE \imm_o_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[23]_i_1_n_0 ),
        .Q(imm[23]));
  FDCE \imm_o_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[24]_i_1_n_0 ),
        .Q(imm[24]));
  FDCE \imm_o_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[25]_i_1_n_0 ),
        .Q(imm[25]));
  FDCE \imm_o_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[26]_i_1_n_0 ),
        .Q(imm[26]));
  FDCE \imm_o_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[27]_i_1_n_0 ),
        .Q(imm[27]));
  FDCE \imm_o_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[28]_i_1_n_0 ),
        .Q(imm[28]));
  FDCE \imm_o_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[29]_i_1_n_0 ),
        .Q(imm[29]));
  FDCE \imm_o_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[2]_i_1_n_0 ),
        .Q(imm[2]));
  FDCE \imm_o_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[30]_i_1_n_0 ),
        .Q(imm[30]));
  FDCE \imm_o_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[ir_n_0_][31] ),
        .Q(imm[31]));
  FDCE \imm_o_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[3]_i_1_n_0 ),
        .Q(imm[3]));
  FDCE \imm_o_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[4]_i_1_n_0 ),
        .Q(imm[4]));
  FDCE \imm_o_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[5]_i_1_n_0 ),
        .Q(imm[5]));
  FDCE \imm_o_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[6]_i_1_n_0 ),
        .Q(imm[6]));
  FDCE \imm_o_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[7]_i_1_n_0 ),
        .Q(imm[7]));
  FDCE \imm_o_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[8]_i_1_n_0 ),
        .Q(imm[8]));
  FDCE \imm_o_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[9]_i_1_n_0 ),
        .Q(imm[9]));
  FDCE \issue_engine_enabled.issue_engine_reg[align] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_27 ),
        .Q(\issue_engine_enabled.issue_engine_reg[align]__0 ));
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \keeper[halt]_i_11 
       (.I0(\fetch_engine_reg[pc][31]_1 [11]),
        .I1(\csr_reg[mtval][31]_0 [13]),
        .I2(\fetch_engine_reg[pc][31]_1 [23]),
        .I3(\imem_rom.rdata_reg_0_31 ),
        .I4(\csr_reg[mtval][31]_0 [25]),
        .O(\fetch_engine_reg[pc][13]_0 ));
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \keeper[halt]_i_12 
       (.I0(\fetch_engine_reg[pc][31]_1 [26]),
        .I1(\csr_reg[mtval][31]_0 [28]),
        .I2(\fetch_engine_reg[pc][31]_1 [17]),
        .I3(\imem_rom.rdata_reg_0_31 ),
        .I4(\csr_reg[mtval][31]_0 [19]),
        .O(\fetch_engine_reg[pc][28]_0 ));
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \keeper[halt]_i_13 
       (.I0(\fetch_engine_reg[pc][31]_1 [18]),
        .I1(\csr_reg[mtval][31]_0 [20]),
        .I2(\fetch_engine_reg[pc][31]_1 [27]),
        .I3(\imem_rom.rdata_reg_0_31 ),
        .I4(\csr_reg[mtval][31]_0 [29]),
        .O(\fetch_engine_reg[pc][20]_1 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \keeper[halt]_i_14 
       (.I0(\fetch_engine_reg[pc][31]_1 [18]),
        .I1(\csr_reg[mtval][31]_0 [20]),
        .I2(\fetch_engine_reg[pc][31]_1 [19]),
        .I3(\imem_rom.rdata_reg_0_31 ),
        .I4(\csr_reg[mtval][31]_0 [21]),
        .O(\keeper[halt]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \keeper[halt]_i_15 
       (.I0(\fetch_engine_reg[pc][31]_1 [15]),
        .I1(\csr_reg[mtval][31]_0 [17]),
        .I2(\fetch_engine_reg[pc][31]_1 [20]),
        .I3(\imem_rom.rdata_reg_0_31 ),
        .I4(\csr_reg[mtval][31]_0 [22]),
        .O(\keeper[halt]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    \keeper[halt]_i_16 
       (.I0(\fetch_engine_reg[pc][31]_1 [16]),
        .I1(\csr_reg[mtval][31]_0 [18]),
        .I2(\fetch_engine_reg[pc][31]_1 [17]),
        .I3(\imem_rom.rdata_reg_0_31 ),
        .I4(\csr_reg[mtval][31]_0 [19]),
        .O(\keeper[halt]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \keeper[halt]_i_17 
       (.I0(\fetch_engine_reg[pc][31]_1 [25]),
        .I1(\csr_reg[mtval][31]_0 [27]),
        .I2(\fetch_engine_reg[pc][31]_1 [26]),
        .I3(\imem_rom.rdata_reg_0_31 ),
        .I4(\csr_reg[mtval][31]_0 [28]),
        .O(\keeper[halt]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \keeper[halt]_i_18 
       (.I0(\fetch_engine_reg[pc][31]_1 [22]),
        .I1(\csr_reg[mtval][31]_0 [24]),
        .I2(\fetch_engine_reg[pc][31]_1 [23]),
        .I3(\imem_rom.rdata_reg_0_31 ),
        .I4(\csr_reg[mtval][31]_0 [25]),
        .O(\keeper[halt]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \keeper[halt]_i_6 
       (.I0(\keeper[halt]_i_14_n_0 ),
        .I1(\keeper[halt]_i_15_n_0 ),
        .I2(\keeper[halt]_i_16_n_0 ),
        .I3(\keeper[halt]_i_17_n_0 ),
        .I4(m_axi_araddr[0]),
        .I5(\keeper[halt]_i_18_n_0 ),
        .O(\fetch_engine_reg[pc][20]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    \keeper[halt]_i_7 
       (.I0(\csr_reg[mtval][31]_0 [31]),
        .I1(\imem_rom.rdata_reg_0_31 ),
        .I2(\fetch_engine_reg[pc][31]_1 [29]),
        .I3(\csr_reg[mtval][31]_0 [30]),
        .I4(\fetch_engine_reg[pc][31]_1 [28]),
        .I5(\fetch_engine_reg[pc][23]_0 ),
        .O(\mar_reg[31]_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \keeper[halt]_i_8 
       (.I0(\fetch_engine_reg[pc][31]_1 [21]),
        .I1(\csr_reg[mtval][31]_0 [23]),
        .I2(\fetch_engine_reg[pc][31]_1 [27]),
        .I3(\imem_rom.rdata_reg_0_31 ),
        .I4(\csr_reg[mtval][31]_0 [29]),
        .O(\fetch_engine_reg[pc][23]_0 ));
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \keeper[halt]_i_9 
       (.I0(\fetch_engine_reg[pc][31]_1 [29]),
        .I1(\csr_reg[mtval][31]_0 [31]),
        .I2(\fetch_engine_reg[pc][31]_1 [12]),
        .I3(\imem_rom.rdata_reg_0_31 ),
        .I4(\csr_reg[mtval][31]_0 [14]),
        .O(\fetch_engine_reg[pc][31]_0 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \m_axi_araddr[13]_INST_0 
       (.I0(\fetch_engine_reg[pc][31]_1 [11]),
        .I1(\imem_rom.rdata_reg_0_31 ),
        .I2(\csr_reg[mtval][31]_0 [13]),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'hE2)) 
    \m_axi_araddr[14]_INST_0 
       (.I0(\fetch_engine_reg[pc][31]_1 [12]),
        .I1(\imem_rom.rdata_reg_0_31 ),
        .I2(\csr_reg[mtval][31]_0 [14]),
        .O(ADDRARDADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \m_axi_araddr[18]_INST_0 
       (.I0(\fetch_engine_reg[pc][31]_1 [16]),
        .I1(\imem_rom.rdata_reg_0_31 ),
        .I2(\csr_reg[mtval][31]_0 [18]),
        .O(\fetch_engine_reg[pc][18]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \m_axi_araddr[31]_INST_0_i_3 
       (.I0(\fetch_engine_reg[state] [0]),
        .I1(\fetch_engine_reg[state] [1]),
        .O(\FSM_sequential_fetch_engine_reg[state][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_10 
       (.I0(imm[11]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[11]),
        .O(\mar[11]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_11 
       (.I0(imm[10]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[10]),
        .O(\mar[11]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_12 
       (.I0(imm[9]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[9]),
        .O(\mar[11]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_13 
       (.I0(imm[8]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[8]),
        .O(\mar[11]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_2 
       (.I0(curr_pc[11]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[11]),
        .O(\neorv32_cpu_alu_inst/opa [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_3 
       (.I0(curr_pc[10]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[10]),
        .O(\neorv32_cpu_alu_inst/opa [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_4 
       (.I0(curr_pc[9]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[9]),
        .O(\neorv32_cpu_alu_inst/opa [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_5 
       (.I0(curr_pc[8]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[8]),
        .O(\neorv32_cpu_alu_inst/opa [8]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[11]_i_6 
       (.I0(DOADO[11]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[11]),
        .I3(\mar[11]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[11]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[11]_i_7 
       (.I0(DOADO[10]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[10]),
        .I3(\mar[11]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[11]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[11]_i_8 
       (.I0(DOADO[9]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[9]),
        .I3(\mar[11]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[11]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[11]_i_9 
       (.I0(DOADO[8]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[8]),
        .I3(\mar[11]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[11]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_10 
       (.I0(imm[15]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[15]),
        .O(\mar[15]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_11 
       (.I0(imm[14]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[14]),
        .O(\mar[15]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_12 
       (.I0(imm[13]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[13]),
        .O(\mar[15]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_13 
       (.I0(imm[12]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[12]),
        .O(\mar[15]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_2 
       (.I0(curr_pc[15]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[15]),
        .O(\neorv32_cpu_alu_inst/opa [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_3 
       (.I0(curr_pc[14]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[14]),
        .O(\neorv32_cpu_alu_inst/opa [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_4 
       (.I0(curr_pc[13]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[13]),
        .O(\neorv32_cpu_alu_inst/opa [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_5 
       (.I0(curr_pc[12]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[12]),
        .O(\neorv32_cpu_alu_inst/opa [12]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[15]_i_6 
       (.I0(DOADO[15]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[15]),
        .I3(\mar[15]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[15]_i_7 
       (.I0(DOADO[14]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[14]),
        .I3(\mar[15]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[15]_i_8 
       (.I0(DOADO[13]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[13]),
        .I3(\mar[15]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[15]_i_9 
       (.I0(DOADO[12]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[12]),
        .I3(\mar[15]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_10 
       (.I0(imm[19]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[19]),
        .O(\mar[19]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_11 
       (.I0(imm[18]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[18]),
        .O(\mar[19]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_12 
       (.I0(imm[17]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[17]),
        .O(\mar[19]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_13 
       (.I0(imm[16]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[16]),
        .O(\mar[19]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_2 
       (.I0(curr_pc[19]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[19]),
        .O(\neorv32_cpu_alu_inst/opa [19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_3 
       (.I0(curr_pc[18]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[18]),
        .O(\neorv32_cpu_alu_inst/opa [18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_4 
       (.I0(curr_pc[17]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[17]),
        .O(\neorv32_cpu_alu_inst/opa [17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_5 
       (.I0(curr_pc[16]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[16]),
        .O(\neorv32_cpu_alu_inst/opa [16]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[19]_i_6 
       (.I0(DOADO[19]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[19]),
        .I3(\mar[19]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[19]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[19]_i_7 
       (.I0(DOADO[18]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[18]),
        .I3(\mar[19]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[19]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[19]_i_8 
       (.I0(DOADO[17]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[17]),
        .I3(\mar[19]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[19]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[19]_i_9 
       (.I0(DOADO[16]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[16]),
        .I3(\mar[19]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[19]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_10 
       (.I0(imm[23]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[23]),
        .O(\mar[23]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_11 
       (.I0(imm[22]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[22]),
        .O(\mar[23]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_12 
       (.I0(imm[21]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[21]),
        .O(\mar[23]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_13 
       (.I0(imm[20]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[20]),
        .O(\mar[23]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_2 
       (.I0(curr_pc[23]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[23]),
        .O(\neorv32_cpu_alu_inst/opa [23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_3 
       (.I0(curr_pc[22]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[22]),
        .O(\neorv32_cpu_alu_inst/opa [22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_4 
       (.I0(curr_pc[21]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[21]),
        .O(\neorv32_cpu_alu_inst/opa [21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_5 
       (.I0(curr_pc[20]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[20]),
        .O(\neorv32_cpu_alu_inst/opa [20]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[23]_i_6 
       (.I0(DOADO[23]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[23]),
        .I3(\mar[23]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[23]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[23]_i_7 
       (.I0(DOADO[22]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[22]),
        .I3(\mar[23]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[23]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[23]_i_8 
       (.I0(DOADO[21]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[21]),
        .I3(\mar[23]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[23]_i_9 
       (.I0(DOADO[20]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[20]),
        .I3(\mar[23]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[23]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_10 
       (.I0(imm[27]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[27]),
        .O(\mar[27]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_11 
       (.I0(imm[26]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[26]),
        .O(\mar[27]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_12 
       (.I0(imm[25]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[25]),
        .O(\mar[27]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_13 
       (.I0(imm[24]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[24]),
        .O(\mar[27]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_2 
       (.I0(curr_pc[27]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[27]),
        .O(\neorv32_cpu_alu_inst/opa [27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_3 
       (.I0(curr_pc[26]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[26]),
        .O(\neorv32_cpu_alu_inst/opa [26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_4 
       (.I0(curr_pc[25]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[25]),
        .O(\neorv32_cpu_alu_inst/opa [25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_5 
       (.I0(curr_pc[24]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[24]),
        .O(\neorv32_cpu_alu_inst/opa [24]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[27]_i_6 
       (.I0(DOADO[27]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[27]),
        .I3(\mar[27]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[27]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[27]_i_7 
       (.I0(DOADO[26]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[26]),
        .I3(\mar[27]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[27]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[27]_i_8 
       (.I0(DOADO[25]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[25]),
        .I3(\mar[27]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[27]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[27]_i_9 
       (.I0(DOADO[24]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[24]),
        .I3(\mar[27]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[27]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_10 
       (.I0(imm[31]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[31]),
        .O(\mar[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_11 
       (.I0(imm[30]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[30]),
        .O(\mar[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_12 
       (.I0(imm[29]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[29]),
        .O(\mar[31]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_13 
       (.I0(imm[28]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[28]),
        .O(\mar[31]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_2 
       (.I0(curr_pc[31]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[31]),
        .O(\neorv32_cpu_alu_inst/opa [31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_3 
       (.I0(curr_pc[30]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[30]),
        .O(\neorv32_cpu_alu_inst/opa [30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_4 
       (.I0(curr_pc[29]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[29]),
        .O(\neorv32_cpu_alu_inst/opa [29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_5 
       (.I0(curr_pc[28]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[28]),
        .O(\neorv32_cpu_alu_inst/opa [28]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[31]_i_6 
       (.I0(DOADO[31]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[31]),
        .I3(\mar[31]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[31]_i_7 
       (.I0(DOADO[30]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[30]),
        .I3(\mar[31]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[31]_i_8 
       (.I0(DOADO[29]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[29]),
        .I3(\mar[31]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[31]_i_9 
       (.I0(DOADO[28]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[28]),
        .I3(\mar[31]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[3]_i_10 
       (.I0(imm[1]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[1]),
        .O(\mar[3]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[3]_i_2 
       (.I0(curr_pc[3]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[3]),
        .O(\neorv32_cpu_alu_inst/opa [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[3]_i_3 
       (.I0(curr_pc[2]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[2]),
        .O(\neorv32_cpu_alu_inst/opa [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[3]_i_4 
       (.I0(curr_pc[1]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[1]),
        .O(\neorv32_cpu_alu_inst/opa [1]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[3]_i_6 
       (.I0(DOADO[3]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[3]),
        .I3(\imm_o_reg[3]_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[3]_i_7 
       (.I0(DOADO[2]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[2]),
        .I3(\imm_o_reg[2]_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[3]_i_8 
       (.I0(DOADO[1]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[1]),
        .I3(\mar[3]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h4B444BBBB4BBB444)) 
    \mar[3]_i_9 
       (.I0(\ctrl[alu_opa_mux] ),
        .I1(DOADO[0]),
        .I2(imm[0]),
        .I3(\ctrl[alu_opb_mux] ),
        .I4(DOBDO[0]),
        .I5(\ctrl[alu_sub] ),
        .O(\mar[3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_10 
       (.I0(imm[7]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[7]),
        .O(\mar[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_11 
       (.I0(imm[6]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[6]),
        .O(\mar[7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_12 
       (.I0(imm[5]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[5]),
        .O(\mar[7]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_2 
       (.I0(curr_pc[7]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[7]),
        .O(\neorv32_cpu_alu_inst/opa [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_3 
       (.I0(curr_pc[6]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[6]),
        .O(\neorv32_cpu_alu_inst/opa [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_4 
       (.I0(curr_pc[5]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[5]),
        .O(\neorv32_cpu_alu_inst/opa [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_5 
       (.I0(curr_pc[4]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[4]),
        .O(\neorv32_cpu_alu_inst/opa [4]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[7]_i_6 
       (.I0(DOADO[7]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[7]),
        .I3(\mar[7]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[7]_i_7 
       (.I0(DOADO[6]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[6]),
        .I3(\mar[7]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[7]_i_8 
       (.I0(DOADO[5]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[5]),
        .I3(\mar[7]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[7]_i_9 
       (.I0(DOADO[4]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[4]),
        .I3(\imm_o_reg[4]_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[11]_i_1 
       (.CI(\mar_reg[7]_i_1_n_0 ),
        .CO({\mar_reg[11]_i_1_n_0 ,\mar_reg[11]_i_1_n_1 ,\mar_reg[11]_i_1_n_2 ,\mar_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [11:8]),
        .O(alu_add[11:8]),
        .S({\mar[11]_i_6_n_0 ,\mar[11]_i_7_n_0 ,\mar[11]_i_8_n_0 ,\mar[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[15]_i_1 
       (.CI(\mar_reg[11]_i_1_n_0 ),
        .CO({\mar_reg[15]_i_1_n_0 ,\mar_reg[15]_i_1_n_1 ,\mar_reg[15]_i_1_n_2 ,\mar_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [15:12]),
        .O(alu_add[15:12]),
        .S({\mar[15]_i_6_n_0 ,\mar[15]_i_7_n_0 ,\mar[15]_i_8_n_0 ,\mar[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[19]_i_1 
       (.CI(\mar_reg[15]_i_1_n_0 ),
        .CO({\mar_reg[19]_i_1_n_0 ,\mar_reg[19]_i_1_n_1 ,\mar_reg[19]_i_1_n_2 ,\mar_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [19:16]),
        .O(alu_add[19:16]),
        .S({\mar[19]_i_6_n_0 ,\mar[19]_i_7_n_0 ,\mar[19]_i_8_n_0 ,\mar[19]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[23]_i_1 
       (.CI(\mar_reg[19]_i_1_n_0 ),
        .CO({\mar_reg[23]_i_1_n_0 ,\mar_reg[23]_i_1_n_1 ,\mar_reg[23]_i_1_n_2 ,\mar_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [23:20]),
        .O(alu_add[23:20]),
        .S({\mar[23]_i_6_n_0 ,\mar[23]_i_7_n_0 ,\mar[23]_i_8_n_0 ,\mar[23]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[27]_i_1 
       (.CI(\mar_reg[23]_i_1_n_0 ),
        .CO({\mar_reg[27]_i_1_n_0 ,\mar_reg[27]_i_1_n_1 ,\mar_reg[27]_i_1_n_2 ,\mar_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [27:24]),
        .O(alu_add[27:24]),
        .S({\mar[27]_i_6_n_0 ,\mar[27]_i_7_n_0 ,\mar[27]_i_8_n_0 ,\mar[27]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[31]_i_1 
       (.CI(\mar_reg[27]_i_1_n_0 ),
        .CO({\mar_reg[31]_i_1_n_0 ,\mar_reg[31]_i_1_n_1 ,\mar_reg[31]_i_1_n_2 ,\mar_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [31:28]),
        .O(alu_add[31:28]),
        .S({\mar[31]_i_6_n_0 ,\mar[31]_i_7_n_0 ,\mar[31]_i_8_n_0 ,\mar[31]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\mar_reg[3]_i_1_n_0 ,\mar_reg[3]_i_1_n_1 ,\mar_reg[3]_i_1_n_2 ,\mar_reg[3]_i_1_n_3 }),
        .CYINIT(\ctrl[alu_sub] ),
        .DI({\neorv32_cpu_alu_inst/opa [3:1],\mar_reg[3] }),
        .O(alu_add[3:0]),
        .S({\mar[3]_i_6_n_0 ,\mar[3]_i_7_n_0 ,\mar[3]_i_8_n_0 ,\mar[3]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[7]_i_1 
       (.CI(\mar_reg[3]_i_1_n_0 ),
        .CO({\mar_reg[7]_i_1_n_0 ,\mar_reg[7]_i_1_n_1 ,\mar_reg[7]_i_1_n_2 ,\mar_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [7:4]),
        .O(alu_add[7:4]),
        .S({\mar[7]_i_6_n_0 ,\mar[7]_i_7_n_0 ,\mar[7]_i_8_n_0 ,\mar[7]_i_9_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hF8A8)) 
    misaligned_i_1
       (.I0(alu_add[0]),
        .I1(Q[0]),
        .I2(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I3(alu_add[1]),
        .O(\execute_engine_reg[ir][12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    \monitor[cnt][0]_i_1 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\monitor_reg[cnt_n_0_][0] ),
        .O(\monitor[cnt][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000800)) 
    \monitor[cnt][1]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][1] ),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [2]),
        .I3(\execute_engine_reg[state] [1]),
        .I4(\execute_engine_reg[state] [0]),
        .I5(\monitor_reg[cnt_n_0_][0] ),
        .O(\monitor[cnt][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \monitor[cnt][2]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][0] ),
        .I1(\monitor_reg[cnt_n_0_][1] ),
        .I2(\monitor_reg[cnt_n_0_][2] ),
        .I3(\trap_ctrl[exc_buf][1]_i_2_n_0 ),
        .O(\monitor[cnt][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \monitor[cnt][3]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][2] ),
        .I1(\monitor_reg[cnt_n_0_][1] ),
        .I2(\monitor_reg[cnt_n_0_][0] ),
        .I3(\trap_ctrl[exc_buf][1]_i_2_n_0 ),
        .I4(\monitor_reg[cnt_n_0_][3] ),
        .O(\monitor[cnt][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \monitor[cnt][4]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][3] ),
        .I1(\monitor_reg[cnt_n_0_][0] ),
        .I2(\monitor_reg[cnt_n_0_][1] ),
        .I3(\monitor_reg[cnt_n_0_][2] ),
        .I4(\trap_ctrl[exc_buf][1]_i_2_n_0 ),
        .I5(\monitor_reg[cnt_n_0_][4] ),
        .O(\monitor[cnt][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00200000FFDFFFFF)) 
    \monitor[cnt][5]_i_1 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\monitor_reg[cnt_n_0_][5] ),
        .I5(\monitor[cnt][8]_i_2_n_0 ),
        .O(\monitor[cnt][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h0D02)) 
    \monitor[cnt][6]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][5] ),
        .I1(\monitor[cnt][8]_i_2_n_0 ),
        .I2(\trap_ctrl[exc_buf][1]_i_2_n_0 ),
        .I3(\monitor_reg[cnt_n_0_][6] ),
        .O(\monitor[cnt][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h090A0A0A)) 
    \monitor[cnt][7]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][7] ),
        .I1(\monitor[cnt][8]_i_2_n_0 ),
        .I2(\trap_ctrl[exc_buf][1]_i_2_n_0 ),
        .I3(\monitor_reg[cnt_n_0_][5] ),
        .I4(\monitor_reg[cnt_n_0_][6] ),
        .O(\monitor[cnt][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000F7FF00000800)) 
    \monitor[cnt][8]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][6] ),
        .I1(\monitor_reg[cnt_n_0_][5] ),
        .I2(\monitor[cnt][8]_i_2_n_0 ),
        .I3(\monitor_reg[cnt_n_0_][7] ),
        .I4(\trap_ctrl[exc_buf][1]_i_2_n_0 ),
        .I5(\monitor_reg[cnt_n_0_][8] ),
        .O(\monitor[cnt][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \monitor[cnt][8]_i_2 
       (.I0(\monitor_reg[cnt_n_0_][3] ),
        .I1(\monitor_reg[cnt_n_0_][0] ),
        .I2(\monitor_reg[cnt_n_0_][1] ),
        .I3(\monitor_reg[cnt_n_0_][2] ),
        .I4(\trap_ctrl[exc_buf][1]_i_2_n_0 ),
        .I5(\monitor_reg[cnt_n_0_][4] ),
        .O(\monitor[cnt][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A060A0A0A0A0A)) 
    \monitor[cnt][9]_i_1 
       (.I0(\monitor[exc] ),
        .I1(\monitor_reg[cnt_n_0_][8] ),
        .I2(\trap_ctrl[exc_buf][1]_i_2_n_0 ),
        .I3(\monitor_reg[cnt_n_0_][7] ),
        .I4(\monitor[cnt][9]_i_2_n_0 ),
        .I5(\monitor_reg[cnt_n_0_][6] ),
        .O(\monitor[cnt][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFFFFFF)) 
    \monitor[cnt][9]_i_2 
       (.I0(\monitor[cnt][8]_i_2_n_0 ),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [2]),
        .I3(\execute_engine_reg[state] [1]),
        .I4(\execute_engine_reg[state] [0]),
        .I5(\monitor_reg[cnt_n_0_][5] ),
        .O(\monitor[cnt][9]_i_2_n_0 ));
  FDCE \monitor_reg[cnt][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][0]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][0] ));
  FDCE \monitor_reg[cnt][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][1]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][1] ));
  FDCE \monitor_reg[cnt][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][2]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][2] ));
  FDCE \monitor_reg[cnt][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][3]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][3] ));
  FDCE \monitor_reg[cnt][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][4]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][4] ));
  FDCE \monitor_reg[cnt][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][5]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][5] ));
  FDCE \monitor_reg[cnt][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][6]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][6] ));
  FDCE \monitor_reg[cnt][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][7]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][7] ));
  FDCE \monitor_reg[cnt][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][8]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][8] ));
  FDCE \monitor_reg[cnt][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][9]_i_1_n_0 ),
        .Q(\monitor[exc] ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][0]_i_1 
       (.I0(DOADO[0]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [1]),
        .O(\execute_engine_reg[ir][14]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][10]_i_1 
       (.I0(DOADO[10]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [11]),
        .O(\execute_engine_reg[ir][14]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][11]_i_1 
       (.I0(DOADO[11]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [12]),
        .O(\execute_engine_reg[ir][14]_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][12]_i_1 
       (.I0(DOADO[12]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [13]),
        .O(\execute_engine_reg[ir][14]_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][13]_i_1 
       (.I0(DOADO[13]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [14]),
        .O(\execute_engine_reg[ir][14]_1 [13]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][14]_i_1 
       (.I0(DOADO[14]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [15]),
        .O(\execute_engine_reg[ir][14]_1 [14]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][15]_i_1 
       (.I0(DOADO[15]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [16]),
        .O(\execute_engine_reg[ir][14]_1 [15]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][16]_i_1 
       (.I0(DOADO[16]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [17]),
        .O(\execute_engine_reg[ir][14]_1 [16]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][17]_i_1 
       (.I0(DOADO[17]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [18]),
        .O(\execute_engine_reg[ir][14]_1 [17]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][18]_i_1 
       (.I0(DOADO[18]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [19]),
        .O(\execute_engine_reg[ir][14]_1 [18]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][19]_i_1 
       (.I0(DOADO[19]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [20]),
        .O(\execute_engine_reg[ir][14]_1 [19]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][1]_i_1 
       (.I0(DOADO[1]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [2]),
        .O(\execute_engine_reg[ir][14]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][20]_i_1 
       (.I0(DOADO[20]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [21]),
        .O(\execute_engine_reg[ir][14]_1 [20]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][21]_i_1 
       (.I0(DOADO[21]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [22]),
        .O(\execute_engine_reg[ir][14]_1 [21]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][22]_i_1 
       (.I0(DOADO[22]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [23]),
        .O(\execute_engine_reg[ir][14]_1 [22]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][23]_i_1 
       (.I0(DOADO[23]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [24]),
        .O(\execute_engine_reg[ir][14]_1 [23]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][24]_i_1 
       (.I0(DOADO[24]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [25]),
        .O(\execute_engine_reg[ir][14]_1 [24]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][25]_i_1 
       (.I0(DOADO[25]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [26]),
        .O(\execute_engine_reg[ir][14]_1 [25]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][26]_i_1 
       (.I0(DOADO[26]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [27]),
        .O(\execute_engine_reg[ir][14]_1 [26]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][27]_i_1 
       (.I0(DOADO[27]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [28]),
        .O(\execute_engine_reg[ir][14]_1 [27]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][28]_i_1 
       (.I0(DOADO[28]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [29]),
        .O(\execute_engine_reg[ir][14]_1 [28]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][29]_i_1 
       (.I0(DOADO[29]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [30]),
        .O(\execute_engine_reg[ir][14]_1 [29]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][2]_i_1 
       (.I0(DOADO[2]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [3]),
        .O(\execute_engine_reg[ir][14]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][30]_i_1 
       (.I0(DOADO[30]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [31]),
        .O(\execute_engine_reg[ir][14]_1 [30]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][31]_i_1 
       (.I0(DOADO[31]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\mul[add] [0]),
        .O(\execute_engine_reg[ir][14]_1 [31]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][32]_i_1 
       (.I0(\mul[add] [1]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [32]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][33]_i_1 
       (.I0(\mul[add] [2]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [33]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][34]_i_1 
       (.I0(\mul[add] [3]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [34]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][35]_i_1 
       (.I0(\mul[add] [4]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [35]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][36]_i_1 
       (.I0(\mul[add] [5]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [36]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][37]_i_1 
       (.I0(\mul[add] [6]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [37]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][38]_i_1 
       (.I0(\mul[add] [7]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [38]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][39]_i_1 
       (.I0(\mul[add] [8]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [39]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][3]_i_1 
       (.I0(DOADO[3]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [4]),
        .O(\execute_engine_reg[ir][14]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][40]_i_1 
       (.I0(\mul[add] [9]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [40]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][41]_i_1 
       (.I0(\mul[add] [10]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [41]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][42]_i_1 
       (.I0(\mul[add] [11]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [42]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][43]_i_1 
       (.I0(\mul[add] [12]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [43]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][44]_i_1 
       (.I0(\mul[add] [13]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [44]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][45]_i_1 
       (.I0(\mul[add] [14]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [45]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][46]_i_1 
       (.I0(\mul[add] [15]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [46]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][47]_i_1 
       (.I0(\mul[add] [16]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [47]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][48]_i_1 
       (.I0(\mul[add] [17]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [48]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][49]_i_1 
       (.I0(\mul[add] [18]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [49]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][4]_i_1 
       (.I0(DOADO[4]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [5]),
        .O(\execute_engine_reg[ir][14]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][50]_i_1 
       (.I0(\mul[add] [19]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [50]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][51]_i_1 
       (.I0(\mul[add] [20]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [51]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][52]_i_1 
       (.I0(\mul[add] [21]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [52]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][53]_i_1 
       (.I0(\mul[add] [22]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [53]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][54]_i_1 
       (.I0(\mul[add] [23]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [54]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][55]_i_1 
       (.I0(\mul[add] [24]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [55]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][56]_i_1 
       (.I0(\mul[add] [25]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [56]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][57]_i_1 
       (.I0(\mul[add] [26]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [57]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][58]_i_1 
       (.I0(\mul[add] [27]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [58]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][59]_i_1 
       (.I0(\mul[add] [28]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [59]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][5]_i_1 
       (.I0(DOADO[5]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [6]),
        .O(\execute_engine_reg[ir][14]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][60]_i_1 
       (.I0(\mul[add] [29]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [60]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][61]_i_1 
       (.I0(\mul[add] [30]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [61]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][62]_i_1 
       (.I0(\mul[add] [31]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [62]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][63]_i_2 
       (.I0(\mul[add] [32]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [63]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][6]_i_1 
       (.I0(DOADO[6]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [7]),
        .O(\execute_engine_reg[ir][14]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][7]_i_1 
       (.I0(DOADO[7]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [8]),
        .O(\execute_engine_reg[ir][14]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][8]_i_1 
       (.I0(DOADO[8]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [9]),
        .O(\execute_engine_reg[ir][14]_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][9]_i_1 
       (.I0(DOADO[9]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [10]),
        .O(\execute_engine_reg[ir][14]_1 [9]));
  LUT6 #(
    .INIT(64'hB0BB303300000000)) 
    pending_i_3
       (.I0(\mar_reg[31]_0 ),
        .I1(\fetch_engine_reg[pc][20]_0 ),
        .I2(pending_i_4_n_0),
        .I3(pending_reg),
        .I4(pending_reg_0),
        .I5(rden_reg),
        .O(\mar_reg[31] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    pending_i_4
       (.I0(pending_i_5_n_0),
        .I1(m_axi_araddr[1]),
        .I2(\fetch_engine_reg[pc][20]_1 ),
        .I3(\fetch_engine_reg[pc][28]_0 ),
        .I4(pending_i_6_n_0),
        .I5(pending_i_7_n_0),
        .O(pending_i_4_n_0));
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    pending_i_5
       (.I0(\fetch_engine_reg[pc][31]_1 [25]),
        .I1(\csr_reg[mtval][31]_0 [27]),
        .I2(\fetch_engine_reg[pc][31]_1 [21]),
        .I3(\imem_rom.rdata_reg_0_31 ),
        .I4(\csr_reg[mtval][31]_0 [23]),
        .O(pending_i_5_n_0));
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    pending_i_6
       (.I0(\fetch_engine_reg[pc][31]_1 [15]),
        .I1(\csr_reg[mtval][31]_0 [17]),
        .I2(\fetch_engine_reg[pc][31]_1 [14]),
        .I3(\imem_rom.rdata_reg_0_31 ),
        .I4(\csr_reg[mtval][31]_0 [16]),
        .O(pending_i_6_n_0));
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    pending_i_7
       (.I0(\fetch_engine_reg[pc][31]_1 [20]),
        .I1(\csr_reg[mtval][31]_0 [22]),
        .I2(\fetch_engine_reg[pc][31]_1 [24]),
        .I3(\imem_rom.rdata_reg_0_31 ),
        .I4(\csr_reg[mtval][31]_0 [26]),
        .O(pending_i_7_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo \prefetch_buffer[0].prefetch_buffer_inst 
       (.D({r_nxt,\prefetch_buffer[1].prefetch_buffer_inst_n_19 }),
        .Q(\fetch_engine_reg[pc_n_0_][1] ),
        .clk(clk),
        .clk_0(\prefetch_buffer[0].prefetch_buffer_inst_n_3 ),
        .\execute_engine[ir][14]_i_2 (\prefetch_buffer[1].prefetch_buffer_inst_n_16 ),
        .\execute_engine[ir][24]_i_7 (\prefetch_buffer[1].prefetch_buffer_inst_n_15 ),
        .\execute_engine[ir][24]_i_7_0 (\prefetch_buffer[1].prefetch_buffer_inst_n_17 ),
        .\execute_engine[ir][24]_i_7_1 (\prefetch_buffer[1].prefetch_buffer_inst_n_14 ),
        .\fetch_engine_reg[restart]__0 (\fetch_engine_reg[restart]__0 ),
        .\issue_engine_enabled.issue_engine_reg[align] (\prefetch_buffer[0].prefetch_buffer_inst_n_23 ),
        .\issue_engine_enabled.issue_engine_reg[align]_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_24 ),
        .\issue_engine_enabled.issue_engine_reg[align]_1 (\prefetch_buffer[0].prefetch_buffer_inst_n_25 ),
        .\issue_engine_enabled.issue_engine_reg[align]_10 (\prefetch_buffer[0].prefetch_buffer_inst_n_34 ),
        .\issue_engine_enabled.issue_engine_reg[align]_11 (\prefetch_buffer[0].prefetch_buffer_inst_n_35 ),
        .\issue_engine_enabled.issue_engine_reg[align]_12 (\prefetch_buffer[0].prefetch_buffer_inst_n_36 ),
        .\issue_engine_enabled.issue_engine_reg[align]_13 (\prefetch_buffer[0].prefetch_buffer_inst_n_37 ),
        .\issue_engine_enabled.issue_engine_reg[align]_2 (\prefetch_buffer[0].prefetch_buffer_inst_n_26 ),
        .\issue_engine_enabled.issue_engine_reg[align]_3 (\prefetch_buffer[0].prefetch_buffer_inst_n_27 ),
        .\issue_engine_enabled.issue_engine_reg[align]_4 (\prefetch_buffer[0].prefetch_buffer_inst_n_28 ),
        .\issue_engine_enabled.issue_engine_reg[align]_5 (\prefetch_buffer[0].prefetch_buffer_inst_n_29 ),
        .\issue_engine_enabled.issue_engine_reg[align]_6 (\prefetch_buffer[0].prefetch_buffer_inst_n_30 ),
        .\issue_engine_enabled.issue_engine_reg[align]_7 (\prefetch_buffer[0].prefetch_buffer_inst_n_31 ),
        .\issue_engine_enabled.issue_engine_reg[align]_8 (\prefetch_buffer[0].prefetch_buffer_inst_n_32 ),
        .\issue_engine_enabled.issue_engine_reg[align]_9 (\prefetch_buffer[0].prefetch_buffer_inst_n_33 ),
        .\issue_engine_enabled.issue_engine_reg[align]__0 (\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .\r_pnt_reg[1]_0 ({p_1_in__0,\prefetch_buffer[0].prefetch_buffer_inst_n_2 }),
        .rdata_o(rdata_o),
        .rdata_o0_out({\prefetch_buffer[1].prefetch_buffer_inst_n_0 ,\prefetch_buffer[1].prefetch_buffer_inst_n_1 ,\prefetch_buffer[1].prefetch_buffer_inst_n_2 ,\prefetch_buffer[1].prefetch_buffer_inst_n_3 ,\prefetch_buffer[1].prefetch_buffer_inst_n_4 ,\prefetch_buffer[1].prefetch_buffer_inst_n_5 ,\prefetch_buffer[1].prefetch_buffer_inst_n_6 ,\prefetch_buffer[1].prefetch_buffer_inst_n_7 ,\prefetch_buffer[1].prefetch_buffer_inst_n_8 ,\prefetch_buffer[1].prefetch_buffer_inst_n_9 }),
        .rstn_sys(rstn_sys),
        .\w_pnt_reg[0]_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_0 ),
        .\w_pnt_reg[0]_1 (\prefetch_buffer[0].prefetch_buffer_inst_n_22 ),
        .\w_pnt_reg[1]_0 (\w_pnt_reg[1] ),
        .\w_pnt_reg[1]_1 (\ipb[we] ),
        .wdata_i({wdata_i,\main_rsp[data] [15:0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo_1 \prefetch_buffer[1].prefetch_buffer_inst 
       (.D(\prefetch_buffer[1].prefetch_buffer_inst_n_11 ),
        .E(\prefetch_buffer[1].prefetch_buffer_inst_n_22 ),
        .\FSM_sequential_execute_engine_reg[state][0] (\FSM_sequential_execute_engine[state][3]_i_4_n_0 ),
        .\FSM_sequential_execute_engine_reg[state][0]_0 (\FSM_sequential_execute_engine[state][3]_i_5_n_0 ),
        .\FSM_sequential_execute_engine_reg[state][0]_1 (\FSM_sequential_execute_engine[state][3]_i_6_n_0 ),
        .\FSM_sequential_execute_engine_reg[state][0]_2 (\trap_ctrl[cause][4]_i_2_n_0 ),
        .\FSM_sequential_fetch_engine_reg[state][0] (\ipb[we] ),
        .\FSM_sequential_fetch_engine_reg[state][0]_0 (\FSM_sequential_fetch_engine[state][1]_i_2_n_0 ),
        .\FSM_sequential_fetch_engine_reg[state][0]_1 (\FSM_sequential_fetch_engine[state][0]_i_2_n_0 ),
        .\FSM_sequential_fetch_engine_reg[state][1] (\prefetch_buffer[1].prefetch_buffer_inst_n_25 ),
        .\FSM_sequential_fetch_engine_reg[state][1]_0 (\prefetch_buffer[1].prefetch_buffer_inst_n_26 ),
        .Q(\execute_engine_reg[state] ),
        .\arbiter_reg[b_req] (\arbiter_reg[b_req] ),
        .\arbiter_reg[b_req]0 (\arbiter_reg[b_req]0 ),
        .\arbiter_reg[b_req]_0 (\FSM_sequential_fetch_engine_reg[state][0]_0 ),
        .\arbiter_reg[b_req]_1 (\w_pnt_reg[1] ),
        .\arbiter_reg[b_req]__0 (\arbiter_reg[b_req]__0 ),
        .clk(clk),
        .\execute_engine[ir][12]_i_2_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_35 ),
        .\execute_engine[ir][12]_i_4_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_33 ),
        .\execute_engine[ir][16]_i_2_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_23 ),
        .\execute_engine[ir][1]_i_2_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_30 ),
        .\execute_engine[ir][20]_i_2_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_25 ),
        .\execute_engine[ir][23]_i_3_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_27 ),
        .\execute_engine[ir][23]_i_3_1 (\prefetch_buffer[0].prefetch_buffer_inst_n_28 ),
        .\execute_engine[ir][24]_i_10_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_34 ),
        .\execute_engine[ir][28]_i_2_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_29 ),
        .\execute_engine[ir_nxt] (\execute_engine[ir_nxt] ),
        .\execute_engine_reg[ir][10] (\prefetch_buffer[0].prefetch_buffer_inst_n_36 ),
        .\execute_engine_reg[ir][13]_rep__0 (\execute_engine[ir][31]_i_3_n_0 ),
        .\execute_engine_reg[ir][13]_rep__0_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_22 ),
        .\execute_engine_reg[ir][14]_rep__0 (\prefetch_buffer[0].prefetch_buffer_inst_n_32 ),
        .\execute_engine_reg[ir][16] (\prefetch_buffer[0].prefetch_buffer_inst_n_26 ),
        .\execute_engine_reg[ir][1] (\prefetch_buffer[0].prefetch_buffer_inst_n_24 ),
        .\execute_engine_reg[ir][2] (\prefetch_buffer[0].prefetch_buffer_inst_n_3 ),
        .\execute_engine_reg[ir][2]_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_31 ),
        .\execute_engine_reg[ir][31] (\prefetch_buffer[0].prefetch_buffer_inst_n_37 ),
        .\execute_engine_reg[next_pc][1] (\prefetch_buffer[1].prefetch_buffer_inst_n_27 ),
        .\fetch_engine_reg[restart]__0 (\fetch_engine_reg[restart]__0 ),
        .\fetch_engine_reg[state] (\fetch_engine_reg[state] ),
        .\issue_engine_enabled.issue_engine_reg[align] (\prefetch_buffer[1].prefetch_buffer_inst_n_14 ),
        .\issue_engine_enabled.issue_engine_reg[align]_0 (\prefetch_buffer[1].prefetch_buffer_inst_n_15 ),
        .\issue_engine_enabled.issue_engine_reg[align]_1 (\prefetch_buffer[1].prefetch_buffer_inst_n_16 ),
        .\issue_engine_enabled.issue_engine_reg[align]_2 (\prefetch_buffer[1].prefetch_buffer_inst_n_17 ),
        .\issue_engine_enabled.issue_engine_reg[align]_3 ({\prefetch_buffer[1].prefetch_buffer_inst_n_28 ,\prefetch_buffer[1].prefetch_buffer_inst_n_29 ,\prefetch_buffer[1].prefetch_buffer_inst_n_30 ,\prefetch_buffer[1].prefetch_buffer_inst_n_31 ,\prefetch_buffer[1].prefetch_buffer_inst_n_32 ,\prefetch_buffer[1].prefetch_buffer_inst_n_33 ,\prefetch_buffer[1].prefetch_buffer_inst_n_34 ,\prefetch_buffer[1].prefetch_buffer_inst_n_35 ,\prefetch_buffer[1].prefetch_buffer_inst_n_36 ,\prefetch_buffer[1].prefetch_buffer_inst_n_37 ,\prefetch_buffer[1].prefetch_buffer_inst_n_38 ,\prefetch_buffer[1].prefetch_buffer_inst_n_39 ,\prefetch_buffer[1].prefetch_buffer_inst_n_40 ,\prefetch_buffer[1].prefetch_buffer_inst_n_41 ,\prefetch_buffer[1].prefetch_buffer_inst_n_42 ,\prefetch_buffer[1].prefetch_buffer_inst_n_43 ,\prefetch_buffer[1].prefetch_buffer_inst_n_44 ,\prefetch_buffer[1].prefetch_buffer_inst_n_45 ,\prefetch_buffer[1].prefetch_buffer_inst_n_46 ,\prefetch_buffer[1].prefetch_buffer_inst_n_47 ,\prefetch_buffer[1].prefetch_buffer_inst_n_48 ,\prefetch_buffer[1].prefetch_buffer_inst_n_49 ,\prefetch_buffer[1].prefetch_buffer_inst_n_50 ,\prefetch_buffer[1].prefetch_buffer_inst_n_51 ,\prefetch_buffer[1].prefetch_buffer_inst_n_52 ,\prefetch_buffer[1].prefetch_buffer_inst_n_53 ,\prefetch_buffer[1].prefetch_buffer_inst_n_54 ,\prefetch_buffer[1].prefetch_buffer_inst_n_55 ,\prefetch_buffer[1].prefetch_buffer_inst_n_56 ,\prefetch_buffer[1].prefetch_buffer_inst_n_57 ,\prefetch_buffer[1].prefetch_buffer_inst_n_58 ,\prefetch_buffer[1].prefetch_buffer_inst_n_59 }),
        .\issue_engine_enabled.issue_engine_reg[align]_4 (\prefetch_buffer[1].prefetch_buffer_inst_n_61 ),
        .\issue_engine_enabled.issue_engine_reg[align]_5 (\prefetch_buffer[1].prefetch_buffer_inst_n_62 ),
        .\issue_engine_enabled.issue_engine_reg[align]_6 (\prefetch_buffer[1].prefetch_buffer_inst_n_63 ),
        .\issue_engine_enabled.issue_engine_reg[align]_7 (\prefetch_buffer[1].prefetch_buffer_inst_n_64 ),
        .\issue_engine_enabled.issue_engine_reg[align]_8 (p_0_in),
        .\issue_engine_enabled.issue_engine_reg[align]_9 (\prefetch_buffer[0].prefetch_buffer_inst_n_0 ),
        .\issue_engine_enabled.issue_engine_reg[align]__0 (\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .\main_rsp[data] (\main_rsp[data] [31:16]),
        .\main_rsp[err] (\main_rsp[err] ),
        .p_0_in__1(p_0_in__1),
        .\r_pnt_reg[0]_0 ({r_nxt,\prefetch_buffer[1].prefetch_buffer_inst_n_19 }),
        .\r_pnt_reg[1]_0 (\r_pnt_reg[1] ),
        .\r_pnt_reg[1]_1 ({p_1_in__0,\prefetch_buffer[0].prefetch_buffer_inst_n_2 }),
        .rdata_o(rdata_o),
        .rdata_o0_out({\prefetch_buffer[1].prefetch_buffer_inst_n_0 ,\prefetch_buffer[1].prefetch_buffer_inst_n_1 ,\prefetch_buffer[1].prefetch_buffer_inst_n_2 ,\prefetch_buffer[1].prefetch_buffer_inst_n_3 ,\prefetch_buffer[1].prefetch_buffer_inst_n_4 ,\prefetch_buffer[1].prefetch_buffer_inst_n_5 ,\prefetch_buffer[1].prefetch_buffer_inst_n_6 ,\prefetch_buffer[1].prefetch_buffer_inst_n_7 ,\prefetch_buffer[1].prefetch_buffer_inst_n_8 ,\prefetch_buffer[1].prefetch_buffer_inst_n_9 }),
        .rstn_sys(rstn_sys),
        .\trap_ctrl_reg[cause][6] ({p_1_in,p_2_in,p_3_in,p_4_in,p_5_in,p_6_in,\trap_ctrl_reg[exc_buf][1]_0 ,\trap_ctrl_reg[exc_buf_n_0_][0] }),
        .\trap_ctrl_reg[env_pending]__0 (\trap_ctrl_reg[env_pending]__0 ),
        .\trap_ctrl_reg[exc_buf][3] (\prefetch_buffer[1].prefetch_buffer_inst_n_13 ),
        .\trap_ctrl_reg[exc_buf][6] (\prefetch_buffer[1].prefetch_buffer_inst_n_23 ),
        .\w_pnt_reg[1]_0 (\w_pnt_reg[1]_0 ),
        .\w_pnt_reg[1]_1 (\imem_rom.rdata_reg_0_31 ),
        .\w_pnt_reg[1]_2 (arbiter_req_reg),
        .wdata_i(wdata_i));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[16]_i_1 
       (.I0(\main_rsp[data] [16]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[17]_i_1 
       (.I0(\main_rsp[data] [17]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[18]_i_1 
       (.I0(\main_rsp[data] [18]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[19]_i_1 
       (.I0(\main_rsp[data] [19]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[20]_i_1 
       (.I0(\main_rsp[data] [20]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[21]_i_1 
       (.I0(\main_rsp[data] [21]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[22]_i_1 
       (.I0(\main_rsp[data] [22]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[24]_i_1 
       (.I0(\main_rsp[data] [24]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[25]_i_1 
       (.I0(\main_rsp[data] [25]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[26]_i_1 
       (.I0(\main_rsp[data] [26]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[27]_i_1 
       (.I0(\main_rsp[data] [27]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[28]_i_1 
       (.I0(\main_rsp[data] [28]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[29]_i_1 
       (.I0(\main_rsp[data] [29]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[30]_i_1 
       (.I0(\main_rsp[data] [30]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hAAA80008)) 
    \rdata_o[30]_i_2 
       (.I0(\execute_engine_reg[ir][13]_rep__0_2 ),
        .I1(\rdata_o_reg[30] ),
        .I2(Q[0]),
        .I3(\csr_reg[mtval][31]_0 [0]),
        .I4(\rdata_o_reg[30]_0 ),
        .O(\rdata_o[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \rdata_o[31]_i_4 
       (.I0(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I1(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .O(\execute_engine_reg[ir][13]_rep__0_2 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rdata_o[6]_i_4 
       (.I0(Q[0]),
        .I1(\csr_reg[mtval][31]_0 [0]),
        .O(\execute_engine_reg[ir][12]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \rdata_o[7]_i_2 
       (.I0(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I1(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I2(\csr_reg[mtval][31]_0 [0]),
        .I3(Q[0]),
        .O(\execute_engine_reg[ir][13]_rep__0_1 ));
  LUT3 #(
    .INIT(8'h08)) 
    rden_i_1
       (.I0(rden_i_2_n_0),
        .I1(rden_reg),
        .I2(rden_reg_0),
        .O(\fetch_engine_reg[pc][30]_0 ));
  LUT6 #(
    .INIT(64'h0000000000022202)) 
    rden_i_2
       (.I0(\fetch_engine_reg[pc][20]_0 ),
        .I1(\fetch_engine_reg[pc][23]_0 ),
        .I2(\fetch_engine_reg[pc][31]_1 [28]),
        .I3(\imem_rom.rdata_reg_0_31 ),
        .I4(\csr_reg[mtval][31]_0 [30]),
        .I5(rden_reg_1),
        .O(rden_i_2_n_0));
  LUT4 #(
    .INIT(16'h00E2)) 
    \register_file_fpga.reg_file_reg_i_1 
       (.I0(\ctrl[rf_rs1] [4]),
        .I1(\ctrl[rf_wb_en] ),
        .I2(\ctrl[rf_rd] [4]),
        .I3(\ctrl[rf_zero_we] ),
        .O(\execute_engine_reg[ir][19]_0 [4]));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_101 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[18]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[18]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[18]),
        .O(\register_file_fpga.reg_file_reg_i_101_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_103 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[17]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[17]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[17]),
        .O(\register_file_fpga.reg_file_reg_i_103_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_105 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[16]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[16]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[16]),
        .O(\register_file_fpga.reg_file_reg_i_105_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_107 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[15]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[15]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[15]),
        .O(\register_file_fpga.reg_file_reg_i_107_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_109 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[14]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[14]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[14]),
        .O(\register_file_fpga.reg_file_reg_i_109_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_111 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[13]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[13]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[13]),
        .O(\register_file_fpga.reg_file_reg_i_111_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_113 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[12]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[12]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[12]),
        .O(\register_file_fpga.reg_file_reg_i_113_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_115 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[11]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[11]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[11]),
        .O(\register_file_fpga.reg_file_reg_i_115_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_117 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[10]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[10]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[10]),
        .O(\register_file_fpga.reg_file_reg_i_117_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_119 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[9]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[9]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[9]),
        .O(\register_file_fpga.reg_file_reg_i_119_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_121 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[8]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[8]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[8]),
        .O(\register_file_fpga.reg_file_reg_i_121_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_123 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[7]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[7]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[7]),
        .O(\register_file_fpga.reg_file_reg_i_123_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_125 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[6]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[6]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[6]),
        .O(\register_file_fpga.reg_file_reg_i_125_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_127 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[5]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[5]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[5]),
        .O(\register_file_fpga.reg_file_reg_i_127_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_129 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[4]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[4]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[4]),
        .O(\register_file_fpga.reg_file_reg_i_129_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_131 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[3]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[3]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[3]),
        .O(\register_file_fpga.reg_file_reg_i_131_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_133 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[2]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[2]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[2]),
        .O(\register_file_fpga.reg_file_reg_i_133_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_135 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[1]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[1]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[1]),
        .O(\register_file_fpga.reg_file_reg_i_135_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_136 
       (.CI(\mar_reg[31]_i_1_n_0 ),
        .CO(\NLW_register_file_fpga.reg_file_reg_i_136_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_register_file_fpga.reg_file_reg_i_136_O_UNCONNECTED [3:1],\register_file_fpga.reg_file_reg_i_136_n_7 }),
        .S({1'b0,1'b0,1'b0,\register_file_fpga.reg_file_reg_i_169_n_0 }));
  LUT6 #(
    .INIT(64'hC9C6C9C9C9C6C6C6)) 
    \register_file_fpga.reg_file_reg_i_169 
       (.I0(\mar[31]_i_10_n_0 ),
        .I1(\ctrl[alu_sub] ),
        .I2(\ctrl[alu_unsigned] ),
        .I3(curr_pc[31]),
        .I4(\ctrl[alu_opa_mux] ),
        .I5(DOADO[31]),
        .O(\register_file_fpga.reg_file_reg_i_169_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \register_file_fpga.reg_file_reg_i_2 
       (.I0(\ctrl[rf_rs1] [3]),
        .I1(\ctrl[rf_wb_en] ),
        .I2(\ctrl[rf_rd] [3]),
        .I3(\ctrl[rf_zero_we] ),
        .O(\execute_engine_reg[ir][19]_0 [3]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \register_file_fpga.reg_file_reg_i_3 
       (.I0(\ctrl[rf_rs1] [2]),
        .I1(\ctrl[rf_wb_en] ),
        .I2(\ctrl[rf_rd] [2]),
        .I3(\ctrl[rf_zero_we] ),
        .O(\execute_engine_reg[ir][19]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000400)) 
    \register_file_fpga.reg_file_reg_i_38 
       (.I0(\neorv32_cpu_regfile_inst/rd_zero__3 ),
        .I1(\prefetch_buffer[1].prefetch_buffer_inst_n_23 ),
        .I2(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I3(\ctrl_reg[rf_wb_en]__0 ),
        .I4(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I5(\ctrl[rf_zero_we] ),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \register_file_fpga.reg_file_reg_i_39 
       (.I0(\prefetch_buffer[1].prefetch_buffer_inst_n_23 ),
        .I1(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I2(\ctrl_reg[rf_wb_en]__0 ),
        .I3(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .O(\ctrl[rf_wb_en] ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \register_file_fpga.reg_file_reg_i_4 
       (.I0(\ctrl[rf_rs1] [1]),
        .I1(\ctrl[rf_wb_en] ),
        .I2(\ctrl[rf_rd] [1]),
        .I3(\ctrl[rf_zero_we] ),
        .O(\execute_engine_reg[ir][19]_0 [1]));
  MUXF7 \register_file_fpga.reg_file_reg_i_40 
       (.I0(\register_file_fpga.reg_file_reg_5 ),
        .I1(\register_file_fpga.reg_file_reg_i_75_n_0 ),
        .O(alu_res[30]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_41 
       (.I0(\register_file_fpga.reg_file_reg_6 ),
        .I1(\register_file_fpga.reg_file_reg_i_77_n_0 ),
        .O(alu_res[29]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_42 
       (.I0(\register_file_fpga.reg_file_reg_7 ),
        .I1(\register_file_fpga.reg_file_reg_i_79_n_0 ),
        .O(alu_res[28]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_43 
       (.I0(\register_file_fpga.reg_file_reg_8 ),
        .I1(\register_file_fpga.reg_file_reg_i_81_n_0 ),
        .O(alu_res[27]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_44 
       (.I0(\register_file_fpga.reg_file_reg_9 ),
        .I1(\register_file_fpga.reg_file_reg_i_83_n_0 ),
        .O(alu_res[26]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_45 
       (.I0(\register_file_fpga.reg_file_reg_10 ),
        .I1(\register_file_fpga.reg_file_reg_i_85_n_0 ),
        .O(alu_res[25]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_46 
       (.I0(\register_file_fpga.reg_file_reg_11 ),
        .I1(\register_file_fpga.reg_file_reg_i_87_n_0 ),
        .O(alu_res[24]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_47 
       (.I0(\register_file_fpga.reg_file_reg_12 ),
        .I1(\register_file_fpga.reg_file_reg_i_89_n_0 ),
        .O(alu_res[23]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_48 
       (.I0(\register_file_fpga.reg_file_reg_13 ),
        .I1(\register_file_fpga.reg_file_reg_i_91_n_0 ),
        .O(alu_res[22]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_49 
       (.I0(\register_file_fpga.reg_file_reg_14 ),
        .I1(\register_file_fpga.reg_file_reg_i_93_n_0 ),
        .O(alu_res[21]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \register_file_fpga.reg_file_reg_i_5 
       (.I0(\ctrl[rf_rs1] [0]),
        .I1(\ctrl[rf_wb_en] ),
        .I2(\ctrl[rf_rd] [0]),
        .I3(\ctrl[rf_zero_we] ),
        .O(\execute_engine_reg[ir][19]_0 [0]));
  MUXF7 \register_file_fpga.reg_file_reg_i_50 
       (.I0(\register_file_fpga.reg_file_reg_15 ),
        .I1(\register_file_fpga.reg_file_reg_i_95_n_0 ),
        .O(alu_res[20]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_51 
       (.I0(\register_file_fpga.reg_file_reg_16 ),
        .I1(\register_file_fpga.reg_file_reg_i_97_n_0 ),
        .O(alu_res[19]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_52 
       (.I0(\register_file_fpga.reg_file_reg_17 ),
        .I1(\register_file_fpga.reg_file_reg_i_99_n_0 ),
        .O(alu_res[18]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_53 
       (.I0(\register_file_fpga.reg_file_reg_18 ),
        .I1(\register_file_fpga.reg_file_reg_i_101_n_0 ),
        .O(alu_res[17]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_54 
       (.I0(\register_file_fpga.reg_file_reg_19 ),
        .I1(\register_file_fpga.reg_file_reg_i_103_n_0 ),
        .O(alu_res[16]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_55 
       (.I0(\register_file_fpga.reg_file_reg_20 ),
        .I1(\register_file_fpga.reg_file_reg_i_105_n_0 ),
        .O(alu_res[15]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_56 
       (.I0(\register_file_fpga.reg_file_reg_21 ),
        .I1(\register_file_fpga.reg_file_reg_i_107_n_0 ),
        .O(alu_res[14]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_57 
       (.I0(\register_file_fpga.reg_file_reg_22 ),
        .I1(\register_file_fpga.reg_file_reg_i_109_n_0 ),
        .O(alu_res[13]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_58 
       (.I0(\register_file_fpga.reg_file_reg_23 ),
        .I1(\register_file_fpga.reg_file_reg_i_111_n_0 ),
        .O(alu_res[12]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_59 
       (.I0(\register_file_fpga.reg_file_reg_24 ),
        .I1(\register_file_fpga.reg_file_reg_i_113_n_0 ),
        .O(alu_res[11]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_60 
       (.I0(\register_file_fpga.reg_file_reg_25 ),
        .I1(\register_file_fpga.reg_file_reg_i_115_n_0 ),
        .O(alu_res[10]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_61 
       (.I0(\register_file_fpga.reg_file_reg_26 ),
        .I1(\register_file_fpga.reg_file_reg_i_117_n_0 ),
        .O(alu_res[9]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_62 
       (.I0(\register_file_fpga.reg_file_reg_27 ),
        .I1(\register_file_fpga.reg_file_reg_i_119_n_0 ),
        .O(alu_res[8]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_63 
       (.I0(\register_file_fpga.reg_file_reg_28 ),
        .I1(\register_file_fpga.reg_file_reg_i_121_n_0 ),
        .O(alu_res[7]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_64 
       (.I0(\register_file_fpga.reg_file_reg_29 ),
        .I1(\register_file_fpga.reg_file_reg_i_123_n_0 ),
        .O(alu_res[6]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_65 
       (.I0(\register_file_fpga.reg_file_reg_30 ),
        .I1(\register_file_fpga.reg_file_reg_i_125_n_0 ),
        .O(alu_res[5]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_66 
       (.I0(\register_file_fpga.reg_file_reg_31 ),
        .I1(\register_file_fpga.reg_file_reg_i_127_n_0 ),
        .O(alu_res[4]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_67 
       (.I0(\register_file_fpga.reg_file_reg_1 ),
        .I1(\register_file_fpga.reg_file_reg_i_129_n_0 ),
        .O(alu_res[3]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_68 
       (.I0(\register_file_fpga.reg_file_reg_2 ),
        .I1(\register_file_fpga.reg_file_reg_i_131_n_0 ),
        .O(alu_res[2]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_69 
       (.I0(\register_file_fpga.reg_file_reg_3 ),
        .I1(\register_file_fpga.reg_file_reg_i_133_n_0 ),
        .O(alu_res[1]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_70 
       (.I0(\register_file_fpga.reg_file_reg_4 ),
        .I1(\register_file_fpga.reg_file_reg_i_135_n_0 ),
        .O(alu_res[0]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  LUT5 #(
    .INIT(32'hCFA000A0)) 
    \register_file_fpga.reg_file_reg_i_71 
       (.I0(alu_add[0]),
        .I1(\register_file_fpga.reg_file_reg_i_136_n_7 ),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl_reg[alu_op][2]_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_32 ),
        .O(\ctrl_reg[alu_op][0]_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_72 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[0]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[0]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[0]),
        .O(\ctrl_reg[alu_op][1]_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \register_file_fpga.reg_file_reg_i_73 
       (.I0(\ctrl[rf_rd] [3]),
        .I1(\ctrl[rf_rd] [1]),
        .I2(\ctrl[rf_rd] [0]),
        .I3(\ctrl[rf_rd] [4]),
        .I4(\ctrl[rf_rd] [2]),
        .O(\neorv32_cpu_regfile_inst/rd_zero__3 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_75 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[31]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[31]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[31]),
        .O(\register_file_fpga.reg_file_reg_i_75_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_77 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[30]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[30]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[30]),
        .O(\register_file_fpga.reg_file_reg_i_77_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_79 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[29]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[29]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[29]),
        .O(\register_file_fpga.reg_file_reg_i_79_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_81 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[28]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[28]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[28]),
        .O(\register_file_fpga.reg_file_reg_i_81_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_83 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[27]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[27]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[27]),
        .O(\register_file_fpga.reg_file_reg_i_83_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_85 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[26]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[26]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[26]),
        .O(\register_file_fpga.reg_file_reg_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_87 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[25]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[25]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[25]),
        .O(\register_file_fpga.reg_file_reg_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_89 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[24]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[24]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[24]),
        .O(\register_file_fpga.reg_file_reg_i_89_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_91 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[23]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[23]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[23]),
        .O(\register_file_fpga.reg_file_reg_i_91_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_93 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[22]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[22]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[22]),
        .O(\register_file_fpga.reg_file_reg_i_93_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_95 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[21]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[21]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[21]),
        .O(\register_file_fpga.reg_file_reg_i_95_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_97 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[20]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[20]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[20]),
        .O(\register_file_fpga.reg_file_reg_i_97_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_99 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[19]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[19]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[19]),
        .O(\register_file_fpga.reg_file_reg_i_99_n_0 ));
  LUT5 #(
    .INIT(32'hB800B8FF)) 
    \serial_shifter.shifter[cnt][0]_i_1 
       (.I0(imm[0]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[0]),
        .I3(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I4(\serial_shifter.shifter_reg[cnt][1] [0]),
        .O(\imm_o_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'hB8FFB800B800B8FF)) 
    \serial_shifter.shifter[cnt][1]_i_1 
       (.I0(imm[1]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[1]),
        .I3(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I4(\serial_shifter.shifter_reg[cnt][1] [0]),
        .I5(\serial_shifter.shifter_reg[cnt][1] [1]),
        .O(\imm_o_reg[1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial_shifter.shifter[cnt][2]_i_2 
       (.I0(imm[2]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[2]),
        .O(\imm_o_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial_shifter.shifter[cnt][3]_i_2 
       (.I0(imm[3]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[3]),
        .O(\imm_o_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial_shifter.shifter[cnt][4]_i_2 
       (.I0(imm[4]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[4]),
        .O(\imm_o_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \serial_shifter.shifter[sreg][0]_i_1 
       (.I0(DOADO[0]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\serial_shifter.shifter_reg[sreg][31] [1]),
        .O(\register_file_fpga.reg_file_reg_0 [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][10]_i_1 
       (.I0(DOADO[10]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [11]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [9]),
        .O(\register_file_fpga.reg_file_reg_0 [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][11]_i_1 
       (.I0(DOADO[11]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [12]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [10]),
        .O(\register_file_fpga.reg_file_reg_0 [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][12]_i_1 
       (.I0(DOADO[12]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [13]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [11]),
        .O(\register_file_fpga.reg_file_reg_0 [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][13]_i_1 
       (.I0(DOADO[13]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [14]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [12]),
        .O(\register_file_fpga.reg_file_reg_0 [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][14]_i_1 
       (.I0(DOADO[14]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [15]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [13]),
        .O(\register_file_fpga.reg_file_reg_0 [14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][15]_i_1 
       (.I0(DOADO[15]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [16]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [14]),
        .O(\register_file_fpga.reg_file_reg_0 [15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][16]_i_1 
       (.I0(DOADO[16]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [17]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [15]),
        .O(\register_file_fpga.reg_file_reg_0 [16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][17]_i_1 
       (.I0(DOADO[17]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [18]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [16]),
        .O(\register_file_fpga.reg_file_reg_0 [17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][18]_i_1 
       (.I0(DOADO[18]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [19]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [17]),
        .O(\register_file_fpga.reg_file_reg_0 [18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][19]_i_1 
       (.I0(DOADO[19]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [20]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [18]),
        .O(\register_file_fpga.reg_file_reg_0 [19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][1]_i_1 
       (.I0(DOADO[1]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [2]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [0]),
        .O(\register_file_fpga.reg_file_reg_0 [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][20]_i_1 
       (.I0(DOADO[20]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [21]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [19]),
        .O(\register_file_fpga.reg_file_reg_0 [20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][21]_i_1 
       (.I0(DOADO[21]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [22]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [20]),
        .O(\register_file_fpga.reg_file_reg_0 [21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][22]_i_1 
       (.I0(DOADO[22]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [23]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [21]),
        .O(\register_file_fpga.reg_file_reg_0 [22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][23]_i_1 
       (.I0(DOADO[23]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [24]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [22]),
        .O(\register_file_fpga.reg_file_reg_0 [23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][24]_i_1 
       (.I0(DOADO[24]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [25]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [23]),
        .O(\register_file_fpga.reg_file_reg_0 [24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][25]_i_1 
       (.I0(DOADO[25]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [26]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [24]),
        .O(\register_file_fpga.reg_file_reg_0 [25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][26]_i_1 
       (.I0(DOADO[26]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [27]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [25]),
        .O(\register_file_fpga.reg_file_reg_0 [26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][27]_i_1 
       (.I0(DOADO[27]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [28]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [26]),
        .O(\register_file_fpga.reg_file_reg_0 [27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][28]_i_1 
       (.I0(DOADO[28]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [29]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [27]),
        .O(\register_file_fpga.reg_file_reg_0 [28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][29]_i_1 
       (.I0(DOADO[29]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [30]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [28]),
        .O(\register_file_fpga.reg_file_reg_0 [29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][2]_i_1 
       (.I0(DOADO[2]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [3]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [1]),
        .O(\register_file_fpga.reg_file_reg_0 [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][30]_i_1 
       (.I0(DOADO[30]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [31]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [29]),
        .O(\register_file_fpga.reg_file_reg_0 [30]));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \serial_shifter.shifter[sreg][31]_i_2 
       (.I0(DOADO[31]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\ctrl[ir_funct12] ),
        .I3(\serial_shifter.shifter_reg[sreg][31] [31]),
        .I4(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I5(\serial_shifter.shifter_reg[sreg][31] [30]),
        .O(\register_file_fpga.reg_file_reg_0 [31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][3]_i_1 
       (.I0(DOADO[3]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [4]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [2]),
        .O(\register_file_fpga.reg_file_reg_0 [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][4]_i_1 
       (.I0(DOADO[4]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [5]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [3]),
        .O(\register_file_fpga.reg_file_reg_0 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][5]_i_1 
       (.I0(DOADO[5]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [6]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [4]),
        .O(\register_file_fpga.reg_file_reg_0 [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][6]_i_1 
       (.I0(DOADO[6]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [7]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [5]),
        .O(\register_file_fpga.reg_file_reg_0 [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][7]_i_1 
       (.I0(DOADO[7]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [8]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [6]),
        .O(\register_file_fpga.reg_file_reg_0 [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][8]_i_1 
       (.I0(DOADO[8]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [9]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [7]),
        .O(\register_file_fpga.reg_file_reg_0 [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][9]_i_1 
       (.I0(DOADO[9]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [10]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [8]),
        .O(\register_file_fpga.reg_file_reg_0 [9]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFFFFB)) 
    \trap_ctrl[cause][0]_i_1 
       (.I0(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I1(\trap_ctrl[cause][0]_i_2_n_0 ),
        .I2(p_5_in),
        .I3(p_6_in),
        .I4(\trap_ctrl[cause][1]_i_2_n_0 ),
        .I5(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\trap_ctrl[cause][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF000D)) 
    \trap_ctrl[cause][0]_i_2 
       (.I0(p_11_in),
        .I1(p_12_in),
        .I2(p_1_in),
        .I3(p_2_in),
        .I4(p_3_in),
        .I5(p_4_in),
        .O(\trap_ctrl[cause][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \trap_ctrl[cause][1]_i_1 
       (.I0(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I1(\trap_ctrl[cause][1]_i_2_n_0 ),
        .I2(\trap_ctrl[cause][1]_i_3_n_0 ),
        .I3(p_6_in),
        .I4(p_5_in),
        .I5(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\trap_ctrl[cause][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88888880)) 
    \trap_ctrl[cause][1]_i_2 
       (.I0(\prefetch_buffer[1].prefetch_buffer_inst_n_23 ),
        .I1(\trap_ctrl[cause][2]_i_3_n_0 ),
        .I2(p_16_in),
        .I3(p_15_in),
        .I4(\trap_ctrl_reg[irq_buf_n_0_][0] ),
        .O(\trap_ctrl[cause][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF0FFF00FF0FFF0E)) 
    \trap_ctrl[cause][1]_i_3 
       (.I0(p_12_in),
        .I1(p_11_in),
        .I2(p_3_in),
        .I3(p_4_in),
        .I4(p_2_in),
        .I5(p_1_in),
        .O(\trap_ctrl[cause][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h02000000AAAAAAAA)) 
    \trap_ctrl[cause][2]_i_1 
       (.I0(\trap_ctrl[cause][2]_i_2_n_0 ),
        .I1(\trap_ctrl_reg[irq_buf_n_0_][0] ),
        .I2(p_15_in),
        .I3(p_16_in),
        .I4(\trap_ctrl[cause][2]_i_3_n_0 ),
        .I5(\prefetch_buffer[1].prefetch_buffer_inst_n_23 ),
        .O(\trap_ctrl[cause][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \trap_ctrl[cause][2]_i_2 
       (.I0(p_6_in),
        .I1(p_5_in),
        .I2(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I3(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\trap_ctrl[cause][2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \trap_ctrl[cause][2]_i_3 
       (.I0(p_11_in),
        .I1(p_12_in),
        .I2(p_6_in8_in),
        .O(\trap_ctrl[cause][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4F44444444444)) 
    \trap_ctrl[cause][3]_i_1 
       (.I0(\trap_ctrl[cause][3]_i_2_n_0 ),
        .I1(p_6_in),
        .I2(\trap_ctrl[cause][3]_i_3_n_0 ),
        .I3(p_6_in8_in),
        .I4(p_15_in),
        .I5(\trap_ctrl[cause][6]_i_1_n_0 ),
        .O(\trap_ctrl[cause][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \trap_ctrl[cause][3]_i_2 
       (.I0(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I1(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .O(\trap_ctrl[cause][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \trap_ctrl[cause][3]_i_3 
       (.I0(p_12_in),
        .I1(p_11_in),
        .O(\trap_ctrl[cause][3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \trap_ctrl[cause][4]_i_1 
       (.I0(\trap_ctrl[cause][4]_i_2_n_0 ),
        .I1(p_6_in8_in),
        .I2(p_12_in),
        .I3(p_11_in),
        .O(\trap_ctrl[cause][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \trap_ctrl[cause][4]_i_2 
       (.I0(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I1(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I2(p_5_in),
        .I3(p_6_in),
        .I4(\prefetch_buffer[1].prefetch_buffer_inst_n_23 ),
        .O(\trap_ctrl[cause][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \trap_ctrl[cause][6]_i_1 
       (.I0(\prefetch_buffer[1].prefetch_buffer_inst_n_23 ),
        .I1(p_6_in),
        .I2(p_5_in),
        .I3(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I4(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I5(\FSM_sequential_execute_engine[state][3]_i_6_n_0 ),
        .O(\trap_ctrl[cause][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h10005555BAAAFFFF)) 
    \trap_ctrl[env_pending]_i_1 
       (.I0(\trap_ctrl_reg[env_pending]__0 ),
        .I1(\FSM_sequential_execute_engine[state][3]_i_6_n_0 ),
        .I2(\csr_reg[mstatus_mie]__0 ),
        .I3(\trap_ctrl[exc_buf][1]_i_3_n_0 ),
        .I4(\trap_ctrl[cause][4]_i_2_n_0 ),
        .I5(\ctrl[cpu_trap] ),
        .O(\trap_ctrl[env_pending]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h55550051)) 
    \trap_ctrl[exc_buf][1]_i_1 
       (.I0(\ctrl[cpu_trap] ),
        .I1(\trap_ctrl[exc_buf][1]_i_2_n_0 ),
        .I2(\trap_ctrl[exc_buf][1]_i_3_n_0 ),
        .I3(\trap_ctrl[exc_buf][1]_i_4_n_0 ),
        .I4(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000002F0000)) 
    \trap_ctrl[exc_buf][1]_i_10 
       (.I0(Q[4]),
        .I1(\csr[rdata][8]_i_5_n_0 ),
        .I2(Q[6]),
        .I3(\trap_ctrl[exc_buf][1]_i_14_n_0 ),
        .I4(\trap_ctrl[exc_buf][1]_i_15_n_0 ),
        .I5(\trap_ctrl[exc_buf][1]_i_16_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \trap_ctrl[exc_buf][1]_i_11 
       (.I0(\execute_engine_reg[ir_n_0_][6] ),
        .I1(\trap_ctrl[exc_buf][1]_i_17_n_0 ),
        .I2(\csr[we]_i_3_n_0 ),
        .I3(\csr[mtvec][31]_i_3_n_0 ),
        .I4(\trap_ctrl[exc_buf][1]_i_18_n_0 ),
        .I5(\trap_ctrl[exc_buf][1]_i_19_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FFFFF)) 
    \trap_ctrl[exc_buf][1]_i_12 
       (.I0(\execute_engine_reg[ir_n_0_][5] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][0] ),
        .I3(\monitor[exc] ),
        .I4(\execute_engine_reg[ir_n_0_][1] ),
        .O(\trap_ctrl[exc_buf][1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \trap_ctrl[exc_buf][1]_i_13 
       (.I0(\execute_engine_reg[ir_n_0_][31] ),
        .I1(\execute_engine_reg[ir_n_0_][29] ),
        .I2(\execute_engine_reg[ir_n_0_][25] ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\execute_engine_reg[ir_n_0_][27] ),
        .I5(\execute_engine_reg[ir_n_0_][28] ),
        .O(\trap_ctrl[exc_buf][1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFFFFFFFFEFE)) 
    \trap_ctrl[exc_buf][1]_i_14 
       (.I0(\csr[mstatus_mie]_i_6_n_0 ),
        .I1(\ctrl_reg[alu_op][1]_1 ),
        .I2(\ctrl[ir_funct12] ),
        .I3(Q[7]),
        .I4(\execute_engine_reg[ir_n_0_][27] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\trap_ctrl[exc_buf][1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555557)) 
    \trap_ctrl[exc_buf][1]_i_15 
       (.I0(\execute_engine_reg[ir_n_0_][25] ),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[7]),
        .I5(Q[4]),
        .O(\trap_ctrl[exc_buf][1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEAAA)) 
    \trap_ctrl[exc_buf][1]_i_16 
       (.I0(\trap_ctrl[exc_buf][1]_i_20_n_0 ),
        .I1(\csr[we]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .I3(\ctrl[ir_funct12] ),
        .I4(\trap_ctrl[exc_buf][1]_i_21_n_0 ),
        .I5(\trap_ctrl[exc_buf][1]_i_22_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \trap_ctrl[exc_buf][1]_i_17 
       (.I0(\ctrl[rf_rs1] [1]),
        .I1(\ctrl[rf_rs1] [0]),
        .I2(\ctrl[rf_rs1] [4]),
        .I3(\ctrl[rf_rs1] [3]),
        .I4(\ctrl[rf_rs1] [2]),
        .O(\trap_ctrl[exc_buf][1]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \trap_ctrl[exc_buf][1]_i_18 
       (.I0(\execute_engine_reg[ir_n_0_][31] ),
        .I1(\ctrl[rf_rd] [2]),
        .I2(\ctrl[rf_rd] [0]),
        .I3(\ctrl[rf_rd] [1]),
        .I4(\trap_ctrl[exc_buf][1]_i_23_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000083)) 
    \trap_ctrl[exc_buf][1]_i_19 
       (.I0(Q[3]),
        .I1(\execute_engine_reg[ir_n_0_][28] ),
        .I2(Q[5]),
        .I3(\execute_engine_reg[ir_n_0_][29] ),
        .I4(Q[7]),
        .I5(Q[4]),
        .O(\trap_ctrl[exc_buf][1]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \trap_ctrl[exc_buf][1]_i_2 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[state] [0]),
        .O(\trap_ctrl[exc_buf][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEC0C0FEC0)) 
    \trap_ctrl[exc_buf][1]_i_20 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(\ctrl[ir_funct12] ),
        .I5(\execute_engine_reg[ir_n_0_][27] ),
        .O(\trap_ctrl[exc_buf][1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000EE0000FC)) 
    \trap_ctrl[exc_buf][1]_i_21 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\execute_engine_reg[ir_n_0_][27] ),
        .I3(Q[5]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(Q[7]),
        .O(\trap_ctrl[exc_buf][1]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \trap_ctrl[exc_buf][1]_i_22 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\ctrl[ir_funct12] ),
        .I3(Q[5]),
        .I4(Q[7]),
        .O(\trap_ctrl[exc_buf][1]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trap_ctrl[exc_buf][1]_i_23 
       (.I0(Q[6]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(\ctrl[rf_rd] [3]),
        .I3(\ctrl[rf_rd] [4]),
        .O(\trap_ctrl[exc_buf][1]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \trap_ctrl[exc_buf][1]_i_3 
       (.I0(\execute_engine_reg[state] [1]),
        .I1(\execute_engine_reg[state] [0]),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\execute_engine_reg[state] [2]),
        .O(\trap_ctrl[exc_buf][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000AFAC000000AC)) 
    \trap_ctrl[exc_buf][1]_i_4 
       (.I0(\trap_ctrl[exc_buf][1]_i_5_n_0 ),
        .I1(\trap_ctrl[exc_buf][1]_i_6_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\trap_ctrl[exc_buf][1]_i_7_n_0 ),
        .I5(\trap_ctrl[exc_buf][1]_i_8_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h3F3D00003F3D3F3D)) 
    \trap_ctrl[exc_buf][1]_i_5 
       (.I0(\trap_ctrl[exc_buf][1]_i_9_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\ctrl[alu_cp_trig][1]_i_3_n_0 ),
        .I4(\trap_ctrl[exc_buf][1]_i_10_n_0 ),
        .I5(\trap_ctrl[exc_buf][1]_i_11_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hC0CD80DDC0CD99DD)) 
    \trap_ctrl[exc_buf][1]_i_6 
       (.I0(\execute_engine_reg[ir_n_0_][2] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][5] ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I5(Q[0]),
        .O(\trap_ctrl[exc_buf][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \trap_ctrl[exc_buf][1]_i_7 
       (.I0(\execute_engine_reg[ir_n_0_][3] ),
        .I1(\execute_engine_reg[ir_n_0_][5] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][6] ),
        .I4(\csr[we]_i_3_n_0 ),
        .I5(\trap_ctrl[exc_buf][1]_i_12_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5500550000000100)) 
    \trap_ctrl[exc_buf][1]_i_8 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .I4(\execute_engine_reg[ir_n_0_][5] ),
        .I5(\execute_engine_reg[ir_n_0_][6] ),
        .O(\trap_ctrl[exc_buf][1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hDDDD5DD5000050D0)) 
    \trap_ctrl[exc_buf][1]_i_9 
       (.I0(\trap_ctrl[exc_buf][1]_i_13_n_0 ),
        .I1(\ctrl[ir_funct12] ),
        .I2(Q[0]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\execute_engine_reg[ir][13]_rep_0 ),
        .I5(\execute_engine_reg[ir_n_0_][5] ),
        .O(\trap_ctrl[exc_buf][1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4444444544444444)) 
    \trap_ctrl[exc_buf][3]_i_1 
       (.I0(\ctrl[cpu_trap] ),
        .I1(p_6_in),
        .I2(Q[3]),
        .I3(\trap_ctrl[exc_buf][4]_i_2_n_0 ),
        .I4(\FSM_sequential_execute_engine[state][0]_i_3_n_0 ),
        .I5(\execute_engine_reg[state] [3]),
        .O(\trap_ctrl[exc_buf][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4445444444444444)) 
    \trap_ctrl[exc_buf][4]_i_1 
       (.I0(\ctrl[cpu_trap] ),
        .I1(p_5_in),
        .I2(\trap_ctrl[exc_buf][4]_i_2_n_0 ),
        .I3(\FSM_sequential_execute_engine[state][0]_i_3_n_0 ),
        .I4(\execute_engine_reg[state] [3]),
        .I5(Q[3]),
        .O(\trap_ctrl[exc_buf][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \trap_ctrl[exc_buf][4]_i_2 
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\trap_ctrl[exc_buf][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    \trap_ctrl[exc_buf][5]_i_1 
       (.I0(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I1(\ctrl[lsu_rw] ),
        .I2(misaligned),
        .I3(p_4_in),
        .I4(\ctrl[cpu_trap] ),
        .O(p_15_out[5]));
  LUT5 #(
    .INIT(32'h0000FF40)) 
    \trap_ctrl[exc_buf][6]_i_1 
       (.I0(\ctrl[lsu_rw] ),
        .I1(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I2(misaligned),
        .I3(p_3_in),
        .I4(\ctrl[cpu_trap] ),
        .O(p_15_out[6]));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    \trap_ctrl[exc_buf][7]_i_1 
       (.I0(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I1(\ctrl[lsu_rw] ),
        .I2(arbiter_err),
        .I3(p_2_in),
        .I4(\ctrl[cpu_trap] ),
        .O(p_15_out[7]));
  LUT5 #(
    .INIT(32'h0000FF40)) 
    \trap_ctrl[exc_buf][8]_i_1 
       (.I0(\ctrl[lsu_rw] ),
        .I1(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I2(arbiter_err),
        .I3(p_1_in),
        .I4(\ctrl[cpu_trap] ),
        .O(p_15_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \trap_ctrl[exc_buf][8]_i_2 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\trap_ctrl_reg[env_pending]__0 ),
        .I2(\execute_engine_reg[state] [2]),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\execute_engine_reg[state] [1]),
        .O(\ctrl[cpu_trap] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][0]_i_1 
       (.I0(\csr_reg[mie_msi]__0 ),
        .I1(\trap_ctrl_reg[irq_pnd_n_0_][0] ),
        .I2(\trap_ctrl_reg[irq_buf_n_0_][0] ),
        .I3(\trap_ctrl_reg[env_pending]__0 ),
        .O(p_52_out[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][11]_i_1 
       (.I0(p_31_in),
        .I1(p_32_in),
        .I2(p_6_in8_in),
        .I3(\trap_ctrl_reg[env_pending]__0 ),
        .O(p_52_out[11]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][1]_i_1 
       (.I0(\csr_reg[mie_mti]__0 ),
        .I1(\trap_ctrl_reg[irq_pnd_n_0_][1] ),
        .I2(p_16_in),
        .I3(\trap_ctrl_reg[env_pending]__0 ),
        .O(p_52_out[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][2]_i_1 
       (.I0(\csr_reg[mie_mei]__0 ),
        .I1(\trap_ctrl_reg[irq_pnd_n_0_][2] ),
        .I2(p_15_in),
        .I3(\trap_ctrl_reg[env_pending]__0 ),
        .O(p_52_out[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][5]_i_1 
       (.I0(p_13_in40_in),
        .I1(p_14_in41_in),
        .I2(p_12_in),
        .I3(\trap_ctrl_reg[env_pending]__0 ),
        .O(p_52_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][6]_i_1 
       (.I0(p_16_in45_in),
        .I1(p_17_in),
        .I2(p_11_in),
        .I3(\trap_ctrl_reg[env_pending]__0 ),
        .O(p_52_out[6]));
  FDCE \trap_ctrl_reg[cause][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][0]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[cause_n_0_][0] ));
  FDCE \trap_ctrl_reg[cause][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][1]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[cause_n_0_][1] ));
  FDCE \trap_ctrl_reg[cause][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][2]_i_1_n_0 ),
        .Q(p_1_in15_in));
  FDCE \trap_ctrl_reg[cause][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][3]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[cause_n_0_][3] ));
  FDCE \trap_ctrl_reg[cause][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][4]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[cause_n_0_][4] ));
  FDCE \trap_ctrl_reg[cause][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][6]_i_1_n_0 ),
        .Q(p_0_in120_in));
  FDCE \trap_ctrl_reg[env_pending] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[env_pending]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[env_pending]__0 ));
  FDCE \trap_ctrl_reg[exc_buf][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_11 ),
        .Q(\trap_ctrl_reg[exc_buf_n_0_][0] ));
  FDCE \trap_ctrl_reg[exc_buf][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[exc_buf][1]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[exc_buf][1]_0 ));
  FDCE \trap_ctrl_reg[exc_buf][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[exc_buf][3]_i_1_n_0 ),
        .Q(p_6_in));
  FDCE \trap_ctrl_reg[exc_buf][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[exc_buf][4]_i_1_n_0 ),
        .Q(p_5_in));
  FDCE \trap_ctrl_reg[exc_buf][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_15_out[5]),
        .Q(p_4_in));
  FDCE \trap_ctrl_reg[exc_buf][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_15_out[6]),
        .Q(p_3_in));
  FDCE \trap_ctrl_reg[exc_buf][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_15_out[7]),
        .Q(p_2_in));
  FDCE \trap_ctrl_reg[exc_buf][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_15_out[8]),
        .Q(p_1_in));
  FDCE \trap_ctrl_reg[irq_buf][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_52_out[0]),
        .Q(\trap_ctrl_reg[irq_buf_n_0_][0] ));
  FDCE \trap_ctrl_reg[irq_buf][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_52_out[11]),
        .Q(p_6_in8_in));
  FDCE \trap_ctrl_reg[irq_buf][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_52_out[1]),
        .Q(p_16_in));
  FDCE \trap_ctrl_reg[irq_buf][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_52_out[2]),
        .Q(p_15_in));
  FDCE \trap_ctrl_reg[irq_buf][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_52_out[5]),
        .Q(p_12_in));
  FDCE \trap_ctrl_reg[irq_buf][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_52_out[6]),
        .Q(p_11_in));
  FDCE \trap_ctrl_reg[irq_pnd][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][11]_0 [0]),
        .Q(\trap_ctrl_reg[irq_pnd_n_0_][0] ));
  FDCE \trap_ctrl_reg[irq_pnd][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][11]_0 [5]),
        .Q(p_32_in));
  FDCE \trap_ctrl_reg[irq_pnd][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][11]_0 [1]),
        .Q(\trap_ctrl_reg[irq_pnd_n_0_][1] ));
  FDCE \trap_ctrl_reg[irq_pnd][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][11]_0 [2]),
        .Q(\trap_ctrl_reg[irq_pnd_n_0_][2] ));
  FDCE \trap_ctrl_reg[irq_pnd][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][11]_0 [3]),
        .Q(p_14_in41_in));
  FDCE \trap_ctrl_reg[irq_pnd][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][11]_0 [4]),
        .Q(p_17_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_cp_muldiv
   (\FSM_onehot_ctrl_reg[state][1]_0 ,
    \mul[add] ,
    CO,
    Q,
    \ctrl_reg[out_en]_0 ,
    \divider_core_serial.div_reg[quotient][30]_0 ,
    \ctrl_reg[out_en]_1 ,
    \ctrl_reg[out_en]_2 ,
    \ctrl_reg[out_en]_3 ,
    \ctrl_reg[out_en]_4 ,
    \ctrl_reg[out_en]_5 ,
    \ctrl_reg[out_en]_6 ,
    \ctrl_reg[out_en]_7 ,
    \ctrl_reg[out_en]_8 ,
    \ctrl_reg[out_en]_9 ,
    \ctrl_reg[out_en]_10 ,
    \ctrl_reg[out_en]_11 ,
    \ctrl_reg[out_en]_12 ,
    \ctrl_reg[out_en]_13 ,
    \ctrl_reg[out_en]_14 ,
    \ctrl_reg[out_en]_15 ,
    \ctrl_reg[out_en]_16 ,
    \ctrl_reg[out_en]_17 ,
    \ctrl_reg[out_en]_18 ,
    \ctrl_reg[out_en]_19 ,
    \ctrl_reg[out_en]_20 ,
    \ctrl_reg[out_en]_21 ,
    \ctrl_reg[out_en]_22 ,
    \ctrl_reg[out_en]_23 ,
    \ctrl_reg[out_en]_24 ,
    \ctrl_reg[out_en]_25 ,
    \ctrl_reg[out_en]_26 ,
    \ctrl_reg[out_en]_27 ,
    \ctrl_reg[out_en]_28 ,
    \ctrl_reg[out_en]_29 ,
    \ctrl_reg[out_en]_30 ,
    \ctrl_reg[out_en]_31 ,
    \div_reg[sign_mod]_0 ,
    clk,
    rstn_sys,
    DI,
    S,
    \ctrl[cpu_trap] ,
    \div_reg[sign_mod]_1 ,
    \divider_core_serial.div_reg[remainder][0]_0 ,
    \execute_engine_reg[ir] ,
    rs2_o,
    \_inferred__4/i__carry__7_0 ,
    \_inferred__4/i__carry_0 ,
    \register_file_fpga.reg_file_reg_i_71 ,
    \serial_shifter.shifter_reg[done_ff] ,
    \register_file_fpga.reg_file_reg_i_71_0 ,
    \register_file_fpga.reg_file_reg_i_210_0 ,
    \register_file_fpga.reg_file_reg_i_151_0 ,
    \register_file_fpga.reg_file_reg_i_74 ,
    \register_file_fpga.reg_file_reg_i_138_0 ,
    \divider_core_serial.div_reg[quotient][31]_0 ,
    \ctrl_reg[rs2_abs][31]_0 ,
    \multiplier_core_serial.mul_reg[prod][63]_0 );
  output \FSM_onehot_ctrl_reg[state][1]_0 ;
  output [32:0]\mul[add] ;
  output [0:0]CO;
  output [31:0]Q;
  output \ctrl_reg[out_en]_0 ;
  output [30:0]\divider_core_serial.div_reg[quotient][30]_0 ;
  output \ctrl_reg[out_en]_1 ;
  output \ctrl_reg[out_en]_2 ;
  output \ctrl_reg[out_en]_3 ;
  output \ctrl_reg[out_en]_4 ;
  output \ctrl_reg[out_en]_5 ;
  output \ctrl_reg[out_en]_6 ;
  output \ctrl_reg[out_en]_7 ;
  output \ctrl_reg[out_en]_8 ;
  output \ctrl_reg[out_en]_9 ;
  output \ctrl_reg[out_en]_10 ;
  output \ctrl_reg[out_en]_11 ;
  output \ctrl_reg[out_en]_12 ;
  output \ctrl_reg[out_en]_13 ;
  output \ctrl_reg[out_en]_14 ;
  output \ctrl_reg[out_en]_15 ;
  output \ctrl_reg[out_en]_16 ;
  output \ctrl_reg[out_en]_17 ;
  output \ctrl_reg[out_en]_18 ;
  output \ctrl_reg[out_en]_19 ;
  output \ctrl_reg[out_en]_20 ;
  output \ctrl_reg[out_en]_21 ;
  output \ctrl_reg[out_en]_22 ;
  output \ctrl_reg[out_en]_23 ;
  output \ctrl_reg[out_en]_24 ;
  output \ctrl_reg[out_en]_25 ;
  output \ctrl_reg[out_en]_26 ;
  output \ctrl_reg[out_en]_27 ;
  output \ctrl_reg[out_en]_28 ;
  output \ctrl_reg[out_en]_29 ;
  output \ctrl_reg[out_en]_30 ;
  output \ctrl_reg[out_en]_31 ;
  input \div_reg[sign_mod]_0 ;
  input clk;
  input rstn_sys;
  input [0:0]DI;
  input [0:0]S;
  input \ctrl[cpu_trap] ;
  input [0:0]\div_reg[sign_mod]_1 ;
  input \divider_core_serial.div_reg[remainder][0]_0 ;
  input [1:0]\execute_engine_reg[ir] ;
  input [30:0]rs2_o;
  input \_inferred__4/i__carry__7_0 ;
  input \_inferred__4/i__carry_0 ;
  input [0:0]\register_file_fpga.reg_file_reg_i_71 ;
  input \serial_shifter.shifter_reg[done_ff] ;
  input [0:0]\register_file_fpga.reg_file_reg_i_71_0 ;
  input \register_file_fpga.reg_file_reg_i_210_0 ;
  input \register_file_fpga.reg_file_reg_i_151_0 ;
  input \register_file_fpga.reg_file_reg_i_74 ;
  input \register_file_fpga.reg_file_reg_i_138_0 ;
  input [31:0]\divider_core_serial.div_reg[quotient][31]_0 ;
  input [31:0]\ctrl_reg[rs2_abs][31]_0 ;
  input [63:0]\multiplier_core_serial.mul_reg[prod][63]_0 ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire \FSM_onehot_ctrl[state][0]_i_1_n_0 ;
  wire \FSM_onehot_ctrl[state][1]_i_1_n_0 ;
  wire \FSM_onehot_ctrl[state][2]_i_1_n_0 ;
  wire \FSM_onehot_ctrl[state][2]_i_2_n_0 ;
  wire \FSM_onehot_ctrl_reg[state][1]_0 ;
  wire \FSM_onehot_ctrl_reg[state_n_0_][0] ;
  wire \FSM_onehot_ctrl_reg[state_n_0_][2] ;
  wire [31:0]Q;
  wire [0:0]S;
  wire \_inferred__4/i__carry_0 ;
  wire \_inferred__4/i__carry__0_n_0 ;
  wire \_inferred__4/i__carry__0_n_1 ;
  wire \_inferred__4/i__carry__0_n_2 ;
  wire \_inferred__4/i__carry__0_n_3 ;
  wire \_inferred__4/i__carry__1_n_0 ;
  wire \_inferred__4/i__carry__1_n_1 ;
  wire \_inferred__4/i__carry__1_n_2 ;
  wire \_inferred__4/i__carry__1_n_3 ;
  wire \_inferred__4/i__carry__2_n_0 ;
  wire \_inferred__4/i__carry__2_n_1 ;
  wire \_inferred__4/i__carry__2_n_2 ;
  wire \_inferred__4/i__carry__2_n_3 ;
  wire \_inferred__4/i__carry__3_n_0 ;
  wire \_inferred__4/i__carry__3_n_1 ;
  wire \_inferred__4/i__carry__3_n_2 ;
  wire \_inferred__4/i__carry__3_n_3 ;
  wire \_inferred__4/i__carry__4_n_0 ;
  wire \_inferred__4/i__carry__4_n_1 ;
  wire \_inferred__4/i__carry__4_n_2 ;
  wire \_inferred__4/i__carry__4_n_3 ;
  wire \_inferred__4/i__carry__5_n_0 ;
  wire \_inferred__4/i__carry__5_n_1 ;
  wire \_inferred__4/i__carry__5_n_2 ;
  wire \_inferred__4/i__carry__5_n_3 ;
  wire \_inferred__4/i__carry__6_n_0 ;
  wire \_inferred__4/i__carry__6_n_1 ;
  wire \_inferred__4/i__carry__6_n_2 ;
  wire \_inferred__4/i__carry__6_n_3 ;
  wire \_inferred__4/i__carry__7_0 ;
  wire \_inferred__4/i__carry_n_0 ;
  wire \_inferred__4/i__carry_n_1 ;
  wire \_inferred__4/i__carry_n_2 ;
  wire \_inferred__4/i__carry_n_3 ;
  wire clk;
  wire \ctrl[cnt] ;
  wire \ctrl[cnt][0]_i_1_n_0 ;
  wire \ctrl[cnt][1]_i_1_n_0 ;
  wire \ctrl[cnt][2]_i_1_n_0 ;
  wire \ctrl[cnt][3]_i_1_n_0 ;
  wire \ctrl[cnt][4]_i_2_n_0 ;
  wire \ctrl[cnt][4]_i_3_n_0 ;
  wire \ctrl[cpu_trap] ;
  wire \ctrl_reg[cnt_n_0_][0] ;
  wire \ctrl_reg[cnt_n_0_][2] ;
  wire \ctrl_reg[cnt_n_0_][3] ;
  wire \ctrl_reg[cnt_n_0_][4] ;
  wire \ctrl_reg[out_en]_0 ;
  wire \ctrl_reg[out_en]_1 ;
  wire \ctrl_reg[out_en]_10 ;
  wire \ctrl_reg[out_en]_11 ;
  wire \ctrl_reg[out_en]_12 ;
  wire \ctrl_reg[out_en]_13 ;
  wire \ctrl_reg[out_en]_14 ;
  wire \ctrl_reg[out_en]_15 ;
  wire \ctrl_reg[out_en]_16 ;
  wire \ctrl_reg[out_en]_17 ;
  wire \ctrl_reg[out_en]_18 ;
  wire \ctrl_reg[out_en]_19 ;
  wire \ctrl_reg[out_en]_2 ;
  wire \ctrl_reg[out_en]_20 ;
  wire \ctrl_reg[out_en]_21 ;
  wire \ctrl_reg[out_en]_22 ;
  wire \ctrl_reg[out_en]_23 ;
  wire \ctrl_reg[out_en]_24 ;
  wire \ctrl_reg[out_en]_25 ;
  wire \ctrl_reg[out_en]_26 ;
  wire \ctrl_reg[out_en]_27 ;
  wire \ctrl_reg[out_en]_28 ;
  wire \ctrl_reg[out_en]_29 ;
  wire \ctrl_reg[out_en]_3 ;
  wire \ctrl_reg[out_en]_30 ;
  wire \ctrl_reg[out_en]_31 ;
  wire \ctrl_reg[out_en]_4 ;
  wire \ctrl_reg[out_en]_5 ;
  wire \ctrl_reg[out_en]_6 ;
  wire \ctrl_reg[out_en]_7 ;
  wire \ctrl_reg[out_en]_8 ;
  wire \ctrl_reg[out_en]_9 ;
  wire \ctrl_reg[out_en]__0 ;
  wire [31:0]\ctrl_reg[rs2_abs] ;
  wire [31:0]\ctrl_reg[rs2_abs][31]_0 ;
  wire \div[quotient] ;
  wire \div[sign_mod] ;
  wire \div[sub]_carry__0_i_1_n_0 ;
  wire \div[sub]_carry__0_i_2_n_0 ;
  wire \div[sub]_carry__0_i_3_n_0 ;
  wire \div[sub]_carry__0_i_4_n_0 ;
  wire \div[sub]_carry__0_n_0 ;
  wire \div[sub]_carry__0_n_1 ;
  wire \div[sub]_carry__0_n_2 ;
  wire \div[sub]_carry__0_n_3 ;
  wire \div[sub]_carry__0_n_4 ;
  wire \div[sub]_carry__0_n_5 ;
  wire \div[sub]_carry__0_n_6 ;
  wire \div[sub]_carry__0_n_7 ;
  wire \div[sub]_carry__1_i_1_n_0 ;
  wire \div[sub]_carry__1_i_2_n_0 ;
  wire \div[sub]_carry__1_i_3_n_0 ;
  wire \div[sub]_carry__1_i_4_n_0 ;
  wire \div[sub]_carry__1_n_0 ;
  wire \div[sub]_carry__1_n_1 ;
  wire \div[sub]_carry__1_n_2 ;
  wire \div[sub]_carry__1_n_3 ;
  wire \div[sub]_carry__1_n_4 ;
  wire \div[sub]_carry__1_n_5 ;
  wire \div[sub]_carry__1_n_6 ;
  wire \div[sub]_carry__1_n_7 ;
  wire \div[sub]_carry__2_i_1_n_0 ;
  wire \div[sub]_carry__2_i_2_n_0 ;
  wire \div[sub]_carry__2_i_3_n_0 ;
  wire \div[sub]_carry__2_i_4_n_0 ;
  wire \div[sub]_carry__2_n_0 ;
  wire \div[sub]_carry__2_n_1 ;
  wire \div[sub]_carry__2_n_2 ;
  wire \div[sub]_carry__2_n_3 ;
  wire \div[sub]_carry__2_n_4 ;
  wire \div[sub]_carry__2_n_5 ;
  wire \div[sub]_carry__2_n_6 ;
  wire \div[sub]_carry__2_n_7 ;
  wire \div[sub]_carry__3_i_1_n_0 ;
  wire \div[sub]_carry__3_i_2_n_0 ;
  wire \div[sub]_carry__3_i_3_n_0 ;
  wire \div[sub]_carry__3_i_4_n_0 ;
  wire \div[sub]_carry__3_n_0 ;
  wire \div[sub]_carry__3_n_1 ;
  wire \div[sub]_carry__3_n_2 ;
  wire \div[sub]_carry__3_n_3 ;
  wire \div[sub]_carry__3_n_4 ;
  wire \div[sub]_carry__3_n_5 ;
  wire \div[sub]_carry__3_n_6 ;
  wire \div[sub]_carry__3_n_7 ;
  wire \div[sub]_carry__4_i_1_n_0 ;
  wire \div[sub]_carry__4_i_2_n_0 ;
  wire \div[sub]_carry__4_i_3_n_0 ;
  wire \div[sub]_carry__4_i_4_n_0 ;
  wire \div[sub]_carry__4_n_0 ;
  wire \div[sub]_carry__4_n_1 ;
  wire \div[sub]_carry__4_n_2 ;
  wire \div[sub]_carry__4_n_3 ;
  wire \div[sub]_carry__4_n_4 ;
  wire \div[sub]_carry__4_n_5 ;
  wire \div[sub]_carry__4_n_6 ;
  wire \div[sub]_carry__4_n_7 ;
  wire \div[sub]_carry__5_i_1_n_0 ;
  wire \div[sub]_carry__5_i_2_n_0 ;
  wire \div[sub]_carry__5_i_3_n_0 ;
  wire \div[sub]_carry__5_i_4_n_0 ;
  wire \div[sub]_carry__5_n_0 ;
  wire \div[sub]_carry__5_n_1 ;
  wire \div[sub]_carry__5_n_2 ;
  wire \div[sub]_carry__5_n_3 ;
  wire \div[sub]_carry__5_n_4 ;
  wire \div[sub]_carry__5_n_5 ;
  wire \div[sub]_carry__5_n_6 ;
  wire \div[sub]_carry__5_n_7 ;
  wire \div[sub]_carry__6_i_1_n_0 ;
  wire \div[sub]_carry__6_i_2_n_0 ;
  wire \div[sub]_carry__6_i_3_n_0 ;
  wire \div[sub]_carry__6_i_4_n_0 ;
  wire \div[sub]_carry__6_n_0 ;
  wire \div[sub]_carry__6_n_1 ;
  wire \div[sub]_carry__6_n_2 ;
  wire \div[sub]_carry__6_n_3 ;
  wire \div[sub]_carry__6_n_4 ;
  wire \div[sub]_carry__6_n_5 ;
  wire \div[sub]_carry__6_n_6 ;
  wire \div[sub]_carry__6_n_7 ;
  wire \div[sub]_carry_i_1_n_0 ;
  wire \div[sub]_carry_i_2_n_0 ;
  wire \div[sub]_carry_i_3_n_0 ;
  wire \div[sub]_carry_i_4_n_0 ;
  wire \div[sub]_carry_n_0 ;
  wire \div[sub]_carry_n_1 ;
  wire \div[sub]_carry_n_2 ;
  wire \div[sub]_carry_n_3 ;
  wire \div[sub]_carry_n_4 ;
  wire \div[sub]_carry_n_5 ;
  wire \div[sub]_carry_n_6 ;
  wire \div[sub]_carry_n_7 ;
  wire \div_reg[sign_mod]_0 ;
  wire [0:0]\div_reg[sign_mod]_1 ;
  wire \div_reg[sign_mod]__0 ;
  wire \divider_core_serial.div[remainder][0]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][10]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][11]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][12]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][13]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][14]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][15]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][16]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][17]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][18]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][19]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][1]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][20]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][21]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][22]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][23]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][24]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][25]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][26]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][27]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][28]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][29]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][2]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][30]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][31]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][3]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][4]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][5]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][6]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][7]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][8]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][9]_i_1_n_0 ;
  wire [30:0]\divider_core_serial.div_reg[quotient][30]_0 ;
  wire [31:0]\divider_core_serial.div_reg[quotient][31]_0 ;
  wire [31:0]\divider_core_serial.div_reg[remainder] ;
  wire \divider_core_serial.div_reg[remainder][0]_0 ;
  wire [1:0]\execute_engine_reg[ir] ;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__2_i_1_n_0;
  wire i__carry__2_i_2_n_0;
  wire i__carry__2_i_3_n_0;
  wire i__carry__2_i_4_n_0;
  wire i__carry__3_i_1_n_0;
  wire i__carry__3_i_2_n_0;
  wire i__carry__3_i_3_n_0;
  wire i__carry__3_i_4_n_0;
  wire i__carry__4_i_1_n_0;
  wire i__carry__4_i_2_n_0;
  wire i__carry__4_i_3_n_0;
  wire i__carry__4_i_4_n_0;
  wire i__carry__5_i_1_n_0;
  wire i__carry__5_i_2_n_0;
  wire i__carry__5_i_3_n_0;
  wire i__carry__5_i_4_n_0;
  wire i__carry__6_i_1_n_0;
  wire i__carry__6_i_2_n_0;
  wire i__carry__6_i_3_n_0;
  wire i__carry__6_i_4_n_0;
  wire i__carry__7_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire [31:1]minusOp;
  wire [32:0]\mul[add] ;
  wire \multiplier_core_serial.mul[prod][63]_i_1_n_0 ;
  wire [63:0]\multiplier_core_serial.mul_reg[prod][63]_0 ;
  wire [31:0]p_0_in;
  wire p_1_in0;
  wire p_2_in;
  wire \register_file_fpga.reg_file_reg_i_138_0 ;
  wire \register_file_fpga.reg_file_reg_i_151_0 ;
  wire \register_file_fpga.reg_file_reg_i_170_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_171_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_172_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_173_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_174_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_175_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_176_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_177_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_178_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_179_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_180_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_181_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_182_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_183_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_184_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_185_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_186_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_187_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_188_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_189_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_190_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_191_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_192_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_193_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_194_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_195_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_196_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_197_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_198_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_199_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_200_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_201_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_202_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_203_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_203_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_204_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_204_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_204_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_204_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_205_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_205_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_205_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_205_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_206_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_206_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_206_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_206_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_207_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_207_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_207_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_207_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_208_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_208_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_208_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_208_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_209_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_209_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_209_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_209_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_210_0 ;
  wire \register_file_fpga.reg_file_reg_i_210_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_210_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_210_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_210_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_211_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_212_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_213_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_214_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_215_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_216_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_217_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_218_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_219_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_220_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_221_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_222_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_223_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_224_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_225_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_226_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_227_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_228_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_229_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_230_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_231_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_232_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_233_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_234_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_235_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_236_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_237_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_238_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_239_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_240_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_241_n_0 ;
  wire [0:0]\register_file_fpga.reg_file_reg_i_71 ;
  wire [0:0]\register_file_fpga.reg_file_reg_i_71_0 ;
  wire \register_file_fpga.reg_file_reg_i_74 ;
  wire [30:0]rs2_o;
  wire rstn_sys;
  wire \serial_shifter.shifter_reg[done_ff] ;
  wire [3:0]\NLW__inferred__4/i__carry__7_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__4/i__carry__7_O_UNCONNECTED ;
  wire [3:1]\NLW_divider_core_serial.div_reg[quotient][0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_divider_core_serial.div_reg[quotient][0]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_register_file_fpga.reg_file_reg_i_203_CO_UNCONNECTED ;
  wire [3:3]\NLW_register_file_fpga.reg_file_reg_i_203_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_ctrl[state][0]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .I1(\FSM_onehot_ctrl[state][2]_i_2_n_0 ),
        .I2(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .O(\FSM_onehot_ctrl[state][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_ctrl[state][1]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .I1(\FSM_onehot_ctrl[state][2]_i_2_n_0 ),
        .I2(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .O(\FSM_onehot_ctrl[state][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_ctrl[state][2]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .I1(\FSM_onehot_ctrl[state][2]_i_2_n_0 ),
        .I2(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .O(\FSM_onehot_ctrl[state][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    \FSM_onehot_ctrl[state][2]_i_2 
       (.I0(\ctrl[cnt][4]_i_3_n_0 ),
        .I1(\ctrl_reg[cnt_n_0_][4] ),
        .I2(\ctrl[cpu_trap] ),
        .I3(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .I4(\div[sign_mod] ),
        .I5(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .O(\FSM_onehot_ctrl[state][2]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "s_idle:001,s_busy:100,s_done:010," *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_ctrl_reg[state][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_ctrl[state][0]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\FSM_onehot_ctrl_reg[state_n_0_][0] ));
  (* FSM_ENCODED_STATES = "s_idle:001,s_busy:100,s_done:010," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_ctrl_reg[state][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_onehot_ctrl[state][1]_i_1_n_0 ),
        .Q(\FSM_onehot_ctrl_reg[state][1]_0 ));
  (* FSM_ENCODED_STATES = "s_idle:001,s_busy:100,s_done:010," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_ctrl_reg[state][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_onehot_ctrl[state][2]_i_1_n_0 ),
        .Q(\FSM_onehot_ctrl_reg[state_n_0_][2] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__4/i__carry_n_0 ,\_inferred__4/i__carry_n_1 ,\_inferred__4/i__carry_n_2 ,\_inferred__4/i__carry_n_3 }),
        .CYINIT(p_0_in[0]),
        .DI({p_0_in[3:1],DI}),
        .O(\mul[add] [3:0]),
        .S({i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0,S}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__0 
       (.CI(\_inferred__4/i__carry_n_0 ),
        .CO({\_inferred__4/i__carry__0_n_0 ,\_inferred__4/i__carry__0_n_1 ,\_inferred__4/i__carry__0_n_2 ,\_inferred__4/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[7:4]),
        .O(\mul[add] [7:4]),
        .S({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__1 
       (.CI(\_inferred__4/i__carry__0_n_0 ),
        .CO({\_inferred__4/i__carry__1_n_0 ,\_inferred__4/i__carry__1_n_1 ,\_inferred__4/i__carry__1_n_2 ,\_inferred__4/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[11:8]),
        .O(\mul[add] [11:8]),
        .S({i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0,i__carry__1_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__2 
       (.CI(\_inferred__4/i__carry__1_n_0 ),
        .CO({\_inferred__4/i__carry__2_n_0 ,\_inferred__4/i__carry__2_n_1 ,\_inferred__4/i__carry__2_n_2 ,\_inferred__4/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[15:12]),
        .O(\mul[add] [15:12]),
        .S({i__carry__2_i_1_n_0,i__carry__2_i_2_n_0,i__carry__2_i_3_n_0,i__carry__2_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__3 
       (.CI(\_inferred__4/i__carry__2_n_0 ),
        .CO({\_inferred__4/i__carry__3_n_0 ,\_inferred__4/i__carry__3_n_1 ,\_inferred__4/i__carry__3_n_2 ,\_inferred__4/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[19:16]),
        .O(\mul[add] [19:16]),
        .S({i__carry__3_i_1_n_0,i__carry__3_i_2_n_0,i__carry__3_i_3_n_0,i__carry__3_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__4 
       (.CI(\_inferred__4/i__carry__3_n_0 ),
        .CO({\_inferred__4/i__carry__4_n_0 ,\_inferred__4/i__carry__4_n_1 ,\_inferred__4/i__carry__4_n_2 ,\_inferred__4/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[23:20]),
        .O(\mul[add] [23:20]),
        .S({i__carry__4_i_1_n_0,i__carry__4_i_2_n_0,i__carry__4_i_3_n_0,i__carry__4_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__5 
       (.CI(\_inferred__4/i__carry__4_n_0 ),
        .CO({\_inferred__4/i__carry__5_n_0 ,\_inferred__4/i__carry__5_n_1 ,\_inferred__4/i__carry__5_n_2 ,\_inferred__4/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[27:24]),
        .O(\mul[add] [27:24]),
        .S({i__carry__5_i_1_n_0,i__carry__5_i_2_n_0,i__carry__5_i_3_n_0,i__carry__5_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__6 
       (.CI(\_inferred__4/i__carry__5_n_0 ),
        .CO({\_inferred__4/i__carry__6_n_0 ,\_inferred__4/i__carry__6_n_1 ,\_inferred__4/i__carry__6_n_2 ,\_inferred__4/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[31:28]),
        .O(\mul[add] [31:28]),
        .S({i__carry__6_i_1_n_0,i__carry__6_i_2_n_0,i__carry__6_i_3_n_0,i__carry__6_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__7 
       (.CI(\_inferred__4/i__carry__6_n_0 ),
        .CO(\NLW__inferred__4/i__carry__7_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__4/i__carry__7_O_UNCONNECTED [3:1],\mul[add] [32]}),
        .S({1'b0,1'b0,1'b0,i__carry__7_i_1_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ctrl[cnt][0]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .I1(\ctrl_reg[cnt_n_0_][0] ),
        .O(\ctrl[cnt][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hEBAA)) 
    \ctrl[cnt][1]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .I1(p_2_in),
        .I2(\ctrl_reg[cnt_n_0_][0] ),
        .I3(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .O(\ctrl[cnt][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hEEEBAAAA)) 
    \ctrl[cnt][2]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .I1(\ctrl_reg[cnt_n_0_][2] ),
        .I2(\ctrl_reg[cnt_n_0_][0] ),
        .I3(p_2_in),
        .I4(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .O(\ctrl[cnt][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEBAAAAAAAA)) 
    \ctrl[cnt][3]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .I1(\ctrl_reg[cnt_n_0_][3] ),
        .I2(p_2_in),
        .I3(\ctrl_reg[cnt_n_0_][0] ),
        .I4(\ctrl_reg[cnt_n_0_][2] ),
        .I5(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .O(\ctrl[cnt][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ctrl[cnt][4]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .I1(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .O(\ctrl[cnt] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hEBAA)) 
    \ctrl[cnt][4]_i_2 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .I1(\ctrl_reg[cnt_n_0_][4] ),
        .I2(\ctrl[cnt][4]_i_3_n_0 ),
        .I3(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .O(\ctrl[cnt][4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ctrl[cnt][4]_i_3 
       (.I0(\ctrl_reg[cnt_n_0_][3] ),
        .I1(p_2_in),
        .I2(\ctrl_reg[cnt_n_0_][0] ),
        .I3(\ctrl_reg[cnt_n_0_][2] ),
        .O(\ctrl[cnt][4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ctrl[rs2_abs][31]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .I1(\div_reg[sign_mod]_1 ),
        .O(\div[sign_mod] ));
  FDCE \ctrl_reg[cnt][0] 
       (.C(clk),
        .CE(\ctrl[cnt] ),
        .CLR(rstn_sys),
        .D(\ctrl[cnt][0]_i_1_n_0 ),
        .Q(\ctrl_reg[cnt_n_0_][0] ));
  FDCE \ctrl_reg[cnt][1] 
       (.C(clk),
        .CE(\ctrl[cnt] ),
        .CLR(rstn_sys),
        .D(\ctrl[cnt][1]_i_1_n_0 ),
        .Q(p_2_in));
  FDCE \ctrl_reg[cnt][2] 
       (.C(clk),
        .CE(\ctrl[cnt] ),
        .CLR(rstn_sys),
        .D(\ctrl[cnt][2]_i_1_n_0 ),
        .Q(\ctrl_reg[cnt_n_0_][2] ));
  FDCE \ctrl_reg[cnt][3] 
       (.C(clk),
        .CE(\ctrl[cnt] ),
        .CLR(rstn_sys),
        .D(\ctrl[cnt][3]_i_1_n_0 ),
        .Q(\ctrl_reg[cnt_n_0_][3] ));
  FDCE \ctrl_reg[cnt][4] 
       (.C(clk),
        .CE(\ctrl[cnt] ),
        .CLR(rstn_sys),
        .D(\ctrl[cnt][4]_i_2_n_0 ),
        .Q(\ctrl_reg[cnt_n_0_][4] ));
  FDCE \ctrl_reg[out_en] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .Q(\ctrl_reg[out_en]__0 ));
  FDCE \ctrl_reg[rs2_abs][0] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [0]),
        .Q(\ctrl_reg[rs2_abs] [0]));
  FDCE \ctrl_reg[rs2_abs][10] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [10]),
        .Q(\ctrl_reg[rs2_abs] [10]));
  FDCE \ctrl_reg[rs2_abs][11] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [11]),
        .Q(\ctrl_reg[rs2_abs] [11]));
  FDCE \ctrl_reg[rs2_abs][12] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [12]),
        .Q(\ctrl_reg[rs2_abs] [12]));
  FDCE \ctrl_reg[rs2_abs][13] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [13]),
        .Q(\ctrl_reg[rs2_abs] [13]));
  FDCE \ctrl_reg[rs2_abs][14] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [14]),
        .Q(\ctrl_reg[rs2_abs] [14]));
  FDCE \ctrl_reg[rs2_abs][15] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [15]),
        .Q(\ctrl_reg[rs2_abs] [15]));
  FDCE \ctrl_reg[rs2_abs][16] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [16]),
        .Q(\ctrl_reg[rs2_abs] [16]));
  FDCE \ctrl_reg[rs2_abs][17] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [17]),
        .Q(\ctrl_reg[rs2_abs] [17]));
  FDCE \ctrl_reg[rs2_abs][18] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [18]),
        .Q(\ctrl_reg[rs2_abs] [18]));
  FDCE \ctrl_reg[rs2_abs][19] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [19]),
        .Q(\ctrl_reg[rs2_abs] [19]));
  FDCE \ctrl_reg[rs2_abs][1] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [1]),
        .Q(\ctrl_reg[rs2_abs] [1]));
  FDCE \ctrl_reg[rs2_abs][20] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [20]),
        .Q(\ctrl_reg[rs2_abs] [20]));
  FDCE \ctrl_reg[rs2_abs][21] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [21]),
        .Q(\ctrl_reg[rs2_abs] [21]));
  FDCE \ctrl_reg[rs2_abs][22] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [22]),
        .Q(\ctrl_reg[rs2_abs] [22]));
  FDCE \ctrl_reg[rs2_abs][23] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [23]),
        .Q(\ctrl_reg[rs2_abs] [23]));
  FDCE \ctrl_reg[rs2_abs][24] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [24]),
        .Q(\ctrl_reg[rs2_abs] [24]));
  FDCE \ctrl_reg[rs2_abs][25] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [25]),
        .Q(\ctrl_reg[rs2_abs] [25]));
  FDCE \ctrl_reg[rs2_abs][26] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [26]),
        .Q(\ctrl_reg[rs2_abs] [26]));
  FDCE \ctrl_reg[rs2_abs][27] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [27]),
        .Q(\ctrl_reg[rs2_abs] [27]));
  FDCE \ctrl_reg[rs2_abs][28] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [28]),
        .Q(\ctrl_reg[rs2_abs] [28]));
  FDCE \ctrl_reg[rs2_abs][29] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [29]),
        .Q(\ctrl_reg[rs2_abs] [29]));
  FDCE \ctrl_reg[rs2_abs][2] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [2]),
        .Q(\ctrl_reg[rs2_abs] [2]));
  FDCE \ctrl_reg[rs2_abs][30] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [30]),
        .Q(\ctrl_reg[rs2_abs] [30]));
  FDCE \ctrl_reg[rs2_abs][31] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [31]),
        .Q(\ctrl_reg[rs2_abs] [31]));
  FDCE \ctrl_reg[rs2_abs][3] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [3]),
        .Q(\ctrl_reg[rs2_abs] [3]));
  FDCE \ctrl_reg[rs2_abs][4] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [4]),
        .Q(\ctrl_reg[rs2_abs] [4]));
  FDCE \ctrl_reg[rs2_abs][5] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [5]),
        .Q(\ctrl_reg[rs2_abs] [5]));
  FDCE \ctrl_reg[rs2_abs][6] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [6]),
        .Q(\ctrl_reg[rs2_abs] [6]));
  FDCE \ctrl_reg[rs2_abs][7] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [7]),
        .Q(\ctrl_reg[rs2_abs] [7]));
  FDCE \ctrl_reg[rs2_abs][8] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [8]),
        .Q(\ctrl_reg[rs2_abs] [8]));
  FDCE \ctrl_reg[rs2_abs][9] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [9]),
        .Q(\ctrl_reg[rs2_abs] [9]));
  CARRY4 \div[sub]_carry 
       (.CI(1'b0),
        .CO({\div[sub]_carry_n_0 ,\div[sub]_carry_n_1 ,\div[sub]_carry_n_2 ,\div[sub]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\divider_core_serial.div_reg[remainder] [2:0],p_1_in0}),
        .O({\div[sub]_carry_n_4 ,\div[sub]_carry_n_5 ,\div[sub]_carry_n_6 ,\div[sub]_carry_n_7 }),
        .S({\div[sub]_carry_i_1_n_0 ,\div[sub]_carry_i_2_n_0 ,\div[sub]_carry_i_3_n_0 ,\div[sub]_carry_i_4_n_0 }));
  CARRY4 \div[sub]_carry__0 
       (.CI(\div[sub]_carry_n_0 ),
        .CO({\div[sub]_carry__0_n_0 ,\div[sub]_carry__0_n_1 ,\div[sub]_carry__0_n_2 ,\div[sub]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [6:3]),
        .O({\div[sub]_carry__0_n_4 ,\div[sub]_carry__0_n_5 ,\div[sub]_carry__0_n_6 ,\div[sub]_carry__0_n_7 }),
        .S({\div[sub]_carry__0_i_1_n_0 ,\div[sub]_carry__0_i_2_n_0 ,\div[sub]_carry__0_i_3_n_0 ,\div[sub]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__0_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [6]),
        .I1(\ctrl_reg[rs2_abs] [7]),
        .O(\div[sub]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__0_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [5]),
        .I1(\ctrl_reg[rs2_abs] [6]),
        .O(\div[sub]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__0_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [4]),
        .I1(\ctrl_reg[rs2_abs] [5]),
        .O(\div[sub]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__0_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [3]),
        .I1(\ctrl_reg[rs2_abs] [4]),
        .O(\div[sub]_carry__0_i_4_n_0 ));
  CARRY4 \div[sub]_carry__1 
       (.CI(\div[sub]_carry__0_n_0 ),
        .CO({\div[sub]_carry__1_n_0 ,\div[sub]_carry__1_n_1 ,\div[sub]_carry__1_n_2 ,\div[sub]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [10:7]),
        .O({\div[sub]_carry__1_n_4 ,\div[sub]_carry__1_n_5 ,\div[sub]_carry__1_n_6 ,\div[sub]_carry__1_n_7 }),
        .S({\div[sub]_carry__1_i_1_n_0 ,\div[sub]_carry__1_i_2_n_0 ,\div[sub]_carry__1_i_3_n_0 ,\div[sub]_carry__1_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__1_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [10]),
        .I1(\ctrl_reg[rs2_abs] [11]),
        .O(\div[sub]_carry__1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__1_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [9]),
        .I1(\ctrl_reg[rs2_abs] [10]),
        .O(\div[sub]_carry__1_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__1_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [8]),
        .I1(\ctrl_reg[rs2_abs] [9]),
        .O(\div[sub]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__1_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [7]),
        .I1(\ctrl_reg[rs2_abs] [8]),
        .O(\div[sub]_carry__1_i_4_n_0 ));
  CARRY4 \div[sub]_carry__2 
       (.CI(\div[sub]_carry__1_n_0 ),
        .CO({\div[sub]_carry__2_n_0 ,\div[sub]_carry__2_n_1 ,\div[sub]_carry__2_n_2 ,\div[sub]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [14:11]),
        .O({\div[sub]_carry__2_n_4 ,\div[sub]_carry__2_n_5 ,\div[sub]_carry__2_n_6 ,\div[sub]_carry__2_n_7 }),
        .S({\div[sub]_carry__2_i_1_n_0 ,\div[sub]_carry__2_i_2_n_0 ,\div[sub]_carry__2_i_3_n_0 ,\div[sub]_carry__2_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__2_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [14]),
        .I1(\ctrl_reg[rs2_abs] [15]),
        .O(\div[sub]_carry__2_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__2_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [13]),
        .I1(\ctrl_reg[rs2_abs] [14]),
        .O(\div[sub]_carry__2_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__2_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [12]),
        .I1(\ctrl_reg[rs2_abs] [13]),
        .O(\div[sub]_carry__2_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__2_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [11]),
        .I1(\ctrl_reg[rs2_abs] [12]),
        .O(\div[sub]_carry__2_i_4_n_0 ));
  CARRY4 \div[sub]_carry__3 
       (.CI(\div[sub]_carry__2_n_0 ),
        .CO({\div[sub]_carry__3_n_0 ,\div[sub]_carry__3_n_1 ,\div[sub]_carry__3_n_2 ,\div[sub]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [18:15]),
        .O({\div[sub]_carry__3_n_4 ,\div[sub]_carry__3_n_5 ,\div[sub]_carry__3_n_6 ,\div[sub]_carry__3_n_7 }),
        .S({\div[sub]_carry__3_i_1_n_0 ,\div[sub]_carry__3_i_2_n_0 ,\div[sub]_carry__3_i_3_n_0 ,\div[sub]_carry__3_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__3_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [18]),
        .I1(\ctrl_reg[rs2_abs] [19]),
        .O(\div[sub]_carry__3_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__3_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [17]),
        .I1(\ctrl_reg[rs2_abs] [18]),
        .O(\div[sub]_carry__3_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__3_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [16]),
        .I1(\ctrl_reg[rs2_abs] [17]),
        .O(\div[sub]_carry__3_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__3_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [15]),
        .I1(\ctrl_reg[rs2_abs] [16]),
        .O(\div[sub]_carry__3_i_4_n_0 ));
  CARRY4 \div[sub]_carry__4 
       (.CI(\div[sub]_carry__3_n_0 ),
        .CO({\div[sub]_carry__4_n_0 ,\div[sub]_carry__4_n_1 ,\div[sub]_carry__4_n_2 ,\div[sub]_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [22:19]),
        .O({\div[sub]_carry__4_n_4 ,\div[sub]_carry__4_n_5 ,\div[sub]_carry__4_n_6 ,\div[sub]_carry__4_n_7 }),
        .S({\div[sub]_carry__4_i_1_n_0 ,\div[sub]_carry__4_i_2_n_0 ,\div[sub]_carry__4_i_3_n_0 ,\div[sub]_carry__4_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__4_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [22]),
        .I1(\ctrl_reg[rs2_abs] [23]),
        .O(\div[sub]_carry__4_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__4_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [21]),
        .I1(\ctrl_reg[rs2_abs] [22]),
        .O(\div[sub]_carry__4_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__4_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [20]),
        .I1(\ctrl_reg[rs2_abs] [21]),
        .O(\div[sub]_carry__4_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__4_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [19]),
        .I1(\ctrl_reg[rs2_abs] [20]),
        .O(\div[sub]_carry__4_i_4_n_0 ));
  CARRY4 \div[sub]_carry__5 
       (.CI(\div[sub]_carry__4_n_0 ),
        .CO({\div[sub]_carry__5_n_0 ,\div[sub]_carry__5_n_1 ,\div[sub]_carry__5_n_2 ,\div[sub]_carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [26:23]),
        .O({\div[sub]_carry__5_n_4 ,\div[sub]_carry__5_n_5 ,\div[sub]_carry__5_n_6 ,\div[sub]_carry__5_n_7 }),
        .S({\div[sub]_carry__5_i_1_n_0 ,\div[sub]_carry__5_i_2_n_0 ,\div[sub]_carry__5_i_3_n_0 ,\div[sub]_carry__5_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__5_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [26]),
        .I1(\ctrl_reg[rs2_abs] [27]),
        .O(\div[sub]_carry__5_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__5_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [25]),
        .I1(\ctrl_reg[rs2_abs] [26]),
        .O(\div[sub]_carry__5_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__5_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [24]),
        .I1(\ctrl_reg[rs2_abs] [25]),
        .O(\div[sub]_carry__5_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__5_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [23]),
        .I1(\ctrl_reg[rs2_abs] [24]),
        .O(\div[sub]_carry__5_i_4_n_0 ));
  CARRY4 \div[sub]_carry__6 
       (.CI(\div[sub]_carry__5_n_0 ),
        .CO({\div[sub]_carry__6_n_0 ,\div[sub]_carry__6_n_1 ,\div[sub]_carry__6_n_2 ,\div[sub]_carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [30:27]),
        .O({\div[sub]_carry__6_n_4 ,\div[sub]_carry__6_n_5 ,\div[sub]_carry__6_n_6 ,\div[sub]_carry__6_n_7 }),
        .S({\div[sub]_carry__6_i_1_n_0 ,\div[sub]_carry__6_i_2_n_0 ,\div[sub]_carry__6_i_3_n_0 ,\div[sub]_carry__6_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__6_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [30]),
        .I1(\ctrl_reg[rs2_abs] [31]),
        .O(\div[sub]_carry__6_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__6_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [29]),
        .I1(\ctrl_reg[rs2_abs] [30]),
        .O(\div[sub]_carry__6_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__6_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [28]),
        .I1(\ctrl_reg[rs2_abs] [29]),
        .O(\div[sub]_carry__6_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__6_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [27]),
        .I1(\ctrl_reg[rs2_abs] [28]),
        .O(\div[sub]_carry__6_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [2]),
        .I1(\ctrl_reg[rs2_abs] [3]),
        .O(\div[sub]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [1]),
        .I1(\ctrl_reg[rs2_abs] [2]),
        .O(\div[sub]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [0]),
        .I1(\ctrl_reg[rs2_abs] [1]),
        .O(\div[sub]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry_i_4 
       (.I0(p_1_in0),
        .I1(\ctrl_reg[rs2_abs] [0]),
        .O(\div[sub]_carry_i_4_n_0 ));
  FDCE \div_reg[sign_mod] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\div_reg[sign_mod]_0 ),
        .Q(\div_reg[sign_mod]__0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \divider_core_serial.div[quotient][31]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .I1(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .I2(\div_reg[sign_mod]_1 ),
        .I3(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\div[quotient] ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][0]_i_1 
       (.I0(p_1_in0),
        .I1(CO),
        .I2(\div[sub]_carry_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][10]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [9]),
        .I1(CO),
        .I2(\div[sub]_carry__1_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][11]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [10]),
        .I1(CO),
        .I2(\div[sub]_carry__1_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][12]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [11]),
        .I1(CO),
        .I2(\div[sub]_carry__2_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][13]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [12]),
        .I1(CO),
        .I2(\div[sub]_carry__2_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][14]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [13]),
        .I1(CO),
        .I2(\div[sub]_carry__2_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][15]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [14]),
        .I1(CO),
        .I2(\div[sub]_carry__2_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][16]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [15]),
        .I1(CO),
        .I2(\div[sub]_carry__3_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][17]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [16]),
        .I1(CO),
        .I2(\div[sub]_carry__3_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][18]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [17]),
        .I1(CO),
        .I2(\div[sub]_carry__3_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][19]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [18]),
        .I1(CO),
        .I2(\div[sub]_carry__3_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][1]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [0]),
        .I1(CO),
        .I2(\div[sub]_carry_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][20]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [19]),
        .I1(CO),
        .I2(\div[sub]_carry__4_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][21]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [20]),
        .I1(CO),
        .I2(\div[sub]_carry__4_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][22]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [21]),
        .I1(CO),
        .I2(\div[sub]_carry__4_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][23]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [22]),
        .I1(CO),
        .I2(\div[sub]_carry__4_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][24]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [23]),
        .I1(CO),
        .I2(\div[sub]_carry__5_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][25]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [24]),
        .I1(CO),
        .I2(\div[sub]_carry__5_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][26]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [25]),
        .I1(CO),
        .I2(\div[sub]_carry__5_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][27]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [26]),
        .I1(CO),
        .I2(\div[sub]_carry__5_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][28]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [27]),
        .I1(CO),
        .I2(\div[sub]_carry__6_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][29]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [28]),
        .I1(CO),
        .I2(\div[sub]_carry__6_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][2]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [1]),
        .I1(CO),
        .I2(\div[sub]_carry_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][30]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [29]),
        .I1(CO),
        .I2(\div[sub]_carry__6_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][31]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [30]),
        .I1(CO),
        .I2(\div[sub]_carry__6_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][3]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [2]),
        .I1(CO),
        .I2(\div[sub]_carry_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][4]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [3]),
        .I1(CO),
        .I2(\div[sub]_carry__0_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][5]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [4]),
        .I1(CO),
        .I2(\div[sub]_carry__0_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][6]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [5]),
        .I1(CO),
        .I2(\div[sub]_carry__0_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][7]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [6]),
        .I1(CO),
        .I2(\div[sub]_carry__0_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][8]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [7]),
        .I1(CO),
        .I2(\div[sub]_carry__1_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][9]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [8]),
        .I1(CO),
        .I2(\div[sub]_carry__1_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][9]_i_1_n_0 ));
  FDCE \divider_core_serial.div_reg[quotient][0] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [0]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [0]));
  CARRY4 \divider_core_serial.div_reg[quotient][0]_i_2 
       (.CI(\div[sub]_carry__6_n_0 ),
        .CO({\NLW_divider_core_serial.div_reg[quotient][0]_i_2_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_divider_core_serial.div_reg[quotient][0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDCE \divider_core_serial.div_reg[quotient][10] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [10]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [10]));
  FDCE \divider_core_serial.div_reg[quotient][11] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [11]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [11]));
  FDCE \divider_core_serial.div_reg[quotient][12] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [12]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [12]));
  FDCE \divider_core_serial.div_reg[quotient][13] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [13]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [13]));
  FDCE \divider_core_serial.div_reg[quotient][14] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [14]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [14]));
  FDCE \divider_core_serial.div_reg[quotient][15] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [15]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [15]));
  FDCE \divider_core_serial.div_reg[quotient][16] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [16]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [16]));
  FDCE \divider_core_serial.div_reg[quotient][17] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [17]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [17]));
  FDCE \divider_core_serial.div_reg[quotient][18] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [18]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [18]));
  FDCE \divider_core_serial.div_reg[quotient][19] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [19]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [19]));
  FDCE \divider_core_serial.div_reg[quotient][1] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [1]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [1]));
  FDCE \divider_core_serial.div_reg[quotient][20] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [20]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [20]));
  FDCE \divider_core_serial.div_reg[quotient][21] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [21]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [21]));
  FDCE \divider_core_serial.div_reg[quotient][22] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [22]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [22]));
  FDCE \divider_core_serial.div_reg[quotient][23] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [23]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [23]));
  FDCE \divider_core_serial.div_reg[quotient][24] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [24]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [24]));
  FDCE \divider_core_serial.div_reg[quotient][25] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [25]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [25]));
  FDCE \divider_core_serial.div_reg[quotient][26] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [26]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [26]));
  FDCE \divider_core_serial.div_reg[quotient][27] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [27]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [27]));
  FDCE \divider_core_serial.div_reg[quotient][28] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [28]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [28]));
  FDCE \divider_core_serial.div_reg[quotient][29] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [29]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [29]));
  FDCE \divider_core_serial.div_reg[quotient][2] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [2]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [2]));
  FDCE \divider_core_serial.div_reg[quotient][30] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [30]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [30]));
  FDCE \divider_core_serial.div_reg[quotient][31] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [31]),
        .Q(p_1_in0));
  FDCE \divider_core_serial.div_reg[quotient][3] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [3]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [3]));
  FDCE \divider_core_serial.div_reg[quotient][4] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [4]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [4]));
  FDCE \divider_core_serial.div_reg[quotient][5] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [5]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [5]));
  FDCE \divider_core_serial.div_reg[quotient][6] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [6]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [6]));
  FDCE \divider_core_serial.div_reg[quotient][7] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [7]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [7]));
  FDCE \divider_core_serial.div_reg[quotient][8] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [8]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [8]));
  FDCE \divider_core_serial.div_reg[quotient][9] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [9]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [9]));
  FDCE \divider_core_serial.div_reg[remainder][0] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][0]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [0]));
  FDCE \divider_core_serial.div_reg[remainder][10] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][10]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [10]));
  FDCE \divider_core_serial.div_reg[remainder][11] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][11]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [11]));
  FDCE \divider_core_serial.div_reg[remainder][12] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][12]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [12]));
  FDCE \divider_core_serial.div_reg[remainder][13] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][13]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [13]));
  FDCE \divider_core_serial.div_reg[remainder][14] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][14]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [14]));
  FDCE \divider_core_serial.div_reg[remainder][15] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][15]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [15]));
  FDCE \divider_core_serial.div_reg[remainder][16] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][16]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [16]));
  FDCE \divider_core_serial.div_reg[remainder][17] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][17]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [17]));
  FDCE \divider_core_serial.div_reg[remainder][18] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][18]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [18]));
  FDCE \divider_core_serial.div_reg[remainder][19] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][19]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [19]));
  FDCE \divider_core_serial.div_reg[remainder][1] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][1]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [1]));
  FDCE \divider_core_serial.div_reg[remainder][20] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][20]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [20]));
  FDCE \divider_core_serial.div_reg[remainder][21] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][21]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [21]));
  FDCE \divider_core_serial.div_reg[remainder][22] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][22]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [22]));
  FDCE \divider_core_serial.div_reg[remainder][23] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][23]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [23]));
  FDCE \divider_core_serial.div_reg[remainder][24] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][24]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [24]));
  FDCE \divider_core_serial.div_reg[remainder][25] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][25]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [25]));
  FDCE \divider_core_serial.div_reg[remainder][26] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][26]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [26]));
  FDCE \divider_core_serial.div_reg[remainder][27] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][27]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [27]));
  FDCE \divider_core_serial.div_reg[remainder][28] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][28]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [28]));
  FDCE \divider_core_serial.div_reg[remainder][29] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][29]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [29]));
  FDCE \divider_core_serial.div_reg[remainder][2] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][2]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [2]));
  FDCE \divider_core_serial.div_reg[remainder][30] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][30]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [30]));
  FDCE \divider_core_serial.div_reg[remainder][31] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][31]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [31]));
  FDCE \divider_core_serial.div_reg[remainder][3] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][3]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [3]));
  FDCE \divider_core_serial.div_reg[remainder][4] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][4]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [4]));
  FDCE \divider_core_serial.div_reg[remainder][5] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][5]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [5]));
  FDCE \divider_core_serial.div_reg[remainder][6] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][6]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [6]));
  FDCE \divider_core_serial.div_reg[remainder][7] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][7]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [7]));
  FDCE \divider_core_serial.div_reg[remainder][8] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][8]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [8]));
  FDCE \divider_core_serial.div_reg[remainder][9] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][9]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [9]));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__0_i_1
       (.I0(Q[0]),
        .I1(rs2_o[6]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[7]),
        .O(i__carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__0_i_2
       (.I0(Q[0]),
        .I1(rs2_o[5]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[6]),
        .O(i__carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__0_i_3
       (.I0(Q[0]),
        .I1(rs2_o[4]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[5]),
        .O(i__carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__0_i_4
       (.I0(Q[0]),
        .I1(rs2_o[3]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[4]),
        .O(i__carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__1_i_1
       (.I0(Q[0]),
        .I1(rs2_o[10]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[11]),
        .O(i__carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__1_i_2
       (.I0(Q[0]),
        .I1(rs2_o[9]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[10]),
        .O(i__carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__1_i_3
       (.I0(Q[0]),
        .I1(rs2_o[8]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[9]),
        .O(i__carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__1_i_4
       (.I0(Q[0]),
        .I1(rs2_o[7]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[8]),
        .O(i__carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__2_i_1
       (.I0(Q[0]),
        .I1(rs2_o[14]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[15]),
        .O(i__carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__2_i_2
       (.I0(Q[0]),
        .I1(rs2_o[13]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[14]),
        .O(i__carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__2_i_3
       (.I0(Q[0]),
        .I1(rs2_o[12]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[13]),
        .O(i__carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__2_i_4
       (.I0(Q[0]),
        .I1(rs2_o[11]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[12]),
        .O(i__carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__3_i_1
       (.I0(Q[0]),
        .I1(rs2_o[18]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[19]),
        .O(i__carry__3_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__3_i_2
       (.I0(Q[0]),
        .I1(rs2_o[17]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[18]),
        .O(i__carry__3_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__3_i_3
       (.I0(Q[0]),
        .I1(rs2_o[16]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[17]),
        .O(i__carry__3_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__3_i_4
       (.I0(Q[0]),
        .I1(rs2_o[15]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[16]),
        .O(i__carry__3_i_4_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__4_i_1
       (.I0(Q[0]),
        .I1(rs2_o[22]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[23]),
        .O(i__carry__4_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__4_i_2
       (.I0(Q[0]),
        .I1(rs2_o[21]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[22]),
        .O(i__carry__4_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__4_i_3
       (.I0(Q[0]),
        .I1(rs2_o[20]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[21]),
        .O(i__carry__4_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__4_i_4
       (.I0(Q[0]),
        .I1(rs2_o[19]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[20]),
        .O(i__carry__4_i_4_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__5_i_1
       (.I0(Q[0]),
        .I1(rs2_o[26]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[27]),
        .O(i__carry__5_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__5_i_2
       (.I0(Q[0]),
        .I1(rs2_o[25]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[26]),
        .O(i__carry__5_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__5_i_3
       (.I0(Q[0]),
        .I1(rs2_o[24]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[25]),
        .O(i__carry__5_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__5_i_4
       (.I0(Q[0]),
        .I1(rs2_o[23]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[24]),
        .O(i__carry__5_i_4_n_0));
  LUT4 #(
    .INIT(16'h9F60)) 
    i__carry__6_i_1
       (.I0(rs2_o[30]),
        .I1(\_inferred__4/i__carry_0 ),
        .I2(Q[0]),
        .I3(p_0_in[31]),
        .O(i__carry__6_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__6_i_2
       (.I0(Q[0]),
        .I1(rs2_o[29]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[30]),
        .O(i__carry__6_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__6_i_3
       (.I0(Q[0]),
        .I1(rs2_o[28]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[29]),
        .O(i__carry__6_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__6_i_4
       (.I0(Q[0]),
        .I1(rs2_o[27]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[28]),
        .O(i__carry__6_i_4_n_0));
  LUT5 #(
    .INIT(32'hF9060A0A)) 
    i__carry__7_i_1
       (.I0(p_0_in[31]),
        .I1(rs2_o[30]),
        .I2(\_inferred__4/i__carry__7_0 ),
        .I3(\_inferred__4/i__carry_0 ),
        .I4(Q[0]),
        .O(i__carry__7_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry_i_2
       (.I0(Q[0]),
        .I1(rs2_o[2]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[3]),
        .O(i__carry_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry_i_3
       (.I0(Q[0]),
        .I1(rs2_o[1]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[2]),
        .O(i__carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry_i_4
       (.I0(Q[0]),
        .I1(rs2_o[0]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[1]),
        .O(i__carry_i_4_n_0));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \multiplier_core_serial.mul[prod][63]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .I1(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\div_reg[sign_mod]_1 ),
        .O(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ));
  FDCE \multiplier_core_serial.mul_reg[prod][0] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [0]),
        .Q(Q[0]));
  FDCE \multiplier_core_serial.mul_reg[prod][10] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [10]),
        .Q(Q[10]));
  FDCE \multiplier_core_serial.mul_reg[prod][11] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [11]),
        .Q(Q[11]));
  FDCE \multiplier_core_serial.mul_reg[prod][12] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [12]),
        .Q(Q[12]));
  FDCE \multiplier_core_serial.mul_reg[prod][13] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [13]),
        .Q(Q[13]));
  FDCE \multiplier_core_serial.mul_reg[prod][14] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [14]),
        .Q(Q[14]));
  FDCE \multiplier_core_serial.mul_reg[prod][15] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [15]),
        .Q(Q[15]));
  FDCE \multiplier_core_serial.mul_reg[prod][16] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [16]),
        .Q(Q[16]));
  FDCE \multiplier_core_serial.mul_reg[prod][17] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [17]),
        .Q(Q[17]));
  FDCE \multiplier_core_serial.mul_reg[prod][18] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [18]),
        .Q(Q[18]));
  FDCE \multiplier_core_serial.mul_reg[prod][19] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [19]),
        .Q(Q[19]));
  FDCE \multiplier_core_serial.mul_reg[prod][1] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [1]),
        .Q(Q[1]));
  FDCE \multiplier_core_serial.mul_reg[prod][20] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [20]),
        .Q(Q[20]));
  FDCE \multiplier_core_serial.mul_reg[prod][21] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [21]),
        .Q(Q[21]));
  FDCE \multiplier_core_serial.mul_reg[prod][22] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [22]),
        .Q(Q[22]));
  FDCE \multiplier_core_serial.mul_reg[prod][23] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [23]),
        .Q(Q[23]));
  FDCE \multiplier_core_serial.mul_reg[prod][24] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [24]),
        .Q(Q[24]));
  FDCE \multiplier_core_serial.mul_reg[prod][25] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [25]),
        .Q(Q[25]));
  FDCE \multiplier_core_serial.mul_reg[prod][26] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [26]),
        .Q(Q[26]));
  FDCE \multiplier_core_serial.mul_reg[prod][27] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [27]),
        .Q(Q[27]));
  FDCE \multiplier_core_serial.mul_reg[prod][28] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [28]),
        .Q(Q[28]));
  FDCE \multiplier_core_serial.mul_reg[prod][29] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [29]),
        .Q(Q[29]));
  FDCE \multiplier_core_serial.mul_reg[prod][2] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [2]),
        .Q(Q[2]));
  FDCE \multiplier_core_serial.mul_reg[prod][30] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [30]),
        .Q(Q[30]));
  FDCE \multiplier_core_serial.mul_reg[prod][31] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [31]),
        .Q(Q[31]));
  FDCE \multiplier_core_serial.mul_reg[prod][32] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [32]),
        .Q(p_0_in[0]));
  FDCE \multiplier_core_serial.mul_reg[prod][33] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [33]),
        .Q(p_0_in[1]));
  FDCE \multiplier_core_serial.mul_reg[prod][34] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [34]),
        .Q(p_0_in[2]));
  FDCE \multiplier_core_serial.mul_reg[prod][35] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [35]),
        .Q(p_0_in[3]));
  FDCE \multiplier_core_serial.mul_reg[prod][36] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [36]),
        .Q(p_0_in[4]));
  FDCE \multiplier_core_serial.mul_reg[prod][37] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [37]),
        .Q(p_0_in[5]));
  FDCE \multiplier_core_serial.mul_reg[prod][38] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [38]),
        .Q(p_0_in[6]));
  FDCE \multiplier_core_serial.mul_reg[prod][39] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [39]),
        .Q(p_0_in[7]));
  FDCE \multiplier_core_serial.mul_reg[prod][3] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [3]),
        .Q(Q[3]));
  FDCE \multiplier_core_serial.mul_reg[prod][40] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [40]),
        .Q(p_0_in[8]));
  FDCE \multiplier_core_serial.mul_reg[prod][41] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [41]),
        .Q(p_0_in[9]));
  FDCE \multiplier_core_serial.mul_reg[prod][42] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [42]),
        .Q(p_0_in[10]));
  FDCE \multiplier_core_serial.mul_reg[prod][43] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [43]),
        .Q(p_0_in[11]));
  FDCE \multiplier_core_serial.mul_reg[prod][44] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [44]),
        .Q(p_0_in[12]));
  FDCE \multiplier_core_serial.mul_reg[prod][45] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [45]),
        .Q(p_0_in[13]));
  FDCE \multiplier_core_serial.mul_reg[prod][46] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [46]),
        .Q(p_0_in[14]));
  FDCE \multiplier_core_serial.mul_reg[prod][47] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [47]),
        .Q(p_0_in[15]));
  FDCE \multiplier_core_serial.mul_reg[prod][48] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [48]),
        .Q(p_0_in[16]));
  FDCE \multiplier_core_serial.mul_reg[prod][49] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [49]),
        .Q(p_0_in[17]));
  FDCE \multiplier_core_serial.mul_reg[prod][4] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [4]),
        .Q(Q[4]));
  FDCE \multiplier_core_serial.mul_reg[prod][50] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [50]),
        .Q(p_0_in[18]));
  FDCE \multiplier_core_serial.mul_reg[prod][51] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [51]),
        .Q(p_0_in[19]));
  FDCE \multiplier_core_serial.mul_reg[prod][52] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [52]),
        .Q(p_0_in[20]));
  FDCE \multiplier_core_serial.mul_reg[prod][53] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [53]),
        .Q(p_0_in[21]));
  FDCE \multiplier_core_serial.mul_reg[prod][54] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [54]),
        .Q(p_0_in[22]));
  FDCE \multiplier_core_serial.mul_reg[prod][55] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [55]),
        .Q(p_0_in[23]));
  FDCE \multiplier_core_serial.mul_reg[prod][56] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [56]),
        .Q(p_0_in[24]));
  FDCE \multiplier_core_serial.mul_reg[prod][57] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [57]),
        .Q(p_0_in[25]));
  FDCE \multiplier_core_serial.mul_reg[prod][58] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [58]),
        .Q(p_0_in[26]));
  FDCE \multiplier_core_serial.mul_reg[prod][59] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [59]),
        .Q(p_0_in[27]));
  FDCE \multiplier_core_serial.mul_reg[prod][5] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [5]),
        .Q(Q[5]));
  FDCE \multiplier_core_serial.mul_reg[prod][60] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [60]),
        .Q(p_0_in[28]));
  FDCE \multiplier_core_serial.mul_reg[prod][61] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [61]),
        .Q(p_0_in[29]));
  FDCE \multiplier_core_serial.mul_reg[prod][62] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [62]),
        .Q(p_0_in[30]));
  FDCE \multiplier_core_serial.mul_reg[prod][63] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [63]),
        .Q(p_0_in[31]));
  FDCE \multiplier_core_serial.mul_reg[prod][6] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [6]),
        .Q(Q[6]));
  FDCE \multiplier_core_serial.mul_reg[prod][7] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [7]),
        .Q(Q[7]));
  FDCE \multiplier_core_serial.mul_reg[prod][8] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [8]),
        .Q(Q[8]));
  FDCE \multiplier_core_serial.mul_reg[prod][9] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [9]),
        .Q(Q[9]));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \register_file_fpga.reg_file_reg_i_137 
       (.I0(\register_file_fpga.reg_file_reg_i_170_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(\register_file_fpga.reg_file_reg_i_71 ),
        .I3(\serial_shifter.shifter_reg[done_ff] ),
        .I4(\register_file_fpga.reg_file_reg_i_71_0 ),
        .O(\ctrl_reg[out_en]_0 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_138 
       (.I0(\register_file_fpga.reg_file_reg_i_171_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[31]),
        .I3(p_0_in[31]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_31 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_139 
       (.I0(\register_file_fpga.reg_file_reg_i_172_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[30]),
        .I3(p_0_in[30]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_30 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_140 
       (.I0(\register_file_fpga.reg_file_reg_i_173_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[29]),
        .I3(p_0_in[29]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_29 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_141 
       (.I0(\register_file_fpga.reg_file_reg_i_174_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[28]),
        .I3(p_0_in[28]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_28 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_142 
       (.I0(\register_file_fpga.reg_file_reg_i_175_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[27]),
        .I3(p_0_in[27]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_27 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_143 
       (.I0(\register_file_fpga.reg_file_reg_i_176_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[26]),
        .I3(p_0_in[26]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_26 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_144 
       (.I0(\register_file_fpga.reg_file_reg_i_177_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[25]),
        .I3(p_0_in[25]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_25 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_145 
       (.I0(\register_file_fpga.reg_file_reg_i_178_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[24]),
        .I3(p_0_in[24]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_24 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_146 
       (.I0(\register_file_fpga.reg_file_reg_i_179_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[23]),
        .I3(p_0_in[23]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_23 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_147 
       (.I0(\register_file_fpga.reg_file_reg_i_180_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[22]),
        .I3(p_0_in[22]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_22 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_148 
       (.I0(\register_file_fpga.reg_file_reg_i_181_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[21]),
        .I3(p_0_in[21]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_21 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_149 
       (.I0(\register_file_fpga.reg_file_reg_i_182_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[20]),
        .I3(p_0_in[20]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_20 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_150 
       (.I0(\register_file_fpga.reg_file_reg_i_183_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[19]),
        .I3(p_0_in[19]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_19 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_151 
       (.I0(\register_file_fpga.reg_file_reg_i_184_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[18]),
        .I3(p_0_in[18]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_18 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_152 
       (.I0(\register_file_fpga.reg_file_reg_i_185_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[17]),
        .I3(p_0_in[17]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_17 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_153 
       (.I0(\register_file_fpga.reg_file_reg_i_186_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[16]),
        .I3(p_0_in[16]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_16 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_154 
       (.I0(\register_file_fpga.reg_file_reg_i_187_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[15]),
        .I3(p_0_in[15]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_15 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_155 
       (.I0(\register_file_fpga.reg_file_reg_i_188_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[14]),
        .I3(p_0_in[14]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_14 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_156 
       (.I0(\register_file_fpga.reg_file_reg_i_189_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[13]),
        .I3(p_0_in[13]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_13 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_157 
       (.I0(\register_file_fpga.reg_file_reg_i_190_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[12]),
        .I3(p_0_in[12]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_12 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_158 
       (.I0(\register_file_fpga.reg_file_reg_i_191_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[11]),
        .I3(p_0_in[11]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_11 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_159 
       (.I0(\register_file_fpga.reg_file_reg_i_192_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[10]),
        .I3(p_0_in[10]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_10 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_160 
       (.I0(\register_file_fpga.reg_file_reg_i_193_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[9]),
        .I3(p_0_in[9]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_9 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_161 
       (.I0(\register_file_fpga.reg_file_reg_i_194_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[8]),
        .I3(p_0_in[8]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_8 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_162 
       (.I0(\register_file_fpga.reg_file_reg_i_195_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[7]),
        .I3(p_0_in[7]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_7 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_163 
       (.I0(\register_file_fpga.reg_file_reg_i_196_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[6]),
        .I3(p_0_in[6]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_6 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_164 
       (.I0(\register_file_fpga.reg_file_reg_i_197_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[5]),
        .I3(p_0_in[5]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_5 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_165 
       (.I0(\register_file_fpga.reg_file_reg_i_198_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[4]),
        .I3(p_0_in[4]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_4 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_166 
       (.I0(\register_file_fpga.reg_file_reg_i_199_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[3]),
        .I3(p_0_in[3]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_3 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_167 
       (.I0(\register_file_fpga.reg_file_reg_i_200_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[2]),
        .I3(p_0_in[2]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_2 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_168 
       (.I0(\register_file_fpga.reg_file_reg_i_201_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[1]),
        .I3(p_0_in[1]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_1 ));
  LUT6 #(
    .INIT(64'h8B8B8B888B8B8BBB)) 
    \register_file_fpga.reg_file_reg_i_170 
       (.I0(\register_file_fpga.reg_file_reg_i_202_n_0 ),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(p_0_in[0]),
        .I3(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I4(\execute_engine_reg[ir] [0]),
        .I5(Q[0]),
        .O(\register_file_fpga.reg_file_reg_i_170_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_171 
       (.I0(p_1_in0),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [31]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[31]),
        .O(\register_file_fpga.reg_file_reg_i_171_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_172 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [30]),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [30]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[30]),
        .O(\register_file_fpga.reg_file_reg_i_172_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_173 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [29]),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [29]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[29]),
        .O(\register_file_fpga.reg_file_reg_i_173_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_174 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [28]),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [28]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[28]),
        .O(\register_file_fpga.reg_file_reg_i_174_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_175 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [27]),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [27]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[27]),
        .O(\register_file_fpga.reg_file_reg_i_175_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_176 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [26]),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [26]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[26]),
        .O(\register_file_fpga.reg_file_reg_i_176_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_177 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [25]),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [25]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[25]),
        .O(\register_file_fpga.reg_file_reg_i_177_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_178 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [24]),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [24]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[24]),
        .O(\register_file_fpga.reg_file_reg_i_178_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_179 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [23]),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [23]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[23]),
        .O(\register_file_fpga.reg_file_reg_i_179_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_180 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [22]),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [22]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[22]),
        .O(\register_file_fpga.reg_file_reg_i_180_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_181 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [21]),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [21]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[21]),
        .O(\register_file_fpga.reg_file_reg_i_181_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_182 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [20]),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [20]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[20]),
        .O(\register_file_fpga.reg_file_reg_i_182_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_183 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [19]),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [19]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[19]),
        .O(\register_file_fpga.reg_file_reg_i_183_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_184 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [18]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [18]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[18]),
        .O(\register_file_fpga.reg_file_reg_i_184_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_185 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [17]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [17]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[17]),
        .O(\register_file_fpga.reg_file_reg_i_185_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_186 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [16]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [16]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[16]),
        .O(\register_file_fpga.reg_file_reg_i_186_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_187 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [15]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [15]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[15]),
        .O(\register_file_fpga.reg_file_reg_i_187_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_188 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [14]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [14]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[14]),
        .O(\register_file_fpga.reg_file_reg_i_188_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_189 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [13]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [13]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[13]),
        .O(\register_file_fpga.reg_file_reg_i_189_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_190 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [12]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [12]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[12]),
        .O(\register_file_fpga.reg_file_reg_i_190_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_191 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [11]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [11]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[11]),
        .O(\register_file_fpga.reg_file_reg_i_191_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_192 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [10]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [10]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[10]),
        .O(\register_file_fpga.reg_file_reg_i_192_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_193 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [9]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [9]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[9]),
        .O(\register_file_fpga.reg_file_reg_i_193_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_194 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [8]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [8]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[8]),
        .O(\register_file_fpga.reg_file_reg_i_194_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_195 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [7]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [7]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[7]),
        .O(\register_file_fpga.reg_file_reg_i_195_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_196 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [6]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [6]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[6]),
        .O(\register_file_fpga.reg_file_reg_i_196_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_197 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [5]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [5]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[5]),
        .O(\register_file_fpga.reg_file_reg_i_197_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_198 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [4]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [4]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[4]),
        .O(\register_file_fpga.reg_file_reg_i_198_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_199 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [3]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [3]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[3]),
        .O(\register_file_fpga.reg_file_reg_i_199_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_200 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [2]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [2]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[2]),
        .O(\register_file_fpga.reg_file_reg_i_200_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_201 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [1]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [1]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[1]),
        .O(\register_file_fpga.reg_file_reg_i_201_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_202 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [0]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [0]),
        .O(\register_file_fpga.reg_file_reg_i_202_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_203 
       (.CI(\register_file_fpga.reg_file_reg_i_204_n_0 ),
        .CO({\NLW_register_file_fpga.reg_file_reg_i_203_CO_UNCONNECTED [3:2],\register_file_fpga.reg_file_reg_i_203_n_2 ,\register_file_fpga.reg_file_reg_i_203_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_register_file_fpga.reg_file_reg_i_203_O_UNCONNECTED [3],minusOp[31:29]}),
        .S({1'b0,\register_file_fpga.reg_file_reg_i_211_n_0 ,\register_file_fpga.reg_file_reg_i_212_n_0 ,\register_file_fpga.reg_file_reg_i_213_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_204 
       (.CI(\register_file_fpga.reg_file_reg_i_205_n_0 ),
        .CO({\register_file_fpga.reg_file_reg_i_204_n_0 ,\register_file_fpga.reg_file_reg_i_204_n_1 ,\register_file_fpga.reg_file_reg_i_204_n_2 ,\register_file_fpga.reg_file_reg_i_204_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[28:25]),
        .S({\register_file_fpga.reg_file_reg_i_214_n_0 ,\register_file_fpga.reg_file_reg_i_215_n_0 ,\register_file_fpga.reg_file_reg_i_216_n_0 ,\register_file_fpga.reg_file_reg_i_217_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_205 
       (.CI(\register_file_fpga.reg_file_reg_i_206_n_0 ),
        .CO({\register_file_fpga.reg_file_reg_i_205_n_0 ,\register_file_fpga.reg_file_reg_i_205_n_1 ,\register_file_fpga.reg_file_reg_i_205_n_2 ,\register_file_fpga.reg_file_reg_i_205_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[24:21]),
        .S({\register_file_fpga.reg_file_reg_i_218_n_0 ,\register_file_fpga.reg_file_reg_i_219_n_0 ,\register_file_fpga.reg_file_reg_i_220_n_0 ,\register_file_fpga.reg_file_reg_i_221_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_206 
       (.CI(\register_file_fpga.reg_file_reg_i_207_n_0 ),
        .CO({\register_file_fpga.reg_file_reg_i_206_n_0 ,\register_file_fpga.reg_file_reg_i_206_n_1 ,\register_file_fpga.reg_file_reg_i_206_n_2 ,\register_file_fpga.reg_file_reg_i_206_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[20:17]),
        .S({\register_file_fpga.reg_file_reg_i_222_n_0 ,\register_file_fpga.reg_file_reg_i_223_n_0 ,\register_file_fpga.reg_file_reg_i_224_n_0 ,\register_file_fpga.reg_file_reg_i_225_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_207 
       (.CI(\register_file_fpga.reg_file_reg_i_208_n_0 ),
        .CO({\register_file_fpga.reg_file_reg_i_207_n_0 ,\register_file_fpga.reg_file_reg_i_207_n_1 ,\register_file_fpga.reg_file_reg_i_207_n_2 ,\register_file_fpga.reg_file_reg_i_207_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[16:13]),
        .S({\register_file_fpga.reg_file_reg_i_226_n_0 ,\register_file_fpga.reg_file_reg_i_227_n_0 ,\register_file_fpga.reg_file_reg_i_228_n_0 ,\register_file_fpga.reg_file_reg_i_229_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_208 
       (.CI(\register_file_fpga.reg_file_reg_i_209_n_0 ),
        .CO({\register_file_fpga.reg_file_reg_i_208_n_0 ,\register_file_fpga.reg_file_reg_i_208_n_1 ,\register_file_fpga.reg_file_reg_i_208_n_2 ,\register_file_fpga.reg_file_reg_i_208_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[12:9]),
        .S({\register_file_fpga.reg_file_reg_i_230_n_0 ,\register_file_fpga.reg_file_reg_i_231_n_0 ,\register_file_fpga.reg_file_reg_i_232_n_0 ,\register_file_fpga.reg_file_reg_i_233_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_209 
       (.CI(\register_file_fpga.reg_file_reg_i_210_n_0 ),
        .CO({\register_file_fpga.reg_file_reg_i_209_n_0 ,\register_file_fpga.reg_file_reg_i_209_n_1 ,\register_file_fpga.reg_file_reg_i_209_n_2 ,\register_file_fpga.reg_file_reg_i_209_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[8:5]),
        .S({\register_file_fpga.reg_file_reg_i_234_n_0 ,\register_file_fpga.reg_file_reg_i_235_n_0 ,\register_file_fpga.reg_file_reg_i_236_n_0 ,\register_file_fpga.reg_file_reg_i_237_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_210 
       (.CI(1'b0),
        .CO({\register_file_fpga.reg_file_reg_i_210_n_0 ,\register_file_fpga.reg_file_reg_i_210_n_1 ,\register_file_fpga.reg_file_reg_i_210_n_2 ,\register_file_fpga.reg_file_reg_i_210_n_3 }),
        .CYINIT(\register_file_fpga.reg_file_reg_i_202_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[4:1]),
        .S({\register_file_fpga.reg_file_reg_i_238_n_0 ,\register_file_fpga.reg_file_reg_i_239_n_0 ,\register_file_fpga.reg_file_reg_i_240_n_0 ,\register_file_fpga.reg_file_reg_i_241_n_0 }));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_211 
       (.I0(p_1_in0),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [31]),
        .O(\register_file_fpga.reg_file_reg_i_211_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_212 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [30]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [30]),
        .O(\register_file_fpga.reg_file_reg_i_212_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_213 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [29]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [29]),
        .O(\register_file_fpga.reg_file_reg_i_213_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_214 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [28]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [28]),
        .O(\register_file_fpga.reg_file_reg_i_214_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_215 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [27]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [27]),
        .O(\register_file_fpga.reg_file_reg_i_215_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_216 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [26]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [26]),
        .O(\register_file_fpga.reg_file_reg_i_216_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_217 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [25]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [25]),
        .O(\register_file_fpga.reg_file_reg_i_217_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_218 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [24]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [24]),
        .O(\register_file_fpga.reg_file_reg_i_218_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_219 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [23]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [23]),
        .O(\register_file_fpga.reg_file_reg_i_219_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_220 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [22]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [22]),
        .O(\register_file_fpga.reg_file_reg_i_220_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_221 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [21]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [21]),
        .O(\register_file_fpga.reg_file_reg_i_221_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_222 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [20]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [20]),
        .O(\register_file_fpga.reg_file_reg_i_222_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_223 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [19]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [19]),
        .O(\register_file_fpga.reg_file_reg_i_223_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_224 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [18]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [18]),
        .O(\register_file_fpga.reg_file_reg_i_224_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_225 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [17]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [17]),
        .O(\register_file_fpga.reg_file_reg_i_225_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_226 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [16]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [16]),
        .O(\register_file_fpga.reg_file_reg_i_226_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_227 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [15]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [15]),
        .O(\register_file_fpga.reg_file_reg_i_227_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_228 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [14]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [14]),
        .O(\register_file_fpga.reg_file_reg_i_228_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_229 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [13]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [13]),
        .O(\register_file_fpga.reg_file_reg_i_229_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_230 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [12]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [12]),
        .O(\register_file_fpga.reg_file_reg_i_230_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_231 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [11]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [11]),
        .O(\register_file_fpga.reg_file_reg_i_231_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_232 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [10]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [10]),
        .O(\register_file_fpga.reg_file_reg_i_232_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_233 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [9]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [9]),
        .O(\register_file_fpga.reg_file_reg_i_233_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_234 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [8]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [8]),
        .O(\register_file_fpga.reg_file_reg_i_234_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_235 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [7]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [7]),
        .O(\register_file_fpga.reg_file_reg_i_235_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_236 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [6]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [6]),
        .O(\register_file_fpga.reg_file_reg_i_236_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_237 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [5]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [5]),
        .O(\register_file_fpga.reg_file_reg_i_237_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_238 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [4]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [4]),
        .O(\register_file_fpga.reg_file_reg_i_238_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_239 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [3]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [3]),
        .O(\register_file_fpga.reg_file_reg_i_239_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_240 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [2]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [2]),
        .O(\register_file_fpga.reg_file_reg_i_240_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_241 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [1]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [1]),
        .O(\register_file_fpga.reg_file_reg_i_241_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_cp_shifter
   (\serial_shifter.shifter_reg[done_ff] ,
    \serial_shifter.shifter_reg[cnt][1]_0 ,
    \serial_shifter.shifter_reg[cnt][0]_0 ,
    \trap_ctrl_reg[exc_buf][1] ,
    \serial_shifter.shifter_reg[done_ff]__0_0 ,
    \serial_shifter.shifter_reg[sreg][31]_0 ,
    \serial_shifter.shifter_reg[done_ff]__0_1 ,
    \serial_shifter.shifter_reg[done_ff]__0_2 ,
    \serial_shifter.shifter_reg[done_ff]__0_3 ,
    \serial_shifter.shifter_reg[done_ff]__0_4 ,
    \serial_shifter.shifter_reg[done_ff]__0_5 ,
    \serial_shifter.shifter_reg[done_ff]__0_6 ,
    \serial_shifter.shifter_reg[done_ff]__0_7 ,
    \serial_shifter.shifter_reg[done_ff]__0_8 ,
    \serial_shifter.shifter_reg[done_ff]__0_9 ,
    \serial_shifter.shifter_reg[done_ff]__0_10 ,
    \serial_shifter.shifter_reg[done_ff]__0_11 ,
    \serial_shifter.shifter_reg[done_ff]__0_12 ,
    \serial_shifter.shifter_reg[done_ff]__0_13 ,
    \serial_shifter.shifter_reg[done_ff]__0_14 ,
    \serial_shifter.shifter_reg[done_ff]__0_15 ,
    \serial_shifter.shifter_reg[done_ff]__0_16 ,
    \serial_shifter.shifter_reg[done_ff]__0_17 ,
    \serial_shifter.shifter_reg[done_ff]__0_18 ,
    \serial_shifter.shifter_reg[done_ff]__0_19 ,
    \serial_shifter.shifter_reg[done_ff]__0_20 ,
    \serial_shifter.shifter_reg[done_ff]__0_21 ,
    \serial_shifter.shifter_reg[done_ff]__0_22 ,
    \serial_shifter.shifter_reg[done_ff]__0_23 ,
    \serial_shifter.shifter_reg[done_ff]__0_24 ,
    \serial_shifter.shifter_reg[done_ff]__0_25 ,
    \serial_shifter.shifter_reg[done_ff]__0_26 ,
    \serial_shifter.shifter_reg[done_ff]__0_27 ,
    \serial_shifter.shifter_reg[done_ff]__0_28 ,
    \serial_shifter.shifter_reg[done_ff]__0_29 ,
    \serial_shifter.shifter_reg[done_ff]__0_30 ,
    clk,
    rstn_sys,
    \serial_shifter.shifter_reg[cnt][1]_1 ,
    Q,
    cp_valid_1,
    \serial_shifter.shifter_reg[cnt][3]_0 ,
    \serial_shifter.shifter_reg[cnt][4]_0 ,
    \serial_shifter.shifter_reg[cnt][2]_0 ,
    \serial_shifter.shifter_reg[cnt][3]_1 ,
    \register_file_fpga.reg_file_reg_i_70 ,
    \register_file_fpga.reg_file_reg_i_70_0 ,
    alu_add,
    \register_file_fpga.reg_file_reg_i_69 ,
    \register_file_fpga.reg_file_reg_i_68 ,
    \register_file_fpga.reg_file_reg_i_67 ,
    \register_file_fpga.reg_file_reg_i_66 ,
    \register_file_fpga.reg_file_reg_i_65 ,
    \register_file_fpga.reg_file_reg_i_64 ,
    \register_file_fpga.reg_file_reg_i_63 ,
    \register_file_fpga.reg_file_reg_i_62 ,
    \register_file_fpga.reg_file_reg_i_61 ,
    \register_file_fpga.reg_file_reg_i_60 ,
    \register_file_fpga.reg_file_reg_i_59 ,
    \register_file_fpga.reg_file_reg_i_58 ,
    \register_file_fpga.reg_file_reg_i_57 ,
    \register_file_fpga.reg_file_reg_i_56 ,
    \register_file_fpga.reg_file_reg_i_55 ,
    \register_file_fpga.reg_file_reg_i_54 ,
    \register_file_fpga.reg_file_reg_i_53 ,
    \register_file_fpga.reg_file_reg_i_52 ,
    \register_file_fpga.reg_file_reg_i_51 ,
    \register_file_fpga.reg_file_reg_i_50 ,
    \register_file_fpga.reg_file_reg_i_49 ,
    \register_file_fpga.reg_file_reg_i_48 ,
    \register_file_fpga.reg_file_reg_i_47 ,
    \register_file_fpga.reg_file_reg_i_46 ,
    \register_file_fpga.reg_file_reg_i_45 ,
    \register_file_fpga.reg_file_reg_i_44 ,
    \register_file_fpga.reg_file_reg_i_43 ,
    \register_file_fpga.reg_file_reg_i_42 ,
    \register_file_fpga.reg_file_reg_i_41 ,
    \register_file_fpga.reg_file_reg_i_40 ,
    \ctrl[cpu_trap] ,
    D);
  output \serial_shifter.shifter_reg[done_ff] ;
  output \serial_shifter.shifter_reg[cnt][1]_0 ;
  output \serial_shifter.shifter_reg[cnt][0]_0 ;
  output \trap_ctrl_reg[exc_buf][1] ;
  output \serial_shifter.shifter_reg[done_ff]__0_0 ;
  output [31:0]\serial_shifter.shifter_reg[sreg][31]_0 ;
  output \serial_shifter.shifter_reg[done_ff]__0_1 ;
  output \serial_shifter.shifter_reg[done_ff]__0_2 ;
  output \serial_shifter.shifter_reg[done_ff]__0_3 ;
  output \serial_shifter.shifter_reg[done_ff]__0_4 ;
  output \serial_shifter.shifter_reg[done_ff]__0_5 ;
  output \serial_shifter.shifter_reg[done_ff]__0_6 ;
  output \serial_shifter.shifter_reg[done_ff]__0_7 ;
  output \serial_shifter.shifter_reg[done_ff]__0_8 ;
  output \serial_shifter.shifter_reg[done_ff]__0_9 ;
  output \serial_shifter.shifter_reg[done_ff]__0_10 ;
  output \serial_shifter.shifter_reg[done_ff]__0_11 ;
  output \serial_shifter.shifter_reg[done_ff]__0_12 ;
  output \serial_shifter.shifter_reg[done_ff]__0_13 ;
  output \serial_shifter.shifter_reg[done_ff]__0_14 ;
  output \serial_shifter.shifter_reg[done_ff]__0_15 ;
  output \serial_shifter.shifter_reg[done_ff]__0_16 ;
  output \serial_shifter.shifter_reg[done_ff]__0_17 ;
  output \serial_shifter.shifter_reg[done_ff]__0_18 ;
  output \serial_shifter.shifter_reg[done_ff]__0_19 ;
  output \serial_shifter.shifter_reg[done_ff]__0_20 ;
  output \serial_shifter.shifter_reg[done_ff]__0_21 ;
  output \serial_shifter.shifter_reg[done_ff]__0_22 ;
  output \serial_shifter.shifter_reg[done_ff]__0_23 ;
  output \serial_shifter.shifter_reg[done_ff]__0_24 ;
  output \serial_shifter.shifter_reg[done_ff]__0_25 ;
  output \serial_shifter.shifter_reg[done_ff]__0_26 ;
  output \serial_shifter.shifter_reg[done_ff]__0_27 ;
  output \serial_shifter.shifter_reg[done_ff]__0_28 ;
  output \serial_shifter.shifter_reg[done_ff]__0_29 ;
  output \serial_shifter.shifter_reg[done_ff]__0_30 ;
  input clk;
  input rstn_sys;
  input [1:0]\serial_shifter.shifter_reg[cnt][1]_1 ;
  input [0:0]Q;
  input cp_valid_1;
  input [0:0]\serial_shifter.shifter_reg[cnt][3]_0 ;
  input \serial_shifter.shifter_reg[cnt][4]_0 ;
  input \serial_shifter.shifter_reg[cnt][2]_0 ;
  input \serial_shifter.shifter_reg[cnt][3]_1 ;
  input \register_file_fpga.reg_file_reg_i_70 ;
  input [1:0]\register_file_fpga.reg_file_reg_i_70_0 ;
  input [30:0]alu_add;
  input \register_file_fpga.reg_file_reg_i_69 ;
  input \register_file_fpga.reg_file_reg_i_68 ;
  input \register_file_fpga.reg_file_reg_i_67 ;
  input \register_file_fpga.reg_file_reg_i_66 ;
  input \register_file_fpga.reg_file_reg_i_65 ;
  input \register_file_fpga.reg_file_reg_i_64 ;
  input \register_file_fpga.reg_file_reg_i_63 ;
  input \register_file_fpga.reg_file_reg_i_62 ;
  input \register_file_fpga.reg_file_reg_i_61 ;
  input \register_file_fpga.reg_file_reg_i_60 ;
  input \register_file_fpga.reg_file_reg_i_59 ;
  input \register_file_fpga.reg_file_reg_i_58 ;
  input \register_file_fpga.reg_file_reg_i_57 ;
  input \register_file_fpga.reg_file_reg_i_56 ;
  input \register_file_fpga.reg_file_reg_i_55 ;
  input \register_file_fpga.reg_file_reg_i_54 ;
  input \register_file_fpga.reg_file_reg_i_53 ;
  input \register_file_fpga.reg_file_reg_i_52 ;
  input \register_file_fpga.reg_file_reg_i_51 ;
  input \register_file_fpga.reg_file_reg_i_50 ;
  input \register_file_fpga.reg_file_reg_i_49 ;
  input \register_file_fpga.reg_file_reg_i_48 ;
  input \register_file_fpga.reg_file_reg_i_47 ;
  input \register_file_fpga.reg_file_reg_i_46 ;
  input \register_file_fpga.reg_file_reg_i_45 ;
  input \register_file_fpga.reg_file_reg_i_44 ;
  input \register_file_fpga.reg_file_reg_i_43 ;
  input \register_file_fpga.reg_file_reg_i_42 ;
  input \register_file_fpga.reg_file_reg_i_41 ;
  input \register_file_fpga.reg_file_reg_i_40 ;
  input \ctrl[cpu_trap] ;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]Q;
  wire [30:0]alu_add;
  wire clk;
  wire cp_valid_0;
  wire cp_valid_1;
  wire \ctrl[cpu_trap] ;
  wire [4:2]p_0_in;
  wire \register_file_fpga.reg_file_reg_i_40 ;
  wire \register_file_fpga.reg_file_reg_i_41 ;
  wire \register_file_fpga.reg_file_reg_i_42 ;
  wire \register_file_fpga.reg_file_reg_i_43 ;
  wire \register_file_fpga.reg_file_reg_i_44 ;
  wire \register_file_fpga.reg_file_reg_i_45 ;
  wire \register_file_fpga.reg_file_reg_i_46 ;
  wire \register_file_fpga.reg_file_reg_i_47 ;
  wire \register_file_fpga.reg_file_reg_i_48 ;
  wire \register_file_fpga.reg_file_reg_i_49 ;
  wire \register_file_fpga.reg_file_reg_i_50 ;
  wire \register_file_fpga.reg_file_reg_i_51 ;
  wire \register_file_fpga.reg_file_reg_i_52 ;
  wire \register_file_fpga.reg_file_reg_i_53 ;
  wire \register_file_fpga.reg_file_reg_i_54 ;
  wire \register_file_fpga.reg_file_reg_i_55 ;
  wire \register_file_fpga.reg_file_reg_i_56 ;
  wire \register_file_fpga.reg_file_reg_i_57 ;
  wire \register_file_fpga.reg_file_reg_i_58 ;
  wire \register_file_fpga.reg_file_reg_i_59 ;
  wire \register_file_fpga.reg_file_reg_i_60 ;
  wire \register_file_fpga.reg_file_reg_i_61 ;
  wire \register_file_fpga.reg_file_reg_i_62 ;
  wire \register_file_fpga.reg_file_reg_i_63 ;
  wire \register_file_fpga.reg_file_reg_i_64 ;
  wire \register_file_fpga.reg_file_reg_i_65 ;
  wire \register_file_fpga.reg_file_reg_i_66 ;
  wire \register_file_fpga.reg_file_reg_i_67 ;
  wire \register_file_fpga.reg_file_reg_i_68 ;
  wire \register_file_fpga.reg_file_reg_i_69 ;
  wire \register_file_fpga.reg_file_reg_i_70 ;
  wire [1:0]\register_file_fpga.reg_file_reg_i_70_0 ;
  wire rstn_sys;
  wire \serial_shifter.shifter[busy]_i_1_n_0 ;
  wire \serial_shifter.shifter[busy]_i_2_n_0 ;
  wire \serial_shifter.shifter[cnt][4]_i_3_n_0 ;
  wire \serial_shifter.shifter_reg[busy]__0 ;
  wire [4:2]\serial_shifter.shifter_reg[cnt] ;
  wire \serial_shifter.shifter_reg[cnt][0]_0 ;
  wire \serial_shifter.shifter_reg[cnt][1]_0 ;
  wire [1:0]\serial_shifter.shifter_reg[cnt][1]_1 ;
  wire \serial_shifter.shifter_reg[cnt][2]_0 ;
  wire [0:0]\serial_shifter.shifter_reg[cnt][3]_0 ;
  wire \serial_shifter.shifter_reg[cnt][3]_1 ;
  wire \serial_shifter.shifter_reg[cnt][4]_0 ;
  wire \serial_shifter.shifter_reg[done_ff] ;
  wire \serial_shifter.shifter_reg[done_ff]__0_0 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_1 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_10 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_11 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_12 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_13 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_14 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_15 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_16 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_17 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_18 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_19 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_2 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_20 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_21 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_22 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_23 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_24 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_25 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_26 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_27 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_28 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_29 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_3 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_30 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_4 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_5 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_6 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_7 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_8 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_9 ;
  wire [31:0]\serial_shifter.shifter_reg[sreg][31]_0 ;
  wire \shifter[sreg] ;
  wire \trap_ctrl_reg[exc_buf][1] ;

  LUT4 #(
    .INIT(16'h0015)) 
    \FSM_sequential_execute_engine[state][3]_i_9 
       (.I0(Q),
        .I1(\serial_shifter.shifter_reg[busy]__0 ),
        .I2(\serial_shifter.shifter[busy]_i_2_n_0 ),
        .I3(cp_valid_1),
        .O(\trap_ctrl_reg[exc_buf][1] ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_100 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [18]),
        .I2(\register_file_fpga.reg_file_reg_i_53 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[17]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_17 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_102 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [17]),
        .I2(\register_file_fpga.reg_file_reg_i_54 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[16]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_16 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_104 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [16]),
        .I2(\register_file_fpga.reg_file_reg_i_55 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[15]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_15 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_106 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [15]),
        .I2(\register_file_fpga.reg_file_reg_i_56 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[14]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_14 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_108 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [14]),
        .I2(\register_file_fpga.reg_file_reg_i_57 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[13]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_13 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_110 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [13]),
        .I2(\register_file_fpga.reg_file_reg_i_58 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[12]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_12 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_112 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [12]),
        .I2(\register_file_fpga.reg_file_reg_i_59 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[11]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_11 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_114 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [11]),
        .I2(\register_file_fpga.reg_file_reg_i_60 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[10]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_10 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_116 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [10]),
        .I2(\register_file_fpga.reg_file_reg_i_61 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[9]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_9 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_118 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [9]),
        .I2(\register_file_fpga.reg_file_reg_i_62 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[8]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_8 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_120 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [8]),
        .I2(\register_file_fpga.reg_file_reg_i_63 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[7]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_7 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_122 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [7]),
        .I2(\register_file_fpga.reg_file_reg_i_64 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[6]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_6 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_124 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [6]),
        .I2(\register_file_fpga.reg_file_reg_i_65 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[5]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_5 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_126 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [5]),
        .I2(\register_file_fpga.reg_file_reg_i_66 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[4]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_4 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_128 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [4]),
        .I2(\register_file_fpga.reg_file_reg_i_67 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[3]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_3 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_130 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [3]),
        .I2(\register_file_fpga.reg_file_reg_i_68 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[2]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_2 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_132 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [2]),
        .I2(\register_file_fpga.reg_file_reg_i_69 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[1]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_1 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_134 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [1]),
        .I2(\register_file_fpga.reg_file_reg_i_70 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[0]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_0 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_74 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [31]),
        .I2(\register_file_fpga.reg_file_reg_i_40 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[30]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_30 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_76 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [30]),
        .I2(\register_file_fpga.reg_file_reg_i_41 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[29]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_29 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_78 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [29]),
        .I2(\register_file_fpga.reg_file_reg_i_42 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[28]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_28 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_80 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [28]),
        .I2(\register_file_fpga.reg_file_reg_i_43 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[27]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_27 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_82 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [27]),
        .I2(\register_file_fpga.reg_file_reg_i_44 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[26]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_26 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_84 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [26]),
        .I2(\register_file_fpga.reg_file_reg_i_45 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[25]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_25 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_86 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [25]),
        .I2(\register_file_fpga.reg_file_reg_i_46 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[24]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_24 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_88 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [24]),
        .I2(\register_file_fpga.reg_file_reg_i_47 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[23]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_23 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_90 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [23]),
        .I2(\register_file_fpga.reg_file_reg_i_48 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[22]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_22 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_92 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [22]),
        .I2(\register_file_fpga.reg_file_reg_i_49 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[21]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_21 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_94 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [21]),
        .I2(\register_file_fpga.reg_file_reg_i_50 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[20]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_20 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_96 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [20]),
        .I2(\register_file_fpga.reg_file_reg_i_51 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[19]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_19 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_98 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [19]),
        .I2(\register_file_fpga.reg_file_reg_i_52 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[18]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_18 ));
  LUT4 #(
    .INIT(16'hF1F0)) 
    \serial_shifter.shifter[busy]_i_1 
       (.I0(\serial_shifter.shifter[busy]_i_2_n_0 ),
        .I1(\ctrl[cpu_trap] ),
        .I2(\serial_shifter.shifter_reg[cnt][3]_0 ),
        .I3(\serial_shifter.shifter_reg[busy]__0 ),
        .O(\serial_shifter.shifter[busy]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \serial_shifter.shifter[busy]_i_2 
       (.I0(\serial_shifter.shifter_reg[cnt] [3]),
        .I1(\serial_shifter.shifter_reg[cnt] [2]),
        .I2(\serial_shifter.shifter_reg[cnt] [4]),
        .I3(\serial_shifter.shifter_reg[cnt][1]_0 ),
        .O(\serial_shifter.shifter[busy]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \serial_shifter.shifter[cnt][2]_i_1 
       (.I0(\serial_shifter.shifter_reg[cnt][2]_0 ),
        .I1(\serial_shifter.shifter_reg[cnt][3]_0 ),
        .I2(\serial_shifter.shifter_reg[cnt] [2]),
        .I3(\serial_shifter.shifter_reg[cnt][1]_0 ),
        .I4(\serial_shifter.shifter_reg[cnt][0]_0 ),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \serial_shifter.shifter[cnt][3]_i_1 
       (.I0(\serial_shifter.shifter_reg[cnt][3]_1 ),
        .I1(\serial_shifter.shifter_reg[cnt][3]_0 ),
        .I2(\serial_shifter.shifter_reg[cnt] [3]),
        .I3(\serial_shifter.shifter_reg[cnt] [2]),
        .I4(\serial_shifter.shifter_reg[cnt][0]_0 ),
        .I5(\serial_shifter.shifter_reg[cnt][1]_0 ),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B88BB8)) 
    \serial_shifter.shifter[cnt][4]_i_1 
       (.I0(\serial_shifter.shifter_reg[cnt][4]_0 ),
        .I1(\serial_shifter.shifter_reg[cnt][3]_0 ),
        .I2(\serial_shifter.shifter_reg[cnt] [4]),
        .I3(\serial_shifter.shifter[cnt][4]_i_3_n_0 ),
        .I4(\serial_shifter.shifter_reg[cnt] [2]),
        .I5(\serial_shifter.shifter_reg[cnt] [3]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \serial_shifter.shifter[cnt][4]_i_3 
       (.I0(\serial_shifter.shifter_reg[cnt][0]_0 ),
        .I1(\serial_shifter.shifter_reg[cnt][1]_0 ),
        .O(\serial_shifter.shifter[cnt][4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \serial_shifter.shifter[done_ff]_i_1 
       (.I0(\serial_shifter.shifter_reg[busy]__0 ),
        .I1(\serial_shifter.shifter_reg[cnt][1]_0 ),
        .I2(\serial_shifter.shifter_reg[cnt] [4]),
        .I3(\serial_shifter.shifter_reg[cnt] [2]),
        .I4(\serial_shifter.shifter_reg[cnt] [3]),
        .O(cp_valid_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \serial_shifter.shifter[sreg][31]_i_1 
       (.I0(\serial_shifter.shifter_reg[cnt][1]_0 ),
        .I1(\serial_shifter.shifter_reg[cnt] [4]),
        .I2(\serial_shifter.shifter_reg[cnt] [2]),
        .I3(\serial_shifter.shifter_reg[cnt] [3]),
        .I4(\serial_shifter.shifter_reg[cnt][0]_0 ),
        .I5(\serial_shifter.shifter_reg[cnt][3]_0 ),
        .O(\shifter[sreg] ));
  FDCE \serial_shifter.shifter_reg[busy] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter[busy]_i_1_n_0 ),
        .Q(\serial_shifter.shifter_reg[busy]__0 ));
  FDCE \serial_shifter.shifter_reg[cnt][0] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[cnt][1]_1 [0]),
        .Q(\serial_shifter.shifter_reg[cnt][0]_0 ));
  FDCE \serial_shifter.shifter_reg[cnt][1] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[cnt][1]_1 [1]),
        .Q(\serial_shifter.shifter_reg[cnt][1]_0 ));
  FDCE \serial_shifter.shifter_reg[cnt][2] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(p_0_in[2]),
        .Q(\serial_shifter.shifter_reg[cnt] [2]));
  FDCE \serial_shifter.shifter_reg[cnt][3] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(p_0_in[3]),
        .Q(\serial_shifter.shifter_reg[cnt] [3]));
  FDCE \serial_shifter.shifter_reg[cnt][4] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(p_0_in[4]),
        .Q(\serial_shifter.shifter_reg[cnt] [4]));
  FDCE \serial_shifter.shifter_reg[done_ff]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(cp_valid_0),
        .Q(\serial_shifter.shifter_reg[done_ff] ));
  FDCE \serial_shifter.shifter_reg[sreg][0] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [0]));
  FDCE \serial_shifter.shifter_reg[sreg][10] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[10]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [10]));
  FDCE \serial_shifter.shifter_reg[sreg][11] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[11]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [11]));
  FDCE \serial_shifter.shifter_reg[sreg][12] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[12]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [12]));
  FDCE \serial_shifter.shifter_reg[sreg][13] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[13]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [13]));
  FDCE \serial_shifter.shifter_reg[sreg][14] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[14]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [14]));
  FDCE \serial_shifter.shifter_reg[sreg][15] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[15]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [15]));
  FDCE \serial_shifter.shifter_reg[sreg][16] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[16]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [16]));
  FDCE \serial_shifter.shifter_reg[sreg][17] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[17]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [17]));
  FDCE \serial_shifter.shifter_reg[sreg][18] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[18]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [18]));
  FDCE \serial_shifter.shifter_reg[sreg][19] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[19]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [19]));
  FDCE \serial_shifter.shifter_reg[sreg][1] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [1]));
  FDCE \serial_shifter.shifter_reg[sreg][20] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[20]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [20]));
  FDCE \serial_shifter.shifter_reg[sreg][21] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[21]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [21]));
  FDCE \serial_shifter.shifter_reg[sreg][22] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[22]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [22]));
  FDCE \serial_shifter.shifter_reg[sreg][23] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[23]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [23]));
  FDCE \serial_shifter.shifter_reg[sreg][24] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[24]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [24]));
  FDCE \serial_shifter.shifter_reg[sreg][25] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[25]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [25]));
  FDCE \serial_shifter.shifter_reg[sreg][26] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[26]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [26]));
  FDCE \serial_shifter.shifter_reg[sreg][27] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[27]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [27]));
  FDCE \serial_shifter.shifter_reg[sreg][28] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[28]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [28]));
  FDCE \serial_shifter.shifter_reg[sreg][29] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[29]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [29]));
  FDCE \serial_shifter.shifter_reg[sreg][2] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[2]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [2]));
  FDCE \serial_shifter.shifter_reg[sreg][30] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[30]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [30]));
  FDCE \serial_shifter.shifter_reg[sreg][31] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[31]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [31]));
  FDCE \serial_shifter.shifter_reg[sreg][3] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[3]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [3]));
  FDCE \serial_shifter.shifter_reg[sreg][4] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[4]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [4]));
  FDCE \serial_shifter.shifter_reg[sreg][5] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[5]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [5]));
  FDCE \serial_shifter.shifter_reg[sreg][6] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[6]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [6]));
  FDCE \serial_shifter.shifter_reg[sreg][7] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[7]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [7]));
  FDCE \serial_shifter.shifter_reg[sreg][8] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[8]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [8]));
  FDCE \serial_shifter.shifter_reg[sreg][9] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[9]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_lsu
   (misaligned,
    arbiter_err,
    arbiter_req_reg_0,
    m_axi_rready,
    \bus_req_o_reg[rw]_0 ,
    \FSM_onehot_arbiter_reg[state][2] ,
    \mar_reg[2]_0 ,
    \mar_reg[2]_1 ,
    \FSM_onehot_arbiter_reg[state][2]_0 ,
    \mar_reg[2]_2 ,
    \FSM_onehot_arbiter_reg[state][2]_1 ,
    \mar_reg[9]_0 ,
    D,
    \mar_reg[9]_1 ,
    \mar_reg[3]_0 ,
    \mar_reg[2]_3 ,
    \mar_reg[3]_1 ,
    \mar_reg[3]_2 ,
    \mar_reg[3]_3 ,
    \mar_reg[2]_4 ,
    \FSM_onehot_arbiter_reg[state][2]_2 ,
    \bus_req_o_reg[data][0]_0 ,
    \mar_reg[2]_5 ,
    Q,
    \FSM_onehot_arbiter_reg[state][2]_3 ,
    \mar_reg[3]_4 ,
    \bus_req_o_reg[data][0]_1 ,
    \fifo_read_sync.half_o_reg ,
    WEA,
    m_axi_wstrb,
    \bus_req_o_reg[ben][2]_0 ,
    \bus_req_o_reg[ben][1]_0 ,
    \bus_req_o_reg[ben][0]_0 ,
    \timeout_cnt_reg[6] ,
    m_axi_bresp_0_sp_1,
    \m_axi_bresp[0]_0 ,
    \w_pnt_reg[0] ,
    m_axi_bready,
    rden0,
    \dout_reg[7] ,
    \mar_reg[8]_0 ,
    \mar_reg[8]_1 ,
    \mar_reg[11]_0 ,
    \mar_reg[10]_0 ,
    \mar_reg[12]_0 ,
    \iodev_req[3][stb] ,
    ADDRARDADDR,
    \r_pnt_reg[0] ,
    \bus_req_o_reg[rw]_1 ,
    \bus_req_o_reg[rw]_2 ,
    \irq_enable_reg[0] ,
    m_axi_araddr,
    \mar_reg[31]_0 ,
    port_sel_reg,
    \fetch_engine_reg[pc][23] ,
    \mar_reg[24]_0 ,
    \mar_reg[15]_0 ,
    \mar_reg[16]_0 ,
    \mar_reg[7]_0 ,
    \rdata_o_reg[31]_0 ,
    E,
    misaligned_reg_0,
    clk,
    rstn_sys,
    \cpu_d_rsp[err] ,
    \ctrl[lsu_rw] ,
    arbiter_req_reg_1,
    m_axi_bready_0,
    mem_ram_b0_reg_1,
    p_3_in,
    \bus_rsp_o_reg[data][15] ,
    \rx_fifo[avail] ,
    \rx_fifo[free] ,
    \tx_fifo[avail] ,
    \tx_fifo[free] ,
    \ctrl_reg[irq_rx_nempty]__0 ,
    \ctrl_reg[irq_rx_half]__0 ,
    \ctrl_reg[irq_rx_full]__0 ,
    \ctrl_reg[irq_tx_empty]__0 ,
    \ctrl_reg[irq_tx_nhalf]__0 ,
    \bus_rsp_o_reg[data][30] ,
    \bus_rsp_o_reg[data][31] ,
    \bus_rsp_o_reg[data][31]_0 ,
    pending_reg,
    pending_reg_0,
    pending_reg_1,
    pending,
    w_pnt,
    r_pnt,
    \w_pnt_reg[0]_0 ,
    gpio_o,
    \bus_rsp_o_reg[data][7] ,
    cg_en_9,
    \bus_rsp_o_reg[data][7]_0 ,
    \ctrl_reg[hwfc_en]__0 ,
    \bus_rsp_o_reg[data][5] ,
    \ctrl_reg[sim_mode]__0 ,
    \bus_rsp_o_reg[data][0] ,
    \bus_rsp_o_reg[data][1] ,
    \bus_rsp_o_reg[data][2] ,
    \bus_rsp_o_reg[data][3] ,
    \bus_rsp_o_reg[data][4] ,
    \bus_rsp_o_reg[data][5]_0 ,
    \bus_rsp_o_reg[data][6] ,
    \bus_rsp_o_reg[data][7]_1 ,
    \bus_rsp_o_reg[data][8] ,
    \bus_rsp_o_reg[data][9] ,
    \bus_rsp_o_reg[data][10] ,
    \bus_rsp_o_reg[data][11] ,
    \bus_rsp_o_reg[data][12] ,
    \bus_rsp_o_reg[data][13] ,
    \bus_rsp_o_reg[data][14] ,
    \bus_rsp_o_reg[data][15]_0 ,
    \bus_rsp_o_reg[data][16] ,
    \bus_rsp_o_reg[data][17] ,
    \bus_rsp_o_reg[data][18] ,
    \bus_rsp_o_reg[data][19] ,
    \bus_rsp_o_reg[data][20] ,
    \bus_rsp_o_reg[data][21] ,
    \bus_rsp_o_reg[data][22] ,
    \bus_rsp_o_reg[data][23] ,
    \bus_rsp_o_reg[data][24] ,
    \bus_rsp_o_reg[data][25] ,
    \bus_rsp_o_reg[data][26] ,
    \bus_rsp_o_reg[data][27] ,
    \bus_rsp_o_reg[data][28] ,
    \bus_rsp_o_reg[data][29] ,
    \bus_rsp_o_reg[data][30]_0 ,
    \bus_rsp_o_reg[data][31]_1 ,
    p_2_in,
    \imem_rom.rdata_reg_0_19 ,
    \m_axi_araddr[31] ,
    \keeper_reg[halt] ,
    \keeper_reg[halt]_0 ,
    \keeper_reg[halt]_1 ,
    \keeper_reg[halt]_2 ,
    mem_ram_b0_reg_1_0,
    \keeper_reg[halt]_3 ,
    \keeper_reg[halt]_4 ,
    m_axi_bresp,
    m_axi_bvalid,
    pending_reg_2,
    m_axi_rvalid,
    \rdata_o_reg[30]_0 ,
    \main_rsp[data] ,
    \rdata_o_reg[14]_0 ,
    \rdata_o_reg[15]_0 ,
    \rdata_o_reg[7]_0 ,
    \rdata_o_reg[23]_0 ,
    \rdata_o_reg[0]_0 ,
    \rdata_o_reg[23]_1 ,
    \rdata_o_reg[31]_1 ,
    \mar_reg[31]_1 ,
    \bus_req_o_reg[data][31]_0 ,
    \bus_req_o_reg[ben][3]_0 );
  output misaligned;
  output arbiter_err;
  output arbiter_req_reg_0;
  output m_axi_rready;
  output \bus_req_o_reg[rw]_0 ;
  output \FSM_onehot_arbiter_reg[state][2] ;
  output \mar_reg[2]_0 ;
  output \mar_reg[2]_1 ;
  output \FSM_onehot_arbiter_reg[state][2]_0 ;
  output \mar_reg[2]_2 ;
  output \FSM_onehot_arbiter_reg[state][2]_1 ;
  output \mar_reg[9]_0 ;
  output [4:0]D;
  output \mar_reg[9]_1 ;
  output \mar_reg[3]_0 ;
  output \mar_reg[2]_3 ;
  output \mar_reg[3]_1 ;
  output [0:0]\mar_reg[3]_2 ;
  output \mar_reg[3]_3 ;
  output \mar_reg[2]_4 ;
  output \FSM_onehot_arbiter_reg[state][2]_2 ;
  output \bus_req_o_reg[data][0]_0 ;
  output \mar_reg[2]_5 ;
  output [31:0]Q;
  output \FSM_onehot_arbiter_reg[state][2]_3 ;
  output [1:0]\mar_reg[3]_4 ;
  output \bus_req_o_reg[data][0]_1 ;
  output [26:0]\fifo_read_sync.half_o_reg ;
  output [0:0]WEA;
  output [3:0]m_axi_wstrb;
  output [0:0]\bus_req_o_reg[ben][2]_0 ;
  output [0:0]\bus_req_o_reg[ben][1]_0 ;
  output [0:0]\bus_req_o_reg[ben][0]_0 ;
  output \timeout_cnt_reg[6] ;
  output m_axi_bresp_0_sp_1;
  output \m_axi_bresp[0]_0 ;
  output \w_pnt_reg[0] ;
  output m_axi_bready;
  output rden0;
  output [7:0]\dout_reg[7] ;
  output [0:0]\mar_reg[8]_0 ;
  output \mar_reg[8]_1 ;
  output \mar_reg[11]_0 ;
  output \mar_reg[10]_0 ;
  output \mar_reg[12]_0 ;
  output \iodev_req[3][stb] ;
  output [9:0]ADDRARDADDR;
  output [0:0]\r_pnt_reg[0] ;
  output [0:0]\bus_req_o_reg[rw]_1 ;
  output [31:0]\bus_req_o_reg[rw]_2 ;
  output \irq_enable_reg[0] ;
  output [15:0]m_axi_araddr;
  output [31:0]\mar_reg[31]_0 ;
  output port_sel_reg;
  output \fetch_engine_reg[pc][23] ;
  output \mar_reg[24]_0 ;
  output \mar_reg[15]_0 ;
  output \mar_reg[16]_0 ;
  output [3:0]\mar_reg[7]_0 ;
  output [31:0]\rdata_o_reg[31]_0 ;
  input [0:0]E;
  input misaligned_reg_0;
  input clk;
  input rstn_sys;
  input \cpu_d_rsp[err] ;
  input \ctrl[lsu_rw] ;
  input arbiter_req_reg_1;
  input m_axi_bready_0;
  input mem_ram_b0_reg_1;
  input [0:0]p_3_in;
  input [9:0]\bus_rsp_o_reg[data][15] ;
  input \rx_fifo[avail] ;
  input \rx_fifo[free] ;
  input \tx_fifo[avail] ;
  input \tx_fifo[free] ;
  input \ctrl_reg[irq_rx_nempty]__0 ;
  input \ctrl_reg[irq_rx_half]__0 ;
  input \ctrl_reg[irq_rx_full]__0 ;
  input \ctrl_reg[irq_tx_empty]__0 ;
  input \ctrl_reg[irq_tx_nhalf]__0 ;
  input \bus_rsp_o_reg[data][30] ;
  input \bus_rsp_o_reg[data][31] ;
  input \bus_rsp_o_reg[data][31]_0 ;
  input pending_reg;
  input [0:0]pending_reg_0;
  input pending_reg_1;
  input pending;
  input w_pnt;
  input r_pnt;
  input \w_pnt_reg[0]_0 ;
  input [7:0]gpio_o;
  input [7:0]\bus_rsp_o_reg[data][7] ;
  input cg_en_9;
  input [7:0]\bus_rsp_o_reg[data][7]_0 ;
  input \ctrl_reg[hwfc_en]__0 ;
  input [2:0]\bus_rsp_o_reg[data][5] ;
  input \ctrl_reg[sim_mode]__0 ;
  input \bus_rsp_o_reg[data][0] ;
  input \bus_rsp_o_reg[data][1] ;
  input \bus_rsp_o_reg[data][2] ;
  input \bus_rsp_o_reg[data][3] ;
  input \bus_rsp_o_reg[data][4] ;
  input \bus_rsp_o_reg[data][5]_0 ;
  input \bus_rsp_o_reg[data][6] ;
  input \bus_rsp_o_reg[data][7]_1 ;
  input \bus_rsp_o_reg[data][8] ;
  input \bus_rsp_o_reg[data][9] ;
  input \bus_rsp_o_reg[data][10] ;
  input \bus_rsp_o_reg[data][11] ;
  input \bus_rsp_o_reg[data][12] ;
  input \bus_rsp_o_reg[data][13] ;
  input \bus_rsp_o_reg[data][14] ;
  input \bus_rsp_o_reg[data][15]_0 ;
  input \bus_rsp_o_reg[data][16] ;
  input \bus_rsp_o_reg[data][17] ;
  input \bus_rsp_o_reg[data][18] ;
  input \bus_rsp_o_reg[data][19] ;
  input \bus_rsp_o_reg[data][20] ;
  input \bus_rsp_o_reg[data][21] ;
  input \bus_rsp_o_reg[data][22] ;
  input \bus_rsp_o_reg[data][23] ;
  input \bus_rsp_o_reg[data][24] ;
  input \bus_rsp_o_reg[data][25] ;
  input \bus_rsp_o_reg[data][26] ;
  input \bus_rsp_o_reg[data][27] ;
  input \bus_rsp_o_reg[data][28] ;
  input \bus_rsp_o_reg[data][29] ;
  input \bus_rsp_o_reg[data][30]_0 ;
  input \bus_rsp_o_reg[data][31]_1 ;
  input [0:0]p_2_in;
  input \imem_rom.rdata_reg_0_19 ;
  input [29:0]\m_axi_araddr[31] ;
  input \keeper_reg[halt] ;
  input \keeper_reg[halt]_0 ;
  input \keeper_reg[halt]_1 ;
  input \keeper_reg[halt]_2 ;
  input mem_ram_b0_reg_1_0;
  input \keeper_reg[halt]_3 ;
  input \keeper_reg[halt]_4 ;
  input [1:0]m_axi_bresp;
  input m_axi_bvalid;
  input pending_reg_2;
  input m_axi_rvalid;
  input [13:0]\rdata_o_reg[30]_0 ;
  input [31:0]\main_rsp[data] ;
  input [1:0]\rdata_o_reg[14]_0 ;
  input \rdata_o_reg[15]_0 ;
  input \rdata_o_reg[7]_0 ;
  input \rdata_o_reg[23]_0 ;
  input \rdata_o_reg[0]_0 ;
  input \rdata_o_reg[23]_1 ;
  input \rdata_o_reg[31]_1 ;
  input [31:0]\mar_reg[31]_1 ;
  input [31:0]\bus_req_o_reg[data][31]_0 ;
  input [3:0]\bus_req_o_reg[ben][3]_0 ;

  wire [9:0]ADDRARDADDR;
  wire [4:0]D;
  wire [0:0]E;
  wire \FSM_onehot_arbiter_reg[state][2] ;
  wire \FSM_onehot_arbiter_reg[state][2]_0 ;
  wire \FSM_onehot_arbiter_reg[state][2]_1 ;
  wire \FSM_onehot_arbiter_reg[state][2]_2 ;
  wire \FSM_onehot_arbiter_reg[state][2]_3 ;
  wire [31:0]Q;
  wire [0:0]WEA;
  wire arbiter_err;
  wire arbiter_req_reg_0;
  wire arbiter_req_reg_1;
  wire [0:0]\bus_req_o_reg[ben][0]_0 ;
  wire [0:0]\bus_req_o_reg[ben][1]_0 ;
  wire [0:0]\bus_req_o_reg[ben][2]_0 ;
  wire [3:0]\bus_req_o_reg[ben][3]_0 ;
  wire \bus_req_o_reg[data][0]_0 ;
  wire \bus_req_o_reg[data][0]_1 ;
  wire [31:0]\bus_req_o_reg[data][31]_0 ;
  wire \bus_req_o_reg[rw]_0 ;
  wire [0:0]\bus_req_o_reg[rw]_1 ;
  wire [31:0]\bus_req_o_reg[rw]_2 ;
  wire \bus_rsp_o[ack]_i_2__0_n_0 ;
  wire \bus_rsp_o[ack]_i_2_n_0 ;
  wire \bus_rsp_o[ack]_i_3_n_0 ;
  wire \bus_rsp_o[ack]_i_4_n_0 ;
  wire \bus_rsp_o[ack]_i_5_n_0 ;
  wire \bus_rsp_o[data][7]_i_2__0_n_0 ;
  wire \bus_rsp_o_reg[data][0] ;
  wire \bus_rsp_o_reg[data][10] ;
  wire \bus_rsp_o_reg[data][11] ;
  wire \bus_rsp_o_reg[data][12] ;
  wire \bus_rsp_o_reg[data][13] ;
  wire \bus_rsp_o_reg[data][14] ;
  wire [9:0]\bus_rsp_o_reg[data][15] ;
  wire \bus_rsp_o_reg[data][15]_0 ;
  wire \bus_rsp_o_reg[data][16] ;
  wire \bus_rsp_o_reg[data][17] ;
  wire \bus_rsp_o_reg[data][18] ;
  wire \bus_rsp_o_reg[data][19] ;
  wire \bus_rsp_o_reg[data][1] ;
  wire \bus_rsp_o_reg[data][20] ;
  wire \bus_rsp_o_reg[data][21] ;
  wire \bus_rsp_o_reg[data][22] ;
  wire \bus_rsp_o_reg[data][23] ;
  wire \bus_rsp_o_reg[data][24] ;
  wire \bus_rsp_o_reg[data][25] ;
  wire \bus_rsp_o_reg[data][26] ;
  wire \bus_rsp_o_reg[data][27] ;
  wire \bus_rsp_o_reg[data][28] ;
  wire \bus_rsp_o_reg[data][29] ;
  wire \bus_rsp_o_reg[data][2] ;
  wire \bus_rsp_o_reg[data][30] ;
  wire \bus_rsp_o_reg[data][30]_0 ;
  wire \bus_rsp_o_reg[data][31] ;
  wire \bus_rsp_o_reg[data][31]_0 ;
  wire \bus_rsp_o_reg[data][31]_1 ;
  wire \bus_rsp_o_reg[data][3] ;
  wire \bus_rsp_o_reg[data][4] ;
  wire [2:0]\bus_rsp_o_reg[data][5] ;
  wire \bus_rsp_o_reg[data][5]_0 ;
  wire \bus_rsp_o_reg[data][6] ;
  wire [7:0]\bus_rsp_o_reg[data][7] ;
  wire [7:0]\bus_rsp_o_reg[data][7]_0 ;
  wire \bus_rsp_o_reg[data][7]_1 ;
  wire \bus_rsp_o_reg[data][8] ;
  wire \bus_rsp_o_reg[data][9] ;
  wire cg_en_9;
  wire clk;
  wire \cpu_d_req[rw] ;
  wire \cpu_d_rsp[err] ;
  wire \ctrl[lsu_rw] ;
  wire \ctrl_reg[hwfc_en]__0 ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_half]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_nhalf]__0 ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire \dout[7]_i_2_n_0 ;
  wire \dout[7]_i_3_n_0 ;
  wire [7:0]\dout_reg[7] ;
  wire \fetch_engine_reg[pc][23] ;
  wire [26:0]\fifo_read_sync.half_o_reg ;
  wire [7:0]gpio_o;
  wire \imem_rom.rdata_reg_0_19 ;
  wire \iodev_req[3][stb] ;
  wire \irq_enable_reg[0] ;
  wire \keeper[halt]_i_10_n_0 ;
  wire \keeper[halt]_i_4_n_0 ;
  wire \keeper[halt]_i_5_n_0 ;
  wire \keeper_reg[halt] ;
  wire \keeper_reg[halt]_0 ;
  wire \keeper_reg[halt]_1 ;
  wire \keeper_reg[halt]_2 ;
  wire \keeper_reg[halt]_3 ;
  wire \keeper_reg[halt]_4 ;
  wire [15:0]m_axi_araddr;
  wire [29:0]\m_axi_araddr[31] ;
  wire m_axi_bready;
  wire m_axi_bready_0;
  wire [1:0]m_axi_bresp;
  wire \m_axi_bresp[0]_0 ;
  wire m_axi_bresp_0_sn_1;
  wire m_axi_bvalid;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [3:0]m_axi_wstrb;
  wire [31:0]\main_rsp[data] ;
  wire \mar_reg[10]_0 ;
  wire \mar_reg[11]_0 ;
  wire \mar_reg[12]_0 ;
  wire \mar_reg[15]_0 ;
  wire \mar_reg[16]_0 ;
  wire \mar_reg[24]_0 ;
  wire \mar_reg[2]_0 ;
  wire \mar_reg[2]_1 ;
  wire \mar_reg[2]_2 ;
  wire \mar_reg[2]_3 ;
  wire \mar_reg[2]_4 ;
  wire \mar_reg[2]_5 ;
  wire [31:0]\mar_reg[31]_0 ;
  wire [31:0]\mar_reg[31]_1 ;
  wire \mar_reg[3]_0 ;
  wire \mar_reg[3]_1 ;
  wire [0:0]\mar_reg[3]_2 ;
  wire \mar_reg[3]_3 ;
  wire [1:0]\mar_reg[3]_4 ;
  wire [3:0]\mar_reg[7]_0 ;
  wire [0:0]\mar_reg[8]_0 ;
  wire \mar_reg[8]_1 ;
  wire \mar_reg[9]_0 ;
  wire \mar_reg[9]_1 ;
  wire mem_ram_b0_reg_0_i_2_n_0;
  wire mem_ram_b0_reg_1;
  wire mem_ram_b0_reg_1_0;
  wire misaligned;
  wire misaligned_reg_0;
  wire [31:0]p_0_in;
  wire [0:0]p_2_in;
  wire [0:0]p_3_in;
  wire pending;
  wire pending_reg;
  wire [0:0]pending_reg_0;
  wire pending_reg_1;
  wire pending_reg_2;
  wire port_sel_reg;
  wire r_pnt;
  wire [0:0]\r_pnt_reg[0] ;
  wire \rdata_o[0]_i_2_n_0 ;
  wire \rdata_o[14]_i_2_n_0 ;
  wire \rdata_o[14]_i_3_n_0 ;
  wire \rdata_o[14]_i_4_n_0 ;
  wire \rdata_o[15]_i_2_n_0 ;
  wire \rdata_o[15]_i_3_n_0 ;
  wire \rdata_o[1]_i_2_n_0 ;
  wire \rdata_o[23]_i_2_n_0 ;
  wire \rdata_o[2]_i_2_n_0 ;
  wire \rdata_o[31]_i_2_n_0 ;
  wire \rdata_o[31]_i_3_n_0 ;
  wire \rdata_o[31]_i_5_n_0 ;
  wire \rdata_o[3]_i_2_n_0 ;
  wire \rdata_o[4]_i_2_n_0 ;
  wire \rdata_o[5]_i_2_n_0 ;
  wire \rdata_o[6]_i_2_n_0 ;
  wire \rdata_o[6]_i_3_n_0 ;
  wire \rdata_o[7]_i_3_n_0 ;
  wire \rdata_o[7]_i_4_n_0 ;
  wire \rdata_o_reg[0]_0 ;
  wire [1:0]\rdata_o_reg[14]_0 ;
  wire \rdata_o_reg[15]_0 ;
  wire \rdata_o_reg[23]_0 ;
  wire \rdata_o_reg[23]_1 ;
  wire [13:0]\rdata_o_reg[30]_0 ;
  wire [31:0]\rdata_o_reg[31]_0 ;
  wire \rdata_o_reg[31]_1 ;
  wire \rdata_o_reg[7]_0 ;
  wire rden0;
  wire rstn_sys;
  wire \rx_fifo[avail] ;
  wire \rx_fifo[free] ;
  wire \timeout_cnt_reg[6] ;
  wire \tx_fifo[avail] ;
  wire \tx_fifo[free] ;
  wire w_pnt;
  wire \w_pnt_reg[0] ;
  wire \w_pnt_reg[0]_0 ;

  assign m_axi_bresp_0_sp_1 = m_axi_bresp_0_sn_1;
  FDCE arbiter_err_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_d_rsp[err] ),
        .Q(arbiter_err));
  FDCE arbiter_req_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(arbiter_req_reg_1),
        .Q(arbiter_req_reg_0));
  FDCE \bus_req_o_reg[ben][0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[ben][3]_0 [0]),
        .Q(m_axi_wstrb[0]));
  FDCE \bus_req_o_reg[ben][1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[ben][3]_0 [1]),
        .Q(m_axi_wstrb[1]));
  FDCE \bus_req_o_reg[ben][2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[ben][3]_0 [2]),
        .Q(m_axi_wstrb[2]));
  FDCE \bus_req_o_reg[ben][3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[ben][3]_0 [3]),
        .Q(m_axi_wstrb[3]));
  FDCE \bus_req_o_reg[data][0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [0]),
        .Q(Q[0]));
  FDCE \bus_req_o_reg[data][10] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [10]),
        .Q(Q[10]));
  FDCE \bus_req_o_reg[data][11] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [11]),
        .Q(Q[11]));
  FDCE \bus_req_o_reg[data][12] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [12]),
        .Q(Q[12]));
  FDCE \bus_req_o_reg[data][13] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [13]),
        .Q(Q[13]));
  FDCE \bus_req_o_reg[data][14] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [14]),
        .Q(Q[14]));
  FDCE \bus_req_o_reg[data][15] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [15]),
        .Q(Q[15]));
  FDCE \bus_req_o_reg[data][16] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [16]),
        .Q(Q[16]));
  FDCE \bus_req_o_reg[data][17] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [17]),
        .Q(Q[17]));
  FDCE \bus_req_o_reg[data][18] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [18]),
        .Q(Q[18]));
  FDCE \bus_req_o_reg[data][19] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [19]),
        .Q(Q[19]));
  FDCE \bus_req_o_reg[data][1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [1]),
        .Q(Q[1]));
  FDCE \bus_req_o_reg[data][20] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [20]),
        .Q(Q[20]));
  FDCE \bus_req_o_reg[data][21] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [21]),
        .Q(Q[21]));
  FDCE \bus_req_o_reg[data][22] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [22]),
        .Q(Q[22]));
  FDCE \bus_req_o_reg[data][23] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [23]),
        .Q(Q[23]));
  FDCE \bus_req_o_reg[data][24] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [24]),
        .Q(Q[24]));
  FDCE \bus_req_o_reg[data][25] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [25]),
        .Q(Q[25]));
  FDCE \bus_req_o_reg[data][26] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [26]),
        .Q(Q[26]));
  FDCE \bus_req_o_reg[data][27] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [27]),
        .Q(Q[27]));
  FDCE \bus_req_o_reg[data][28] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [28]),
        .Q(Q[28]));
  FDCE \bus_req_o_reg[data][29] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [29]),
        .Q(Q[29]));
  FDCE \bus_req_o_reg[data][2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [2]),
        .Q(Q[2]));
  FDCE \bus_req_o_reg[data][30] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [30]),
        .Q(Q[30]));
  FDCE \bus_req_o_reg[data][31] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [31]),
        .Q(Q[31]));
  FDCE \bus_req_o_reg[data][3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [3]),
        .Q(Q[3]));
  FDCE \bus_req_o_reg[data][4] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [4]),
        .Q(Q[4]));
  FDCE \bus_req_o_reg[data][5] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [5]),
        .Q(Q[5]));
  FDCE \bus_req_o_reg[data][6] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [6]),
        .Q(Q[6]));
  FDCE \bus_req_o_reg[data][7] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [7]),
        .Q(Q[7]));
  FDCE \bus_req_o_reg[data][8] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [8]),
        .Q(Q[8]));
  FDCE \bus_req_o_reg[data][9] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [9]),
        .Q(Q[9]));
  FDCE \bus_req_o_reg[rw] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl[lsu_rw] ),
        .Q(\cpu_d_req[rw] ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \bus_rsp_o[ack]_i_1 
       (.I0(\dout[7]_i_2_n_0 ),
        .I1(\mar_reg[12]_0 ),
        .I2(\mar_reg[10]_0 ),
        .I3(ADDRARDADDR[6]),
        .I4(ADDRARDADDR[4]),
        .O(\iodev_req[3][stb] ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \bus_rsp_o[ack]_i_1__0 
       (.I0(\bus_rsp_o[ack]_i_2__0_n_0 ),
        .I1(mem_ram_b0_reg_1),
        .I2(\mar_reg[9]_0 ),
        .I3(ADDRARDADDR[5]),
        .I4(ADDRARDADDR[7]),
        .I5(\bus_rsp_o[ack]_i_2_n_0 ),
        .O(\FSM_onehot_arbiter_reg[state][2]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \bus_rsp_o[ack]_i_1__1 
       (.I0(\bus_rsp_o[ack]_i_2__0_n_0 ),
        .I1(mem_ram_b0_reg_1),
        .I2(\mar_reg[9]_0 ),
        .I3(\bus_rsp_o[ack]_i_3_n_0 ),
        .I4(\mar_reg[8]_1 ),
        .I5(\mar_reg[11]_0 ),
        .O(\FSM_onehot_arbiter_reg[state][2]_2 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \bus_rsp_o[ack]_i_1__2 
       (.I0(mem_ram_b0_reg_1),
        .I1(\bus_rsp_o[ack]_i_2__0_n_0 ),
        .I2(\mar_reg[9]_0 ),
        .I3(\mar_reg[10]_0 ),
        .I4(\mar_reg[12]_0 ),
        .I5(\bus_rsp_o[ack]_i_2_n_0 ),
        .O(\FSM_onehot_arbiter_reg[state][2]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[ack]_i_1__3 
       (.I0(mem_ram_b0_reg_0_i_2_n_0),
        .I1(mem_ram_b0_reg_1),
        .O(\FSM_onehot_arbiter_reg[state][2] ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \bus_rsp_o[ack]_i_1__4 
       (.I0(\bus_rsp_o[data][7]_i_2__0_n_0 ),
        .I1(mem_ram_b0_reg_1),
        .I2(\bus_rsp_o[ack]_i_2__0_n_0 ),
        .I3(\mar_reg[9]_0 ),
        .O(\FSM_onehot_arbiter_reg[state][2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bus_rsp_o[ack]_i_2 
       (.I0(ADDRARDADDR[6]),
        .I1(ADDRARDADDR[4]),
        .O(\bus_rsp_o[ack]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \bus_rsp_o[ack]_i_2__0 
       (.I0(\bus_rsp_o[ack]_i_4_n_0 ),
        .I1(\bus_rsp_o[ack]_i_5_n_0 ),
        .I2(\keeper[halt]_i_4_n_0 ),
        .I3(m_axi_araddr[14]),
        .I4(m_axi_araddr[7]),
        .I5(m_axi_araddr[11]),
        .O(\bus_rsp_o[ack]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \bus_rsp_o[ack]_i_3 
       (.I0(ADDRARDADDR[5]),
        .I1(ADDRARDADDR[7]),
        .O(\bus_rsp_o[ack]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF757FFFFF)) 
    \bus_rsp_o[ack]_i_4 
       (.I0(m_axi_araddr[9]),
        .I1(\mar_reg[31]_0 [13]),
        .I2(\imem_rom.rdata_reg_0_19 ),
        .I3(\m_axi_araddr[31] [11]),
        .I4(m_axi_araddr[5]),
        .I5(\keeper[halt]_i_10_n_0 ),
        .O(\bus_rsp_o[ack]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB800000000000000)) 
    \bus_rsp_o[ack]_i_5 
       (.I0(\mar_reg[31]_0 [14]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [12]),
        .I3(m_axi_araddr[15]),
        .I4(\mar_reg[15]_0 ),
        .I5(m_axi_araddr[8]),
        .O(\bus_rsp_o[ack]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \bus_rsp_o[data][0]_i_1 
       (.I0(\bus_rsp_o[data][7]_i_2__0_n_0 ),
        .I1(\dout[7]_i_2_n_0 ),
        .I2(gpio_o[0]),
        .I3(\mar_reg[3]_1 ),
        .I4(\bus_rsp_o_reg[data][7] [0]),
        .I5(\mar_reg[2]_1 ),
        .O(\dout_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h0E000200)) 
    \bus_rsp_o[data][0]_i_1__0 
       (.I0(cg_en_9),
        .I1(\mar_reg[2]_1 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I4(\bus_rsp_o_reg[data][7]_0 [0]),
        .O(\fifo_read_sync.half_o_reg [0]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][0]_i_1__1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_2 ),
        .I2(\bus_rsp_o_reg[data][0] ),
        .O(\bus_req_o_reg[rw]_2 [0]));
  LUT6 #(
    .INIT(64'h0000000022200020)) 
    \bus_rsp_o[data][0]_i_1__2 
       (.I0(\FSM_onehot_arbiter_reg[state][2]_3 ),
        .I1(\mar_reg[3]_1 ),
        .I2(p_3_in),
        .I3(\mar_reg[2]_5 ),
        .I4(p_2_in),
        .I5(\bus_req_o_reg[rw]_0 ),
        .O(\irq_enable_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \bus_rsp_o[data][0]_i_1__3 
       (.I0(\bus_rsp_o[data][7]_i_2__0_n_0 ),
        .I1(mem_ram_b0_reg_1),
        .I2(\bus_rsp_o[ack]_i_2__0_n_0 ),
        .I3(\mar_reg[9]_0 ),
        .I4(\mar_reg[2]_3 ),
        .I5(\mar_reg[3]_1 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][10]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_2 ),
        .I2(\bus_rsp_o_reg[data][10] ),
        .O(\bus_req_o_reg[rw]_2 [10]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][10]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_3 ),
        .I2(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I3(\bus_rsp_o_reg[data][15] [4]),
        .O(\fifo_read_sync.half_o_reg [10]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][11]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_2 ),
        .I2(\bus_rsp_o_reg[data][11] ),
        .O(\bus_req_o_reg[rw]_2 [11]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][11]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_3 ),
        .I2(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I3(\bus_rsp_o_reg[data][15] [5]),
        .O(\fifo_read_sync.half_o_reg [11]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][12]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_2 ),
        .I2(\bus_rsp_o_reg[data][12] ),
        .O(\bus_req_o_reg[rw]_2 [12]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][12]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_3 ),
        .I2(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I3(\bus_rsp_o_reg[data][15] [6]),
        .O(\fifo_read_sync.half_o_reg [12]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][13]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_2 ),
        .I2(\bus_rsp_o_reg[data][13] ),
        .O(\bus_req_o_reg[rw]_2 [13]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][13]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_3 ),
        .I2(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I3(\bus_rsp_o_reg[data][15] [7]),
        .O(\fifo_read_sync.half_o_reg [13]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][14]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_2 ),
        .I2(\bus_rsp_o_reg[data][14] ),
        .O(\bus_req_o_reg[rw]_2 [14]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][14]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_3 ),
        .I2(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I3(\bus_rsp_o_reg[data][15] [8]),
        .O(\fifo_read_sync.half_o_reg [14]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][15]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_2 ),
        .I2(\bus_rsp_o_reg[data][15]_0 ),
        .O(\bus_req_o_reg[rw]_2 [15]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][15]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I3(\bus_rsp_o_reg[data][15] [9]),
        .O(\fifo_read_sync.half_o_reg [15]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][16]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_2 ),
        .I2(\bus_rsp_o_reg[data][16] ),
        .O(\bus_req_o_reg[rw]_2 [16]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \bus_rsp_o[data][16]_i_1__0 
       (.I0(\bus_rsp_o[data][7]_i_2__0_n_0 ),
        .I1(mem_ram_b0_reg_1),
        .I2(\bus_rsp_o[ack]_i_2__0_n_0 ),
        .I3(\mar_reg[9]_1 ),
        .I4(\mar_reg[2]_1 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][17]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_2 ),
        .I2(\bus_rsp_o_reg[data][17] ),
        .O(\bus_req_o_reg[rw]_2 [17]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][17]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I3(\rx_fifo[avail] ),
        .O(\fifo_read_sync.half_o_reg [16]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][18]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_2 ),
        .I2(\bus_rsp_o_reg[data][18] ),
        .O(\bus_req_o_reg[rw]_2 [18]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \bus_rsp_o[data][18]_i_1__0 
       (.I0(\bus_rsp_o[data][7]_i_2__0_n_0 ),
        .I1(mem_ram_b0_reg_1),
        .I2(\bus_rsp_o[ack]_i_2__0_n_0 ),
        .I3(\mar_reg[9]_1 ),
        .I4(\mar_reg[3]_0 ),
        .I5(\mar_reg[2]_1 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \bus_rsp_o[data][18]_i_1__1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_3 ),
        .I2(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I3(\rx_fifo[free] ),
        .O(\fifo_read_sync.half_o_reg [17]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][19]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_2 ),
        .I2(\bus_rsp_o_reg[data][19] ),
        .O(\bus_req_o_reg[rw]_2 [19]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \bus_rsp_o[data][19]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I3(\tx_fifo[avail] ),
        .O(\fifo_read_sync.half_o_reg [18]));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \bus_rsp_o[data][1]_i_1 
       (.I0(\bus_rsp_o[data][7]_i_2__0_n_0 ),
        .I1(\dout[7]_i_2_n_0 ),
        .I2(gpio_o[1]),
        .I3(\mar_reg[3]_0 ),
        .I4(\bus_rsp_o_reg[data][7] [1]),
        .I5(\mar_reg[2]_1 ),
        .O(\dout_reg[7] [1]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \bus_rsp_o[data][1]_i_1__0 
       (.I0(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I1(\bus_rsp_o_reg[data][7]_0 [1]),
        .I2(\mar_reg[2]_1 ),
        .I3(\ctrl_reg[sim_mode]__0 ),
        .I4(\bus_req_o_reg[rw]_0 ),
        .O(\fifo_read_sync.half_o_reg [1]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][1]_i_1__1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_2 ),
        .I2(\bus_rsp_o_reg[data][1] ),
        .O(\bus_req_o_reg[rw]_2 [1]));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \bus_rsp_o[data][1]_i_1__2 
       (.I0(\bus_rsp_o[data][7]_i_2__0_n_0 ),
        .I1(mem_ram_b0_reg_1),
        .I2(\bus_rsp_o[ack]_i_2__0_n_0 ),
        .I3(\mar_reg[9]_1 ),
        .I4(\mar_reg[3]_0 ),
        .I5(\mar_reg[2]_1 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][20]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_2 ),
        .I2(\bus_rsp_o_reg[data][20] ),
        .O(\bus_req_o_reg[rw]_2 [20]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][21]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_2 ),
        .I2(\bus_rsp_o_reg[data][21] ),
        .O(\bus_req_o_reg[rw]_2 [21]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \bus_rsp_o[data][21]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I3(\tx_fifo[free] ),
        .O(\fifo_read_sync.half_o_reg [19]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][22]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_2 ),
        .I2(\bus_rsp_o_reg[data][22] ),
        .O(\bus_req_o_reg[rw]_2 [22]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][22]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I3(\ctrl_reg[irq_rx_nempty]__0 ),
        .O(\fifo_read_sync.half_o_reg [20]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][23]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_2 ),
        .I2(\bus_rsp_o_reg[data][23] ),
        .O(\bus_req_o_reg[rw]_2 [23]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][23]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I3(\ctrl_reg[irq_rx_half]__0 ),
        .O(\fifo_read_sync.half_o_reg [21]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][24]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_2 ),
        .I2(\bus_rsp_o_reg[data][24] ),
        .O(\bus_req_o_reg[rw]_2 [24]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][24]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I3(\ctrl_reg[irq_rx_full]__0 ),
        .O(\fifo_read_sync.half_o_reg [22]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][25]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_2 ),
        .I2(\bus_rsp_o_reg[data][25] ),
        .O(\bus_req_o_reg[rw]_2 [25]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][25]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_3 ),
        .I2(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I3(\ctrl_reg[irq_tx_empty]__0 ),
        .O(\fifo_read_sync.half_o_reg [23]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][26]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_2 ),
        .I2(\bus_rsp_o_reg[data][26] ),
        .O(\bus_req_o_reg[rw]_2 [26]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][26]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I3(\ctrl_reg[irq_tx_nhalf]__0 ),
        .O(\fifo_read_sync.half_o_reg [24]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][27]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_2 ),
        .I2(\bus_rsp_o_reg[data][27] ),
        .O(\bus_req_o_reg[rw]_2 [27]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][28]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_2 ),
        .I2(\bus_rsp_o_reg[data][28] ),
        .O(\bus_req_o_reg[rw]_2 [28]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][29]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_2 ),
        .I2(\bus_rsp_o_reg[data][29] ),
        .O(\bus_req_o_reg[rw]_2 [29]));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \bus_rsp_o[data][2]_i_1 
       (.I0(\bus_rsp_o[data][7]_i_2__0_n_0 ),
        .I1(\dout[7]_i_2_n_0 ),
        .I2(gpio_o[2]),
        .I3(\mar_reg[3]_0 ),
        .I4(\bus_rsp_o_reg[data][7] [2]),
        .I5(\mar_reg[2]_1 ),
        .O(\dout_reg[7] [2]));
  LUT5 #(
    .INIT(32'h0E000200)) 
    \bus_rsp_o[data][2]_i_1__0 
       (.I0(\ctrl_reg[hwfc_en]__0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I4(\bus_rsp_o_reg[data][7]_0 [2]),
        .O(\fifo_read_sync.half_o_reg [2]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][2]_i_1__1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_2 ),
        .I2(\bus_rsp_o_reg[data][2] ),
        .O(\bus_req_o_reg[rw]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][30]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_2 ),
        .I2(\bus_rsp_o_reg[data][30]_0 ),
        .O(\bus_req_o_reg[rw]_2 [30]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][30]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_5 ),
        .I2(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I3(\bus_rsp_o_reg[data][30] ),
        .O(\fifo_read_sync.half_o_reg [25]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][31]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_2 ),
        .I2(\bus_rsp_o_reg[data][31]_1 ),
        .O(\bus_req_o_reg[rw]_2 [31]));
  LUT6 #(
    .INIT(64'h1010101010101000)) 
    \bus_rsp_o[data][31]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_5 ),
        .I2(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I3(\tx_fifo[avail] ),
        .I4(\bus_rsp_o_reg[data][31] ),
        .I5(\bus_rsp_o_reg[data][31]_0 ),
        .O(\fifo_read_sync.half_o_reg [26]));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \bus_rsp_o[data][3]_i_1 
       (.I0(\bus_rsp_o[data][7]_i_2__0_n_0 ),
        .I1(\dout[7]_i_2_n_0 ),
        .I2(gpio_o[3]),
        .I3(\mar_reg[3]_0 ),
        .I4(\bus_rsp_o_reg[data][7] [3]),
        .I5(\mar_reg[2]_1 ),
        .O(\dout_reg[7] [3]));
  LUT5 #(
    .INIT(32'h0E000200)) 
    \bus_rsp_o[data][3]_i_1__0 
       (.I0(\bus_rsp_o_reg[data][5] [0]),
        .I1(\mar_reg[2]_1 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I4(\bus_rsp_o_reg[data][7]_0 [3]),
        .O(\fifo_read_sync.half_o_reg [3]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][3]_i_1__1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_2 ),
        .I2(\bus_rsp_o_reg[data][3] ),
        .O(\bus_req_o_reg[rw]_2 [3]));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \bus_rsp_o[data][4]_i_1 
       (.I0(\bus_rsp_o[data][7]_i_2__0_n_0 ),
        .I1(\dout[7]_i_2_n_0 ),
        .I2(gpio_o[4]),
        .I3(\mar_reg[3]_1 ),
        .I4(\bus_rsp_o_reg[data][7] [4]),
        .I5(\mar_reg[2]_1 ),
        .O(\dout_reg[7] [4]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \bus_rsp_o[data][4]_i_1__0 
       (.I0(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I1(\bus_rsp_o_reg[data][7]_0 [4]),
        .I2(\mar_reg[2]_3 ),
        .I3(\bus_rsp_o_reg[data][5] [1]),
        .I4(\bus_req_o_reg[rw]_0 ),
        .O(\fifo_read_sync.half_o_reg [4]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][4]_i_1__1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_2 ),
        .I2(\bus_rsp_o_reg[data][4] ),
        .O(\bus_req_o_reg[rw]_2 [4]));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \bus_rsp_o[data][5]_i_1 
       (.I0(\bus_rsp_o[data][7]_i_2__0_n_0 ),
        .I1(\dout[7]_i_2_n_0 ),
        .I2(gpio_o[5]),
        .I3(\mar_reg[3]_1 ),
        .I4(\bus_rsp_o_reg[data][7] [5]),
        .I5(\mar_reg[2]_1 ),
        .O(\dout_reg[7] [5]));
  LUT5 #(
    .INIT(32'h0E000200)) 
    \bus_rsp_o[data][5]_i_1__0 
       (.I0(\bus_rsp_o_reg[data][5] [2]),
        .I1(\mar_reg[2]_3 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I4(\bus_rsp_o_reg[data][7]_0 [5]),
        .O(\fifo_read_sync.half_o_reg [5]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][5]_i_1__1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_2 ),
        .I2(\bus_rsp_o_reg[data][5]_0 ),
        .O(\bus_req_o_reg[rw]_2 [5]));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \bus_rsp_o[data][6]_i_1 
       (.I0(\bus_rsp_o[data][7]_i_2__0_n_0 ),
        .I1(\dout[7]_i_2_n_0 ),
        .I2(gpio_o[6]),
        .I3(\mar_reg[3]_1 ),
        .I4(\bus_rsp_o_reg[data][7] [6]),
        .I5(\mar_reg[2]_1 ),
        .O(\dout_reg[7] [6]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \bus_rsp_o[data][6]_i_1__0 
       (.I0(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I1(\bus_rsp_o_reg[data][7]_0 [6]),
        .I2(\mar_reg[2]_3 ),
        .I3(\bus_rsp_o_reg[data][15] [0]),
        .I4(\bus_req_o_reg[rw]_0 ),
        .O(\fifo_read_sync.half_o_reg [6]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][6]_i_1__1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_2 ),
        .I2(\bus_rsp_o_reg[data][6] ),
        .O(\bus_req_o_reg[rw]_2 [6]));
  LUT6 #(
    .INIT(64'h0000000000004540)) 
    \bus_rsp_o[data][7]_i_1 
       (.I0(\mar_reg[2]_1 ),
        .I1(gpio_o[7]),
        .I2(\mar_reg[3]_1 ),
        .I3(\bus_rsp_o_reg[data][7] [7]),
        .I4(\bus_rsp_o[data][7]_i_2__0_n_0 ),
        .I5(\dout[7]_i_2_n_0 ),
        .O(\dout_reg[7] [7]));
  LUT5 #(
    .INIT(32'h0E000200)) 
    \bus_rsp_o[data][7]_i_1__0 
       (.I0(\bus_rsp_o_reg[data][15] [1]),
        .I1(\mar_reg[2]_3 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I4(\bus_rsp_o_reg[data][7]_0 [7]),
        .O(\fifo_read_sync.half_o_reg [7]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][7]_i_1__1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_2 ),
        .I2(\bus_rsp_o_reg[data][7]_1 ),
        .O(\bus_req_o_reg[rw]_2 [7]));
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    \bus_rsp_o[data][7]_i_2__0 
       (.I0(\mar_reg[11]_0 ),
        .I1(\mar_reg[10]_0 ),
        .I2(\mar_reg[12]_0 ),
        .I3(\mar_reg[8]_1 ),
        .I4(\bus_req_o_reg[rw]_0 ),
        .O(\bus_rsp_o[data][7]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][8]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_2 ),
        .I2(\bus_rsp_o_reg[data][8] ),
        .O(\bus_req_o_reg[rw]_2 [8]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \bus_rsp_o[data][8]_i_1__0 
       (.I0(\bus_rsp_o[data][7]_i_2__0_n_0 ),
        .I1(mem_ram_b0_reg_1),
        .I2(\bus_rsp_o[ack]_i_2__0_n_0 ),
        .I3(\mar_reg[9]_1 ),
        .I4(\mar_reg[3]_1 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][8]_i_1__1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_3 ),
        .I2(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I3(\bus_rsp_o_reg[data][15] [2]),
        .O(\fifo_read_sync.half_o_reg [8]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][9]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_2 ),
        .I2(\bus_rsp_o_reg[data][9] ),
        .O(\bus_req_o_reg[rw]_2 [9]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][9]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_3 ),
        .I2(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I3(\bus_rsp_o_reg[data][15] [3]),
        .O(\fifo_read_sync.half_o_reg [9]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ctrl[enable]_i_1 
       (.I0(\mar_reg[2]_1 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .O(\mar_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \dout[7]_i_1 
       (.I0(\mar_reg[8]_1 ),
        .I1(\mar_reg[11]_0 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\mar_reg[12]_0 ),
        .I4(\dout[7]_i_2_n_0 ),
        .I5(\dout[7]_i_3_n_0 ),
        .O(\mar_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \dout[7]_i_2 
       (.I0(\bus_rsp_o[ack]_i_2__0_n_0 ),
        .I1(mem_ram_b0_reg_1),
        .I2(\mar_reg[9]_0 ),
        .O(\dout[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \dout[7]_i_3 
       (.I0(\mar_reg[2]_2 ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .O(\dout[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_0_i_1 
       (.I0(\mar_reg[31]_0 [16]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [14]),
        .O(\mar_reg[16]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_0_i_10 
       (.I0(\mar_reg[31]_0 [5]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [3]),
        .O(\mar_reg[7]_0 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_0_i_11 
       (.I0(\mar_reg[31]_0 [4]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [2]),
        .O(\mar_reg[7]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_0_i_12 
       (.I0(\mar_reg[31]_0 [3]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [1]),
        .O(\mar_reg[3]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_0_i_13 
       (.I0(\mar_reg[31]_0 [2]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [0]),
        .O(\mar_reg[2]_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_0_i_2 
       (.I0(\mar_reg[31]_0 [15]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [13]),
        .O(\mar_reg[15]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_0_i_5 
       (.I0(\mar_reg[31]_0 [12]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [10]),
        .O(\mar_reg[12]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_0_i_6 
       (.I0(\mar_reg[31]_0 [10]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [8]),
        .O(\mar_reg[10]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_0_i_7 
       (.I0(\mar_reg[31]_0 [9]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [7]),
        .O(\mar_reg[9]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_0_i_8 
       (.I0(\mar_reg[31]_0 [7]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [5]),
        .O(\mar_reg[7]_0 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_0_i_9 
       (.I0(\mar_reg[31]_0 [6]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [4]),
        .O(\mar_reg[7]_0 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_12_i_1 
       (.I0(\mar_reg[31]_0 [11]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [9]),
        .O(ADDRARDADDR[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_12_i_2 
       (.I0(\mar_reg[31]_0 [8]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [6]),
        .O(ADDRARDADDR[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_12_i_3 
       (.I0(\mar_reg[31]_0 [3]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [1]),
        .O(\mar_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_4_i_1 
       (.I0(\mar_reg[31]_0 [2]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [0]),
        .O(\mar_reg[2]_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_8_i_1 
       (.I0(\mar_reg[31]_0 [2]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [0]),
        .O(\mar_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    \irq_enable[0]_i_1 
       (.I0(\mar_reg[3]_1 ),
        .I1(\mar_reg[2]_5 ),
        .I2(Q[0]),
        .I3(\FSM_onehot_arbiter_reg[state][2]_3 ),
        .I4(\bus_req_o_reg[rw]_0 ),
        .I5(p_3_in),
        .O(\bus_req_o_reg[data][0]_0 ));
  LUT6 #(
    .INIT(64'h1FFF1F001FFF1FFF)) 
    \keeper[err]_i_3 
       (.I0(m_axi_bresp[0]),
        .I1(m_axi_bresp[1]),
        .I2(m_axi_bvalid),
        .I3(\bus_req_o_reg[rw]_0 ),
        .I4(pending_reg_2),
        .I5(m_axi_rvalid),
        .O(\m_axi_bresp[0]_0 ));
  LUT6 #(
    .INIT(64'hAAA2FFF30000FFF3)) 
    \keeper[halt]_i_1 
       (.I0(\fetch_engine_reg[pc][23] ),
        .I1(\mar_reg[24]_0 ),
        .I2(\keeper[halt]_i_4_n_0 ),
        .I3(\keeper[halt]_i_5_n_0 ),
        .I4(\keeper_reg[halt] ),
        .I5(\keeper_reg[halt]_0 ),
        .O(port_sel_reg));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \keeper[halt]_i_10 
       (.I0(\mar_reg[31]_0 [18]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [16]),
        .O(\keeper[halt]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \keeper[halt]_i_2 
       (.I0(mem_ram_b0_reg_1_0),
        .I1(\mar_reg[16]_0 ),
        .I2(m_axi_araddr[15]),
        .I3(m_axi_araddr[14]),
        .I4(\mar_reg[15]_0 ),
        .O(\fetch_engine_reg[pc][23] ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \keeper[halt]_i_3 
       (.I0(m_axi_araddr[8]),
        .I1(\mar_reg[15]_0 ),
        .I2(\keeper_reg[halt]_1 ),
        .I3(\keeper[halt]_i_10_n_0 ),
        .I4(m_axi_araddr[5]),
        .I5(\keeper_reg[halt]_2 ),
        .O(\mar_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \keeper[halt]_i_4 
       (.I0(m_axi_araddr[6]),
        .I1(m_axi_araddr[10]),
        .I2(m_axi_araddr[2]),
        .I3(\mar_reg[16]_0 ),
        .I4(\keeper_reg[halt]_3 ),
        .I5(\keeper_reg[halt]_4 ),
        .O(\keeper[halt]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h757FF5FF7F7FFFFF)) 
    \keeper[halt]_i_5 
       (.I0(m_axi_araddr[14]),
        .I1(\mar_reg[31]_0 [23]),
        .I2(\imem_rom.rdata_reg_0_19 ),
        .I3(\m_axi_araddr[31] [21]),
        .I4(\mar_reg[31]_0 [27]),
        .I5(\m_axi_araddr[31] [25]),
        .O(\keeper[halt]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_araddr[0]_INST_0 
       (.I0(\mar_reg[31]_0 [0]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .O(m_axi_araddr[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[10]_INST_0 
       (.I0(\mar_reg[31]_0 [10]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [8]),
        .O(ADDRARDADDR[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[11]_INST_0 
       (.I0(\mar_reg[31]_0 [11]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [9]),
        .O(\mar_reg[11]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[12]_INST_0 
       (.I0(\mar_reg[31]_0 [12]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [10]),
        .O(ADDRARDADDR[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[15]_INST_0 
       (.I0(\mar_reg[31]_0 [15]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [13]),
        .O(ADDRARDADDR[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[16]_INST_0 
       (.I0(\mar_reg[31]_0 [16]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [14]),
        .O(ADDRARDADDR[9]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[17]_INST_0 
       (.I0(\mar_reg[31]_0 [17]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [15]),
        .O(m_axi_araddr[2]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[19]_INST_0 
       (.I0(\mar_reg[31]_0 [19]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [17]),
        .O(m_axi_araddr[3]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_araddr[1]_INST_0 
       (.I0(\mar_reg[31]_0 [1]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .O(m_axi_araddr[1]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[20]_INST_0 
       (.I0(\mar_reg[31]_0 [20]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [18]),
        .O(m_axi_araddr[4]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[21]_INST_0 
       (.I0(\mar_reg[31]_0 [21]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [19]),
        .O(m_axi_araddr[5]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[22]_INST_0 
       (.I0(\mar_reg[31]_0 [22]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [20]),
        .O(m_axi_araddr[6]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[23]_INST_0 
       (.I0(\mar_reg[31]_0 [23]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [21]),
        .O(m_axi_araddr[7]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[24]_INST_0 
       (.I0(\mar_reg[31]_0 [24]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [22]),
        .O(m_axi_araddr[8]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[25]_INST_0 
       (.I0(\mar_reg[31]_0 [25]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [23]),
        .O(m_axi_araddr[9]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[26]_INST_0 
       (.I0(\mar_reg[31]_0 [26]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [24]),
        .O(m_axi_araddr[10]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[27]_INST_0 
       (.I0(\mar_reg[31]_0 [27]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [25]),
        .O(m_axi_araddr[11]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[28]_INST_0 
       (.I0(\mar_reg[31]_0 [28]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [26]),
        .O(m_axi_araddr[12]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[29]_INST_0 
       (.I0(\mar_reg[31]_0 [29]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [27]),
        .O(m_axi_araddr[13]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[2]_INST_0 
       (.I0(\mar_reg[31]_0 [2]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [0]),
        .O(\mar_reg[2]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[30]_INST_0 
       (.I0(\mar_reg[31]_0 [30]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [28]),
        .O(m_axi_araddr[14]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[31]_INST_0 
       (.I0(\mar_reg[31]_0 [31]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [29]),
        .O(m_axi_araddr[15]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[3]_INST_0 
       (.I0(\mar_reg[31]_0 [3]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [1]),
        .O(\mar_reg[3]_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[4]_INST_0 
       (.I0(\mar_reg[31]_0 [4]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [2]),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[5]_INST_0 
       (.I0(\mar_reg[31]_0 [5]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [3]),
        .O(ADDRARDADDR[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[6]_INST_0 
       (.I0(\mar_reg[31]_0 [6]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [4]),
        .O(ADDRARDADDR[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[7]_INST_0 
       (.I0(\mar_reg[31]_0 [7]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [5]),
        .O(ADDRARDADDR[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[8]_INST_0 
       (.I0(\mar_reg[31]_0 [8]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [6]),
        .O(\mar_reg[8]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[9]_INST_0 
       (.I0(\mar_reg[31]_0 [9]),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .I2(\m_axi_araddr[31] [7]),
        .O(\mar_reg[9]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_awvalid_INST_0_i_2
       (.I0(\cpu_d_req[rw] ),
        .I1(\imem_rom.rdata_reg_0_19 ),
        .O(\bus_req_o_reg[rw]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_bready_INST_0
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(m_axi_bready_0),
        .O(m_axi_bready));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h1)) 
    m_axi_rready_INST_0
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(m_axi_bready_0),
        .O(m_axi_rready));
  FDCE \mar_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [0]),
        .Q(\mar_reg[31]_0 [0]));
  FDCE \mar_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [10]),
        .Q(\mar_reg[31]_0 [10]));
  FDCE \mar_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [11]),
        .Q(\mar_reg[31]_0 [11]));
  FDCE \mar_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [12]),
        .Q(\mar_reg[31]_0 [12]));
  FDCE \mar_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [13]),
        .Q(\mar_reg[31]_0 [13]));
  FDCE \mar_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [14]),
        .Q(\mar_reg[31]_0 [14]));
  FDCE \mar_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [15]),
        .Q(\mar_reg[31]_0 [15]));
  FDCE \mar_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [16]),
        .Q(\mar_reg[31]_0 [16]));
  FDCE \mar_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [17]),
        .Q(\mar_reg[31]_0 [17]));
  FDCE \mar_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [18]),
        .Q(\mar_reg[31]_0 [18]));
  FDCE \mar_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [19]),
        .Q(\mar_reg[31]_0 [19]));
  FDCE \mar_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [1]),
        .Q(\mar_reg[31]_0 [1]));
  FDCE \mar_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [20]),
        .Q(\mar_reg[31]_0 [20]));
  FDCE \mar_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [21]),
        .Q(\mar_reg[31]_0 [21]));
  FDCE \mar_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [22]),
        .Q(\mar_reg[31]_0 [22]));
  FDCE \mar_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [23]),
        .Q(\mar_reg[31]_0 [23]));
  FDCE \mar_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [24]),
        .Q(\mar_reg[31]_0 [24]));
  FDCE \mar_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [25]),
        .Q(\mar_reg[31]_0 [25]));
  FDCE \mar_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [26]),
        .Q(\mar_reg[31]_0 [26]));
  FDCE \mar_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [27]),
        .Q(\mar_reg[31]_0 [27]));
  FDCE \mar_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [28]),
        .Q(\mar_reg[31]_0 [28]));
  FDCE \mar_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [29]),
        .Q(\mar_reg[31]_0 [29]));
  FDCE \mar_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [2]),
        .Q(\mar_reg[31]_0 [2]));
  FDCE \mar_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [30]),
        .Q(\mar_reg[31]_0 [30]));
  FDCE \mar_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [31]),
        .Q(\mar_reg[31]_0 [31]));
  FDCE \mar_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [3]),
        .Q(\mar_reg[31]_0 [3]));
  FDCE \mar_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [4]),
        .Q(\mar_reg[31]_0 [4]));
  FDCE \mar_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [5]),
        .Q(\mar_reg[31]_0 [5]));
  FDCE \mar_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [6]),
        .Q(\mar_reg[31]_0 [6]));
  FDCE \mar_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [7]),
        .Q(\mar_reg[31]_0 [7]));
  FDCE \mar_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [8]),
        .Q(\mar_reg[31]_0 [8]));
  FDCE \mar_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [9]),
        .Q(\mar_reg[31]_0 [9]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_ram_b0_reg_0_i_1
       (.I0(mem_ram_b0_reg_0_i_2_n_0),
        .I1(mem_ram_b0_reg_1),
        .I2(m_axi_wstrb[0]),
        .I3(\bus_req_o_reg[rw]_0 ),
        .O(\bus_req_o_reg[ben][0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    mem_ram_b0_reg_0_i_2
       (.I0(\keeper_reg[halt] ),
        .I1(\mar_reg[15]_0 ),
        .I2(m_axi_araddr[14]),
        .I3(m_axi_araddr[15]),
        .I4(\mar_reg[16]_0 ),
        .I5(mem_ram_b0_reg_1_0),
        .O(mem_ram_b0_reg_0_i_2_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_ram_b1_reg_0_i_1
       (.I0(mem_ram_b0_reg_0_i_2_n_0),
        .I1(mem_ram_b0_reg_1),
        .I2(m_axi_wstrb[1]),
        .I3(\bus_req_o_reg[rw]_0 ),
        .O(\bus_req_o_reg[ben][1]_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_ram_b2_reg_0_i_1
       (.I0(mem_ram_b0_reg_0_i_2_n_0),
        .I1(mem_ram_b0_reg_1),
        .I2(m_axi_wstrb[2]),
        .I3(\bus_req_o_reg[rw]_0 ),
        .O(\bus_req_o_reg[ben][2]_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_ram_b3_reg_0_i_1
       (.I0(mem_ram_b0_reg_0_i_2_n_0),
        .I1(mem_ram_b0_reg_1),
        .I2(m_axi_wstrb[3]),
        .I3(\bus_req_o_reg[rw]_0 ),
        .O(WEA));
  LUT5 #(
    .INIT(32'h90000000)) 
    \memory_no_reset.fifo_write_noreset_small.fifo_reg[7]_i_1 
       (.I0(r_pnt),
        .I1(w_pnt),
        .I2(\mar_reg[2]_5 ),
        .I3(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I4(\bus_req_o_reg[rw]_0 ),
        .O(\r_pnt_reg[0] ));
  FDCE misaligned_reg
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(misaligned_reg_0),
        .Q(misaligned));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \mtime_we[0]_i_1 
       (.I0(\mar_reg[3]_3 ),
        .I1(\mar_reg[2]_4 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\FSM_onehot_arbiter_reg[state][2]_2 ),
        .O(\mar_reg[3]_4 [0]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \mtime_we[1]_i_1 
       (.I0(\mar_reg[3]_3 ),
        .I1(\mar_reg[2]_4 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\FSM_onehot_arbiter_reg[state][2]_2 ),
        .O(\mar_reg[3]_4 [1]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mtimecmp_hi[31]_i_1 
       (.I0(\mar_reg[3]_3 ),
        .I1(\mar_reg[2]_4 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\FSM_onehot_arbiter_reg[state][2]_2 ),
        .O(\mar_reg[3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mtimecmp_lo[31]_i_1 
       (.I0(\FSM_onehot_arbiter_reg[state][2]_2 ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\mar_reg[2]_2 ),
        .O(\bus_req_o_reg[rw]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mtimecmp_lo[31]_i_2 
       (.I0(\mar_reg[2]_5 ),
        .I1(\mar_reg[3]_1 ),
        .O(\mar_reg[2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \nclr_pending[0]_i_1 
       (.I0(\mar_reg[3]_1 ),
        .I1(\mar_reg[2]_5 ),
        .I2(\FSM_onehot_arbiter_reg[state][2]_3 ),
        .I3(\bus_req_o_reg[rw]_0 ),
        .I4(Q[0]),
        .O(\bus_req_o_reg[data][0]_1 ));
  LUT6 #(
    .INIT(64'h5151FF000000FF00)) 
    pending_i_1
       (.I0(m_axi_bresp_0_sn_1),
        .I1(pending_reg),
        .I2(pending_reg_0),
        .I3(pending_reg_1),
        .I4(pending),
        .I5(\m_axi_bresp[0]_0 ),
        .O(\timeout_cnt_reg[6] ));
  LUT6 #(
    .INIT(64'h10FF100010001000)) 
    pending_i_2
       (.I0(m_axi_bresp[0]),
        .I1(m_axi_bresp[1]),
        .I2(m_axi_bvalid),
        .I3(\bus_req_o_reg[rw]_0 ),
        .I4(pending_reg_2),
        .I5(m_axi_rvalid),
        .O(m_axi_bresp_0_sn_1));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[0]_i_1 
       (.I0(\main_rsp[data] [0]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [8]),
        .I4(\rdata_o[0]_i_2_n_0 ),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[0]_i_2 
       (.I0(\main_rsp[data] [16]),
        .I1(\main_rsp[data] [24]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 ),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[10]_i_1 
       (.I0(\rdata_o[14]_i_2_n_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\main_rsp[data] [26]),
        .I3(\main_rsp[data] [10]),
        .I4(\rdata_o[14]_i_4_n_0 ),
        .O(p_0_in[10]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[11]_i_1 
       (.I0(\rdata_o[14]_i_2_n_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\main_rsp[data] [27]),
        .I3(\main_rsp[data] [11]),
        .I4(\rdata_o[14]_i_4_n_0 ),
        .O(p_0_in[11]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[12]_i_1 
       (.I0(\rdata_o[14]_i_2_n_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\main_rsp[data] [28]),
        .I3(\main_rsp[data] [12]),
        .I4(\rdata_o[14]_i_4_n_0 ),
        .O(p_0_in[12]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[13]_i_1 
       (.I0(\rdata_o[14]_i_2_n_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\main_rsp[data] [29]),
        .I3(\main_rsp[data] [13]),
        .I4(\rdata_o[14]_i_4_n_0 ),
        .O(p_0_in[13]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[14]_i_1 
       (.I0(\rdata_o[14]_i_2_n_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\main_rsp[data] [30]),
        .I3(\main_rsp[data] [14]),
        .I4(\rdata_o[14]_i_4_n_0 ),
        .O(p_0_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'hFF080000)) 
    \rdata_o[14]_i_2 
       (.I0(\rdata_o_reg[23]_0 ),
        .I1(\mar_reg[31]_0 [0]),
        .I2(\rdata_o_reg[14]_0 [0]),
        .I3(\rdata_o[31]_i_5_n_0 ),
        .I4(\rdata_o_reg[23]_1 ),
        .O(\rdata_o[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \rdata_o[14]_i_3 
       (.I0(\mar_reg[31]_0 [1]),
        .I1(arbiter_req_reg_0),
        .I2(\rdata_o_reg[15]_0 ),
        .I3(\rdata_o_reg[14]_0 [0]),
        .O(\rdata_o[14]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hF040)) 
    \rdata_o[14]_i_4 
       (.I0(\mar_reg[31]_0 [1]),
        .I1(\rdata_o_reg[14]_0 [0]),
        .I2(arbiter_req_reg_0),
        .I3(\rdata_o_reg[14]_0 [1]),
        .O(\rdata_o[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAAAAAA)) 
    \rdata_o[15]_i_1 
       (.I0(\rdata_o[15]_i_2_n_0 ),
        .I1(\main_rsp[data] [31]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 ),
        .I5(\rdata_o_reg[14]_0 [0]),
        .O(p_0_in[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF008000)) 
    \rdata_o[15]_i_2 
       (.I0(\mar_reg[31]_0 [0]),
        .I1(\mar_reg[31]_0 [1]),
        .I2(\main_rsp[data] [31]),
        .I3(\rdata_o_reg[23]_1 ),
        .I4(\rdata_o[31]_i_5_n_0 ),
        .I5(\rdata_o[15]_i_3_n_0 ),
        .O(\rdata_o[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEAAAA00000000)) 
    \rdata_o[15]_i_3 
       (.I0(\rdata_o[14]_i_4_n_0 ),
        .I1(arbiter_req_reg_0),
        .I2(\rdata_o_reg[31]_1 ),
        .I3(\mar_reg[31]_0 [1]),
        .I4(\mar_reg[31]_0 [0]),
        .I5(\main_rsp[data] [15]),
        .O(\rdata_o[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[1]_i_1 
       (.I0(\main_rsp[data] [1]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [9]),
        .I4(\rdata_o[1]_i_2_n_0 ),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[1]_i_2 
       (.I0(\main_rsp[data] [17]),
        .I1(\main_rsp[data] [25]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 ),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAAEAAAAAAAEAA)) 
    \rdata_o[23]_i_1 
       (.I0(\rdata_o[23]_i_2_n_0 ),
        .I1(\main_rsp[data] [7]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(\rdata_o_reg[23]_1 ),
        .I4(\rdata_o[31]_i_3_n_0 ),
        .I5(\rdata_o_reg[23]_0 ),
        .O(p_0_in[23]));
  LUT6 #(
    .INIT(64'hAA00BA0000000000)) 
    \rdata_o[23]_i_2 
       (.I0(\rdata_o_reg[15]_0 ),
        .I1(\rdata_o[31]_i_3_n_0 ),
        .I2(\mar_reg[31]_0 [1]),
        .I3(\main_rsp[data] [23]),
        .I4(\rdata_o_reg[31]_1 ),
        .I5(arbiter_req_reg_0),
        .O(\rdata_o[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[2]_i_1 
       (.I0(\main_rsp[data] [2]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [10]),
        .I4(\rdata_o[2]_i_2_n_0 ),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[2]_i_2 
       (.I0(\main_rsp[data] [18]),
        .I1(\main_rsp[data] [26]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 ),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAAAAEAAAAA)) 
    \rdata_o[31]_i_1 
       (.I0(\rdata_o[31]_i_2_n_0 ),
        .I1(\rdata_o[31]_i_3_n_0 ),
        .I2(\main_rsp[data] [15]),
        .I3(\mar_reg[31]_0 [1]),
        .I4(\rdata_o_reg[23]_1 ),
        .I5(\rdata_o[31]_i_5_n_0 ),
        .O(p_0_in[31]));
  LUT6 #(
    .INIT(64'hAA00EA0000000000)) 
    \rdata_o[31]_i_2 
       (.I0(\rdata_o_reg[15]_0 ),
        .I1(\rdata_o[31]_i_3_n_0 ),
        .I2(\mar_reg[31]_0 [1]),
        .I3(\main_rsp[data] [31]),
        .I4(\rdata_o_reg[31]_1 ),
        .I5(arbiter_req_reg_0),
        .O(\rdata_o[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata_o[31]_i_3 
       (.I0(\mar_reg[31]_0 [0]),
        .I1(\rdata_o_reg[14]_0 [0]),
        .O(\rdata_o[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rdata_o[31]_i_5 
       (.I0(\main_rsp[data] [7]),
        .I1(\mar_reg[31]_0 [1]),
        .I2(\main_rsp[data] [23]),
        .I3(\rdata_o_reg[14]_0 [0]),
        .I4(\mar_reg[31]_0 [0]),
        .O(\rdata_o[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[3]_i_1 
       (.I0(\main_rsp[data] [3]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [11]),
        .I4(\rdata_o[3]_i_2_n_0 ),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[3]_i_2 
       (.I0(\main_rsp[data] [19]),
        .I1(\main_rsp[data] [27]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 ),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[4]_i_1 
       (.I0(\main_rsp[data] [4]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [12]),
        .I4(\rdata_o[4]_i_2_n_0 ),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[4]_i_2 
       (.I0(\main_rsp[data] [20]),
        .I1(\main_rsp[data] [28]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 ),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[5]_i_1 
       (.I0(\main_rsp[data] [5]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [13]),
        .I4(\rdata_o[5]_i_2_n_0 ),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[5]_i_2 
       (.I0(\main_rsp[data] [21]),
        .I1(\main_rsp[data] [29]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 ),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[6]_i_1 
       (.I0(\main_rsp[data] [6]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [14]),
        .I4(\rdata_o[6]_i_3_n_0 ),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \rdata_o[6]_i_2 
       (.I0(\rdata_o_reg[14]_0 [0]),
        .I1(\mar_reg[31]_0 [0]),
        .I2(arbiter_req_reg_0),
        .I3(\rdata_o_reg[15]_0 ),
        .I4(\mar_reg[31]_0 [1]),
        .O(\rdata_o[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[6]_i_3 
       (.I0(\main_rsp[data] [22]),
        .I1(\main_rsp[data] [30]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 ),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata_o[7]_i_1 
       (.I0(\rdata_o_reg[7]_0 ),
        .I1(\rdata_o_reg[23]_0 ),
        .I2(\rdata_o[7]_i_3_n_0 ),
        .I3(\main_rsp[data] [23]),
        .I4(\main_rsp[data] [7]),
        .I5(\rdata_o[7]_i_4_n_0 ),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h08080008)) 
    \rdata_o[7]_i_3 
       (.I0(\mar_reg[31]_0 [1]),
        .I1(arbiter_req_reg_0),
        .I2(\rdata_o_reg[15]_0 ),
        .I3(\mar_reg[31]_0 [0]),
        .I4(\rdata_o_reg[14]_0 [0]),
        .O(\rdata_o[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hFF000B00)) 
    \rdata_o[7]_i_4 
       (.I0(\rdata_o_reg[14]_0 [0]),
        .I1(\mar_reg[31]_0 [0]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 ),
        .O(\rdata_o[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[8]_i_1 
       (.I0(\rdata_o[14]_i_2_n_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\main_rsp[data] [24]),
        .I3(\main_rsp[data] [8]),
        .I4(\rdata_o[14]_i_4_n_0 ),
        .O(p_0_in[8]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[9]_i_1 
       (.I0(\rdata_o[14]_i_2_n_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\main_rsp[data] [25]),
        .I3(\main_rsp[data] [9]),
        .I4(\rdata_o[14]_i_4_n_0 ),
        .O(p_0_in[9]));
  FDCE \rdata_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[0]),
        .Q(\rdata_o_reg[31]_0 [0]));
  FDCE \rdata_o_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[10]),
        .Q(\rdata_o_reg[31]_0 [10]));
  FDCE \rdata_o_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[11]),
        .Q(\rdata_o_reg[31]_0 [11]));
  FDCE \rdata_o_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[12]),
        .Q(\rdata_o_reg[31]_0 [12]));
  FDCE \rdata_o_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[13]),
        .Q(\rdata_o_reg[31]_0 [13]));
  FDCE \rdata_o_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[14]),
        .Q(\rdata_o_reg[31]_0 [14]));
  FDCE \rdata_o_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[15]),
        .Q(\rdata_o_reg[31]_0 [15]));
  FDCE \rdata_o_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [0]),
        .Q(\rdata_o_reg[31]_0 [16]));
  FDCE \rdata_o_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [1]),
        .Q(\rdata_o_reg[31]_0 [17]));
  FDCE \rdata_o_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [2]),
        .Q(\rdata_o_reg[31]_0 [18]));
  FDCE \rdata_o_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [3]),
        .Q(\rdata_o_reg[31]_0 [19]));
  FDCE \rdata_o_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[1]),
        .Q(\rdata_o_reg[31]_0 [1]));
  FDCE \rdata_o_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [4]),
        .Q(\rdata_o_reg[31]_0 [20]));
  FDCE \rdata_o_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [5]),
        .Q(\rdata_o_reg[31]_0 [21]));
  FDCE \rdata_o_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [6]),
        .Q(\rdata_o_reg[31]_0 [22]));
  FDCE \rdata_o_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[23]),
        .Q(\rdata_o_reg[31]_0 [23]));
  FDCE \rdata_o_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [7]),
        .Q(\rdata_o_reg[31]_0 [24]));
  FDCE \rdata_o_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [8]),
        .Q(\rdata_o_reg[31]_0 [25]));
  FDCE \rdata_o_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [9]),
        .Q(\rdata_o_reg[31]_0 [26]));
  FDCE \rdata_o_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [10]),
        .Q(\rdata_o_reg[31]_0 [27]));
  FDCE \rdata_o_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [11]),
        .Q(\rdata_o_reg[31]_0 [28]));
  FDCE \rdata_o_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [12]),
        .Q(\rdata_o_reg[31]_0 [29]));
  FDCE \rdata_o_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[2]),
        .Q(\rdata_o_reg[31]_0 [2]));
  FDCE \rdata_o_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [13]),
        .Q(\rdata_o_reg[31]_0 [30]));
  FDCE \rdata_o_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[31]),
        .Q(\rdata_o_reg[31]_0 [31]));
  FDCE \rdata_o_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[3]),
        .Q(\rdata_o_reg[31]_0 [3]));
  FDCE \rdata_o_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[4]),
        .Q(\rdata_o_reg[31]_0 [4]));
  FDCE \rdata_o_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[5]),
        .Q(\rdata_o_reg[31]_0 [5]));
  FDCE \rdata_o_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[6]),
        .Q(\rdata_o_reg[31]_0 [6]));
  FDCE \rdata_o_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[7]),
        .Q(\rdata_o_reg[31]_0 [7]));
  FDCE \rdata_o_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[8]),
        .Q(\rdata_o_reg[31]_0 [8]));
  FDCE \rdata_o_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[9]),
        .Q(\rdata_o_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h08)) 
    rden_i_1__0
       (.I0(mem_ram_b0_reg_0_i_2_n_0),
        .I1(mem_ram_b0_reg_1),
        .I2(\bus_req_o_reg[rw]_0 ),
        .O(rden0));
  LUT6 #(
    .INIT(64'h000000007F00FF80)) 
    \w_pnt[0]_i_1__1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I2(\mar_reg[2]_5 ),
        .I3(w_pnt),
        .I4(r_pnt),
        .I5(\w_pnt_reg[0]_0 ),
        .O(\w_pnt_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_regfile
   (DOADO,
    DOBDO,
    S,
    \register_file_fpga.reg_file_reg_0 ,
    \register_file_fpga.reg_file_reg_1 ,
    \register_file_fpga.reg_file_reg_2 ,
    \register_file_fpga.reg_file_reg_3 ,
    \register_file_fpga.reg_file_reg_4 ,
    \register_file_fpga.reg_file_reg_5 ,
    \register_file_fpga.reg_file_reg_6 ,
    \register_file_fpga.reg_file_reg_7 ,
    \register_file_fpga.reg_file_reg_8 ,
    \register_file_fpga.reg_file_reg_9 ,
    O,
    alu_cmp,
    \register_file_fpga.reg_file_reg_10 ,
    clk,
    \register_file_fpga.reg_file_reg_11 ,
    Q,
    DIADI,
    WEA,
    \bus_req_o_reg[data][31] ,
    \div_reg[sign_mod] ,
    \ctrl[alu_unsigned] ,
    \ctrl[alu_opa_mux] ,
    \_inferred__4/i__carry );
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [0:0]S;
  output [23:0]\register_file_fpga.reg_file_reg_0 ;
  output \register_file_fpga.reg_file_reg_1 ;
  output [0:0]\register_file_fpga.reg_file_reg_2 ;
  output [3:0]\register_file_fpga.reg_file_reg_3 ;
  output [3:0]\register_file_fpga.reg_file_reg_4 ;
  output [3:0]\register_file_fpga.reg_file_reg_5 ;
  output [3:0]\register_file_fpga.reg_file_reg_6 ;
  output [3:0]\register_file_fpga.reg_file_reg_7 ;
  output [3:0]\register_file_fpga.reg_file_reg_8 ;
  output [3:0]\register_file_fpga.reg_file_reg_9 ;
  output [2:0]O;
  output [1:0]alu_cmp;
  output [0:0]\register_file_fpga.reg_file_reg_10 ;
  input clk;
  input [4:0]\register_file_fpga.reg_file_reg_11 ;
  input [5:0]Q;
  input [31:0]DIADI;
  input [0:0]WEA;
  input \bus_req_o_reg[data][31] ;
  input \div_reg[sign_mod] ;
  input \ctrl[alu_unsigned] ;
  input \ctrl[alu_opa_mux] ;
  input [0:0]\_inferred__4/i__carry ;

  wire [31:0]DIADI;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire \FSM_sequential_execute_engine[state][1]_i_10_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_12_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_13_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_14_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_16_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_17_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_18_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_19_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_20_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_21_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_22_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_23_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_25_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_26_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_27_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_28_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_30_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_31_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_32_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_33_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_34_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_35_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_36_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_37_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_38_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_39_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_40_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_41_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_43_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_44_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_45_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_46_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_47_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_48_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_49_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_50_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_51_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_52_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_53_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_54_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_55_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_56_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_57_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_58_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_9_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_11_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_11_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_11_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_11_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_15_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_15_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_15_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_15_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_24_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_24_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_24_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_24_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_29_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_29_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_29_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_29_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_42_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_42_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_42_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_42_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_7_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_7_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_8_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_8_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_8_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_8_n_3 ;
  wire [2:0]O;
  wire [5:0]Q;
  wire [0:0]S;
  wire [0:0]WEA;
  wire [0:0]\_inferred__4/i__carry ;
  wire [1:0]alu_cmp;
  wire \bus_req_o_reg[data][31] ;
  wire clk;
  wire \ctrl[alu_opa_mux] ;
  wire \ctrl[alu_unsigned] ;
  wire \div[sign_mod]_i_2_n_0 ;
  wire \div[sign_mod]_i_3_n_0 ;
  wire \div[sign_mod]_i_4_n_0 ;
  wire \div[sign_mod]_i_5_n_0 ;
  wire \div[sign_mod]_i_6_n_0 ;
  wire \div[sign_mod]_i_7_n_0 ;
  wire \div[sign_mod]_i_8_n_0 ;
  wire \div[sign_mod]_i_9_n_0 ;
  wire \div_reg[sign_mod] ;
  wire \divider_core_serial.div[quotient][12]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][12]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][12]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][12]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][16]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][16]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][16]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][16]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][20]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][20]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][20]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][20]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][24]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][24]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][24]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][24]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][28]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][28]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][28]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][28]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][31]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][31]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][31]_i_7_n_0 ;
  wire \divider_core_serial.div[quotient][4]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][4]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][4]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][4]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][4]_i_7_n_0 ;
  wire \divider_core_serial.div[quotient][8]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][8]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][8]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][8]_i_6_n_0 ;
  wire \divider_core_serial.div_reg[quotient][12]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][12]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][12]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][12]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][16]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][16]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][16]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][16]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][20]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][20]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][20]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][20]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][24]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][24]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][24]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][24]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][28]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][28]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][28]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][28]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][31]_i_4_n_2 ;
  wire \divider_core_serial.div_reg[quotient][31]_i_4_n_3 ;
  wire \divider_core_serial.div_reg[quotient][4]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][4]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][4]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][4]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][8]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][8]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][8]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][8]_i_2_n_3 ;
  wire [23:0]\register_file_fpga.reg_file_reg_0 ;
  wire \register_file_fpga.reg_file_reg_1 ;
  wire [0:0]\register_file_fpga.reg_file_reg_10 ;
  wire [4:0]\register_file_fpga.reg_file_reg_11 ;
  wire [0:0]\register_file_fpga.reg_file_reg_2 ;
  wire [3:0]\register_file_fpga.reg_file_reg_3 ;
  wire [3:0]\register_file_fpga.reg_file_reg_4 ;
  wire [3:0]\register_file_fpga.reg_file_reg_5 ;
  wire [3:0]\register_file_fpga.reg_file_reg_6 ;
  wire [3:0]\register_file_fpga.reg_file_reg_7 ;
  wire [3:0]\register_file_fpga.reg_file_reg_8 ;
  wire [3:0]\register_file_fpga.reg_file_reg_9 ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_42_O_UNCONNECTED ;
  wire [3:1]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_divider_core_serial.div_reg[quotient][31]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_divider_core_serial.div_reg[quotient][31]_i_4_O_UNCONNECTED ;
  wire \NLW_register_file_fpga.reg_file_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_register_file_fpga.reg_file_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_register_file_fpga.reg_file_reg_DBITERR_UNCONNECTED ;
  wire \NLW_register_file_fpga.reg_file_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_register_file_fpga.reg_file_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_register_file_fpga.reg_file_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_register_file_fpga.reg_file_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_register_file_fpga.reg_file_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_register_file_fpga.reg_file_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_register_file_fpga.reg_file_reg_RDADDRECC_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hED)) 
    \FSM_sequential_execute_engine[state][1]_i_10 
       (.I0(DOBDO[31]),
        .I1(\ctrl[alu_unsigned] ),
        .I2(DOADO[31]),
        .O(\FSM_sequential_execute_engine[state][1]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_12 
       (.I0(DOADO[31]),
        .I1(DOBDO[31]),
        .I2(DOBDO[30]),
        .I3(DOADO[30]),
        .O(\FSM_sequential_execute_engine[state][1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_13 
       (.I0(DOADO[28]),
        .I1(DOBDO[28]),
        .I2(DOADO[29]),
        .I3(DOBDO[29]),
        .I4(DOBDO[27]),
        .I5(DOADO[27]),
        .O(\FSM_sequential_execute_engine[state][1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_14 
       (.I0(DOBDO[26]),
        .I1(DOADO[26]),
        .I2(DOADO[24]),
        .I3(DOBDO[24]),
        .I4(DOADO[25]),
        .I5(DOBDO[25]),
        .O(\FSM_sequential_execute_engine[state][1]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \FSM_sequential_execute_engine[state][1]_i_16 
       (.I0(DOBDO[31]),
        .I1(DOADO[31]),
        .I2(DOBDO[30]),
        .I3(DOADO[30]),
        .O(\FSM_sequential_execute_engine[state][1]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_17 
       (.I0(DOADO[29]),
        .I1(DOBDO[29]),
        .I2(DOBDO[28]),
        .I3(DOADO[28]),
        .O(\FSM_sequential_execute_engine[state][1]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_18 
       (.I0(DOADO[27]),
        .I1(DOBDO[27]),
        .I2(DOBDO[26]),
        .I3(DOADO[26]),
        .O(\FSM_sequential_execute_engine[state][1]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_19 
       (.I0(DOADO[25]),
        .I1(DOBDO[25]),
        .I2(DOBDO[24]),
        .I3(DOADO[24]),
        .O(\FSM_sequential_execute_engine[state][1]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_20 
       (.I0(DOADO[31]),
        .I1(DOBDO[31]),
        .I2(DOBDO[30]),
        .I3(DOADO[30]),
        .O(\FSM_sequential_execute_engine[state][1]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_21 
       (.I0(DOBDO[29]),
        .I1(DOADO[29]),
        .I2(DOBDO[28]),
        .I3(DOADO[28]),
        .O(\FSM_sequential_execute_engine[state][1]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_22 
       (.I0(DOBDO[26]),
        .I1(DOADO[26]),
        .I2(DOBDO[27]),
        .I3(DOADO[27]),
        .O(\FSM_sequential_execute_engine[state][1]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_23 
       (.I0(DOBDO[25]),
        .I1(DOADO[25]),
        .I2(DOBDO[24]),
        .I3(DOADO[24]),
        .O(\FSM_sequential_execute_engine[state][1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_25 
       (.I0(DOADO[22]),
        .I1(DOBDO[22]),
        .I2(DOADO[23]),
        .I3(DOBDO[23]),
        .I4(DOBDO[21]),
        .I5(DOADO[21]),
        .O(\FSM_sequential_execute_engine[state][1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_26 
       (.I0(DOBDO[20]),
        .I1(DOADO[20]),
        .I2(DOADO[18]),
        .I3(DOBDO[18]),
        .I4(DOADO[19]),
        .I5(DOBDO[19]),
        .O(\FSM_sequential_execute_engine[state][1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_27 
       (.I0(DOADO[16]),
        .I1(DOBDO[16]),
        .I2(DOADO[17]),
        .I3(DOBDO[17]),
        .I4(DOBDO[15]),
        .I5(DOADO[15]),
        .O(\FSM_sequential_execute_engine[state][1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_28 
       (.I0(DOBDO[14]),
        .I1(DOADO[14]),
        .I2(DOADO[12]),
        .I3(DOBDO[12]),
        .I4(DOADO[13]),
        .I5(DOBDO[13]),
        .O(\FSM_sequential_execute_engine[state][1]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_30 
       (.I0(DOADO[23]),
        .I1(DOBDO[23]),
        .I2(DOBDO[22]),
        .I3(DOADO[22]),
        .O(\FSM_sequential_execute_engine[state][1]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_31 
       (.I0(DOADO[21]),
        .I1(DOBDO[21]),
        .I2(DOBDO[20]),
        .I3(DOADO[20]),
        .O(\FSM_sequential_execute_engine[state][1]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_32 
       (.I0(DOADO[19]),
        .I1(DOBDO[19]),
        .I2(DOBDO[18]),
        .I3(DOADO[18]),
        .O(\FSM_sequential_execute_engine[state][1]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_33 
       (.I0(DOADO[17]),
        .I1(DOBDO[17]),
        .I2(DOBDO[16]),
        .I3(DOADO[16]),
        .O(\FSM_sequential_execute_engine[state][1]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_34 
       (.I0(DOBDO[23]),
        .I1(DOADO[23]),
        .I2(DOBDO[22]),
        .I3(DOADO[22]),
        .O(\FSM_sequential_execute_engine[state][1]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_35 
       (.I0(DOBDO[20]),
        .I1(DOADO[20]),
        .I2(DOBDO[21]),
        .I3(DOADO[21]),
        .O(\FSM_sequential_execute_engine[state][1]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_36 
       (.I0(DOBDO[19]),
        .I1(DOADO[19]),
        .I2(DOBDO[18]),
        .I3(DOADO[18]),
        .O(\FSM_sequential_execute_engine[state][1]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_37 
       (.I0(DOBDO[17]),
        .I1(DOADO[17]),
        .I2(DOBDO[16]),
        .I3(DOADO[16]),
        .O(\FSM_sequential_execute_engine[state][1]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_38 
       (.I0(DOADO[10]),
        .I1(DOBDO[10]),
        .I2(DOADO[11]),
        .I3(DOBDO[11]),
        .I4(DOBDO[9]),
        .I5(DOADO[9]),
        .O(\FSM_sequential_execute_engine[state][1]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_39 
       (.I0(DOBDO[8]),
        .I1(DOADO[8]),
        .I2(DOADO[6]),
        .I3(DOBDO[6]),
        .I4(DOADO[7]),
        .I5(DOBDO[7]),
        .O(\FSM_sequential_execute_engine[state][1]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_40 
       (.I0(DOADO[4]),
        .I1(DOBDO[4]),
        .I2(DOADO[5]),
        .I3(DOBDO[5]),
        .I4(DOBDO[3]),
        .I5(DOADO[3]),
        .O(\FSM_sequential_execute_engine[state][1]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_41 
       (.I0(DOBDO[2]),
        .I1(DOADO[2]),
        .I2(DOBDO[0]),
        .I3(DOADO[0]),
        .I4(DOADO[1]),
        .I5(DOBDO[1]),
        .O(\FSM_sequential_execute_engine[state][1]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_43 
       (.I0(DOADO[15]),
        .I1(DOBDO[15]),
        .I2(DOBDO[14]),
        .I3(DOADO[14]),
        .O(\FSM_sequential_execute_engine[state][1]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_44 
       (.I0(DOADO[13]),
        .I1(DOBDO[13]),
        .I2(DOBDO[12]),
        .I3(DOADO[12]),
        .O(\FSM_sequential_execute_engine[state][1]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_45 
       (.I0(DOADO[11]),
        .I1(DOBDO[11]),
        .I2(DOBDO[10]),
        .I3(DOADO[10]),
        .O(\FSM_sequential_execute_engine[state][1]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_46 
       (.I0(DOADO[9]),
        .I1(DOBDO[9]),
        .I2(DOBDO[8]),
        .I3(DOADO[8]),
        .O(\FSM_sequential_execute_engine[state][1]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_47 
       (.I0(DOBDO[14]),
        .I1(DOADO[14]),
        .I2(DOBDO[15]),
        .I3(DOADO[15]),
        .O(\FSM_sequential_execute_engine[state][1]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_48 
       (.I0(DOBDO[13]),
        .I1(DOADO[13]),
        .I2(DOBDO[12]),
        .I3(DOADO[12]),
        .O(\FSM_sequential_execute_engine[state][1]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_49 
       (.I0(DOBDO[11]),
        .I1(DOADO[11]),
        .I2(DOBDO[10]),
        .I3(DOADO[10]),
        .O(\FSM_sequential_execute_engine[state][1]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_50 
       (.I0(DOBDO[8]),
        .I1(DOADO[8]),
        .I2(DOBDO[9]),
        .I3(DOADO[9]),
        .O(\FSM_sequential_execute_engine[state][1]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_51 
       (.I0(DOADO[7]),
        .I1(DOBDO[7]),
        .I2(DOBDO[6]),
        .I3(DOADO[6]),
        .O(\FSM_sequential_execute_engine[state][1]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_52 
       (.I0(DOADO[5]),
        .I1(DOBDO[5]),
        .I2(DOBDO[4]),
        .I3(DOADO[4]),
        .O(\FSM_sequential_execute_engine[state][1]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_53 
       (.I0(DOADO[3]),
        .I1(DOBDO[3]),
        .I2(DOBDO[2]),
        .I3(DOADO[2]),
        .O(\FSM_sequential_execute_engine[state][1]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_54 
       (.I0(DOADO[1]),
        .I1(DOBDO[1]),
        .I2(DOBDO[0]),
        .I3(DOADO[0]),
        .O(\FSM_sequential_execute_engine[state][1]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_55 
       (.I0(DOBDO[7]),
        .I1(DOADO[7]),
        .I2(DOBDO[6]),
        .I3(DOADO[6]),
        .O(\FSM_sequential_execute_engine[state][1]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_56 
       (.I0(DOBDO[5]),
        .I1(DOADO[5]),
        .I2(DOBDO[4]),
        .I3(DOADO[4]),
        .O(\FSM_sequential_execute_engine[state][1]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_57 
       (.I0(DOBDO[2]),
        .I1(DOADO[2]),
        .I2(DOBDO[3]),
        .I3(DOADO[3]),
        .O(\FSM_sequential_execute_engine[state][1]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_58 
       (.I0(DOBDO[1]),
        .I1(DOADO[1]),
        .I2(DOADO[0]),
        .I3(DOBDO[0]),
        .O(\FSM_sequential_execute_engine[state][1]_i_58_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \FSM_sequential_execute_engine[state][1]_i_9 
       (.I0(\ctrl[alu_unsigned] ),
        .I1(DOADO[31]),
        .I2(DOBDO[31]),
        .O(\FSM_sequential_execute_engine[state][1]_i_9_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_11 
       (.CI(\FSM_sequential_execute_engine_reg[state][1]_i_24_n_0 ),
        .CO({\FSM_sequential_execute_engine_reg[state][1]_i_11_n_0 ,\FSM_sequential_execute_engine_reg[state][1]_i_11_n_1 ,\FSM_sequential_execute_engine_reg[state][1]_i_11_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_11_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][1]_i_25_n_0 ,\FSM_sequential_execute_engine[state][1]_i_26_n_0 ,\FSM_sequential_execute_engine[state][1]_i_27_n_0 ,\FSM_sequential_execute_engine[state][1]_i_28_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_15 
       (.CI(\FSM_sequential_execute_engine_reg[state][1]_i_29_n_0 ),
        .CO({\FSM_sequential_execute_engine_reg[state][1]_i_15_n_0 ,\FSM_sequential_execute_engine_reg[state][1]_i_15_n_1 ,\FSM_sequential_execute_engine_reg[state][1]_i_15_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_execute_engine[state][1]_i_30_n_0 ,\FSM_sequential_execute_engine[state][1]_i_31_n_0 ,\FSM_sequential_execute_engine[state][1]_i_32_n_0 ,\FSM_sequential_execute_engine[state][1]_i_33_n_0 }),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_15_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][1]_i_34_n_0 ,\FSM_sequential_execute_engine[state][1]_i_35_n_0 ,\FSM_sequential_execute_engine[state][1]_i_36_n_0 ,\FSM_sequential_execute_engine[state][1]_i_37_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_24 
       (.CI(1'b0),
        .CO({\FSM_sequential_execute_engine_reg[state][1]_i_24_n_0 ,\FSM_sequential_execute_engine_reg[state][1]_i_24_n_1 ,\FSM_sequential_execute_engine_reg[state][1]_i_24_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_24_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_24_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][1]_i_38_n_0 ,\FSM_sequential_execute_engine[state][1]_i_39_n_0 ,\FSM_sequential_execute_engine[state][1]_i_40_n_0 ,\FSM_sequential_execute_engine[state][1]_i_41_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_29 
       (.CI(\FSM_sequential_execute_engine_reg[state][1]_i_42_n_0 ),
        .CO({\FSM_sequential_execute_engine_reg[state][1]_i_29_n_0 ,\FSM_sequential_execute_engine_reg[state][1]_i_29_n_1 ,\FSM_sequential_execute_engine_reg[state][1]_i_29_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_execute_engine[state][1]_i_43_n_0 ,\FSM_sequential_execute_engine[state][1]_i_44_n_0 ,\FSM_sequential_execute_engine[state][1]_i_45_n_0 ,\FSM_sequential_execute_engine[state][1]_i_46_n_0 }),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_29_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][1]_i_47_n_0 ,\FSM_sequential_execute_engine[state][1]_i_48_n_0 ,\FSM_sequential_execute_engine[state][1]_i_49_n_0 ,\FSM_sequential_execute_engine[state][1]_i_50_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_42 
       (.CI(1'b0),
        .CO({\FSM_sequential_execute_engine_reg[state][1]_i_42_n_0 ,\FSM_sequential_execute_engine_reg[state][1]_i_42_n_1 ,\FSM_sequential_execute_engine_reg[state][1]_i_42_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_42_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_execute_engine[state][1]_i_51_n_0 ,\FSM_sequential_execute_engine[state][1]_i_52_n_0 ,\FSM_sequential_execute_engine[state][1]_i_53_n_0 ,\FSM_sequential_execute_engine[state][1]_i_54_n_0 }),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_42_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][1]_i_55_n_0 ,\FSM_sequential_execute_engine[state][1]_i_56_n_0 ,\FSM_sequential_execute_engine[state][1]_i_57_n_0 ,\FSM_sequential_execute_engine[state][1]_i_58_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_6 
       (.CI(\FSM_sequential_execute_engine_reg[state][1]_i_8_n_0 ),
        .CO({\NLW_FSM_sequential_execute_engine_reg[state][1]_i_6_CO_UNCONNECTED [3:1],alu_cmp[1]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\FSM_sequential_execute_engine[state][1]_i_9_n_0 }),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\FSM_sequential_execute_engine[state][1]_i_10_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_7 
       (.CI(\FSM_sequential_execute_engine_reg[state][1]_i_11_n_0 ),
        .CO({\NLW_FSM_sequential_execute_engine_reg[state][1]_i_7_CO_UNCONNECTED [3],alu_cmp[0],\FSM_sequential_execute_engine_reg[state][1]_i_7_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_7_O_UNCONNECTED [3:0]),
        .S({1'b0,\FSM_sequential_execute_engine[state][1]_i_12_n_0 ,\FSM_sequential_execute_engine[state][1]_i_13_n_0 ,\FSM_sequential_execute_engine[state][1]_i_14_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_8 
       (.CI(\FSM_sequential_execute_engine_reg[state][1]_i_15_n_0 ),
        .CO({\FSM_sequential_execute_engine_reg[state][1]_i_8_n_0 ,\FSM_sequential_execute_engine_reg[state][1]_i_8_n_1 ,\FSM_sequential_execute_engine_reg[state][1]_i_8_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_execute_engine[state][1]_i_16_n_0 ,\FSM_sequential_execute_engine[state][1]_i_17_n_0 ,\FSM_sequential_execute_engine[state][1]_i_18_n_0 ,\FSM_sequential_execute_engine[state][1]_i_19_n_0 }),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_8_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][1]_i_20_n_0 ,\FSM_sequential_execute_engine[state][1]_i_21_n_0 ,\FSM_sequential_execute_engine[state][1]_i_22_n_0 ,\FSM_sequential_execute_engine[state][1]_i_23_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][10]_i_1 
       (.I0(DOBDO[10]),
        .I1(Q[0]),
        .I2(\bus_req_o_reg[data][31] ),
        .I3(DOBDO[2]),
        .O(\register_file_fpga.reg_file_reg_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][11]_i_1 
       (.I0(DOBDO[11]),
        .I1(Q[0]),
        .I2(\bus_req_o_reg[data][31] ),
        .I3(DOBDO[3]),
        .O(\register_file_fpga.reg_file_reg_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][12]_i_1 
       (.I0(DOBDO[12]),
        .I1(Q[0]),
        .I2(\bus_req_o_reg[data][31] ),
        .I3(DOBDO[4]),
        .O(\register_file_fpga.reg_file_reg_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][13]_i_1 
       (.I0(DOBDO[13]),
        .I1(Q[0]),
        .I2(\bus_req_o_reg[data][31] ),
        .I3(DOBDO[5]),
        .O(\register_file_fpga.reg_file_reg_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][14]_i_1 
       (.I0(DOBDO[14]),
        .I1(Q[0]),
        .I2(\bus_req_o_reg[data][31] ),
        .I3(DOBDO[6]),
        .O(\register_file_fpga.reg_file_reg_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][15]_i_1 
       (.I0(DOBDO[15]),
        .I1(Q[0]),
        .I2(\bus_req_o_reg[data][31] ),
        .I3(DOBDO[7]),
        .O(\register_file_fpga.reg_file_reg_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][16]_i_1 
       (.I0(DOBDO[16]),
        .I1(\bus_req_o_reg[data][31] ),
        .I2(DOBDO[0]),
        .O(\register_file_fpga.reg_file_reg_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][17]_i_1 
       (.I0(DOBDO[17]),
        .I1(\bus_req_o_reg[data][31] ),
        .I2(DOBDO[1]),
        .O(\register_file_fpga.reg_file_reg_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][18]_i_1 
       (.I0(DOBDO[18]),
        .I1(\bus_req_o_reg[data][31] ),
        .I2(DOBDO[2]),
        .O(\register_file_fpga.reg_file_reg_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][19]_i_1 
       (.I0(DOBDO[19]),
        .I1(\bus_req_o_reg[data][31] ),
        .I2(DOBDO[3]),
        .O(\register_file_fpga.reg_file_reg_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][20]_i_1 
       (.I0(DOBDO[20]),
        .I1(\bus_req_o_reg[data][31] ),
        .I2(DOBDO[4]),
        .O(\register_file_fpga.reg_file_reg_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][21]_i_1 
       (.I0(DOBDO[21]),
        .I1(\bus_req_o_reg[data][31] ),
        .I2(DOBDO[5]),
        .O(\register_file_fpga.reg_file_reg_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][22]_i_1 
       (.I0(DOBDO[22]),
        .I1(\bus_req_o_reg[data][31] ),
        .I2(DOBDO[6]),
        .O(\register_file_fpga.reg_file_reg_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][23]_i_1 
       (.I0(DOBDO[23]),
        .I1(\bus_req_o_reg[data][31] ),
        .I2(DOBDO[7]),
        .O(\register_file_fpga.reg_file_reg_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][24]_i_1 
       (.I0(DOBDO[0]),
        .I1(Q[0]),
        .I2(DOBDO[8]),
        .I3(\bus_req_o_reg[data][31] ),
        .I4(DOBDO[24]),
        .O(\register_file_fpga.reg_file_reg_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][25]_i_1 
       (.I0(DOBDO[1]),
        .I1(Q[0]),
        .I2(DOBDO[9]),
        .I3(\bus_req_o_reg[data][31] ),
        .I4(DOBDO[25]),
        .O(\register_file_fpga.reg_file_reg_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][26]_i_1 
       (.I0(DOBDO[2]),
        .I1(Q[0]),
        .I2(DOBDO[10]),
        .I3(\bus_req_o_reg[data][31] ),
        .I4(DOBDO[26]),
        .O(\register_file_fpga.reg_file_reg_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][27]_i_1 
       (.I0(DOBDO[3]),
        .I1(Q[0]),
        .I2(DOBDO[11]),
        .I3(\bus_req_o_reg[data][31] ),
        .I4(DOBDO[27]),
        .O(\register_file_fpga.reg_file_reg_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][28]_i_1 
       (.I0(DOBDO[4]),
        .I1(Q[0]),
        .I2(DOBDO[12]),
        .I3(\bus_req_o_reg[data][31] ),
        .I4(DOBDO[28]),
        .O(\register_file_fpga.reg_file_reg_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][29]_i_1 
       (.I0(DOBDO[5]),
        .I1(Q[0]),
        .I2(DOBDO[13]),
        .I3(\bus_req_o_reg[data][31] ),
        .I4(DOBDO[29]),
        .O(\register_file_fpga.reg_file_reg_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][30]_i_1 
       (.I0(DOBDO[6]),
        .I1(Q[0]),
        .I2(DOBDO[14]),
        .I3(\bus_req_o_reg[data][31] ),
        .I4(DOBDO[30]),
        .O(\register_file_fpga.reg_file_reg_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][31]_i_2 
       (.I0(DOBDO[7]),
        .I1(Q[0]),
        .I2(DOBDO[15]),
        .I3(\bus_req_o_reg[data][31] ),
        .I4(DOBDO[31]),
        .O(\register_file_fpga.reg_file_reg_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][8]_i_1 
       (.I0(DOBDO[8]),
        .I1(Q[0]),
        .I2(\bus_req_o_reg[data][31] ),
        .I3(DOBDO[0]),
        .O(\register_file_fpga.reg_file_reg_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][9]_i_1 
       (.I0(DOBDO[9]),
        .I1(Q[0]),
        .I2(\bus_req_o_reg[data][31] ),
        .I3(DOBDO[1]),
        .O(\register_file_fpga.reg_file_reg_0 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    \ctrl[rs2_abs][3]_i_6 
       (.I0(DOBDO[0]),
        .O(S));
  LUT6 #(
    .INIT(64'h0A060A060A060A00)) 
    \div[sign_mod]_i_1 
       (.I0(DOADO[31]),
        .I1(DOBDO[31]),
        .I2(Q[0]),
        .I3(\div_reg[sign_mod] ),
        .I4(\div[sign_mod]_i_2_n_0 ),
        .I5(\div[sign_mod]_i_3_n_0 ),
        .O(\register_file_fpga.reg_file_reg_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \div[sign_mod]_i_2 
       (.I0(\div[sign_mod]_i_4_n_0 ),
        .I1(DOBDO[19]),
        .I2(DOBDO[13]),
        .I3(DOBDO[14]),
        .I4(DOBDO[6]),
        .I5(\div[sign_mod]_i_5_n_0 ),
        .O(\div[sign_mod]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \div[sign_mod]_i_3 
       (.I0(\div[sign_mod]_i_6_n_0 ),
        .I1(DOBDO[17]),
        .I2(DOBDO[16]),
        .I3(DOBDO[18]),
        .I4(DOBDO[31]),
        .I5(\div[sign_mod]_i_7_n_0 ),
        .O(\div[sign_mod]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \div[sign_mod]_i_4 
       (.I0(DOBDO[12]),
        .I1(DOBDO[7]),
        .I2(DOBDO[11]),
        .I3(DOBDO[10]),
        .O(\div[sign_mod]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \div[sign_mod]_i_5 
       (.I0(DOBDO[3]),
        .I1(DOBDO[9]),
        .I2(DOBDO[5]),
        .I3(DOBDO[8]),
        .I4(\div[sign_mod]_i_8_n_0 ),
        .O(\div[sign_mod]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \div[sign_mod]_i_6 
       (.I0(DOBDO[29]),
        .I1(DOBDO[28]),
        .I2(DOBDO[30]),
        .I3(DOBDO[15]),
        .O(\div[sign_mod]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \div[sign_mod]_i_7 
       (.I0(DOBDO[24]),
        .I1(DOBDO[27]),
        .I2(DOBDO[25]),
        .I3(DOBDO[26]),
        .I4(\div[sign_mod]_i_9_n_0 ),
        .O(\div[sign_mod]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \div[sign_mod]_i_8 
       (.I0(DOBDO[4]),
        .I1(DOBDO[2]),
        .I2(DOBDO[1]),
        .I3(DOBDO[0]),
        .O(\div[sign_mod]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \div[sign_mod]_i_9 
       (.I0(DOBDO[23]),
        .I1(DOBDO[22]),
        .I2(DOBDO[21]),
        .I3(DOBDO[20]),
        .O(\div[sign_mod]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][12]_i_3 
       (.I0(DOADO[12]),
        .O(\divider_core_serial.div[quotient][12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][12]_i_4 
       (.I0(DOADO[11]),
        .O(\divider_core_serial.div[quotient][12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][12]_i_5 
       (.I0(DOADO[10]),
        .O(\divider_core_serial.div[quotient][12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][12]_i_6 
       (.I0(DOADO[9]),
        .O(\divider_core_serial.div[quotient][12]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][16]_i_3 
       (.I0(DOADO[16]),
        .O(\divider_core_serial.div[quotient][16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][16]_i_4 
       (.I0(DOADO[15]),
        .O(\divider_core_serial.div[quotient][16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][16]_i_5 
       (.I0(DOADO[14]),
        .O(\divider_core_serial.div[quotient][16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][16]_i_6 
       (.I0(DOADO[13]),
        .O(\divider_core_serial.div[quotient][16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][20]_i_3 
       (.I0(DOADO[20]),
        .O(\divider_core_serial.div[quotient][20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][20]_i_4 
       (.I0(DOADO[19]),
        .O(\divider_core_serial.div[quotient][20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][20]_i_5 
       (.I0(DOADO[18]),
        .O(\divider_core_serial.div[quotient][20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][20]_i_6 
       (.I0(DOADO[17]),
        .O(\divider_core_serial.div[quotient][20]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][24]_i_3 
       (.I0(DOADO[24]),
        .O(\divider_core_serial.div[quotient][24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][24]_i_4 
       (.I0(DOADO[23]),
        .O(\divider_core_serial.div[quotient][24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][24]_i_5 
       (.I0(DOADO[22]),
        .O(\divider_core_serial.div[quotient][24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][24]_i_6 
       (.I0(DOADO[21]),
        .O(\divider_core_serial.div[quotient][24]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][28]_i_3 
       (.I0(DOADO[28]),
        .O(\divider_core_serial.div[quotient][28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][28]_i_4 
       (.I0(DOADO[27]),
        .O(\divider_core_serial.div[quotient][28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][28]_i_5 
       (.I0(DOADO[26]),
        .O(\divider_core_serial.div[quotient][28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][28]_i_6 
       (.I0(DOADO[25]),
        .O(\divider_core_serial.div[quotient][28]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][31]_i_5 
       (.I0(DOADO[31]),
        .O(\divider_core_serial.div[quotient][31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][31]_i_6 
       (.I0(DOADO[30]),
        .O(\divider_core_serial.div[quotient][31]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][31]_i_7 
       (.I0(DOADO[29]),
        .O(\divider_core_serial.div[quotient][31]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][4]_i_3 
       (.I0(DOADO[0]),
        .O(\divider_core_serial.div[quotient][4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][4]_i_4 
       (.I0(DOADO[4]),
        .O(\divider_core_serial.div[quotient][4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][4]_i_5 
       (.I0(DOADO[3]),
        .O(\divider_core_serial.div[quotient][4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][4]_i_6 
       (.I0(DOADO[2]),
        .O(\divider_core_serial.div[quotient][4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][4]_i_7 
       (.I0(DOADO[1]),
        .O(\divider_core_serial.div[quotient][4]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][8]_i_3 
       (.I0(DOADO[8]),
        .O(\divider_core_serial.div[quotient][8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][8]_i_4 
       (.I0(DOADO[7]),
        .O(\divider_core_serial.div[quotient][8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][8]_i_5 
       (.I0(DOADO[6]),
        .O(\divider_core_serial.div[quotient][8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][8]_i_6 
       (.I0(DOADO[5]),
        .O(\divider_core_serial.div[quotient][8]_i_6_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][12]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][8]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][12]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][12]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][12]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_5 ),
        .S({\divider_core_serial.div[quotient][12]_i_3_n_0 ,\divider_core_serial.div[quotient][12]_i_4_n_0 ,\divider_core_serial.div[quotient][12]_i_5_n_0 ,\divider_core_serial.div[quotient][12]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][16]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][12]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][16]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][16]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][16]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_6 ),
        .S({\divider_core_serial.div[quotient][16]_i_3_n_0 ,\divider_core_serial.div[quotient][16]_i_4_n_0 ,\divider_core_serial.div[quotient][16]_i_5_n_0 ,\divider_core_serial.div[quotient][16]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][20]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][16]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][20]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][20]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][20]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_7 ),
        .S({\divider_core_serial.div[quotient][20]_i_3_n_0 ,\divider_core_serial.div[quotient][20]_i_4_n_0 ,\divider_core_serial.div[quotient][20]_i_5_n_0 ,\divider_core_serial.div[quotient][20]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][24]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][20]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][24]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][24]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][24]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_8 ),
        .S({\divider_core_serial.div[quotient][24]_i_3_n_0 ,\divider_core_serial.div[quotient][24]_i_4_n_0 ,\divider_core_serial.div[quotient][24]_i_5_n_0 ,\divider_core_serial.div[quotient][24]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][28]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][24]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][28]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][28]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][28]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_9 ),
        .S({\divider_core_serial.div[quotient][28]_i_3_n_0 ,\divider_core_serial.div[quotient][28]_i_4_n_0 ,\divider_core_serial.div[quotient][28]_i_5_n_0 ,\divider_core_serial.div[quotient][28]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][31]_i_4 
       (.CI(\divider_core_serial.div_reg[quotient][28]_i_2_n_0 ),
        .CO({\NLW_divider_core_serial.div_reg[quotient][31]_i_4_CO_UNCONNECTED [3:2],\divider_core_serial.div_reg[quotient][31]_i_4_n_2 ,\divider_core_serial.div_reg[quotient][31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_divider_core_serial.div_reg[quotient][31]_i_4_O_UNCONNECTED [3],O}),
        .S({1'b0,\divider_core_serial.div[quotient][31]_i_5_n_0 ,\divider_core_serial.div[quotient][31]_i_6_n_0 ,\divider_core_serial.div[quotient][31]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][4]_i_2 
       (.CI(1'b0),
        .CO({\divider_core_serial.div_reg[quotient][4]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][4]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][4]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][4]_i_2_n_3 }),
        .CYINIT(\divider_core_serial.div[quotient][4]_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_3 ),
        .S({\divider_core_serial.div[quotient][4]_i_4_n_0 ,\divider_core_serial.div[quotient][4]_i_5_n_0 ,\divider_core_serial.div[quotient][4]_i_6_n_0 ,\divider_core_serial.div[quotient][4]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][8]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][4]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][8]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][8]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][8]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_4 ),
        .S({\divider_core_serial.div[quotient][8]_i_3_n_0 ,\divider_core_serial.div[quotient][8]_i_4_n_0 ,\divider_core_serial.div[quotient][8]_i_5_n_0 ,\divider_core_serial.div[quotient][8]_i_6_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_5
       (.I0(DOBDO[0]),
        .I1(\_inferred__4/i__carry ),
        .O(\register_file_fpga.reg_file_reg_10 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mar[3]_i_5 
       (.I0(DOADO[0]),
        .I1(\ctrl[alu_opa_mux] ),
        .O(\register_file_fpga.reg_file_reg_2 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "992" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \register_file_fpga.reg_file_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,\register_file_fpga.reg_file_reg_11 ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,Q[5:1],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_register_file_fpga.reg_file_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_register_file_fpga.reg_file_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_register_file_fpga.reg_file_reg_DBITERR_UNCONNECTED ),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(\NLW_register_file_fpga.reg_file_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_register_file_fpga.reg_file_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_register_file_fpga.reg_file_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_register_file_fpga.reg_file_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_register_file_fpga.reg_file_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_register_file_fpga.reg_file_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_register_file_fpga.reg_file_reg_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_dmem
   (rden,
    \dmem_rsp[ack] ,
    \main_rsp[data] ,
    mem_ram_b2_reg_0_0,
    mem_ram_b3_reg_1_0,
    mem_ram_b0_reg_1_0,
    rden0,
    clk,
    rstn_sys,
    \bus_rsp_o_reg[ack]_0 ,
    \iodev_rsp[12][data] ,
    \rdata_o_reg[0] ,
    \rdata_o_reg[0]_0 ,
    m_axi_rdata,
    \rdata_o_reg[0]_1 ,
    out,
    \imem_rsp[ack] ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3_0 ,
    Q,
    ADDRARDADDR,
    addr,
    mem_ram_b3_reg_1_1,
    mem_ram_b0_reg_1_1,
    mem_ram_b1_reg_0_0,
    mem_ram_b1_reg_1_0,
    mem_ram_b2_reg_1_0,
    WEA);
  output rden;
  output \dmem_rsp[ack] ;
  output [0:0]\main_rsp[data] ;
  output mem_ram_b2_reg_0_0;
  output [28:0]mem_ram_b3_reg_1_0;
  output mem_ram_b0_reg_1_0;
  input rden0;
  input clk;
  input rstn_sys;
  input \bus_rsp_o_reg[ack]_0 ;
  input [0:0]\iodev_rsp[12][data] ;
  input [0:0]\rdata_o_reg[0] ;
  input [0:0]\rdata_o_reg[0]_0 ;
  input [0:0]m_axi_rdata;
  input \rdata_o_reg[0]_1 ;
  input [2:0]out;
  input \imem_rsp[ack] ;
  input [0:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3_0 ;
  input [0:0]Q;
  input [12:0]ADDRARDADDR;
  input [12:0]addr;
  input [31:0]mem_ram_b3_reg_1_1;
  input [0:0]mem_ram_b0_reg_1_1;
  input [0:0]mem_ram_b1_reg_0_0;
  input [0:0]mem_ram_b1_reg_1_0;
  input [0:0]mem_ram_b2_reg_1_0;
  input [0:0]WEA;

  wire [12:0]ADDRARDADDR;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire [12:0]addr;
  wire \bus_rsp_o_reg[ack]_0 ;
  wire clk;
  wire \dmem_rsp[ack] ;
  wire \imem_rsp[ack] ;
  wire [0:0]\iodev_rsp[12][data] ;
  wire [0:0]m_axi_rdata;
  wire [0:0]\main_rsp[data] ;
  wire mem_ram_b0_reg_1_0;
  wire [0:0]mem_ram_b0_reg_1_1;
  wire [0:0]mem_ram_b1_reg_0_0;
  wire [0:0]mem_ram_b1_reg_1_0;
  wire mem_ram_b2_reg_0_0;
  wire [0:0]mem_ram_b2_reg_1_0;
  wire [28:0]mem_ram_b3_reg_1_0;
  wire [31:0]mem_ram_b3_reg_1_1;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_10__0_n_0 ;
  wire [0:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3_0 ;
  wire [2:0]out;
  wire [0:0]\rdata_o_reg[0] ;
  wire [0:0]\rdata_o_reg[0]_0 ;
  wire \rdata_o_reg[0]_1 ;
  wire [18:0]rdata_reg;
  wire rden;
  wire rden0;
  wire rstn_sys;
  wire NLW_mem_ram_b0_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_0_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b0_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b0_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b0_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b0_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b0_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b0_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_1_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b0_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b0_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b0_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b0_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b0_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b0_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_0_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b1_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b1_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b1_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b1_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b1_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b1_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_1_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b1_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b1_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b1_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b1_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b1_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b1_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_0_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b2_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b2_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b2_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b2_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b2_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b2_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_1_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b2_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b2_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b2_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b2_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b2_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b2_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_0_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b3_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b3_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b3_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b3_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b3_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b3_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_1_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b3_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b3_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b3_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b3_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b3_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b3_reg_1_RDADDRECC_UNCONNECTED;

  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[ack]_0 ),
        .Q(\dmem_rsp[ack] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b0_reg_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR[12:1],addr[0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b0_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b0_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b0_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_ram_b3_reg_1_1[3:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b0_reg_0_DOADO_UNCONNECTED[31:4],mem_ram_b3_reg_1_0[2:0],rdata_reg[0]}),
        .DOBDO(NLW_mem_ram_b0_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b0_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b0_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b0_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b0_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b0_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b0_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b0_reg_0_SBITERR_UNCONNECTED),
        .WEA({mem_ram_b0_reg_1_1,mem_ram_b0_reg_1_1,mem_ram_b0_reg_1_1,mem_ram_b0_reg_1_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b0_reg_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b0_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b0_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b0_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_ram_b3_reg_1_1[7:4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b0_reg_1_DOADO_UNCONNECTED[31:4],mem_ram_b3_reg_1_0[5:4],rdata_reg[5],mem_ram_b3_reg_1_0[3]}),
        .DOBDO(NLW_mem_ram_b0_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b0_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b0_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b0_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b0_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b0_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b0_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b0_reg_1_SBITERR_UNCONNECTED),
        .WEA({mem_ram_b0_reg_1_1,mem_ram_b0_reg_1_1,mem_ram_b0_reg_1_1,mem_ram_b0_reg_1_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b1_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b1_reg_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR[12:1],mem_ram_b1_reg_0_0,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b1_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b1_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b1_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_ram_b3_reg_1_1[11:8]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b1_reg_0_DOADO_UNCONNECTED[31:4],mem_ram_b3_reg_1_0[9:6]}),
        .DOBDO(NLW_mem_ram_b1_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b1_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b1_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b1_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b1_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b1_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b1_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b1_reg_0_SBITERR_UNCONNECTED),
        .WEA({mem_ram_b1_reg_1_0,mem_ram_b1_reg_1_0,mem_ram_b1_reg_1_0,mem_ram_b1_reg_1_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b1_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b1_reg_1
       (.ADDRARDADDR({1'b1,addr,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b1_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b1_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b1_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_ram_b3_reg_1_1[15:12]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b1_reg_1_DOADO_UNCONNECTED[31:4],mem_ram_b3_reg_1_0[13:10]}),
        .DOBDO(NLW_mem_ram_b1_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b1_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b1_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b1_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b1_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b1_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b1_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b1_reg_1_SBITERR_UNCONNECTED),
        .WEA({mem_ram_b1_reg_1_0,mem_ram_b1_reg_1_0,mem_ram_b1_reg_1_0,mem_ram_b1_reg_1_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b2_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b2_reg_0
       (.ADDRARDADDR({1'b1,addr[12:1],mem_ram_b1_reg_0_0,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b2_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b2_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b2_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_ram_b3_reg_1_1[19:16]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b2_reg_0_DOADO_UNCONNECTED[31:4],mem_ram_b3_reg_1_0[16],rdata_reg[18],mem_ram_b3_reg_1_0[15:14]}),
        .DOBDO(NLW_mem_ram_b2_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b2_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b2_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b2_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b2_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b2_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b2_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b2_reg_0_SBITERR_UNCONNECTED),
        .WEA({mem_ram_b2_reg_1_0,mem_ram_b2_reg_1_0,mem_ram_b2_reg_1_0,mem_ram_b2_reg_1_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b2_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b2_reg_1
       (.ADDRARDADDR({1'b1,addr[12:1],ADDRARDADDR[0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b2_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b2_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b2_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_ram_b3_reg_1_1[23:20]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b2_reg_1_DOADO_UNCONNECTED[31:4],mem_ram_b3_reg_1_0[20:17]}),
        .DOBDO(NLW_mem_ram_b2_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b2_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b2_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b2_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b2_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b2_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b2_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b2_reg_1_SBITERR_UNCONNECTED),
        .WEA({mem_ram_b2_reg_1_0,mem_ram_b2_reg_1_0,mem_ram_b2_reg_1_0,mem_ram_b2_reg_1_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b3_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b3_reg_0
       (.ADDRARDADDR({1'b1,addr[12:1],mem_ram_b1_reg_0_0,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b3_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b3_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b3_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_ram_b3_reg_1_1[27:24]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b3_reg_0_DOADO_UNCONNECTED[31:4],mem_ram_b3_reg_1_0[24:21]}),
        .DOBDO(NLW_mem_ram_b3_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b3_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b3_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b3_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b3_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b3_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b3_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b3_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b3_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b3_reg_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b3_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b3_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b3_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_ram_b3_reg_1_1[31:28]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b3_reg_1_DOADO_UNCONNECTED[31:4],mem_ram_b3_reg_1_0[28:25]}),
        .DOBDO(NLW_mem_ram_b3_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b3_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b3_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b3_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b3_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b3_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b3_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b3_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_10__0 
       (.I0(rden),
        .I1(rdata_reg[0]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3_0 ),
        .I3(Q),
        .I4(\imem_rsp[ack] ),
        .I5(out[0]),
        .O(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_12__0 
       (.I0(rdata_reg[18]),
        .I1(rden),
        .I2(out[2]),
        .I3(\imem_rsp[ack] ),
        .O(mem_ram_b2_reg_0_0));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16 
       (.I0(rdata_reg[5]),
        .I1(rden),
        .I2(out[1]),
        .I3(\imem_rsp[ack] ),
        .O(mem_ram_b0_reg_1_0));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFFFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_10__0_n_0 ),
        .I1(\iodev_rsp[12][data] ),
        .I2(\rdata_o_reg[0] ),
        .I3(\rdata_o_reg[0]_0 ),
        .I4(m_axi_rdata),
        .I5(\rdata_o_reg[0]_1 ),
        .O(\main_rsp[data] ));
  FDCE rden_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rden0),
        .Q(rden));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo
   (\w_pnt_reg[0]_0 ,
    \r_pnt_reg[1]_0 ,
    clk_0,
    rdata_o,
    \w_pnt_reg[1]_0 ,
    \w_pnt_reg[0]_1 ,
    \issue_engine_enabled.issue_engine_reg[align] ,
    \issue_engine_enabled.issue_engine_reg[align]_0 ,
    \issue_engine_enabled.issue_engine_reg[align]_1 ,
    \issue_engine_enabled.issue_engine_reg[align]_2 ,
    \issue_engine_enabled.issue_engine_reg[align]_3 ,
    \issue_engine_enabled.issue_engine_reg[align]_4 ,
    \issue_engine_enabled.issue_engine_reg[align]_5 ,
    \issue_engine_enabled.issue_engine_reg[align]_6 ,
    \issue_engine_enabled.issue_engine_reg[align]_7 ,
    \issue_engine_enabled.issue_engine_reg[align]_8 ,
    \issue_engine_enabled.issue_engine_reg[align]_9 ,
    \issue_engine_enabled.issue_engine_reg[align]_10 ,
    \issue_engine_enabled.issue_engine_reg[align]_11 ,
    \issue_engine_enabled.issue_engine_reg[align]_12 ,
    \issue_engine_enabled.issue_engine_reg[align]_13 ,
    D,
    clk,
    \w_pnt_reg[1]_1 ,
    Q,
    \issue_engine_enabled.issue_engine_reg[align]__0 ,
    rdata_o0_out,
    \execute_engine[ir][24]_i_7 ,
    \execute_engine[ir][24]_i_7_0 ,
    \execute_engine[ir][24]_i_7_1 ,
    \execute_engine[ir][14]_i_2 ,
    \fetch_engine_reg[restart]__0 ,
    rstn_sys,
    wdata_i);
  output \w_pnt_reg[0]_0 ;
  output [1:0]\r_pnt_reg[1]_0 ;
  output clk_0;
  output [16:0]rdata_o;
  output \w_pnt_reg[1]_0 ;
  output \w_pnt_reg[0]_1 ;
  output \issue_engine_enabled.issue_engine_reg[align] ;
  output \issue_engine_enabled.issue_engine_reg[align]_0 ;
  output \issue_engine_enabled.issue_engine_reg[align]_1 ;
  output \issue_engine_enabled.issue_engine_reg[align]_2 ;
  output \issue_engine_enabled.issue_engine_reg[align]_3 ;
  output \issue_engine_enabled.issue_engine_reg[align]_4 ;
  output \issue_engine_enabled.issue_engine_reg[align]_5 ;
  output \issue_engine_enabled.issue_engine_reg[align]_6 ;
  output \issue_engine_enabled.issue_engine_reg[align]_7 ;
  output \issue_engine_enabled.issue_engine_reg[align]_8 ;
  output \issue_engine_enabled.issue_engine_reg[align]_9 ;
  output \issue_engine_enabled.issue_engine_reg[align]_10 ;
  output \issue_engine_enabled.issue_engine_reg[align]_11 ;
  output \issue_engine_enabled.issue_engine_reg[align]_12 ;
  output \issue_engine_enabled.issue_engine_reg[align]_13 ;
  input [1:0]D;
  input clk;
  input [0:0]\w_pnt_reg[1]_1 ;
  input [0:0]Q;
  input \issue_engine_enabled.issue_engine_reg[align]__0 ;
  input [9:0]rdata_o0_out;
  input \execute_engine[ir][24]_i_7 ;
  input \execute_engine[ir][24]_i_7_0 ;
  input \execute_engine[ir][24]_i_7_1 ;
  input \execute_engine[ir][14]_i_2 ;
  input \fetch_engine_reg[restart]__0 ;
  input rstn_sys;
  input [16:0]wdata_i;

  wire [1:0]D;
  wire [0:0]Q;
  wire clk;
  wire clk_0;
  wire \execute_engine[ir][14]_i_2 ;
  wire \execute_engine[ir][24]_i_7 ;
  wire \execute_engine[ir][24]_i_7_0 ;
  wire \execute_engine[ir][24]_i_7_1 ;
  wire \fetch_engine_reg[restart]__0 ;
  wire [0:0]\ipb[we] ;
  wire \issue_engine_enabled.issue_engine_reg[align] ;
  wire \issue_engine_enabled.issue_engine_reg[align]_0 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_1 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_10 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_11 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_12 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_13 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_2 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_3 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_4 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_5 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_6 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_7 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_8 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_9 ;
  wire \issue_engine_enabled.issue_engine_reg[align]__0 ;
  wire p_0_in;
  wire r_pnt_ff;
  wire [1:0]\r_pnt_reg[1]_0 ;
  wire [16:0]rdata_o;
  wire [9:0]rdata_o0_out;
  wire rstn_sys;
  wire \w_pnt[0]_i_1_n_0 ;
  wire \w_pnt[1]_i_1_n_0 ;
  wire \w_pnt_reg[0]_0 ;
  wire \w_pnt_reg[0]_1 ;
  wire \w_pnt_reg[1]_0 ;
  wire [0:0]\w_pnt_reg[1]_1 ;
  wire \w_pnt_reg_n_0_[0] ;
  wire [16:0]wdata_i;
  wire [1:0]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:1]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOC_UNCONNECTED ;
  wire [1:0]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOD_UNCONNECTED ;
  wire [1:0]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_DOD_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \execute_engine[ir][11]_i_5 
       (.I0(rdata_o[13]),
        .I1(rdata_o0_out[7]),
        .I2(rdata_o[14]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[8]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \execute_engine[ir][12]_i_6 
       (.I0(rdata_o[14]),
        .I1(rdata_o0_out[8]),
        .I2(rdata_o[13]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[7]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_11 ));
  LUT6 #(
    .INIT(64'hFFFF00FFE2E2E2E2)) 
    \execute_engine[ir][14]_i_4 
       (.I0(rdata_o[12]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o0_out[6]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_9 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_10 ),
        .I5(\execute_engine[ir][14]_i_2 ),
        .O(\issue_engine_enabled.issue_engine_reg[align]_8 ));
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \execute_engine[ir][14]_i_6 
       (.I0(rdata_o[10]),
        .I1(rdata_o0_out[4]),
        .I2(rdata_o[11]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[5]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_9 ));
  LUT6 #(
    .INIT(64'h0003000000030505)) 
    \execute_engine[ir][16]_i_7 
       (.I0(rdata_o[0]),
        .I1(rdata_o0_out[0]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I3(rdata_o0_out[7]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o[13]),
        .O(\issue_engine_enabled.issue_engine_reg[align] ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \execute_engine[ir][1]_i_3 
       (.I0(rdata_o[15]),
        .I1(rdata_o0_out[9]),
        .I2(rdata_o[14]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[8]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_0 ));
  LUT6 #(
    .INIT(64'hFF77CF4700000000)) 
    \execute_engine[ir][1]_i_6 
       (.I0(rdata_o0_out[5]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[11]),
        .I3(rdata_o0_out[4]),
        .I4(rdata_o[10]),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_13 ),
        .O(\issue_engine_enabled.issue_engine_reg[align]_6 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \execute_engine[ir][20]_i_6 
       (.I0(rdata_o[13]),
        .I1(rdata_o0_out[7]),
        .I2(rdata_o[0]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[0]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \execute_engine[ir][21]_i_7 
       (.I0(rdata_o[0]),
        .I1(rdata_o0_out[0]),
        .I2(rdata_o[1]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[1]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_2 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \execute_engine[ir][24]_i_11 
       (.I0(rdata_o[6]),
        .I1(rdata_o0_out[3]),
        .I2(rdata_o[5]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[2]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_10 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \execute_engine[ir][24]_i_12 
       (.I0(rdata_o[14]),
        .I1(rdata_o0_out[8]),
        .I2(rdata_o[0]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[0]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 ));
  LUT6 #(
    .INIT(64'hFFF0FEFEF0F0FEFE)) 
    \execute_engine[ir][24]_i_14 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I1(\execute_engine[ir][24]_i_7 ),
        .I2(\execute_engine[ir][24]_i_7_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_5 ),
        .I4(\execute_engine[ir][24]_i_7_1 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_6 ),
        .O(\issue_engine_enabled.issue_engine_reg[align]_4 ));
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \execute_engine[ir][28]_i_4 
       (.I0(rdata_o[12]),
        .I1(rdata_o0_out[6]),
        .I2(rdata_o[15]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[9]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \execute_engine[ir][2]_i_4 
       (.I0(rdata_o[15]),
        .I1(rdata_o0_out[9]),
        .I2(rdata_o[14]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[8]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_7 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \execute_engine[ir][31]_i_10 
       (.I0(rdata_o[14]),
        .I1(rdata_o0_out[8]),
        .I2(rdata_o[13]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[7]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \execute_engine[ir][31]_i_6 
       (.I0(rdata_o[0]),
        .I1(rdata_o[1]),
        .O(clk_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \execute_engine[ir][31]_i_7 
       (.I0(\w_pnt_reg_n_0_[0] ),
        .I1(\r_pnt_reg[1]_0 [0]),
        .I2(p_0_in),
        .I3(\r_pnt_reg[1]_0 [1]),
        .O(\w_pnt_reg[0]_1 ));
  FDRE \fifo_read_async.fifo_read_async_large.r_pnt_ff_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(r_pnt_ff),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000006FF6)) 
    \issue_engine_enabled.issue_engine[align]_i_3 
       (.I0(\w_pnt_reg_n_0_[0] ),
        .I1(\r_pnt_reg[1]_0 [0]),
        .I2(p_0_in),
        .I3(\r_pnt_reg[1]_0 [1]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(clk_0),
        .O(\w_pnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h6006)) 
    \m_axi_araddr[31]_INST_0_i_5 
       (.I0(p_0_in),
        .I1(\r_pnt_reg[1]_0 [1]),
        .I2(\w_pnt_reg_n_0_[0] ),
        .I3(\r_pnt_reg[1]_0 [0]),
        .O(\w_pnt_reg[1]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg_n_0_[0] }),
        .DIA(wdata_i[1:0]),
        .DIB(wdata_i[3:2]),
        .DIC(wdata_i[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(rdata_o[1:0]),
        .DOB(rdata_o[3:2]),
        .DOC(rdata_o[5:4]),
        .DOD(\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(clk),
        .WE(\ipb[we] ));
  LUT2 #(
    .INIT(4'h2)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_1 
       (.I0(\w_pnt_reg[1]_1 ),
        .I1(Q),
        .O(\ipb[we] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "16" *) 
  RAM32M \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg_n_0_[0] }),
        .DIA(wdata_i[13:12]),
        .DIB(wdata_i[15:14]),
        .DIC({1'b0,wdata_i[16]}),
        .DID({1'b0,1'b0}),
        .DOA(rdata_o[13:12]),
        .DOB(rdata_o[15:14]),
        .DOC({\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOC_UNCONNECTED [1],rdata_o[16]}),
        .DOD(\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOD_UNCONNECTED [1:0]),
        .WCLK(clk),
        .WE(\ipb[we] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg_n_0_[0] }),
        .DIA(wdata_i[7:6]),
        .DIB(wdata_i[9:8]),
        .DIC(wdata_i[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(rdata_o[7:6]),
        .DOB(rdata_o[9:8]),
        .DOC(rdata_o[11:10]),
        .DOD(\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(clk),
        .WE(\ipb[we] ));
  FDCE \r_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(\r_pnt_reg[1]_0 [0]));
  FDCE \r_pnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(\r_pnt_reg[1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h4510)) 
    \w_pnt[0]_i_1 
       (.I0(\fetch_engine_reg[restart]__0 ),
        .I1(Q),
        .I2(\w_pnt_reg[1]_1 ),
        .I3(\w_pnt_reg_n_0_[0] ),
        .O(\w_pnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h31330200)) 
    \w_pnt[1]_i_1 
       (.I0(\w_pnt_reg_n_0_[0] ),
        .I1(\fetch_engine_reg[restart]__0 ),
        .I2(Q),
        .I3(\w_pnt_reg[1]_1 ),
        .I4(p_0_in),
        .O(\w_pnt[1]_i_1_n_0 ));
  FDCE \w_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt[0]_i_1_n_0 ),
        .Q(\w_pnt_reg_n_0_[0] ));
  FDCE \w_pnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt[1]_i_1_n_0 ),
        .Q(p_0_in));
endmodule

(* ORIG_REF_NAME = "neorv32_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo_1
   (rdata_o0_out,
    \FSM_sequential_fetch_engine_reg[state][0] ,
    D,
    \execute_engine[ir_nxt] ,
    \trap_ctrl_reg[exc_buf][3] ,
    \issue_engine_enabled.issue_engine_reg[align] ,
    \issue_engine_enabled.issue_engine_reg[align]_0 ,
    \issue_engine_enabled.issue_engine_reg[align]_1 ,
    \issue_engine_enabled.issue_engine_reg[align]_2 ,
    \r_pnt_reg[0]_0 ,
    \arbiter_reg[b_req]0 ,
    \r_pnt_reg[1]_0 ,
    E,
    \trap_ctrl_reg[exc_buf][6] ,
    \w_pnt_reg[1]_0 ,
    \FSM_sequential_fetch_engine_reg[state][1] ,
    \FSM_sequential_fetch_engine_reg[state][1]_0 ,
    \execute_engine_reg[next_pc][1] ,
    \issue_engine_enabled.issue_engine_reg[align]_3 ,
    p_0_in__1,
    \issue_engine_enabled.issue_engine_reg[align]_4 ,
    \issue_engine_enabled.issue_engine_reg[align]_5 ,
    \issue_engine_enabled.issue_engine_reg[align]_6 ,
    \issue_engine_enabled.issue_engine_reg[align]_7 ,
    clk,
    \main_rsp[data] ,
    wdata_i,
    Q,
    \trap_ctrl_reg[env_pending]__0 ,
    \trap_ctrl_reg[cause][6] ,
    \issue_engine_enabled.issue_engine_reg[align]__0 ,
    rdata_o,
    \execute_engine_reg[ir][16] ,
    \execute_engine_reg[ir][1] ,
    \fetch_engine_reg[restart]__0 ,
    \r_pnt_reg[1]_1 ,
    \arbiter_reg[b_req] ,
    \arbiter_reg[b_req]_0 ,
    \arbiter_reg[b_req]_1 ,
    \arbiter_reg[b_req]__0 ,
    \fetch_engine_reg[state] ,
    \main_rsp[err] ,
    \w_pnt_reg[1]_1 ,
    \w_pnt_reg[1]_2 ,
    \FSM_sequential_execute_engine_reg[state][0] ,
    \FSM_sequential_execute_engine_reg[state][0]_0 ,
    \FSM_sequential_execute_engine_reg[state][0]_1 ,
    \execute_engine_reg[ir][13]_rep__0 ,
    \execute_engine_reg[ir][2] ,
    \execute_engine_reg[ir][13]_rep__0_0 ,
    \FSM_sequential_execute_engine_reg[state][0]_2 ,
    \execute_engine[ir][12]_i_4_0 ,
    \execute_engine[ir][20]_i_2_0 ,
    \execute_engine_reg[ir][10] ,
    \execute_engine[ir][16]_i_2_0 ,
    \execute_engine[ir][28]_i_2_0 ,
    \execute_engine_reg[ir][31] ,
    \execute_engine_reg[ir][2]_0 ,
    \execute_engine_reg[ir][14]_rep__0 ,
    \execute_engine[ir][24]_i_10_0 ,
    \execute_engine[ir][23]_i_3_0 ,
    \execute_engine[ir][23]_i_3_1 ,
    \execute_engine[ir][1]_i_2_0 ,
    \execute_engine[ir][12]_i_2_0 ,
    \FSM_sequential_fetch_engine_reg[state][0]_0 ,
    \FSM_sequential_fetch_engine_reg[state][0]_1 ,
    \issue_engine_enabled.issue_engine_reg[align]_8 ,
    \issue_engine_enabled.issue_engine_reg[align]_9 ,
    rstn_sys);
  output [9:0]rdata_o0_out;
  output [0:0]\FSM_sequential_fetch_engine_reg[state][0] ;
  output [0:0]D;
  output \execute_engine[ir_nxt] ;
  output \trap_ctrl_reg[exc_buf][3] ;
  output \issue_engine_enabled.issue_engine_reg[align] ;
  output \issue_engine_enabled.issue_engine_reg[align]_0 ;
  output \issue_engine_enabled.issue_engine_reg[align]_1 ;
  output \issue_engine_enabled.issue_engine_reg[align]_2 ;
  output [1:0]\r_pnt_reg[0]_0 ;
  output \arbiter_reg[b_req]0 ;
  output \r_pnt_reg[1]_0 ;
  output [0:0]E;
  output \trap_ctrl_reg[exc_buf][6] ;
  output \w_pnt_reg[1]_0 ;
  output \FSM_sequential_fetch_engine_reg[state][1] ;
  output \FSM_sequential_fetch_engine_reg[state][1]_0 ;
  output \execute_engine_reg[next_pc][1] ;
  output [31:0]\issue_engine_enabled.issue_engine_reg[align]_3 ;
  output p_0_in__1;
  output \issue_engine_enabled.issue_engine_reg[align]_4 ;
  output \issue_engine_enabled.issue_engine_reg[align]_5 ;
  output \issue_engine_enabled.issue_engine_reg[align]_6 ;
  output \issue_engine_enabled.issue_engine_reg[align]_7 ;
  input clk;
  input [15:0]\main_rsp[data] ;
  input [0:0]wdata_i;
  input [3:0]Q;
  input \trap_ctrl_reg[env_pending]__0 ;
  input [7:0]\trap_ctrl_reg[cause][6] ;
  input \issue_engine_enabled.issue_engine_reg[align]__0 ;
  input [16:0]rdata_o;
  input \execute_engine_reg[ir][16] ;
  input \execute_engine_reg[ir][1] ;
  input \fetch_engine_reg[restart]__0 ;
  input [1:0]\r_pnt_reg[1]_1 ;
  input [0:0]\arbiter_reg[b_req] ;
  input \arbiter_reg[b_req]_0 ;
  input \arbiter_reg[b_req]_1 ;
  input \arbiter_reg[b_req]__0 ;
  input [1:0]\fetch_engine_reg[state] ;
  input \main_rsp[err] ;
  input \w_pnt_reg[1]_1 ;
  input \w_pnt_reg[1]_2 ;
  input \FSM_sequential_execute_engine_reg[state][0] ;
  input \FSM_sequential_execute_engine_reg[state][0]_0 ;
  input \FSM_sequential_execute_engine_reg[state][0]_1 ;
  input \execute_engine_reg[ir][13]_rep__0 ;
  input \execute_engine_reg[ir][2] ;
  input \execute_engine_reg[ir][13]_rep__0_0 ;
  input \FSM_sequential_execute_engine_reg[state][0]_2 ;
  input \execute_engine[ir][12]_i_4_0 ;
  input \execute_engine[ir][20]_i_2_0 ;
  input \execute_engine_reg[ir][10] ;
  input \execute_engine[ir][16]_i_2_0 ;
  input \execute_engine[ir][28]_i_2_0 ;
  input \execute_engine_reg[ir][31] ;
  input \execute_engine_reg[ir][2]_0 ;
  input \execute_engine_reg[ir][14]_rep__0 ;
  input \execute_engine[ir][24]_i_10_0 ;
  input \execute_engine[ir][23]_i_3_0 ;
  input \execute_engine[ir][23]_i_3_1 ;
  input \execute_engine[ir][1]_i_2_0 ;
  input \execute_engine[ir][12]_i_2_0 ;
  input \FSM_sequential_fetch_engine_reg[state][0]_0 ;
  input \FSM_sequential_fetch_engine_reg[state][0]_1 ;
  input [0:0]\issue_engine_enabled.issue_engine_reg[align]_8 ;
  input \issue_engine_enabled.issue_engine_reg[align]_9 ;
  input rstn_sys;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_execute_engine[state][3]_i_3_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_8_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][0] ;
  wire \FSM_sequential_execute_engine_reg[state][0]_0 ;
  wire \FSM_sequential_execute_engine_reg[state][0]_1 ;
  wire \FSM_sequential_execute_engine_reg[state][0]_2 ;
  wire \FSM_sequential_fetch_engine[state][1]_i_3_n_0 ;
  wire [0:0]\FSM_sequential_fetch_engine_reg[state][0] ;
  wire \FSM_sequential_fetch_engine_reg[state][0]_0 ;
  wire \FSM_sequential_fetch_engine_reg[state][0]_1 ;
  wire \FSM_sequential_fetch_engine_reg[state][1] ;
  wire \FSM_sequential_fetch_engine_reg[state][1]_0 ;
  wire [3:0]Q;
  wire \arbiter[b_req]_i_3_n_0 ;
  wire [0:0]\arbiter_reg[b_req] ;
  wire \arbiter_reg[b_req]0 ;
  wire \arbiter_reg[b_req]_0 ;
  wire \arbiter_reg[b_req]_1 ;
  wire \arbiter_reg[b_req]__0 ;
  wire clk;
  wire \execute_engine[ir][0]_i_2_n_0 ;
  wire \execute_engine[ir][10]_i_3_n_0 ;
  wire \execute_engine[ir][11]_i_3_n_0 ;
  wire \execute_engine[ir][11]_i_4_n_0 ;
  wire \execute_engine[ir][12]_i_2_0 ;
  wire \execute_engine[ir][12]_i_3_n_0 ;
  wire \execute_engine[ir][12]_i_4_0 ;
  wire \execute_engine[ir][12]_i_4_n_0 ;
  wire \execute_engine[ir][12]_i_5_n_0 ;
  wire \execute_engine[ir][13]_i_3_n_0 ;
  wire \execute_engine[ir][13]_i_4_n_0 ;
  wire \execute_engine[ir][14]_i_3_n_0 ;
  wire \execute_engine[ir][14]_i_5_n_0 ;
  wire \execute_engine[ir][15]_i_3_n_0 ;
  wire \execute_engine[ir][15]_i_4_n_0 ;
  wire \execute_engine[ir][15]_i_5_n_0 ;
  wire \execute_engine[ir][16]_i_2_0 ;
  wire \execute_engine[ir][16]_i_3_n_0 ;
  wire \execute_engine[ir][16]_i_4_n_0 ;
  wire \execute_engine[ir][16]_i_6_n_0 ;
  wire \execute_engine[ir][16]_i_8_n_0 ;
  wire \execute_engine[ir][17]_i_3_n_0 ;
  wire \execute_engine[ir][17]_i_4_n_0 ;
  wire \execute_engine[ir][17]_i_5_n_0 ;
  wire \execute_engine[ir][18]_i_3_n_0 ;
  wire \execute_engine[ir][18]_i_4_n_0 ;
  wire \execute_engine[ir][19]_i_3_n_0 ;
  wire \execute_engine[ir][19]_i_4_n_0 ;
  wire \execute_engine[ir][19]_i_5_n_0 ;
  wire \execute_engine[ir][1]_i_2_0 ;
  wire \execute_engine[ir][1]_i_4_n_0 ;
  wire \execute_engine[ir][1]_i_5_n_0 ;
  wire \execute_engine[ir][20]_i_2_0 ;
  wire \execute_engine[ir][20]_i_3_n_0 ;
  wire \execute_engine[ir][20]_i_4_n_0 ;
  wire \execute_engine[ir][20]_i_5_n_0 ;
  wire \execute_engine[ir][21]_i_3_n_0 ;
  wire \execute_engine[ir][21]_i_4_n_0 ;
  wire \execute_engine[ir][21]_i_5_n_0 ;
  wire \execute_engine[ir][21]_i_6_n_0 ;
  wire \execute_engine[ir][21]_i_8_n_0 ;
  wire \execute_engine[ir][22]_i_3_n_0 ;
  wire \execute_engine[ir][22]_i_4_n_0 ;
  wire \execute_engine[ir][22]_i_5_n_0 ;
  wire \execute_engine[ir][22]_i_6_n_0 ;
  wire \execute_engine[ir][23]_i_2_n_0 ;
  wire \execute_engine[ir][23]_i_3_0 ;
  wire \execute_engine[ir][23]_i_3_1 ;
  wire \execute_engine[ir][23]_i_3_n_0 ;
  wire \execute_engine[ir][23]_i_4_n_0 ;
  wire \execute_engine[ir][23]_i_6_n_0 ;
  wire \execute_engine[ir][23]_i_7_n_0 ;
  wire \execute_engine[ir][24]_i_10_0 ;
  wire \execute_engine[ir][24]_i_10_n_0 ;
  wire \execute_engine[ir][24]_i_13_n_0 ;
  wire \execute_engine[ir][24]_i_3_n_0 ;
  wire \execute_engine[ir][24]_i_4_n_0 ;
  wire \execute_engine[ir][24]_i_5_n_0 ;
  wire \execute_engine[ir][24]_i_6_n_0 ;
  wire \execute_engine[ir][24]_i_7_n_0 ;
  wire \execute_engine[ir][24]_i_8_n_0 ;
  wire \execute_engine[ir][24]_i_9_n_0 ;
  wire \execute_engine[ir][25]_i_3_n_0 ;
  wire \execute_engine[ir][25]_i_4_n_0 ;
  wire \execute_engine[ir][25]_i_5_n_0 ;
  wire \execute_engine[ir][26]_i_10_n_0 ;
  wire \execute_engine[ir][26]_i_4_n_0 ;
  wire \execute_engine[ir][26]_i_5_n_0 ;
  wire \execute_engine[ir][26]_i_6_n_0 ;
  wire \execute_engine[ir][26]_i_7_n_0 ;
  wire \execute_engine[ir][26]_i_8_n_0 ;
  wire \execute_engine[ir][26]_i_9_n_0 ;
  wire \execute_engine[ir][27]_i_3_n_0 ;
  wire \execute_engine[ir][27]_i_4_n_0 ;
  wire \execute_engine[ir][27]_i_5_n_0 ;
  wire \execute_engine[ir][27]_i_6_n_0 ;
  wire \execute_engine[ir][27]_i_7_n_0 ;
  wire \execute_engine[ir][28]_i_2_0 ;
  wire \execute_engine[ir][28]_i_3_n_0 ;
  wire \execute_engine[ir][28]_i_5_n_0 ;
  wire \execute_engine[ir][28]_i_6_n_0 ;
  wire \execute_engine[ir][29]_i_3_n_0 ;
  wire \execute_engine[ir][29]_i_5_n_0 ;
  wire \execute_engine[ir][29]_i_6_n_0 ;
  wire \execute_engine[ir][2]_i_3_n_0 ;
  wire \execute_engine[ir][2]_i_5_n_0 ;
  wire \execute_engine[ir][2]_i_6_n_0 ;
  wire \execute_engine[ir][30]_i_2_n_0 ;
  wire \execute_engine[ir][30]_i_3_n_0 ;
  wire \execute_engine[ir][30]_i_5_n_0 ;
  wire \execute_engine[ir][31]_i_11_n_0 ;
  wire \execute_engine[ir][31]_i_12_n_0 ;
  wire \execute_engine[ir][31]_i_13_n_0 ;
  wire \execute_engine[ir][31]_i_14_n_0 ;
  wire \execute_engine[ir][31]_i_4_n_0 ;
  wire \execute_engine[ir][31]_i_5_n_0 ;
  wire \execute_engine[ir][31]_i_9_n_0 ;
  wire \execute_engine[ir][4]_i_3_n_0 ;
  wire \execute_engine[ir][4]_i_4_n_0 ;
  wire \execute_engine[ir][5]_i_3_n_0 ;
  wire \execute_engine[ir][6]_i_3_n_0 ;
  wire \execute_engine[ir][7]_i_3_n_0 ;
  wire \execute_engine[ir][7]_i_4_n_0 ;
  wire \execute_engine[ir][7]_i_5_n_0 ;
  wire \execute_engine[ir][8]_i_3_n_0 ;
  wire \execute_engine[ir][8]_i_4_n_0 ;
  wire \execute_engine[ir][8]_i_5_n_0 ;
  wire \execute_engine[ir][9]_i_3_n_0 ;
  wire \execute_engine[ir][9]_i_4_n_0 ;
  wire \execute_engine[ir][9]_i_5_n_0 ;
  wire \execute_engine[ir_nxt] ;
  wire \execute_engine_reg[ir][10] ;
  wire \execute_engine_reg[ir][13]_rep__0 ;
  wire \execute_engine_reg[ir][13]_rep__0_0 ;
  wire \execute_engine_reg[ir][14]_rep__0 ;
  wire \execute_engine_reg[ir][16] ;
  wire \execute_engine_reg[ir][1] ;
  wire \execute_engine_reg[ir][23]_i_5_n_0 ;
  wire \execute_engine_reg[ir][26]_i_3_n_0 ;
  wire \execute_engine_reg[ir][2] ;
  wire \execute_engine_reg[ir][2]_0 ;
  wire \execute_engine_reg[ir][31] ;
  wire \execute_engine_reg[next_pc][1] ;
  wire \fetch_engine_reg[restart]__0 ;
  wire [1:0]\fetch_engine_reg[state] ;
  wire \fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] ;
  wire [31:1]\issue_engine[ci_i32] ;
  wire \issue_engine_enabled.issue_engine[align]_i_2_n_0 ;
  wire \issue_engine_enabled.issue_engine_reg[align] ;
  wire \issue_engine_enabled.issue_engine_reg[align]_0 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_1 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_2 ;
  wire [31:0]\issue_engine_enabled.issue_engine_reg[align]_3 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_4 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_5 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_6 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_7 ;
  wire [0:0]\issue_engine_enabled.issue_engine_reg[align]_8 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_9 ;
  wire \issue_engine_enabled.issue_engine_reg[align]__0 ;
  wire [15:0]\main_rsp[data] ;
  wire \main_rsp[err] ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_2 ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_3 ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_n_5 ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_0 ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_3 ;
  wire p_0_in;
  wire p_0_in__1;
  wire [1:1]r_nxt;
  wire \r_pnt[0]_i_1__2_n_0 ;
  wire \r_pnt[1]_i_2__0_n_0 ;
  wire \r_pnt[1]_i_2_n_0 ;
  wire \r_pnt[1]_i_3_n_0 ;
  wire [1:0]\r_pnt_reg[0]_0 ;
  wire \r_pnt_reg[1]_0 ;
  wire [1:0]\r_pnt_reg[1]_1 ;
  wire \r_pnt_reg_n_0_[0] ;
  wire \r_pnt_reg_n_0_[1] ;
  wire [16:0]rdata_o;
  wire [9:0]rdata_o0_out;
  wire rstn_sys;
  wire \trap_ctrl[exc_buf][0]_i_2_n_0 ;
  wire [7:0]\trap_ctrl_reg[cause][6] ;
  wire \trap_ctrl_reg[env_pending]__0 ;
  wire \trap_ctrl_reg[exc_buf][3] ;
  wire \trap_ctrl_reg[exc_buf][6] ;
  wire \w_pnt[0]_i_1__0_n_0 ;
  wire \w_pnt[1]_i_1__0_n_0 ;
  wire \w_pnt_reg[1]_0 ;
  wire \w_pnt_reg[1]_1 ;
  wire \w_pnt_reg[1]_2 ;
  wire \w_pnt_reg_n_0_[0] ;
  wire [0:0]wdata_i;
  wire [1:0]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:1]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOC_UNCONNECTED ;
  wire [1:0]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOD_UNCONNECTED ;
  wire [1:0]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_DOD_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \FSM_sequential_execute_engine[state][0]_i_8 
       (.I0(\trap_ctrl_reg[exc_buf][6] ),
        .I1(\trap_ctrl_reg[cause][6] [2]),
        .I2(\trap_ctrl_reg[cause][6] [3]),
        .I3(\trap_ctrl_reg[cause][6] [0]),
        .I4(\trap_ctrl_reg[cause][6] [1]),
        .I5(\trap_ctrl_reg[env_pending]__0 ),
        .O(\trap_ctrl_reg[exc_buf][3] ));
  LUT6 #(
    .INIT(64'hFFFFBEAEFFFFFEEE)) 
    \FSM_sequential_execute_engine[state][3]_i_1 
       (.I0(\FSM_sequential_execute_engine[state][3]_i_3_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\FSM_sequential_execute_engine_reg[state][0] ),
        .I4(\FSM_sequential_execute_engine_reg[state][0]_0 ),
        .I5(\FSM_sequential_execute_engine_reg[state][0]_1 ),
        .O(E));
  LUT5 #(
    .INIT(32'h11110111)) 
    \FSM_sequential_execute_engine[state][3]_i_3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\FSM_sequential_execute_engine[state][3]_i_8_n_0 ),
        .I3(\FSM_sequential_execute_engine_reg[state][0]_2 ),
        .I4(\trap_ctrl_reg[env_pending]__0 ),
        .O(\FSM_sequential_execute_engine[state][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEAAFE22FE22FE22)) 
    \FSM_sequential_execute_engine[state][3]_i_8 
       (.I0(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][2] ),
        .I3(\execute_engine[ir][31]_i_5_n_0 ),
        .I4(rdata_o0_out[0]),
        .I5(rdata_o0_out[1]),
        .O(\FSM_sequential_execute_engine[state][3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hF7AAF50A)) 
    \FSM_sequential_fetch_engine[state][0]_i_1 
       (.I0(\FSM_sequential_fetch_engine_reg[state][0]_0 ),
        .I1(\FSM_sequential_fetch_engine[state][1]_i_3_n_0 ),
        .I2(\fetch_engine_reg[state] [1]),
        .I3(\fetch_engine_reg[state] [0]),
        .I4(\FSM_sequential_fetch_engine_reg[state][0]_1 ),
        .O(\FSM_sequential_fetch_engine_reg[state][1] ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h5850)) 
    \FSM_sequential_fetch_engine[state][1]_i_1 
       (.I0(\FSM_sequential_fetch_engine_reg[state][0]_0 ),
        .I1(\FSM_sequential_fetch_engine[state][1]_i_3_n_0 ),
        .I2(\fetch_engine_reg[state] [1]),
        .I3(\fetch_engine_reg[state] [0]),
        .O(\FSM_sequential_fetch_engine_reg[state][1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h0000F66F)) 
    \FSM_sequential_fetch_engine[state][1]_i_3 
       (.I0(\r_pnt_reg_n_0_[0] ),
        .I1(\w_pnt_reg_n_0_[0] ),
        .I2(\r_pnt_reg_n_0_[1] ),
        .I3(p_0_in),
        .I4(\arbiter_reg[b_req]_1 ),
        .O(\FSM_sequential_fetch_engine[state][1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \arbiter[b_req]_i_1 
       (.I0(\r_pnt_reg[1]_0 ),
        .I1(\arbiter_reg[b_req] ),
        .O(\arbiter_reg[b_req]0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000A88A)) 
    \arbiter[b_req]_i_2 
       (.I0(\arbiter_reg[b_req]_0 ),
        .I1(\arbiter[b_req]_i_3_n_0 ),
        .I2(\r_pnt_reg_n_0_[1] ),
        .I3(p_0_in),
        .I4(\arbiter_reg[b_req]_1 ),
        .I5(\arbiter_reg[b_req]__0 ),
        .O(\r_pnt_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \arbiter[b_req]_i_3 
       (.I0(\r_pnt_reg_n_0_[0] ),
        .I1(\w_pnt_reg_n_0_[0] ),
        .O(\arbiter[b_req]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFE4)) 
    \execute_engine[ir][0]_i_1 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I1(rdata_o[0]),
        .I2(rdata_o0_out[0]),
        .I3(\execute_engine[ir][0]_i_2_n_0 ),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \execute_engine[ir][0]_i_2 
       (.I0(\execute_engine[ir][24]_i_7_n_0 ),
        .I1(\execute_engine[ir][24]_i_3_n_0 ),
        .O(\execute_engine[ir][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][10]_i_1 
       (.I0(rdata_o0_out[4]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[10]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [10]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [10]));
  LUT6 #(
    .INIT(64'hBBBBBFBBAAAAAAAA)) 
    \execute_engine[ir][10]_i_2 
       (.I0(\execute_engine[ir][10]_i_3_n_0 ),
        .I1(\execute_engine[ir][0]_i_2_n_0 ),
        .I2(\execute_engine[ir][11]_i_4_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I4(\execute_engine_reg[ir][10] ),
        .I5(\execute_engine[ir][31]_i_11_n_0 ),
        .O(\issue_engine[ci_i32] [10]));
  LUT6 #(
    .INIT(64'hA000A0A20000A822)) 
    \execute_engine[ir][10]_i_3 
       (.I0(\execute_engine[ir][24]_i_7_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][31]_i_11_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align] ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I5(\execute_engine[ir][26]_i_5_n_0 ),
        .O(\execute_engine[ir][10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][11]_i_1 
       (.I0(rdata_o0_out[5]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[11]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [11]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [11]));
  LUT6 #(
    .INIT(64'h8A8A8A8A8AAA8A8A)) 
    \execute_engine[ir][11]_i_2 
       (.I0(\execute_engine[ir][31]_i_12_n_0 ),
        .I1(\execute_engine[ir][11]_i_3_n_0 ),
        .I2(\execute_engine[ir][0]_i_2_n_0 ),
        .I3(\execute_engine[ir][11]_i_4_n_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I5(\execute_engine_reg[ir][10] ),
        .O(\issue_engine[ci_i32] [11]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h22003202)) 
    \execute_engine[ir][11]_i_3 
       (.I0(\issue_engine_enabled.issue_engine_reg[align] ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .O(\execute_engine[ir][11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000A0888800A0)) 
    \execute_engine[ir][11]_i_4 
       (.I0(\execute_engine[ir][19]_i_5_n_0 ),
        .I1(rdata_o0_out[9]),
        .I2(rdata_o[15]),
        .I3(rdata_o[14]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o0_out[8]),
        .O(\execute_engine[ir][11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][12]_i_1 
       (.I0(rdata_o0_out[6]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[12]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [12]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [12]));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    \execute_engine[ir][12]_i_2 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\execute_engine[ir][12]_i_3_n_0 ),
        .I2(\execute_engine[ir][12]_i_4_n_0 ),
        .I3(\execute_engine_reg[ir][16] ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\issue_engine[ci_i32] [12]));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    \execute_engine[ir][12]_i_3 
       (.I0(rdata_o0_out[7]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[13]),
        .I3(rdata_o0_out[8]),
        .I4(rdata_o[14]),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .O(\execute_engine[ir][12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A080A082A)) 
    \execute_engine[ir][12]_i_4 
       (.I0(\execute_engine[ir][12]_i_5_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][12]_i_2_0 ),
        .I3(\execute_engine[ir][14]_i_5_n_0 ),
        .I4(\execute_engine[ir][2]_i_6_n_0 ),
        .I5(\execute_engine[ir][16]_i_8_n_0 ),
        .O(\execute_engine[ir][12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7F5555557FFF55FF)) 
    \execute_engine[ir][12]_i_5 
       (.I0(\execute_engine_reg[ir][1] ),
        .I1(\execute_engine[ir][23]_i_4_n_0 ),
        .I2(\execute_engine[ir][24]_i_4_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_1 ),
        .I4(\execute_engine[ir][12]_i_4_0 ),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\execute_engine[ir][12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][13]_i_1 
       (.I0(rdata_o0_out[7]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[13]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [13]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [13]));
  LUT6 #(
    .INIT(64'hCC50FFFFCC5C0000)) 
    \execute_engine[ir][13]_i_2 
       (.I0(\execute_engine[ir][13]_i_3_n_0 ),
        .I1(\execute_engine[ir][26]_i_5_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align] ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .O(\issue_engine[ci_i32] [13]));
  LUT6 #(
    .INIT(64'hAA00AA2AAA2AAA2A)) 
    \execute_engine[ir][13]_i_3 
       (.I0(\execute_engine[ir][13]_i_4_n_0 ),
        .I1(\execute_engine[ir][21]_i_8_n_0 ),
        .I2(\execute_engine[ir][21]_i_4_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine_reg[ir][10] ),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\execute_engine[ir][13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5757F757F7F7F7F7)) 
    \execute_engine[ir][13]_i_4 
       (.I0(\execute_engine_reg[ir][1] ),
        .I1(\execute_engine[ir][31]_i_13_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_1 ),
        .I3(\execute_engine[ir][31]_i_11_n_0 ),
        .I4(\execute_engine[ir][24]_i_4_n_0 ),
        .I5(\execute_engine[ir][31]_i_12_n_0 ),
        .O(\execute_engine[ir][13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][13]_rep__0_i_1 
       (.I0(rdata_o0_out[7]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[13]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [13]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_7 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][13]_rep_i_1 
       (.I0(rdata_o0_out[7]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[13]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [13]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_6 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][14]_i_1 
       (.I0(rdata_o0_out[8]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[14]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [14]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [14]));
  LUT6 #(
    .INIT(64'h8888FFFFA8880000)) 
    \execute_engine[ir][14]_i_2 
       (.I0(\execute_engine_reg[ir][16] ),
        .I1(\execute_engine[ir][14]_i_3_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine_reg[ir][14]_rep__0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][26]_i_5_n_0 ),
        .O(\issue_engine[ci_i32] [14]));
  LUT6 #(
    .INIT(64'h0000FFFF0000A808)) 
    \execute_engine[ir][14]_i_3 
       (.I0(\execute_engine[ir][21]_i_8_n_0 ),
        .I1(rdata_o[4]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 ),
        .I4(\execute_engine[ir][31]_i_9_n_0 ),
        .I5(\execute_engine[ir][14]_i_5_n_0 ),
        .O(\execute_engine[ir][14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0C000A0A0C000000)) 
    \execute_engine[ir][14]_i_5 
       (.I0(rdata_o[12]),
        .I1(rdata_o0_out[6]),
        .I2(\execute_engine[ir][26]_i_5_n_0 ),
        .I3(rdata_o0_out[7]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o[13]),
        .O(\execute_engine[ir][14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][14]_rep__0_i_1 
       (.I0(rdata_o0_out[8]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[14]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [14]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_5 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][14]_rep_i_1 
       (.I0(rdata_o0_out[8]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[14]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [14]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_4 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][15]_i_1 
       (.I0(rdata_o0_out[9]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[15]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [15]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [15]));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    \execute_engine[ir][15]_i_2 
       (.I0(\execute_engine[ir][15]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir][16] ),
        .I2(\execute_engine[ir][17]_i_4_n_0 ),
        .I3(\execute_engine[ir][15]_i_4_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\issue_engine[ci_i32] [15]));
  LUT6 #(
    .INIT(64'h2A002A222AAA2A22)) 
    \execute_engine[ir][15]_i_3 
       (.I0(\execute_engine[ir][15]_i_5_n_0 ),
        .I1(\execute_engine[ir][15]_i_4_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\execute_engine[ir][15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][15]_i_4 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[7]),
        .O(\execute_engine[ir][15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7F7FF5FF757F)) 
    \execute_engine[ir][15]_i_5 
       (.I0(\execute_engine[ir][21]_i_8_n_0 ),
        .I1(rdata_o0_out[2]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[5]),
        .I4(rdata_o0_out[9]),
        .I5(rdata_o[15]),
        .O(\execute_engine[ir][15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFC7FFF7FB0008000)) 
    \execute_engine[ir][16]_i_1 
       (.I0(rdata_o0_out[1]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o0_out[0]),
        .I3(rdata_o[0]),
        .I4(rdata_o[1]),
        .I5(\issue_engine[ci_i32] [16]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [16]));
  LUT6 #(
    .INIT(64'hAA8A888A88888888)) 
    \execute_engine[ir][16]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][16]_i_3_n_0 ),
        .I2(\execute_engine[ir][16]_i_4_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_1 ),
        .I4(\execute_engine[ir][27]_i_3_n_0 ),
        .I5(\execute_engine_reg[ir][16] ),
        .O(\issue_engine[ci_i32] [16]));
  LUT6 #(
    .INIT(64'hFF44FF00F0F000F0)) 
    \execute_engine[ir][16]_i_3 
       (.I0(\execute_engine[ir][16]_i_6_n_0 ),
        .I1(\execute_engine[ir][8]_i_3_n_0 ),
        .I2(\execute_engine[ir][16]_i_2_0 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\execute_engine[ir][27]_i_3_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .O(\execute_engine[ir][16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1F1F000F1F1FF0FF)) 
    \execute_engine[ir][16]_i_4 
       (.I0(\execute_engine[ir][16]_i_8_n_0 ),
        .I1(\execute_engine[ir][24]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I3(\execute_engine[ir][27]_i_3_n_0 ),
        .I4(\execute_engine[ir][26]_i_5_n_0 ),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\execute_engine[ir][16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8A80AAA08A8AAAAA)) 
    \execute_engine[ir][16]_i_5 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(rdata_o0_out[8]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[14]),
        .I4(rdata_o0_out[7]),
        .I5(rdata_o[13]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 ));
  LUT6 #(
    .INIT(64'h0000404005004540)) 
    \execute_engine[ir][16]_i_6 
       (.I0(\execute_engine[ir][19]_i_5_n_0 ),
        .I1(rdata_o0_out[9]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[15]),
        .I4(rdata_o0_out[6]),
        .I5(rdata_o[12]),
        .O(\execute_engine[ir][16]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \execute_engine[ir][16]_i_8 
       (.I0(\execute_engine[ir][31]_i_11_n_0 ),
        .I1(\execute_engine[ir][31]_i_12_n_0 ),
        .I2(\execute_engine[ir][17]_i_3_n_0 ),
        .I3(\execute_engine[ir][15]_i_4_n_0 ),
        .I4(\execute_engine[ir][27]_i_3_n_0 ),
        .O(\execute_engine[ir][16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFCFF7F7FB0800000)) 
    \execute_engine[ir][17]_i_1 
       (.I0(rdata_o0_out[0]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o0_out[1]),
        .I3(rdata_o[0]),
        .I4(rdata_o[1]),
        .I5(\issue_engine[ci_i32] [17]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [17]));
  LUT5 #(
    .INIT(32'hAA080808)) 
    \execute_engine[ir][17]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][17]_i_3_n_0 ),
        .I2(\execute_engine[ir][17]_i_4_n_0 ),
        .I3(\execute_engine_reg[ir][16] ),
        .I4(\execute_engine[ir][17]_i_5_n_0 ),
        .O(\issue_engine[ci_i32] [17]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][17]_i_3 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[9]),
        .O(\execute_engine[ir][17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \execute_engine[ir][17]_i_4 
       (.I0(\execute_engine[ir][19]_i_4_n_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I2(\execute_engine[ir][26]_i_5_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align] ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .O(\execute_engine[ir][17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFBB75308B8B0000)) 
    \execute_engine[ir][17]_i_5 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\execute_engine[ir][26]_i_5_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I3(\execute_engine[ir][21]_i_8_n_0 ),
        .I4(\execute_engine[ir][17]_i_3_n_0 ),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\execute_engine[ir][17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][18]_i_1 
       (.I0(rdata_o[2]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_3 ),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [18]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [18]));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \execute_engine[ir][18]_i_2 
       (.I0(\execute_engine[ir][18]_i_3_n_0 ),
        .I1(\execute_engine[ir][24]_i_7_n_0 ),
        .I2(\execute_engine[ir][19]_i_4_n_0 ),
        .I3(\execute_engine[ir][31]_i_11_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .O(\issue_engine[ci_i32] [18]));
  LUT6 #(
    .INIT(64'h5555FF007555FFFF)) 
    \execute_engine[ir][18]_i_3 
       (.I0(\execute_engine[ir][18]_i_4_n_0 ),
        .I1(\execute_engine[ir][31]_i_13_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align] ),
        .I5(\execute_engine[ir][26]_i_5_n_0 ),
        .O(\execute_engine[ir][18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAFEFFFF000C)) 
    \execute_engine[ir][18]_i_4 
       (.I0(\execute_engine[ir][21]_i_8_n_0 ),
        .I1(\execute_engine[ir][31]_i_11_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\execute_engine[ir][31]_i_9_n_0 ),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\execute_engine[ir][18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][19]_i_1 
       (.I0(rdata_o[3]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_2 ),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [19]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [19]));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \execute_engine[ir][19]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine_reg[ir][16] ),
        .I2(\execute_engine[ir][19]_i_3_n_0 ),
        .I3(\execute_engine[ir][19]_i_4_n_0 ),
        .I4(\execute_engine[ir][31]_i_12_n_0 ),
        .O(\issue_engine[ci_i32] [19]));
  LUT6 #(
    .INIT(64'h8888A8AAAAAAA8AA)) 
    \execute_engine[ir][19]_i_3 
       (.I0(\execute_engine[ir][21]_i_6_n_0 ),
        .I1(\execute_engine[ir][26]_i_5_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][31]_i_12_n_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\execute_engine[ir][19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF04FF)) 
    \execute_engine[ir][19]_i_4 
       (.I0(\execute_engine[ir][31]_i_13_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][19]_i_5_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I4(\execute_engine[ir][26]_i_5_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .O(\execute_engine[ir][19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000151)) 
    \execute_engine[ir][19]_i_5 
       (.I0(\execute_engine[ir][24]_i_10_0 ),
        .I1(rdata_o[4]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 ),
        .I4(\execute_engine[ir][21]_i_4_n_0 ),
        .I5(\execute_engine[ir][2]_i_6_n_0 ),
        .O(\execute_engine[ir][19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F808080)) 
    \execute_engine[ir][1]_i_1 
       (.I0(rdata_o0_out[0]),
        .I1(rdata_o0_out[1]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[0]),
        .I4(rdata_o[1]),
        .I5(\issue_engine[ci_i32] [1]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [1]));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAEEEF)) 
    \execute_engine[ir][1]_i_2 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align] ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I3(\execute_engine_reg[ir][1] ),
        .I4(\execute_engine[ir][1]_i_4_n_0 ),
        .I5(\execute_engine[ir][1]_i_5_n_0 ),
        .O(\issue_engine[ci_i32] [1]));
  LUT5 #(
    .INIT(32'h00000010)) 
    \execute_engine[ir][1]_i_4 
       (.I0(\execute_engine[ir][31]_i_13_n_0 ),
        .I1(\execute_engine[ir][24]_i_10_0 ),
        .I2(\execute_engine[ir][24]_i_13_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align] ),
        .I4(\execute_engine[ir][26]_i_5_n_0 ),
        .O(\execute_engine[ir][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8888888830000000)) 
    \execute_engine[ir][1]_i_5 
       (.I0(\execute_engine[ir][1]_i_2_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\execute_engine[ir][19]_i_5_n_0 ),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\execute_engine[ir][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][20]_i_1 
       (.I0(rdata_o[4]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 ),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [20]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [20]));
  LUT4 #(
    .INIT(16'h8A88)) 
    \execute_engine[ir][20]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][20]_i_3_n_0 ),
        .I2(\execute_engine[ir][20]_i_4_n_0 ),
        .I3(\execute_engine_reg[ir][16] ),
        .O(\issue_engine[ci_i32] [20]));
  LUT6 #(
    .INIT(64'hFFC0F0C040404040)) 
    \execute_engine[ir][20]_i_3 
       (.I0(\execute_engine[ir][20]_i_5_n_0 ),
        .I1(\execute_engine_reg[ir][31] ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I3(\execute_engine_reg[ir][2]_0 ),
        .I4(\execute_engine[ir][20]_i_2_0 ),
        .I5(\execute_engine[ir][2]_i_6_n_0 ),
        .O(\execute_engine[ir][20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA0A8800AA0AAAAA)) 
    \execute_engine[ir][20]_i_4 
       (.I0(\execute_engine[ir][21]_i_6_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][31]_i_13_n_0 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I5(\execute_engine[ir][2]_i_6_n_0 ),
        .O(\execute_engine[ir][20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF7F7F7FFFFFFF)) 
    \execute_engine[ir][20]_i_5 
       (.I0(\execute_engine[ir][19]_i_5_n_0 ),
        .I1(\execute_engine[ir][24]_i_13_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(rdata_o0_out[6]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o[12]),
        .O(\execute_engine[ir][20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][21]_i_1 
       (.I0(rdata_o[5]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[2]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [21]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [21]));
  LUT6 #(
    .INIT(64'h88A8AAAA88888888)) 
    \execute_engine[ir][21]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][21]_i_3_n_0 ),
        .I2(\execute_engine[ir][21]_i_4_n_0 ),
        .I3(\execute_engine[ir][21]_i_5_n_0 ),
        .I4(\execute_engine[ir][21]_i_6_n_0 ),
        .I5(\execute_engine_reg[ir][16] ),
        .O(\issue_engine[ci_i32] [21]));
  LUT6 #(
    .INIT(64'hF100505000000000)) 
    \execute_engine[ir][21]_i_3 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align] ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][26]_i_5_n_0 ),
        .I5(\execute_engine[ir][21]_i_4_n_0 ),
        .O(\execute_engine[ir][21]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][21]_i_4 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_2 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[3]),
        .O(\execute_engine[ir][21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF000A0CCA000)) 
    \execute_engine[ir][21]_i_5 
       (.I0(rdata_o0_out[7]),
        .I1(rdata_o[13]),
        .I2(rdata_o0_out[8]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o[14]),
        .I5(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\execute_engine[ir][21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCFFFAFAFCFFFFFFF)) 
    \execute_engine[ir][21]_i_6 
       (.I0(rdata_o[15]),
        .I1(rdata_o0_out[9]),
        .I2(\execute_engine[ir][21]_i_8_n_0 ),
        .I3(rdata_o0_out[6]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o[12]),
        .O(\execute_engine[ir][21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8308800)) 
    \execute_engine[ir][21]_i_8 
       (.I0(rdata_o0_out[7]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[13]),
        .I3(rdata_o0_out[8]),
        .I4(rdata_o[14]),
        .I5(\execute_engine[ir][16]_i_8_n_0 ),
        .O(\execute_engine[ir][21]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][22]_i_1 
       (.I0(rdata_o[6]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[3]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [22]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [22]));
  LUT6 #(
    .INIT(64'h80AA8080AAAAAAAA)) 
    \execute_engine[ir][22]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][22]_i_3_n_0 ),
        .I2(\execute_engine[ir][22]_i_4_n_0 ),
        .I3(\execute_engine[ir][22]_i_5_n_0 ),
        .I4(\execute_engine[ir][24]_i_4_n_0 ),
        .I5(\execute_engine[ir][22]_i_6_n_0 ),
        .O(\issue_engine[ci_i32] [22]));
  LUT5 #(
    .INIT(32'hABAA0A0A)) 
    \execute_engine[ir][22]_i_3 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align] ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][26]_i_5_n_0 ),
        .O(\execute_engine[ir][22]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][22]_i_4 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[4]),
        .O(\execute_engine[ir][22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAE)) 
    \execute_engine[ir][22]_i_5 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(rdata_o[13]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[7]),
        .I4(\issue_engine_enabled.issue_engine_reg[align] ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .O(\execute_engine[ir][22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF5D50000FFFFFFFF)) 
    \execute_engine[ir][22]_i_6 
       (.I0(\execute_engine[ir][22]_i_4_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][26]_i_5_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I4(\execute_engine[ir][21]_i_6_n_0 ),
        .I5(\execute_engine_reg[ir][16] ),
        .O(\execute_engine[ir][22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \execute_engine[ir][23]_i_2 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_0 ),
        .I1(\execute_engine_reg[ir][2] ),
        .I2(\execute_engine[ir][24]_i_3_n_0 ),
        .I3(\execute_engine[ir][23]_i_4_n_0 ),
        .I4(\execute_engine_reg[ir][23]_i_5_n_0 ),
        .I5(\execute_engine[ir][24]_i_7_n_0 ),
        .O(\execute_engine[ir][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \execute_engine[ir][23]_i_3 
       (.I0(rdata_o[7]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\execute_engine[ir][24]_i_3_n_0 ),
        .I3(\execute_engine[ir][23]_i_4_n_0 ),
        .I4(\execute_engine_reg[ir][23]_i_5_n_0 ),
        .I5(\execute_engine[ir][24]_i_7_n_0 ),
        .O(\execute_engine[ir][23]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][23]_i_4 
       (.I0(rdata_o0_out[2]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[5]),
        .O(\execute_engine[ir][23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAFBAFFB)) 
    \execute_engine[ir][23]_i_6 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I1(\execute_engine[ir][23]_i_4_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\execute_engine[ir][31]_i_11_n_0 ),
        .O(\execute_engine[ir][23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA0A880AAA0AA80AA)) 
    \execute_engine[ir][23]_i_7 
       (.I0(\execute_engine[ir][21]_i_6_n_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I2(\execute_engine[ir][26]_i_5_n_0 ),
        .I3(\execute_engine[ir][23]_i_4_n_0 ),
        .I4(\execute_engine[ir][31]_i_9_n_0 ),
        .I5(\execute_engine[ir][12]_i_4_0 ),
        .O(\execute_engine[ir][23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][24]_i_1 
       (.I0(rdata_o[8]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_3 ),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [24]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [24]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \execute_engine[ir][24]_i_10 
       (.I0(\execute_engine[ir][19]_i_5_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][26]_i_5_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align] ),
        .O(\execute_engine[ir][24]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \execute_engine[ir][24]_i_13 
       (.I0(\execute_engine[ir][31]_i_11_n_0 ),
        .I1(\execute_engine[ir][31]_i_12_n_0 ),
        .I2(\execute_engine[ir][17]_i_3_n_0 ),
        .I3(\execute_engine[ir][15]_i_4_n_0 ),
        .I4(\execute_engine[ir][27]_i_3_n_0 ),
        .O(\execute_engine[ir][24]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h8F888FFF88888888)) 
    \execute_engine[ir][24]_i_2 
       (.I0(\execute_engine[ir][24]_i_3_n_0 ),
        .I1(\execute_engine[ir][24]_i_4_n_0 ),
        .I2(\execute_engine[ir][24]_i_5_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align] ),
        .I4(\execute_engine[ir][24]_i_6_n_0 ),
        .I5(\execute_engine[ir][24]_i_7_n_0 ),
        .O(\issue_engine[ci_i32] [24]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \execute_engine[ir][24]_i_3 
       (.I0(rdata_o[1]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o0_out[1]),
        .I3(\execute_engine[ir][24]_i_8_n_0 ),
        .O(\execute_engine[ir][24]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][24]_i_4 
       (.I0(rdata_o0_out[3]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[6]),
        .O(\execute_engine[ir][24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA2A22222A2AAAAA)) 
    \execute_engine[ir][24]_i_5 
       (.I0(\execute_engine[ir][24]_i_9_n_0 ),
        .I1(\execute_engine_reg[ir][1] ),
        .I2(\execute_engine[ir][24]_i_4_n_0 ),
        .I3(\execute_engine[ir][31]_i_11_n_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_1 ),
        .I5(\execute_engine[ir][31]_i_12_n_0 ),
        .O(\execute_engine[ir][24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFBFFAFFBABF)) 
    \execute_engine[ir][24]_i_6 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(rdata_o0_out[5]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[11]),
        .I4(rdata_o0_out[7]),
        .I5(rdata_o[13]),
        .O(\execute_engine[ir][24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF5455)) 
    \execute_engine[ir][24]_i_7 
       (.I0(\execute_engine[ir][24]_i_10_n_0 ),
        .I1(\execute_engine[ir][24]_i_10_0 ),
        .I2(\execute_engine[ir][23]_i_3_0 ),
        .I3(\execute_engine[ir][24]_i_13_n_0 ),
        .I4(\execute_engine[ir][31]_i_13_n_0 ),
        .I5(\execute_engine[ir][23]_i_3_1 ),
        .O(\execute_engine[ir][24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAEFAAAAAAAFA)) 
    \execute_engine[ir][24]_i_8 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I1(\execute_engine[ir][19]_i_5_n_0 ),
        .I2(\execute_engine[ir][31]_i_13_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][26]_i_5_n_0 ),
        .I5(\execute_engine[ir][24]_i_13_n_0 ),
        .O(\execute_engine[ir][24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEBFAEAABFBFBF)) 
    \execute_engine[ir][24]_i_9 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\execute_engine[ir][21]_i_8_n_0 ),
        .I2(\execute_engine[ir][31]_i_13_n_0 ),
        .I3(\execute_engine_reg[ir][10] ),
        .I4(\execute_engine[ir][31]_i_12_n_0 ),
        .I5(\execute_engine[ir][24]_i_4_n_0 ),
        .O(\execute_engine[ir][24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][25]_i_1 
       (.I0(rdata_o[9]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [25]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [25]));
  LUT5 #(
    .INIT(32'hCA0A0A0A)) 
    \execute_engine[ir][25]_i_2 
       (.I0(\execute_engine[ir][25]_i_3_n_0 ),
        .I1(\execute_engine[ir][31]_i_13_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .O(\issue_engine[ci_i32] [25]));
  LUT6 #(
    .INIT(64'h44444444444444F4)) 
    \execute_engine[ir][25]_i_3 
       (.I0(\execute_engine[ir][25]_i_4_n_0 ),
        .I1(\execute_engine[ir][25]_i_5_n_0 ),
        .I2(\execute_engine[ir][31]_i_13_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align] ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I5(\execute_engine_reg[ir][1] ),
        .O(\execute_engine[ir][25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1F5F1F1F1F5F5F5F)) 
    \execute_engine[ir][25]_i_4 
       (.I0(\execute_engine[ir][29]_i_3_n_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align] ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_3 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o[2]),
        .O(\execute_engine[ir][25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF0F20FFAA0FAA)) 
    \execute_engine[ir][25]_i_5 
       (.I0(\execute_engine[ir][31]_i_13_n_0 ),
        .I1(\execute_engine[ir][16]_i_8_n_0 ),
        .I2(\execute_engine[ir][26]_i_5_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][2]_i_6_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .O(\execute_engine[ir][25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][26]_i_1 
       (.I0(rdata_o[10]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[4]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [26]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [26]));
  LUT6 #(
    .INIT(64'hFFFFF0FF8F008000)) 
    \execute_engine[ir][26]_i_10 
       (.I0(\execute_engine[ir][23]_i_4_n_0 ),
        .I1(\execute_engine[ir][16]_i_8_n_0 ),
        .I2(\execute_engine[ir][26]_i_5_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I4(\execute_engine[ir][15]_i_4_n_0 ),
        .I5(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\execute_engine[ir][26]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hA2020202)) 
    \execute_engine[ir][26]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine_reg[ir][26]_i_3_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I3(\execute_engine[ir][26]_i_4_n_0 ),
        .I4(\execute_engine[ir][26]_i_5_n_0 ),
        .O(\issue_engine[ci_i32] [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[ir][26]_i_4 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_3 ),
        .I1(rdata_o[2]),
        .I2(\execute_engine[ir][8]_i_3_n_0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o[7]),
        .O(\execute_engine[ir][26]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][26]_i_5 
       (.I0(rdata_o0_out[8]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[14]),
        .O(\execute_engine[ir][26]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFFFEF)) 
    \execute_engine[ir][26]_i_6 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][15]_i_4_n_0 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\execute_engine[ir][23]_i_4_n_0 ),
        .O(\execute_engine[ir][26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0C440C44FF770C44)) 
    \execute_engine[ir][26]_i_7 
       (.I0(\execute_engine[ir][26]_i_8_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][23]_i_4_n_0 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\execute_engine[ir][26]_i_9_n_0 ),
        .I5(\execute_engine[ir][26]_i_10_n_0 ),
        .O(\execute_engine[ir][26]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \execute_engine[ir][26]_i_8 
       (.I0(\execute_engine[ir][31]_i_13_n_0 ),
        .I1(\execute_engine[ir][31]_i_12_n_0 ),
        .I2(\execute_engine[ir][31]_i_11_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_1 ),
        .I4(\execute_engine[ir][15]_i_4_n_0 ),
        .O(\execute_engine[ir][26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hD0DDD000FFFFFFFF)) 
    \execute_engine[ir][26]_i_9 
       (.I0(\execute_engine[ir][26]_i_5_n_0 ),
        .I1(\execute_engine[ir][16]_i_8_n_0 ),
        .I2(rdata_o0_out[7]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o[13]),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\execute_engine[ir][26]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][27]_i_1 
       (.I0(rdata_o[11]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[5]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [27]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [27]));
  LUT6 #(
    .INIT(64'h5540FFFF55405540)) 
    \execute_engine[ir][27]_i_2 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I1(\execute_engine[ir][27]_i_3_n_0 ),
        .I2(\execute_engine[ir][29]_i_6_n_0 ),
        .I3(\execute_engine[ir][27]_i_4_n_0 ),
        .I4(\execute_engine[ir][27]_i_5_n_0 ),
        .I5(\execute_engine[ir][0]_i_2_n_0 ),
        .O(\issue_engine[ci_i32] [27]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][27]_i_3 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_3 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[8]),
        .O(\execute_engine[ir][27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000EAEF)) 
    \execute_engine[ir][27]_i_4 
       (.I0(\execute_engine_reg[ir][1] ),
        .I1(\execute_engine[ir][24]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_1 ),
        .I3(\execute_engine[ir][27]_i_6_n_0 ),
        .I4(\execute_engine[ir][27]_i_7_n_0 ),
        .O(\execute_engine[ir][27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5457FFFFFFFFFFFF)) 
    \execute_engine[ir][27]_i_5 
       (.I0(\execute_engine[ir][27]_i_3_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine_reg[ir][10] ),
        .I3(\execute_engine[ir][21]_i_4_n_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I5(\execute_engine[ir][26]_i_5_n_0 ),
        .O(\execute_engine[ir][27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0535C5F545754575)) 
    \execute_engine[ir][27]_i_6 
       (.I0(\execute_engine[ir][31]_i_13_n_0 ),
        .I1(\execute_engine[ir][26]_i_5_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I3(\execute_engine[ir][24]_i_4_n_0 ),
        .I4(\execute_engine[ir][21]_i_4_n_0 ),
        .I5(\execute_engine[ir][16]_i_8_n_0 ),
        .O(\execute_engine[ir][27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h55555555777FFF7F)) 
    \execute_engine[ir][27]_i_7 
       (.I0(\issue_engine_enabled.issue_engine_reg[align] ),
        .I1(\execute_engine_reg[ir][10] ),
        .I2(rdata_o[6]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[3]),
        .I5(\execute_engine[ir][29]_i_3_n_0 ),
        .O(\execute_engine[ir][27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][28]_i_1 
       (.I0(rdata_o[12]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[6]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [28]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [28]));
  LUT6 #(
    .INIT(64'h00000000FEAEAAAA)) 
    \execute_engine[ir][28]_i_2 
       (.I0(\execute_engine[ir][28]_i_3_n_0 ),
        .I1(rdata_o[9]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ),
        .I4(\execute_engine[ir][29]_i_6_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .O(\issue_engine[ci_i32] [28]));
  LUT6 #(
    .INIT(64'hFFFFFE0000000000)) 
    \execute_engine[ir][28]_i_3 
       (.I0(\execute_engine[ir][28]_i_2_0 ),
        .I1(\execute_engine_reg[ir][1] ),
        .I2(\execute_engine[ir][28]_i_5_n_0 ),
        .I3(\execute_engine[ir][29]_i_3_n_0 ),
        .I4(\execute_engine[ir][28]_i_6_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align] ),
        .O(\execute_engine[ir][28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4055505540000000)) 
    \execute_engine[ir][28]_i_5 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\execute_engine[ir][22]_i_4_n_0 ),
        .I2(\execute_engine[ir][26]_i_5_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I4(\execute_engine[ir][16]_i_8_n_0 ),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\execute_engine[ir][28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4444500000005000)) 
    \execute_engine[ir][28]_i_6 
       (.I0(\execute_engine[ir][26]_i_5_n_0 ),
        .I1(rdata_o0_out[7]),
        .I2(rdata_o[13]),
        .I3(rdata_o[9]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ),
        .O(\execute_engine[ir][28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][29]_i_1 
       (.I0(rdata_o[13]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[7]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [29]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [29]));
  LUT6 #(
    .INIT(64'h00000000CCEE00EA)) 
    \execute_engine[ir][29]_i_2 
       (.I0(\execute_engine[ir][29]_i_3_n_0 ),
        .I1(\execute_engine[ir][31]_i_11_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I3(\execute_engine[ir][29]_i_5_n_0 ),
        .I4(\execute_engine[ir][29]_i_6_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .O(\issue_engine[ci_i32] [29]));
  LUT5 #(
    .INIT(32'h0800FFFF)) 
    \execute_engine[ir][29]_i_3 
       (.I0(\execute_engine[ir][31]_i_13_n_0 ),
        .I1(\execute_engine[ir][31]_i_12_n_0 ),
        .I2(\execute_engine[ir][31]_i_11_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_1 ),
        .I4(\execute_engine_reg[ir][1] ),
        .O(\execute_engine[ir][29]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][29]_i_4 
       (.I0(rdata_o0_out[7]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[13]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_0 ));
  LUT5 #(
    .INIT(32'h0311FFFF)) 
    \execute_engine[ir][29]_i_5 
       (.I0(\execute_engine[ir][31]_i_13_n_0 ),
        .I1(\execute_engine_reg[ir][1] ),
        .I2(\execute_engine[ir][31]_i_11_n_0 ),
        .I3(\execute_engine_reg[ir][10] ),
        .I4(\issue_engine_enabled.issue_engine_reg[align] ),
        .O(\execute_engine[ir][29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001015)) 
    \execute_engine[ir][29]_i_6 
       (.I0(\issue_engine_enabled.issue_engine_reg[align] ),
        .I1(rdata_o0_out[7]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[13]),
        .I4(\execute_engine[ir][26]_i_5_n_0 ),
        .I5(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\execute_engine[ir][29]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][29]_i_7 
       (.I0(rdata_o0_out[1]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[1]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_2 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][2]_i_1 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_3 ),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[2]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [2]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [2]));
  LUT6 #(
    .INIT(64'hBAAAFFFFBAAA0000)) 
    \execute_engine[ir][2]_i_2 
       (.I0(\execute_engine[ir][2]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir][2]_0 ),
        .I2(\execute_engine_reg[ir][16] ),
        .I3(\execute_engine[ir][2]_i_5_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][2]_i_6_n_0 ),
        .O(\issue_engine[ci_i32] [2]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    \execute_engine[ir][2]_i_3 
       (.I0(\execute_engine_reg[ir][31] ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][19]_i_5_n_0 ),
        .I4(\execute_engine[ir][24]_i_13_n_0 ),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\execute_engine[ir][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF47034400)) 
    \execute_engine[ir][2]_i_5 
       (.I0(rdata_o0_out[8]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[14]),
        .I3(rdata_o0_out[7]),
        .I4(rdata_o[13]),
        .I5(\execute_engine[ir][21]_i_8_n_0 ),
        .O(\execute_engine[ir][2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][2]_i_6 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_3 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[2]),
        .O(\execute_engine[ir][2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][30]_i_1 
       (.I0(rdata_o[14]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[8]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\execute_engine[ir][30]_i_2_n_0 ),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [30]));
  LUT6 #(
    .INIT(64'h0400044400000000)) 
    \execute_engine[ir][30]_i_2 
       (.I0(\execute_engine[ir][30]_i_3_n_0 ),
        .I1(\execute_engine[ir][0]_i_2_n_0 ),
        .I2(rdata_o0_out[1]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o[1]),
        .I5(\issue_engine_enabled.issue_engine_reg[align] ),
        .O(\execute_engine[ir][30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000003AFF3F)) 
    \execute_engine[ir][30]_i_3 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\execute_engine[ir][27]_i_3_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\execute_engine[ir][31]_i_13_n_0 ),
        .I5(\execute_engine[ir][30]_i_5_n_0 ),
        .O(\execute_engine[ir][30]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][30]_i_4 
       (.I0(rdata_o0_out[0]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[0]),
        .O(\issue_engine_enabled.issue_engine_reg[align] ));
  LUT6 #(
    .INIT(64'h000000003FA00000)) 
    \execute_engine[ir][30]_i_5 
       (.I0(\execute_engine[ir][31]_i_13_n_0 ),
        .I1(\execute_engine[ir][24]_i_10_0 ),
        .I2(\execute_engine[ir][31]_i_12_n_0 ),
        .I3(\execute_engine[ir][31]_i_11_n_0 ),
        .I4(\execute_engine_reg[ir][1] ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .O(\execute_engine[ir][30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h020200000A0A0AAA)) 
    \execute_engine[ir][31]_i_1 
       (.I0(\execute_engine_reg[ir][13]_rep__0 ),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\execute_engine[ir][31]_i_5_n_0 ),
        .I3(\execute_engine_reg[ir][2] ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(\execute_engine_reg[ir][13]_rep__0_0 ),
        .O(\execute_engine[ir_nxt] ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][31]_i_11 
       (.I0(rdata_o0_out[4]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[10]),
        .O(\execute_engine[ir][31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][31]_i_12 
       (.I0(rdata_o0_out[5]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[11]),
        .O(\execute_engine[ir][31]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][31]_i_13 
       (.I0(rdata_o0_out[6]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[12]),
        .O(\execute_engine[ir][31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8FCBBFFFFFFFFFF)) 
    \execute_engine[ir][31]_i_14 
       (.I0(rdata_o0_out[1]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[1]),
        .I3(rdata_o0_out[0]),
        .I4(rdata_o[0]),
        .I5(\execute_engine[ir][24]_i_7_n_0 ),
        .O(\execute_engine[ir][31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][31]_i_2 
       (.I0(rdata_o[15]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[9]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [31]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [31]));
  LUT2 #(
    .INIT(4'h8)) 
    \execute_engine[ir][31]_i_4 
       (.I0(rdata_o0_out[0]),
        .I1(rdata_o0_out[1]),
        .O(\execute_engine[ir][31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \execute_engine[ir][31]_i_5 
       (.I0(\w_pnt_reg_n_0_[0] ),
        .I1(\r_pnt_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(\r_pnt_reg_n_0_[1] ),
        .O(\execute_engine[ir][31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000007F770000)) 
    \execute_engine[ir][31]_i_8 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\execute_engine_reg[ir][31] ),
        .I2(\execute_engine[ir][31]_i_11_n_0 ),
        .I3(\execute_engine[ir][31]_i_12_n_0 ),
        .I4(\execute_engine[ir][31]_i_13_n_0 ),
        .I5(\execute_engine[ir][31]_i_14_n_0 ),
        .O(\issue_engine[ci_i32] [31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][31]_i_9 
       (.I0(rdata_o0_out[9]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[15]),
        .O(\execute_engine[ir][31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][3]_i_1 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_2 ),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[3]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [3]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [3]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \execute_engine[ir][3]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_2 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[3]),
        .I4(\execute_engine[ir][31]_i_14_n_0 ),
        .I5(\execute_engine_reg[ir][10] ),
        .O(\issue_engine[ci_i32] [3]));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][4]_i_1 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 ),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[4]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [4]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [4]));
  LUT6 #(
    .INIT(64'hFFD0FFFFFFD00000)) 
    \execute_engine[ir][4]_i_2 
       (.I0(\execute_engine[ir][6]_i_3_n_0 ),
        .I1(\execute_engine[ir][4]_i_3_n_0 ),
        .I2(\execute_engine[ir][12]_i_3_n_0 ),
        .I3(\execute_engine[ir][4]_i_4_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][22]_i_4_n_0 ),
        .O(\issue_engine[ci_i32] [4]));
  LUT4 #(
    .INIT(16'hE200)) 
    \execute_engine[ir][4]_i_3 
       (.I0(rdata_o[12]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o0_out[6]),
        .I3(\execute_engine[ir][24]_i_13_n_0 ),
        .O(\execute_engine[ir][4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h0000202B)) 
    \execute_engine[ir][4]_i_4 
       (.I0(\issue_engine_enabled.issue_engine_reg[align] ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][26]_i_5_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .O(\execute_engine[ir][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][5]_i_1 
       (.I0(rdata_o0_out[2]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[5]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [5]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \execute_engine[ir][5]_i_2 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_1 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I2(\execute_engine[ir][5]_i_3_n_0 ),
        .I3(\execute_engine[ir][0]_i_2_n_0 ),
        .I4(\execute_engine[ir][23]_i_4_n_0 ),
        .O(\issue_engine[ci_i32] [5]));
  LUT6 #(
    .INIT(64'hF0F0C0F0FFA0C0C0)) 
    \execute_engine[ir][5]_i_3 
       (.I0(\execute_engine[ir][12]_i_4_0 ),
        .I1(\execute_engine[ir][21]_i_8_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align] ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\execute_engine[ir][31]_i_9_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .O(\execute_engine[ir][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][6]_i_1 
       (.I0(rdata_o0_out[3]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[6]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [6]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [6]));
  LUT6 #(
    .INIT(64'hF444FFFFF4440000)) 
    \execute_engine[ir][6]_i_2 
       (.I0(\execute_engine[ir][8]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir][16] ),
        .I2(\execute_engine[ir][12]_i_3_n_0 ),
        .I3(\execute_engine[ir][6]_i_3_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][24]_i_4_n_0 ),
        .O(\issue_engine[ci_i32] [6]));
  LUT4 #(
    .INIT(16'hE200)) 
    \execute_engine[ir][6]_i_3 
       (.I0(rdata_o[15]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o0_out[9]),
        .I3(\execute_engine[ir][19]_i_5_n_0 ),
        .O(\execute_engine[ir][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][7]_i_1 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_0 ),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[7]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [7]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [7]));
  LUT6 #(
    .INIT(64'hBBB8FFFFBBB80000)) 
    \execute_engine[ir][7]_i_2 
       (.I0(\execute_engine[ir][7]_i_3_n_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I2(\execute_engine[ir][7]_i_4_n_0 ),
        .I3(\execute_engine[ir][7]_i_5_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][15]_i_4_n_0 ),
        .O(\issue_engine[ci_i32] [7]));
  LUT6 #(
    .INIT(64'h22AAA2AA00008000)) 
    \execute_engine[ir][7]_i_3 
       (.I0(\execute_engine[ir][8]_i_3_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][31]_i_13_n_0 ),
        .I3(\execute_engine[ir][19]_i_5_n_0 ),
        .I4(\execute_engine[ir][24]_i_13_n_0 ),
        .I5(\execute_engine[ir][15]_i_4_n_0 ),
        .O(\execute_engine[ir][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0100010101000000)) 
    \execute_engine[ir][7]_i_4 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align] ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_3 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o[2]),
        .O(\execute_engine[ir][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA0A88A8800088A88)) 
    \execute_engine[ir][7]_i_5 
       (.I0(\issue_engine_enabled.issue_engine_reg[align] ),
        .I1(\execute_engine[ir][15]_i_4_n_0 ),
        .I2(\execute_engine[ir][26]_i_5_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I4(\execute_engine[ir][31]_i_9_n_0 ),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\execute_engine[ir][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][8]_i_1 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_3 ),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[8]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [8]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [8]));
  LUT6 #(
    .INIT(64'hFF40FFFFFF000000)) 
    \execute_engine[ir][8]_i_2 
       (.I0(\execute_engine[ir][11]_i_4_n_0 ),
        .I1(\execute_engine[ir][8]_i_3_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I3(\execute_engine[ir][8]_i_4_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][27]_i_3_n_0 ),
        .O(\issue_engine[ci_i32] [8]));
  LUT6 #(
    .INIT(64'h05000533F5FFF533)) 
    \execute_engine[ir][8]_i_3 
       (.I0(rdata_o0_out[7]),
        .I1(rdata_o[13]),
        .I2(rdata_o0_out[8]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o[14]),
        .I5(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\execute_engine[ir][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000550300005500)) 
    \execute_engine[ir][8]_i_4 
       (.I0(\execute_engine[ir][8]_i_5_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align] ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I5(\execute_engine[ir][21]_i_4_n_0 ),
        .O(\execute_engine[ir][8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55CF0FCF)) 
    \execute_engine[ir][8]_i_5 
       (.I0(\execute_engine[ir][21]_i_4_n_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I2(\execute_engine[ir][27]_i_3_n_0 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\execute_engine[ir][8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][9]_i_1 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[9]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [9]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [9]));
  LUT6 #(
    .INIT(64'h7500FFFF75007500)) 
    \execute_engine[ir][9]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][11]_i_4_n_0 ),
        .I2(\execute_engine[ir][9]_i_3_n_0 ),
        .I3(\execute_engine[ir][17]_i_3_n_0 ),
        .I4(\execute_engine[ir][9]_i_4_n_0 ),
        .I5(\execute_engine[ir][24]_i_7_n_0 ),
        .O(\issue_engine[ci_i32] [9]));
  LUT6 #(
    .INIT(64'hC0CCA0A0C0CCAAAA)) 
    \execute_engine[ir][9]_i_3 
       (.I0(rdata_o[1]),
        .I1(rdata_o0_out[1]),
        .I2(\execute_engine[ir][26]_i_5_n_0 ),
        .I3(rdata_o0_out[7]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o[13]),
        .O(\execute_engine[ir][9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h02A2A2A2AAAAAAAA)) 
    \execute_engine[ir][9]_i_4 
       (.I0(\execute_engine[ir][9]_i_5_n_0 ),
        .I1(\execute_engine[ir][22]_i_4_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][24]_i_4_n_0 ),
        .I4(\execute_engine[ir][26]_i_5_n_0 ),
        .I5(\execute_engine[ir][20]_i_2_0 ),
        .O(\execute_engine[ir][9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5D5DFD5D5FFFFFFF)) 
    \execute_engine[ir][9]_i_5 
       (.I0(\issue_engine_enabled.issue_engine_reg[align] ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I2(\execute_engine[ir][26]_i_5_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][22]_i_4_n_0 ),
        .I5(\execute_engine[ir][17]_i_3_n_0 ),
        .O(\execute_engine[ir][9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h707F7F7F)) 
    \execute_engine[is_ci]_i_1 
       (.I0(rdata_o0_out[1]),
        .I1(rdata_o0_out[0]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[1]),
        .I4(rdata_o[0]),
        .O(p_0_in__1));
  MUXF7 \execute_engine_reg[ir][23]_i_1 
       (.I0(\execute_engine[ir][23]_i_2_n_0 ),
        .I1(\execute_engine[ir][23]_i_3_n_0 ),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [23]),
        .S(\issue_engine_enabled.issue_engine_reg[align]__0 ));
  MUXF7 \execute_engine_reg[ir][23]_i_5 
       (.I0(\execute_engine[ir][23]_i_6_n_0 ),
        .I1(\execute_engine[ir][23]_i_7_n_0 ),
        .O(\execute_engine_reg[ir][23]_i_5_n_0 ),
        .S(\issue_engine_enabled.issue_engine_reg[align] ));
  MUXF7 \execute_engine_reg[ir][26]_i_3 
       (.I0(\execute_engine[ir][26]_i_6_n_0 ),
        .I1(\execute_engine[ir][26]_i_7_n_0 ),
        .O(\execute_engine_reg[ir][26]_i_3_n_0 ),
        .S(\issue_engine_enabled.issue_engine_reg[align] ));
  FDRE \fifo_read_async.fifo_read_async_large.r_pnt_ff_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\r_pnt[0]_i_1__2_n_0 ),
        .Q(\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFCAAFFAAF0AA00)) 
    \issue_engine_enabled.issue_engine[align]_i_1 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_8 ),
        .I1(\issue_engine_enabled.issue_engine[align]_i_2_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_9 ),
        .I3(\fetch_engine_reg[restart]__0 ),
        .I4(\execute_engine[ir_nxt] ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .O(\execute_engine_reg[next_pc][1] ));
  LUT6 #(
    .INIT(64'hFFFF900990099009)) 
    \issue_engine_enabled.issue_engine[align]_i_2 
       (.I0(\r_pnt_reg_n_0_[1] ),
        .I1(p_0_in),
        .I2(\r_pnt_reg_n_0_[0] ),
        .I3(\w_pnt_reg_n_0_[0] ),
        .I4(rdata_o0_out[1]),
        .I5(rdata_o0_out[0]),
        .O(\issue_engine_enabled.issue_engine[align]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h6006)) 
    \m_axi_araddr[31]_INST_0_i_4 
       (.I0(p_0_in),
        .I1(\r_pnt_reg_n_0_[1] ),
        .I2(\w_pnt_reg_n_0_[0] ),
        .I3(\r_pnt_reg_n_0_[0] ),
        .O(\w_pnt_reg[1]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "prefetch_buffer[1].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg_n_0_[0] }),
        .DIA(\main_rsp[data] [1:0]),
        .DIB(\main_rsp[data] [3:2]),
        .DIC(\main_rsp[data] [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(rdata_o0_out[1:0]),
        .DOB({\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_2 ,\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_3 }),
        .DOC({rdata_o0_out[2],\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 }),
        .DOD(\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(clk),
        .WE(\FSM_sequential_fetch_engine_reg[state][0] ));
  LUT5 #(
    .INIT(32'h00400044)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_1__0 
       (.I0(\fetch_engine_reg[state] [0]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\main_rsp[err] ),
        .I3(\w_pnt_reg[1]_1 ),
        .I4(\w_pnt_reg[1]_2 ),
        .O(\FSM_sequential_fetch_engine_reg[state][0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "prefetch_buffer[1].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "16" *) 
  RAM32M \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg_n_0_[0] }),
        .DIA(\main_rsp[data] [13:12]),
        .DIB(\main_rsp[data] [15:14]),
        .DIC({1'b0,wdata_i}),
        .DID({1'b0,1'b0}),
        .DOA(rdata_o0_out[7:6]),
        .DOB(rdata_o0_out[9:8]),
        .DOC({\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOC_UNCONNECTED [1],\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_n_5 }),
        .DOD(\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOD_UNCONNECTED [1:0]),
        .WCLK(clk),
        .WE(\FSM_sequential_fetch_engine_reg[state][0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "prefetch_buffer[1].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg_n_0_[0] }),
        .DIA(\main_rsp[data] [7:6]),
        .DIB(\main_rsp[data] [9:8]),
        .DIC(\main_rsp[data] [11:10]),
        .DID({1'b0,1'b0}),
        .DOA({\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_0 ,rdata_o0_out[3]}),
        .DOB({\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ,\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_3 }),
        .DOC(rdata_o0_out[5:4]),
        .DOD(\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(clk),
        .WE(\FSM_sequential_fetch_engine_reg[state][0] ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0D02)) 
    \r_pnt[0]_i_1__1 
       (.I0(\r_pnt[1]_i_2__0_n_0 ),
        .I1(\r_pnt[1]_i_3_n_0 ),
        .I2(\fetch_engine_reg[restart]__0 ),
        .I3(\r_pnt_reg[1]_1 [0]),
        .O(\r_pnt_reg[0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0E01)) 
    \r_pnt[0]_i_1__2 
       (.I0(\r_pnt[1]_i_2_n_0 ),
        .I1(\r_pnt[1]_i_3_n_0 ),
        .I2(\fetch_engine_reg[restart]__0 ),
        .I3(\r_pnt_reg_n_0_[0] ),
        .O(\r_pnt[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h0000DF20)) 
    \r_pnt[1]_i_1 
       (.I0(\r_pnt[1]_i_2__0_n_0 ),
        .I1(\r_pnt[1]_i_3_n_0 ),
        .I2(\r_pnt_reg[1]_1 [0]),
        .I3(\r_pnt_reg[1]_1 [1]),
        .I4(\fetch_engine_reg[restart]__0 ),
        .O(\r_pnt_reg[0]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h0000EF10)) 
    \r_pnt[1]_i_1__0 
       (.I0(\r_pnt[1]_i_2_n_0 ),
        .I1(\r_pnt[1]_i_3_n_0 ),
        .I2(\r_pnt_reg_n_0_[0] ),
        .I3(\r_pnt_reg_n_0_[1] ),
        .I4(\fetch_engine_reg[restart]__0 ),
        .O(r_nxt));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F8F000F)) 
    \r_pnt[1]_i_2 
       (.I0(rdata_o0_out[1]),
        .I1(rdata_o0_out[0]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][2] ),
        .I4(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I5(\execute_engine[ir][31]_i_5_n_0 ),
        .O(\r_pnt[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008080FFF)) 
    \r_pnt[1]_i_2__0 
       (.I0(rdata_o0_out[1]),
        .I1(rdata_o0_out[0]),
        .I2(\execute_engine[ir][31]_i_5_n_0 ),
        .I3(\execute_engine_reg[ir][2] ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(\execute_engine_reg[ir][13]_rep__0_0 ),
        .O(\r_pnt[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \r_pnt[1]_i_3 
       (.I0(\trap_ctrl_reg[exc_buf][3] ),
        .I1(\FSM_sequential_execute_engine[state][3]_i_8_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\r_pnt[1]_i_3_n_0 ));
  FDCE \r_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\r_pnt[0]_i_1__2_n_0 ),
        .Q(\r_pnt_reg_n_0_[0] ));
  FDCE \r_pnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(r_nxt),
        .Q(\r_pnt_reg_n_0_[1] ));
  LUT4 #(
    .INIT(16'h0001)) 
    \trap_ctrl[cause][6]_i_2 
       (.I0(\trap_ctrl_reg[cause][6] [5]),
        .I1(\trap_ctrl_reg[cause][6] [4]),
        .I2(\trap_ctrl_reg[cause][6] [6]),
        .I3(\trap_ctrl_reg[cause][6] [7]),
        .O(\trap_ctrl_reg[exc_buf][6] ));
  LUT6 #(
    .INIT(64'h00000000FEFFFFFF)) 
    \trap_ctrl[exc_buf][0]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\trap_ctrl_reg[env_pending]__0 ),
        .I4(Q[3]),
        .I5(\trap_ctrl[exc_buf][0]_i_2_n_0 ),
        .O(D));
  LUT6 #(
    .INIT(64'h1115111151555555)) 
    \trap_ctrl[exc_buf][0]_i_2 
       (.I0(\trap_ctrl_reg[cause][6] [0]),
        .I1(\execute_engine[ir_nxt] ),
        .I2(\execute_engine[ir][31]_i_4_n_0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_n_5 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o[16]),
        .O(\trap_ctrl[exc_buf][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \w_pnt[0]_i_1__0 
       (.I0(\fetch_engine_reg[restart]__0 ),
        .I1(\FSM_sequential_fetch_engine_reg[state][0] ),
        .I2(\w_pnt_reg_n_0_[0] ),
        .O(\w_pnt[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h1320)) 
    \w_pnt[1]_i_1__0 
       (.I0(\w_pnt_reg_n_0_[0] ),
        .I1(\fetch_engine_reg[restart]__0 ),
        .I2(\FSM_sequential_fetch_engine_reg[state][0] ),
        .I3(p_0_in),
        .O(\w_pnt[1]_i_1__0_n_0 ));
  FDCE \w_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt[0]_i_1__0_n_0 ),
        .Q(\w_pnt_reg_n_0_[0] ));
  FDCE \w_pnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt[1]_i_1__0_n_0 ),
        .Q(p_0_in));
endmodule

(* ORIG_REF_NAME = "neorv32_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo__parameterized0
   (\rx_fifo[avail] ,
    \rx_fifo[free] ,
    \fifo_read_sync.free_o_reg_0 ,
    \ctrl_reg[hwfc_en] ,
    irq_rx_o0,
    \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 ,
    clk,
    rstn_sys,
    \r_pnt_reg[0]_0 ,
    ADDRARDADDR,
    \wb_core[we] ,
    \iodev_req[10][stb] ,
    irq_rx_o_reg,
    \ctrl_reg[sim_mode]__0 ,
    \rx_engine_reg[done]__0 ,
    \rx_engine_reg[over] ,
    \ctrl_reg[hwfc_en]__0 ,
    \ctrl_reg[irq_rx_nempty]__0 ,
    \ctrl_reg[irq_rx_half]__0 ,
    \ctrl_reg[irq_rx_full]__0 ,
    Q);
  output \rx_fifo[avail] ;
  output \rx_fifo[free] ;
  output \fifo_read_sync.free_o_reg_0 ;
  output \ctrl_reg[hwfc_en] ;
  output irq_rx_o0;
  output [7:0]\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 ;
  input clk;
  input rstn_sys;
  input \r_pnt_reg[0]_0 ;
  input [0:0]ADDRARDADDR;
  input \wb_core[we] ;
  input \iodev_req[10][stb] ;
  input irq_rx_o_reg;
  input \ctrl_reg[sim_mode]__0 ;
  input \rx_engine_reg[done]__0 ;
  input \rx_engine_reg[over] ;
  input \ctrl_reg[hwfc_en]__0 ;
  input \ctrl_reg[irq_rx_nempty]__0 ;
  input \ctrl_reg[irq_rx_half]__0 ;
  input \ctrl_reg[irq_rx_full]__0 ;
  input [7:0]Q;

  wire [0:0]ADDRARDADDR;
  wire [7:0]Q;
  wire avail;
  wire clk;
  wire \ctrl_reg[hwfc_en] ;
  wire \ctrl_reg[hwfc_en]__0 ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_half]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire [7:0]\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 ;
  wire \fifo_read_sync.free_o_i_1__0_n_0 ;
  wire \fifo_read_sync.free_o_reg_0 ;
  wire \iodev_req[10][stb] ;
  wire irq_rx_o0;
  wire irq_rx_o_reg;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[0] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[1] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[2] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[3] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[4] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[5] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[6] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[7] ;
  wire \r_pnt[0]_i_1_n_0 ;
  wire \r_pnt_reg[0]_0 ;
  wire \r_pnt_reg_n_0_[0] ;
  wire rstn_sys;
  wire \rx_engine_reg[done]__0 ;
  wire \rx_engine_reg[over] ;
  wire \rx_fifo[avail] ;
  wire \rx_fifo[free] ;
  wire \w_pnt[0]_i_1__2_n_0 ;
  wire \w_pnt_reg_n_0_[0] ;
  wire \wb_core[we] ;
  wire we;

  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[0] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[1] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[2] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[3] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[4] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[5] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[6] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[7] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \fifo_read_sync.free_o_i_1__0 
       (.I0(\r_pnt_reg_n_0_[0] ),
        .I1(\w_pnt_reg_n_0_[0] ),
        .O(\fifo_read_sync.free_o_i_1__0_n_0 ));
  FDCE \fifo_read_sync.free_o_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo_read_sync.free_o_i_1__0_n_0 ),
        .Q(\rx_fifo[free] ));
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_read_sync.half_o_i_1__0 
       (.I0(\w_pnt_reg_n_0_[0] ),
        .I1(\r_pnt_reg_n_0_[0] ),
        .O(avail));
  FDCE \fifo_read_sync.half_o_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(avail),
        .Q(\rx_fifo[avail] ));
  LUT6 #(
    .INIT(64'h8880AAAA88808880)) 
    irq_rx_o_i_1
       (.I0(irq_rx_o_reg),
        .I1(\rx_fifo[avail] ),
        .I2(\ctrl_reg[irq_rx_nempty]__0 ),
        .I3(\ctrl_reg[irq_rx_half]__0 ),
        .I4(\rx_fifo[free] ),
        .I5(\ctrl_reg[irq_rx_full]__0 ),
        .O(irq_rx_o0));
  LUT3 #(
    .INIT(8'h82)) 
    \memory_no_reset.fifo_write_noreset_small.fifo_reg[7]_i_1__0 
       (.I0(\rx_engine_reg[done]__0 ),
        .I1(\w_pnt_reg_n_0_[0] ),
        .I2(\r_pnt_reg_n_0_[0] ),
        .O(we));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0] 
       (.C(clk),
        .CE(we),
        .D(Q[0]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[1] 
       (.C(clk),
        .CE(we),
        .D(Q[1]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[2] 
       (.C(clk),
        .CE(we),
        .D(Q[2]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[3] 
       (.C(clk),
        .CE(we),
        .D(Q[3]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[4] 
       (.C(clk),
        .CE(we),
        .D(Q[4]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[5] 
       (.C(clk),
        .CE(we),
        .D(Q[5]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[6] 
       (.C(clk),
        .CE(we),
        .D(Q[6]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7] 
       (.C(clk),
        .CE(we),
        .D(Q[7]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555040051550000)) 
    \r_pnt[0]_i_1 
       (.I0(\r_pnt_reg[0]_0 ),
        .I1(ADDRARDADDR),
        .I2(\wb_core[we] ),
        .I3(\iodev_req[10][stb] ),
        .I4(\r_pnt_reg_n_0_[0] ),
        .I5(\w_pnt_reg_n_0_[0] ),
        .O(\r_pnt[0]_i_1_n_0 ));
  FDCE \r_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\r_pnt[0]_i_1_n_0 ),
        .Q(\r_pnt_reg_n_0_[0] ));
  LUT4 #(
    .INIT(16'hF040)) 
    \rx_engine[over]_i_1 
       (.I0(\rx_fifo[free] ),
        .I1(\rx_engine_reg[done]__0 ),
        .I2(irq_rx_o_reg),
        .I3(\rx_engine_reg[over] ),
        .O(\fifo_read_sync.free_o_reg_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    uart_rts_o_i_1
       (.I0(\ctrl_reg[hwfc_en]__0 ),
        .I1(\rx_fifo[avail] ),
        .I2(irq_rx_o_reg),
        .O(\ctrl_reg[hwfc_en] ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h02022200)) 
    \w_pnt[0]_i_1__2 
       (.I0(irq_rx_o_reg),
        .I1(\ctrl_reg[sim_mode]__0 ),
        .I2(\r_pnt_reg_n_0_[0] ),
        .I3(\w_pnt_reg_n_0_[0] ),
        .I4(\rx_engine_reg[done]__0 ),
        .O(\w_pnt[0]_i_1__2_n_0 ));
  FDCE \w_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt[0]_i_1__2_n_0 ),
        .Q(\w_pnt_reg_n_0_[0] ));
endmodule

(* ORIG_REF_NAME = "neorv32_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo__parameterized0_0
   (\tx_fifo[avail] ,
    \tx_fifo[free] ,
    \w_pnt_reg[0]_0 ,
    \r_pnt_reg[0]_0 ,
    \ctrl_reg[sim_mode] ,
    irq_tx_o0,
    D,
    \tx_engine_reg[state][2] ,
    clk,
    rstn_sys,
    \w_pnt_reg[0]_1 ,
    \tx_engine_reg[state][0] ,
    \tx_engine_reg[state][0]_0 ,
    \tx_engine_reg[state][0]_1 ,
    \ctrl_reg[sim_mode]__0 ,
    irq_tx_o_reg,
    \ctrl_reg[irq_tx_empty]__0 ,
    \ctrl_reg[irq_tx_nhalf]__0 ,
    Q,
    \tx_engine_reg[state][0]_2 ,
    E,
    \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 );
  output \tx_fifo[avail] ;
  output \tx_fifo[free] ;
  output \w_pnt_reg[0]_0 ;
  output \r_pnt_reg[0]_0 ;
  output \ctrl_reg[sim_mode] ;
  output irq_tx_o0;
  output [7:0]D;
  output \tx_engine_reg[state][2] ;
  input clk;
  input rstn_sys;
  input \w_pnt_reg[0]_1 ;
  input \tx_engine_reg[state][0] ;
  input \tx_engine_reg[state][0]_0 ;
  input \tx_engine_reg[state][0]_1 ;
  input \ctrl_reg[sim_mode]__0 ;
  input irq_tx_o_reg;
  input \ctrl_reg[irq_tx_empty]__0 ;
  input \ctrl_reg[irq_tx_nhalf]__0 ;
  input [6:0]Q;
  input \tx_engine_reg[state][0]_2 ;
  input [0:0]E;
  input [7:0]\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 ;

  wire [7:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire avail;
  wire clk;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_nhalf]__0 ;
  wire \ctrl_reg[sim_mode] ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire \fifo_read_sync.free_o_i_1_n_0 ;
  wire [7:0]fifo_reg;
  wire irq_tx_o0;
  wire irq_tx_o_reg;
  wire [7:0]\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 ;
  wire \r_pnt[0]_i_1__0_n_0 ;
  wire \r_pnt_reg[0]_0 ;
  wire [7:0]rdata_o;
  wire rstn_sys;
  wire \tx_engine_reg[state][0] ;
  wire \tx_engine_reg[state][0]_0 ;
  wire \tx_engine_reg[state][0]_1 ;
  wire \tx_engine_reg[state][0]_2 ;
  wire \tx_engine_reg[state][2] ;
  wire \tx_fifo[avail] ;
  wire \tx_fifo[free] ;
  wire \w_pnt_reg[0]_0 ;
  wire \w_pnt_reg[0]_1 ;

  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[0]),
        .Q(rdata_o[0]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[1]),
        .Q(rdata_o[1]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[2]),
        .Q(rdata_o[2]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[3]),
        .Q(rdata_o[3]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[4]),
        .Q(rdata_o[4]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[5]),
        .Q(rdata_o[5]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[6]),
        .Q(rdata_o[6]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[7]),
        .Q(rdata_o[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \fifo_read_sync.free_o_i_1 
       (.I0(\r_pnt_reg[0]_0 ),
        .I1(\w_pnt_reg[0]_0 ),
        .O(\fifo_read_sync.free_o_i_1_n_0 ));
  FDCE \fifo_read_sync.free_o_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo_read_sync.free_o_i_1_n_0 ),
        .Q(\tx_fifo[free] ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_read_sync.half_o_i_1 
       (.I0(\w_pnt_reg[0]_0 ),
        .I1(\r_pnt_reg[0]_0 ),
        .O(avail));
  FDCE \fifo_read_sync.half_o_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(avail),
        .Q(\tx_fifo[avail] ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    irq_tx_o_i_1
       (.I0(\ctrl_reg[irq_tx_empty]__0 ),
        .I1(\ctrl_reg[irq_tx_nhalf]__0 ),
        .I2(irq_tx_o_reg),
        .I3(\tx_fifo[avail] ),
        .O(irq_tx_o0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [0]),
        .Q(fifo_reg[0]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [1]),
        .Q(fifo_reg[1]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [2]),
        .Q(fifo_reg[2]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [3]),
        .Q(fifo_reg[3]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [4]),
        .Q(fifo_reg[4]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[5] 
       (.C(clk),
        .CE(E),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [5]),
        .Q(fifo_reg[5]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[6] 
       (.C(clk),
        .CE(E),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [6]),
        .Q(fifo_reg[6]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7] 
       (.C(clk),
        .CE(E),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [7]),
        .Q(fifo_reg[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4444444444445044)) 
    \r_pnt[0]_i_1__0 
       (.I0(\ctrl_reg[sim_mode] ),
        .I1(\r_pnt_reg[0]_0 ),
        .I2(\w_pnt_reg[0]_0 ),
        .I3(\tx_engine_reg[state][0] ),
        .I4(\tx_engine_reg[state][0]_0 ),
        .I5(\tx_engine_reg[state][0]_1 ),
        .O(\r_pnt[0]_i_1__0_n_0 ));
  FDCE \r_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\r_pnt[0]_i_1__0_n_0 ),
        .Q(\r_pnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][1]_i_1 
       (.I0(Q[0]),
        .I1(\tx_engine_reg[state][0]_1 ),
        .I2(rdata_o[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][2]_i_1 
       (.I0(Q[1]),
        .I1(\tx_engine_reg[state][0]_1 ),
        .I2(rdata_o[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][3]_i_1 
       (.I0(Q[2]),
        .I1(\tx_engine_reg[state][0]_1 ),
        .I2(rdata_o[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][4]_i_1 
       (.I0(Q[3]),
        .I1(\tx_engine_reg[state][0]_1 ),
        .I2(rdata_o[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][5]_i_1 
       (.I0(Q[4]),
        .I1(\tx_engine_reg[state][0]_1 ),
        .I2(rdata_o[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][6]_i_1 
       (.I0(Q[5]),
        .I1(\tx_engine_reg[state][0]_1 ),
        .I2(rdata_o[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][7]_i_1 
       (.I0(Q[6]),
        .I1(\tx_engine_reg[state][0]_1 ),
        .I2(rdata_o[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tx_engine[sreg][8]_i_1 
       (.I0(\tx_engine_reg[state][0]_1 ),
        .I1(rdata_o[7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h00A8A0A8)) 
    \tx_engine[state][0]_i_1 
       (.I0(\tx_engine_reg[state][0] ),
        .I1(\tx_fifo[avail] ),
        .I2(\tx_engine_reg[state][0]_0 ),
        .I3(\tx_engine_reg[state][0]_1 ),
        .I4(\tx_engine_reg[state][0]_2 ),
        .O(\tx_engine_reg[state][2] ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \w_pnt[0]_i_2 
       (.I0(\ctrl_reg[sim_mode]__0 ),
        .I1(irq_tx_o_reg),
        .O(\ctrl_reg[sim_mode] ));
  FDCE \w_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt_reg[0]_1 ),
        .Q(\w_pnt_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_gpio
   (\iodev_rsp[3][ack] ,
    gpio_o,
    Q,
    \bus_rsp_o_reg[data][7]_0 ,
    \iodev_req[3][stb] ,
    clk,
    rstn_sys,
    E,
    \bus_req_i[data] ,
    gpio_i,
    D);
  output \iodev_rsp[3][ack] ;
  output [7:0]gpio_o;
  output [7:0]Q;
  output [7:0]\bus_rsp_o_reg[data][7]_0 ;
  input \iodev_req[3][stb] ;
  input clk;
  input rstn_sys;
  input [0:0]E;
  input [7:0]\bus_req_i[data] ;
  input [7:0]gpio_i;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [7:0]\bus_req_i[data] ;
  wire [7:0]\bus_rsp_o_reg[data][7]_0 ;
  wire clk;
  wire [7:0]gpio_i;
  wire [7:0]gpio_o;
  wire \iodev_req[3][stb] ;
  wire \iodev_rsp[3][ack] ;
  wire rstn_sys;

  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\iodev_req[3][stb] ),
        .Q(\iodev_rsp[3][ack] ));
  FDCE \bus_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(\bus_rsp_o_reg[data][7]_0 [0]));
  FDCE \bus_rsp_o_reg[data][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(\bus_rsp_o_reg[data][7]_0 [1]));
  FDCE \bus_rsp_o_reg[data][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[2]),
        .Q(\bus_rsp_o_reg[data][7]_0 [2]));
  FDCE \bus_rsp_o_reg[data][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[3]),
        .Q(\bus_rsp_o_reg[data][7]_0 [3]));
  FDCE \bus_rsp_o_reg[data][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[4]),
        .Q(\bus_rsp_o_reg[data][7]_0 [4]));
  FDCE \bus_rsp_o_reg[data][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[5]),
        .Q(\bus_rsp_o_reg[data][7]_0 [5]));
  FDCE \bus_rsp_o_reg[data][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[6]),
        .Q(\bus_rsp_o_reg[data][7]_0 [6]));
  FDCE \bus_rsp_o_reg[data][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[7]),
        .Q(\bus_rsp_o_reg[data][7]_0 [7]));
  FDCE \din_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[0]),
        .Q(Q[0]));
  FDCE \din_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[1]),
        .Q(Q[1]));
  FDCE \din_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[2]),
        .Q(Q[2]));
  FDCE \din_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[3]),
        .Q(Q[3]));
  FDCE \din_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[4]),
        .Q(Q[4]));
  FDCE \din_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[5]),
        .Q(Q[5]));
  FDCE \din_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[6]),
        .Q(Q[6]));
  FDCE \din_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[7]),
        .Q(Q[7]));
  FDCE \dout_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_i[data] [0]),
        .Q(gpio_o[0]));
  FDCE \dout_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_i[data] [1]),
        .Q(gpio_o[1]));
  FDCE \dout_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_i[data] [2]),
        .Q(gpio_o[2]));
  FDCE \dout_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_i[data] [3]),
        .Q(gpio_o[3]));
  FDCE \dout_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_i[data] [4]),
        .Q(gpio_o[4]));
  FDCE \dout_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_i[data] [5]),
        .Q(gpio_o[5]));
  FDCE \dout_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_i[data] [6]),
        .Q(gpio_o[6]));
  FDCE \dout_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_i[data] [7]),
        .Q(gpio_o[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_imem
   (\imem_rsp[ack] ,
    \imem_rom.rdata_reg_0_31_0 ,
    out,
    \main_rsp[data] ,
    \imem_rom.rdata_reg_0_30_0 ,
    \imem_rom.rdata_reg_0_27_0 ,
    \imem_rom.rdata_reg_0_26_0 ,
    \imem_rom.rdata_reg_0_25_0 ,
    \imem_rom.rdata_reg_0_24_0 ,
    \imem_rom.rdata_reg_0_23_0 ,
    \imem_rom.rdata_reg_0_22_0 ,
    \imem_rom.rdata_reg_0_21_0 ,
    \imem_rom.rdata_reg_0_20_0 ,
    \imem_rom.rdata_reg_0_19_0 ,
    \imem_rom.rdata_reg_0_17_0 ,
    \imem_rom.rdata_reg_0_16_0 ,
    \imem_rom.rdata_reg_0_15_0 ,
    \imem_rom.rdata_reg_0_14_0 ,
    \imem_rom.rdata_reg_0_13_0 ,
    \imem_rom.rdata_reg_0_12_0 ,
    \imem_rom.rdata_reg_0_11_0 ,
    \imem_rom.rdata_reg_0_10_0 ,
    \imem_rom.rdata_reg_0_9_0 ,
    \imem_rom.rdata_reg_0_8_0 ,
    \imem_rom.rdata_reg_0_7_0 ,
    \imem_rom.rdata_reg_0_6_0 ,
    rden_reg_0,
    clk,
    rstn_sys,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_0 ,
    rden,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 ,
    \rdata_o_reg[1] ,
    \rdata_o_reg[1]_0 ,
    \rdata_o_reg[2] ,
    \rdata_o_reg[2]_0 ,
    \rdata_o_reg[3] ,
    \rdata_o_reg[3]_0 ,
    \rdata_o_reg[4] ,
    \rdata_o_reg[4]_0 ,
    \rdata_o_reg[12] ,
    \rdata_o_reg[13] ,
    Q,
    ADDRARDADDR,
    \imem_rom.rdata_reg_0_31_1 ,
    \imem_rom.rdata_reg_0_19_1 );
  output \imem_rsp[ack] ;
  output \imem_rom.rdata_reg_0_31_0 ;
  output [2:0]out;
  output [5:0]\main_rsp[data] ;
  output \imem_rom.rdata_reg_0_30_0 ;
  output \imem_rom.rdata_reg_0_27_0 ;
  output \imem_rom.rdata_reg_0_26_0 ;
  output \imem_rom.rdata_reg_0_25_0 ;
  output \imem_rom.rdata_reg_0_24_0 ;
  output \imem_rom.rdata_reg_0_23_0 ;
  output \imem_rom.rdata_reg_0_22_0 ;
  output \imem_rom.rdata_reg_0_21_0 ;
  output \imem_rom.rdata_reg_0_20_0 ;
  output \imem_rom.rdata_reg_0_19_0 ;
  output \imem_rom.rdata_reg_0_17_0 ;
  output \imem_rom.rdata_reg_0_16_0 ;
  output \imem_rom.rdata_reg_0_15_0 ;
  output \imem_rom.rdata_reg_0_14_0 ;
  output \imem_rom.rdata_reg_0_13_0 ;
  output \imem_rom.rdata_reg_0_12_0 ;
  output \imem_rom.rdata_reg_0_11_0 ;
  output \imem_rom.rdata_reg_0_10_0 ;
  output \imem_rom.rdata_reg_0_9_0 ;
  output \imem_rom.rdata_reg_0_8_0 ;
  output \imem_rom.rdata_reg_0_7_0 ;
  output \imem_rom.rdata_reg_0_6_0 ;
  input rden_reg_0;
  input clk;
  input rstn_sys;
  input [3:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3 ;
  input [6:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_0 ;
  input rden;
  input [28:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 ;
  input \rdata_o_reg[1] ;
  input \rdata_o_reg[1]_0 ;
  input \rdata_o_reg[2] ;
  input \rdata_o_reg[2]_0 ;
  input \rdata_o_reg[3] ;
  input \rdata_o_reg[3]_0 ;
  input \rdata_o_reg[4] ;
  input \rdata_o_reg[4]_0 ;
  input \rdata_o_reg[12] ;
  input \rdata_o_reg[13] ;
  input [0:0]Q;
  input [14:0]ADDRARDADDR;
  input [0:0]\imem_rom.rdata_reg_0_31_1 ;
  input [14:0]\imem_rom.rdata_reg_0_19_1 ;

  wire [14:0]ADDRARDADDR;
  wire [0:0]Q;
  wire clk;
  wire [31:1]\imem_rom.rdata_reg ;
  wire \imem_rom.rdata_reg_0_10_0 ;
  wire \imem_rom.rdata_reg_0_11_0 ;
  wire \imem_rom.rdata_reg_0_12_0 ;
  wire \imem_rom.rdata_reg_0_13_0 ;
  wire \imem_rom.rdata_reg_0_14_0 ;
  wire \imem_rom.rdata_reg_0_15_0 ;
  wire \imem_rom.rdata_reg_0_16_0 ;
  wire \imem_rom.rdata_reg_0_17_0 ;
  wire \imem_rom.rdata_reg_0_19_0 ;
  wire [14:0]\imem_rom.rdata_reg_0_19_1 ;
  wire \imem_rom.rdata_reg_0_20_0 ;
  wire \imem_rom.rdata_reg_0_21_0 ;
  wire \imem_rom.rdata_reg_0_22_0 ;
  wire \imem_rom.rdata_reg_0_23_0 ;
  wire \imem_rom.rdata_reg_0_24_0 ;
  wire \imem_rom.rdata_reg_0_25_0 ;
  wire \imem_rom.rdata_reg_0_26_0 ;
  wire \imem_rom.rdata_reg_0_27_0 ;
  wire \imem_rom.rdata_reg_0_30_0 ;
  wire \imem_rom.rdata_reg_0_31_0 ;
  wire [0:0]\imem_rom.rdata_reg_0_31_1 ;
  wire \imem_rom.rdata_reg_0_6_0 ;
  wire \imem_rom.rdata_reg_0_7_0 ;
  wire \imem_rom.rdata_reg_0_8_0 ;
  wire \imem_rom.rdata_reg_0_9_0 ;
  wire \imem_rsp[ack] ;
  wire [5:0]\main_rsp[data] ;
  wire [3:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3 ;
  wire [6:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_0 ;
  wire [28:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 ;
  wire [2:0]out;
  wire \rdata_o_reg[12] ;
  wire \rdata_o_reg[13] ;
  wire \rdata_o_reg[1] ;
  wire \rdata_o_reg[1]_0 ;
  wire \rdata_o_reg[2] ;
  wire \rdata_o_reg[2]_0 ;
  wire \rdata_o_reg[3] ;
  wire \rdata_o_reg[3]_0 ;
  wire \rdata_o_reg[4] ;
  wire \rdata_o_reg[4]_0 ;
  wire rden;
  wire rden_reg_0;
  wire rstn_sys;
  wire \NLW_imem_rom.rdata_reg_0_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_0_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_0_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_0_0_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_1_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_1_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_0_1_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_10_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_10_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_10_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_10_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_10_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_10_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_0_10_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_10_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_10_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_10_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_10_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_10_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_11_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_11_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_11_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_11_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_11_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_11_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_0_11_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_11_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_11_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_11_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_11_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_11_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_12_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_12_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_12_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_12_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_12_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_12_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_0_12_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_12_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_12_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_12_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_12_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_12_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_13_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_13_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_13_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_13_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_13_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_13_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_0_13_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_13_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_13_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_13_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_13_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_13_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_14_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_14_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_14_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_14_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_14_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_14_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_0_14_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_14_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_14_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_14_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_14_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_14_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_15_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_15_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_15_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_15_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_15_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_15_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_0_15_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_15_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_15_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_15_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_15_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_15_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_16_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_16_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_16_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_16_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_16_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_16_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_0_16_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_16_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_16_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_16_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_16_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_16_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_17_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_17_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_17_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_17_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_17_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_17_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_0_17_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_17_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_17_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_17_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_17_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_17_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_18_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_18_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_18_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_18_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_18_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_18_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_0_18_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_18_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_18_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_18_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_18_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_18_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_19_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_19_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_19_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_19_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_19_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_19_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_0_19_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_19_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_19_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_19_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_19_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_19_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_2_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_2_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_2_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_2_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_2_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_2_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_0_2_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_2_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_2_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_2_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_20_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_20_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_20_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_20_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_20_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_20_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_0_20_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_20_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_20_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_20_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_20_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_20_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_21_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_21_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_21_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_21_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_21_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_21_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_0_21_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_21_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_21_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_21_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_21_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_21_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_22_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_22_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_22_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_22_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_22_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_22_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_0_22_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_22_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_22_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_22_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_22_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_22_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_23_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_23_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_23_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_23_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_23_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_23_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_0_23_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_23_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_23_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_23_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_23_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_23_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_24_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_24_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_24_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_24_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_24_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_24_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_0_24_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_24_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_24_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_24_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_24_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_24_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_25_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_25_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_25_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_25_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_25_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_25_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_0_25_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_25_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_25_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_25_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_25_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_25_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_26_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_26_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_26_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_26_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_26_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_26_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_0_26_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_26_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_26_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_26_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_26_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_26_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_27_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_27_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_27_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_27_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_27_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_27_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_0_27_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_27_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_27_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_27_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_27_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_27_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_28_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_28_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_28_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_28_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_28_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_28_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_0_28_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_28_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_28_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_28_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_28_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_28_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_29_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_29_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_29_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_29_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_29_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_29_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_0_29_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_29_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_29_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_29_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_29_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_29_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_3_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_3_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_3_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_3_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_3_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_3_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_0_3_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_3_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_3_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_3_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_3_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_30_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_30_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_30_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_30_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_30_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_30_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_0_30_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_30_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_30_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_30_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_30_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_30_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_31_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_31_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_31_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_31_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_31_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_31_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_0_31_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_31_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_31_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_31_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_31_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_31_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_4_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_4_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_4_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_4_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_4_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_4_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_0_4_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_4_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_4_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_4_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_4_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_4_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_5_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_5_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_5_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_5_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_5_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_5_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_0_5_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_5_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_5_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_5_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_5_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_5_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_6_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_6_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_6_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_6_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_6_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_6_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_0_6_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_6_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_6_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_6_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_6_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_6_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_7_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_7_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_7_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_7_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_7_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_7_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_0_7_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_7_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_7_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_7_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_7_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_7_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_8_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_8_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_8_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_8_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_8_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_8_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_0_8_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_8_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_8_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_8_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_8_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_8_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_9_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_9_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_9_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_9_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_9_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_9_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_0_9_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_9_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_9_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_9_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_9_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_9_RDADDRECC_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF20105DA17F40090BF3804C80C0FBF),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'h9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFBFFFB9),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0F(256'h3513FFBED6FF84E739C3393A9D19BDF0BBE02AFAFBFA627AFFFFFFFFFFFFFFFF),
    .INIT_10(256'hCD6EDE7E277C846CF5DF1823B2FC96F19FD19EEAEC64D5100AD4276BA16F7067),
    .INIT_11(256'h19DFF1E06FB76369F3EC0EB43330B1F454A19985A7C7FF1FD1CFFFD384301C39),
    .INIT_12(256'h9C7E785067D01E65278919F30AEC2DF4EB383F02BCBFCF345E20F16B45B0BBC0),
    .INIT_13(256'hF1FFFAEFBF7FF778FFF947F675BF7C7EFDEEF000EF7F68F807C7C3C600FB8783),
    .INIT_14(256'h5B847126834CFE00237D28B81BFF64C59CC7FC06DFB79A3C02EFD9FE9F5BD7B8),
    .INIT_15(256'hA9FFBA007AD4DBE2F79EFF0811DB9D3E6FAF77C7FFF5433EE210EB348FB10A26),
    .INIT_16(256'hE7FB6EDFFEFEF6FFCDFB73FBFFFEBE00CE8EC01387CBB83F1BEFFA32BEF615BF),
    .INIT_17(256'h487FCBFF9FA9BFFF0E3FFE7FFF0DFBB7B6F507A1A36669B4E7EDED3DFB2EBAA2),
    .INIT_18(256'h3EA5B820F1FFD2CFF3999FFF2CA492F8713F07F6E4038DFFC7B3E0E23DABE7BA),
    .INIT_19(256'hDEEFEFB5F0EF1F9E4EFE1807BEECFF2D513C4D9041D8021361D4F5D7CAE0EDFE),
    .INIT_1A(256'hC81ECF6CF5C1FFFDFE9106183A1500C6470FFE3F4FE061772A000CFD9DDFDCFF),
    .INIT_1B(256'h00D4337F9EDEEB5EFFF0FDFFF61953B570DE3FE00DEF0F1FF477BF69FF21F4A9),
    .INIT_1C(256'h46B7A33F05F5E204E3DFB7AA76FFEB390C252FE01CC71FDC5E4F45F8C18FD2DA),
    .INIT_1D(256'hCD464AA7E741BBFA015F9303A97FFFBDBF40F21A7CBA78DA77CFDFBEF7AE11FB),
    .INIT_1E(256'h023FCD46DD26DF37372BB03E82DB65C71F4AECECF4DDAF88BC7AB536702EF1E5),
    .INIT_1F(256'h9BCC81B3763FE955BB0F34CFEC3FF660165FF54046BC964B6DB6DB6DDBF7F6FF),
    .INIT_20(256'hBABE75CAEBF80BFFDBFFB6017B7C851FEE498BD205BFFFC7FFB737C07FF7FF87),
    .INIT_21(256'hE15F3EBDFC0E29CD0018D1DA8E1F0AE06EFC28173BFFCEDAE9CFFF77D9FF3BB8),
    .INIT_22(256'h1C847EA0E5E23EFF5FFAFD7BE86BC1C2DEF41827F5C479FAA36F1DAA33FE392E),
    .INIT_23(256'hE7533FD7FFAFFF3FD7FF3FF5FFC1C39F8863473F78FFE6586F4CB4FEBFFE4638),
    .INIT_24(256'h671E9CECEFFB1D4537FADEF38C07FFB2F4ED037C980F27DBDBDBDBDBFDEA7D1A),
    .INIT_25(256'h89E989F71C4F4C7DF9B8F5BB7FCEDFDF5FBFBD77B7FABDFFBB79ECEDBE7CB9FD),
    .INIT_26(256'hFDE4DDE3F3895FF8A24FEFFD407FB4C1FF220A7DFCF0D79BA774F41BE1DCA6F3),
    .INIT_27(256'hFDD2ABFFF803DDFF7D39E42F2C7FEF1FF55FC6FCF7DCE585E59A4E783F57D834),
    .INIT_28(256'h7FFF7CBF0023FD2005CE0D6D35AB3E653CFFEFA1700E7C172FC3D3EAFFCDBFC0),
    .INIT_29(256'hBD6103FFEC7FEDA7B3FB4A01DBFCCB34FF5F0DEF73F952C5FFF95D4E60C406B0),
    .INIT_2A(256'hAFFE7EFACC2FC833B0FF6EFF3DF3FAFF77FDFB77ABF6EFDBBB2B8BD987539853),
    .INIT_2B(256'h32A0D87CDFC057F03F9BF8D651BBEEFFFFF5FF91A8BA7EF99E360FAAFFAD9F3F),
    .INIT_2C(256'h5BE7FEF633FEFEF770777DC8242AF5FFF5FFD7FE3F77E677E6473FBBFF7D2FF3),
    .INIT_2D(256'hD557FCADE7912880611FFFF7E6E9CBF55BCEFFEA4DE07FF7FFFC1DBF9FFFCFD0),
    .INIT_2E(256'hFFFB51F57FD93FFF7FDFAEECA39FE3FC7CF27FED5294DD14106E9639FCDC6FBB),
    .INIT_2F(256'hCAEE0DCFDCBAAAE53F577FB9DF9E52C3A0567B6DBF60DC2E7F255FC57C8B5E00),
    .INIT_30(256'hBFFF603555FB50760027474E52A22D33FF2FB7DF6FC0B66DC33AAABCFFFCF6BE),
    .INIT_31(256'h50BFFC3FE8DFFD07F3257EFE38D39AEEA7F67B177EAD9EED555FFDFEB0CDBFF6),
    .INIT_32(256'h5FF02DA67FCFE6E1BE28A9F63FDB047FDEFDF7FCF8D95C6D0DDF83C8791F7FF1),
    .INIT_33(256'hE80389BFB7D557BA0D7653A21BD477E00E2BE7BC3C87DFE0D778383463986879),
    .INIT_34(256'h8C9F20F5B7B3AAAF0833E6480FF55F7FBFACFBF61A6FAAB7875557B884BFE34C),
    .INIT_35(256'h7B478BBA76E6F8539E7FE457DF6F9488C0FF7DDD9F0B26305A786F9BBEC28A7D),
    .INIT_36(256'h607FBF5FEFF98FCBFF5BA03C36F777A1F3F7943B3FD8FA7C37FE147FFFE67681),
    .INIT_37(256'h1F6A43EEFFDFF7EEE03DADEF7876DFFDCABBFDA05FFFFBFFD5BEEFFFFFD9EFDD),
    .INIT_38(256'h1F8457F5BFBFEFF39D9B0B1BD24F808B0F2AF4757FBEBDC237CFFDBFFF0E7D76),
    .INIT_39(256'h8002595B87FC9788FAEE6D5F3D4C77FEFA15C96CFB52A765D8FBBFFABFF7BBF8),
    .INIT_3A(256'hBB523B864CFBB0F3C7B93709A27F9815DFFFB12E0E0EFFE1FC3F95D3FFCFD607),
    .INIT_3B(256'h917A6FCDFCA56CBFBE3F57A68D6C7C00F183115EDFDD540196CFFDFA7BB6D63B),
    .INIT_3C(256'h0405A50000A80187E28D41C94A3E0C812FFE1F4E04053DA0DC48F8DFFD2F0C58),
    .INIT_3D(256'hCE40B834148FF01B7F2B8BC6A5542211758F858E5B2217094B6BCF6DF6ECEED4),
    .INIT_3E(256'hEB8E0DEE33E3F5246FFFFFFFFFFFCEC24DAC2FC0145F80039FD8C5B977F7C235),
    .INIT_3F(256'h70FFE1FE0113631F3E29235A3B2A7AD7DB87BA038A789C880999FEA79EDBCBCF),
    .INIT_40(256'h4001A7DABF13FCD833DF0DFCBE3D7FFF69EDEF7BC986D80628129A4F32C22634),
    .INIT_41(256'hAABFFF71FE00FEA25596FB9FFBFF97EFC67BDFF7C06A2AABF7DFFAC4FFFFFF9F),
    .INIT_42(256'h77366380EA80FCF3D4AAAF24BFFFF99F47CC6FBFF1FD5F4BD6E07DFF7ACFEBEA),
    .INIT_43(256'hBF836725C4FD77DDEF577BBF5F02AC42FC3CBFCEDFE66FBFDABEB77F77F39F86),
    .INIT_44(256'hDF5B4773F819ED7DB586EFE7E002936FFFE8AF3F94861E097DBBEFF41E7D01DE),
    .INIT_45(256'h1B4CE75BFBFDB52AABFFF9AA3D4B19B6FBDFDE8059C01BFFFFFF2DDC0EECF3E5),
    .INIT_46(256'h9A90B956C37E4904C3DF5DEAFD53EDFF6D5FBD5B5E370FCB7A7736AD5FFF7AB0),
    .INIT_47(256'h33A90B3F9741584EF8658FFE3C726FEAE1EBEEBB183060D123DD75D0C2FFE1E9),
    .INIT_48(256'hBFAEFFEFAC0202F96853E7F18BBFC35815BBAEFD5CF97FD6FAF4BFB7582013BF),
    .INIT_49(256'h3FAD900CCFEE96287FFBBFFBE6FEFBEFBF7BF7B67BE7DF7FF8FEECF4FB7576D7),
    .INIT_4A(256'h753E99E8B0C007EFFC7FFFCEDFF1C5C9C0FF3DDB27FBE3FFA01E807F747FE940),
    .INIT_4B(256'h3A3BDBCCC814417EFB7B78E701FFE035C150726664E407DCFD7C0EE015EFA9D7),
    .INIT_4C(256'hEE6BFD726C135FDE6175BDE5BAF7FBC941500BE918EF91C798E18F464FCC9A41),
    .INIT_4D(256'hE5BFBF8F85A4BBCEFF0FDC060749FA3DC47EBAF31C2FFEEBB9C2FF70FBBB2202),
    .INIT_4E(256'hF81A1B90422630339A200C58C1142432D5E2F1C47D35F383819D0064EDE27DF9),
    .INIT_4F(256'h1DF3D9D0CE610AEDB36508FCECC6E23EDC77B941B5F2DD4FD532EAFFD69F7019),
    .INIT_50(256'h4BD2BB18218CCF0F069FFDFF7478BC7BEFA27A7F7FE7EE5B0177F80E4FFD5C37),
    .INIT_51(256'hEC3F7C07B9DFA59F8201C3CFFF074FF420101E30EEE783ACC7AB31D46D006916),
    .INIT_52(256'h00C376F32C1B2E0F3F47F7F0F61F31FD4FB1EC25E1BFFFE063CBEFF2577F0F2F),
    .INIT_53(256'hDEF1EF1708F3F1F059A02DB8FC79E04E73DFE73DCC1A19FF78678E4ABAE3C38F),
    .INIT_54(256'h68F7B92A6FB803F7EFEE8DC7CEF3BB301A3949B76FAAF60E47EE3FBF677DF0FF),
    .INIT_55(256'hC34CDDA79380FF070B76BC17763B6FB97A3FDFDE398D8EEB40F908CAF7EBFFDE),
    .INIT_56(256'h461E473CBC1A20E13B6FDC7FF475C164EE5953FE37003C03D25716907E3EFE5C),
    .INIT_57(256'h0000000000000000000000000000000000000000003FFFFFFFFFE1F9D87E7070),
    .INIT_58(256'hE5ABAAA20E000000101404210842108421004210842108421084210000000000),
    .INIT_59(256'h29795CFEFE9723AB83DC9184AD8C3E3811303FD57FD555555400000001FFFE01),
    .INIT_5A(256'h8000806A54200010000007E5A3BD09A7FBFB47B157D4DDC82DE4EAE90B220977),
    .INIT_5B(256'hA6529AC5C30090001004E4FE377E470C18060EB29FC13C2763C7547AD6BB2225),
    .INIT_5C(256'h16CC51AADF07009297424824B229A1CD98F21CA10B100000000000012B1234EC),
    .INIT_5D(256'hA93AAE2F040C071DF34A364EC462C56C7B9AA15FB570EAB460AA2E2D099A105B),
    .INIT_5E(256'h210042008401080210042000400000200802008420EE98A0211ECE46168BE1D9),
    .INIT_5F(256'h58CA37DED001D006883818380D8DBFFF80002871E583DC14EEA54529A80F43D8),
    .INIT_60(256'h960A19C66AA4E303A3D4293B200C0000000D03314A55694028925191045B8937),
    .INIT_61(256'h0189CA7B019C0001DAC173B5E3EF89608BC004010001C2CE4ACCE1668A18A016),
    .INIT_62(256'h49A695E527DCA2EA8E5AA982FFB75B0145B245C6DB3136400135020D0BA00039),
    .INIT_63(256'h0000736F0E99331C1845F2542E702D6F75ADA0D68D45DA8CC517D45EEAAD0416),
    .INIT_64(256'h11F4B66718DCC2BE6B5BFD9814E7FFEA807329A454044B06A200400000000100),
    .INIT_65(256'h03ADACC6D581E8B0A072D02C5B4242FEEC00800002A2C8EB0A0596B0362DA11A),
    .INIT_66(256'h400D71727269D50164DEBC2BBDBD5C4000383B0416A3FF9324BED3A0000064C0),
    .INIT_67(256'h7732F199129A10B6842DF5AA70240001A0E34950EC38005901518ACED594719C),
    .INIT_68(256'hB383CFC0000007E7844818AD9077F86F57C0002B0DA6D4B4BBF573F9FBD8000A),
    .INIT_69(256'h5157D4511C68C3DA0000024822772500A76B9A43B592575A6C1750FC55FF8176),
    .INIT_6A(256'h057D960AB0142C00002160011110000225D669400000500806878E87FB002016),
    .INIT_6B(256'h00020000001001000000000000004D000000030A1117E13800000000004B3A01),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_0 
       (.ADDRARDADDR({1'b1,ADDRARDADDR}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_0_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_0_0_DOADO_UNCONNECTED [31:1],out[0]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_0_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_0_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFC3BBE1B4FF61DF7FF9480C03BF),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'h2F67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFAB),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0F(256'hCFF773F58B7AFBE73086A14A15891DFF6F4FEBF8865A626FFFFFFFFFFFFFFFFF),
    .INIT_10(256'h36FE111E3B935BC5EA3EF7DDFD7B79CE650EA3E73F9BED8FFDEBCE6CDED2DF9A),
    .INIT_11(256'hEE295EBF9B732BCB9BDBF5C3C421FCCBAF1E210FE328EE362EF4E7AE7BCFC7EF),
    .INIT_12(256'h6794DBAF2877ABD35D1E678E77B316F092C1E5EDA997F57FBB9B5FBDEEFFDDFF),
    .INIT_13(256'h66DF7A8BFFDFCBBF652E98BF5CD7FFA2777347FB7405383FFA61DD18FB70BE35),
    .INIT_14(256'hE8C31E743C90FFFCA434373DE5D399DB6252BBFE9C6B0F0FF395F2F8FF2DDBA2),
    .INIT_15(256'hFA2A5DFDA73C7FF25830835FE4257F42CEC8E4582A7971D6B8FE1CCD77B5E9D8),
    .INIT_16(256'h717B7F9FEA6F577DF6AB5ECEDF7EC9FAA904DFFF38F0B7996EE2C1EF5E8A8DC6),
    .INIT_17(256'h93BB5AAF32AAD8615A6A6AE30A5AF76FFFBE3105E7539DDFCE9FB3145F7EFE0B),
    .INIT_18(256'hD3DBEFDF5EAD5B755C0EB555DB7B6D4F2E516A3D9CFDCB7572E098ACDFAF5A90),
    .INIT_19(256'hEFF2B89F93C279B1C7D60FF8CF93DCDAF186BABFC28BF2EC1554E417CF7F4EF5),
    .INIT_1A(256'h5FFE03B278DE45957E32FBE7BB67FF3AF4F26CBC219FDF191FFFF082BCCCA5F9),
    .INIT_1B(256'hE211DFD42EFEAF797FEF70E061E777AFF77DFDE3FAB17B2954E099CF21FC65F6),
    .INIT_1C(256'hDF6A1DD6BC773BFBBCF5973EBFD3F9DFFB9FB917F255E8C5760725973E73FEF7),
    .INIT_1D(256'hF3BBFEFE2A3F4715FFCEFDFFFFE0FED9173F7FC7CF57AFB67CFA360ABEF5EF9F),
    .INIT_1E(256'h695BFCE7D7A65EA5372F9FECFDCB3A79F677B3B6B3329ED79BA68D339FE1C75B),
    .INIT_1F(256'hF1777E730643D8EDF10FE4CFE3DF8F7FFD93F03CFDFC6380C30C30C3ED2CDB43),
    .INIT_20(256'h1EE6305E60F7E0FBF77FF9FEE59BF6FFD9D471F53DA9F54A9670423FF55B317B),
    .INIT_21(256'h5EEF5E79FE3E52FFFFE84F487E02775FFFFBE3DB40FE3FC034311E3DDBF7CF8A),
    .INIT_22(256'h97DC580F3B4ECDD3EB838B5B37B5BEBD7B59EFFD0777BEAF7D9063A56A19DF4E),
    .INIT_23(256'hB8C5D4FAE3F5C7D4FAE3D4FEB8B4C9C7B0DDB79F326BA527B6F11B7FD707EA37),
    .INIT_24(256'h3A10FEFF7BAACF77E1DD57D695FB5B7FA17BD6206DF3FDCDCDCDCDCDDEE2B9E5),
    .INIT_25(256'hFE7F5EAFEFF3FAAB6E7F6FDCF2746D3EF8D3FF43B6FDEED77D8EA75C1BAFDE8E),
    .INIT_26(256'h577F36DEAD7CFDAE76DDAADFCFD5DC1EEDFDD32E5F0F3DE7E5AC2B89DE5779E5),
    .INIT_27(256'hBEFEEEDB03F1CEBCBBC6ADFB855ABAED436ABA543D713ABF70ABF01FD4336FD7),
    .INIT_28(256'hB6D43DD5FFFCF41000C7F9F55A7755EB7E7FF5B00FF57CEDF31E7EDD7FBFFFBF),
    .INIT_29(256'h553BFDDABF85773BDC0DCE7FF2C71E7416F516DAF911BF43B97D6BDA9F7DFD61),
    .INIT_2A(256'hF5C3A85E1F7BC7B21FDEF97EEF4DF6C13AF2F7CB75EF97BE5DB4F9DFCC72FC9D),
    .INIT_2B(256'hDAFF6F9F6E7EE153CA0C673DFE70F7FDECA1D7FE83DB972B4DDBF7766A5EE18F),
    .INIT_2C(256'h84E2D5B23358337FBF9FEFA5C9E7FEB8FEB8FAE3D502A63FF879CE78D4DDF691),
    .INIT_2D(256'h7FFFA05B112B91FEE8BA73F03267DCF7D3D690000E67820023AFEEF83014C77F),
    .INIT_2E(256'h780D18FFE7D24FF70987AEE95BB466B17D309A073CA3FD23EF96C857FB4EF048),
    .INIT_2F(256'h95E604C230EAAA4415B32AD3FFAC40BD178FFA06305F87A37F6D11C03FF842FF),
    .INIT_30(256'hDCB763FFFFFA43AC004F79F87BCDF5EE1591FD23FABE1365FC5FFFFC29F07FFE),
    .INIT_31(256'h1F5EF3F57A7E79FBE977FA7117E3E5318B7FD439B7FD42EFFFFFA50000652EE7),
    .INIT_32(256'hFE3FE9F9F175C29F8BD6BE7DC7273F0B9B44239B67784CEFF8DEFDDFE1E3B62F),
    .INIT_33(256'h3FFFCAAFCB7FFF3FF7FD00FDF200C3BFF97FC5D3C67DFA7F3997EF9F1DE63FE3),
    .INIT_34(256'h73E3DF50BEC7FFFE2FDFFBCFFF680A6355041DC1EDDCFFE67EBFFF1F7DD7F40E),
    .INIT_35(256'hE9B97FF58EBA13CCB2C9BBDCD5B4DF363F3CF7F785F3FD67ECFF62A7F5FD6F9F),
    .INIT_36(256'h9FA18FC1BF97FA1700E7DFC3D2BFB9DE6D3A5FFDDEFB6BBB1FEE1FFFF7DDA3BC),
    .INIT_37(256'h79FFBD43F24E977D9FB39CE759F24B77BE1604FFFFD97F1F7FD97A715EFEFEB0),
    .INIT_38(256'hECFAFD58946100A8D5C2FF01D36F8343F27F4B77A5E5CB3FDBB9105086F6BBBA),
    .INIT_39(256'h9FE5BB527AFE0277B7DE7D8FFC0389F2A617B41A7E8A2578B8FA2D590AB393E7),
    .INIT_3A(256'h77E9C58C479FA72DCE193F30D5B3C7D2D27B1A47F1FD1BDE74FB0FF566E551FB),
    .INIT_3B(256'hEE86EBFD49FFDF9E0AFB168A8570D37E5E7CFF8C783D807E73B4675BF3E3CDC9),
    .INIT_3C(256'hFDF97B81FF75FE665CCA7EF991C8E079F5F7E2FB043AD4DFEDDD8C50FDD1F3F7),
    .INIT_3D(256'hB27FF952E0BF6FE012FE75BEF957BDCD5F746F7FFEDFF1F2FC3CD1B668B38C59),
    .INIT_3E(256'hAE72F233EE1FE7ECD01C0E8701FC0FFD3FFDC4BFFFF5F7FDF3E53ED1C2A49FEE),
    .INIT_3F(256'h8E8FDFBDFCB40887D5E6300DE6FEB4822D85FB7D8FF8CBBFF55298722371A44C),
    .INIT_40(256'hCFFF476856C2F867F4A9BFF5A3EE52FD722662666CC26FFDD7EA704D0D38202B),
    .INIT_41(256'hFFFFB6FF41FF866D4F82E2CF3DFDFFFE6269D76C3FEFFFFFF1B9504E7E3F575D),
    .INIT_42(256'hF21FF53F5D7FA62E6FFFFFCC7BFC867DFF65E4D002AFFB8AD21FA7F34E09BEEF),
    .INIT_43(256'hC8F9B9FE8FDA2F8C5AF9FFE5B0FDFF9F07861BFF4DFCFCF76F559FFE2FD87EEB),
    .INIT_44(256'hB2FFFB615FF8FFFD0E04A03FFFDDFCD8001F8489FCBBC21FA6C74A23F7AFFE5E),
    .INIT_45(256'hFCE3362EFEDFF47FFFEDF8BF1542ECFBE18BF37F8FFFEFDF098C0763F70BB9A4),
    .INIT_46(256'hE3EF9FED7D32FFF97D75B0FFD2011C00C7F99FE8FDDDF13FD7D9DFBDFE807F19),
    .INIT_47(256'hDD4F0F3C859C31FEF19E94FB965D25F927331EF58FDFDF7FA1652F9E1F003C5F),
    .INIT_48(256'hB9591D3593FDFE17FFF0FD9F56F45DF7FF4DAA7B765D7BD37371F9ECC57FF5D8),
    .INIT_49(256'hDE8567F449A907AFBFEED6DFAA25593CF5ED1B9BDC7FBFEFF947E43E7F98DA5C),
    .INIT_4A(256'h9376198FB29F8C2EC983BE81F1DEC5373F7F17BFEED7D8FFA017835D131FF89F),
    .INIT_4B(256'h1A47645254AD901AE7B5F1107D1BBF002E07D0222065018C4EB7EE8FF473A308),
    .INIT_4C(256'h076FFF9A999F9BE8782FD72ADF5F8078AE07FA3FE7437E20E66E434BC3B782FF),
    .INIT_4D(256'hC3AFBFF4EC0BF73FDE04DC07FF43EBE8BDA285E5D4F4A4D6FE7A4FB027DEE666),
    .INIT_4E(256'h3FD9EF100AA7DFB58ABE9ADF5E1301CA62833FB8209EFDF57CFFFFB3F5E01C7B),
    .INIT_4F(256'hCC5DE61847E68D3634DF8392EA18004003B2FA3E13C6A5F90C707F3C026B37C5),
    .INIT_50(256'h34C87C447CB3E571F68C0C1F308B1FEBEB1D02253800AAD3019BFFBD842CB823),
    .INIT_51(256'h527D3E73C12E8267FCFF958FFFE3FF8BBFBFE44BDF9EFC5CFF6FE6B3F77F72D3),
    .INIT_52(256'h3FB9557ED8674D8F0F45A8E8F40FCC7D199B8037CEBF9CDF63C7E4EF6EFF5AEB),
    .INIT_53(256'h7B4092E678F0F9F198FCCDBCD4ADD5226EF04F3281F839FF43BF31CCC7AEFFC7),
    .INIT_54(256'h77331537E120E235F907F9FBF6E9DDB3E5FB38EF17A7FACFBD6AF0837ACC0F3F),
    .INIT_55(256'hCB5CB575DC7817F8FF6157AEFDFCFFF9E6AFCF1FC78731AD3FD90707F6C0F7D6),
    .INIT_56(256'h8CCE5BF21BCC697F8E3FD3CEF0116EB2867802BC767FC3FE0C1C1E0B981C2679),
    .INIT_57(256'h0000000000000000040140000000000420000550453FFFFFFFFFFF44CFF6F3B1),
    .INIT_58(256'h05ABAAA20E0000001202000000000842108C2100001000000000100000002000),
    .INIT_59(256'h090C001961DED6CD40894581861E9F98EC2028A00A0000000000000001FFFFFE),
    .INIT_5A(256'h0100B0E81C90610040000650001043872EA06804CE49011464400802641C15C6),
    .INIT_5B(256'h083315541F0EA303080414C05D00008E425821D30E3AF4C943905F6A52050C41),
    .INIT_5C(256'h5A0C9004DA00002E67048AC53CD0108A90A50B8299575AFFF45EE79D8A0095C2),
    .INIT_5D(256'h280C8B8F0108113C030C1264803282B010145FE8453070D880808F8607086810),
    .INIT_5E(256'h00000100020080000000000020000000000000020023D00C8503086206DB4A39),
    .INIT_5F(256'h24CB31631800AB4340181010348B97C720007FC1000801250300108211CC03A8),
    .INIT_60(256'hCB1A098B4B5A5290D2FA250FC00000000011D0025C208FF44628400040620A58),
    .INIT_61(256'h1CCF613EC0F60000A244D228BC2C8AA55582002100039C0351684E035408A442),
    .INIT_62(256'h1410508509229DC0488230494066D814132806E2C10912400108224E88A0003D),
    .INIT_63(256'h10844550440289C9C90444489EF3CC41522CB70689352F4022498A2604121045),
    .INIT_64(256'hC0122668909D38020618306024A80045938851252807B40A8800000000000400),
    .INIT_65(256'hC20500A1980CC4042D6256A2B9A07B4220000008404230E042C512B6215CD014),
    .INIT_66(256'h008C01EB2080D604D8880021A389088020C63632FBD047601201BC9000081D19),
    .INIT_67(256'h14035000129D9ED767B52F2501C8084050C139212E480841692471100A24A10A),
    .INIT_68(256'h6E036CE000000F65CA5C30A5D25FE8791140840B058568A0B8DD5D9D2DA8100C),
    .INIT_69(256'h0512416D4548ACAD02000244A31B3520AE1B462923511320063BD7E804E1D024),
    .INIT_6A(256'h04328200B0009F088470B011155AA007BBC98740E36F980713D1AF46CB0421E7),
    .INIT_6B(256'h0000A00000000010842108102000000100000000000000000000000000BED5D0),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_1 
       (.ADDRARDADDR({1'b1,ADDRARDADDR}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_0_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_0_1_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [1]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_1_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_1_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_10" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hF6FFBBDFDB8F7EFDFFFBF773D3DFFBADFFD0F886802081AB01041AA914000400),
    .INIT_01(256'hEFEFFF7FF77BBDBCFADEFFBDEFFDFBFDFF9FF5BFFFFBF7FEF7F5FF5BDFB73EFF),
    .INIT_02(256'hFEDC7BF7AFFFDEA3BFFFFFFFFFEFFFEFFFFE54FFC07EFBFFDFFF9EFF7FF7FFB9),
    .INIT_03(256'hDFFEFFEE87E7379FEF6BFF7EFF7FE5BD6FFFFEFDFFBDFD6DDEFDB8F7DFBFFDDE),
    .INIT_04(256'hA005EFE7BF9EFE77F7F97F5DFDF7FDFFF9F91FF000AFBFFDF3F9EFF7FF77FB9F),
    .INIT_05(256'h57BFEEF3AFDFD6C8CDFFF75B764F7BEDE36F7AFCCFFE56FCD5AFBBBDE0446650),
    .INIT_06(256'hD53DA78993A8C7A3035E4D10E0CF717DF23CC057A4AAABD4F73ABDFF6C9BD055),
    .INIT_07(256'hEB2FEF40FE93B8DF48A01BAF00E6FFDDF853C0EBCEEFD4E64E26626B510308AB),
    .INIT_08(256'h3D5DE4F9BBEBFFFF6FFEC3F9D55F4FA69034C7EEEAAF76AF90C18CDFFFBFBB5C),
    .INIT_09(256'h7E6FACF07DE1C38D7C9AAB6FB5FC760BE1F0F9B7F7C9E1CF62E1F3066EAFD579),
    .INIT_0A(256'h7DFFFF777F4B7D868CEBE1BDE8E799BD688037DADBBB4B3A1A2FBE1A8EB6ED67),
    .INIT_0B(256'h66FBBD7E3DA754AFE781C56B2D4FF47B6EFD3D7FFF4F5FCC0CE6FEFF7DC8FEFF),
    .INIT_0C(256'h5AFFBDFB3CC6B0F336AFB5BDF58A67E42EEDF7E3EE9FDCD3FD59FEFDDDCFADBE),
    .INIT_0D(256'h1ECDCA7D467FFFBF667C8B777E7807B3157A4773FDF7BC5EBDE5BB974405F2FD),
    .INIT_0E(256'hBDF65F7CFF3FAEBCBC72F627B13F3E593C9DE8A609D4CFFFFBF4CF906FADF9E0),
    .INIT_0F(256'hCB8EF45D15F152C25005901201919141F7F28098C0B0667816C89E0997AB570B),
    .INIT_10(256'h821203701B815B83F83E1A0787B3EDC329CBADEF9D092C9527576CC8C7B2269F),
    .INIT_11(256'h33B2BB4987956FA0FF345973995153CAE38CCECA87319A5E6A91EF872A8341F3),
    .INIT_12(256'h86ADB3510CDD976353D776AD69D10FE43271CB3B1DBE3F6B4DAFB5FF33E833AA),
    .INIT_13(256'hF5F4F0AE7EBFE7B56B5993C00D4BB1CEECF4A317CE13974157AFFEF412F9F971),
    .INIT_14(256'hB557CBB9703F17C6F6D56A84A6FD9B556815EA2E5BE59F0460EF8AF6261712C0),
    .INIT_15(256'h725D8DC3C5F3BFD4AFED7812BD964F5AF75FDB637FBAB1CD6F8A54F960FEEC7B),
    .INIT_16(256'h55FE77EFD39F6350169FAF65EFF1D386ED877545ECFF5F1ED7E5E7ED0F65A96F),
    .INIT_17(256'hDBF2D59FB657E34DF6557284375E4662A0C590DC6C65172F7C4052207FF876A9),
    .INIT_18(256'h966B6096376ECDFECB95ECEFEE9FB7EE07C1F83721A6C2DF777B9B716EA5BED6),
    .INIT_19(256'hB5D9B3AA27AE6F25CB0A54291B81FC01F0AE13BE96B51B2F70DF48685374175C),
    .INIT_1A(256'hDC5D66D29BED2915FA300CA41372962CF334BE97A1F9121855E71C59EFCEB7FE),
    .INIT_1B(256'h713A84FDE3C777BFEFA26CE032C3A1CFFDBB722F93515A67CD22F957ED14F8D4),
    .INIT_1C(256'hFB2ED5E688BCB4B1AEAE89FFED0BFF58B10F979D4C2AC3423A4EF4D1B419EF2E),
    .INIT_1D(256'h5AF3BCDDAB044086A4D86A85DEC2E81A9F5251408BC5AA1FADDC89896F72A5DF),
    .INIT_1E(256'hB5F6F9BAF8FA32B0935E88BEAA451B948F29D1FFFE0919AA7770C7D18D9C9793),
    .INIT_1F(256'h693D2A0DFADEC0A56E07A882E06B0CBA5D1CD468E440DF6410410410F0EDDFFA),
    .INIT_20(256'h3674E1DBE2E623035FEC7E9563D816CF40CC5FB135B50338083FD33132EA547A),
    .INIT_21(256'h87AF3E7FBE3EC758366005A05D0065241D60B83ABD7515C774529EECC2AEDF5A),
    .INIT_22(256'h8D5EB00544EED47857EAD5659CEF2736736879AED6DAD375D692A92E78187FE0),
    .INIT_23(256'h7AD5BE07F96BF0BE05F9BE0DFEA932B72FCAA774E08E53379AB3A700AFDBBE50),
    .INIT_24(256'h9E1AA016DD71DB9B8F36CF3D988AC8DC01968709794536F6FEFEF6F6FF7CD858),
    .INIT_25(256'hB7B7F77BB5ADFFFEA655AAA6CBBA77B692B6D63ED975580F6D077347715FEE80),
    .INIT_26(256'hBEFB2953F575AADF8C84974B9133783959E2535EB89A3E7FC3CCD15F1C9F3F56),
    .INIT_27(256'h79BCCDB78F504DFDD873EAD7452DF6B4C8676CFE5AEDFD7AE8BBF12A6C858563),
    .INIT_28(256'hDB6F152E98991D77E16B505A471F6D8C7DB9739F9D5858839C49F745BBB6D5A2),
    .INIT_29(256'h57FA86B6738FD29D4E1EA219B96B9EFC3AAFB555EF68AC8E8A885EB4C2A955F9),
    .INIT_2A(256'h2BF77CBEBF5FE0A2D6EE1FAE9BFAF0CCB5F7703D16E1FB87EE945A4F5F31A59E),
    .INIT_2B(256'hA47134A90CE2B9FAD73AAFACEF5F2BAC5E710B7F73691EFAB5495A1EB7144790),
    .INIT_2C(256'h8D761A64504851E465001BE0B8A7EDFE0D7E87FB7EFFC4DD55B294296C38E9DB),
    .INIT_2D(256'hFFFFA3D7B0F800038FADB4E1DC0FB9D2B29F8AAA3682820BC55036FBBAAA08A8),
    .INIT_2E(256'h9A9640FFEB893D08409B08C4A6B6B5E0AF17F1A72D97EF4A2A84286FFA0C2A8D),
    .INIT_2F(256'h4BCC09198E7002850AE7666FBF9E52866B1BB12E7D501F8D66C8AC4467797C2E),
    .INIT_30(256'h2348CDAFFFDE3EAD2DCED6B33DC54CF0A3A3DAC5B58131410B25FFF892A07FFC),
    .INIT_31(256'hA577EA9140F6FE75FA6BB2E63AF94195E99E251EF9FCB5FAFFFC11AAA2FC90BE),
    .INIT_32(256'hFEECFB793A9EC828B5F7096E860713EF1DB9974DA8A818F9329BE6D136D4DF09),
    .INIT_33(256'h3B09489ED7FFFF6ED38B527E6FD48E5C217FD7F1473A2582A8B1912807C5512B),
    .INIT_34(256'hA36AE10DDF74FFFEB98DD1AF30A555166AA83680B03FFFD022FFFFB19B0B7396),
    .INIT_35(256'hC3D32662A53DC9EC72CB4DFB8AF8CB12147CCFBA8A9ED8E135D51DA2E3D7625B),
    .INIT_36(256'h18EBD2DD63BB14DFA8EF74D8866A0B2F18D95EB979E9E2FB9D59C599F41E7589),
    .INIT_37(256'hE2DCDBF7EB9D807A416918FF61E2C6B7EC65015BBFBBB6EEBF729DC02635E739),
    .INIT_38(256'h375D52E15B6A97180ECA190A2565034F585D63C3F543479E27BCAAA9B62DF366),
    .INIT_39(256'h6946E3AA0C82B23007C65CAFD61E3BE0BE06DDE8F158016A7C5C39C7F78492DA),
    .INIT_3A(256'h56C9568A4FEE1256EDE90FF2B5C614467ACCAB0F562B434C645B16EB79035C8D),
    .INIT_3B(256'h74F5D6A0DF6B92B3784622BF17C27D06559847D6FD7AD47561F5AA8BE0D51D48),
    .INIT_3C(256'h221D70802552E8251E7CDB96B48EF407FD3CE41E063516507DB95400DE675126),
    .INIT_3D(256'h50BB7F67E2B32BD94537520DDD55344CEE755E5DECC8A4A3366EF0D34E9362E8),
    .INIT_3E(256'h35236173F18942ECC0582C9603E803F922429BF85BAD545F3F989778A710076A),
    .INIT_3F(256'hAF26D0F666A31E9BB383120DEC54D256260169268F8046032D637FC77BBD28D2),
    .INIT_40(256'hF7FF46BAEE91D88F17BB015B785782D25742A67584F29093259A4C021C940A12),
    .INIT_41(256'hFFF848266554804B0206D3CEA0A76E11863A0978B15EDFFFB1FAAA8A9556A013),
    .INIT_42(256'hC90AF29193C842C0D17FFEC4F7CDEE23DAB8BC15413FFB02D298E3972E8E7D05),
    .INIT_43(256'hC048E1FA5F3B6A9CB5F9CFDD6921FE870320F201B122AD6526E7BEC10E430570),
    .INIT_44(256'hBAF57992F040FFE09E042002D30A3C955516A526E9CDD65C9BEDA00A4DFA358C),
    .INIT_45(256'h5F9656259F32687FFFAA717F296A546BD29B47FEBBA65C7683C118855FEA4900),
    .INIT_46(256'hB1F23EEBBA6CB6A1BAA9CF7FE9509D52E3FA73F96C7B5FBCA58FEF99E04565A8),
    .INIT_47(256'h8B2607BF3EDEB4B4F79F15731CA947CAEF5A7DFD848C38E381A02FFE87005176),
    .INIT_48(256'h1FBA78FACD8956F7D7307EE707E316F06F7780DB7E366C05C0CD6B4BCAD1534A),
    .INIT_49(256'h2A45B559B2DBF5A713B679B6FFE983BAFED7BDDDBCBF2EB7F89B7EEB7789ACA9),
    .INIT_4A(256'h911E016AB2498E40FF4F6E56E58304F3B1A67E78DD37CDFA0C1F03FA89BFDC58),
    .INIT_4B(256'hB0522090915560FD87E9B3B706B66A39E3C2685250B417D6F8364E9D5BB50BC7),
    .INIT_4C(256'h0C47FB328506049261433F8676BFDBB5E3822692A3CA3AA7454C460846908E94),
    .INIT_4D(256'hD5B67F53EC0CF77E0A3B96D01517717D54B5647494765AE6F62A2DF007BE2046),
    .INIT_4E(256'h43FEB5954DD0C7FA1DC5D7C552CA4902347745F6EE8E5B77447C36DA630D2065),
    .INIT_4F(256'h9E94C07AE7A6138AFCD289FC3B5EE230C8C54E109744BADAD850B738CD33F682),
    .INIT_50(256'h5756F86654322A5F1D790F1F2BCD3D5DEFD740D89016BA84D9FA06868B3C3823),
    .INIT_51(256'hD26D9D5341372777F044870E39E29F8AE9D46EC102785929F74D87253E2A58C7),
    .INIT_52(256'h394855F440614903B7016BE8F01E8440328AA3BFA8FE70DA016DE2C18ABFA8AA),
    .INIT_53(256'hBF112CA530BB0AF8B9C8DFB03C8BD5A564E0013540405BFB829C352CD16EEDC9),
    .INIT_54(256'hEE4C213F8620A245E00F11F7E0E8D591227369B60F11E25FD24C7883EE9451B8),
    .INIT_55(256'h0850C900CF90056F5C9186A8D8C8DEFC949B8E177406144F4220098AA1028F1E),
    .INIT_56(256'h84405CFA908716AD5F59997DC465FDD248B360D16418B8B4041DBB0BF01D484D),
    .INIT_57(256'h00000000000000000201E00000000000000000F1A81FC434B5692590D23A81C5),
    .INIT_58(256'hF88080086E8C67400530000635800100C635C00858C6842D6042C63004424200),
    .INIT_59(256'hDFE399C966642DD03EDFF80342CD3F52EA30151C140114500000000001FFFFFF),
    .INIT_5A(256'h0000E0FC16900108000006F7CDF9481367E2AA8135131A02F600F6558342024E),
    .INIT_5B(256'h924630CEF70320006B1CECA8E088EBC2CF566627CBCC86F7416D4B48A5A27A2C),
    .INIT_5C(256'h7225AD0090078807997D25101D774BE581C3F5E1FEC0AF0009A1587E914E2618),
    .INIT_5D(256'h4EE00823F3E8DFD8618F0923E3C0459862EEF55DE0605E07AD389FA5CC958B11),
    .INIT_5E(256'h10802100000084000002D6018C6318C6018C6318C7F9D1ADF5FF6F2FD22C6B73),
    .INIT_5F(256'hEA2A8B2F48072F62C21010422944C45EA3FFF761D0EFDFB0E495C52A5D234438),
    .INIT_60(256'hED37CF950A92529B92B629ABA10500842174D6CAA11FA7F0155822A148294AC5),
    .INIT_61(256'hE17F3A0F887205ADAD803EAF454BA66E33EF02D680010B1B1460458C5EAFB5C9),
    .INIT_62(256'h057546434C524446A4C3190DBFA2297C3AF877E3F3A85E10201F36A5878052AF),
    .INIT_63(256'hC4B585050C982E11125500798738B21B5753BAA6B9B536C5132D0DB4661B7045),
    .INIT_64(256'h471AA1C8922928E2A98625200BFBFF87814891330829640AC8012ABAAAAAAA02),
    .INIT_65(256'h14CD550CD6FFA64DD4640A2A61612D5FE002006B59135484DD4720EA3530B069),
    .INIT_66(256'h400AC98348011103A671749265244D80024E750F85B27EE8803AABE02D6B0B7E),
    .INIT_67(256'hCBFBCBFFDB2CCB5B32D5EB3FE02C0314F4C3F171E6780A382574EC9D61322C21),
    .INIT_68(256'hDB8EECA042100E6D6AD7A9ABF6DEA8F72BC010146A65B8D0CB95B5B0F3B80639),
    .INIT_69(256'hF32984FA5D4F0FB40294BBDEC6DB68398362D8C39ED7763A2DC73BD01DBD5D73),
    .INIT_6A(256'h001F868D0FC41B9D0C1AFBFFF66030059ADD35407FC0112D9757A6C31900C65C),
    .INIT_6B(256'h0000400200001E0000000000080081000004001CA35A36F008021FFFFD462700),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_10 
       (.ADDRARDADDR({1'b1,ADDRARDADDR[14:1],\imem_rom.rdata_reg_0_19_1 [0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_0_10_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_10_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_10_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_0_10_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [10]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_10_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_10_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_10_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_10_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_10_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_10_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_10_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_10_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_11" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h100051003460900A1004289B71000410002118280028014C0484033004A0A000),
    .INIT_01(256'h10100080090040436E008042504244424279000000000900090248202068E124),
    .INIT_02(256'h01A38488108020484059342752122212119C0A02AE88040020D0400080000510),
    .INIT_03(256'h2001001330B882411084109110909C0002000002404242800003460900C00088),
    .INIT_04(256'h2000008002000808032004484B4442440182C026EFC040020004000800885000),
    .INIT_05(256'h00401C0D042863710000249D89C00008600040000110010202000101FFC67870),
    .INIT_06(256'h09067CBCF9D17075FC4AB2717F028F001DC1CE080D00042B08C442D4230406C0),
    .INIT_07(256'h149000FC09120100034F625056F600020FE3FF0021B91B1E3C1E0510B9FC4220),
    .INIT_08(256'h62F61A0440540009B001D882004004504BCB08014AE00940679631820806E0FE),
    .INIT_09(256'hE0A8430F020A14400341F080425001501C0E0488A0141C00891C0C0888001312),
    .INIT_0A(256'h82000088183A967142080A02020964430277800010803293FD8011D37C01000A),
    .INIT_0B(256'h9204C2014049BA0007FE08041C6228004002C280008CC80FF000010082300100),
    .INIT_0C(256'hA1E4402593350D19464C0A809A75A64E543E0014012201380982080202101067),
    .INIT_0D(256'hE002361280000000118074080181F800EB09808C000001800034650081FA1C02),
    .INIT_0E(256'h086F82030187C8424307895177086026027A1049762000000002300F80500607),
    .INIT_0F(256'h00004400300800082032880400028AA6200F80618000080028141FF40A8032C4),
    .INIT_10(256'h2080002C2C82004E1180D1B27700164400D50400C012001B423CC0091804CA06),
    .INIT_11(256'hC455001B001040002001881489DE810108B408840C1B267245CC30C301C1870C),
    .INIT_12(256'h7980080E732B10000028000000028011E000844402418087000403089006CC03),
    .INIT_13(256'h800A108907800882000500000020086C022043E02C28A8AE300D40406418D452),
    .INIT_14(256'hDC0464E410008E000605040960100000000013C29090083A2166101019120188),
    .INIT_15(256'h040000F81004420004820986670808A04102320091010242040C0A02802011A1),
    .INIT_16(256'hEA01A00001C108A4B22B40D8832805F11068130000400000800412A0F00910E8),
    .INIT_17(256'h0280E07949842C300911211800A0800C7880454A989440B28036409080040982),
    .INIT_18(256'h2118132D081408440000400050148A03083C9798526A24000080620C04400448),
    .INIT_19(256'h700C3025100E82088816121800002000000108402080E95020541906A4830421),
    .INIT_1A(256'h469005A00816D7110080706300002D1000E02224000208104097E8B8D310DE00),
    .INIT_1B(256'h8005402400808006104C051640640400038280E140000080B00A0009B0180800),
    .INIT_1C(256'h20404C183206C9521240702052C402D0EA5141A001C1042C08004046426E0841),
    .INIT_1D(256'h201A203402381E21706084F0084508A0A4350180241200010108020641914940),
    .INIT_1E(256'h948900434021D546C81873006038E20300000248030882048080450E07102008),
    .INIT_1F(256'h0082E610000100003600444E3BA082D7000804000000082820820820046008A0),
    .INIT_20(256'h000290C70017C0E0A0B311B31904420000022805060A0000002806BE00003004),
    .INIT_21(256'h5810200425008086D00800000212808A008B3B882815080040EFAC63005111F8),
    .INIT_22(256'h0202000C301440404000001293041A0F00238281A46D2400004208082000811C),
    .INIT_23(256'h20000080010400100000802C00C0C1000290480A387000230006850510101107),
    .INIT_24(256'h4B084A60000280250042400050F424005C4033C14CC0440808080000600205EA),
    .INIT_25(256'h03002802605841108113101D0640C04022000068000A07E082601C42420ECA1E),
    .INIT_26(256'h00008A080D8000000A0B3104260883CA00D180800266001000048A6488242470),
    .INIT_27(256'h000998007F204C8200E00400C820004032202022000200001181190181A4132A),
    .INIT_28(256'h40008AC11F2200900E00098AA042807381720010E738020100000F0200A4803C),
    .INIT_29(256'hA280380004400052242904380505B40900000205062952827A85A0201CB4C502),
    .INIT_2A(256'h20000080A5000B00ACC01C80000000C0B00800E408004001030B290004405150),
    .INIT_2B(256'h08869004904D3300904005025A007802010AC4804066408800A8B0188007B000),
    .INIT_2C(256'h5020611001B02A9A13000400040020800000000020C131040E08405102802C20),
    .INIT_2D(256'h00000A094118213D025043074088200007607AAA084180003651C8084AAA2847),
    .INIT_2E(256'h629010000989200002088004A000904300470A08000010E1D60812000008CA80),
    .INIT_2F(256'h4A000000228000C5200110184426523811800120300E241001A10300100000CD),
    .INIT_30(256'h234820100002AC2496960405020889CE08300062009C062C685200004800000C),
    .INIT_31(256'h0B480901804180CC00080008C80000404010000648002181000100AAA0C00050),
    .INIT_32(256'h0140200000082CC43000150951C8808010800820AC000012C340B35214089044),
    .INIT_33(256'h6DB01909200000DB4062520085D4280AC1003C0F9840C4ECC224024272018208),
    .INIT_34(256'h50A02EA0122A8001CD420040400D5518AAA8C147F2000010910000C420448168),
    .INIT_35(256'h74204085804110000D34005001003464FC0610001921208A0902000004120542),
    .INIT_36(256'hDF0DC01B9C409100A908DD93060060CA100820004001008060060A000B70CA12),
    .INIT_37(256'h9129375004A220210E75190042141804AC408089804208290C528150D205890D),
    .INIT_38(256'hD0F20000280A01E038B0E20BD81280093880882400800000E0000AA830C10020),
    .INIT_39(256'h16C11425704C0CE6800101A001583E2298100906009200120004928211047913),
    .INIT_3A(256'h0965000000494002800402001801E3A9241346F2C0C0443418A41914192CD4F2),
    .INIT_3B(256'h08B91194A0100440D48887508C0951B9087089148543541C005481A4100200A0),
    .INIT_3C(256'hC1CC0A00784D265D020B38081030103522834CC40425088E422050116194C209),
    .INIT_3D(256'h00C0A4080881C008604B0310A40000804008100C02114856C029000087483A44),
    .INIT_3E(256'h4040B1434012A9310066339982183C1805010803841AABC2450C2080625A78C2),
    .INIT_3F(256'h90010C015048F90008042300C0218358818200190030119C00152005000210A4),
    .INIT_40(256'h0AA5000508100228000C03E1060400022458A4003300D1E07CD2020560262C09),
    .INIT_41(256'h000224D46130902004040808C0000600040200B33E1820005242AA8000983048),
    .INIT_42(256'h3D90029E4A2000C0008000048802418325181A05401400D210DF31AD18864102),
    .INIT_43(256'h80961A2014E0569085011001189A022A0088C1D4E8E80E0B911A227D25033B3C),
    .INIT_44(256'h010A988C23880018900140080F500005550620100150420201A0050980204C10),
    .INIT_45(256'h803248480A012C8000328960254898803294B242B40F900000400E2338A01040),
    .INIT_46(256'h1734084024004016A40122800350E550280429599190C2080020328100450002),
    .INIT_47(256'h244000804503D0010880848D810005082841A180012006050100001228004C00),
    .INIT_48(256'h66A241289DF130210081010B0028C143900484304508820480000130428CCE00),
    .INIT_49(256'h94E44338121324201C000800A00870001D3910704440010210020402C0F62530),
    .INIT_4A(256'hA008000000020246430100A2160004103E464584110005040C1080D0A8A0021B),
    .INIT_4B(256'h010080202206428020084224388898514446028485004210B448801014000C82),
    .INIT_4C(256'h004000200080000202401400101010014406C22D64C4C60200800C210C021E40),
    .INIT_4D(256'h2023804200980811C02A080E204D870400016000182008028102104400002020),
    .INIT_4E(256'h5406412985478808C549211904907004800020000C2102027996898080505888),
    .INIT_4F(256'h2120088080204245880000910106A804C3181C2A20410506E286884050450202),
    .INIT_50(256'h280F84A0011001366063F262441328000020124AE0214C0CD801F98020502008),
    .INIT_51(256'h0192000401C85418BD783A00720C260304C782005447B0820008200028180100),
    .INIT_52(256'h07925402048000008044010004100971029400240480090643A0060630425000),
    .INIT_53(256'h000090644048200020000440001006080E048086008A42008181000800261000),
    .INIT_54(256'h153C400650011A04024824008C0220804109181140001A02001A230C10001640),
    .INIT_55(256'h0000400610200AB801800400050000006077310900848002C400183D40940800),
    .INIT_56(256'h00104500AB1041441144D2200A0A090910009708103F3FEE4811B40180282004),
    .INIT_57(256'h00000000000000000601E000000000F7FDBD00F1B94011000901080814000000),
    .INIT_58(256'h012B2AA84F0FB87FD5F300C004210842D6B1CC6B4216B5A10042D6B07F725E00),
    .INIT_59(256'h3F4C8998D465926AAA6A3482B6AD08DA9C4026D05505105001FFFFFFFE000000),
    .INIT_5A(256'h0163154300C02C635AD636A6C5A0B4894B5405C914482D0509C863C12B01845E),
    .INIT_5B(256'h925A64D25201A8806B598584C4041008089B05488940027F484D4073DE720020),
    .INIT_5C(256'h40281D804A0104029148D0A8895469E7A08194A0C417FFFFF9FFFFFE1A40AC18),
    .INIT_5D(256'h1128104913484D504A180002F14295802082815DE4E98A900448262009260801),
    .INIT_5E(256'h16A02D405A80B5016B021000200000100421004211AEF0A7A714657524802141),
    .INIT_5F(256'h84802102001724404008248069040046C3FFA1A5000BDD274007673808064418),
    .INIT_60(256'h44D14120000100488A822001A100008421607E40082501555411024E8BA77243),
    .INIT_61(256'hCC28188840000421200C0A074118DC2321290210800164780000323C2BC01000),
    .INIT_62(256'h822838A8C400100200801018FF88B1DC28487EC1D32302A02C1C32A080804269),
    .INIT_63(256'hD631811048584328209004A090844018C7077119B3C310401986241833CA0820),
    .INIT_64(256'h1891C800440183121A613400402BFFD31C800670030080028C012AEAAAAAAA02),
    .INIT_65(256'hCCA60301E613000000C80068282108022002010840058180000C40E064141000),
    .INIT_66(256'hC020050A47071251058002472631DC900C687006081046954931804021081864),
    .INIT_67(256'h837300BB1388420210802870E4C40A5CE091417124480222D57A0A2C445A8438),
    .INIT_68(256'hB844E18042108A4500400082B45A09E10280940150E49AF2E081D814358814A8),
    .INIT_69(256'h01009869451CA49102108F8A42C22810A00200EB95C010D14804418104170F72),
    .INIT_6A(256'hAAB124081FC00F9D0C125BFFF00B8FE4201C203F800009210681E04148000024),
    .INIT_6B(256'h000018F31E66C06318C63183063C8108000060000000000837FDE7FFFF6823AA),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_11 
       (.ADDRARDADDR({1'b1,ADDRARDADDR[14:1],\imem_rom.rdata_reg_0_19_1 [0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_0_11_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_11_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_11_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_0_11_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [11]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_11_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_11_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_11_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_11_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_11_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_11_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_11_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_11_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_12" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hF906C40512F1167EE06D2030C400AD401165E1A05042417000268BC71CA9FF31),
    .INIT_01(256'h249764AFEE06D2061929E4A83A244BC44DFBB8520564912F1137DF804A25E229),
    .INIT_02(256'h289788B3F7036906C859C541E1225E226FBEE110815925792DDFE164AFD06C40),
    .INIT_03(256'h2EC96FDC0DA40A792A0E8912F1137EEE048159244BC44DF7E0512F114FC83620),
    .INIT_04(256'h2222E60B882E20590B38A83C2453C44BDFDC010815925792DEFE164AFD06C409),
    .INIT_05(256'h081A1901C4210000000100000004A22A0050F440040009002480141400400056),
    .INIT_06(256'h661508068C623008000220000018508A0300000496D0102B081C421000024B68),
    .INIT_07(256'h0CA2143E0008442315D28420A8802D0400100000211004000040010520000554),
    .INIT_08(256'h02084C40301680444450A8812AC0805968E310F0552313214828C601EBF24411),
    .INIT_09(256'h9C2F301F09382802058490018C430B820100820284204042184868E18130E810),
    .INIT_0A(256'h0420411000000910101818422E140800157BFD4424009442F7C125E27B7EA300),
    .INIT_0B(256'h34100080000016C040000031004500580144449521112EC0000022210A002224),
    .INIT_0C(256'h416010BC5001C2208111E2429801485081000C4D80424888C84430002000003A),
    .INIT_0D(256'h000240041005E3808823100000200000B00109100C94A620424AA562A00F4115),
    .INIT_0E(256'h700261688E44086E01240B40000840004100000C94A6009E3809046200200040),
    .INIT_0F(256'h2B80573403500240108210100018088086000000130000080142000000543209),
    .INIT_10(256'h00FE02022440944B39AC72C01AC0B6C01D9089A898430C900AD421498520C543),
    .INIT_11(256'h1CCC4008481330418088699170012001CC8B8009001B206006B71C412021F080),
    .INIT_12(256'h0051420C040F18001C07A4806208D0080D080260A20040130244C708585000C2),
    .INIT_13(256'h020400004190414894A0444004949004900281E0280400D8F3C4206004585450),
    .INIT_14(256'hD21D50200E1800020341001011044800108E503080990801105190D01B010210),
    .INIT_15(256'hEC6400C084166A0048008A46018279A14005021E50480020001F88E1182440E8),
    .INIT_16(256'h0080430280B62040200304211C400A18A90090D28001A92304861028280A1688),
    .INIT_17(256'h20A08115182C3C30003F00663820C3031484458BCA460198D38DA47C06020C10),
    .INIT_18(256'h08868800C1990911148A511100249A0BF080900280034D2F08910883110AC421),
    .INIT_19(256'h522A9031B46E92984102017C8501800C50A4480001197D0094141411080FA5A0),
    .INIT_1A(256'hC01851C028010415840002102206009E44780220000041004A05C8188848D041),
    .INIT_1B(256'h0000325018D0484EDA20501060105284B0DC3DC008A8421C40400049303F9800),
    .INIT_1C(256'hC0400208044402008051042002C80129DA9D200718011C80184000470F08A434),
    .INIT_1D(256'hA0064220A0380100E000817E38408808280FA1F24030488B00C61700000C0106),
    .INIT_1E(256'h004040A188241D00A0A900E018820608004008CC80842200080025205680A840),
    .INIT_1F(256'h90246128C5200050060B608023D6000F104964400040000249249249106859A0),
    .INIT_20(256'h388EA00342C78137104B0072103580010C0504400242BCF7D13A24300113010A),
    .INIT_21(256'h044860D3284094CC290981304080065E1188E045295906002041182101C72170),
    .INIT_22(256'h9082400F8100188648102812004100005802080804082980271820A83C28002C),
    .INIT_23(256'hA440A13006000F81820791E081800002020C0A14000A8420EC4010FD903C5127),
    .INIT_24(256'h01001000020080A87198420060E416208088000109C800000000080804020108),
    .INIT_25(256'h00800105100400518820F0180350600A004020284A020201000A04080284B800),
    .INIT_26(256'h80000D0C0E004240000C01045780851F0208C0810101A2A02420A1A147446086),
    .INIT_27(256'h0010000002E38C00408816200664083000201EA2461248E0008240226084A0F0),
    .INIT_28(256'h48100C305C04E0001488092C2228304020009040C308A005020033048280000F),
    .INIT_29(256'h20013D48880A243154190079A1A448140C91F980160010010001C0C3037A3C20),
    .INIT_2A(256'h2008028CC031019043F040D0240303C23001820623058C1632208291144A1110),
    .INIT_2B(256'h0015E1F2602640097894C00240002CD0A080C100C034008818F87DB0D80EA02E),
    .INIT_2C(256'h00A44102611002610020044000042081CC013004A9052066AC490C31B04C2A12),
    .INIT_2D(256'h400000890558012E4014945A6644204C142100000447C00133000889D0002C80),
    .INIT_2E(256'h800A48A000000000000420000040C3C054250A00103400118E46872000800000),
    .INIT_2F(256'h00220002520AAA009311098C00A462BD07D640003047E01201240881088B521B),
    .INIT_30(256'h000000100002E44539A4054000281113942125424A2780009720000003005000),
    .INIT_31(256'h10D68021404E01062044481658E29028C2F6181810013A080003000002C100A0),
    .INIT_32(256'h06100084414B42210A24201230CC049108C04210A800408C3A050F50411E9000),
    .INIT_33(256'h081E8101010000083C000022000000A00900C00C2C341E878003681462112840),
    .INIT_34(256'h889100D0212180000030260800080005000000061A0080000400004880C00029),
    .INIT_35(256'h145E0112444620400208044004ACB4A0C016200444060499C0686A80000E4804),
    .INIT_36(256'h580C00C02E10001800008C2004240080881800020510080020000182206B500C),
    .INIT_37(256'h00003F9214E0104C87D9084C19000340C4420027E80220244000194102352310),
    .INIT_38(256'hEB3B005006010BE01C8A0001120890420ED98B514582431C0618008938F50810),
    .INIT_39(256'h00270E1C1A048A11F40920412814486080054800001224024048294302850029),
    .INIT_3A(256'h2344F186089AF0029A040A209C506068A0364490387403AB98050036802D541A),
    .INIT_3B(256'hB27B100888014C5310C9B2C084437985410E000040050081108CE8DE46B480E9),
    .INIT_3C(256'h0405040006221107404801C808100104090E16000100058CD4408040D823CBD1),
    .INIT_3D(256'h804292015089201850080A02800002012000100C1302000CCA48000004A08010),
    .INIT_3E(256'h0A00080202402C110032180081C8040205002080E04408264D0C0520028C2005),
    .INIT_3F(256'h7001014A04D4910C8E200008220A40001A02902400700808E9515A4210401000),
    .INIT_40(256'h006D01C42C000240338B0164882C42D04C74022A420059780BD2104852800A20),
    .INIT_41(256'h0006100920F082024100311208121080C0490C33BC2A200075C000000171D007),
    .INIT_42(256'h3E8E2303C01C940200000128804068136119000000AC0110C09E247068200000),
    .INIT_43(256'h810405218C91000CD4012001102C01E0041C9ACECD6482870224032640B32D8E),
    .INIT_44(256'h9080060FA9E0A0000000800202C892000008921884020E604D084021E0211E80),
    .INIT_45(256'h6041C09A68083580002520803D4A8822000C101A4406000281C000030AA82000),
    .INIT_46(256'h02100104C216490243941380120280008000051000C03F025200300000000000),
    .INIT_47(256'h102F010406860049864500480012040200CB00C1100001A10144261060000089),
    .INIT_48(256'h800105CD8CF0F1E04840881102A4634054080A10044A10004100B595800123B0),
    .INIT_49(256'hC261A8F85703620060880C88600C69A69D3193D2D001940080C684024904B250),
    .INIT_4A(256'h511250281201082020A0B0000070C18A0FC040423D061C2C08028120CD859041),
    .INIT_4B(256'h2E23504848004010224942B60E09063061000101022084D444140810148A0082),
    .INIT_4C(256'h0C8602034826086E016384864611489061000A0110C3118090E12186218C4700),
    .INIT_4D(256'h006C233808804108322F06C018040AC480E408033524000288044354054E000E),
    .INIT_4E(256'h500C0852308C331AA0860172A118022250029004005093820E8924600868AE80),
    .INIT_4F(256'h2232515002190044910104000104481000500081C50A8D4AD6A18A10E0701980),
    .INIT_50(256'h0100029122C8468E00818C590008A8088802124968012BC80151822804A40639),
    .INIT_51(256'h48840504A10804010A0601B604054002C340498188000E044523304021802000),
    .INIT_52(256'h40C504520191A40809402400800122008B5120A4E01480802200648020242E28),
    .INIT_53(256'h90140A130880A94A5920209B8560CC14225712170008188504404800A092400D),
    .INIT_54(256'h28A8310FC100A01406EA8AC491650814080820B700810004412124112A5C60D0),
    .INIT_55(256'h9228C12D328011051B90B46834DCD90B048B0002E0844C2B0058000FD000020D),
    .INIT_56(256'h40282428D1E8A03B004211981A5A0760E4000A0000A3809D4011B0007014444A),
    .INIT_57(256'h00000000000000000200A00001000000020010A4ED4C1020004000C0404C4002),
    .INIT_58(256'h01ABAAAC2E0FC07FD005021080000100C6318C6B5AD000000000C6307D980000),
    .INIT_59(256'h00165426AE45377A9F302940DB0CC71CF1F003AF001005400000000000000000),
    .INIT_5A(256'h8000000000000800000001010844005618022F3481C960785BA200A898A00620),
    .INIT_5B(256'h04001E30017F220100025F4E432EAC448380404A16018C00A703903000111040),
    .INIT_5C(256'hA0C8322E4A3060900600452296A1CA10407BE005E107FFFFF9FFFFFE21050061),
    .INIT_5D(256'h8100222200311024300610000064400D091800001110E42073211004D069F18A),
    .INIT_5E(256'h16B02D605AC0B5816B02D601AC6318D605AD635AD6060248180280009023C008),
    .INIT_5F(256'hDA208898D0065806980408880059889003FF88408697DE900129800180118A60),
    .INIT_60(256'h42195456CA16B49A30548C0600000000006D044821106ABF6148511004308E40),
    .INIT_61(256'h2192461414240000972218B0005401880C1400000000CAD6C0D9E56AC015A916),
    .INIT_62(256'h4D554D2526846668145881803F9128415BB301058C5868500181E01D2E200854),
    .INIT_63(256'h12846CA8A744C464618112570294AC92001202F40400CA90C001408480807457),
    .INIT_64(256'h13C4124708E84278414788884297FF804573B28D19196D0C2200C10000000000),
    .INIT_65(256'h3131105F11569801A0151004474A80998C01816B5801C0001A00A8B00223A500),
    .INIT_66(256'h003AA8240E0A2500022B2828D10C9010089082410AA49042248C72902D6B652C),
    .INIT_67(256'h4044C6A224102024080984801A2002181F2A060D8864035906014048D08431D1),
    .INIT_68(256'h001A074000000588A18A8B051C8500CC094000048A5A41010A72276A88100632),
    .INIT_69(256'hC208109210230E0800000031EC1440B1040C8300600E2E0820012A404B82800C),
    .INIT_6A(256'h005482113FC3E402F18B000FF11000100482084000000920A004029000025250),
    .INIT_6B(256'h0001E00200001E00000000000000000000040018813325B8000007FFFC0BC800),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_12 
       (.ADDRARDADDR({1'b1,ADDRARDADDR[14:13],\imem_rom.rdata_reg_0_19_1 [12:1],ADDRARDADDR[0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_0_12_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_12_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_12_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_0_12_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [12]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_12_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_12_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_12_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_12_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_12_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_12_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_12_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_12_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_13" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000C50994819841000D402085004D50026601A80800A1008009A0075C89F801),
    .INIT_01(256'h20D846C81000D4041128A2200A86520651044A58026E1948194420A053290331),
    .INIT_02(256'h4CA40CC208006A05085541012432903288412913009B3641B1202946C8000C50),
    .INIT_03(256'hB08D882001A80A288802A1948194411286009B86520651082899481988000628),
    .INIT_04(256'hAA87000C003000210AA82024866206522025013009B3641B1102946C8000C501),
    .INIT_05(256'hA8325800A0010041E9810C1F81C0800262B8B400A006000020800405FFBFFFB0),
    .INIT_06(256'h761190470C28204A000200017FF4508A033FF224D2515123280A001004226928),
    .INIT_07(256'h07CA648B302ECF65C698C432FE11B1124013FFD2C2002FBFFE7FE00521FF115F),
    .INIT_08(256'h02010450A082000E1810A8016A84451120A210719563183D583EF60062B24412),
    .INIT_09(256'h14213111B970A886856C1628CD021992291490220501008A108924432B30A821),
    .INIT_0A(256'h6AA75A93035E168F503110D22C3000803518CD756411C4C222B72C6212C8BAA0),
    .INIT_0B(256'h0ED33083402809CD87FFAB09FFF8E4274F4A4A212692910FFE1E252689F62524),
    .INIT_0C(256'h0A50114853FDCED5D9125242BC3F5E68DBC01A4F915A4848C4424E1E20500431),
    .INIT_0D(256'hFFFC0FD8D1BD51218DAE93030789FFFF17EE8A9008008600024A8AA52C000010),
    .INIT_0E(256'h70024268900000140000513F7F00007F8078891C94A637951219B5D2602C1E27),
    .INIT_0F(256'h0010040000080044310018108900A00011A0007820C0011227029FFF50D43000),
    .INIT_10(256'h4000000200008442108B102032A0924008900C08C02000100214200821600041),
    .INIT_11(256'h0547000040851261428C081020002084408100010213204010835D4100001811),
    .INIT_12(256'h00000A0057001020A089980200648104A9080A0286098A3404048000543488C0),
    .INIT_13(256'h898050030D9000008000004000150004B444C000CC0800100384024400C81492),
    .INIT_14(256'h93845002030CFE0002450020001A000000040402108418280058102014400790),
    .INIT_15(256'h24441A02C000400200104C00030A803209813644D0F14102840081208C010220),
    .INIT_16(256'h4302200022FC76A6A4AB018888280C008800800284C9A02113043000000D0109),
    .INIT_17(256'h2022E0384EACA6590A95636C31A10101008041098A0600B09301641980020800),
    .INIT_18(256'h088088004199084D168B53110416D238719D83B0E003092481846081110204A9),
    .INIT_19(256'h12289034206C109002800804008018004020080000C80A0221C0821028C0E092),
    .INIT_1A(256'h0004008028011111004006080200004644083A260060400048000CB8984810C0),
    .INIT_1B(256'h0014120408108846DA1011040008520000C4050008E1008E1040810179211828),
    .INIT_1C(256'h0400012300400A0440931401004C40010C2528201C410E841D22011881880010),
    .INIT_1D(256'hA80062B48241191001481102A14088000000A21248900081400E578A00841050),
    .INIT_1E(256'h0020000104044801A4211022008A23450102644800108400841200222020F0C0),
    .INIT_1F(256'h0144011200000044960004CFC4200600100000000400082820820820144048B2),
    .INIT_20(256'h3806A0434288013610CB0001300000098800840004949572900800C041213800),
    .INIT_21(256'h6041600044009484000800000210005000FC101620198600004C300008802950),
    .INIT_22(256'h00200400903038C9886054000842414000020003104868122028000810282122),
    .INIT_23(256'hA00012421A843692721A12DC8640000002204000000084007D14287F80DC0028),
    .INIT_24(256'h2A0E52A48412A0217ECB8008400637A0F62440780008001818181818040A2108),
    .INIT_25(256'h08C8A01418464555D8A8916A59DFAA8A00D5087922820100204208080096E290),
    .INIT_26(256'h0C4459A242825741024201B050088541A5280800017083082460A40A414C8283),
    .INIT_27(256'h00400000FC03B0836010622048746B0A117106AE641448E00143103001162032),
    .INIT_28(256'h6C30E272C02D01D00B8CA52D39291021028408008008060123800380C4892A40),
    .INIT_29(256'h004000C98C4AEC1234010001833D200509530F00160042014004322020840080),
    .INIT_2A(256'hC43124C8AC200000F0E062802432032DC00D03D432062818A3010A00950A0942),
    .INIT_2B(256'h0280406264014330399018005001C860E39904814424049112180830990F280E),
    .INIT_2C(256'h20244526010520113020000030001086FC06F0182AC554432502100130452A42),
    .INIT_2D(256'h00000088015928016246B4D964E1A824012040002800400192000801D0002C40),
    .INIT_2E(256'h800B40000E000200085006000244C3405063000C508001840040929008042002),
    .INIT_2F(256'h0004000052000086A700320C00204241005400000060A4124000008168884800),
    .INIT_30(256'h00000000002064079B940440000228001420244048C1B2048020000402600000),
    .INIT_31(256'h50468421400001062004445088C08020025000100001B8000000080002801000),
    .INIT_32(256'h003020A0414944810A2021500C000480084C0030C81000040E4402D0511A9051),
    .INIT_33(256'h200200050000002A0C000022020002A0090002100D8516809300283402016840),
    .INIT_34(256'h0403005820210000081122080058000500000100100000000400001884020901),
    .INIT_35(256'h45068080042710408208A4504C20B408000424041C0026084020460010820854),
    .INIT_36(256'h20180000020001080100002C24240080801800203340C06806AA106404804000),
    .INIT_37(256'h000202D010A21004805909000A00000444C20000009228254000014202140A80),
    .INIT_38(256'h0004000007010100100901008041800A08084055000001000108008931090810),
    .INIT_39(256'h20121C5483D4010840214101200008202204080C5050020254B0294202871080),
    .INIT_3A(256'h0104218400112023400501001030682921004492080400018C01002680245400),
    .INIT_3B(256'h8079100C84044849120A84708C695181A003100040000000904084C600209601),
    .INIT_3C(256'h000485000082018562000141002808C400000402000001A08260400021000C50),
    .INIT_3D(256'hC04080001086C01850090380200020011104010C122000068240032424208210),
    .INIT_3E(256'h2A820402022005000010080001C804020C000480040480024D0C448020140210),
    .INIT_3F(256'h301021280311881414280048132840000A809000827808880801500012409800),
    .INIT_40(256'h400121002C0090002389018ECC0C40000C700202428088000010000040400800),
    .INIT_41(256'h00002400200080020190200813F4960042018835C02000000050000001294004),
    .INIT_42(256'h3EA6230048008C02000000008032E193069902000008020004A0084149200000),
    .INIT_43(256'h108503258495100CC7004221010200600404898AC4C44107DB28356265131D86),
    .INIT_44(256'h00090307A81000000000C000200091600000D4A1100004096D226064020500C8),
    .INIT_45(256'h0840E15A22049180001760803D490880000810804040000A19D801400AA41000),
    .INIT_46(256'h0010090442160902429001000A0080000000181002000F814210208140000210),
    .INIT_47(256'h0029080485201A4808240440405004000849200018304080018C000022002049),
    .INIT_48(256'h80092128A00200E92842830102940300000802080882300001C0168000000321),
    .INIT_49(256'h0341280C122362005F490E81292020C30A1322A05062180A1080803008253081),
    .INIT_4A(256'h0130500880C00006003140800270C000C0BF405215020428080000019A850100),
    .INIT_4B(256'h0E03C00000044032E309622702208030C00011212260801C05500A0011012015),
    .INIT_4C(256'h0682E80300E20F3A00410404001200004000020008C3800180E021C06180C541),
    .INIT_4D(256'h1048008C04100048101B1046014D1E0484240040312C002288446B54016A023A),
    .INIT_4E(256'h700401000024000B80210850E1180E0095821104284013098208006080C19E0C),
    .INIT_4F(256'h2A1011101028000580450490C004401644381C80504A8403C6810200E08E0800),
    .INIT_50(256'h4280300322C4C48F049D09143040344B63021049382089400017000004010420),
    .INIT_51(256'h001040028100059C80019083BF010682004009800A410200062330444D800100),
    .INIT_52(256'h408504D00902840020400000020512000BC10080C10481A02008078062620208),
    .INIT_53(256'h080582020802214201200C0B0120681003111607801A0025040340488A930004),
    .INIT_54(256'h0008110E48000024080E8C4750250804122840164200180245A9241112480050),
    .INIT_55(256'h9228D12D020014040A80144036204EBA602A0E12218140AB00D0000A57810201),
    .INIT_56(256'h042E2620C42AA040006A5448DE1A016044001000008000015001A080580C845A),
    .INIT_57(256'h000000000000000004014000010000F7FDFF00555540000008004008982C7022),
    .INIT_58(256'h0181800C2FF0007FCDC602DEB7BD6F5B10C63180210802108401CE307FF25600),
    .INIT_59(256'hFFF7DDEFF5CCEF4DCB94B003EBE0792BA93014F0541005400000000000000000),
    .INIT_5A(256'h8067FDFD5600046318C677F7FFFDFDFFFFEFFFFFF7DFFFEBFFEFFEFFFFE37F7F),
    .INIT_5B(256'hF7EFFEFFF702BE00633FFAFEBFFEFFFFFD77FEFFDFDFBFF7FFEFDFFFBDFF7BEF),
    .INIT_5C(256'hF6FFFFAE94B7E8F79FFFFFFFFF7FFFFDFFFFFDFFFFF8000006000000FFFF87FF),
    .INIT_5D(256'hFFFFFB7BF7FFDFFFFFFFFFFFFFB7F7FFFFFFF75FF5FBFFFFFFFFFFBFFDFFFBDB),
    .INIT_5E(256'h14B0296052C0A5816B02D603BCE739D605AD675BD7FFFFFFFFFFFFFEFEBFFBFF),
    .INIT_5F(256'hFBFAFFC1F807BF73FBF7FAF36FFDFC03E7FFFFF1F6FFDFB6003FEF7BF87FFFF8),
    .INIT_60(256'hFFFFFFFFBAFEFBC033FFAFFFBFFF4000007FFFFFFFFFFFEEFFFFFFBF7FFBFFFF),
    .INIT_61(256'hEFFFFEE00FFE0001FFF6BEBFEFFFDC0CE0FE00000011FFFFFFF7FFFFFFFDBFFF),
    .INIT_62(256'h7DF7CE7FCFDFCFE6BFDFFEFFBFBF3DC8204000183FFD40E0017FDEB7E800083F),
    .INIT_63(256'h0A42773DEF1FCFEFEF9FB6FE3F79FEDFF7FFFFFFBFFFFFF5DFFFFDFEFEFFF7DF),
    .INIT_64(256'h7FFFBFEFFFFD7FFEFBFFEFA7DFFFFFFFE7FDFBFFFDFFFFFFCFFF800000000001),
    .INIT_65(256'hFFFFFFFFFFFFFEFFFFFFFFEFFDFBFFC007FF000003FBFFEFFFFFFFFFF7FEFD7D),
    .INIT_66(256'hC09FDAFFFBFDF7D7F77FFEB6EFBEFDF027FFFFEFDFFE03E224B6FBF000007FFF),
    .INIT_67(256'hFFFFFFFFFF83FFF0FFFC0FFFF7FC0847FFF77F740180097FFF7FEFF7F7FFFDFF),
    .INIT_68(256'hFBF7EFE05AD6BEFD7FD7FFABFFFEFC107FC0E5BFFFFFFFF7E077F7F010F8108F),
    .INIT_69(256'h7F7F7FFD407FE03F02D6BFEFFEFFEFFFBF7BDEEBFFDB777DFDFFFFFE9DFFDF7F),
    .INIT_6A(256'hAAEFB6BD3017FF9FFD99FBFDD77BBFE5BEDFFD7FFFFF9B6D8017FFF6030294FF),
    .INIT_6B(256'h0003E8F11E66DE6318C631870E3C800100046000000000003FFFF80003DFFFAA),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_13 
       (.ADDRARDADDR({1'b1,ADDRARDADDR[14:13],\imem_rom.rdata_reg_0_19_1 [12:1],ADDRARDADDR[0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_0_13_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_13_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_13_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_0_13_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [13]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_13_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_13_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_13_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_13_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_13_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_13_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_13_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_13_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_14" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hD815450994D19C6D415540904504D55092A3FE672020017E200247FC04A00401),
    .INIT_01(256'h04DC66CED41554020928A2A83A865346595EDA6826AE194D196576A01329A331),
    .INIT_02(256'h4CA68CE36A0AAA0780154541E4329A32C96FA90309AB3669B9AEA966CEC15450),
    .INIT_03(256'hB8CDCDA82AA80A28AA0EA194D19657B68A09AB865346595DA8994D198EC0AA28),
    .INIT_04(256'hA08B668E0236287002A8A83C8663465275ED00309AB3669B9BCA966CEC154509),
    .INIT_05(256'h0C365902A881084000010120000291060010B420102000C0218C048400400044),
    .INIT_06(256'h761110470C28B04A000044400014508A0300000492501301282A881084024928),
    .INIT_07(256'h0C9A04AE00284421069AC432FE3021024000000320210440004002252000815F),
    .INIT_08(256'h92080644380280445612A0492AC020192033107115231821683EF60042B84410),
    .INIT_09(256'h942D310D093928A2840410004C03099A8D4688833424C463380C35618130E908),
    .INIT_0A(256'h0A000280000003001A1A18422E110405155AED442488C4C2A6A1256252ECA300),
    .INIT_0B(256'h2600108000000CC90000080900450070030A0A24048293400000050480000500),
    .INIT_0C(256'h41500008500142008112D0429001084881048A0BF14080100080600620000891),
    .INIT_0D(256'h0000000C1001C080880280000008000010030A8004842220420B0020220C4105),
    .INIT_0E(256'h70C062E0124080BC0120594000020418410000000002001C0809005000000020),
    .INIT_0F(256'h400A90112403B048543A4604691AF22798F3810145E08592014A800015D43288),
    .INIT_10(256'hF0004040788002D2310DFBE01F2014C761AEC42042B800677001D3A8BC543F48),
    .INIT_11(256'hF5D6A1CFD4970470442DEA25F8CE2685902FC6713A12A64657B655418EC7DB94),
    .INIT_12(256'h8B8A205F53A7A4A43AC69E25EC77890800F81862942C0A1364212E528964AA93),
    .INIT_13(256'hD70A002405B1A6A7AA571B00863D22401994A3FD8A0208D1FE062BAC7DE94743),
    .INIT_14(256'h811CF18BDFE700035DC0EFC0E62E96372B296FF0E60790B1F1189C471EE12618),
    .INIT_15(256'h7490A6FCD4C344842E835447F6B4E118191A193F05C6AC4911AECFB81C4A17E3),
    .INIT_16(256'h87143062912E08C0201A2181ACA5DBFD46FBBFCA861EE80F13313FCC933D2061),
    .INIT_17(256'h6C602101947D8B2C0F81314045818F23148181118A8452F1B245C01122030830),
    .INIT_18(256'hE4B89BE76ED988DF9319D9B966C001BF6E0C9182BBED39A9B55B67DD7172A857),
    .INIT_19(256'h072C931404409390080811FC0A80D819CE499BE2BEF5FC17EEE98A79188F959B),
    .INIT_1A(256'h9EE80980A90EB511148C7FEBC688075F477899639073DC104AD7F4E1985B98D6),
    .INIT_1B(256'hE507DA5C6951D8C8DB1F11120BEEDAC43F5CF7C1DBF1236A485E31CBEC7DD88E),
    .INIT_1C(256'h44101D217AC986775E1B4C400240C3CBF6FC6A8F772B23A2944ABB4FCFF49151),
    .INIT_1D(256'h8B5A420101FE19A2ED683BFEA3C0886B825FA7D764D49BA3C0FAFEA101177E42),
    .INIT_1E(256'h003409093E4D24DB6C6143F37BA689E429AE7701CF31472FA7D74A68BF9D5ADA),
    .INIT_1F(256'h90CCFF468CD890229DD805D01FE2129F70AC664C3183D544D34D34D324004858),
    .INIT_20(256'h1A1EE04BC18FE23610DB26FE3AC1624D198AB247327466000A50D1FFC3B04602),
    .INIT_21(256'hBD1009038DC0ADDD396F0D202194EAE0008FD1CD09191640B085302408802B50),
    .INIT_22(256'hF9A8E45FD7BC6169DC6C7CA4DB8EDFCD3A001F833CA965D797F8807AA428E790),
    .INIT_23(256'hEACF2AC51B8A37AAF51BAAF1469102102BBD1030408F0E33E1CFB57FB8D0D64F),
    .INIT_24(256'hE6E3110DE5DB14CD06A8BAA358FD8647DCA8094953F8581818181818040E4571),
    .INIT_25(256'h3300BDDA6198058703D324322E8AD2B8CABE115C4B08B1181169CB5D22548911),
    .INIT_26(256'hE995EC2F5E39B436FAD61C2047EEACFE1003F070E4F780880E64D7920F8ACF5C),
    .INIT_27(256'hC517776CFFE3FD4383B5550C6E434571B9CD780A038C858585DA4A03FB98D3C0),
    .INIT_28(256'h81AAC60A1FE3C9200500032565276AE9408546117FF5A083AE6C4E1B0212407F),
    .INIT_29(256'hB7F0BE254140AFA2022A02F88E18DC2D21CBFC00E4011606400054A77FF9FCD8),
    .INIT_2A(256'h8E357468E1242BC467C0A700D0BC05FCF50E05F85C0BF02FC2092823931D3947),
    .INIT_2B(256'h6637B3C41AEF32A9E5C69D970B2930831259C9D5A446E952A2E4F04C05449A1E),
    .INIT_2C(256'hA9A67F4641E162374F2018D6F7B051C6DD46751883F06104181E70000A289150),
    .INIT_2D(256'h15570B08D0EC6E3F144130EEEC18614D24296000309FC002D301F83250002CCF),
    .INIT_2E(256'h001838A568001C084250D10004045082D42362CC78B4CE5DFFD5DBAE01346007),
    .INIT_2F(256'h00C80918CC900086BD757FA4193841FFEFC4000C462F6A140032AE844A83191F),
    .INIT_30(256'h000084C555CC9D87EF449E3314D2F9D4BE0326864DFE248ABF40AAB8D00052B0),
    .INIT_31(256'h7346A5E140C5075A160EC597835CA5F59ED2E3C810AFAD30555C1800024290A8),
    .INIT_32(256'h5ADEC788DBF31E2F7EC9779AC8001F3C2EFEE57F008A901EFD25FC73D7AED917),
    .INIT_33(256'h0BBE1014969557527E8002ACC4002DEEF9AB5231CDF71B0F80235BB70C676BD5),
    .INIT_34(256'hB669AFF167392AAE835D6B83688800110000AB00E0232A813C5557EB340A4BB1),
    .INIT_35(256'h465CF11BA92B75C3C71EF9C27F6FB50E1C042C0CFE3C1F6BD060CF061E3C9DE6),
    .INIT_36(256'h7FCA801E4B6180CB01473FEFC42442BF809914E42250884A12B03B840C5B971E),
    .INIT_37(256'h870A7C720F2BA00A4FD508022226D51C0445818FC0802885C620004283142F5D),
    .INIT_38(256'hFA7E06813D2394A03EB7ED023C51908EF8880088300024002700A0098DF94874),
    .INIT_39(256'h01F44C7CFF148BBB707831A1E89589E084E572C581455A820105EB44E68B24AB),
    .INIT_3A(256'h6385F7860972737C4325010038747BECADA4649BFCF6072FCC3F05E4C02F54FC),
    .INIT_3B(256'hF28A508818014C7A030CA8E4086B7DBDA13FEE00581E009DD3502C6CF4749AEB),
    .INIT_3C(256'hF27BA5007E88F3FC6E38FAE7F4FB7DFD2948E8220020252FD26040809127FFDB),
    .INIT_3D(256'hD1EA8677FEC0ACC9F55B301B1EA9C8EFF13B613C123D6737C11A816561E0DA30),
    .INIT_3E(256'h5BF5762357BD4D0004180C0601E834FAB502DB83F4459CE44114FD05215FA3DA),
    .INIT_3F(256'h9136EE42F7D3FF98BABF2229FDBD855E2881983E82701DAEE32C1F8BDED59830),
    .INIT_40(256'h41FF79F006C1D88B641C81E81419C0506938021ADA4291FA2FC57CB214FDC275),
    .INIT_41(256'hAABD4C7025FC1000AD3531483A175011C6D3222FFFB24AABA480000080E1F0A7),
    .INIT_42(256'h3E86231FC0FDEA069E2AAE500401C1B008C1D10009395C11867FD44C31302818),
    .INIT_43(256'h199FFA25C0BA600CC35100B9413EAFEC0EAD09CA44E7410FDB88357A60345D86),
    .INIT_44(256'h08517B1C43F0A5600403C00233CBC5B0001E15BF19DF54697C8AE56DEF5D9F4C),
    .INIT_45(256'hE317A413A334D90AABDF70CA3147F4B0C00B14DFC9CFF83E1BD90DC7F0DF40E0),
    .INIT_46(256'h3767AAC6AD58D43AAD9D5C0AFA020002215A66505FEBF0AA723E5088400063BA),
    .INIT_47(256'hF65F9C4797E69BE98EB40547CBE4C481CA276D3819F6E10601C801EAAC007574),
    .INIT_48(256'hE00938CFADFFFC0A48E103AA472FAC43C538268848E88400418892870823E4B3),
    .INIT_49(256'hE3299FF09452EB82805967B92D4C8A61830236F47084931A60DE084098610ED1),
    .INIT_4A(256'h9895275B6CFB00681FF9404543B3F9D0FF0078022240200A040C00088801475B),
    .INIT_4B(256'hCBD5E4B2B35F6E35220960A1BEB67ECAC7EE2CDAD9BC7D472554F9173F9453FF),
    .INIT_4C(256'h0D00000296A00C7B87812C9020B1DFC6C7EEF621EED79EAFA7E6517991B32636),
    .INIT_4D(256'h367C40F9601F0811143032F9B94D1FD2DF00197CD0F65B278B68638E606101A9),
    .INIT_4E(256'h15A4706DD55D8B48B54E06F3D6F114CC845F3733EA8B1D0BFC087CAB92652C26),
    .INIT_4F(256'h50BC00363092728F49593BFD11E91BA36FDD050E801BB63486A6875009F6C3A0),
    .INIT_50(256'h8F15044034976C307991AC584B4F41DC154CD690282E3A20047507A2AD2BA408),
    .INIT_51(256'h1315C251C70531CCBC7E123200100002DFC7C1104861FF35104BF125AF5B9AC6),
    .INIT_52(256'h0B9902FE944555F8F0440A0F89B7DC000911002CCF46A9EEBE3807C588A0D2C8),
    .INIT_53(256'h00008EEA7F8F2361A0ADD24C188275A58F3002C270E9C22DA1989581DDC51C0C),
    .INIT_54(256'h8D79F5561E471CE01B02365801291B0367880145480004719B34E8A3855847C0),
    .INIT_55(256'h24838B7335BD1C3B63B0D6813BD8280D9142E023D6DDB57D9770F2309917D408),
    .INIT_56(256'hB149892007CA20DE48221F8D1F7EDE293083EC41003FBCFF7D01A16791DD89C8),
    .INIT_57(256'h00000000000000000200A00000000084615A54A0A800C00008004ED11B444D4C),
    .INIT_58(256'h002A2AAC4E00007FD1F400080210050100421080210802108401CE307FF25600),
    .INIT_59(256'h76F3D5EF20D3980E953D7EC133F77F6202602ECC455414000000000000000000),
    .INIT_5A(256'h8167FDFC06D0256B5AD677F74D7DFDFEFFE06995B5C979D87FE3F67DBBB3737A),
    .INIT_5B(256'hF64F7AFFF77FBE016B7F7FEAE7AAFFCEEFF776FFDF8DADB7FFEE99839CF73B66),
    .INIT_5C(256'hF0C7EEAE4EB7E807DFFD35DADFB7A3FDEFFA7DFD3FDFFFFFFFFFFFFE2BDFF769),
    .INIT_5D(256'hFFF9BB6AF5F6D7FE7BFFFBA3BFF6F79DFBDFF55DF5FBFEF7FFFDBFADDDFBF9CB),
    .INIT_5E(256'h14B0296052C0A5816B02D603BCE739D605AD675BD6FFEDEEFEFFBF7FF6AFEA7F),
    .INIT_5F(256'h7BAAEBFFF806FF7ED8043CDBEF5DAFFFE7FFFFF5F6FC03B5EDBEE73BD83FCE78),
    .INIT_60(256'hAFEEBFF7CAD5F75FABF6A407A1158000007FFBA9A97FFFD10759F3FF6FDFFDB7),
    .INIT_61(256'hEDF7FEDFFC7E0001BFAF76BFED5FFFEE7FFF00000011FFEFCCF9FFF6B7FFAFFF),
    .INIT_62(256'hCB6DA707EA9FEE6E37DB99B5801399B55FBB77E7FFFB7EF001BFF6BDAFA0081F),
    .INIT_63(256'h0A427DBFEFDE2F151A5724FFFFFDFFAFF7D5EFFFAFD7FED4DB2FECBEF6DF6CB6),
    .INIT_64(256'h7F77BBEF9EED6FEE7BFEECBA5BFC0007D3FFB9FE5C3BCF0FEE01C00000004001),
    .INIT_65(256'hFDFD5F5F77E9FECFF4FD3A6E6F6ABDDFEC0380000316D5ECFF4FE95A7737B52D),
    .INIT_66(256'hC01AFDAD4F8F37D3B76F7A7EF7BE7CB003FBFF6FDFB6FFEAA4BEFBF000007E52),
    .INIT_67(256'hCBBECF5DFFBDAF7F6BDDEFFF7EFC0001FFFAD77DEE7C017FD37FEEF9B5E6FC33),
    .INIT_68(256'hFB9F7FE0000007FDFDDFEBAFABF7FDFFEBC04035FABFFFF7EFF7F7FFFFF8000F),
    .INIT_69(256'hF369BCDB7D7FEFBF000007FBAEDFECEBA77EDFEBFFDF7F7E7CFF7F79DFFFDF7F),
    .INIT_6A(256'h007FB6BD3FD41C00000AE00FF7703805BEDFFD6000000B6DB7D76ED7FB0000FC),
    .INIT_6B(256'h000210F21E66C06318C631870E3C910900006019A11AEFB80000000001C42F00),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_14 
       (.ADDRARDADDR({1'b1,ADDRARDADDR[14:13],\imem_rom.rdata_reg_0_19_1 [12:1],ADDRARDADDR[0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_0_14_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_14_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_14_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_0_14_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [14]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_14_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_14_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_14_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_14_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_14_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_14_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_14_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_14_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_15" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h11BB0400029D9A4905B0A19054283143C9880034106000FF818647F804A0F01A),
    .INIT_01(256'h87FD813DC18302120B201700051FF180882C2A487C67D96FD974608520053FBB),
    .INIT_02(256'h1254ECD25A2D8597F26EC7BEBDB2DFFBE84869C12F19094FF74C218145583042),
    .INIT_03(256'hBB005024B6364A45C00105B4626A0B8A961F1BFF7BF65D9C210029D9C88DD821),
    .INIT_04(256'hEF42B64D412B24EE41A04A959FF7F6D06AF52C92F1B014FB722A1804439B042F),
    .INIT_05(256'hCB23F08004010044100C02000414C7960810FFB20460B9E16EFE45460007FFF3),
    .INIT_06(256'h763980532500730B00004E8400043A972380088DF2559161F00040100446F92A),
    .INIT_07(256'h2BBF91AE057B55A317D8E766FE922542D01800030512540000C002776400197F),
    .INIT_08(256'hA82E2C00700EBD75D6763B722A8A009121E210F555000D6FAA3FFF89C7C68920),
    .INIT_09(256'hC258184903B16882F7D49302D8D2099088440A06A2308002104864C101FAFC10),
    .INIT_0A(256'hE24BA020130002F014129240949B08361D88C9442420F4F8328025681A48A20A),
    .INIT_0B(256'h121894C011840A5910000809004709580DE4E0EF870219600018327721C69158),
    .INIT_0C(256'h043060055403E222811416C28181C91AA5062628D1431183A80D709B31020831),
    .INIT_0D(256'h0033102016439F0E8852D84B27A4003FC8001BDF06394AA5520BA02039410503),
    .INIT_0E(256'h63C43772114E006E10B84E400056BD106506022917DA487FF96D4A4305404790),
    .INIT_0F(256'hCBA854203170FB14A8B29416499BEA086EEFD407834495C7FF1BC00237D73238),
    .INIT_10(256'h029C00225F81598FF96814364FA16DC86FD125855B83288F894BE30802909F96),
    .INIT_11(256'h02310A9F81586AC7FA1A1963CD95710A3B1E6CAB843A806068FDDD6523DBC7E7),
    .INIT_12(256'h67868B600C07B1C2401760887130320230C1C38D8100375B819B899CEE5ECCF4),
    .INIT_13(256'hC61E0190E199C380A001B8703052C184B350CC034C88381FF9C55D5A83783AB1),
    .INIT_14(256'hF1C75F76BC5000025F55100DE0028D196014F80F94471C0FFD72155104130611),
    .INIT_15(256'h22C429019120680000200557E506024E890A91987C5D33C008CE0E513425E038),
    .INIT_16(256'h425261002DFC93CB29220E974A740802AB009FE60BF9A70946841881D21889CA),
    .INIT_17(256'h90BCD055332AE9E65A55ECF4B253C3E35C801105E60745DECB12F61904627E0B),
    .INIT_18(256'h31FAEC1F419D0965188CF311D309250F206E6DD980F34F6500C03ACD97A61FF0),
    .INIT_19(256'h1E38903E236C72B1878007F8039130EA6482A9AF02C202AC315490110D9F4E80),
    .INIT_1A(256'h171886A2681F00192C1087E47322BF26F5F00AA0223C621C5FF80CB885C4B439),
    .INIT_1B(256'h0011D6F42C30884E9D40DD04F1E0762987E70F23E9F04F29E0E3A02F27BCF8D0),
    .INIT_1C(256'h9F681D9204C3C3F8A3F1A690D4CDDBCDF907B9D79081E9C83C0745F0BE09B634),
    .INIT_1D(256'h91BBDEC9CB014335FFC8DD03FDC00819073F7BC2FE539CC14BFE1E3481548066),
    .INIT_1E(256'h2120180504A68801342DAC20FCD3585AD0733072031A96100B8205359FE04760),
    .INIT_1F(256'hF1D7FE120440016AD74FE44FE03F1A1F9D9B2470B8C26180410410413F6A6ACE),
    .INIT_20(256'h2ECAD05FA300039414D16BFE9DCEF6F688B440753A4AF44A823040004115336B),
    .INIT_21(256'h02E42ADDFF386ACBFF888E105816774E159017EB68C98300B07D2C2D4B00EE5A),
    .INIT_22(256'h5658450F390CF843EB076AE3F445A296C3E9A7DD247FAE8379F66A1F78292F60),
    .INIT_23(256'hB807D0FAC3F58750CAC350F2B0B0000A00C1B00008100527AC6D977FD61F2A20),
    .INIT_24(256'h3F1CFAF73282C677F09F1396130537A9F13FD7306DF2A54D4D4D4D4D36A7BFEE),
    .INIT_25(256'h4FDE5E81FA7EF2D1DF8FFB5D937569CAA2D96A6122AF6450CE0E90580BA7FF03),
    .INIT_26(256'h423FCF922D44776056D849B7C84CD49FE52C1B264D8F23C248AE884C9E073E37),
    .INIT_27(256'hAC7AAA5803F1C28CE9222CDAA176328B3358BCA47961549B542AEA34133657E5),
    .INIT_28(256'hECD24DF1E03E2608009DFDBD2E7912232A73DC100FFC058D30903F8FEEADAE00),
    .INIT_29(256'hF53BC15B9F8A7C387E0D867FB3B7D4440C7095F50AA9E882A683205080B9FD21),
    .INIT_2A(256'h9583A085DF720C441FFC65FA2C4F53118A33E3EE3FC7DF1F7FBCFB9DCE7ADC9D),
    .INIT_2B(256'hA86857B55450D117D89272ADF5506D346581C4BA03F76C811915FDADD815DACF),
    .INIT_2C(256'h04A659264104068F5FA00E212DE43EB0F2B0CAC368450469A465B025B291EA36),
    .INIT_2D(256'h00530CDA593A794088B6F4C8748E18F79A11CAAA0B0780003D52010DBAAA0CE0),
    .INIT_2E(256'hFA9F79F56F8923F7096CCA04A724E5C17D6A825EDCECDC320F8A9A5003542A82),
    .INIT_2F(256'h4B26000260C000C7A781334B44A65280179EC12072D0C743584914A0FDEECEFF),
    .INIT_30(256'h2348030014DB178E004C2484294D3BCC1CF16DE2D9A06810BCE400004200D000),
    .INIT_31(256'h5F6AEA31407685FC086504591C23E0F00E3317265801F822000008AAA0E12156),
    .INIT_32(256'h5D5F24F95179FFD17BFE29DDDDEE241A0BC8603BCC2200C50C96FF5479FE91E9),
    .INIT_33(256'h3FC251056000538FF56252FF37D430BF092B66CFCE0CFEF0BBB7EC3C7FE17C59),
    .INIT_34(256'h71E1F0502BF500012FD1BA0F981D551DAAA8EC47F2108091C500538FCD445949),
    .INIT_35(256'hB5BA0CCD807E324FBEFEBE584CB3FF30FF7EF666DDC1FC6C7CAF66A75FBFEA77),
    .INIT_36(256'h801880803D118113A94F5FD0243C09DF88285F1C577148AB283214728B7DC720),
    .INIT_37(256'h6395BFD344EEA0C9105D09050164000E44C000DFF0133C276E0699130134F8B0),
    .INIT_38(256'h14FAAC502E1B01A23ECA011A4165824AFB550B062E91631C50B008ADBA0FB212),
    .INIT_39(256'h1FFFBA5403F6077F0404178434ABB6A199EEBD1C503D435A600DBBE335C58014),
    .INIT_3A(256'h6DA5C18C2754240E4805093114206429654856DBF105E29E983D15F6992DD500),
    .INIT_3B(256'hEEFED034A95BDA5394C987E88C6D51C3BC7C0190F565D47E33768EC704A5D10B),
    .INIT_3C(256'h01FDFE8080F5FE17524B3D59D13AEA45F201E5E600252DD0E1D1348181D4F074),
    .INIT_3D(256'hE0FDDD00ECB983F8508FF6A25FFE7D016A7E0A7DFFC282F6FF6D53968EB16A1D),
    .INIT_3E(256'h6E06F143EA0177CC84763B1D82D82DBE0741CCFC1FAEE7FF7D0C06E8F0D55DE6),
    .INIT_3F(256'hBE3010A5F83428E0D9E0336DE24EF252AE03F9408FC85ABFF9DB6855B3733888),
    .INIT_40(256'hCFFF2522EC11902FA7A180110E4F47427A7A860E2ECA9A0177FD0280AD03D44F),
    .INIT_41(256'h029D207621FF915FA736A8E4FA5DBF804623AEB780220AABA6FAAA80813D4085),
    .INIT_42(256'hFEACF320597E86CA2500ADD3C1B8E793B1E94A0540515C4104802EE1CDA6690C),
    .INIT_43(256'hD9E79BFF8FF34818D701B0E119C2AFB30F8C8FDBC7ECE1C3FF2D3DA26D332BCE),
    .INIT_44(256'hD1ADBB07EC19A5609802C0003FDCBC45550F34D9F4A3C65FEFCE00620387FECA),
    .INIT_45(256'h0CE3703E2E8691400057F8A03D4A1CE6221A87FF96701C0818D80367FBA01BE1),
    .INIT_46(256'h5B788D6D7F166BC7FFF5B1C01F52A153EC063DF15C18FE1DD7B8FF95E0450719),
    .INIT_47(256'h3C798C2E85BD7279AD8E944181CD0414577BA2731E3F5EA9816C761E33027C4B),
    .INIT_48(256'hA6AB417DBE03FCE5BF62181F10DC7FE43F586E1A76CC49848131D8CCA07FE6F0),
    .INIT_49(256'h030B67FC1613261FC04DCE8C082D69F7DFBF3AFBDC78B1C000C700380D08BED9),
    .INIT_4A(256'hA66E8704F29C8E6809800883045CFB770081467CE805B9CC00030302AB399820),
    .INIT_4B(256'h0A41E19094E5D1380109A8B742B33F316847962E2C4C23D8F34F049FDE112886),
    .INIT_4C(256'h10172A3682A6234A18DA950F4655157168470236E1C56E02E0AE1D481D303EB9),
    .INIT_4D(256'h4AAC64F00A8BD27510CB0881C4C26BE4E1A62C441AF84992CF711ACE04161DAD),
    .INIT_4E(256'h425785101D81C4AA259094C758E215C1B59918FF2C254E7601F6FFF0722404C3),
    .INIT_4F(256'h808C2A8A8106F357A5C7AB9312DEE116C032433E221600B7CEF2B310D80E67E4),
    .INIT_50(256'h141D444479B0EC7F889B7C3EC4FB3619633F16CA78237E88009E07F10C5C30E0),
    .INIT_51(256'hD1676AE4C52C062EF480962980E4B00B5FA828C15A0C7D44BA0EEE027D7C9307),
    .INIT_52(256'hBFA307CE4C61446EEA7469C62395C1061B1B1036D124813F3BBC9748609A5218),
    .INIT_53(256'h2B4812E28EDE2545A7F0D528829804A04E148B27B11B85250383B04C40EE21C4),
    .INIT_54(256'hD72C333F89A5A1AC8E79443E6803EE4B906ABC5CC2473BABE530F30C58CA18C4),
    .INIT_55(256'h289270275E401AFC97815728AC38986184D31045E007B027C8D4780D593D0F20),
    .INIT_56(256'hB9995FD7B81E611ED37210281F1E2FF2E0801222014003FC411DB8EBC12C8135),
    .INIT_57(256'h555555555555555551541555545554739CA541000022A05180A250C9BFCDCAA5),
    .INIT_58(256'h0000000E0FFFFF80003702D6B5AD6A5AD6B5AD6B5AD6B5AD635A108000000155),
    .INIT_59(256'h00000000209D1FDFABCF2C82BF2A5D9FF8E03D65400014000000000000000000),
    .INIT_5A(256'h0000000000000800000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0200040008001000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000100000000000000000000000000000000000000000000005000000),
    .INIT_60(256'h000000000000000000000000000000B5AD000000000000000000000000000000),
    .INIT_61(256'h00000000000005AC0000000000000000000002D6B00C00000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000002C000000000052C0),
    .INIT_63(256'hD4B5800000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h00000000000000000000000000000000000000000000000000002EAAAAAAAA02),
    .INIT_65(256'h000000000000000000000000000000000000016B580000000000000000000000),
    .INIT_66(256'h00A000000000000000000000000000002C00000000000000000000002D6B0000),
    .INIT_67(256'h00000000000000000000000000000B580000000000000A000000000000000000),
    .INIT_68(256'h000000005AD6B00000000000000000000000B5800000000000000000000016B0),
    .INIT_69(256'h000000000000000002D6B0000000000000000000000000000000000000000000),
    .INIT_6A(256'hAA800000000000000008000DD00007F00000000000000000000000000002D600),
    .INIT_6B(256'h0003E8010000000000000000000001011000000000010000000000000000002A),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_15 
       (.ADDRARDADDR({1'b1,ADDRARDADDR[14:13],\imem_rom.rdata_reg_0_19_1 [12:1],ADDRARDADDR[0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_0_15_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_15_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_15_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_0_15_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [15]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_15_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_15_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_15_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_15_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_15_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_15_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_15_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_15_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_16" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h3838240E6A9DBA5E5D82C8005D1FFF50F3FA00DF17DE0F81676040039FFFFC42),
    .INIT_01(256'h87DF7EEEB4382C800B3B7EB556F65BFF7D1648737B97FFC60222B48118453B69),
    .INIT_02(256'h6114FFD6E1EC1EDEFC7FD5EA1AFFDFFFECED2196C0E5F6300A23217EAE838240),
    .INIT_03(256'hBEFDED4F006B0CBFAF55BD96FD97457208DEE7F6D189A82BA0E6A9DB49D1C120),
    .INIT_04(256'hF49BEE4FA93EA45FDFDFF7D7F67BFF7F7D6419EC087F6300A97A17EAEA20240F),
    .INIT_05(256'hCECFE0176DA4F853F9F50EBFC7E7C8AEF6FFFEFDB5EF1F7077B7879DFFBFFFA6),
    .INIT_06(256'hFF8093E78C5A021C00037E637FEC0FEFC0FFF30172599E77F176DA4F8500B92C),
    .INIT_07(256'hE7CF352FF80FFFFFE79BF762FE77F93E4017FFD7E2A97FFFFF7FFBF733FFF55F),
    .INIT_08(256'h1E030E74F9C7BF1D103629DBEACE653968F730F5556A0D7FD87FFE0DCAFA440E),
    .INIT_09(256'h3CE7F34FFD7BBC67B57E1FBD8D0319CB2592D0A7173DCCAFB88D7D6BABB07D2B),
    .INIT_0A(256'h0AE4BB7B5C5FDF5D723BDAD6BE3084A737FEFFFDE699F4C2FFFFAD627FFFFFE5),
    .INIT_0B(256'hBCFBBEFF6C483FCF8FFFA92BFFFDE6FF7F06020BC128231FFE5E06412E36957D),
    .INIT_0C(256'h6F906BD167FF4FFFFB15894334FF1E7BFFC670FFF35FD9DBACCE2EBFBED4987A),
    .INIT_0D(256'hF3301FF9F5FF9D29DDFDEF1F1FFBFFFFFFFFAF5EB9E7BFE1C2DA6FAF273B2F17),
    .INIT_0E(256'h6923E6CE5FCE8A6280239B7F7FBF7EEFE7FA9DB1D1FECFF9D3DBBFFFE6D1E7EF),
    .INIT_0F(256'h0A34C670652BCE9CE7B2F3F7B9BBF32C5A487F7B6597FFE47F96BFFD50548249),
    .INIT_10(256'h468EFFCAD77F197F0B2B0E2E21FF08FCC778EBA93A02E9B0C0C026BF0046B023),
    .INIT_11(256'h06FB86E010DC7AE7DA7D15800B10169816005880BA7F2FEFC044BEFFEA0E022F),
    .INIT_12(256'hCC2497D04BBC107E406971BC19025C877D87D8CF012036C4D9EE848C5A16CC5E),
    .INIT_13(256'hD72BDFFCE7F5EEA478D4B37FFF167F5DBBDFBE07FBF8F7DC013F7DBEC79F7F3E),
    .INIT_14(256'hF659B452008700FF422F482B00BC91CCC368120FF6FEBFF8075FBF9FEB8FEE7F),
    .INIT_15(256'hFE862C03F4667ACCF7EE315807BF0B76FE3651C3FF91139752601614436E900B),
    .INIT_16(256'hD9D6F15F9FAFE99FFFF3F87FD7FBDE034442E02BBFA8F85775BC63FA898CF969),
    .INIT_17(256'hB1F6DF7DBDFBE6DBFDC0DFFCB2DFDF3FF7FF73F4E7BE754CEB38A6B9FE5E2E79),
    .INIT_18(256'h2C82822068933FF93FFFB333819FFE24387B4F6EE319AF3FC47BB9E1DBF7C7BD),
    .INIT_19(256'h7CE53FE3765ED4377EBFF801F7BFD9EB329D14B9A04706E3033DDF6051407BF4),
    .INIT_1A(256'hD99DBEFFBF31ADFBFDFFC2006728A000E807BF3F87E629FDFB0C03FBE797CBBE),
    .INIT_1B(256'h0FFC1BB3CDDF7FEB6F20D37FB600D79EF0E60D1E34A35D477BFFA30DDB60EFC1),
    .INIT_1C(256'hD26BF1F9A3DF3F0871B1FEAEBBFDCB0B0C02A350DCEA86FEBAF944606003AE1F),
    .INIT_1D(256'hFF437EFF2F81DD3D03BFD38355BF9FFF7FC07E035B897ACEAECE95BFBFE60176),
    .INIT_1E(256'hEF757BFDFFFFF4A3FBEDFA36C6FFF3FFBB7B227FD43756286C1747FF08749DE2),
    .INIT_1F(256'h03BE001F7B978FCDEB102EAFC01FB680DD2685EBCDDE36DCB2CB2CB25B3EF5F6),
    .INIT_20(256'hFFDBCFFF9F500FB5BAEAE501FEE785FE997806176C1446380A379D80770768DC),
    .INIT_21(256'h809CE3EE070CCBB000CC7BEF803E9C4DFD002E1BE75DFEFFB7B3ADFF5F5B9C77),
    .INIT_22(256'h345FCFD03D3AA96BF6E7D7FD381EC1E2571FA875D3FFEF9D3DE18BA0B5FF8980),
    .INIT_23(256'hB4D3EAFDBBFB77EAFDBBEAFF6EE73E7AFB80E0E5EF881D6C3CBD5E7FEDDE2DE0),
    .INIT_24(256'h1FFF7737B08776FFFF97D1A6BF833EE0CDBEE56FCC06E13F3F3F3F3F639FFF8E),
    .INIT_25(256'h27EFDF9A993F7E874F94BB7F9FFFFD9DB7FDCEF5FEDF63B7C67F997D7FDFEFFE),
    .INIT_26(256'hCE7FC68361C513E895FA59F24C4C44C1BFFE17EFC7F828FACC2FC833B0973E53),
    .INIT_27(256'h9D2EEE48FE01FF5FE3F77F983DD27209177D840FE30B5FF307AFFEF21172FE27),
    .INIT_28(256'h61D1CFF3F03F9BEFFF3DFFA5AC66B4D7ABF28477F00F11FFF66B939FDE7B6A20),
    .INIT_29(256'hEFFB60C983F8F4BFDFFCFC87FA9FD0D3EC3347C70BBBE1BCDDBFFBB480810797),
    .INIT_2A(256'hFB73D5CDD3BA7A0DF0FAFFD6A5FB77FDFD7FD7FE7FAFFEBFFABEFEF09FFE09FF),
    .INIT_2B(256'hFB3C7E17F8F8FFA618F7BFE76FDF3F93239FDDFFBE97F99AA81F8CFFC937FEAF),
    .INIT_2C(256'h3DBDFCDEC7BFFDF1D0BFFAF0AC657F6EFF6EFDBBE37C6BFCBFFFF5FF91A8BA7E),
    .INIT_2D(256'h7FFFFF8694F44160AF3474C628A1174DFF59CAAAFB381FFED2F70BFC6AAAFDA8),
    .INIT_2E(256'h86B95FAA8A7B6008FEFA5A3DAE27DC7ED376EB9BD1FFFFE0080DD2EC062DAABC),
    .INIT_2F(256'hDA0CFB73A7CFFFFF7375D9876076F681E01F8F6EDCE0767B54E224DDC98FFD80),
    .INIT_30(256'hEE5B9D1FEB139E22FFDB9626EF981F909DA6E40DCA50FD9A8277FD63C6F7D943),
    .INIT_31(256'hF4765827FFFDCB05BADF2DD4FE938021A78FE077EBFF9CABFFFD31AAAFFAB7E7),
    .INIT_32(256'hA3B19FF05B4BF9F96A24F8560CFFF65DFDD17F5889A2B3E70B2743EE5F1EFFA0),
    .INIT_33(256'hFC63733DF66AA8FD061ED6F38F15FFA18BD4FE6E1B8DFEF8FABC3E767381EE7A),
    .INIT_34(256'h8042E8756B15FF59BC19233CC7FD5579AAABC67F16F355F7A76AFBF8E31E5FFB),
    .INIT_35(256'hBEC203662776BF3AAEB8A739E5187E60E3FFFE6C85E7E66E45EE5EFCB8A24E15),
    .INIT_36(256'hC037BDFD767E3F1FABFB80082FDDDF01BFF7FF99F66FDFEEE032FC738B764D33),
    .INIT_37(256'hD69702FF75F777FDB87FFFBFFBFDF54EFFFE7FE87077F5FECAFDBBBEABFFF8EB),
    .INIT_38(256'h0585FFEFFF6733EEE6DA89F73C65BF7E87DDEA33777F5C7FD46BFFFFFE0DA3F6),
    .INIT_39(256'hF00F1A7F02BAFF840545879C37BE377FEACECDE7CFF66DD7C7B93FBD9F79EE1E),
    .INIT_3A(256'h7FFF017DFC7476D37CE7FDE73FE4701F7FCDF7FB018CADF0ADC5F23FB37AFF80),
    .INIT_3B(256'h90D68C85B518D9E8E5BFE76FFBFFFFE0A34088B7ED5DD5C217A7DDCF0CECBC1D),
    .INIT_3C(256'h8E057CBFC1A50003E1E706ECE7861FA39A080C87FFF56B40B7572FFFCBA70050),
    .INIT_3D(256'h97E64BE681ED623FFFE78771E5FF1091E64B1E6F59930E07EDFD768E8AEFA7F7),
    .INIT_3E(256'hFE0F00777E003C8BFDFFFFFFFFFFEFC70AFF1B621E15C403F537875DF57D7034),
    .INIT_3F(256'h286D80E60D2EFF385960F74D392A727DA8FEB760FF77DA641D26DB5E7F5A3BCA),
    .INIT_40(256'hB8018587CE3F97F8F7E0BE113FCB5FBFB3E8BFF6FBBFF70758344B96F9079FD2),
    .INIT_41(256'hFFFF59F5FD03FFDA8727BF9DF65FF7B7DEAFAFFC80379FD63EC6AABFFFFDF7E6),
    .INIT_42(256'hAEFCB770770342BEF6FFFE87B7BAE8F6E1BFDAFD5F4FF8FF7DC03F67F7BCFD7F),
    .INIT_43(256'hFB5323FCBFE4F3FDD6FBE66FFBA350397C0DF83EFC1FDECBEEF73B46F8B7E1BE),
    .INIT_44(256'hFBAF46FF6A17B7E7B6FFAFFF6026DAA55579AFFB57D307DF2CEEEFE81F2E80C9),
    .INIT_45(256'h8DC4225F6DEDB7F57DF563F577FA15EFDEFD7D487DE81DF7FB7DFB4C0BE83AAF),
    .INIT_46(256'h2B3CE76CC3CABBA74375B7953757EF573EA7D5EF7C1B0F86D6D63BF3FFDD7E3B),
    .INIT_47(256'h316D76CE7FF3EF29A3027F5A78217FBEBDF9D3CFB931C0ACBFFDFE58397FE06B),
    .INIT_48(256'h357ADFD5710200E0FC4F15099A75B3EE0FDA7ECEFFCDA27FFFCFBBBDFFF0039A),
    .INIT_49(256'h03FFDC0DFEC7FF7DC08CC5EDFDBF7BB6DDBDBBDB3D87BFFAFFDD3FB3DFEFAEDB),
    .INIT_4A(256'h1437ADD2B8C63EEEFC02CDFC6DDED3E500016E46DFFF8FFEFFFB7E66EFFFD972),
    .INIT_4B(256'h6B114341C112E3F67DFFBB7B61B3A117B4A992A6A567CA7821CC827EDFB77F45),
    .INIT_4C(256'hF97DC3FF997EFF397AA6663D4D99D0E5B4A989F480734889806811635126A7CC),
    .INIT_4D(256'h3EFFE4CB0BF9CA759FFB21A027FEFF35901EF8E89BB8F3E1C93BFA77FFAAFD5E),
    .INIT_4E(256'hF41680115908082FF109B0887CD47D01ADC474ECAC28220501D4007265CDE7A7),
    .INIT_4F(256'h13809FA6AC3C475B2D43B2ECE8B55EA4283D1E606E5607A4FFFCA153B105246F),
    .INIT_50(256'hD9397871EDA065CE45B3FFFAFEB8415C15F27FCBEFECEEABFFBC7837BC2EF77E),
    .INIT_51(256'hD05788F48CF27E01C1C0BEF9840F07BFA07C0AFF1FFC8163AA1E3D2D3146039D),
    .INIT_52(256'hE0F37E638FE1D78E8CFFE8E0EC2501FFFFBF7FFEF864EFB1B3E11EFD389A93DF),
    .INIT_53(256'hEEFFF78FCCF8BFE70FEB892DFB9707AEDB94FE6DC79E5F27FE11A43F11AB81BD),
    .INIT_54(256'hC07FD3EB556C26BF9BF86707EB836D7ECF2EC75DFEFFBFCB7326BBBE5FCBDC07),
    .INIT_55(256'h69D63A373BE7FB27CBFF13AFA61FD761EDF236E431FEA472BC7F87E2F8F77CFF),
    .INIT_56(256'h055E558EE038EF10BF623863DFD7A136EFFF6F7FFF603C00E17FFB8867671B99),
    .INIT_57(256'h00000000000000000601E000010000739CE704F5FD43CA9BCA36B95FB8FEF51B),
    .INIT_58(256'hE402200E0BFFFFFFC1C000CE339C6719C6739CE339CE339CE719CE307FF24200),
    .INIT_59(256'h568241042A500741A4A935407E8A7218F5300820010555000000000001FFFE01),
    .INIT_5A(256'h80679DC144D00C6318C675002E41390A0E0D7D009658E80319836203D0627829),
    .INIT_5B(256'h946C386A46018400633BAB8A880AADD7D8D1ECA9011C90B7B401DD5421031860),
    .INIT_5C(256'hC6920C220A36200694611108F42FA294D4C035A414500000000000008BEF254C),
    .INIT_5D(256'hF019637A91525143C3B36676BD72F2810D11974B95BB0F290E9FD4BA90496311),
    .INIT_5E(256'h06300C6018C031806300C6039CE739C6018C6719C62864BEAE906EF17C985AC6),
    .INIT_5F(256'h45A06A8C3006A151B326007124D050F807FFE9442289DB20AC84C84130537908),
    .INIT_60(256'h1AD0410E8A791C5B0A4D8F92011480318C637D5D65D519408D23C7365D90FE90),
    .INIT_61(256'h8381422D7694018D11B782B00BE95DCE8E1F00C6301D1A128A514D092540ACD0),
    .INIT_62(256'h8269A65CC1528C029F9011073F900114143B1678196D04C00C696A13630018D8),
    .INIT_63(256'hCE7399ABA702AB565D55A0E18319A06262B62EA0A0D129B49E3A38685C306826),
    .INIT_64(256'h404C000503B15808C19089291503FF9CE348D01CE83754008C00BAAAAAAAAA01),
    .INIT_65(256'h0E1D7B8E210310A4C44182A7D0D8C81CC00100631A99D6CA4C440CC2A3E86C45),
    .INIT_66(256'h0032E645DCB2F105560DA2800C3059400DAAA444166EB80AA4BC12500C6308C6),
    .INIT_67(256'h4186C4EC359E32078C80CC156B2C031954829520C7B003731B208105B20F4430),
    .INIT_68(256'h5194504018C6346D2DD3BB810FC40006594071AC3EC546666B12F41FCE280630),
    .INIT_69(256'h6158015559478B2800C635230A132142AC50D4410A8B400418642E0210088821),
    .INIT_6A(256'hAA9492993FD3C79FFD9A1BFFF55BA7F50292F47FFFFF8B69240179B47200C6D0),
    .INIT_6B(256'h000208010000000000000000010081100000201CE591C5E800000000010B832A),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_16 
       (.ADDRARDADDR({1'b1,\imem_rom.rdata_reg_0_19_1 [14:1],ADDRARDADDR[0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_0_16_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_16_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_16_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_0_16_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [16]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_16_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_16_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_16_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_16_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_16_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_16_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_16_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_16_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_17" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h7BA7D5026B9FFBFFE07D3D12040F3141E98BFFFC53FE5FFEBFA6C7FF8FFFFC58),
    .INIT_01(256'h07DFFED41BBFDB52412BF7BD6D1FFBFFFDBFFA5B7DED7FFFFFFFFFA004D73FFF),
    .INIT_02(256'h011CFFDFED03E92483E3EFFFF54D73FFBB9FE9E9C17BF7FFBDB8E9FEFCBBFD50),
    .INIT_03(256'hBFFDF9330F8488BDEF5B47FEFFFF6F7E82DF7956DFFFFF7BE826B9FFFBDD3EA8),
    .INIT_04(256'h7FCA0958256095107C7DFFFEA99E7FFE87BD1E1C119F7FFBDB069FEFC9A7D50F),
    .INIT_05(256'h2EF7F9D68C25E160100502000804F32A0014D6F006101FC6263D150000000003),
    .INIT_06(256'hFFB81FE78DFA131F00017E40800EA0C24700082D96D85F61F968C25E1636CB6C),
    .INIT_07(256'h03071502002B45AA0513B652A806C13E4000000710A9140000400BF77000AD7F),
    .INIT_08(256'h182E09026545A771C64E31762AAA1029696530905503114F8A694A088D72CD00),
    .INIT_09(256'h688E98007E957812D2D6031F488288D48A450846AA0A421214026CD911D2BC84),
    .INIT_0A(256'h8820E1000000826291169640951B02269F084A9CE444F468084FD02005494E65),
    .INIT_0B(256'h023892800800085B00001AA5000208100D6A4A61F4BA9100002040702206F054),
    .INIT_0C(256'h65A00A90D0004200A1118EC281008800A106642C13400180A885701A200B2839),
    .INIT_0D(256'h0C03002010439E12C871286061F00000A01008D5A8318B23620B252A3B412107),
    .INIT_0E(256'h5167317E1A408F2E00156C80001E680051852139C7627879E0694E67092007C0),
    .INIT_0F(256'hFF6ABEDBE4AFB33CE5E654F6CDFF1BAB9A579F435887CCD159A2800010562200),
    .INIT_10(256'hBF9FFF63C89EF6991FC8F9D4DF66E73B7DC73D1CD1FF7BFF373FDB1F7FBFDFDD),
    .INIT_11(256'hF3663B9FE73CEA37B2E6EB7FF5363F1FE9FFA9B1FC6B10E0FFBBDD6DFFF9FFB0),
    .INIT_12(256'h9BCFB54FFE47E7AEFBB6DE6964DDEB8F34DB7B3A5D381D6B24BB3BF6EFFBF7ED),
    .INIT_13(256'hCD0AD7ECA5FCDD63AB4B7CB7B57CE18ECD0EEDFAAEFB7F97FC0E1715BAC7AA2F),
    .INIT_14(256'h63D23B90BF5CFEFE410787957E086C12DCB155F2D467F6AFFF0BB8F46F6576BB),
    .INIT_15(256'hA3D923FD5C97BAC9F8A661F7ED44EA529877803C40B5892D2B8FEDFAD8E8E7F6),
    .INIT_16(256'h775FA541183ED91EFDBFEBA6DEAD3BFC5D069FC638B0A345D48DD02C4865A21E),
    .INIT_17(256'h977AD71CAD6E4E59555558D5F7763DE90DDF3DFFFE9FD2FEAA47FC136C435FEF),
    .INIT_18(256'hDCFCDDDFD7E1DF2BDA35FDDDFE4925DFEE497929BEE70BA2B7C6009EB3124A84),
    .INIT_19(256'h113E7E6FEF69FE7F9C7BF7FF3877279CF08ECFA675DCFEFC17B791C8148FBA93),
    .INIT_1A(256'hF678DC66CF16137DF4A7BFFF95C1BFFD31F9BCF67ED9967BFDF3FFD76DBCFD71),
    .INIT_1B(256'hEF7FF6BBFFD7D9C8FF1F1DF48FFFFE788F45C51ECEBEE9FE09CAA6BEF93F77EE),
    .INIT_1C(256'hD9FFFEAD7ED9EEF7CCBF0FF4F0D8DFF9E7FEF33F372ABE8AA897329F9FFDAEF5),
    .INIT_1D(256'hD3ADDAD97B7ED1ECFCEBF97A773CFFEBAE7FA3FEEABF99BB9DD7F7A9FF4DFFD6),
    .INIT_1E(256'hEF62417FE5AC2141607D09DC398615548E06FDD623DCE5E727EABD617F2B365E),
    .INIT_1F(256'h6FF3FFCE78EBB7706B30DF7FE7F4FBAF2DD20CC5929E0C3F1C71C71C0BEDBEB2),
    .INIT_20(256'hE8C1C7F98E0FFEDC1C41EAFEA9A2FE9EAEB5FE2DF0954C9D7BF7E47FCFEDC5CA),
    .INIT_21(256'hBF2D62F852A5FE92FF3CFC3FF175E4FFFFE7DFFEDF0FB31FFFCFE0FD7F007C2E),
    .INIT_22(256'hDB35F1FFDBCC4E35EF9A34562FEB7F5FE3EB37877EB6A6E75B5E8F525BEB66C1),
    .INIT_23(256'hDB3CDD7BE6F7CEDD7BE6DDDEF9779F326FFCBA64E3DC6E65DF6BD5FBDF2D9BFF),
    .INIT_24(256'h158E7F72ACF3D552BCB5DFF7FB7DD3F5911BBFABEAFB1B9595959595A6CBA1F1),
    .INIT_25(256'hDD5436E1AEEAA1F9F54D19AE09AABB6B82ED087D23B5395E80CDEEFBEB437531),
    .INIT_26(256'h701AAEFD9EF3B737CFD80E9FFBF7FFAE95FDFD72FD87E05E1F7BC7B21F2BD53D),
    .INIT_27(256'hC7F7776E03F7BED83D6A8BCDE35F81FFEFB6797169A12579BC65ABBDFEFF55CB),
    .INIT_28(256'hB8BED97CEFD6057FFF1E56AFC5E9D93AE9F3CF3F4FF283BCB3C515EA45FB6ADF),
    .INIT_29(256'hC7DFDE6CF69F1E194AE5BDF830EAB4C2EFFD9BBD86EFACFEAAFF9595FF3EFAD7),
    .INIT_2A(256'hF7CDBAF3F2D615C4EF7F5C5F77C53AF2FB60FAE3A9F5C7D714B556DEFB6FEF9A),
    .INIT_2B(256'h2E9BD5FB51B7D6CFEF7A8AAA25431C1C3CE73C6A6EFB48EEBFF57669FED353FE),
    .INIT_2C(256'hF9DCE6F7C789F7096F7FFC0E48AC1EF9DEF97BE55CE798E0DDECA1D7FE83DB97),
    .INIT_2D(256'hC00078BE1FA5405F81213CCDF185BF96B0309FFFF2B7FFFFA75EF8B83FFFFFA7),
    .INIT_2E(256'h03F84FA5683FFC005E30581FFC66EDC677EF8FDEFDF4DC5FF7F0BCC2038FFFFF),
    .INIT_2F(256'hFFC9F93729D7FFFFFF1CFF8344B5FFFF5FF587F9DEFFFB7DD05A68BFFEEF707F),
    .INIT_30(256'hFFFF9CD0001232DFFFEF8A1CE067FBED76FFFE7FFEFFF4C9BFC200019207D2B1),
    .INIT_31(256'hDBBFEFEFDFBE79F925EC885F7122FFBE7A1C4C8CB70135A1000073FFFFA837EE),
    .INIT_32(256'h061E7C5FD3F131E70FD36759FD6C6DED7960B65D0F8293F4FD04FD2DC1E7DC1F),
    .INIT_33(256'hF79E133C87C00005FCEFFEDC7C3FE0FE7F80C647EEF617076FEFD9BDFC7EF9C0),
    .INIT_34(256'h7F7D87DF227D80002FF53E9F3F87FFF13FFF845FE3E4809F1C40530F1F3FC608),
    .INIT_35(256'h8FBCF4C9D97BD8FCE288F8FA4ED05BBFFC7DAA2686989AD5FFA5FB6C519D39D6),
    .INIT_36(256'h3FCE70922D03FDD07F0C7FFFDFD4C2FE7BBF5A46F32DCDE76C2EF3F20039976D),
    .INIT_37(256'hEFB2FC2D58553FD6D7B9FF0D6F6CD1C21FAEBF57B4B330A0666EF40702778755),
    .INIT_38(256'hF07A8357649BBCA3F5E7757B51F1FEDBFE335EBD8C16EFB2EFBDABADA5F7A6DF),
    .INIT_39(256'h7FFCEEF3FF13BAFF4C3095F0E1BDCDDFFE8E32095750C74BE309624E449D2409),
    .INIT_3A(256'hE14FFFFEFF102D4D5963F97FEDEC3FFC59896EDAFF775C8F0780F81E8FFA3F7C),
    .INIT_3B(256'hEFAF9F2FE3727EE0201E7ABAFFF8E9DFCDFF667FC3E6BFBDFB0C8E638475F3EF),
    .INIT_3C(256'h77FB927FBEFBFFFA7ECCB9599944ADFFF011F132FFE7E9FFE1F375BF89DCFFFF),
    .INIT_3D(256'h8F39C149F8D91CC7751D18EB1A009F7F48F6E8D797EEFCFB784E17D718B746F9),
    .INIT_3E(256'hCBF4FECF137C27E99DD0E8703FC7F338F3DEE2FDEBAE7FFC6173FAFFC6960FDF),
    .INIT_3F(256'hCF693E21F3EB7EF0AAAF764FD7DDBC51FA3EDFDEBDC7FDE7E3D05C920BEC6F9C),
    .INIT_40(256'hFFFEC533E5D793CF2868DEBB73DE7E92967BFEF32D5F5EFAE7C0A782F6FB1ECD),
    .INIT_41(256'h029DC7F6FFFC77FC1B26A3F4BFFD9FFF7FBBAF36FFAAEA8275BBFFFFBF3D4FB5),
    .INIT_42(256'hD7E59FEFBBFC9F5B8D8001F7F7B97FFF98EDF7FFFB8801575CBFC2EB6DF7EBFA),
    .INIT_43(256'hDBCFDD97DA0389FFE707A035D71C01D77FF7AFFB17FCAFFAFDAFFDFBFD1E68DB),
    .INIT_44(256'h93053A7349F3A003F8FEDFFA3FD9AD7FFFFE7F6DFB6DFBE5F75B2D7FE9B3FF68),
    .INIT_45(256'h667FF1AD27A6DDE0006767E073FFEFD20FF827271027E7E03E3B79FFF15F4AEF),
    .INIT_46(256'h5503ADBF755FED5975FFD9C019FE8FFE4C00C6AF83F670FDFF38C971A1FF83AD),
    .INIT_47(256'hDECB3C4CD69DFBF8A07F3745A34E9E171E1681813EDE7F0BBFADE42FD77EFFBD),
    .INIT_48(256'hE5AFE5B7E2FDFD0FABE6072EF55E64A5FACE73B622E7863D5F85D6CE3BEFECF7),
    .INIT_49(256'hF5ABB7F7DE03B6BE0055E7A56ECF0E30C585FB387B98E4DA03F70DDBC4C63B7F),
    .INIT_4A(256'h60363D41B5C9FDF9EBF8C0CF0671C389FF81E239A9FF9BB5FDF93EE0676EB9FF),
    .INIT_4B(256'h0FEDFD4ECE0B2052AC2FAFB01FED1E02631E30E0E1E5E598405471392F0B62D9),
    .INIT_4C(256'hF8FFEE77E8FFFF5F617BB530EED49C36231E71B27FF1A778FE3FF1FEB17D63B2),
    .INIT_4D(256'h4CBBE4716FBE96E433F91CA01DFA6BE2CAF6EFE27BD3D6DFCEE7EAAFFCF7FE3D),
    .INIT_4E(256'hC3B374553101E7662106F2C7B387F5F997019A3269E32C7EFF62FFA51C3FE582),
    .INIT_4F(256'hF1AE2A8B898F869627B9235A0788062C0FC642FFA61675305BF497C791F2678D),
    .INIT_50(256'h361547DFF3BF367039F00D5AC00FA0D800859D90EBE826EBFDC807E07FED23F4),
    .INIT_51(256'hFFD509CCFCED6FF87EBEFDE804FDB07B1FA3F9DF78CB7ED592FEDE2C97F91E7C),
    .INIT_52(256'hFF4FFF4D71DCED020EFFFF9CE425FF7FFB7B3FF2DF64AB0E60839EDB9998769F),
    .INIT_53(256'hE17F3AF6F830BF47EF757D6BF3FB3F6E4D3FBF2547623F253FC8BB9D6CED3C5F),
    .INIT_54(256'hBFA5DDD3F9DC60EE0FB9DD3ADB9FC5FF36E7FFC4DA7EAFA989B0DE68C8FBE3C3),
    .INIT_55(256'hEF9F52EF4C1BF8D83677FE7BABD7F8978783A871CE3FBB249B3783E550B43F7D),
    .INIT_56(256'hE33858DFB7DFFFDE12F29F91157D9EAB83AE026E7F5FE3FD7F79FC0D8B0DCF39),
    .INIT_57(256'h0000000000000000000000000000000000000000001C1F2E615D4673BF45C0C9),
    .INIT_58(256'h06220A2E0A000000100000000000000000000000000000000000000000000000),
    .INIT_59(256'h602081445A152EC6836577837304CDE61E502B54041000000000000001FFFFFE),
    .INIT_5A(256'h0000DD94064000000000037442119D082CA34A6802C005009209101402832803),
    .INIT_5B(256'h71AC8209A5001000000014844D8454204AC1A5CA530604E62829411C94320020),
    .INIT_5C(256'h720C2C08000200845026A110845600081C483910118000000000000094E2B274),
    .INIT_5D(256'h410F11509056414889E8E4D96D1533009D42220200892F0110C6629061E2431A),
    .INIT_5E(256'h000000000000000000000000000000000000000000262C521A80551B68881A82),
    .INIT_5F(256'h86308D0E3000882C42102C92C960409C00004815046C0184ACB2210B002B2120),
    .INIT_60(256'h424D28E940CD6D4BAAC2298D1110800000132C86BAD0983FA010230B4A921200),
    .INIT_61(256'h68B4D806674C000034003420A702FFE65F6B00000000727154283939A8E8ACD3),
    .INIT_62(256'hEB8EA162AE42E8889805CCDC000190D5481B0494C07516A0007438A083800003),
    .INIT_63(256'h0000100B071404020C01808055292262A55E4C9D2702484018A0E002B041CE38),
    .INIT_64(256'h581C992D4E845B02C860292009A40041824A00E2000241806701400040000000),
    .INIT_65(256'h2C602B001158084C303818092A23C40FEE02800001398604C301C03804951140),
    .INIT_66(256'h400BCE40DBACC153410340F200B22DA002EA54A112103C40410C302000000230),
    .INIT_67(256'h228404F42EB3310CCC40E4E58FA00001BC718050E1380046C25143819714C889),
    .INIT_68(256'h12D5C0C000000269A89AB129A39229E72D40001777C24EA6A3837057E7280008),
    .INIT_69(256'h102C5C093C78A7890000060080BB082802014068008101051C2D7CA8C0659500),
    .INIT_6A(256'h0060B22C30001400000CA00DD6603800B004D12000004801A2005C463B000092),
    .INIT_6B(256'h0000000000000000000000000100011000000000000020000000000000DE5380),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_17 
       (.ADDRARDADDR({1'b1,\imem_rom.rdata_reg_0_19_1 [14:1],ADDRARDADDR[0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_0_17_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_17_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_17_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_0_17_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [17]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_17_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_17_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_17_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_17_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_17_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_17_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_17_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_17_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_18" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h7BBFD50C239FFBFDBDFDB5125D1FBD51F9E8012C6D2C60FE5D4093FE08290040),
    .INIT_01(256'h87DFFEFEBFBFDBD24B32F7BD7FBFFBFFFDBDFA6B7DEFDB7FFFFDEFA11CD73FFF),
    .INIT_02(256'h611CEDDBECEFE5FEFFFFEFFFFDFBFFFBFF7AE9FF017BF7FFBFBBE9FEFEBBFD50),
    .INIT_03(256'hBFFDFD7C0FA78C9DED5FEFFEFFFF6F1E8ADF7BF6DFF6DF7968C239FFFBCDFEA8),
    .INIT_04(256'hA113EF5FAD7EB55FEFF8FFFFBFF7FFFBFBFD1FF011BF7FFBF37E9FEFEBA7D50F),
    .INIT_05(256'hCEFBF9D7ED811970140DA2000E07FBAE8157FEFC47F81FF677BF979DFFFFFFE2),
    .INIT_06(256'hFFB89FE78DD2135500017E2000115C9A26C0000DF6D99F77F97ED8119716FB6C),
    .INIT_07(256'h2B378486055B55A21553A756A8E6C57ED00000272DBB5C4000400BF770005D7F),
    .INIT_08(256'hF8027AE46B5CBF1100EFE2C9AADAA8896A6130F41521144FAA294B898D76443C),
    .INIT_09(256'hABD6D0487E992BA3B055831F5E5B4CCB45A2E28614E4042299446C61C1DABB18),
    .INIT_0A(256'h6E7BE1E83B00ABF2969AB86096D47C5917887E9CE7A88454186FD02C0DFF4F6A),
    .INIT_0B(256'hF6389CC015E43ECB40005ABF004708780D6C4C2BB7939DC000800377B1C0B77E),
    .INIT_0C(256'h34F0FABC7C02F22A83165FC3D180C9DBA5026EFFF143DC8AF8D5705BB3029DFB),
    .INIT_0D(256'h00FCF0251247FE849A733C0C11F0000C98110FDFB5E73AE4D2FBE56AA005D798),
    .INIT_0E(256'h4388EFFE55CE8FEE91AFEEC0003F7E104F8731B917DE08FFE80F0E25897C9FC0),
    .INIT_0F(256'hE51A73300078C58C6087220B2089FD346BE58A7EB0126FF07FF78002B7D512B8),
    .INIT_10(256'h407F018333812CE2F41D0310246138C0350446D76F818448492A0EE0C0C859C3),
    .INIT_11(256'hF4C498870705360BD6018840E8A171A01027450B8684C21B0086C7824261F230),
    .INIT_12(256'h8669AC2189F45640433A64C40089E0946C8A0189197F870D086618BCE2F8DDE6),
    .INIT_13(256'hD4AA58CBEE1DF362218C93F0167360837152241B6243905B0140111042602660),
    .INIT_14(256'hA064507D7C20FF00849A684AC4E143408185F807D44344589635A4F08F1F9390),
    .INIT_15(256'hBB0C851DA0C89E001428204623200867AE44A8E83E1B054C3681041010338009),
    .INIT_16(256'h4152642F9FEF496106D8069ADE0C0CFEC4B8E043A7F5B9B56BB0FE647A20D0A7),
    .INIT_17(256'hDABE782CA8BB44F35540FFE803F143A7C6006C84A7632264AA30F858926B0A0D),
    .INIT_18(256'h08DDB21E78AD6067480CD576D80492C7F0577AEEC029997AC67BB4A51BD3CBFA),
    .INIT_19(256'h0DBBC10B1BD3591044040F40CFC8DC0C3E16A4F400608782AD74C10050CF6ED0),
    .INIT_1A(256'h4E9B09A8706680847628429001B0470070244C31001A288C0D701C288CCC74F9),
    .INIT_1B(256'h0009D3761CD84A4EAF60720370F053D4F87E35D084A10FB55271C16693A2E050),
    .INIT_1C(256'h51A00F990243A2B061F79630F4E5DDFD9503A1E71044E4E54AFDA8F01805DAFA),
    .INIT_1D(256'hC9B34246B1078B487EB4530255808009860F72225E49CC8726E6151E809681B3),
    .INIT_1E(256'h001358060E36401B3125961FC0CB2A494FC2A830641A6C18D522E5328F248769),
    .INIT_1F(256'h2CAB7F3B4227C04FD9C703BFE81447351E9FD9205580C61208A28A084D66DA27),
    .INIT_20(256'h1C56302661803033AA7A8B0370C1DE1E8C1302B096AB4E85433C180771D39A85),
    .INIT_21(256'h402C1E3BBE5562EEEB2401008A8841500E08129EA8DC4EC010009C1345854744),
    .INIT_22(256'h3251508C354B9C370796895AF021C0C04581DDA580632CA9F58041E6F01C02FE),
    .INIT_23(256'h98DD8DC1EF83DF8DC1E78DF079C0A14A91DF8215204A45CB7621B07E0F3428B0),
    .INIT_24(256'hB278D42269E5BDCA83DC59CF250DFEA8CFF8856099F7C5C5C7C7C5C7D3E1ADE0),
    .INIT_25(256'hF4F75CAAEFA7FAF9F69773C8C5612F89245BDEA7FEFC7E1B6F04F5292936C402),
    .INIT_26(256'h523743C1AD851BF0D54DFFF2C87E64DCD6921126447C09C645B1181C071E1A55),
    .INIT_27(256'hA43222DA03F9E05FB9199E4A3D5E900D55668871B147AACB47B734DB1557E84E),
    .INIT_28(256'h3AD649D493D8B7B4084EA524EA26F758E877D58093FE52861A1A59C866493E80),
    .INIT_29(256'h9A93015A864714118C0482199EC31F2E963D56A06A0080044001CA999F8EEA15),
    .INIT_2A(256'h83CB1A549A329223387E407E2C657207817EF20321E4079017D24195CEA25C89),
    .INIT_2B(256'hC2B4619EC428C0F6FA280401F81056BD6EAD04CCB2999428CC189620EA06652F),
    .INIT_2C(256'h0283161B204C320790000CB01F31707BF079C1E7954AACB5D0B0C01AD410B2BB),
    .INIT_2D(256'h7FDF87C54CAB9E80B9E1F9EAB43014079D52B0001D4700007B0108FDE000146C),
    .INIT_2E(256'h7C0A88F7718001F7049245C000BA58415A34810A566DDEF037CC81E1FD2C6000),
    .INIT_2F(256'h001004C508780021535B99FB7D8C008137CF3000186057A9456D87D949B6EC6C),
    .INIT_30(256'h0000621FF7DF94A2FFEC24019FCC11DC9E61AD035A40AE0CB8D3FEF80C08750C),
    .INIT_31(256'h92DFE030407F6571A9242D587CC2E061BB97481DF0EF68B9FE314800013C48F6),
    .INIT_32(256'hFF98515C754324D59B4330520501844F1940331B745C0C6E0ED549106DC225C0),
    .INIT_33(256'h9422488E9A7FDFD73D60015489C019A48C6FFBD8438E1F080CC89C540C402C43),
    .INIT_34(256'h80C2D85EBF47D5B69693EA674408000B00001DC0210CAAC0D59577CF2207F588),
    .INIT_35(256'h50FE0363A69A98A1B7DEA0A84530CBD00DAE2F65DF80EA7244B6D6D217A03C14),
    .INIT_36(256'h03F9CD46353982EF00E38C20003D018800788B2512F85424116318738C2B01D1),
    .INIT_37(256'h688A25C15288D044800600F619036552A013006934D1F85FCA000A381B10FE2A),
    .INIT_38(256'h030AD3F01D214AE404660B009137880273CE25377528930A13C800408C05743A),
    .INIT_39(256'h8FF4AB340252423B01450FDC201AA1E0E3865438501625403A46B96033C130C4),
    .INIT_3A(256'hB7D021C7171B3884C99483180629000106041822F88E0287447E07E950014083),
    .INIT_3B(256'hFC0AC0940821EA1BA0A00FCE4234122004B809C0501F802C1157265173E8A817),
    .INIT_3C(256'h802136C04039570E2117DAEAA63CEB809DA9E92A00081251B7DC4000BAA3E874),
    .INIT_3D(256'hC03A7728B70FE04010A5AC4528007C1166231CA6114340E4398791C3C1E0A510),
    .INIT_3E(256'h1B01190197C3FE9CC21C0E8F41F018CA8680E6DE0AB5C7880108026071E44FD6),
    .INIT_3F(256'h629B40227538C03A19B01194592EB2230D01DC3187440C4C813B3867B1790068),
    .INIT_40(256'hA42B8592BE00F9516CD78351250A42F85AA0020B8E45640180C202586DA20D01),
    .INIT_41(256'hFC67207B020248A84392B89C1C169840620D13CE012A3BABF9C00000402DE006),
    .INIT_42(256'h0A0E51102C90931716FFBEC9B3BA9011C6A4680004FDDF88C240D35FF498380B),
    .INIT_43(256'h6871BAB4871A540E7270B0EC1432EFE986AC182E0C14105436424B0615B11686),
    .INIT_44(256'h9057F2015818EA180101A00575108CA0000AEA3972D11D0D24D280B0056AB95E),
    .INIT_45(256'h86722EB6F4DEFC7FEFFFFC6E16026666E00B89B3A23CEC0849C8854009381DA0),
    .INIT_46(256'hA9C4D5E46D2A3B32FD34BCDFFC01710187FF0FF27C198106FB180D4CFC001B48),
    .INIT_47(256'h1C0D062F43DD592EA682CA4230CDA1C26FDA2FFB4C18E104C03425CAA98035AF),
    .INIT_48(256'hA90804DF8AF101D0EC706DDC8A743CE3FFB8B604F6454983E03CB9F5D0208DB0),
    .INIT_49(256'h0351D40442B0AE0FBFF65C97B1C2FD5D76EECF8E9A63DEEA986744D44D04CB68),
    .INIT_4A(256'h567FC3A8F922043E09400C4261FAC1D1007F9BA3640388F50007811E011EA710),
    .INIT_4B(256'h295142595822593902A0F007A01FE0018C021B37367E11FBF4570CC10A2BA706),
    .INIT_4C(256'h8C0BE9134F22134C74F1D5C713558329CC028212600FA687E1E80D2A0D941F51),
    .INIT_4D(256'h46FE3442054BD28498789E7FE4776B31A64B10E64D1420C06E209B3503DA0E6B),
    .INIT_4E(256'h045585FB5E1FC8A83E08E0FD606C2E4682BB7113B604752400CA212895349D49),
    .INIT_4F(256'h1F1480524C3A1862A645C85BF8ABB410F0045B8C54468FD1323211140A0BE081),
    .INIT_50(256'h01883C4134C8AD9162CF1E3F437E7E6BFBBD210218177B14017B7064163E54EE),
    .INIT_51(256'h40F57B43829E9806D041CA0A7F731780F1BC05A00823FD0E920756535D888483),
    .INIT_52(256'h5F6103F10842AC1F2F1A20E1FCDF8081192FC857ECAED84667CB89C4527BE20C),
    .INIT_53(256'h06A4867E4EF683F2C3E02D28514D42D2D59A07A2D880E37F0186D454F2A180A6),
    .INIT_54(256'h273213844102CB279C4E0163E4A155A4012D520566A3B499856A18835B49245A),
    .INIT_55(256'h004091239CE40FF99F88520032346908B22F90020042DCA944B22C13D2880716),
    .INIT_56(256'hDC0EC2E8C80820E66EEF602832104029B45192B0808018FC008C0EF0988C405C),
    .INIT_57(256'h0000000000000000000000000000000000000000001FD5B5AB6BF140DC77F422),
    .INIT_58(256'hF802200C0A000000103400000000000000000000000000000000000000000000),
    .INIT_59(256'hB65050A064163F56727374C078828254FDA00450514454000000000001FFFFFF),
    .INIT_5A(256'h00007855428000000000062534046160820DD100840AAAA30FA0686B6A60127A),
    .INIT_5B(256'hB789B8E21201A0000000C2583158D3E928BD94B0461091210EA50487ADE602CD),
    .INIT_5C(256'h74154822D20408024CF011CA680735CDFFD68C9F44300000000000000B79A542),
    .INIT_5D(256'hBB737808515645584EEF8008B146C56BC0D3B55C746086EE567ABE0A048B6081),
    .INIT_5E(256'h000000000000000000000000000000000000000000A7CC449C4435ED46B8A043),
    .INIT_5F(256'h54BA2F9E8800216601242CC26AE5357DE00027D1827DD9A4A49A2F7A084602B8),
    .INIT_60(256'h058805EAF0E42113A1B02231201080000018D73B3B10C540A20240ACA36B6FAD),
    .INIT_61(256'hCF65AAE7FD5A00010C273694AFC7B9E80FDC00000000EA78F91E353C93C4AAA2),
    .INIT_62(256'h0820011C6D01658C30810134BFA194F54B994647CFD346F00176221C0BA00002),
    .INIT_63(256'h00004014C9522311105E84B26E70A00AD59F6A9DA6DB56009536955A8A482086),
    .INIT_64(256'h3E239C288FD427C4386C4C1A11B3FF9A414750DC28214401A800C00100000000),
    .INIT_65(256'h04F3F12CFCC8FC92EF7B77280B029E4FE8018000027BFEA92EF7DBB734058130),
    .INIT_66(256'hC00BAA394F5F1555053DA64622A8584002A9BC8B55827DE4082AAA6000005852),
    .INIT_67(256'h5E2635F13DB8279609E5EAD04EAC0001A2F65950E4380033D15EE2B5256A412A),
    .INIT_68(256'hDB1969A0000002759549C6A0897279E74E80002763EEB17167A6C44EFF60000E),
    .INIT_69(256'hFF4E7EC33C34CF9600000558BE4BE725AE09026B86D611504D9E7A34C4434B70),
    .INIT_6A(256'h0025341D000410000008800DD2201004344729400000580DB7506201D8000053),
    .INIT_6B(256'h0002010020000000000000000100000000000010E139F5F00000000001C0E300),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_18 
       (.ADDRARDADDR({1'b1,\imem_rom.rdata_reg_0_19_1 [14:1],ADDRARDADDR[0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_0_18_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_18_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_18_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_0_18_DOADO_UNCONNECTED [31:1],out[2]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_18_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_18_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_18_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_18_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_18_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_18_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_18_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_18_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_19" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h8200040194624480200110820400004000080004642410D54440816A08000040),
    .INIT_01(256'h10200101420011004120804A8109240922418840000C000024800A8027B8C482),
    .INIT_02(256'h1EE30020120000050101284010492049111221082E03080040D4A10101600040),
    .INIT_03(256'h40020280B0100A4010A042490248908204000109200000842019462414000020),
    .INIT_04(256'h0202000800200020002008020904092000040002E61080040482101014180400),
    .INIT_05(256'h0910100000000000002000000000800200108400000000002000040000000006),
    .INIT_06(256'h22052C5224A9F04900008100801EB3E7C1000800125010880000000000000928),
    .INIT_07(256'h749811BE4D78542936D8D524FEF02C4080000000151200000040040C80000154),
    .INIT_08(256'hA22C050214031864D6B1F1362AA01071210E107555000D20687EF78142848910),
    .INIT_09(256'h5579390701367C52E686300018D28B948A450A40AA3AC210145A00D911386C96),
    .INIT_0A(256'h8418021040204000111416462D9B8A669DFBC9442664F4FEF78025E67A48A205),
    .INIT_0B(256'h100002E00800025000000008004000000188A8D434132AC00078F4048E064001),
    .INIT_0C(256'h51000025C003C3028311AEC21B41C8108104010812470511501800C032092040),
    .INIT_0D(256'h0C0300001580001AC800C063660003336000082004008323632AC060BB7AF907),
    .INIT_0E(256'h786F3C800E4E00100010110000000008710000462802F00001E9405A06014000),
    .INIT_0F(256'h84C908040200A101081D280806CCC08064BD0004A0280400010A000002D7B041),
    .INIT_10(256'h011001AB082026A614E3001098900740028080200081024A02D292A000033B83),
    .INIT_11(256'h00550D8C0040044824189C1544EBC160008A275E058020000062200052809256),
    .INIT_12(256'hA14594802DA6B0C040F540045050654425B220880760028A80660CDCE7596E40),
    .INIT_13(256'h14350040000010004084CA4040441E41314160065602985BA90153720210A2A1),
    .INIT_14(256'h20EC5179682B010084C2107054108201A045800845F247553060450810100040),
    .INIT_15(256'h5604CDFD29D8C0D004292D45799904E9A904DA33910A364A170204122011D000),
    .INIT_16(256'h200900A030210B000014054021704DFCE6E99A82E667ACAF41102F95601893C0),
    .INIT_17(256'hD8813000EA2B4534574030C00079C393F200248F966201F33A2DA00010C6790F),
    .INIT_18(256'h19F0881D48912061284453329404930521C4D89A81C1592E8C5F46881772B062),
    .INIT_19(256'h6D79418E9243581042C40390000802082D63246C06620580F860AD88349A67AC),
    .INIT_1A(256'h00042A8010209D80083003503BCB5100334642088930010C0B92042C9203700C),
    .INIT_1B(256'h100A53662A304A44D0801A00114052318E640F3045F001048050402494A48050),
    .INIT_1C(256'h3380099F0267538052736513C22404852C03E48E9084C5A149B2E40052025912),
    .INIT_1D(256'h896B4B4291008958CAAC7D07DF42601181192A424709448002261D4440140089),
    .INIT_1E(256'h100402000E1594912825643214B2C8CA592270100F1257904E82402C8A440C40),
    .INIT_1F(256'h00EFD40AC050006A7D203260181BC01C8A04083000A145100002080024004129),
    .INIT_20(256'h0A40002C005000D00C01A8CB00C0C2600802020A826A4400020C410049B1AF82),
    .INIT_21(256'h00008112477166021984805080C1293200E0310198C803C010448C14245E240D),
    .INIT_22(256'h1E3D682A3119582904000A006000C0411141500A84234C99B191744F580404F0),
    .INIT_23(256'h9018884102820688410288D040500008158390810C1027589421B07A08179EA0),
    .INIT_24(256'hF009D46224911443808C379EE00312BCD398873497A2210507070705078170A0),
    .INIT_25(256'h044E9C99C8223481464E311953642ADF1149082D228420D52184822FB50A548C),
    .INIT_26(256'hCE532B8159A3972CC742089BF8455FA1BC90132A5C010A4494701815AC8A193B),
    .INIT_27(256'h9CA222D8FEADA06021046E49E3F2220B2D2C5405292D90C93C7F619412D642AE),
    .INIT_28(256'h22915550801920A008450D328931B0B082040C4096AA00021A32098D5D493E00),
    .INIT_29(256'hAAB780C9B6205652A905C14C49A775069432A2C006009204A8008618C088AE3D),
    .INIT_2A(256'h8211114E3210540129F06150262983088180830A350614185AD348F8AAA28EE8),
    .INIT_2B(256'hD2726B164020C88C29A505496A803510238CC04D62B1A105C81AAC245802E80E),
    .INIT_2C(256'h00E00522081202F02A0000411D111042D0424109A8C91AA8B0B2D220B323B228),
    .INIT_2D(256'h08A880C440EABE9093F08801351F9CDE8A39600015CD400010800147A0001460),
    .INIT_2E(256'h840F880A82000C000408CB00026269F972218D06344A21580D008BE400300000),
    .INIT_2F(256'h00D50005C85000201F98BFEA000000002D050006382052099144C6893F84A82B),
    .INIT_30(256'h000022022A011D03FFC82081891410BC1459BCB379409143B120454010F80BF0),
    .INIT_31(256'h960000200060014819040512603CC070329041094053681023EC0A0001284010),
    .INIT_32(256'h813E10504D6326511B992012C000844487CA10B6142524040C05FAD041A20360),
    .INIT_33(256'h168304416908A8A7640000580A0002EA0C100AE1168D36008DC8F81400602C6C),
    .INIT_34(256'hB0E0905C202D3B5906D032060460000D40002C20E1001100860888BC02401042),
    .INIT_35(256'h01F204C722928821A184B02844B3CA1019023E647D86934856EC56404B2B9804),
    .INIT_36(256'h4000C1450AA000E400202A00000414320440AB0006380404043D100000234901),
    .INIT_37(256'h69804EC13066102C804000110961030A40030044E0408C414210085190080492),
    .INIT_38(256'h03A7AA080701C0501B5000816CA00881212025C092A000C021D6400002014011),
    .INIT_39(256'h0AA27A3402BF457241010290200B020041326234082918043ABE842020410A14),
    .INIT_3A(256'h24A0A145003070890D848488D4200000604D8101A00400AA3044022930044000),
    .INIT_3B(256'hDE6B933A52624C00304318194630120074A080482C07C019514244C98868E405),
    .INIT_3C(256'h014A16C0006B320A203CA846903DCA8098191144000004C0F1F0420000E8A070),
    .INIT_3D(256'hE0284102C71883809005E1C19000341188930A26354200542A34589A17203C10),
    .INIT_3E(256'h2A03511192C015B882020180800814128E809ED40F88562E004003E01A241497),
    .INIT_3F(256'h2394804291394048493010B6910D23874CC0B400457C285CD0282124A548103F),
    .INIT_40(256'hE5D589A2A8000522215F81E3650A41001E20410B1EC18C84BA39023128A26507),
    .INIT_41(256'h47DD940A00ABC023A3483C417DFB5F80E121C6CF00201544023800000071D017),
    .INIT_42(256'h7B1D318024B282020411508040028018AFE2480000600608A20033FC3C080408),
    .INIT_43(256'h4CE1D0D482C122025AACC62204435101863E0FAB47D5607225128DFB103808C3),
    .INIT_44(256'h4C8CAB058C1017E00700D00232D49820000E421956E1551725D312301153BAC0),
    .INIT_45(256'h045929442C059A44544704559A04165501041BB58234140289088152AB002CB0),
    .INIT_46(256'h0568C526CD8A6B04CD34D80410001000C08035F02000A905D2F25BC0E0006758),
    .INIT_47(256'h1019C4814BCB58210C830A1CA0C8000024F0330A8A1A5610C026123CC180312D),
    .INIT_48(256'h9B001AFD0B0FA940AE400A7A80DC68E00BB81A7C664F2600004490968422AE90),
    .INIT_49(256'h1790FEAC2014E2458044440C12A2885142868C0CC6028BA0984D22B40404CE48),
    .INIT_4A(256'h0EC8828043000029038501423054ECF280010E396200380B0203418001014B00),
    .INIT_4B(256'hA99160F071A65D22E1C09045804415F808740C18181210049A0B02060A968806),
    .INIT_4C(256'h000000090B010048945008CA1022633848740E52400D2407C0A60D324D449D20),
    .INIT_4D(256'h027A0060040C448030180171C2369B95A069101C0810092048201208004500C1),
    .INIT_4E(256'h314404AF7ED14289A6D0E6A2207C2686003950040600281F00D68F6806F68520),
    .INIT_4F(256'h11082047380839628C01485B10A3BDDBF03E46884C2F08C2120325844E00C351),
    .INIT_50(256'h8326804120D03CA4268372213DD6A22005E881422817D114032C0D111510448C),
    .INIT_51(256'h20428000C3808901C8000A0184210040D4680080670524060006925219909400),
    .INIT_52(256'h04410389004094500102100102C1C0801DEF005640808088AC10010011004224),
    .INIT_53(256'h0D204B4A2B0441081060420844040201011842C8581800040100C01400D10106),
    .INIT_54(256'h49483284A08341321840802824014C00010508012080101181201904084C0842),
    .INIT_55(256'h1021402338C008F192889210221426B0D2401E10A183C0312030340D3D094082),
    .INIT_56(256'h1889A0D8100C3002A422A052DA1A33641040D00000900AC9008A0937009040A6),
    .INIT_57(256'h000000000000000000000000000000000000000000000000000050404D4C4A04),
    .INIT_58(256'h000A28AC0A000000003000000000000000000000000000000000000000000000),
    .INIT_59(256'hA06200C01345EB4E1E781D02ED58F875976006905145100001FFFFFFFE000000),
    .INIT_5A(256'h800008400000000000000224284040108203260A009405C0820E00349AC00312),
    .INIT_5B(256'h308800418200000000003C1C5D4CD9058901C470030082409800940810154000),
    .INIT_5C(256'h208D2908000028120030888678EE16D89EC04888210000000000000010608170),
    .INIT_5D(256'h234100204516011888F8A02864440180800A300DA1320460116322021182C04A),
    .INIT_5E(256'h000000000000000000000000000000000000000000268C4098405B09D0B02082),
    .INIT_5F(256'h00300D0E10002120B00024E24AF4219C8000281100E5DA91ACB6E00260040008),
    .INIT_60(256'h3238C2BC00B0310380C5A40700018000001100627040881EA7E0001896628008),
    .INIT_61(256'h0AA5C84D255C000041413C00AC02B9E08F480000000060601201303008C3A982),
    .INIT_62(256'h61C700280E1840001654CCDE3F9495F402191125855906E00030480163800018),
    .INIT_63(256'h0000003021130884880220C062100002043C081C020848B080E0C002C0658618),
    .INIT_64(256'h1C04082966B553000070080107A7FFE00000D8408C3C17800300000400000000),
    .INIT_65(256'h502CA0005813C0212A2C150A5059841EE60000000080A84212A360B505282C04),
    .INIT_66(256'h000F92155F766050132702600C800000028895C0062E7C82249890A0000018A4),
    .INIT_67(256'h0204C6102CB4210D0840E4408E00000180500C40E2380043CA418603B414C44E),
    .INIT_68(256'h1271C0C00000065180088420811668C71C00000E6B8250302B824007E7200008),
    .INIT_69(256'h9A1C1E973C11C38A00000400900286660250942908804141C411B8B090698021),
    .INIT_6A(256'h00303005201400000008000DD110000130D1C00000000808A20448B49A000000),
    .INIT_6B(256'h000000000000000000000000010001000000000000000008000000000090C180),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_19 
       (.ADDRARDADDR({1'b1,\imem_rom.rdata_reg_0_19_1 }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_0_19_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_19_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_19_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_0_19_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [19]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_19_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_19_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_19_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_19_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_19_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_19_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_19_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_19_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h000024600000000000024000046042460210006104070A0000304C0407A00CA5),
    .INIT_01(256'h00000000000024000120080000400000000008C0021400000000008C00000000),
    .INIT_02(256'h0000000000001204000010000200000000002300008500000000230000000246),
    .INIT_03(256'h0000000000484802000010000000000230008500000000002300000000000123),
    .INIT_04(256'h02B2100840210080000200004000000000046000085000000002300000002460),
    .INIT_05(256'h08000020000000040202412000108412081085021000A0012840444000000012),
    .INIT_06(256'h224000020404080000020084000000820000008012541000000000000040092A),
    .INIT_07(256'h000040020008442004108400A9080020001800001000000000C0000404000154),
    .INIT_08(256'h000001020400000208002C042AA0100124801010951002000828422020000001),
    .INIT_09(256'h000010000014281281040010880288A402010040080202101402005111102884),
    .INIT_0A(256'h0000000080800000111414400510020095084804244484400000002000480210),
    .INIT_0B(256'h0100008082100040100000000000110083000000000000200101000000010000),
    .INIT_0C(256'h0000000040004200811000420000080081000008104022040220010420204200),
    .INIT_0D(256'h000000081800014088000080800C0000000218000E18C620420A002020000100),
    .INIT_0E(256'h4010200000401000000000000040810041000200000300001409000010020030),
    .INIT_0F(256'h144188C0EC07F6631031EFE8F97A6610B4922A80E34A058A8102400000540800),
    .INIT_10(256'h46913083D83A301305E1102E4E8A22608A816319B0A0C3670621E2A16004BC13),
    .INIT_11(256'hFE7C43B1C830055805E8009A0BFE4F3664D05FF26CDB00C8903938DB03022E80),
    .INIT_12(256'h41904883CB0738F024A5395242637302B049A80EE40878921711418C4E37CCD9),
    .INIT_13(256'h2361AEC813E21C188C70984FC2C00105113CD01B8D7EF0D9FE180B0D01800A03),
    .INIT_14(256'h56ACB0A1452F01FEDEA6C0C761160291E06A44088C522CB3C3D67C0AC048EC36),
    .INIT_15(256'h0072333CE346E03B641D8A29E11C942428CB8C0AD142CA52811E0D0797DB1623),
    .INIT_16(256'h228D0AB0352197BDFB33757821821DF99E659F92B644A80D3C1B3683619E7479),
    .INIT_17(256'h4EC50B719BE99CB20E3AB47A190F31410AFE9585822B2CF063F0AD25D803D86A),
    .INIT_18(256'h18C2C00541931B53166B73315636C82CB032065BE4C3292F85D307C4152AA16A),
    .INIT_19(256'h32357E96C87D5CDFA05701BF716E2308477088206EAC04CC6CE9B8D10C016682),
    .INIT_1A(256'h000164CC1E290AD2810E026C4FBD7C2744B7614C8DA040D34A4037A6C313A204),
    .INIT_1B(256'h0E7F136F8B1FFBC4801013F60609D2398767053CC8B4C5CE38552419B23C0498),
    .INIT_1C(256'h1442217B04795E24C1533D4880380401FC25BCAC1CF76C9FFC40D960CE80743E),
    .INIT_1D(256'hB59AC78B1E07913811D6DD02EDFF2FC7382123C255D23099503ED7867E9410A9),
    .INIT_1E(256'h6A6010E3E74CE95324293033789E6B6B19A264A64318D4404A934266911470C0),
    .INIT_1F(256'hDF4C011A741408629778CE6010107093128429C390FE41086186186120914DE5),
    .INIT_20(256'hA8CA89C711006014180105DF11D8800148C2C0422068F4429207444FC381818C),
    .INIT_21(256'hA042A15404C10201211D5CCA01CDC705F2141309130B423A6D67C1600808987B),
    .INIT_22(256'h709146F7310D18C3C804288CB414E2D20A305500E5650ECB71B33C1CA7E60591),
    .INIT_23(256'hA0039AF20BE41790F20390FC80842A4094BF00A14A91DE093558FD7F900C48A0),
    .INIT_24(256'hBA769DCFB69E96FDFE8DB2C234191722B4ABA2F8062E03191B1B1919448E215A),
    .INIT_25(256'h0A5A9ED55856D4C5DAAAA5773FFECACA4AFD29F56A8CA131964C884923D5ED10),
    .INIT_26(256'h69BD5D93554D5520A372599460448655B5380EA4C7F774A934652446706FAABB),
    .INIT_27(256'h864222480209DC83E1D7463CB8F34D8995ED7388659C89C7970BD2301B5E6BBF),
    .INIT_28(256'hAC9220D9C3EF40A7EE8DFF311AB11825030016705C0C2E7122830F8D44C92A00),
    .INIT_29(256'hA7A380488D022D78B65DD8D045BF508CDD50F5861317A1350309235EBF421DA4),
    .INIT_2A(256'hE40321C645B1181C07F07950270702FD720783CE37079C1E7566ACB0AECE0AB5),
    .INIT_2B(256'h533068B5C2E06B028CB5DD564AA5B450B0C01AD410B2BBC5581E6D365C2EAD0F),
    .INIT_2C(256'h0CA9CD8BCF8402000F7FE010059EBC82FC80F202A84C08A2BADD5A0999653328),
    .INIT_2D(256'h0000F6CC213CC680502288187BD0482FE4011FF7C6B9BFF710BC10033FE31D70),
    .INIT_2E(256'h876A960004758200C95DA13A8504CA82D6A603245994021A604AAA7005421DFC),
    .INIT_2F(256'hA833F27251CFFFDC5799BBCA0063DD0018164EB07B508403AA16F88908897615),
    .INIT_30(256'hFEFFB5000024D0840007874ECC4325921511266248C08020C368000723030003),
    .INIT_31(256'hD9411C25BC401F8E4D5C5437080CA03006F0500706031A160002AFFF7DC37E09),
    .INIT_32(256'h01D63AA1457B52A14A81A03BC2140408C2F728B20C06EE140C0DDC584933B1D9),
    .INIT_33(256'h7F82B672280000CB841DEFFA15FFF0B609802C8344861F0011B5E8548061A84C),
    .INIT_34(256'hF4E1C052E9A50001FB503A3A0F0AAEF9D5774809DDE9002E8580000887981CE4),
    .INIT_35(256'h89828CCC83A290738824B874D467944930913E46078556404CA8FBC14A5C180E),
    .INIT_36(256'hE78A2110504C7E30FF1C46FC1BC5445C77CFB405EA5BABD8C2B1D00C38CA8A40),
    .INIT_37(256'h4F95969E14B05224803B3E18889813847F7205DF686E85C0E6FB648CA1CF0194),
    .INIT_38(256'h0B5204ACAE0D725582E500EC0AF86CFD18F21500402E9C69A873D59A280B8A55),
    .INIT_39(256'hE012A85B82159405BEA9710329C69C3E881567C22E8490220202149C093B0128),
    .INIT_3A(256'h2832C1F7D094B8FA2B63F8F444705C14B236A960060458B0020410181FFEF800),
    .INIT_3B(256'hB39A346266D668A586286129FEE65600A3D910AD03853B309A131CC204B8E31F),
    .INIT_3C(256'h07F6257E00A5429AE1C91141D6184C87FA4E220136CAFB93D042DF6103BE1C58),
    .INIT_3D(256'h8F6080188BD8009BDE0E108216A8780131A409BF962211305ECB1325AA301F7E),
    .INIT_3E(256'hCF85A403B2A00DC2ABA3D0E07C0FF63007FC0580154AA0F0C870C491082CE036),
    .INIT_3F(256'hB090311B81156D8D9E28EDFFBB0961A3EE7CDF807F4FA8EF6A29C12C83528098),
    .INIT_40(256'hC7D503C0203F01322F914404BE3DF805A8E779F2D8320C0787141125144023EA),
    .INIT_41(256'h00050A09C7FCEEE085587E425812580478C70AD703A100000C25577F7F23E12F),
    .INIT_42(256'h8BECA9C046ECAFB29400015CC8451693114B7DBBBF1004FE3D0184406E5DC3F8),
    .INIT_43(256'h8F811325BD054BA2DA07893140800002FCCDC84AA4258380D82C7103E035209E),
    .INIT_44(256'h0708926B08160007587F9FE821FA916FFBEC2EAD968367E9EEAACA201B9786E1),
    .INIT_45(256'h084F799E2F44934000450780F7D47EC00DE04B99F249FBE04A19C97FF20494BE),
    .INIT_46(256'h0F10DD5463BB490441D7102016EDAC433807E5C80204FF0DDA1CB2E343B4825C),
    .INIT_47(256'h12697DD0BFA01A5106A5750185543E2AA075C20078167CB17F47821B02FDE269),
    .INIT_48(256'hCD4301FD81F3FDED2C4D825921D66943D52EA608C449907E370094D7C8376CB3),
    .INIT_49(256'h0235E7F73B1F2A698049C768900DAC73CB8B38784700E1B006569A110C3ED35D),
    .INIT_4A(256'h28807EE041B87BB9D397B3C40850C5D08081CE21ABD43A01F3F37CE1FF403040),
    .INIT_4B(256'hFED1634143554BC1045B152601445E4A41DC05090A19FA63880811345FC2D0B2),
    .INIT_4C(256'hEAE816CB0D99D8EB87464066DD002C4E419C06F828490298A1AE27DA27544B20),
    .INIT_4D(256'h172FC3F79CCB4DCB170C4101835A0BDE8338B80135F1A4038966C6C0F845E1E0),
    .INIT_4E(256'hCA288AE09768945427603CA370E0B7465B3D10259050A6F482E1FAE01430A496),
    .INIT_4F(256'h8165556A234A2C2E53816F95100114731C00A0EC47B30A6E0D4FCB87A6845B19),
    .INIT_50(256'hE52A844122E474A00BF352610F574024116997FECD1B5D3EFCDC878855412421),
    .INIT_51(256'h3142870CDBF08F80A1003F840419C0775C801AC490490986413E71D821F0B338),
    .INIT_52(256'h4485DC8E0341963001CF99000AF1D27D0B11036C60918518A0006D32A584BB2F),
    .INIT_53(256'hD1477B030F087B0A19A2429BE526AEFD3B5D72DED2067A84DCA1501A0897427F),
    .INIT_54(256'h8E03F19EA05B78B42F20889C1745AAB71E1D2AF131A8563743A1FC14395DD007),
    .INIT_55(256'hF3AE4C2D3287B82502EFD67F6E18B04707406189E07FC035B05BAFD9114678D3),
    .INIT_56(256'h32292D58442BB6B9313234161B9FAFA4115CAD9DBE8003823198D85F26631702),
    .INIT_57(256'h555555555555555553555555545555887CB2458125602040008040C74B444C16),
    .INIT_58(256'hF80400100F2860D5C0F6004033090740D0E0B0297A18059D405B020021524555),
    .INIT_59(256'h72755CEC367E9535228AD6C369B231A71F2013B9131111111000000001FFFFFF),
    .INIT_5A(256'h800455D44240080042D63391A6ACD628574B1A3A7394FCC8290DDE750831BA59),
    .INIT_5B(256'hB7CBCA11B61D1F007301B2DEDABEFD6E0D110426DFC79A594AE9DAE34A5D2183),
    .INIT_5C(256'h54E0A7AA04B346970FCFC4A2FB592032097601C30327D2FFFEFEE78234321AFF),
    .INIT_5D(256'h17C274D136C5D3C0F45A1D79C3C5147A22D40827F913A8E2540A6C7B6096794A),
    .INIT_5E(256'h16A02C405A8094016302D4038080200200280458D0782BEB633A029E2A6A34E0),
    .INIT_5F(256'h4E218C8858011E43602428A035611BF2251A7E547D6FDD97117322126124F740),
    .INIT_60(256'h33A4B14B35E7ABCA3B7B0415A31900340165A894BA9F2E802A923F159D13AD3B),
    .INIT_61(256'h37D7FE3FCB7E018C33B0221F5C3E078BFC4502063013DA6527A6AD32F9501001),
    .INIT_62(256'hCFBEE4028A9C1C662059999A3F917A7EAD582DFFF0B028C02DC3A24ECA20507D),
    .INIT_63(256'h1634FAFB0CC98ACAC90C20C8FC67AAE2605036DCA531CF68D4D1504489A73CF3),
    .INIT_64(256'hBDE351C8E8A8B73C53FBCC82488FFF896B70FCA3BE237F0786002A8202889800),
    .INIT_65(256'h4EC80735A32584709F518FA7A1B131A884000161519836E709F68C4FA3D0D83F),
    .INIT_66(256'h808272F092B95500F47A9E14BB1EC4402CBD3EAEE7DBF2266D84D9B0052233C9),
    .INIT_67(256'hEC9B3844DA3FCC6FF31996AAD4280A4214A579008F20004B2105A8D7F1A5E816),
    .INIT_68(256'hB8E6A56040168A865E44748ACA6A55F4AA80C51412166A8286092B6B88F0068E),
    .INIT_69(256'h4D2E1B6C712A724F02D43A8F3354318C8D7F1F8075C05EBBA080C7561782C21E),
    .INIT_6A(256'hE52B2CA12012BB1788019321D5D9228B2D009960FF88004FB1FF7F6FA70241D7),
    .INIT_6B(256'h00022B007E6601709C2709B06600110000000010C75F61781FFFF8220286C048),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_2 
       (.ADDRARDADDR({1'b1,ADDRARDADDR}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_0_2_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_2_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_2_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_0_2_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [2]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_2_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_2_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_2_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_2_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_2_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_2_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_2_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_20" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h05AF44095490684BFC7401CB0418B44019AA00D90C1A42191322E1BFC57FFC50),
    .INIT_01(256'hC3F01EC0102740196131B664CB1384374083FA6711AE064006421BA192A800D4),
    .INIT_02(256'h4AACCBC25FE3A0055C1C2A98140C920C982BA948C0635207E000296A0882F440),
    .INIT_03(256'h6029805F8E800C6D8932C4E004C0A0FE89C46B819425D086E895490688AD7A20),
    .INIT_04(256'h6983828A0238080A51C5000213A837C0306D009C06302056013616008827040D),
    .INIT_05(256'h0C923D4280CE7180008C0C938081E8E24019B61403C4150434B9070400055528),
    .INIT_06(256'h228E22A68C69336B502008180018C00813165E40925018171C280CE718004928),
    .INIT_07(256'h00190D0B053844208410950BA85004886000000C097C012AD4554044080023D4),
    .INIT_08(256'hF0E000003213350DD60CE6232F908C01B004597B57359D80A82843824016CD55),
    .INIT_09(256'h1008402184022842880708441E740C824120A21844181046F0608BC9419DF802),
    .INIT_0A(256'h8DF0424C8092191C588022690019D01A1508CC042002A44800A0806800C81383),
    .INIT_0B(256'h4EFC41804C6189D0200014814573B478C183E1BC74E27EC0011181C0CA0DA2E0),
    .INIT_0C(256'h2034220A5A01CB01819A6752EA694A58C105CFFEEC4490135081C10060101825),
    .INIT_0D(256'h0820AAC5914528008D7378000060020816A90FA129F31B00433B943871201888),
    .INIT_0E(256'hEBD042AC3E590614E84041A35A24181041288056E8C228BA8009AE4309200040),
    .INIT_0F(256'h018F87859C130009490F600B8702C4DBFCA20A46E2EE9882110F000020F4A47C),
    .INIT_10(256'h72066EC2224B095B7F3DE49B51FB0893027260C80A1C8CB408C100F80120023A),
    .INIT_11(256'hFAB2C436884C4C2A0474012A0469CBE2F150234E5F90BD95A74C9EE18100C40A),
    .INIT_12(256'h12220B2F83BB106E804196E4B021A9CB18015AB3A200521092CC474A481A88CD),
    .INIT_13(256'h990610A887D48921708693649304C90D130B0400B0408FC83105450600D2CE4C),
    .INIT_14(256'h801448E150360102DC81002606148A00400C20018088E072267E6105E09EE398),
    .INIT_15(256'h886501F842F9C6AE088C0001A69C0CB1303B0803F0CAC64B100A88C9C01505EA),
    .INIT_16(256'h3199BA014125800DA94B54F09A31DBFB897983329A47A8E119FA3FA4EB445A10),
    .INIT_17(256'h4BB1224F1481022808002100A10F1CA80605986100A10C314200AB511002C000),
    .INIT_18(256'h8401C0224A8D360902211132020DB6094A1482933806320D10992451A060E053),
    .INIT_19(256'h5C279B2080C010300C2474182AC71A02DD742A4A4A0009706F4186C00C0C5515),
    .INIT_1A(256'h70000603920081916A973E870E305A258091D24A95E001654A01FD266DEF8F49),
    .INIT_1B(256'h226513450AB00A541EA0B2C0948754080065C5080AA3810250DE7B2048B59500),
    .INIT_1C(256'h2C4CA0307842C3439451752370250605BA9C2BA096D502B44422A847847B5417),
    .INIT_1D(256'h9A905618D2017B06635C937A210984A264EC235044C464A0A82284A068352089),
    .INIT_1E(256'h5AC28148111DC83968497403A4BAE99C41C2218644168430E802406E93C49045),
    .INIT_1F(256'h931818063491434A300AE0801BE0ABD9970C283000C1C82C51C71C5184280E11),
    .INIT_20(256'hBAA095583A67FA32E28E42132922C820081448C7627E04181C0B163F40110860),
    .INIT_21(256'h0188F4E434641811F298F1DE28B00C1AFF101E5942FC07B6E1011668126B28A2),
    .INIT_22(256'hC30801CB28001800E8401C10EF873D16A20806005214D3826B4141CDC11C6039),
    .INIT_23(256'hA020523A127426523A1252CE84AD4A9038432AA046CDC5A0284AE479D0800527),
    .INIT_24(256'hA4B7B190E08A44513889B08A097D0240E282282C05C4001210121212080AA100),
    .INIT_25(256'h495063800A4AC313D100092618CAD884022708512289A0111049888040452160),
    .INIT_26(256'h028C9098605079000042009400008003856DE460C58228BC8493E02E20450403),
    .INIT_27(256'h0044440080C1DE80006305A000C41C9001D0A5A0041214B00002880020181121),
    .INIT_28(256'h00102831600661CC0799FA690EA81204134D300F58C82189445208020096C000),
    .INIT_29(256'h49495E4880920D2DA20210E5DD88855D74D3219120082A8104A35B800049C4C2),
    .INIT_2A(256'h7420A44DC9C4E1D144901C5001A100F17A0082E22905C4171604109241CA2413),
    .INIT_2B(256'h242990011A97102310060F8385002840801110320986409910644848800D102E),
    .INIT_2C(256'h962A70120DE0B1928C30095515150E84CE843A10402000020C0C2DD200400842),
    .INIT_2D(256'h7BE9804B5502B3835A55517264D0018F0A0B6000054E0104FAD0FD67D0000753),
    .INIT_2E(256'h800B840EB1284445813C03940001563951A44098523FA6A23E0F932602288000),
    .INIT_2F(256'h406B069491100009410540282EC4113FF60CE50B04D028A600048E96C993DB42),
    .INIT_30(256'hA000263EFA410704000124132E012911203040A083366D9A226BDF49A6D80B59),
    .INIT_31(256'h580E892043C805932724CD9410D88160429E035DC3D770D1EFA6A90000011056),
    .INIT_32(256'hAC1028014D431FB13A18A6132965C5099A4C223236657044992522714302874C),
    .INIT_33(256'h8018254949FBE98080CA010014C000906C75049698151286B232293530006D4F),
    .INIT_34(256'hCA8317815850F7D3090600F00B800004C000290305B177C0803BE9A005420E02),
    .INIT_35(256'hCA40630826A010518B2CA054402DB067616700D57858008C40020C8308238180),
    .INIT_36(256'h1FE13D3502A3287500E1C30801A645D48DFDF021620180C88031108408124600),
    .INIT_37(256'h8A0AAB44216CA51490198D7182659348868601364485EE7DF52C8841ABB1AF53),
    .INIT_38(256'hF12D294B2D3382109A047A82691780C0C573AF80003EC245BCF22A8940040E1C),
    .INIT_39(256'hDCCE6C1D7F50F5C70509A10061B605BEBDFC43048B39300420A4CBDD66BB6CBD),
    .INIT_3A(256'h68C20705B018B4A1C0D60297490C543528843B48C06C0C8088CC13411004007C),
    .INIT_3B(256'h70D0014B108CC8A80BD0E0A00008934183B4038E100C0061709248F62A3F1169),
    .INIT_3C(256'h019228C03810A4710C324147643A47390A488924EA98141E160266A08C74C313),
    .INIT_3D(256'hA85090420700820A5018A02A00002065C4405440B280A5860409802063607A14),
    .INIT_3E(256'h100081304202D43112360F4F80FE0FE00C68142DC0778B46484D00149E34AA09),
    .INIT_3F(256'h209F1D4B02823E7C45270910048A23868AC39103423049831239326DB6031C6F),
    .INIT_40(256'h06A549C15E056CC4300F3F000800C92A8089700E2B7442742B2D1173D8A1FB38),
    .INIT_41(256'hDF4CD0D83E33019DA1583C18415FDC82E18950823F21CCF4822000002021E726),
    .INIT_42(256'hB6AAE16FC426A498C0F7D50FEC000919010828C804D7A92C611FC04C50981C03),
    .INIT_43(256'h000F824D88F087C458E804704849D4160309A898F44FE6179311216AC0A63D3C),
    .INIT_44(256'h4D236772481C16B28201A01DB4BC90500000E972150C04116D3E2A39C62C12D0),
    .INIT_45(256'h18202402A810163DF4EDBA1D1114091549C3D010F1038A1383A18A20CC10A082),
    .INIT_46(256'h5222A855015002C5819E119D50009300CBADE40735E8CB885284801849402D13),
    .INIT_47(256'h198B6849A952A3991C04910A0251C802C80574CAC0800E731184925016001812),
    .INIT_48(256'h4B608C40280131C5086699505704080C101BAA8908C814ABB8B19234D544CF9A),
    .INIT_49(256'hD66140CD67130AE980510CC1634043C71A3002839848050B20189450FACBD090),
    .INIT_4A(256'h164EEFE472C04A08210DD00AE0C11F503FC158E12FE22372D606812198767E72),
    .INIT_4B(256'h2A11411011E07D5442ED33849F007968CB20078F8F1951B3D0C7484A05D28E63),
    .INIT_4C(256'h884A272287F9BE1814D19D261A752388CB2066E0009D00B780A87D409D013E80),
    .INIT_4D(256'h0C080801230000F113E57FC9C2C41C05A455B8F513808B26A846F22D73ED8C7F),
    .INIT_4E(256'h08A772AECEC8014E06C0016413E943079B38512332E220027F21CAF086204432),
    .INIT_4F(256'h80410EC991C4346489915A011102E250D3C8A07262A23DE22962C2AC5E710C40),
    .INIT_50(256'hD3E3C092A3A00C401B82DE13D1C82A395D0942F488177DBD80F001B16C3C07F0),
    .INIT_51(256'h033BA0C98302A611A90107C1243B1025D648154B64C2B143207A0DFE0160A24B),
    .INIT_52(256'hF80F28A000804D10B9B8800DCECB0F034D1598A1D88F93C0E42E3B9284029299),
    .INIT_53(256'hC08FC68ADB0FD7E71F22020997941C8B8830ABC41800AE4F7A28650800881C24),
    .INIT_54(256'hB24BF3048243BB9403B85C002C0F18EE3789C705E0280FB0800C82B802DB1BD0),
    .INIT_55(256'h69D6040430C385209AFC1478A050518311C4B021203C6031581A2B13B91DFC96),
    .INIT_56(256'h18399006E3996CD4E5F2205B0A244922137D920381C0C9910E8201B220BC4B01),
    .INIT_57(256'h000000000000000000000000000000000000000000170E1E3C3C04517848CA45),
    .INIT_58(256'h0022020E0A000000100000000000000000000000000000000000000000000000),
    .INIT_59(256'h5630D965772650B7A3D84403DC0171E393C00800150050000000000000000000),
    .INIT_5A(256'h0000C5941640000000000153D0159C4824A28A61408A2F009920505925032809),
    .INIT_5B(256'h40016A20B4011000000050C03DC0542442C4210A440427823328511094284204),
    .INIT_5C(256'h42004408480300945886211086101414611EB51351A0000000000000801216A2),
    .INIT_5D(256'h4808881000011404150400D10000106A59800202419BA804448448806528139A),
    .INIT_5E(256'h00000000000000000000000000000000000000000080220A020008120A009A08),
    .INIT_5F(256'hD24A925C8800484E4A100008A101C439600046009439DB00A5B8810948280380),
    .INIT_60(256'h256CAC01500C480F23320808300100000008A888891046BF58062943C094500B),
    .INIT_61(256'h2450308682020000340B2030008546C616B3000000008241452A0121922C0453),
    .INIT_62(256'h28828142684AA10888054540BF8004554188608200265C1001001CBC8F200003),
    .INIT_63(256'h00005209C44CC46262851416100022421040009021081641990424907208C28A),
    .INIT_64(256'h523A850480403A46CA5C61224813FF83904B0822241042856501C00000000000),
    .INIT_65(256'hEC80032005418C5C3A825D402722524DCA0380000156AD65C3A8129D40139160),
    .INIT_66(256'h4000497BB269450244024092221A25A000420823419039244904080000004201),
    .INIT_67(256'h38801044020014900525CA2501A400021F0D0A0DC8740000040EAC30B06089C1),
    .INIT_68(256'hC8842120000000003802740920201506A14000108408AF8787252246C6400006),
    .INIT_69(256'h1822560818482F1500000240F098093C1908020006501002000A4001440E5D00),
    .INIT_6A(256'h00408220100024000009200DD000280406000C20000008051550024130000011),
    .INIT_6B(256'h00020000000000000000000001000100000000184109A7F000000000010D0400),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_20 
       (.ADDRARDADDR({1'b1,\imem_rom.rdata_reg_0_19_1 [14:1],\imem_rom.rdata_reg_0_31_1 }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_0_20_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_20_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_20_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_0_20_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [20]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_20_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_20_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_20_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_20_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_20_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_20_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_20_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_20_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_21" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h118A410AC59FF04BA0A0018F811AA591592AABC44D068CE324EB45F38E84FC40),
    .INIT_01(256'hE42881503F8A0011F019B000018990099283B20355206E19FD465B23D5892DD1),
    .INIT_02(256'h5624B70A5D050003AD12220014DCA1FE161040402548084D211BC8E15898A011),
    .INIT_03(256'h51029020140006EC00006264926465EC82D5481B825B139EC8AC50FF800C5208),
    .INIT_04(256'h1E1982860218082783AD64E70DE009942000041044008CD233488E15898A4100),
    .INIT_05(256'h373CB050C5024100000C04C4810008A00008309403000034048A910400079982),
    .INIT_06(256'h00886B6C190801824521A000000C40080311647608006130590C5024102B0400),
    .INIT_07(256'h005113090584020090643B93020007066400000C019005B360198D0008001280),
    .INIT_08(256'hA8C040A01001800C4404C22181000408100140616AA11910A00001804085FE10),
    .INIT_09(256'h820904F1040043C008208C01645C60129944AA0046E0814683600C0008095250),
    .INIT_0A(256'h8458C0F000041305080020012849C01400100400010010000020824210800100),
    .INIT_0B(256'h72A8100004E01F102000188996C3E470000E8C2FF0B01240001805349606267F),
    .INIT_0C(256'h3029100490820C234420C624A318A45C5004C8C2ED9F1403B001700000001013),
    .INIT_0D(256'h0C338F0201C7422265A3F0000060030C540DC2A508E3300904000000192050A1),
    .INIT_0E(256'h1A4C0317820C0784988011BA14302018004180640EC038D42220B47F09000140),
    .INIT_0F(256'hCB0ED8CCE495701CE646046144901102CA1C9F4302434C82684D00022000A038),
    .INIT_10(256'h2C49B108E6D3D14C7495D9D552C3F6E127A774D6CED6773D1FBF59F7CBB94CCF),
    .INIT_11(256'h51402B1940146842A06833732D323F8359B96991FE09ED352D50650E4FACD65A),
    .INIT_12(256'h9C88AC1ADC14250ECAB3C6EAF570F18C25DF9A5C572A28D9BD33299C8661EEA7),
    .INIT_13(256'hCE0296CD04349583DA41541B21AA0F808A0266AE2678700FC41B5A382B5DB433),
    .INIT_14(256'hE7E925D8621800FD0006052426000D929120415AD0D564834F502C1470AC03B0),
    .INIT_15(256'hAB70A4AF18578B11F838E1C619102B40E6C5C037314680288B3A8C7F8E4CE4AD),
    .INIT_16(256'h254965AF517439101054B883C9B2C55754C21C04A0240905C74B10AD4C61B019),
    .INIT_17(256'hB270958BB9264C10755711D3BCD014A227D5208E8C38CEE0AAC152522A6D98CB),
    .INIT_18(256'h5869B558835C8876BD562A89F262490D6244688B1683008B95D7101A321CC001),
    .INIT_19(256'h417AA24FCB697E5FA08B0725BEC79E00709E4F366561AE8010BE15511480EA91),
    .INIT_1A(256'hE4309C422A6499588E279721A104BC9423EBA9643A10834C9FB6AE550C5DF441),
    .INIT_1B(256'hAE0A352A2A5448585EA5B1821715EEF4AD0CE9900E9922A4410C11E490759252),
    .INIT_1C(256'h90AD85C93ED0E292C4380530C4745D43BDD7B5ADA11A9409B8B26F42912FAA60),
    .INIT_1D(256'hA0A5E6E0192AA1BA85BAC1D0542F5AEA08308F56A22F41991C552300542CEA84),
    .INIT_1E(256'hA5378223B8E400AE213701708D820620184570D8B280D00506410F205BC1240D),
    .INIT_1F(256'h6DEFE269425054306A10677022A0C802B85588C5804C0C3001841821834068A0),
    .INIT_20(256'h58F522A544E55CB8FBAF8AE4B5844BB888142E891528315A98646A2AE318C9A9),
    .INIT_21(256'h8BE876BE3A355E8AC7BCA594982145DFF711533C95DAB7C95A5EC691E4E2558C),
    .INIT_22(256'h413306A4B289C0A30C2140B201DD4E593195349105AA3443F2380DC2F3DC22C9),
    .INIT_23(256'h503898C309861098C3089830C24A85A24594CA48817ED4D110758A8618589A85),
    .INIT_24(256'h1B385CA31451B2AEC6260B4575D4A5852DB4D7C1CA0C8A0606040404660185D1),
    .INIT_25(256'h5E94354582F4A1D09CEC3008033420730058422C4906132880665223A192DE22),
    .INIT_26(256'hA1967E0F37A38656872805261EAAE9E91090BB93227888C4AA598A9859EE73BA),
    .INIT_27(256'h426999247F17A0C182911A046BE50C509EACC6A1008583408D7D2581A9EC8C32),
    .INIT_28(256'h882BE1C8955145B7F80885FEF8F9C9BAF8F482781F12A4A8D8A7550100C00015),
    .INIT_29(256'hA2962A2543621D77B967A5142A2675BEF869BE22E694C14605418CF5D5CA1B7D),
    .INIT_2A(256'h861131A8BB30FD54AAE003005218000C8306001804003000C6986C27EEB57EED),
    .INIT_2B(256'h98108CC2AB65AA8E65E58175E2D13100115F08C86305214C90A308149452C861),
    .INIT_2C(256'hE9B19A91F2556E9981055552488130C230C2C30928C91B8831A39F162B819112),
    .INIT_2D(256'h5450519D05E441258130596FD2043690923A1C5112A89A5A322858306C511025),
    .INIT_2E(256'h80490B5501D611477E1052EB11631AF606CFC14E626CC05B50992CE200EAD444),
    .INIT_2F(256'hB1C0FD8130655563C70AB3035F93292BD8413AC41A6AD3B908CA74394B36E970),
    .INIT_30(256'h5424107514223CCFFFDE0E1EC370B1D8A072A36544C5AC1885EAA2860061A68E),
    .INIT_31(256'h89EE926EF32A00813DE4CD037162D5B870F4000D85A02FC5514244C5112A270D),
    .INIT_32(256'h440C7058C3B522D70552650B8109A9EF59B1BF4C6CEAC2F4D801C708C0854B07),
    .INIT_33(256'hB716931CE5D45007D4F588DC382244985FA8227176D33705C99D709CC452B8C9),
    .INIT_34(256'hE37182F61E2DA8A0263716E71E86288D7144470C8B26A888DCD450250EAC061A),
    .INIT_35(256'h45A751CCCA53D8E8E18058EE5ED86B05955A8A63038CCAC8A5A6F5DCB1072942),
    .INIT_36(256'h556ECD47C0F654E34444ECE15EF063E8B25A2A42872E070EA2A0F2868C2ACB65),
    .INIT_37(256'h4FFAD379C85F8A825AE171D9A5094EE798ADBE7164A3ECD426514677CE5781AA),
    .INIT_38(256'h5351834241358202A1642FE442AA48E31A730E619030E7D5657E85344053E0D0),
    .INIT_39(256'h0E16826E54626E6031110390601B63A0E48762001452441363E16ADF54BD60A7),
    .INIT_3A(256'hA66442FB5A2E19D888B1FA4224E562A93004DC96105F25D952A2F53BC892EB54),
    .INIT_3B(256'h756488426D917E4CE1848AD876F1288B248AA3109624A2356FCC62191B4BE9A6),
    .INIT_3C(256'h57C23F1B92E38F572E4CF159DE44ABD6B9094A0504488CCB35138A1F98F91A8E),
    .INIT_3D(256'h0E39F109D0DB0445ED2D1CC70800963604223897874678C9740E93CFC8370468),
    .INIT_3E(256'h0154EAA992D7A6EAA9553E9F0AF058CA9BDCBADCAADD7F0A2162AAC9C4026E5B),
    .INIT_3F(256'hE849070BC3FD4078CF25F10E57D724015BF7CE9BF584ACC5721050001BED53DC),
    .INIT_40(256'hEFCAC1A2B25AE9653168DF8FFFD634693F528432084D4D5EB4B226886FAA0DCE),
    .INIT_41(256'hA28416C682C5F2EECB243579C75BB63DD0992656AABA2A2841E314454A21C407),
    .INIT_42(256'h32467D0AA1CA06524DA8A1A1E00162F8D8E6E53621014061CB15524C7DDE0A8A),
    .INIT_43(256'hD3E5F7DA56DA2C143154A4208C1EA083FF6DC9E244F3A9EE6EBED92230966C86),
    .INIT_44(256'h0A56F20512AB4D1D653CB7F53615A87E288E7A24FE653FA692C205017972A5B3),
    .INIT_45(256'h367CB1EF27A6D4EA2864B8CA12A4AED0F212B3A82FF93FF7AD8A75B317516F4D),
    .INIT_46(256'h5549CDBDFD9FE7586C61900A09881D88654106BB50B1181DAD3C9D6FEEB88FFC),
    .INIT_47(256'h5BCA1C06DB9F5DFAB04E924D210B9E470C54CDB0065C5C41E62941EB83FFFBF7),
    .INIT_48(256'h05DC24FEC255C5C188E00128A34E60F2BAFDBB06222D01D70234C47C9AA70CF4),
    .INIT_49(256'hB711FF1ECA00FE8DA00DE3E52687CD34D1A7DEFE3684C5DF606B0C97760C1B6A),
    .INIT_4A(256'h1506A9512008F339452818C7D255C1EC2A81AEA1857F99FFD1FBBE40AB3FF9D6),
    .INIT_4B(256'h6FE6B402000B400C46628AD10ACF0311F1104286810343B040FC28552A005E2C),
    .INIT_4C(256'h9AFF2FA381BFFB0910D3B52C02D44067B11050BA35F1A319D27D31FC315C6782),
    .INIT_4D(256'h447BE0542DAA54C0927A41200E7F0B6448CA518179D00203EA67C29FF04F0D6F),
    .INIT_4E(256'h88A158557909B14A2102B2C4F1C4B5A8F7418A16087328FC2B42F3410807E198),
    .INIT_4F(256'h31AF2A8B888F03160E8B335A03804C24094592D124061580D2B4D7C61057464D),
    .INIT_50(256'h238682C7C371604408F29648501538C9C8819B61C7C808E23B28067851AC64EC),
    .INIT_51(256'hA9EC204CEC9A483EF0AB5A70A2CF983AD962BA9F49CB4A1204349600BAF11C71),
    .INIT_52(256'h7147D30554F5CC0F805B54E43C2CEB7D9D2B8E578D4DB59AE0E00CA0B692460E),
    .INIT_53(256'h0227F8A058F823C38355640BF99C0E6E013C890146223257C2E9BCB5456D0CD8),
    .INIT_54(256'h9EC597D3E18C622618C84E32A907C4A7114763826C3226A18B98DA280B11CADF),
    .INIT_55(256'h49554A6F08CBFBE8BE37B67C2B47E183C7041050623BB144997383E3D820BF9B),
    .INIT_56(256'h81385999A153538894420ADC0268B5ADCAA2686CBE656B662B58D88CA71F7AA1),
    .INIT_57(256'h000000000000000000000000000000000000000000000606F80C12621645C0D9),
    .INIT_58(256'h0022220C0A000000140000000000000000000000000000000000000000000000),
    .INIT_59(256'hFFF7D9EF7693BAF77F3BA8C2C8A392D413202255550100000000000000000000),
    .INIT_5A(256'h8000FDF556000000000007F7FFF5FDFAEFAFDBF7F7DFFFFBFFE7FEFBFF637F7F),
    .INIT_5B(256'hF7EFFEFEF701B0000003DBFAB7FAFFFFFFFFFEBF5F1FBFB7FFEFDFD7BDEF7BEF),
    .INIT_5C(256'hF6F7DD2ADA07E8D7DFFF7FFFFFBFFFFDFFFF7DFFBDF00000000000008FFFC7EF),
    .INIT_5D(256'hFBFFFB7AF5D7D7DFFFFFFFFFBF77F7FFFFDFF75FF5FBFFFFFFFFFEBFF5FFFBDB),
    .INIT_5E(256'h000000000000000000000000000000000000000000FFEFFEFEF7FFFFFEBFFAFF),
    .INIT_5F(256'hFFFAFFC0F800BF77FBF5FEF36FF5FC01E0007FD1B6FDDBB1003EEF7BF87FFFF8),
    .INIT_60(256'hFFFFFFFFDAFE7B4033FFABFBAFFFC000001FFFFFFFFDFFFFFFFDF7BFEFFBFFFF),
    .INIT_61(256'hEFF7FAF01FFE0001FFF67EBFAFFFDC0CE0FE00000001FFFFFFFB7FFFF7FDAFFF),
    .INIT_62(256'h3CF3CF5FEDDFEFEEBFDF7677BFBF9DE1420000883FFD40E001FFF6B7E800001F),
    .INIT_63(256'h0000733DEF1F4FA7AC9F36F73FFDFFDDF7FFEFFFAFFF7FF55F7FBDFEFEFEF3CF),
    .INIT_64(256'h7FFFBFEFBFFD6FFEFBFFEFBEDFFBFFBFE7FFFBFF7DFFEEFFEDFFC00000000000),
    .INIT_65(256'hFFFFFFFFFFEDFCFFFFFFFFEFFFFAFFC10BFF800003FB7FEFFFFFFF7FF7FFFD7D),
    .INIT_66(256'hC00FFABEEFDFB7D7F77FF69EF7BEFDE003FFFFEFDFFE01E0002EFBF000007F5B),
    .INIT_67(256'hFFFEFFFFFFA1FFF07FFC0EFD7FFC0001FFF7FF740080007FFF7E6FF707EFFDFF),
    .INIT_68(256'hFBB77FE0000007FDFFDFFFAFFFF7FC187FC0003FFFFFFFF7E037F7F01078000F),
    .INIT_69(256'h7F7FBFDD407FE03F000007EFFEFFEEFFB77FDFEBFFDB7F7CFDFEFF7EDFDFDF7F),
    .INIT_6A(256'h0075B6BD301434000009A00DD7703805B6D7FD600000100D80157FF6030000FF),
    .INIT_6B(256'h0000010020000000000000000100000000000000800000080000000001DFFF80),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_21 
       (.ADDRARDADDR({1'b1,\imem_rom.rdata_reg_0_19_1 [14:1],\imem_rom.rdata_reg_0_31_1 }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_0_21_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_21_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_21_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_0_21_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [21]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_21_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_21_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_21_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_21_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_21_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_21_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_21_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_21_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_22" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h13AC400BD50FF9015C4583EA01198450382ACCC70D0428FC248252338E04FE70),
    .INIT_01(256'h86B87588AFAC583D413AB677CB9B967FC316D25B4C2F7F50FF0832A117AB3FF5),
    .INIT_02(256'h5EA037480AE22C039F7F6BBF3CFAB3FE9E59401F270AAE805233E015C03A4410),
    .INIT_03(256'h70EB092B98B006AD9DF2E6E59FF0C5B486D30ADFD01B820C88BD50FFA01D6200),
    .INIT_04(256'h184CE6C38B0E2C23DFED77E79F6A7FD6212405E0602AE805204A915C03AC4505),
    .INIT_05(256'h3C1830C0C02D6548AB1C0686800028A200B030003300133420BA901D55701E4A),
    .INIT_06(256'h228908604548010268E1205056AC400803118E6010507010180C02D654A00100),
    .INIT_07(256'h025134099715E6D0DC743711050155022202AA9FC3542243825E090441559854),
    .INIT_08(256'h308040108081A00C530ED2216E84052D801518717E331998B00041E04229D411),
    .INIT_09(256'h80014041A440894688380D265D5238022118933905A1818FA2E11F022A1C1871),
    .INIT_0A(256'hC0DEF2AA81C4118818212098083980943510442DA013904000148862100817C2),
    .INIT_0B(256'h28EA30014AF045516555208118A7C42D88E4A42E3539134AAA04B0443B60B031),
    .INIT_0C(256'h2850110658E540A050100042E21784404984F3186D90600A1663D20A40109610),
    .INIT_0D(256'h51B8EC14892448A189EAF2828541546E77018356A466120043D48A0411205109),
    .INIT_0E(256'h7AC022B5B20927BEA8804BCC18202042800108F4C0B62484CA183D5F490A1505),
    .INIT_0F(256'h000773201920C8052891202006C4C8D1E0A32044202006242B43954C65E49D18),
    .INIT_10(256'h194401070F413F8080484A8408C1092406284001020C8002308084E698400323),
    .INIT_11(256'h385D162688C208410849980C495004A334424EC02291AC340CAA45045203024A),
    .INIT_12(256'hEF638E1649FF98C1C125C18A9A2042AC25A625B8292703C24A6684C663184441),
    .INIT_13(256'h54875055A434E5A440BC0BE85AC7CC51FD532262733AF849F93371531A55A422),
    .INIT_14(256'hE0606819580000001C820308D190830CA10300C0455004D070540F1280AA8924),
    .INIT_15(256'hBA4D316712B70334E839A647F1021968A0041A43320021805244161500058189),
    .INIT_16(256'h454018B3D0076B4114D8A2C2DE9245314D93CFB9A2AE28064FE06A28AC48A65D),
    .INIT_17(256'hB0F0150CAB23D514F548109253F163474BD06E858C294E506802D9043A50E8DD),
    .INIT_18(256'hA812C0C70EBE2820795466238484922E26C558AA8E46016FB4530AA1435AE401),
    .INIT_19(256'h43C9A04A42415C97248F01B88E805C39380C34B180601C94443CC798124E6390),
    .INIT_1A(256'h4079497038008BCACF608CD481E4832F36162F2D0225970E910662719E5F52C9),
    .INIT_1B(256'h7C09593200D44469DE43BD001AC35196F245721055A11205C530015594288A56),
    .INIT_1C(256'h5911099FCA820041DE36C468897541895492E082C80B85E9A8B3C1D1861A8902),
    .INIT_1D(256'h0C0BCDC44D18AB6A6AFE6F4EFE67BA489C0D3A8142094A4201CC294084052602),
    .INIT_1E(256'h2103A021A07109082C06C31EB6E382882F5A8190DD0359435C8247381C040594),
    .INIT_1F(256'h00AE7C0A441744017AE7B620227C012D5A359358E800B4D02186100193916028),
    .INIT_20(256'h586912A12464C5209E2E947BB285803408485A42834810580E2412194BF0CCA0),
    .INIT_21(256'h18483E0EB31A6AA138C403808C423928004300419DF8B60912568691C46B3484),
    .INIT_22(256'hCA13360B324A1C3314A5C0B384BD6464A165623401EA1DA3B422012DB81C9DB8),
    .INIT_23(256'h1013ACC5498AD3ACC56BA8B15A52642441909454B126135AB06522562B4948B4),
    .INIT_24(256'h9378546E28A1398A8604018634B26EBADD99855191E1990505050505E20104A2),
    .INIT_25(256'h0CAD1CA4C86768A82C86345853246A895048CF26F8FC2321B1A490213116C482),
    .INIT_26(256'h90B657D7A9812268C54BA9EEA999C2C2D0939122107B0840D4A0321464D63212),
    .INIT_27(256'h88A22298FFE8E15DF2100E58A96A8C4E7764B7D53C7123CC1525648E87730DBE),
    .INIT_28(256'h64414DC58CD160200803ACD0F8D0C59BE894A17013E22465D827018989483E13),
    .INIT_29(256'hAAB2861B9E205B37B966A468BE86511E8821269812C08E070600E83C8CC0E615),
    .INIT_2A(256'h8A53515C1774F311A5E40384201A720D8577B21E26403900EBD14D888EA688A9),
    .INIT_2B(256'h98B60D0E886C8A851869E0693AC0F126E584284832A52508CD6362A6081E4805),
    .INIT_2C(256'hAD510C90301174172E05557088413152B142C54920428CAB91A2961081D6B210),
    .INIT_2D(256'h7FAC508520BCE993C1B551542B405C97D312CD14122F40007E803F4ABD141220),
    .INIT_2E(256'h0509285FF5C480470504F2E2412B2970B2C2C502164B2042C70EC2F8006A0504),
    .INIT_2F(256'h24C1048D287555629B1295037F9C2027870978933839DA9D80C61C0B0814AA1B),
    .INIT_30(256'h1180111AAA065002FFDA1666939570B5950BAD17106C8000302B554414F02D4E),
    .INIT_31(256'h926E90E2D032015808C24D40E24900402682C2034C530EF1AAA002D14129805B),
    .INIT_32(256'hA4939050134A605808A16342650BB64759141600B2E7C2A244917B5A01364B0A),
    .INIT_33(256'h34B20C88157FAC47227120D278E8404229D4BA4092C8E66C4CCAB24643A0AA0E),
    .INIT_34(256'h9B40A58C18C6D5F7A5CA4364BC068A0C7450260C6006D5C0E0EAFB809E45600A),
    .INIT_35(256'h249124512254892831C4852C44144A53891EEEF981A0B64A57B4564344AA18D0),
    .INIT_36(256'h4CE24C4522A4500450A08F40C670039686322A991038040403800A1283A34931),
    .INIT_37(256'h74992D69905D902421A0705D21090A4398210266B485ECC5A242026358122E02),
    .INIT_38(256'h35EEEB004569410B2A409E88C1360902620A1148024904555382910640350488),
    .INIT_39(256'h00E2762631834A1341112294040A1BA06222C8685427215502F1285030A38275),
    .INIT_3A(256'h0344A1414C7E32E38F908298241AE18BF04C5494E0C453D29A79EFFA8C162BB1),
    .INIT_3B(256'h9A5DD92C2FF650532AC6020842B128B8083477401286A80831945571C2782584),
    .INIT_3C(256'h36183C49E899303A34440910869D5A8E9D789BB0041218467FF1D0081EA1E270),
    .INIT_3D(256'h10267510876840A5A5450151144510910C9B180F710CA815E204129E1927DC70),
    .INIT_3E(256'h20371239928FE1A8881E0B8980F80C330A9402438B344477B9229A6B4380A098),
    .INIT_3F(256'h0BC9138E1528400C5D63990C956A31830CC014294504004694512061190817ED),
    .INIT_40(256'hA87DA1C69C00214290588109BF22012C32850037060144CE07071248281A4511),
    .INIT_41(256'h57DD940580FB4240E27415096DDABA4132687098A62F357DF2C345050A218806),
    .INIT_42(256'h314B35962977264209D55080000060E1D7A2C13681AFF9618913320437471C0B),
    .INIT_43(256'h504D219582CD760648A8B470A82BFD27041A04AB465328DE7FA619A136C80EC7),
    .INIT_44(256'h601E0F05086C5A9C4A01E00588EAC8768A001213564D471761D7059329269A14),
    .INIT_45(256'h9441085F2DE40CF55473ACDF06A084ED0002F9054DE765FFA1801743E743B800),
    .INIT_46(256'h1162052E0908AA8889EFE89FF1A01CA0E3FC25E8A1906B0494816940AE220418),
    .INIT_47(256'hC1150625C3834822A09F8278A0C107480479DFA689130173803C19186700006A),
    .INIT_48(256'h775D1CDD4130FAC78300655A82D42AB38E91180D760D5DC2A034103B8A88F280),
    .INIT_49(256'h7790D7E04900BD05E07EC1E526C64135F1A5987A3E8A1CDA004504D36C0C484A),
    .INIT_4A(256'h8644A98622160202408109C1305128D01980AE82801E884B020B804023114D0C),
    .INIT_4B(256'h331140507012C998D2F28C11389B7D212344058F8F0A432190818812CA56182C),
    .INIT_4C(256'h1142A9018D12004930A92301808DA1F96304261143C714830182156357062DEC),
    .INIT_4D(256'h027A2060700C5011301E533B663EFBA53009409098B808A1793A0272838A0046),
    .INIT_4E(256'h83C03C3B19805A882998E4E27CCC270048005489222C626619751CF86115C520),
    .INIT_4F(256'h134198860C4C025B4C4072C910C44C2A00C4C34A6C060D847294E15210420D41),
    .INIT_50(256'h01800041CB6334603A8A92001002DD29E88A2B10888913B4137809909408040E),
    .INIT_51(256'h807D6031819A5971C1590B41A13360402E6D81946A0EF522081431129D428143),
    .INIT_52(256'h2C53122B02E0DE0318024060FFEB0700156B8657834F34E0C0C600A291CA8104),
    .INIT_53(256'h07A2F24F203180E100490A05D09C1E3901B08B017E61904B0310A4151409A4BE),
    .INIT_54(256'hE14402CB030113221840E40E29025402C92408102C12A0515100BAAA1A08D996),
    .INIT_55(256'h491402170AD87931CA0303A027044481C0058441A002A4028331D8EE80A0878F),
    .INIT_56(256'h105914C863146046AC956A6E52508B3082512C6C3EDCE8FBA69CDEF9001C2281),
    .INIT_57(256'h00000000000000000000000000000000000000000014041EF00C390209F20B09),
    .INIT_58(256'h000828AE0A000000003000000000000000000000000000000000000000000000),
    .INIT_59(256'hF6D2D9A51D4A8B69ACF14741210D916A29800D15055100000000000000000000),
    .INIT_5A(256'h8000FDD416D0000000000577DE55FD7AAEA24B41D64869A09FA37A49B3037B7B),
    .INIT_5B(256'hF3EDFAEA770190000003CBDAAC9AAFFFFBFDFDBB470EB7B7BFACDDD39CE75AED),
    .INIT_5C(256'hF0074D0090072806DCF731DABEBFA3DDFFDEFDBF74F00000000000008FFFB7CE),
    .INIT_5D(256'hFA7FFB7AD5564557DFF7E6FFBD73F6EBDDDBB75FD5FBAFEF4FFFFEBAF5CBF3D1),
    .INIT_5E(256'h000000000000000000000000000000000000000000ABECB6AED47EF7FEB8FACF),
    .INIT_5F(256'hD3FAFFDEB800E95FFA062C79EFF5F5FDE0006FD5B6DC03B4AD8EE739783F7BB8),
    .INIT_60(256'h7FF5EB7FFAFD5D5FABFFA9A331158000000BFBFFFFD55FC08777EFEF7BFF7DB7),
    .INIT_61(256'hEFF5FAEFFFDE000178BF9EB4AFEDFFEEDFBF00000001BA2BFF7F5D15B7EBAFF1),
    .INIT_62(256'h8A69A74EE44BED8EBFC11137802191955DBB777FDFEF5EF0017F5EBFEFA0001B),
    .INIT_63(256'h00005BBFEF5EAF575F5FA4F7FF79A26AF7FD6EADA7D33FF59B2EADBA767C68A6),
    .INIT_64(256'h6C7F9D258EF57D8EFBB8E53A5FA00007F34FD8FEEC3F5605EC01C00000000000),
    .INIT_65(256'hFED7FBAEED8BFCFFD5DFEAEFFFFADE5EE803800003FED7EFFD5EFFEAF7FFFD75),
    .INIT_66(256'hC007F76FF9BDF553573D66D62EBA7DE001EBEDEE57FEFDECC92EBAF000005AD7),
    .INIT_67(256'h7FA6F77D379F3797CDE5EEF56FAC0003FFBFD77DEFFC0077DF7EEFB0B767CC73),
    .INIT_68(256'hDB9D79E00000065D3DD3FBA9AFF67DE7FFC0003FFFADFFF7EFB7F65FFF680006),
    .INIT_69(256'hE77E69DF7D7FEFBF0000077B6EFAEF5BBF19C66B8EDF11565DFEFE2FC44FDF71),
    .INIT_6A(256'h0075B6BD30141C000008E00DD7701805B6D7FD600000180DB7557FF7FB0000D3),
    .INIT_6B(256'h0000000000000000000000000100010000000018E04B77B80000000001C23700),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_22 
       (.ADDRARDADDR({1'b1,\imem_rom.rdata_reg_0_19_1 [14:1],\imem_rom.rdata_reg_0_31_1 }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_0_22_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_22_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_22_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_0_22_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [22]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_22_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_22_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_22_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_22_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_22_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_22_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_22_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_22_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_23" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h03AC430BD496E94BFCC503EF831A85F158290025071C12001B22D4020A630042),
    .INIT_01(256'hE2B8F5D895A4503DF03BB677CB9B967FD397FE5B542B7F496E4E7BE3D7AA1FF4),
    .INIT_02(256'h5EA4B7425FE62807BE7F6BBF3C6EB36E9E59705F210BAECD732A98F5D8BAC421),
    .INIT_03(256'h71EB992B88A0066D9DF2E6E50FF4A0FF84D50BDFD25B9196D8BD406EA01D6218),
    .INIT_04(256'h9643E6CF8B3E2C27DFC553029BAA7FD6212205F0003AE4D713498F5D8BAC4205),
    .INIT_05(256'h2714B4C0942F2140639D0CA680C028A022B83494B302133424BA951C6605E042),
    .INIT_06(256'h217120FE780801A35F6120413272700A132A1862091050305C0942F214210CA0),
    .INIT_07(256'h805E150B07EC0620946CBF999909078A3E02665CC3102BBC1860690001339050),
    .INIT_08(256'hA6E12458909B200C570CD0314D84C5B095361071566B1913280842AC402B4513),
    .INIT_09(256'h040906F1C810A84688271C865D5030A231109631452149CFB2E11D832B085061),
    .INIT_0A(256'hEEFCFBF8879805004C31F0D9002140882414CC250C11BA4020B9024010C61391),
    .INIT_0B(256'h6AEB0288CA72455864CCA089E0DBE02FA0EAA22FF5AB9346671FB775BFB7B37B),
    .INIT_0C(256'h2B793A8418734CC38432E664E30D385CD0C4DFD37CDF0A43B0075F200413D010),
    .INIT_0D(256'hCFF380A359CECC2365E29B90865133FC50D14BF6A463122907D2052A137011B4),
    .INIT_0E(256'h0A4F23D7B20BB69660801BB06330201FC13100D4CEF739CCC230BC5279801984),
    .INIT_0F(256'h90E24F23818041AC60B4F3853D82A2CBD00C0A40092805C36C4D132570308F38),
    .INIT_10(256'hB3D54D0A012DAD111FBAECA3105DBE738CF36B42B43C9AE804940A5C21110019),
    .INIT_11(256'hFC4C0873E968B6F2EEBE0A201C273B8EC210E139DE3BADB59741C78242920E0C),
    .INIT_12(256'h841396CF8B9CE90E60B0EA9621E5D08D24DF99BC8D27A2981D220085721C4471),
    .INIT_13(256'h46261941A5D4C9AB4002A23A783ED10269C724037641194A0CC37B9B835EF775),
    .INIT_14(256'h7C4A7293E167000349EA90DF0B632AC08D585403D270FE41060E2BB53BDD2583),
    .INIT_15(256'hFF6217FB8C1103041CF43251D0489954C85539A3B5C28A9582006DD0C085DBFB),
    .INIT_16(256'h7549B833D5C989CFFB3905FED30B79F945C12FC0AF26D39563EA9FF22D62D870),
    .INIT_17(256'hB7F41807BDD3669AFD6294BC91FB665AA8422E9D9E843A5A69010539D644E9AF),
    .INIT_18(256'h8BE20C10128753B30DEE71549212485C227A7F4C1906A51354EEB5512BD5412D),
    .INIT_19(256'hEACFDE2383406220B9D4A4C68EF4FF00F2052A2250B80EA05DB40957D1E0275B),
    .INIT_1A(256'h501D4DE7233009B88FB03D0F6163106421864DF1D18041DB4981FB54FFEE5FCF),
    .INIT_1B(256'h239813A282DAB7BBDEB0348C9C0F16B6B839C2F40A25CA0B7AD5354C6A203CC8),
    .INIT_1C(256'h7F0230CCFB4056879532F97EC16D570903BEA2D406F1CA7703DED06FD0FE8C07),
    .INIT_1D(256'h6053BA6847C0D50914FDC57FFC61A03855502A0853157822C0C0D597CA21316B),
    .INIT_1E(256'h4243B2CAD221E2E088ADF818C0BDF3A78C61C5B9D056D860AC29950F380E1506),
    .INIT_1F(256'h44E28FAA511F61C0EB647AA037FE53E00D31F12002918C396496496483C16434),
    .INIT_20(256'hBD618D23006FF239EB2FDC8C2D860150A2B6CB12E5146058B0A50A7F017C2385),
    .INIT_21(256'h210C1FCFBEEF52F80217D1BA2DFE82229BE40C1B567AC400192BCF33CC68F4DF),
    .INIT_22(256'hF21B8240714A02A34F2FAF3A8785BC95F397040DAF633DAF338525DEB73D7809),
    .INIT_23(256'h977198D38BA79798D38B9874FAD08B121DA3C29460579243F773184E9D5D0CAF),
    .INIT_24(256'hD9FA56A716B31323E2C6B3A4627D48B0891DCD4E8D192276F676F6F697BBD580),
    .INIT_25(256'h4E7F3D848672B1915E4410C9A777A69D13D8256CA0260834523EA8A567864679),
    .INIT_26(256'h1553263B21B11E8CED2B4A4E9811C8907EB5F18F0AF840EA8507045660D69990),
    .INIT_27(256'hB07888180201EAE9BDA4AEAAAB4CAB9325EC8275611168D3556733A4325E2206),
    .INIT_28(256'h3C965151A01A4E700B24A5CFA38C9335AA76B8049875241DF060006C76C4A640),
    .INIT_29(256'h9EB29E899B1F16370C95D080DA2B3013C5F342269255C36F07EFE9D0A041F955),
    .INIT_2A(256'hA75739499750F1C0680D2A4701501931ABA6495390B2A7DA85D9676C9A34C9AC),
    .INIT_2B(256'h4671A2262AE7A08E19600D126024B40A8984B55C2A09990D96788610D88E6633),
    .INIT_2C(256'h94F883DA22183077B042257C1C3834F274F2D3CB9CE91AA014B4CDFA7629B4BE),
    .INIT_2D(256'hEA208C6DF3A60383C9BA57544CC15CE4FB9F47E6BD40396D6ED2FF8EBFE6D837),
    .INIT_2E(256'h0255FA7DF9D5120F04A263EA96EF2A792E99F53741EE234630EC82D2065B1993),
    .INIT_2F(256'hA9F22ECFB2E2AAEEB7D2B37B67F7F47FF8133AA359905B2D4CD415EB00A6E840),
    .INIT_30(256'hF36B041A882F5A16FFDF8212AF1F35B8FC21A94372A68401014B539F0E4B3EFE),
    .INIT_31(256'h983EDD00EA2B8501B438EED0186E8B06E00C248791129DF1A880A17E6D7DD477),
    .INIT_32(256'hA43836F308056BD16B0006D1916541779D93DB18316501109290C16D05047F9D),
    .INIT_33(256'h5E183168B36A20E500F54B78193FAAB068900A6513141C864CCC41452008A10A),
    .INIT_34(256'h664DC3967D25D441DC1630EC0C440C954064A672842481A9C1808830064428CA),
    .INIT_35(256'h00E1E0583032EE66BDB5A26B24925E5F403D33BF40DCC1E80E87D47B2F2009A0),
    .INIT_36(256'h3FF5E449BEBE690BFFACE3B40229ED80E075AB20046A1E24D8B2109708E03941),
    .INIT_37(256'hF2CB41B9F57D5739003B8341D3E1666FE13669E817D06D750EBFD1C15E9BBBDB),
    .INIT_38(256'hF80441EE0AB3464DCBD97A94EBE23DFA035B19E14B32D1A819A8029503030319),
    .INIT_39(256'hC800EA27FC3E536418292EA862FA25BAB63F86DE99B7BE9586E0094A52918005),
    .INIT_3A(256'h4FF21E45B42EA420BE12878C16147C3438E0B24B0665B76850039A1A45FA3E7E),
    .INIT_3B(256'h0484CC12D880089228A68248C2377B810F4113B68F26F2A0A186CDD37FE9236D),
    .INIT_3C(256'h010099A4180B86FC4DAD814D8606801A97A106C42A8001FEAF56ABE01AC31F47),
    .INIT_3D(256'h8F20F195CD711006B01D804F23C811666505C940BE20E645F8C714EBB1404417),
    .INIT_3E(256'hA683443B0022B0FC9096ABD9A6DD2E03CFA38101CB165511694343C6D3B17E08),
    .INIT_3F(256'h0F093C0882AC5418391F1BE40CB21805A2CE07434D85F9C4009AB7E88D8E206E),
    .INIT_40(256'hE31270881D0F2754344F87E7230AD9B893A0B4884AB7EC7180079A7A68467DA2),
    .INIT_41(256'h539C148B700C0020F2539A9D544A539285BC54F5FF286E8252A006480020E0D6),
    .INIT_42(256'hBCF2986FB4006E48C0D441957D8A63C0CBAACFC328E77FAC807FD2456663CD2B),
    .INIT_43(256'h62CD01B00BE0C6D5768DF618A9CBBC27550141B060DC75C6FFCF3860F0943C90),
    .INIT_44(256'h718605F5BC0D789D526AADBF0E200B53F3582843734D134D0450505DC13BA05A),
    .INIT_45(256'h0474440DAF900EF51078AB5BAAB10D5F16D0D92E4023960B53B18964F3F4BB2E),
    .INIT_46(256'h1D020DA6411F6D874174929FF7CBE0CBF3FFD8AE83FA01CC82B609F4AEA48009),
    .INIT_47(256'h11D2CEC4EEA8026AF326EA7C122863402D5CF1C9D0805C0B9D319E2827570169),
    .INIT_48(256'h119E26906E00F25D8D830F08474CB0A41E983CC423075DB9F93E90717571F49B),
    .INIT_49(256'hDFADB4056A85BEDD001FD1CF6F8663B6F9FDBA7BF9703ECB06194680E4446A1D),
    .INIT_4A(256'h3D9FD5D03A604283A41D4D711A090F827FC06EE43723DD2BB601C1A111A57840),
    .INIT_4B(256'hDB1B086467420D5D786DB03E5E0D00893BE062C6C5B337D660EE5FE61A240A93),
    .INIT_4C(256'h280B2F0B280B972305A1D7B1EF5D0EF97BE06E9308FC30F68900E86088011780),
    .INIT_4D(256'h567A30403399D67555417C2604F60B23841A2E880F13353FE0E4AA323BAF6C5A),
    .INIT_4E(256'h51F67815382A13EAB020A2C873512413914C4180E5D3E80DFE724224E156D5B4),
    .INIT_4F(256'h93418627A5CCB8E6667392240D83541007D4C2C08C847560D378B11582F7E400),
    .INIT_50(256'hD98A81EB220464C7990BF1A3DFE01C19EEF14D4320000489C32E240A546F453A),
    .INIT_51(256'h57FD328D103B1A91E1013908140B2834200017E855F6808486EE81283540244D),
    .INIT_52(256'hF02D6A6027C89C2F0DF7ABFCFF4B9E033F2EA0DB84AF91C0C0C334B2B41BD03F),
    .INIT_53(256'hADACCD843BF2E6FC35605F6877293A9340B569E36809694F860DA73418A09F65),
    .INIT_54(256'hF24E58A75DB023DC11659B03F29C766E3685C64AC4EAB3B9034A85C2DEF703BB),
    .INIT_55(256'hA6CB4882E9870FA318EC9E58805C78D4C3D7883418F78631A87E5A1E9C4EE7D6),
    .INIT_56(256'h222141C90780A6700D647C7E4F930080B91DAF22C140C102BEAFDEA0007E9DAC),
    .INIT_57(256'h00000000000000000000000000000000000000000014061CF808641874734C51),
    .INIT_58(256'h0000000C0A000000003000000000000000000000000000000000000000000000),
    .INIT_59(256'h00000000013D3850DF730F823595DEAC5E200D04555540000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h00000000000000000008000DD000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000100000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_23 
       (.ADDRARDADDR({1'b1,\imem_rom.rdata_reg_0_19_1 [14:1],\imem_rom.rdata_reg_0_31_1 }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_0_23_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_23_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_23_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_0_23_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [23]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_23_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_23_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_23_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_23_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_23_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_23_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_23_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_23_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_24" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hE80006C6626247340000008806C8002C00085A0306E20B01C042500200038060),
    .INIT_01(256'h01470A2740000001013251C8352D4FED4F7C0DC80000A4262439A4580CC6D6AC),
    .INIT_02(256'h331B5AB1A00000004003E7FFF96A7F6A79EE9F01C00151B28EE4160A2740006C),
    .INIT_03(256'h8E1466D400000C14720D4B536B539A03600001290DAD4C6116662F246FC00036),
    .INIT_04(256'h71CC0200000000580054DB1AA91BED4FDFDBC00E10951328CCB570A2740002CA),
    .INIT_05(256'h9403AD4812216001E2440018410000000280300102010004008800047869FFC0),
    .INIT_06(256'h00552336AC701A58C1A120030E0D408A0333E74050413007D481221600002100),
    .INIT_07(256'h083201383070482440008007C00000416401E1D80000003FE23F99001AF00504),
    .INIT_08(256'hABE14069000080010514F201A880402901050068023590012000415800020291),
    .INIT_09(256'h802F5006080043C0080480003C82099389C4C80A068060404028A28521303810),
    .INIT_0A(256'h8A200000005C130D100021000418C1141463BC0024006B82C50101A0603E0312),
    .INIT_0B(256'h2208108780A80C402C3C1041FE27260C0C004804000A824E1E00000100000404),
    .INIT_0C(256'h11000140D37C001419001882942E1A280A002009ED8478083264163A40C0C011),
    .INIT_0D(256'hC0002F17A8304440A00D63100802F000071CE80908852220800002A5092F5005),
    .INIT_0E(256'hF00F2164020806039800417EFC2000618140890B31020604000101AD7880200B),
    .INIT_0F(256'h06CF000804CFCF094B72978DF94FE8061C206A06E5EE9BA406320F1B40C0300A),
    .INIT_10(256'h27997EE1003EB755E9E1CF8C0087AD7CC2FD6F1DF210B3B0E93E2B1814D980A4),
    .INIT_11(256'h45B63BB0118C5CFE6C3DDB6A0EFBC4622D4077DE219BF1C1C4803C71B0060007),
    .INIT_12(256'h042832DA268816301649253A3BA2144318048A45D0082F04DF10B24221382023),
    .INIT_13(256'h1AB249AE4BF88C868718B384C2619D9663D18F5558D70A40011229AA554A5710),
    .INIT_14(256'h911AAEC5C0F700035FB98AA78514176C634F12AD82B5BA110457AF2FC79AC47F),
    .INIT_15(256'h557204A8B42871A3FE8C509FE2BE533438C30983F5C69ECB40701228661E749F),
    .INIT_16(256'h3C8D9942C5B030CFC024D52100B8FF5311232FE8850F7393AD554FDA17296A7A),
    .INIT_17(256'h4E200B7A04D52A8A0895842D86A9B47EFF2FCB595B0D0A2AC17473ABFE2975F4),
    .INIT_18(256'h4443668825E38697D5724DCC0BB248201C3E27C57318B4F563201D41D965352E),
    .INIT_19(256'hB36C9B792524BA78B574B001416F03FB025131199A27D0004C0B0E884B105941),
    .INIT_1A(256'h31C9455E1D392EF443805101062B980BCD86F7CB8FF724D0FE9EA3ACCE5F1864),
    .INIT_1B(256'h44F409998B6F3FADAE4A6FA6EF04BFAC70FEBCCD30225282FB1542794EC09F85),
    .INIT_1C(256'h4D5BF150B4989E0A191CFDDC4EBC110F09903BF4DCFA433F524D75623025A41F),
    .INIT_1D(256'hA032E4A3FE951CB1035792D0203B69EEE8802E0371427EC388E9829755D28466),
    .INIT_1E(256'h4660F05A8E4DEDD45C99FEA446FEFAA3F23B224B043717EA023702CF805439AA),
    .INIT_1F(256'h3E14801435140C8A816B18401290F010D02C0B7A29B0F1CCB3CB2CB3B27FFBD4),
    .INIT_20(256'hFD82DDC4BB054A3D548F53811E27016211FA108A4A95A67A82031EAAC68E8C05),
    .INIT_21(256'h14A409C799E8B06B02EBEAFD41FE1EC2270294113BBB44046D5D69689A0BC813),
    .INIT_22(256'h2DC8A2902D92A5DAD0C7DEEDD1648A3406FAC45ED7DD1BCE6D83F647EF2F8921),
    .INIT_23(256'h648366B43168E762B453622D14A06AD4F80844F884339F222A924845A09BE465),
    .INIT_24(256'hC9F63B5D1AE68E2554222CC396D1CD77B82458EF050771BB3B3BBB3B0D9C7D0E),
    .INIT_25(256'h727B4AC81390D2525200AB55FED757D4F7B5C6DB79CAD1AFF72AE09C4685BA7B),
    .INIT_26(256'hA32D20C8C16469DA789376ADB5273E31A36E869136202AA0D347090A68852983),
    .INIT_27(256'hCF1B9B265001D933F38715F4D287102382D30772F3F238BB9A4AD0674838223D),
    .INIT_28(256'h7EAC3AA97AA869D10661FBE92BED0FA314EA1E0EC00D4143E4FA8AD4CA97E0AA),
    .INIT_29(256'h6149E824ED122E2CD4593C866DED0A21580865EF997F5002797E22630AC30502),
    .INIT_2A(256'h6862C5698944632A4086A7E09CBBA765644FA73C534E7829EE08A6CD8593B104),
    .INIT_2B(256'hC42E2605A5DC273834544F2E5E72E92EDCCB71B4442E9DC421088AD3D435A6A1),
    .INIT_2C(256'h553DFB0F07C7DD88C0BDD378A7752D042D04B4529C3F846B8E5049CBEC732BBC),
    .INIT_2D(256'h22A8FF42F41EEFF80C8724BAC98729076C29467FCD580DF4D5FF4344D67F668D),
    .INIT_2E(256'h87FCF48A9C6DF348E03A3136FECDB5093DED44B8D59BDF8A8809D20904273FDC),
    .INIT_2F(256'h6F1BAB5E7B8AAADFFD3566E422517FA8F01A8DBBC5C52D46409CCD76C121DDE0),
    .INIT_30(256'hA9468D88BEE5AF00001597EA3D9449388DB56E6AFC9C6489022D17DB5FBE4BF3),
    .INIT_31(256'h4C7780837541858499D765048E3D82C10619C36ECE53F9528BEED3E7F6D19698),
    .INIT_32(256'h2045C8201B8FD3BD0E26DCC50CBED2A8ECF2AD5AC12223E7AF068272879125C4),
    .INIT_33(256'hC8764A00FEA2A8C0461B7EA2C5F28CD9D044B814192BF96D34542ADA43C5B68E),
    .INIT_34(256'h44807E0A4F6B4551B8084338E19F332FD99961BE185244D274A22068B15054C2),
    .INIT_35(256'hE6435D2A2367559FDC3045966A6B245493E2744AE36565AF6A1BEDB19A226725),
    .INIT_36(256'h551CEA3EDC081008E584200AB1B4E68189DA659953835AA8C9310D050F8448DA),
    .INIT_37(256'hA74142FA1D248D73DD5F8315C68416AC66C4B1984055B4E6A46A867AA7B87B99),
    .INIT_38(256'h44053C30AF6F63E22EB6A99A3F4C740C85E6BC9AC64CBA52C415FF7B70AE0E09),
    .INIT_39(256'hEC03B40F53C05EC4250CA2008CF63BF988FD0FF689AD101D8400B6F65DEF248F),
    .INIT_3A(256'h8EBA018334666AB3136500B18B8941430BE0092501DEB620CF47E837DF52FED2),
    .INIT_3B(256'h88C3753BDECEAA1BC5E88953098B57340B80DCBFBFE37FB34A3392E6F0B99913),
    .INIT_3C(256'hAB076E75749A844B9BE1C6E56780553263E10ADAAB14A20AC2667F2A370702FD),
    .INIT_3D(256'h714602AA076A2B36E5E2E630044B048ABEC932A8B49B4C4794D38759DBB0B3DF),
    .INIT_3E(256'h952D80DE2C095A411ABBFDFEF6EFE7C6213E182AA5E1A01BD45C159FB00B7825),
    .INIT_3F(256'h2E2244218C44B23A575487412290437CA54F5BF4CA80DFA01F6DAB7FFEE73B23),
    .INIT_40(256'h5C0131854CB706B8E700462A963C7F07A5BAFDC57722BBD5F83D4D27D9B5FB0A),
    .INIT_41(256'h1541C981BD038D9BA4769F115902EDDEE9967AFDAAD51510050666681581BF13),
    .INIT_42(256'hBBEFA9FA5703A07EB245510A840B5ED73F4ED5C80600000275953405DBFEB09D),
    .INIT_43(256'hB313336AD5ADFBF5F9AB46F73FF95038602F46C363631D86DBFD3583E02CCCD3),
    .INIT_44(256'hE9F844862B479286DAF34ED80426528B3FE17D3EADB2066A92B462DB5A1500E5),
    .INIT_45(256'hD96020F31A665B1BD6525795755A5B2D3FF64C38744D526296D3178C0EFAD2E7),
    .INIT_46(256'h6E1549DBC7970F76C69E3B3BFF0023FFAF7E8F4FFC8B88A07F15B0BB43778EB5),
    .INIT_47(256'hA86C6AA2AD52A555039069325041AE2AF96FD276B54994F41FD0BBD0B864805B),
    .INIT_48(256'hB0776366BDAA0C921F142E211806DA53451527C9452A446AB70AC4D2F76602C6),
    .INIT_49(256'h82B1600B3E871B79E05B36C2D950268A08186061F774E02564FA63533A8AD535),
    .INIT_4A(256'h8EC5E5762FF7029CA405D539365E1F77AA01FC47E3F90195FE0C41BADE2AB079),
    .INIT_4B(256'hB410C371F3F0FF9D087D196DA924C1FFFCA9CF9F9F0F5B0393FBB97CD5D41EC7),
    .INIT_4C(256'hEB08063C1E91AC411ED54AEFCDA823D3BC89D5E2023BA085855809814922960C),
    .INIT_4D(256'h2CCC000F431744A09567E10633C91C17517CBC0DC728FB208118F04C245138A5),
    .INIT_4E(256'h4F43CE4448090E8E500D4C245C424B03AB7C5CCF961DA25228A702426619424F),
    .INIT_4F(256'h4661176DE0507D79CA88F4813075FAC8B10855504A9202E66D481647A3408872),
    .INIT_50(256'hA93BC020AC02158EE143E301CFF4631C157BE6D70C3E48C9C6946837AC1A9378),
    .INIT_51(256'h508A82B00370764E03547591B7A0800D505D425259A60065280A2D2D018601AC),
    .INIT_52(256'hE0B0AD8207A013C011ACA8020800088366557DACFEC5E7319F0C0BBD0B4093F9),
    .INIT_53(256'hE2DC6389E50218411FB98A0D270601598210188D80C71E157E34448910922BB3),
    .INIT_54(256'h124B934CA643BD9C1368A2242601AA9CCC08E619F8ED9FD070D1211411C7D644),
    .INIT_55(256'h38B36C34F3F6E0A7D4FC119BA4980746312856E0346C6413261E5C1DD27F7C79),
    .INIT_56(256'h18C9A44581459030C571792D0FF79192597DAA57CF7A1C02C833218260E669A7),
    .INIT_57(256'h00000000000000000000000000000000000000000000040430087AB078B98F06),
    .INIT_58(256'hE402000F0A000000000400000000000000000000000000000000000000000000),
    .INIT_59(256'h29D710AC10F1FAD6FACAE4028C8251D0FD400154404000000000000001FFFE01),
    .INIT_5A(256'h00005075524000000000051502E485E2C30A6EF746057D1BF265D888B2410F65),
    .INIT_5B(256'h65A78A5E2301000000000EFA1CFA002147DA23EA440330844A2E0704B52401E3),
    .INIT_5C(256'h2402D922980200034AAB3B7D63B09DA1A56EF0D7740000000000000084150185),
    .INIT_5D(256'h62C6C360345246D7843065D95D71064C3157A35900203A2DAB8C6A93210ED0C8),
    .INIT_5E(256'h000000000000000000000000000000000000000000D0A4120A20C895B0B88A9D),
    .INIT_5F(256'hBA5A9418E8000F50C104282169A42021A0003C908415D895A9A805699840A4C8),
    .INIT_60(256'hCD0F1254007E190831260683B1160000000EAA261AD075440FD47A0048200403),
    .INIT_61(256'h0E43A846C33A000042A7DC15AA843804200200000000960810800B04CE330D41),
    .INIT_62(256'h0C618C4F85C24AC00C411017BFA710100D9925B4E52D08400025000182000007),
    .INIT_63(256'h00000200EB562C91D1480675018D63CB910D4DB10D4E34C5436C0D30269A30C2),
    .INIT_64(256'h4142B7C6B9B82828090A8E23420BFFA646C8E2A7511AC8074400000000000000),
    .INIT_65(256'h30428852CC39000DBB171D036C60778080000000003AEE20DBB0B8ED01B63030),
    .INIT_66(256'h400534CCFEFBC1504368E25ABB12A42001820A80DD30C1A224848A1000000311),
    .INIT_67(256'h2C24A7616696DDE5B77902AD3DA000012E2768100300000D001460979129C016),
    .INIT_68(256'hF0A644200000075135025000C80751F804000003D9A9A1A1AE27537786580006),
    .INIT_69(256'hD604109B00288C34000006AD402A82341402408127891C5CD160C5440794492C),
    .INIT_6A(256'h00352411300404000008200DD1100800B64505200000180495543CC6B30000B1),
    .INIT_6B(256'h000000000000000000000000010001000000001AC10324580000000000091800),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_24 
       (.ADDRARDADDR({1'b1,\imem_rom.rdata_reg_0_19_1 }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_0_24_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_24_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_24_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_0_24_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [24]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_24_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_24_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_24_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_24_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_24_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_24_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_24_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_24_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_25" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h1040052241924148020180880009040024286E2016981B7E0860C3FE00038060),
    .INIT_01(256'h0000E01880401A0100381603C10906490310080A88042419240C40A004832485),
    .INIT_02(256'h120C920A40100C040000201E1048324818082800920200C8030801E018940450),
    .INIT_03(256'h01C019004090040580F042419240C40200A201090649031000241924288A0028),
    .INIT_04(256'h878A013804E01300000403C2090A49060105000120000C8032001E0189404000),
    .INIT_05(256'h05026D40F60A420BEA840A0121E080281440F4001701080620980505802F8020),
    .INIT_06(256'h0092130E79C4050C67C1205201FB408A010C345014101007340B60F420880B48),
    .INIT_07(256'h9452288985C4A672BD2A550128031E009E001FD821442001FE41E9029A0F8294),
    .INIT_08(256'hA582004D40000810010CE0090740826BDC14087032691091780001F410488C92),
    .INIT_09(256'h090112018A5820EA0A28ACA24C93281B89CECE11440429276A2493E504401848),
    .INIT_0A(256'h8000000000C6040D5858610940140905411C84A1200A8A0420D108441C005090),
    .INIT_0B(256'h00CB100C8230000063FC0051FC2206801100000000000001FE01000002010000),
    .INIT_0C(256'h0460035053C240E29800E680A13888408AC00CD07D9822841A070F2004A08090),
    .INIT_0D(256'hC0002E14B8000400480300800011F0001719A0570843122082DA62CD81201104),
    .INIT_0E(256'hC8008084000806410004010F8F28608041000480C63500000000006008000087),
    .INIT_0F(256'h6EE68C080306401CC6B063B53920E2481C099B03707EB3B0001200FD40148082),
    .INIT_10(256'h42816C1480ED498069010C1E8506401832C013013300889000001A181860B962),
    .INIT_11(256'h82080CC7054C1EF24E3C1085EC124E21002F6092789BA33108021EE78563F194),
    .INIT_12(256'h467311CC4178416D018A90CD20680EA0030C4E8204919AC508CC0E39DC07B81D),
    .INIT_13(256'h81A2D9936BF09CC008E420484A0C90BBD91F9060B92CC4730010A707A0DB4E0C),
    .INIT_14(256'h888A3307DC6B7157C980849340EB430001AAD0CAB4143998963E5F2EE08EE9F2),
    .INIT_15(256'h5CC734305EB6E16E0A520336240102040E30C88821124A11B099000617441D19),
    .INIT_16(256'hF5BF945C4CC9801FEB4FD5FDC3536863090580421B16AAC01576BF56C5CC443F),
    .INIT_17(256'h6FE407F001E1108200088D5C730718F3E13D01223A98940E06220928D5120382),
    .INIT_18(256'h001E91061813778B23614233500DB6C3E03E17C28121220C009D1405100A8B23),
    .INIT_19(256'hA272BEA4A0420411F175B7407BB0198C02418016182062664A9D86600ECF4100),
    .INIT_1A(256'h1603D03D97F6C8A3038B229204E387121026578F89E858B0E060C105CEDBA0C0),
    .INIT_1B(256'h8081D0105F0339020C0C311F02F0D340401839C280A1493038EB214A02329D80),
    .INIT_1C(256'h84A2AF3000DE7F300106BF94086638F18000615300FA20D71225D324484482F1),
    .INIT_1D(256'hD9C2549B1E9848647D15B260021FA5A878EF51225080B08C54020437FBC04860),
    .INIT_1E(256'hCE11F09EE9FAEAC335403907C09C73DF83E2C807601838045122E74707040250),
    .INIT_1F(256'h11017F210EB407C0A35899101305EA8500A40580905B8002092092480B79AF04),
    .INIT_20(256'hB920DD94BE218221132F06825840DB400CB1246414FF18DD43109A8C3A2C0006),
    .INIT_21(256'h181003FE10EF91312901F9BF0DFE4836FF0312854310ED3EC1D607C0386D20F1),
    .INIT_22(256'h23869DCC2006149622B7046EAA3E91AB183E098C8748B90E20612E0EA7ED1A41),
    .INIT_23(256'h08050188CD111901888D01223B801A3D3E1031230C35E50D620E874445748116),
    .INIT_24(256'hC6C10088843068D83F81A6324D616816C4CB3A0664F4A5000100818044803860),
    .INIT_25(256'h81A92805640E4129C1AB04E3CA0E00EA0981050336090F11E33191C08E549175),
    .INIT_26(256'h9024CD40AC30C0A200025311024C984CC801006C999C0098856B0203578C0625),
    .INIT_27(256'hB146445835F1C618B87D0478C41A8049394088502E30768B18024E1083B61A54),
    .INIT_28(256'h2793B0910307D60CA055A9436FC56369757638D8F3F4723B6200A04B7029240C),
    .INIT_29(256'h0005105AB8A505A443D038989A54EE602A15544F84FF2158B15F5DC20C39E080),
    .INIT_2A(256'h115A03DD80E0EC1080181F1A01DD30F71862F0FA0CC5F217C8251A5AB4CAE332),
    .INIT_2B(256'hB7201F9C90401A00C307B5E64BDCA2990920189298DC79220496912CC0141F21),
    .INIT_2C(256'h3C0D795C65D5CD80C002A5780210223B223B888E74901310C10E391B838420AD),
    .INIT_2D(256'h2AA87E40F84451CC089245341042422C6C47C7FFE3B717A45CFE8F4E87FFE982),
    .INIT_2E(256'h07F5F00A9A6DB200B2C62B3FFD1C42395012307148072230C7CA0224017B1FDC),
    .INIT_2F(256'h6F32CA7AA71FFF83F048006122E7FF31F7D60FF2C38600309496300016C2004C),
    .INIT_30(256'h5EBDDC0AAA05CE800031814677D081449265354A4AA804C8B8D35544C3FA0943),
    .INIT_31(256'h12CF9B39EF8007732FFC4788083E22000B8128078D5218DDAAA3807FFE471019),
    .INIT_32(256'hA440000C2B0743818A45C0C2006D6413AC164001056A13BCC301087C274039E0),
    .INIT_33(256'hE00321207CEAA8D0B91B7E8401FFAD840054B9085045100042248C500C00086E),
    .INIT_34(256'h840000516B1155519090A829019FFFFDFFFFF13027E6D5DF42EAFB6300F5CBE2),
    .INIT_35(256'h151C0111A02A20041C70A005550601C00C21A549600408385931000F5C005020),
    .INIT_36(256'h463443B9B06E6B88FFAC1C2307A562A88F1FE005F201D8E3CBC44200800B0A20),
    .INIT_37(256'h8661A58880241130363F8F49D019F12D678400A907C0B7C61DDFF5C1C59BF2FB),
    .INIT_38(256'h858A50EEA422FA406A944AB02E12123CF5D7B98A923FE8FEED67E31F60C690B7),
    .INIT_39(256'hEFF0701360B1955F100712441760BFBFA2FC5379D37F1DDF8408D6FC9DFB22C1),
    .INIT_3A(256'h1DDD201C73353024129054E17887C1800B244D33F805B4978B450A309FF8D463),
    .INIT_3B(256'hF00424D3B02111CC00F9A945A0077F981F7801FFB7E47FCC0427B0908F85C880),
    .INIT_3C(256'h40A02D261902510A01A35804060022400A48EDD9B857EA0C92861DF32372E813),
    .INIT_3D(256'h87102A5535E000478580880009F00800342100002A40142189F9A228C10B1185),
    .INIT_3E(256'hC04518DE4B53D9066CFFDFEFF6FFAFCB8021759900D11A89CC5FA025717CF1C6),
    .INIT_3F(256'h4D2109A670020E0E14A02148480A8134035B914958435281802A21799413522B),
    .INIT_40(256'h4CAA30183A157E192CA83E025A41090780A1FDE0F26A306060CD1037C404F813),
    .INIT_41(256'h55474B0D72003DD9E1778A98F21941EF8DCE7DE30C3DD1540D679992BF6122F4),
    .INIT_42(256'h3416040C0190719B0055504FDE08E1122014EF0BF9C6A1BE3FC60861C9F3D7F3),
    .INIT_43(256'h0000AB05308A27F79EAB042A6E8153E0028C889EC44E11968AF0404620B26C22),
    .INIT_44(256'h69F276A4618F1286DAC28F181D300403FFFA28D210000EC16D08EAC988203954),
    .INIT_45(256'h030610094068A3955415991560FC801137F6E84B600180EA3198352C0270B002),
    .INIT_46(256'h08002204604299067141475FC4FFE3FFF3FF440EA10B0102549B021803EF8123),
    .INIT_47(256'h044842868C241281F000E8320875EC32FB8550FEB8102E383F0DDBC2207814C0),
    .INIT_48(256'hC0F7E301703003102BC33F040201D41D80136E518880807FBD89B3B9F21C9430),
    .INIT_49(256'h1EBD080476614C7A1F8A15C2DF0870AEBC580023F519852D80085312A1E1E083),
    .INIT_4A(256'h488D67C02FE012A02545D01B26305F020C793DE4BB4CC641D6ACD5B932D1B883),
    .INIT_4B(256'h985100682B40019D087F3926506100CB48A249939313537222FA1DA5102C4B83),
    .INIT_4C(256'h602C074E47FD1C7C90D9AF33DEFD42C108A20D816478168421000B0809141610),
    .INIT_4D(256'h224840840B93501083C0A10003C9E003035C2C0B070031A0BE01A0028FE57DFC),
    .INIT_4E(256'h486701040828D0CA1820004550400043D30C70928C1084283003610074014085),
    .INIT_4F(256'h0204A62D84223C6041803036002978A02A00082C48520270004C62828301C088),
    .INIT_50(256'h19BBC410509803108193F125C4B262101435F66F11204C89E6601848020A751A),
    .INIT_51(256'h108A0B848A18B100979823103B65685EB181803D61E27D0E100843080318221C),
    .INIT_52(256'hEF006C408300346C53FD8802CC01008FEF84A00CC0C12706A814BE78040AB23B),
    .INIT_53(256'hA502D1FE0BC63E40DF012E00274600BB849E70CC03031E0165A0140170409254),
    .INIT_54(256'h554B406522EAF59C8CB00200A70022FC0300D608F0FDBF90012A010414477001),
    .INIT_55(256'h2892480064805239002C5012810130440790204400041C11981EDB7C007E74F3),
    .INIT_56(256'hC00100020A0B8FB621ECFA2D0FCB8029FD7DAC1BE34328FEA120808086E61925),
    .INIT_57(256'h0000000000000000000000000000000000000000000814243148400978324802),
    .INIT_58(256'h0622020E8A000000100000000000000000000000000000000000000000000000),
    .INIT_59(256'h0403090253A26014BC703181D24B07D682D01540154500000000000001FFFFFE),
    .INIT_5A(256'h8000082144000000000000D48191203261A480A014134A40404BC24012020060),
    .INIT_5B(256'hC5E806A40500000000039E32100202D048432420190191A08A0091102180416A),
    .INIT_5C(256'hE4B288200806200591696091D32F0921700F116390800000000000000824344C),
    .INIT_5D(256'h408273603440C3D314903C2C477606852005A61111021000001FDA3F54411B50),
    .INIT_5E(256'h0000000000000000000000000000000000000000007881B02031088170910006),
    .INIT_5F(256'h2C200B0E68001151B30420A36855102CA0001441928C018020022042306068A0),
    .INIT_60(256'h3938DA8E8A12541592ADA802801C8000000680D9E31D3408B5ADC5A942680A84),
    .INIT_61(256'h6F5022A0ED820001C82D4CA8A0C1B8AC0506000000000B108E9105884C5A0CC8),
    .INIT_62(256'h043000040D5204A2B010101700000C851CB030B930491AA00104400363800011),
    .INIT_63(256'h000003242001C8E4A18284B3818CB42115740AF0214025B45228882284320041),
    .INIT_64(256'h40D404280325481AE201A0291D6000045168B02C78156C068000000000000000),
    .INIT_65(256'hC0146004428008ECA083104BD2DA821E6800800003A6610ECA0818C045E86C41),
    .INIT_66(256'h000613240810A5D20100F0C05CB269E0011E454C056CDCA00032AB5000004400),
    .INIT_67(256'h2200C11002A620818820E2206E300000240664506398001E8854685004A97520),
    .INIT_68(256'h80935A200000055103110A08491558133800003C3A8120A4AB8753B6E7280000),
    .INIT_69(256'h507810155D4981A40000062C6822827A044190025C18492C3020822352C0504B),
    .INIT_6A(256'h0030301010101C000008C00DD33010052084006000000005914175B23900005A),
    .INIT_6B(256'h0000000000000000000000000100010000000000000010200000000000184800),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_25 
       (.ADDRARDADDR({1'b1,\imem_rom.rdata_reg_0_19_1 }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_0_25_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_25_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_25_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_0_25_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [25]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_25_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_25_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_25_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_25_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_25_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_25_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_25_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_25_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_26" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0100402240024000000580880509005020087D182062882AE00D26AA43780040),
    .INIT_01(256'h0000000000005801001014000109000900000248082024002400000004800480),
    .INIT_02(256'h1200120000002C04000020001048004800000100020800000000000000100400),
    .INIT_03(256'h0000000000300E05000042400240000080020809000900002824002400000200),
    .INIT_04(256'h100201080420100000040002090009000000000820A000000000000001004500),
    .INIT_05(256'h0C03A040900561420214021E80048002104034000701080420980505FFD1FFC0),
    .INIT_06(256'h03D603F46C3E00564FC12040000240880100014014400001D009000614000B60),
    .INIT_07(256'h10921C0007F0402136820027A80220409E03FFD82102103FFE401984080086C0),
    .INIT_08(256'h2080424C00000000070CD4892040A029494C2860233111E12800024004019891),
    .INIT_09(256'h0001B009088820E00E04A0000C10002A01088480042004220070004181503108),
    .INIT_0A(256'h000000008080000038083040121504450018CC8404008A543AC1506413484210),
    .INIT_0B(256'h400880902230400067FC0011FC2226009D000040000000100101000000010000),
    .INIT_0C(256'h01E0001050000220811060028000001080040C087D0000841000001A08048010),
    .INIT_0D(256'h330201C0400004008800000080120CC080E40800A4210820420A600021201100),
    .INIT_0E(256'h4840A00400081E000900010000A8600001004400000100004400000018000088),
    .INIT_0F(256'hA46F8C891C87731947747FBDF957E68910171A0375B7BBB20140200002100000),
    .INIT_10(256'h5B816C43D06FEEAA1FE9B56A460EE77A10F57D04D1C918DD170D5BBA42BE25B6),
    .INIT_11(256'h27BE6ECCD55C587E683CB87CCF720A20A7F67B90589FA1FBE21ABCF7B5C36194),
    .INIT_12(256'h5CEB734170696D7D0AD0B47365FB3C235954CFA6D6187F882DDD767B796E9A7C),
    .INIT_13(256'h9B2209BC43D89CCA8ACF6744C3649DC1D99FDD8D9DCAAF9954142EEF8DCBDD9F),
    .INIT_14(256'h91869FA0AEFE802F6199C1C3657FD79253A5C311A2BFFB62DC1E350FE0AEEC4F),
    .INIT_15(256'h55D751C6C895A12D8D075BA4AC9D2EB1377BCF3F75CCAAF9BD8D80AEF876745F),
    .INIT_16(256'h369D9E4FE998B6EFF927797563B3738FBB083556DE514FEBBD4DFAF8C4BD727F),
    .INIT_17(256'h4FB1AFD35555AA28A2BD2177F7AF5AD0E0FF5C715B7FA7BA93607DBF5E834594),
    .INIT_18(256'hF7B650548972FF9BF7EB5FBB305FFFC2E928B512AFA44FAD0B9DFDDF9564D866),
    .INIT_19(256'hE35FFFBCAD35BEFDBC77C16C617F03D4821BE10E15068166B6CB2CFCA11BDD88),
    .INIT_1A(256'h123AD1EFBF5A18F1068F0A34F4ED81A1955F96DF2FF89AF7F44317B7EB6BBB66),
    .INIT_1B(256'h0786E5CDFFEF37EEAA41ACBC1E62BECD3D61052F805AE2D22FFE6ABA489BBF83),
    .INIT_1C(256'hED26AB74E538ECE1304E6BF5407C1FBDC348521A37363272716B13410D1456E7),
    .INIT_1D(256'hFB86B4B952A305F1D957AA08229BBDE784DBBBB6A5E2FDBFDFF3B6A5FB5D83CB),
    .INIT_1E(256'hFFD1D0FFCBDBB245B9D8EC6669F5DFFED3255B2F6ABE358129456AFDC5153A1A),
    .INIT_1F(256'hFF505575BBF41FBAA028D9901050010621FC0FD61152410EBAEFBEFAADEF4D51),
    .INIT_20(256'hF980CD46AF062E7DC46B1D3698625FC29DB34037A0168FBFC37BFF31FCAC8556),
    .INIT_21(256'h827041C211A1B580CF29FC7F31758897F30049EB6F73A736EFFF60EB9A4DE01A),
    .INIT_22(256'hAFEE6C29AAA2C55EE0F556AC2C7EA3078EEAB332D75D9BC668FB8642EF6D4051),
    .INIT_23(256'hCC0D45B81F70FF45B81F45EE1FA27EF0AE046CB91917CF086C9EDEBDC1FFB700),
    .INIT_24(256'h8EF63BDDD576E7F97BA39AE35B08EF4590C7788F4ABDAE3B3B3ABABBEDDEF635),
    .INIT_25(256'hD3DA2AE12A9ED17DBBE92AF63EDF57E8EEA776D8CF837EDB94C370DACAC5B331),
    .INIT_26(256'hB02DCC165B7434F27A901F65A0BABE062F6C4EFDBBCEA8BEBF5FE0A296BD6F2C),
    .INIT_27(256'hC34DFFEC8CA65E198AFF45DED8DD8887F35A6B2ACEB87FBFFB02DF6D0F327B5D),
    .INIT_28(256'h89AB96B96C6FB91847BFFBCD7DAE598975CA0F7F0EA5939BE0E6845F04BB7031),
    .INIT_29(256'h656DC47FFDAAAAACD7D159AA49FDE8657E8ECD2D9D6F605BC6FA33A751ABB982),
    .INIT_2A(256'h707A8B3FE1E468AF8E16FF0CD3BD37F778E687F95D6BF1BFD66D3E4E759DE706),
    .INIT_2B(256'hFD6B7F4DB5D27C73A5575FDE5FBEE9EBD95A14B61CF4EDD11C4ED27DB675BBEF),
    .INIT_2C(256'h72AD6ACD4596DB81C53BB36E72952E1FEE1FB81EEABD570F0C5E710B6F336B1E),
    .INIT_2D(256'h2AA8BA121C40015258C38C0FFFD82B0F164DF7FFE42585A4D4DE21425FFFE254),
    .INIT_2E(256'h07FE440A9C3FF208B974081FFC5D878ACDFC72DDAD3BFC812D513F2407A31FD8),
    .INIT_2F(256'hFF2B024E6F1EEEDBECDC660D2263FF04DD9287FBC6D8A946C8BABE76DF699B1C),
    .INIT_30(256'hFFFFBE4AAA26AF490037EA8C283D0F159AEF7ADEBD9369533F0D5543D4060941),
    .INIT_31(256'h7767B8737F8B04609D186F1F0D28F6D81BF9692FCF52F9D2AAA36B7FFE539818),
    .INIT_32(256'hA0484EA5B7B657B7DF17A35AA8F4ECB8ACB4E8552380759404010D75B749B96B),
    .INIT_33(256'hCB0DF3202CEAA888296B7FA924BFE96435D48D83B50639934777C5EDB81351FE),
    .INIT_34(256'hAD30555B21E0D55053A09E1A139BFFF57FFF991DA5F2557F5AEAA82E49301F6B),
    .INIT_35(256'h9F7B34A76B69769F49225A977EE534F269C3344A12534198FB1BEF904B0578C6),
    .INIT_36(256'hD89CE1EB705E7B9CFFBC59C875AFD8C48F9FF5477543CBE2E95090014C538EC6),
    .INIT_37(256'hAA2514F60CB56D3360DDBF59EE946C80FFF6C3AA0065A7E4FDBEF5CAA1BB91EC),
    .INIT_38(256'h2D527CEEAF2BFB47CBBC1C3B25D870DFAEF73D8AC21FEEE8EC776B4B281A879F),
    .INIT_39(256'h71ADED1F0934733E051DB34437B7CFBF998DF6E307F6009DA403D6CFDC9DC81C),
    .INIT_3A(256'hFA9C65AFF92ADD9CB1DE02FF3B9AF61DAD05E7EBA93FDEAECB476A37CFFAB70B),
    .INIT_3B(256'hBD3F5423AEF62BFA45BC43659D0AF142A366B06F4FE77F895E299E64F599D04B),
    .INIT_3C(256'h1E726DEDA27C5E2D42A928157F5BC72F2B882D50B717EA91D2ABF7EF1329B1EF),
    .INIT_3D(256'hE5190AED6778871B9A9056A841BEEE432C8173F1CED6DFAF9772265DB3387A9B),
    .INIT_3E(256'h951972DE4B440B522A92C960BD4FB722917BC9B875AA2BD0E6F58DB6EB5A1587),
    .INIT_3F(256'h8F7013423047BE7E93A2A04A0AD587DEF21AC9D018C87F9BEA6F815554F67CB3),
    .INIT_40(256'h1B0005B1646506FC2C08620C88F52902A1F77AC9FC76F2884D567D1EDAAD1B17),
    .INIT_41(256'h55469103B055A79ACC013F791802184FADD7092FB189D5545D05FFFBBD94E207),
    .INIT_42(256'hF1AF8FE1445CF1D98D555167C403FBDB395B76EFFB86A0DE5498947CD2F7D7F5),
    .INIT_43(256'h2C8BCE23ED87CBEBB7AF247BAFD7517403C7BCC5D267BA971BE05387CAFF8D6D),
    .INIT_44(256'h4D0824A7E4271282DAFED8189329368BFFFE7DFFAD88B6F8FF3AF6D02A811C20),
    .INIT_45(256'h235A80F22AEEEB15547705B5FD783B0505E86A1B6446220276F33BD152B1525A),
    .INIT_46(256'h442BEB9350D5DCDD519B7FD53BFEB7FE22A1C646A04ED7913FE7029001678397),
    .INIT_47(256'h76C82862A578B7D359C97D951BBFAC373ACD9042FEE43C2A19DE922534003F57),
    .INIT_48(256'h40E7E343FEC6554407A353847C1FD54C2556659A89BA842BBD8B77D3F5F1C066),
    .INIT_49(256'h6EC3495337D7587BA0F9AAF1FD516E838F3170715F99602807BA135A690BB7B5),
    .INIT_4A(256'h4405A5C12DE89BF1BB64D53FA67C0368B101EC453BFC5741FF3066B1DEF0347E),
    .INIT_4B(256'h36B4F5CA8A0D23DC1ADF1FE985A00AD6F232C28685034B7021E87DE6357C1FCF),
    .INIT_4C(256'hF8A8066ED9FDFC7C1ADD4035CD0000DAB23239A4D139CDA5723549D6A8495692),
    .INIT_4D(256'h26CC50190FD7D67157E3238809C404534AFDFD1A67C0DB659C01F28CAC657C7D),
    .INIT_4E(256'hC9332C6EA971626E51735365D269D2EBFB35EAE688818CEA442192B37C3A66D7),
    .INIT_4F(256'hA2AAB74DB5454F502B98833612080A08008AC48F4A992AF229CDB285AB20EEAE),
    .INIT_50(256'h7B9F7634F0B91BD13378C125C4137CB56E4DAE9E1CA91D5D7EF67E872F8AF7FA),
    .INIT_51(256'h3A8A5BC4E0787728A1A3F7283CE8D07EAA9A2142F0972753B248CFFE83F9BE3C),
    .INIT_52(256'hF629FC84D1B47DC017FD9C08CC30E4CFE255622C9D21CF0CD005BF7B0989F6FB),
    .INIT_53(256'hE7D1FBD8E4017F5E5FB6C12B27C711CCDC8E78ED87276F05E5406D88344C80EA),
    .INIT_54(256'hD9F7D713A4C0648C1FF991108289A2FF27C1F7C9D8FD9F88A894C1105587F945),
    .INIT_55(256'h2893606D45CFB073B4F7E01B880A304603903081527D0D04390F872500567CF3),
    .INIT_56(256'h59081857C8EFECBA35F670BF15BD8CBB787E0E9B659C93CAA4214004200159A1),
    .INIT_57(256'h0000000000000000000000000000000000000000000814243048563FFE7FC48F),
    .INIT_58(256'hF800000C0A000000103400000000000000000000000000000000000000000000),
    .INIT_59(256'hE947808A75B3DD921422C902C1FB856A5DA02515440400000000000001FFFFFF),
    .INIT_5A(256'h80001D0010900000000004C20C719588A8AA7E572045D111EB041C83D1016717),
    .INIT_5B(256'hC1EEFAC0600090000001ED9E9EBE289AB53B5BE141192C368C62088610051922),
    .INIT_5C(256'h42051D0292046000135220D03AB8BE808F4E710F20500000000000008AFA954C),
    .INIT_5D(256'h2243B01A5456C050EE65CD7B2942B0D1B115640815AA6A95A5B0803BF528D049),
    .INIT_5E(256'h000000000000000000000000000000000000000000028D30084572458CBF4AE1),
    .INIT_5F(256'h969AA55688001504F032040046B539FCA0000411A6C9D93189A66C20A83CFCA8),
    .INIT_60(256'h353CE93C40CC4E0FA2A7A48B30098000000882F3DA58441211FFAC0922724D7B),
    .INIT_61(256'hEF5722FFFB720001C0DB4A3008189964EB2A0000000133AE5EC959D78A590B3D),
    .INIT_62(256'h0861CB5264C1A8E80EC01024BFA69595489377FC87271AA0012CDEA1E380001E),
    .INIT_63(256'h00001330AB0F2314164E22B194213EFE576DACDAAAA514F0157594562AE82086),
    .INIT_64(256'h28C22F22B49D751802A9881A5CE3FFAA36666252310E6804A801400000000000),
    .INIT_65(256'hFB175A8AC601C8EB71CEB8EFF67A631E6802800003A461AEB71C75A8E7FB3D3D),
    .INIT_66(256'h0005556413A5F5D577604250E082FC00009920C81D3CCCAAA498287000007663),
    .INIT_67(256'hAFFEEE1FB59F98C7E6316A557DF8000164950570E7B8007ECF7424979126D416),
    .INIT_68(256'h52251EA00000069440541EAAB756F9473400003AC5B4A2666190C68363000001),
    .INIT_69(256'h3D75FB5D5D56A395000001026AB0ABFAAA12C4A93A831560E412D469C5D54C27),
    .INIT_6A(256'h002424A5101418000008C00DD330100532D515000000100D175558F47A00009C),
    .INIT_6B(256'h00000000000000000000000001000100000000105019773000000000010BD900),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_26 
       (.ADDRARDADDR({1'b1,\imem_rom.rdata_reg_0_19_1 }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_0_26_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_26_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_26_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_0_26_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [26]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_26_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_26_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_26_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_26_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_26_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_26_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_26_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_26_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_27" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h01004022400240000005A0880509005020088C000000004C000013320200006A),
    .INIT_01(256'h0000000000005801013814000109000900000A48080C24002400000004800480),
    .INIT_02(256'h1200120000002D04000020001048004800002800020200000000280000000000),
    .INIT_03(256'h0000000000B00E05000042400240000280020309000900000024002400080200),
    .INIT_04(256'h1652010804201000000400020900090000050000202000000002800000000000),
    .INIT_05(256'h0C01A041C4056140020402200024800210403400170108042098050400540040),
    .INIT_06(256'h2E102C172DB2001500013040001A40880100014002801000D01C405614000000),
    .INIT_07(256'h001211080000000021128416A8800540C00400082000000001401902B0000108),
    .INIT_08(256'hA080424400000000010CC0892A02802024443070173110012038678089419010),
    .INIT_09(256'h010110090AA028C2880400025440000205028680042000021874004181503800),
    .INIT_0A(256'h80000000808000002A103840120000041118CC800400045438C1544010484010),
    .INIT_0B(256'h40081000063040406803A021031A00001D000040000000000101000002000000),
    .INIT_0C(256'h0060001010004200830060008000085080000C007D4002001020011A20000010),
    .INIT_0D(256'h0000002030000440000000808010000000102800A4010020020A600003201100),
    .INIT_0E(256'h4000200400080E400000010000A8600000000400000200000409000018000080),
    .INIT_0F(256'h0006000000008010229880610229409220209040025822200002000000540000),
    .INIT_10(256'h601002A01C8019110028409001000800C2104218221002232032C0811C01BB20),
    .INIT_11(256'hC00093154A0004C00008530348D8013B0E0A428004E9B3130C0A86000069A100),
    .INIT_12(256'h0584008E47830A02914801018200000800013000AA4040071800110180012341),
    .INIT_13(256'h100382000038E04000089000020C021E081005F0206D23C73010010230450402),
    .INIT_14(256'hCE1030031801811C8090060631470040004011E80402007133140102800A8000),
    .INIT_15(256'h000BA4F83404951287C8843A6020420E008004C3230253348017000107400981),
    .INIT_16(256'hCB0208A04602600114881A10548401F200D5C313018600010C50C40505406C46),
    .INIT_17(256'h68768040120181C7A000C650188025194B00570A23E67015C032844480001232),
    .INIT_18(256'h02CE85A9C48100010150000166200003848700E192600004200898A71008238A),
    .INIT_19(256'h5243A000544692920C0077180008000205200050022070114100C6078CA9C101),
    .INIT_1A(256'h2640B4200026AB080600316332049C984CAE211503014C8012F1E2F80CDD0261),
    .INIT_1B(256'hD070B00008100A402E4E22438134C22003608700C1200400A0058000070EA804),
    .INIT_1C(256'h84D85612101200322B818000004000706090006610800118A207A0B67B600100),
    .INIT_1D(256'hC06C0900003D59042900147488671204782AB2E21800208842021858148C4C30),
    .INIT_1E(256'h8404830104821B825001818420C100C20200A001458004E643E0803006040940),
    .INIT_1F(256'h9005B300041000088308004003807882103400208000020000000001C004610E),
    .INIT_20(256'h550A18103407C161124A42908444A6000802303857013400000016BE03104040),
    .INIT_21(256'h1CC0803415000013380000C040080620006396521C10D420023305AA200D1871),
    .INIT_22(256'h040093DC8170008800C4000123241818004405A400C878B080010000A00A0000),
    .INIT_23(256'hA081020012002702001306C01C1D002850180040C280F0B4000000F802860057),
    .INIT_24(256'h0151000022A00540008004109471020A0C000070786514282829A9A980D42950),
    .INIT_25(256'h802988142C034C03000145413405C10001100D01B48821360AF80F080C38984A),
    .INIT_26(256'h19A434C8C700402D006A40911344106C400180005C32088081202B00ECE80000),
    .INIT_27(256'h80000093F993801818010020065AC06109C32052375A010300CA0010D0AEC104),
    .INIT_28(256'h1604B2870F805247814821561853102428900037F990542000018480440DB59E),
    .INIT_29(256'h0800181200102060204A041064C005800A0604D0140004A0200502061E306000),
    .INIT_2A(256'h0062044800004522440600702C01320800E03002210400100A00849000C60871),
    .INIT_2B(256'h8800011C400443290000C021807020870432288141D21006658137006B04040E),
    .INIT_2C(256'h0D808900823950080305016000010004C004001015028044430108C490002640),
    .INIT_2D(256'h2AA884008004000C46061042220400257A64080001DCC0005000C14508000993),
    .INIT_2E(256'h0008830A80120200010801000000100000411E005A87203BCB00811004488020),
    .INIT_2F(256'h903200308084140610B000492494003804C60002000F042008205280098A46F5),
    .INIT_30(256'h000000AAAA030000001000814110C04880100420482C04889053554207098940),
    .INIT_31(256'h1D8EA3A8504087AA08554240000100210200010140520409AAA3948000802F00),
    .INIT_32(256'hA1440000004282000A002C0D440224014C0102402420C681EBB2A950088400E4),
    .INIT_33(256'h01921200082AA890E4048080408010BE4854A02C6868C2642002800441C4800E),
    .INIT_34(256'h5010025048185551087002202004000AA00061AE4A00D540042AA84010800092),
    .INIT_35(256'h24114008E0400008800500004004200494104094340501154020402000800317),
    .INIT_36(256'h1F04B0546034106480A034E3826004AA8050A018848401089020F71683852028),
    .INIT_37(256'h0108D00A114F1020172230418001800C800002119030A004C0000040209B80FB),
    .INIT_38(256'hC454004148200010021068C02C00062219050202022814154160C08050E00982),
    .INIT_39(256'h1E60000272058CD101082848940003A022008068500609552000906010C2A601),
    .INIT_3A(256'h0023203808142060000000C0409443C012A058846048001228C4320200020A72),
    .INIT_3B(256'h80842840659C58058805381010060E1C0E945410C0000034100A140200260991),
    .INIT_3C(256'h67A80E901DA2B04699739046082200524241704448F8090E880500170C566250),
    .INIT_3D(256'h00C00000002808007402A0000000000916410200100A0978C898090406442120),
    .INIT_3E(256'h5A64A810011814011D733998CB484418242418058044904C112030081C21C940),
    .INIT_3F(256'hC0400CEDE01001001404C711C008A2240064920C6203882A802040449600910A),
    .INIT_40(256'h452405400C80000009871C025C00C100246C861401084875BCC60004011000C8),
    .INIT_41(256'h55475A80CD303A24C106A80550001020D0410285BE4135545362000008840DF1),
    .INIT_42(256'h3C02000E53B4810100555060038A4485014109F40052A008485F38C509001403),
    .INIT_43(256'h0C011E0814A4121842A804204009512004F0509E644E4D86828D220400906C10),
    .INIT_44(256'h48281A5985D01281220180000D50800400080010042268130486190BD8143540),
    .INIT_45(256'h58E43B4901283095544422358CA4C0850A1824E13043D9E2E8C8C96F36020030),
    .INIT_46(256'h8A80014875000104B5553055040164019EA12541218840204611802040000030),
    .INIT_47(256'h8E0150A00800000044500011804102008001B2CA8008604020061243E00006C9),
    .INIT_48(256'h8040042904F83122104C002600140041C100000014001002A0008088080E4400),
    .INIT_49(256'h8C7C23304014000000C800A80419C060000A17161A01005007C8001DA8E88040),
    .INIT_4A(256'h400401802001200804000886281040083E0104206218404C2A3A06522210028D),
    .INIT_4B(256'h7011422160E0119C12C028125844180000AE02060402832002880C9800E20900),
    .INIT_4C(256'h1200008000000049000100490000500000AE4842362123810408000001240000),
    .INIT_4D(256'h1808800040200884700001011208180080001008000021410800100150008100),
    .INIT_4E(256'h0A404B2A4298B48002B41400402211004074300116002090780349A006212410),
    .INIT_4F(256'h42C000240060220048031001003150802309AC7540E20000C40C046844440000),
    .INIT_50(256'h4082BE00208A4937008A80840A25DC017620284218004080821279A404080000),
    .INIT_51(256'h8000820080080040113D8090471478215613C229407614080002010021082000),
    .INIT_52(256'h030101000601088091004000C42108108D851980420520366024210020822440),
    .INIT_53(256'h060E143E0009400110200E00080000B514120209064100201AC1002211043A91),
    .INIT_54(256'h46B6204010009C2088040223E10008000000000128108012032C00040000D204),
    .INIT_55(256'h00000A0100140089028A1004219181401C50502104402450625194D810004400),
    .INIT_56(256'h00000100030833066404E3261202184085511260064F1CA66804E68984600080),
    .INIT_57(256'h0000000000000000000000000000000000000000000814243048000080704018),
    .INIT_58(256'h0020020C0A000000103000000000000000000000000000000000000000000000),
    .INIT_59(256'hC0931125709BCE4CF9871B01DE1261F0CE8015104154000001FFFFFFFE000000),
    .INIT_5A(256'h8000481416000000000001411055000028A080000353260A490B1002B4024810),
    .INIT_5B(256'hA1E962C8240080000001FCF02A2020500795022A55030420806A92100008522C),
    .INIT_5C(256'h60E140029804A09412D03198DA38BC80864E110B00300000000000000A20344F),
    .INIT_5D(256'h00822108C41200100621042B105682AB4612640B85220120280180BBD0185350),
    .INIT_5E(256'h00000000000000000000000000000000000000000000843008C7004004149000),
    .INIT_5F(256'h0400000420008900F200209203151109A0000800800DD98400000003A021F9C8),
    .INIT_60(256'h3030C08C300000010387A8020002800000020051421810081FAC850902700E5A),
    .INIT_61(256'h27100AA4E9000001C2004824020C010448020000000187142B87038A00500800),
    .INIT_62(256'h004144004C5443A0A21900101FA80C140893749A43000C8001054801E1000015),
    .INIT_63(256'h000002206150000704140294852870B6152081E0211800F15000810280202000),
    .INIT_64(256'h0186042E80057030C3030600160BFF8000E020203004E8058000000000000000),
    .INIT_65(256'h4204C4FA482940B846024309F878120CC000000002E0980B8460120304FC3C44),
    .INIT_66(256'h000414BC9263E7811220408007A4498000B00A48C43C49A44934004000006012),
    .INIT_67(256'h3250D01282230480C12040205030000028049C50C1B000161854691006201530),
    .INIT_68(256'h40011A000000041024020A08111458221000002900100084852112D242580006),
    .INIT_69(256'h2052401C494A0700000002017838825A00709C03021061141170812C18401860),
    .INIT_6A(256'h00210001001000000008200DD11000058484100000001005914150F0A0000038),
    .INIT_6B(256'h0000000000000000000000000100000000000000000000080000000001110C00),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_27 
       (.ADDRARDADDR({1'b1,\imem_rom.rdata_reg_0_19_1 }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_0_27_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_27_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_27_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_0_27_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [27]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_27_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_27_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_27_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_27_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_27_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_27_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_27_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_27_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_28" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h000085024002400000088088050908502048F0CD040288F1802923C2CE047F72),
    .INIT_01(256'h0000000000008801011810000109000900000A0008482400240000A004800480),
    .INIT_02(256'h1200120000004400000020001048004800002800021100000000290000000850),
    .INIT_03(256'h0000000001100404000042400240000280021209000900002824002400000428),
    .INIT_04(256'h2106010804201000000400020900090000050000213000000002900000008500),
    .INIT_05(256'h0C01A04080004000020400000024800210508400170108042018050000400048),
    .INIT_06(256'h6B9020162C32001400013040001A00020000014016D01000D008000400000B68),
    .INIT_07(256'h1012050A0578442024128414A980004080000008200000000140190690000156),
    .INIT_08(256'h2082020400100810070C60802AC2A0200004101012000001282CC1800D418000),
    .INIT_09(256'h00019001080828C2080400001053088804020480000000420870002000001908),
    .INIT_0A(256'h800000008080000028082840160004050418C8C424008400208100641D486210),
    .INIT_0B(256'h4108908006304040200000010002020090000040000000000000000000010000),
    .INIT_0C(256'h0000020540000000011060420000080080040C087D4000801000000000204290),
    .INIT_0D(256'h0000000020000000000000000000000000102801082002200008002081201000),
    .INIT_0E(256'h0000200400089E400004010000A8600041000400000000004000000008020000),
    .INIT_0F(256'h0A2A8CC864864A80229400010080408000004042000048460002000000100200),
    .INIT_10(256'h4481D70004751910160930440E85083002E049191202EB8086302A2447001460),
    .INIT_11(256'h004812A40383400110207200AD220500D8056910241083130330B2410003D602),
    .INIT_12(256'h0424100E2C4312085C27430A1280400404A70038832001039220D3850640C401),
    .INIT_13(256'h54220004016C902045200304C204800C8A1201E620207008F116113282002022),
    .INIT_14(256'hA84212118660000083228080014103888100903C0432628488420C0240807000),
    .INIT_15(256'hA00980E3132A0022501A004622937260A280040F31500880A04682C41F448879),
    .INIT_16(256'h600F04581161A916F91810B00055610F440200F0A0283AD74502C689000A8442),
    .INIT_17(256'h22100401B809C410FD0019800890100842500080867A00406AA0831430408841),
    .INIT_18(256'h280200001020482059647555890000674040000E0011897FC67310811A918601),
    .INIT_19(256'h504A105252024484240C0039106003002008043110007E00802085995267E340),
    .INIT_1A(256'h010198601101898906A102003160803E203E01810E04401C9809E261A7875120),
    .INIT_1B(256'h096003A2C3075180A640B030920082108084001624A2410400620229902DAA00),
    .INIT_1C(256'h8042419902594A0860318594406404017E4EA801800084C00C2371478F000820),
    .INIT_1D(256'h82030CC00A3890086BB44B3A552300420807E2D202095088400C1100730000C0),
    .INIT_1E(256'hA519042788861A40210780E41CC102C012102000200010900032803007C441C0),
    .INIT_1F(256'h49A2700B4E140040E0081C0001E0018F9834254188922490418618419B6C6920),
    .INIT_20(256'hC1D016642C03C851880080730004142208C002408B43350004049838211C0808),
    .INIT_21(256'h8784003452A8021504A4829081421802A378C2BC854802183211803005188C34),
    .INIT_22(256'hC0800087B00A28A304868141200C0000080B6044446A2D0033088A40B20409A0),
    .INIT_23(256'h90038CC16382078CC1038CF040CA14000A8C8000010000D1F420107E0B144003),
    .INIT_24(256'h017846A400200106011051A2017102822090810100E707050505858582C1A988),
    .INIT_25(256'h00081800900040804824A1D0164544094810050090780D440880A42008249021),
    .INIT_26(256'h8124001E0F000100040A08910BC4108F480070080005A4CCE431019043D46016),
    .INIT_27(256'h998000000273C01873051C1A251208B1004A1C511651318260A64010700340E4),
    .INIT_28(256'h40C000810C1000220005A984B8429110A00080A013882461D00203C8DD29200F),
    .INIT_29(256'h8A921F00020015349864A47C08861106B8E03E01120880840480843E83B8162C),
    .INIT_2A(256'h82431110101240D0A3F040D02403B2018161000402600D8032B040B016A20108),
    .INIT_2B(256'h8A3180C6806302C0CAECA5310A60B2C2800618D8260509000DF07E226A0EC20F),
    .INIT_2C(256'h28112C82D890000040A550700044B000F058C1631542883490A088C190C43600),
    .INIT_2D(256'h0000580400B4414F80269050224054008014A800024BC1005090000160000030),
    .INIT_2E(256'h8408180004280200058250140030324032209102004C0043C70A82A000280004),
    .INIT_2F(256'h4000000000455520131091030494211E03EF45001837D2090CF194000084EA0F),
    .INIT_30(256'hA000102000121800725B0545811010B08100A001404300000CFA000624000001),
    .INIT_31(256'h906828009020600688CC6710E00180202690510A22030C040000040001282000),
    .INIT_32(256'h00011050410F60D1002020120002A44541141400A02283043805570C01165920),
    .INIT_33(256'h14480010000000051C0A0052080060210080AA4012BCF6620889385403800000),
    .INIT_34(256'h8040A00408010000241022248404000800002504110080008400000882E80000),
    .INIT_35(256'h200D08042244000C0005A40CD000004003124EFC0980860984251640020E0004),
    .INIT_36(256'h5C02A0042034681000008C40034400018E0A6819042804040AA01187430AE90C),
    .INIT_37(256'h44803F79100D911007F15851990D00021C220247F00484C0826C80028083801A),
    .INIT_38(256'hF93BD24001238242025408820328088082573E8A9006C4F5A007ABAD40F10053),
    .INIT_39(256'h61160A960E03480854870C9C200A058E400248400006001D0201024004810004),
    .INIT_3A(256'h002CC1455074B0821985806800804461B124C00418280815B805E031801E3C0E),
    .INIT_3B(256'h13522003051048448A919242C2912907214A90064004800203109001040A8060),
    .INIT_3C(256'h04063D3C8680490E6044044087041302D8480800F3A0194EBA00052705A0E110),
    .INIT_3D(256'h8025C00031600024A40520C105401001140B100F19000104E834018E00060400),
    .INIT_3E(256'h4004000130000080018000C800060306829202404A4444A3B132024900100030),
    .INIT_3F(256'h044001020A88000CD56091043108404108409406450408443200405015001280),
    .INIT_40(256'h006D81C688140128834884113E2A0802B0A432240A0E503C53F6020028020522),
    .INIT_41(256'h000500042CF3C08AC224149144122004CC8324AC1E48A00055400007AB31C306),
    .INIT_42(256'h02883141A10AA22A2400008100026C5001A60AFC011000551C0F30A430000000),
    .INIT_43(256'h480103880C0411C854008154CC0600E10008383C141F07C06D8F1800B0B0001C),
    .INIT_44(256'h0000007501F000028000000841CC8820000940324600070200840402F0000F80),
    .INIT_45(256'h7403A0524D000040002120C01604840008C82001B4431040A00010030F5000A2),
    .INIT_46(256'h819800244202AA800240A08031008C008000E54800623A040001304041400410),
    .INIT_47(256'h002A0201030740205C8310105001020005252380081100E80100800020000043),
    .INIT_48(256'h062000D140F1F0C08840045180C40AE07A921004320510281804B11488212200),
    .INIT_49(256'hEF80C0F8C9821805C0C8084044964871C38198580C100080000D08930C0CAA4E),
    .INIT_4A(256'h0424A5482405CA2020EA1C441064C0E007812E00805869418209003513303183),
    .INIT_4B(256'h13114040C00281CE0216E24106000711800150A2A1404308042015908A240D84),
    .INIT_4C(256'h160006318981204910D00025480000E180010830004000808020016001800589),
    .INIT_4D(256'h04BA18700000868410444300DA1609E780444C0109BC82404930414AC0458261),
    .INIT_4E(256'h28100A841D2405290526A093D8442500C882700E000093040609246000A4C910),
    .INIT_4F(256'h1210901784440143280532C800844C000024A0404C8080857280E16A003825C1),
    .INIT_50(256'h01400040E820A54C008292004000480000822B66088804809329025034082422),
    .INIT_51(256'h8000186080985000E306010A0001000141C07181C0C60A008A0F31C051444100),
    .INIT_52(256'h60C03A130882D900061AC000CC2100850C0D0C1608640201C00188104429828D),
    .INIT_53(256'h0226620C4000021303600129418540084B802C24441003203A02A444928B8288),
    .INIT_54(256'h807152C820006020880B0144A5A1448683250210020404894500B80158C9D802),
    .INIT_55(256'h289393064AC168259621131896F4319C83802852E116A48A10A102C500201483),
    .INIT_56(256'h000016A8C08064088204E98500008700892D2A022143C81F801C0E8878006151),
    .INIT_57(256'h0000000000000000000000000000000000000000000814243048400210B6C029),
    .INIT_58(256'h0002000C0A000000000400000000000000000000000000000000000000000000),
    .INIT_59(256'h24C0D8823F7B33E26FA27E83777EFFBA63720004010000000000000000000000),
    .INIT_5A(256'h000015015400000000000097A82030B80006B6A126028A418242C44127622040),
    .INIT_5B(256'h2404840444001000000202A0121082CAD942EC44000219C217088912218D2102),
    .INIT_5C(256'h8430842048024894000990088107430130800000188000000000000000CFE000),
    .INIT_5D(256'h000840722181930158942204540034142304801080894891042F1A0404710901),
    .INIT_5E(256'h000000000000000000000000000000000000000000620308C0202A0478824042),
    .INIT_5F(256'h71AA6A508800004C01040460AD4088C02000045430C1DA208482A04000500000),
    .INIT_60(256'h0120B922CA8344541820021000110000000880082120441DE80140A1D04B48C4),
    .INIT_61(256'h80442019D6C2000008AC068A00C13888843C000000000886C05844436008A4D4),
    .INIT_62(256'h863827042112A408398000061FA08101543002C10063581000E81EB808200008),
    .INIT_63(256'h00003114420840A023982402100088355214AA008AF504004021000400020861),
    .INIT_64(256'h4014080007905802638020210103FF90511A405CC01110022001C00000000000),
    .INIT_65(256'h890022050087080484C902640202C0100803800000065180484C484262010109),
    .INIT_66(256'h000263280E151002A42CA000041000E0000E64000900602CC90ACA20000010CC),
    .INIT_67(256'h83D60D1EB59830060C008A550B000003419A73210C40006077246814042F20E2),
    .INIT_68(256'h929844A0000000CD42D509863AC08004094000043E9422626214C12080200000),
    .INIT_69(256'h490982411015A0050000051D26866889A00701802C940608000202034111440D),
    .INIT_6A(256'h00349230300000000008000DD4402800021004400000180C3340040251000046),
    .INIT_6B(256'h0000000000000000000000000100000000000008E02B703800000000000ED100),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_28 
       (.ADDRARDADDR({1'b1,\imem_rom.rdata_reg_0_19_1 [14:13],ADDRARDADDR[12:1],\imem_rom.rdata_reg_0_31_1 }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_0_28_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_28_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_28_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_0_28_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [28]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_28_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_28_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_28_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_28_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_28_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_28_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_28_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_28_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_29" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00000502400240000000A088050900502008000002CA85810029600240808370),
    .INIT_01(256'h0000000000000A01001010000109000900000A4808042400240000A004800480),
    .INIT_02(256'h1200120000000500000020001048004800002900020300000000290000000050),
    .INIT_03(256'h0000000000140404000042400240000282020109000900002824002400000028),
    .INIT_04(256'h8656010804201000000400020900090000050000201000000002900000000500),
    .INIT_05(256'h0C01A04080004000000400200024800210508400170108042018050000000006),
    .INIT_06(256'h3B9020162C32001400012000001A00000000014016D01000D008000400000B68),
    .INIT_07(256'h0012110A0008442005128414A88000408000000820000000010019079000815D),
    .INIT_08(256'h2080000008000000010C60882AC2A02120043010170000012012122080018001),
    .INIT_09(256'h08190001091828E2880400005853088804020480000000020020002081503800),
    .INIT_0A(256'h80000000000000003A183840160004051510C98424008450208120641D48C200),
    .INIT_0B(256'h400800808420404020000001000202009D000040000000000000000000000000),
    .INIT_0C(256'h0000000040004200811060420000080080040C086D4000001000001820200090),
    .INIT_0D(256'h000000203800004088000080800000000000280108210200420A6020A1201100),
    .INIT_0E(256'h4000200400080E000000010000A8600000000400000200000000000008000000),
    .INIT_0F(256'h000200000000C0108690A1411038C08440081503200014000142000000540200),
    .INIT_10(256'h42000802C029190000090A0400810828C0404001020080004000000100048020),
    .INIT_11(256'h0810D4A00B5348051851108009100418140048802070831300009245280E0002),
    .INIT_12(256'h0C34D09061E418504421000412200404480400C001000280804614AD4210DD46),
    .INIT_13(256'h102383000168800814A403404204020513168A00288090440114010240000000),
    .INIT_14(256'hAE490010000000FC00060800001A81008100100D009220D00142140660001C07),
    .INIT_15(256'hA2AC000006602020203002180390102220840443375013163220040407048808),
    .INIT_16(256'h400228011B63ED0C8DD818A414040C034400C03302A030170400E2A001080043),
    .INIT_17(256'h20DA80119861D451AD825B460881110140000390C24610486020061460000C31),
    .INIT_18(256'h080282207891686129643376880492041009012CC0088937C062B8E10A510085),
    .INIT_19(256'h5062300212425010001800002000000020000408204502820120D517C26061C0),
    .INIT_1A(256'h8081286000000908862142003120A0022406231D8222600811040040A7974120),
    .INIT_1B(256'h00000022001448402640B204000052108046051004A20044087082009140A8C0),
    .INIT_1C(256'h100011990203040070B0CC00804000030C02A810902284E22E9741900000080A),
    .INIT_1D(256'h49034E400801891803B053825503084218002E024A0900004006110920460010),
    .INIT_1E(256'h210100000C1332811C26CA16046792C88B00A010441250884C20C03908440522),
    .INIT_1F(256'h018E000A00140440E110000000101080983421A0000C020041041041C2244122),
    .INIT_20(256'h89921464280008512800800100018120082004520001C5180A00180004110880),
    .INIT_21(256'h00C4603057000A150084000080000A0DA118021B80C0083030118030051D8C30),
    .INIT_22(256'h1400D610355A8413032540A0301400800804001041E82D0034200000B0C20080),
    .INIT_23(256'h900180C08B811784C0EB80F03AC0000000800000000010043605027E07560050),
    .INIT_24(256'h0279442C22A825CA0200159684817CB26D1001440004C4848484040442010480),
    .INIT_25(256'h20881D8C8104408000A474D837456C8948594F21FAF80A0500003020001ED032),
    .INIT_26(256'hD0345240818812E825480B6A0C5D00C194921200007834C888002010B0860292),
    .INIT_27(256'h240222487C01E02581151E3A2D4A880915620451765332C261A7463201438C36),
    .INIT_28(256'h1215D3D5901110A0F8C3ADA4B822B497A2000150000874017029818164492000),
    .INIT_29(256'h242220498228352409800004204640002E2406C0122080042004802600400601),
    .INIT_2A(256'h039219C40220521500E843022458C20D0196F01B05803600D29048900CA000A9),
    .INIT_2B(256'h92244C04C0484C80083505404A92A5960508009822152102AC030F05620C488F),
    .INIT_2C(256'h0401680211BC1880002000600406A062E07A81EB214C08EEA0E3990481042404),
    .INIT_2D(256'h0000000400000120CA28125020401024A094C000101001005081000040001CA8),
    .INIT_2E(256'h84085800080000000C8E40000024C2464200930291C000A00802828004288000),
    .INIT_2F(256'h0000002210C000340221198284840000201B4000182042410CE00088088C2200),
    .INIT_30(256'h0000002000001020A8D10444A01012809484840908400810802A000604060000),
    .INIT_31(256'h80482022006021008884221040008020026000022902008D0003140000A00000),
    .INIT_32(256'h00101050414760410A00B0100008040501151000290008020000430040000020),
    .INIT_33(256'h1422810220000005040000508900002082008A60120C36084898385040008040),
    .INIT_34(256'h00408870A0010000041022044400000080000714000980000100000022100004),
    .INIT_35(256'h04810040201208208001A02C40146A4080308EFC0185824A448C106000020C00),
    .INIT_36(256'h4000A1002012081080000000014400008A022E01842C15048280680508A06910),
    .INIT_37(256'h40800311104E801008307841090000020C000000602484C08268000080808018),
    .INIT_38(256'h08057A400420034200D008600228060080552A02003140104000A08600010002),
    .INIT_39(256'hC00208300212000026820A88000025814043004104664816C10002C005834012),
    .INIT_3A(256'h2001017C4C30A0000000F8002410400840480004008C0410B885102810008082),
    .INIT_3B(256'h8042AC4084888004AC891243302260200100080640048040110010C50062A815),
    .INIT_3C(256'h80002D0A40010004200102600600000090B00A4402C000402842823004800040),
    .INIT_3D(256'h8022413001A00200A0050001000000010501090611030904A834148A00600014),
    .INIT_3E(256'h8A000001140004888400004000060302029402420A0440028380024100041000),
    .INIT_3F(256'h00200040040000145420760D1108200108328520354748441000034815423380),
    .INIT_40(256'h800181028001020040489C15B0C2000010A03200180041010026029020028400),
    .INIT_41(256'h00040080E9027240C20001011600202280C00C04007820005140000020616484),
    .INIT_42(256'h028C35502202A206120000000002080681A700080200000401803240A0080000),
    .INIT_43(256'h005002D88E0451C85200892700200029000820201813064024030B0690A0009A),
    .INIT_44(256'h09040245021000000000801000049820000002124693051720400020090280C0),
    .INIT_45(256'h940022526C0CB000002520401200044008C8210034680C402808E24C0F000880),
    .INIT_46(256'hA1A49520012A282041209080300000000001C52100000800D200091060000218),
    .INIT_47(256'h100D50804A0200205102121020010004944101880000C0649040004829002069),
    .INIT_48(256'h00000085410000800040800080000062090A5204544910000404108020300290),
    .INIT_49(256'h091A94084002A854000C410D40901104142403422D01A10003C90080080C8A00),
    .INIT_4A(256'h00242D0820023A28600009401002508100002E0080504140ABFB3E7154301002),
    .INIT_4B(256'h1A114040400201CE0E1DE8202000010204A850A2A140C3080420002200164100),
    .INIT_4C(256'h6474025D8814604810800001080010E404A88870000000800000104210A42181),
    .INIT_4D(256'h46D3C0420900F0101018610020081B0580080009189480A1482303024C007204),
    .INIT_4E(256'h2C00820100040803200818105080110005827000082011800108006004A86C40),
    .INIT_4F(256'h02900E948044024208050248000008A408298040680280010200C1281008044C),
    .INIT_50(256'h00000000A5A0A1404132C3E00090481010A03722C3600CABEE19001024084028),
    .INIT_51(256'h000280008CF810004140206204054001004C0001D0860000201F118951400089),
    .INIT_52(256'h20422A110882D90080228000C40001F8A30C211660048100E020020548200285),
    .INIT_53(256'h86F2078C0008100100420009C090458C8910EE4440904024E202A444928902A5),
    .INIT_54(256'h80791080100C201A184A44408A236402000400000050040105209A0918481406),
    .INIT_55(256'h6996912618A158010224122B12278109854000022112A4A8149C028018011468),
    .INIT_56(256'h011812A8201044009306C0040C1001248B2A430A05600002C16D2E001B010351),
    .INIT_57(256'h0000000000000000000000000000000000000000000814243048501200300021),
    .INIT_58(256'h0002000E0A000000100400000000000000000000000000000000000000000000),
    .INIT_59(256'hFFF7D8EF4D555D50098DCD2114459C0DC8500005504000000000000000000000),
    .INIT_5A(256'h80007D7546000000000005D7FF75F5FAEBAFFFF7F7CFDBF3FFE7FEFBFF637F7F),
    .INIT_5B(256'hF5EFFEFEF701B0000003EB5EBFFEBFFFFEFFFFBF4F1FBFF7FFEFCFD7BDEF3BE7),
    .INIT_5C(256'hE677DD2ADA07E887DFFF7DFEFFBFFFFDFFFFFDFFFDF00000000000008FFFE7EF),
    .INIT_5D(256'hFAFFFB7AF5D7D7D7FFFFFFFFBF73F6FFFF5FE75FF5EBFFFFFFFFFEBFF5FFF9CB),
    .INIT_5E(256'h000000000000000000000000000000000000000000FBEFBEEEF7FFF7FEBBFAFF),
    .INIT_5F(256'hFFFAFF40F800FF57F1F7FE796FF5FC01C0003CD1B6DDDBB5002EEF79F87FFFF8),
    .INIT_60(256'hFFFFFF7FDAFE5D4033FFA7FBBFF5C000000FEBFFFFFD7F5FFFFDFEFFEFFFFDFF),
    .INIT_61(256'hEFF7FAF01FFE0001FDFF7EBFAFFFD80EF0FF00000001FFEFFFFB5FF7FFFDAFFF),
    .INIT_62(256'h3CF3CF5FE5DFEFEA3FCF7777BF9F9D81400240091FED40E001BFFEB7E800001F),
    .INIT_63(256'h00003BBEEF1FCFE7E49EB4F737BDFF7FC7FFEFFFAFFF3FF59F7FBDFE7EFEF3CF),
    .INIT_64(256'h7FF7BFE7BFFD7FFE7BFFE9BEDFF3FFBFF7FFFBFF7DFFEEFFEDFFC00000000000),
    .INIT_65(256'hFFFFFFFFFFCCFCFFFFDFFFEFFFFAFFC00BFF800003FFFFAFFFFCFFFFE7FFFD3D),
    .INIT_66(256'hC007FB7FF9FEF7D7F77FF61EF79EFCE001FFEFCF5FFC01C2248AFBF000007F5B),
    .INIT_67(256'hFFFEFFFFF781BFF06FFC0EFD6FFC0001FFB7FF780080007FDF788FE797CFFCFF),
    .INIT_68(256'hFBB77FE00000077D3FD3FFADFFD778083F40003FFFFDFFE7E037D7F018780007),
    .INIT_69(256'h7F7FBFDD407FA03F000007EFFEFFEEFFB63DCF69FFDB3B7EFDFEFF7FCEDFCF3F),
    .INIT_6A(256'h0015B6B530141C000008E00DD7703805B6D515600000080980157BF6030000FF),
    .INIT_6B(256'h00020000000000000000000001000000000000000000000000000000011FF780),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_29 
       (.ADDRARDADDR({1'b1,\imem_rom.rdata_reg_0_19_1 [14:13],ADDRARDADDR[12:1],\imem_rom.rdata_reg_0_31_1 }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_0_29_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_29_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_29_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_0_29_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [29]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_29_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_29_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_29_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_29_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_29_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_29_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_29_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_29_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_3" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000042000000000000000000400004000000005004200D50120016C00000020),
    .INIT_01(256'h0000000000000000012000000000000000000840000400000000008000000000),
    .INIT_02(256'h0000000000000004000000000000000000002100000100000000210000000040),
    .INIT_03(256'h0000000000000800000000000000000200000100000000002000000000000020),
    .INIT_04(256'h0002000800200000000000000000000000040000001000000002100000000400),
    .INIT_05(256'h0800000000000000020000200000800200108400100000002000040000000000),
    .INIT_06(256'h2240000204040800000000000000008200000000125010000000000000000928),
    .INIT_07(256'h000000020008442004108400A908000000000000000000000040000400000154),
    .INIT_08(256'h0000000000000000000024002A80000124001010151000000828422000000001),
    .INIT_09(256'h000010000010280280040000080208A000000000000000001000004101102800),
    .INIT_0A(256'h0000000080800000101010400410000015084804240084400000002000480210),
    .INIT_0B(256'h0100008082100040000000000000000081000000000000000101000000010000),
    .INIT_0C(256'h0000000040004200811000420000080081000008104022040220010020204200),
    .INIT_0D(256'h000000001800004088000080800000000000080000000220420A002020000100),
    .INIT_0E(256'h4000200000401000000000000000000041000000000300000409000010020000),
    .INIT_0F(256'h8A8C04401081C208444C5614690AE00090350001024084820102000000540800),
    .INIT_10(256'h0900CD221007DDA01B6000064487C810427114084305389C063F0B8F412D31C7),
    .INIT_11(256'h1B3A4EF6C884449064100AEA79DE010A2753CEF014291000200208040142B640),
    .INIT_12(256'h78104E004705492E04B1112B82606104048A5803E4084858120A491CCC52CC60),
    .INIT_13(256'h050000844000000894A0C000008003988B0CD0028D0C28D251841714028A3B37),
    .INIT_14(256'hC2CCDCE16A23000348ACC044010A06A1012E4008A41B992250224C0100982060),
    .INIT_15(256'h016272FC5B8B002BA011860C80821010189C9EB604C6FC91811488172F4BB401),
    .INIT_16(256'h1A84893021B0BE820920212500010BFD985BB5128466EDEB14022C9221967C49),
    .INIT_17(256'h4D4081111478BB2C0B3EA0477D0409110900273153B3C8EA4392A76D04029582),
    .INIT_18(256'h11D2C008419101493289131386200029600E21D383833DAF019B65D8157A9466),
    .INIT_19(256'h02380436616D72BF8020026C000120084EEB090C3CF4041EAA699839189AD780),
    .INIT_1A(256'h82004842001A00218001030046C6A903D5D81142824840303E500C350122F002),
    .INIT_1B(256'h009052644911D8C40000101D0120F6618C46052289E0410A0848000D6C2900D1),
    .INIT_1C(256'h15DD893A07CB02E082534C40C00012814945780A152BCBA234D05B0055001C34),
    .INIT_1D(256'h8922E3B08281795459619F02B9801003A82CA29246931088C90A16B100448004),
    .INIT_1E(256'h01001100244D294B6C69482320A69154918220290010D4200E124269121054C4),
    .INIT_1F(256'hD17C55120C80004293D89770003019941108244000C104045145145104080058),
    .INIT_20(256'h288844448B000A18300187B001009A00080208442004F44A820094004D898B18),
    .INIT_21(256'h00E0604005D050230A0B00A041808A1A01100ADD0B09A208B93D61321800A828),
    .INIT_22(256'h7288C449A10998C20C0440A4204080960E2D83080A5489C2E34AA854E42021B0),
    .INIT_23(256'hB009188303060718830318E0C0C102180881500008158605644C527C18144260),
    .INIT_24(256'hA4D8FBFC228A444500AA3286000193A3F9AD52A0049E030F0D0D0F0F0682A5A0),
    .INIT_25(256'h094848C5984E4211D9AC3F1AA241780BED916B416B8BE210549B98F886068A63),
    .INIT_26(256'hC32415821B8C752072D018B6E04CC693A7E00665448AA29C6420A802536420AB),
    .INIT_27(256'hC44BBA4878B3E0C0210005F890F61809A3D867A0AD3083BF120E44501B3AC51C),
    .INIT_28(256'h2CB361BB00224197EB840AA191699933808006104AA4A4002A40A28844ADAA00),
    .INIT_29(256'h4D7B00489CFABD607199002024A4D00E245AAF9D1069C84342F595460042A4A1),
    .INIT_2A(256'h0612344494701815ACD0425034B103018308821221042410B32990948D5248D3),
    .INIT_2B(256'h0F20D55662404723AD104232C463A550B2D220B323B2285129314520DD1C928F),
    .INIT_2C(256'h52802E4600068888C40002722A1420C2E0C2830A6A05486AA4471981BAC56B42),
    .INIT_2D(256'h000002C8410467005C0304107E504F2DA401022A025C400084500001823ECED0),
    .INIT_2E(256'h828CD8001C0B72083F0C9105F92D47CFD562064D5AB0024A0543803002610A84),
    .INIT_2F(256'h5F2A081E30C000613D917EE80010130294DF4169B040CDA6085ABE8449BB5BA4),
    .INIT_30(256'h214081000024CB06000081C60D00311C94BDA47B48A02100B72C0004250C0000),
    .INIT_31(256'h7E00002A024003A20C0C4016000CC02012E873C5480307140002C422A0430008),
    .INIT_32(256'h005026B0414150A16F0360938804044826D624501323C0940805C020535A0141),
    .INIT_33(256'hAE02D1004080004EAC0250B21C1020B40E001482D60C3E80FB36A81C1A003840),
    .INIT_34(256'hE0C140D460810000A890320C08011115088888310A100010040000CE85A001A0),
    .INIT_35(256'h01EC08870136944B8416A054742F96002800B464650DC4406E2AEE854B103824),
    .INIT_36(256'hC01470000000011021046D68040CC0640000540022548C4802B0300400C31201),
    .INIT_37(256'h03B4A2621C831505A044410869040104400B78DA600004A06E20110600270120),
    .INIT_38(256'h1B6004002E09124063A400022E580004A085098A40034080A0240A61080A4D98),
    .INIT_39(256'h0AA22A7C0614C90A7408B100280724008025478100494885C1014004740F0828),
    .INIT_3A(256'hE42831860A10F0200A81082817F8000189242048A80540B30105E03711000600),
    .INIT_3B(256'hD4F6A84131BEDB0413902928857EA90025361052856754293A6204C208B5C12D),
    .INIT_3C(256'h0A926F8701B4551A5278A047A40B804168492200C9242980F04590910172A874),
    .INIT_3D(256'h814084189A688300100B60C346A87403BB4E034CB6828362D9180F3C332F78B8),
    .INIT_3E(256'h5E099142A2000D489062301882003120850054A815C2E25A0C0D04C6205DF4A4),
    .INIT_3F(256'h2970014B1019018C1F20206D2209630A0E02D8000AC80AB982676349F754EFB9),
    .INIT_40(256'hF2C519C0600104242F817C059BADC002A82684163803B8004D59109018804229),
    .INIT_41(256'h0005810239509009252131019E12306AC4C1723580300000064222008061CEE7),
    .INIT_42(256'h022D3500F0D0E7E2040001D08003EDDF814A4B600C10006529804C406890001C),
    .INIT_43(256'hB983092F8D24405147018062CF8201420D46087A043C1CD96D671982381BE0EB),
    .INIT_44(256'h01AC8289A8100000B183C0102938984115082409B5C7A26B249620FA0B05A8E0),
    .INIT_45(256'h08D2A1C928269800005700C03C041D8012102638D0400800D8582B6542B090E0),
    .INIT_46(256'h0640896DDD126B81DF5DF500100091FE2002657300284C8976309281404F871C),
    .INIT_47(256'h1C199C40C71830510F05040000F800000468A3001C385481005C003D03007E4B),
    .INIT_48(256'hC2A6C3ED2C0F51E139408A35009C7348150A32084C4890060805D0CD956EC8F0),
    .INIT_49(256'h2329E54401111A094048EC280C042820891910508710E10001C6881689AB1BD3),
    .INIT_4A(256'h088022304E600A78332450820670C9E280012404682C3900040A01A113201484),
    .INIT_4B(256'hEB81404043442E011CC500C380A408FF01E00C98990A3C132142114A55425821),
    .INIT_4C(256'h0A0002220D04045906420896442054C701A0052240B52488C1A8157215242A80),
    .INIT_4D(256'h023C40CC09A348201007602980401B028084200110204120CC40224504240144),
    .INIT_4E(256'h4A208E6D95E9544025E08C85C1A20584741C10060E10A0B400C311A006264592),
    .INIT_4F(256'h1049006AA04463054183309110F3F1A9E000A01280830A82D446C200C1048220),
    .INIT_50(256'h8505400060A07C4E099000804BE4400411132EE50AC0006905D804A80D120100),
    .INIT_51(256'h0102800087200010C4005640043160094A8008BBB1D92704200A248029202104),
    .INIT_52(256'h2681270200211400000401030A3100804F396C2C4041C21CBC200000B480C208),
    .INIT_53(256'h00F11A4A0C08030120A0104880000421821402048C0080042321A00800CA220C),
    .INIT_54(256'h8904710010473CA4080804202101A800000A70000001083241A030009CD84004),
    .INIT_55(256'h2C934225388050D106119428A41F100588000021000724308050801511140008),
    .INIT_56(256'h31099190000C6802113208301110286936A2EC4148006149E25B198E21C10185),
    .INIT_57(256'h55555555555555555555F5555555540812FF148595400000000040E01C4CCC0D),
    .INIT_58(256'h01AFAAA06E297D0C52360002A23C2812C4772842738290B8E1514A1019424155),
    .INIT_59(256'h36240C4B90468B94CCD4E1815489968F4190296BC141414141FFFFFFFE000000),
    .INIT_5A(256'h004505C258200D494A9262649418520CA6B02D216801000440A02C8E471CB0F8),
    .INIT_5B(256'h286701005E092B01214870D0EA3029D7120C892A0EF0DA7A42929A858C624624),
    .INIT_5C(256'h5E0527844A128E2FF7114E2511C02C06093407E2012FD8FFF95EAF868500200A),
    .INIT_5D(256'h0000009160848D850448102282015034420EA821499A21413000652002062800),
    .INIT_5E(256'h14000800000080002202940114C2100004A1254B53B0092041628D8C084E8128),
    .INIT_5F(256'h0441120418120CA7003020025D8313CA26B9FE50000FD98101023FFB88C26B00),
    .INIT_60(256'h4710000A01C005050278003DE314009105418602500A0E80568006089A224D3B),
    .INIT_61(256'h14C2E93F802E00A80300610A19BD00C946040254200789B8110004DE1200101C),
    .INIT_62(256'h000001702C68364CC4000118BFE0D977C50A44E260004450251620460100001C),
    .INIT_63(256'h8224D0020E90B050594F204C4D6A98382523120C00301F0521450714020A0000),
    .INIT_64(256'hA803804E8029B5001EA0015820CBFFA2110298004C0106022000680808818A00),
    .INIT_65(256'h8F20A3510410CC100E00060A838211044800804A0020380100E000A60541C131),
    .INIT_66(256'hC08420B350700405C81CAC0EF338100026051F3A67C24A2012099E2009484020),
    .INIT_67(256'h0B61109B001D84476111460A000C0340B00130504E100851205434196834B000),
    .INIT_68(256'h0C8626605284AA0040042000C20A4032100034080460E404012C09094AE0000D),
    .INIT_69(256'h0C1209242800111C0200B04721301100040A8240A05232200B8483404C90C304),
    .INIT_6A(256'h3272000AA1D48913C0101B6990028E510814A1523EA3920F95D02B049202154D),
    .INIT_6B(256'h0000F032066604F3842738376631900010000000000000003FFDE35DFFE0AEBD),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_3 
       (.ADDRARDADDR({1'b1,ADDRARDADDR}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_0_3_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_3_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_3_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_0_3_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [3]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_3_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_3_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_3_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_3_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_3_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_3_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_3_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_30" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h02800502400A4000080003CF050800D10809FF21600A40FFD86087FE00000040),
    .INIT_01(256'hC200100000800039E13814000509002900000A4900052400A40000A384801480),
    .INIT_02(256'h120052000040000436202000184801480000294C400380040000291000280051),
    .INIT_03(256'h0020000100000E05000142400A4000028240014900290000282400A400140028),
    .INIT_04(256'h9046274805201406C404000309002900000504C4001800400002910002800504),
    .INIT_05(256'h0C01A04080004000020402200024800210508480170118042038050000400042),
    .INIT_06(256'h2B9020162C32001400012000001A00020000094216D01000D008000400010B68),
    .INIT_07(256'h001211080008040005168414A880004090000008000000000140190690008154),
    .INIT_08(256'h20E0002000010001010C7090AA42802121043010171000012828438000010000),
    .INIT_09(256'h000141E108182AE28A0200021853088804020088020000020870002081503800),
    .INIT_0A(256'h80000000808000003C0828421A10800C1518C8842088A450208100661D6C4301),
    .INIT_0B(256'h002800008EF20040200000010002020011A0004AD00000000101905034010000),
    .INIT_0C(256'h0000000048000000011060424200000001040C086D4520073020000000215290),
    .INIT_0D(256'h0001002030000402880000000010000000102800A4010A20020A6020812C1100),
    .INIT_0E(256'h44002017200A0E208000014000B8600000010400000200004029000009000080),
    .INIT_0F(256'h60A300019800120108A9B99C1A888697A4A38006B56850520142000008544240),
    .INIT_10(256'h3A800A0A088C101480087EEF0E840033B0520940115C00037000C0201F20075B),
    .INIT_11(256'hF4981467D74014885C1160A0E3D9D463D5071ECEA18382524F3AB2D70565F7A6),
    .INIT_12(256'hEFD0C6FFD1AFD8D8DC67A35D170BB34C494982F583002393A1471F18D4C48957),
    .INIT_13(256'h0A0200500368A0C9018FACC48084005F528333FD33059049FD8428E8FD0853D0),
    .INIT_14(256'h384CC4F35EBB01019CEA1F43F275DAB3B2CC93F567A01FD0F862400C60305864),
    .INIT_15(256'hF44F45FEA209C0242F5B9E2FE3087489098D9F0CB40AB6F23CAF8CCE3C139DE1),
    .INIT_16(256'hCE86324138818BAECB3804F3215445FDEF6D2FE44677CCAC2C14FD32E1D25013),
    .INIT_17(256'h48D12840CA3875340782306200091189012AC2008B4288C0B10083BC24888891),
    .INIT_18(256'hA91DA3E7EEB329B16CE63732E476DA8FF7A4849A5D6F744BB8DB6F463776B862),
    .INIT_19(256'h72F235923646D090310881FC203601CEED71EE584B637D8FE868AD31213FA609),
    .INIT_1A(256'h06E108E5053E212886217CF7FB1EC7BCA838630CB22BA6183A65F8C825946126),
    .INIT_1B(256'hFDD9F6E6D93F79D6264FB23B92F752118347C737CFE8E135E352408E94DF3007),
    .INIT_1C(256'h30434ECB5B2B0973DE706087844800E7EEDEA083A397F53179FBC147EF7B591A),
    .INIT_1D(256'h28DD236389BF9C197EA155FEDD500943588FBFF6876DF5B442363944231F6E49),
    .INIT_1E(256'h3185029046559092A88767FB7DB2CC6A5DA50B990DAAE01F4DC56AACDF514E64),
    .INIT_1F(256'h91067F40CD201C9A7DC84A201BF000DFBAD826363133CD32AAAAAAAAA6240069),
    .INIT_20(256'h88125C60B907F0550880857F118173601D077A22126BDEE7D34CA1BF00540A90),
    .INIT_21(256'h1FD4C0001340D131BD970C217084E2100013C2E5A0C97B3074A1A1320D150C61),
    .INIT_22(256'hD57F560F8774D5FC0FF3CBECD7B0BC98A447C3BCC183603E06A8F20D942166B1),
    .INIT_23(256'hBC741B039E073E1F03FE1FC0E70030408B1FD8810804D54BC4F79BF81FE63C97),
    .INIT_24(256'hFA01920B3A8536EFC28E31AA26FD26000EB5CF47A5FAFD0F0F0F0F0F438556F5),
    .INIT_25(256'hAEE7E039ED773F2EEE8F4701203008A3EC81EB856C866211063690EBA3981662),
    .INIT_26(256'h4A035F1F4E17D2639B7A192407CCC15F2203EB87027F8668C5042BC427687A37),
    .INIT_27(256'h21688800FFF380FFB298D0211D9058FC520D3C0AA51A4A0107AC34DAF5326FE0),
    .INIT_28(256'h811102121FE94E80002000AC92EA9293A0001058B3FBA212563FAD1520A48A3F),
    .INIT_29(256'h28213E132165BD805538087E259155071CF23A841D0348384018A4B69FB9F57C),
    .INIT_2A(256'h05382E0407326BD907E8E302E47CF70E02FE751954EA33A8C96AAA6A7010A764),
    .INIT_2B(256'h5745AFD8220FA965D2C9106540DC87D8ABB8000514D8A83189FBFC344978AB4E),
    .INIT_2C(256'h86A4614E099E1880CF0AA217779080A7C0BF02FCB71AC11C431251C945A044E9),
    .INIT_2D(256'h00008B5CE9CABEEF5CCE9652565A042D848962AAE44FC5A00807F003C2AAE46B),
    .INIT_2E(256'h82B6A80010292008A448E114AD0B704972A06123184802A3FFDEA53605D98AB8),
    .INIT_2F(256'h4A320249C64AAAA033F999EC04E6C63E27C94520F93FC603082486000144A89F),
    .INIT_30(256'hAA5BAAE00004CDCE8729AC952C61F4F53E00A481496F0912BCB6000061080001),
    .INIT_31(256'hB7A823E30C61A77A12CCC5994D1CB568CAC96B622B01C89F00030C2AAE724810),
    .INIT_32(256'h014236FD8F142E5270CC978A60982915A3CA58B330054DC6FA257F35576A316E),
    .INIT_33(256'h7DBAA5626880008D3C8A57F5F9D5ACA6E000A2C8E37C3E9ED89BB515CC37AD14),
    .INIT_34(256'h9BD1DB80C180000155E40C8D7C19557DCAABED246C4A8037CD8000AB7EC00975),
    .INIT_35(256'h04DF6847C9982E6BA9A7AA6DF43FEF878D2A9AB479DDDB93CC0E14D00A3EC5E2),
    .INIT_36(256'h9FD0A1A868760900AB181FE3E1458C1E0A02CF4606221A0DC0311B8208EBE21E),
    .INIT_37(256'h44053F82157C91192FF17A41C9D1050C4D4040CFF04001804EFC3580210180A6),
    .INIT_38(256'hF97FAECC8E3179124A487C104E6C303CF880010010350839C0C1E0C670FA0812),
    .INIT_39(256'hE1F30A3C7E16451B709932D0EA4AE59E557355968CAB18800606D6CEED9D4817),
    .INIT_3A(256'h28B8E6414F0051243A848020360007E8E16C8125F9EC84B731801009136C94FE),
    .INIT_3B(256'hF3542950018CD905BC419307C233353F237EFE274545D5CC353980850CCBE9F4),
    .INIT_3C(256'hF838402C5F257976FC931B73297B6ADC9A78F46453A5735FBB57836007A0FB53),
    .INIT_3D(256'hE9E3C7A7B6008FD032BF7E0F58AAEA7DA6305A36311DAB382365388285281897),
    .INIT_3E(256'h5E793B475D5C0C9AA280C0603407A33836977F43DE44CEE60D183F41295DD1CA),
    .INIT_3F(256'hF8901F4A77A4C1CECDB799FCDD5C85DFBC0A056E0F4C53FFB80FA339E15203ED),
    .INIT_40(256'hA0FFF99000E1053B6D4FBC101F0BC80031003AFCD262F57D5FFB78350F1CE133),
    .INIT_41(256'h00010989AEFFC6436F593F200412704A4C4756AB3F78E0005F44AABAF5A1E646),
    .INIT_42(256'h02C8375FF47ED7851B0001E808008108A0B42E995C10049E355FEE0CB428C17C),
    .INIT_43(256'h6C5C8D3CAF6651E98E03094EC3EE03CF02D0383C9C1C164024430B0698818038),
    .INIT_44(256'h0D2C3EF9A7E4000290C3881831EDB6D15572068146DFEA4E0CE4D2C3FB86DFC0),
    .INIT_45(256'hFDC3B3044448230000702100EE48FC401CE86D5F546BF44078580303FDA31892),
    .INIT_46(256'h722E1B5DF032BBECF045B6800256F056B005E5E101E6FF3C168E5BD0E145071A),
    .INIT_47(256'hF61FCC83EFA608A10DDE3E119BE64431E2F8228870A6E35F9972805F4F00169E),
    .INIT_48(256'h0A2243D45DFFFDE79CA9185EE5C5ADEBFF9A160CEF0C8028110A88118011EA90),
    .INIT_49(256'hE354DBFC71D0C0C780C10901D90A79D75EB8AB2BA80180A0044113080D2D7ECD),
    .INIT_4A(256'hCACD67256A3BC6C8F7EF0DF20C3F9CFE3F802244D0142C9000094171118A068D),
    .INIT_4B(256'h9A6555FAF9EF3E49021DBADFFE205FFDFFC6CD9B9B195943B32B44C732B89D0E),
    .INIT_4C(256'h00800039D700006CFE0448FE5D206329FFC6EF74F78D4F36B7A36D4EAD1D59B2),
    .INIT_4D(256'hF25E00FA7011481534046259F90C1DD4AB89491E2CD05AE74E644282000080C0),
    .INIT_4E(256'h0EC4F2AAC6D8ED8A46DF0523B32B8B6E093CB25512D284007E813CEB1A004655),
    .INIT_4F(256'hE047176031977B26C811CF6D135AA1F3D3C8A54F00AB3AD2268BC3EA6E708DF2),
    .INIT_50(256'hCF3A86A6F6BB2FF6DB8252210FD38AB415EC412E08175D9D803C03D3469A8C88),
    .INIT_51(256'h9B02C308A3888070FE7E0B00000040054FCFF021C5B27F12306C50DB927988CC),
    .INIT_52(256'h2F6D2E8DD194EC707126CC0FCFD12E000D09401A6384C1367C1C230E9000A625),
    .INIT_53(256'hA0A253F417075809D0E6A20B44C21A199D2A78CEFCE5C020F7C8F906645D3E24),
    .INIT_54(256'h85BC749406039D1294481818A40D6E1332CC18C8189500332925D91404D42FAA),
    .INIT_55(256'h38F2246F3D78583AA24C7640ABDC110298847081F606F935473878B8914B058B),
    .INIT_56(256'hD8A9B88843A9E0AEC304F38509A92F60F12DBE9BC5EFF4FF0E9E1FF380E01107),
    .INIT_57(256'h000000000000000000000000000000000000000000181424304874DE43784EC7),
    .INIT_58(256'h0020020E0A000000103000000000000000000000000000000000000000000000),
    .INIT_59(256'hA4D3D8A7115494050DDD9CC1C4044C918C000415005000000000000000000000),
    .INIT_5A(256'h80005D7552D00000000005D7BFF4B5FAEBA2EEE377424B499263DE4BF7216B73),
    .INIT_5B(256'hE5EFFE7E630190000003EFFEB4DEAABBFFFFFFEF451BBDD6DF6E8F82B5AD1BE7),
    .INIT_5C(256'hE607CD209202E893CBFBFAFD7BBFEBA1FFAFF0FFFCF00000000000000EFFD5CF),
    .INIT_5D(256'h62CFF37AF5D6C7D7FEF5FFFF7F73B6FFF557E75B94A97BBDAFBFFABFF54FD8C1),
    .INIT_5E(256'h000000000000000000000000000000000000000000FAADB2EAF7FAD5FCBFDAFF),
    .INIT_5F(256'hFFFAFF5EE8009F59F1362C71EFF4B9FDA0003CD5B6DC03B4AD8EED69B87DFDE8),
    .INIT_60(256'hDD177B7EBAFF5F5FB9AFA01BB11D8000000EAAFEFBFD754285FFFEA8FA2B45BD),
    .INIT_61(256'hEF57AA7FF7FA0000CAFEDE9FAADDB9ECEF3E00000001BFAAB7D75FD5E67BAFFD),
    .INIT_62(256'h8E79E61FC503CFA21FC1103780219D941DB937FEF56F5EF000EDD6BBEBA0001F),
    .INIT_63(256'h00003334EB4FAFD7D75EA6F795ADFFCBD37D6FEBAFFF35F4573D9C762E7A38E7),
    .INIT_64(256'h69D29DE68FB52D3A29ABA03B4FE8001E73FCF0FFF81FFC07CC01800000000000),
    .INIT_65(256'hBB57FAFFCEBFC07FDFDFEFE7FCF8D69EE003000001FEFFA7FDFCFF6FE3FE7C3D),
    .INIT_66(256'h400777DCEFDFB3D6F70CF25A7F967C6001BF6FC4DD7CFDACC91AEB70000037FF),
    .INIT_67(256'hBDAEFF6D779FF5A7FD69EAFD7FF800036BBFFF31EFF8007FFF3465D403AFF412),
    .INIT_68(256'hF29F56A0000007DD77D757A6EFD7E9FF3D40001FFFADA3E3EFB7D7F7E7780007),
    .INIT_69(256'hEF3FEBDF5D3FAFB5000007BF5EBEEBD7BE17C5A97F8F1F7C7472D72F87D54D2F),
    .INIT_6A(256'h0035B6B530141C000008E00DD3301805B6D515600000180DB7417DF6FB0000FF),
    .INIT_6B(256'h0002000000000000000000000100000000000009F98BEFFC0000000001001D00),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_30 
       (.ADDRARDADDR({1'b1,\imem_rom.rdata_reg_0_19_1 [14:13],ADDRARDADDR[12:1],\imem_rom.rdata_reg_0_31_1 }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_0_30_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_30_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_30_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_0_30_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [30]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_30_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_30_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_30_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_30_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_30_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_30_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_30_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_30_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_31" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00000502400240000000008805080050000800C040D1507E36308FFE80460441),
    .INIT_01(256'h0000000000000001013814000109000900000A4800042400240000A004800480),
    .INIT_02(256'h1200120000000004000020001048004800002900000300000000290000000050),
    .INIT_03(256'h0000000000000E05000042400240000282000109000900002824002400000028),
    .INIT_04(256'h1776010804201000000400020900090000050000001000000002900000000500),
    .INIT_05(256'h0C01A06080004000000642000024800210508400070108042018050000000045),
    .INIT_06(256'h2B9020162C32001500012000001A00820000014016D01000D008000400000B68),
    .INIT_07(256'h0012810A0008442005128414A880004090000008000000000140190690008154),
    .INIT_08(256'h2080020408000000010C70882AC2A02121043010170000012828438000000000),
    .INIT_09(256'h00011001081828E28A0400021853088804020080100404221874006181503908),
    .INIT_0A(256'h80000000000000003A183840161004051518C88424888450208100641D484200),
    .INIT_0B(256'h4008008004204040000000000002020011000040000000000000000000000000),
    .INIT_0C(256'h0000000040004200811060420000080081040C087D4000001000000020000080),
    .INIT_0D(256'h0000000030000400880000000000000000002800A4010220420A6020A1201100),
    .INIT_0E(256'h4000200400480E000000000000A8600041000400000200004009000008000000),
    .INIT_0F(256'hF2AE0CCA7185B4F2B6DDC50D50CD4490301795C5983966790142000000540240),
    .INIT_10(256'hC781B843DCA8E6B11CE989144F00E730BAD51714F1E07B2F073FDB9260993FE5),
    .INIT_11(256'h0184A99FE42881F431FE8A5FFDA70B043AFFED3854108252303B820C11F9FB91),
    .INIT_12(256'h9FEFB5C02647E79C63F60C6560DC2314805D31015D180C0B0C1328F6E7D9F760),
    .INIT_13(256'h2063244011CA9C529308CF8FEA6C82C24336680026835C17FEBA030280050A09),
    .INIT_14(256'hEFDB3F50BF4F0100890380877C4D64119CF9D4044CB7D603F9BE0F06A05AF060),
    .INIT_15(256'hA19906003CC2C001000640A7E9688014084490BF89841A2A218FF522D8CCFA1D),
    .INIT_16(256'h720FA1411D35B90DBB5DB0B80887680154449FC20932A3478019C3A441295242),
    .INIT_17(256'h6F5C05619DEDCE9AAD959D5935A4059941615D9BC25B42F8E260FA128C135C17),
    .INIT_18(256'h58FED43FC1C18D6389747998F6000197E032364980E129A6814E089F13B20B0B),
    .INIT_19(256'h417B1E0EFB63FE58A13307FE004C220E2082C50635FE84BC54A2958804AFE382),
    .INIT_1A(256'h26012CF40426197B07E003F83FF8BFC1B1FF21C5CF9808881FF20447E7877320),
    .INIT_1B(256'h061FF2AA3B13FFE1A650BBF083F8FA728F640510C4BC55FE3A4F0426FA3FAA48),
    .INIT_1C(256'h19874F9D87D9DFF4413B3D98C95816E1E522F27F14F2BE9F889372281F842835),
    .INIT_1D(256'h85EFC6435D41D1FCFDF3FB02770B28E5803FA3FA723BB0811A17579677CC90A4),
    .INIT_1E(256'h01012002CC84F0C120373810389E77C78802FC1103DC752027CA30276F0E3E48),
    .INIT_1F(256'h6CFFFF8A407C247AEBF09F700410498F18F40B21129F04130C30C30C807C6D34),
    .INIT_20(256'h095A5824B008015D2C81CEFE04DEFA036EA18229927F4C856B847840CDFDCDC8),
    .INIT_21(256'h20A2A1F417A96E32FF26C4F8816B68BA42641DF498CA8B20185EC0982D1D641D),
    .INIT_22(256'h1E24F03FF1F64E3FC7DEAF45206C42E701D837A42EEA6DFD711D245AFF000ED0),
    .INIT_23(256'hFB9D8FF1F7E3EF8BF1978BFC65F000085422B80004104645F52091FF8FB79278),
    .INIT_24(256'h10FF5F662CF18546A4A59FF7D201DBF5D13A93AC26FF27ADADADADADA6D738F0),
    .INIT_25(256'hD47DCDF9AEA3EE7FF44D79D99767EF4B01598C29B7FD381EC2C4EB2A850ED461),
    .INIT_26(256'hEA362AA15FA2B734476A4C92F0666F2E95B40972E487CC85DF720C441FAE913D),
    .INIT_27(256'hFFA737FE81F7EA42252D575CC6D7510FE9E5792A6BAA11EB98CF633D1E9EC5CE),
    .INIT_28(256'hB8BE82DFA0120093FA07ADA6E823FD3CE20007300FF20A39C6D185E87D797EC0),
    .INIT_29(256'h8BF7806CF647B634088D897860EE2402EF3E9FF30498A98201860725603AFA11),
    .INIT_2A(256'hE32F1FE1245744264F79585337658A33A988FAC3A1F587D61EB746FCFEE7CFD9),
    .INIT_2B(256'h823245F6C16046A9FD942D0A2A12349232D812D948F51B561A1174615D8645DF),
    .INIT_2C(256'h4C858EC70C3802000F4EE0780489BC7DFC65F1970BA55064B46581C4BA03F76C),
    .INIT_2D(256'hAAA895A48A2A8F501A011C4FB1142E07A82010000397FB5B50E00344500006A4),
    .INIT_2E(256'h04083F0A807A40005E29E0340046FDC077290546BCD322BC0FE88E4005B80007),
    .INIT_2F(256'h4001002508D555361F393F80249401403FEF8D033A207F4FA2BAC8AB0BED34FF),
    .INIT_30(256'hEE5B882AAA0124D30037840A2D7612EFD6D9EE735CD08932FF93554214020943),
    .INIT_31(256'hDFC8342A896021F84F9D10BF2031FABF3A104CE963532189AAA15300A6281701),
    .INIT_32(256'hA19E545E49F7FD652FD3A83DFA6604A50571941526240A150C2EFD68CBE748B1),
    .INIT_33(256'h17860502742AA8C5FC1E805C0915D4FE1CD4BA67F60EF7E19DDBD8DC3DF83CCA),
    .INIT_34(256'h7C7C847AE86D55518FF03E3706055579AAABC723E369D553956AA8EF036800D6),
    .INIT_35(256'h2D7F948BF17B48A4CC31F8AACED86BD87C216EFE07859A18772DF3E0417D3A0F),
    .INIT_36(256'h600AD182201655C4ABA87FF41884827EFBC8EE1FCF25319D8820140AB33DB841),
    .INIT_37(256'h2D20FD3A185F9836C03B9649AC0C0180122A8217B82C8460E23DB10280ED810C),
    .INIT_38(256'h047A024C4CE58E5A237588862DB041C17D66348A9A6A9AB424357D984100851B),
    .INIT_39(256'h8FF0ECB18313047BC9A454E734E5F7B1484AB365AD469A3C600316BC1D79C908),
    .INIT_3A(256'hAC08F9C627B4680C0105F89820EC480A4BDA4884FE1F2C8FB945B2289012EB02),
    .INIT_3B(256'hEF2B1022766AEA01CC959A50FF772B000FBF00D6E407C07DD90A16E58872EA17),
    .INIT_3C(256'h03FABEC8207AFF8E236FB844BE27A000F237F9A1069568E0E8E56C2804DAFCFC),
    .INIT_3D(256'hC1F84C2A7BF812C595059CC11BFE5F038EB7B2B6DFE258FCF8B701DB9A75677C),
    .INIT_3E(256'h9B81FD11136017C01563B1D8EA0D563BC3F4FAFC2FACF3FD917043F694367DD7),
    .INIT_3F(256'hE76020D5F04194C1BAA89107D38DAA65DA46DFD047C46C47E6A247DC35EE741A),
    .INIT_40(256'hE7FEBB31690D040F284AC41259DF610734B33B630E594C81AFC6853697E1920D),
    .INIT_41(256'h5545C18222FC4824D3406963DC107836F4116EDE40FDB5545762A8225563608D),
    .INIT_42(256'h03CD39E062FC9B0B045550FC4C47063F99E6E9B15C42A0282120324A2D28D579),
    .INIT_43(256'hC8C1DE9FCE079ACA73AC8D70241151E107FE9C3F0E1F0B5835AB6B87D0BA20D3),
    .INIT_44(256'h69AC3A75281012868203D8183FD89D28056E425FFFE3FD67F77A057C0B97FF61),
    .INIT_45(256'h1E7BF3F66F2EF81554672455160506CD12DC232734640FA04C0A83F3F7144AED),
    .INIT_46(256'h0F01B5E6F52FEF1675BEF8953F012C0102A787E4220E70C5FB38D953E340079C),
    .INIT_47(256'h1E99C5D10A8CB8700363201584CFC4009335D3CE8E5E7F6096E55A7FE1013FEF),
    .INIT_48(256'hC07000B7C201FD08BB60046E805E64E00B8C530C666E8456A300D6C628BFECF5),
    .INIT_49(256'h0182B3F64C1C9A5600DC662D40525D1454A4CB4A0F99C19003EF005A0C5CAB6A),
    .INIT_4A(256'h600C19D024C8343927F762422070D28D4001AE21E3981801520B003201002000),
    .INIT_4B(256'hFCF9FA4D4F474DED1ACAA02000641E8900966A565492A72280A8358900AE4990),
    .INIT_4C(256'h602014C56E85CCCF05D0222938884CF700961DD27831A7C1F937919E115C2130),
    .INIT_4D(256'h099BC7709A2695AA33012100038009CBC2D0560A4A5327D94EA136889C6571B1),
    .INIT_4E(256'h816D04EC6109E2D801005207C00008F51265F8B245012C7A81A2FFA47E3B2403),
    .INIT_4F(256'h022E6EED0213BCD21AAB515B143BF9EBB409449FE92A48388E881DEF1C845390),
    .INIT_50(256'hF6368708309C7730A3F3F3A085B7EA3015B5E353C8054C7BEE5887C107D90091),
    .INIT_51(256'h2C828500F299D3885D0048B404F9B0605F90010071477F847196D37831B89C28),
    .INIT_52(256'h9F43830D2619BCB0E0229713CDB1F1BE8D4D001E4414860EEC38402131846E55),
    .INIT_53(256'h93793F7E2B0E2D00F47370D84A72A364B55BC25D7101F8A4E9C19EA679C540CF),
    .INIT_54(256'h1FFA18B1B8F2E4FAADA1C6B8BF53ECD9041FBDE1A9D0550783B45F4CB86AB042),
    .INIT_55(256'hC70D4CA37C85B8D916BAFA146A1431459250312DC85B9E74E07CF72519356460),
    .INIT_56(256'hE28909DB044EBF9F6636EC271A5ABEAD8BD96BC6FB1003FF90CE0FE584E2CEA4),
    .INIT_57(256'h0000000000000000000000000000018C6318000000081424304862E12F7D481C),
    .INIT_58(256'h0000000C6A0000000034000000000000000000000000000000000000000C9C00),
    .INIT_59(256'h00000000089C5944D49011418091C94891400541140000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000880000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h00000000000000000008000DD000000000000000000000000000000000000000),
    .INIT_6B(256'h000210F21E66DE6318C631870F3D000000044000000010000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_31 
       (.ADDRARDADDR({1'b1,\imem_rom.rdata_reg_0_19_1 [14:13],ADDRARDADDR[12:1],\imem_rom.rdata_reg_0_31_1 }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_0_31_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_31_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_31_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_0_31_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [31]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_31_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_31_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_31_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_31_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_31_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_31_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_31_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_31_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_4" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFEEFAADE6FFE6FFFEEFADFEFBADBFBAD7FD1FEC480078D18B07B79BDCC09079F),
    .INIT_01(256'hEF2FF97FFEEFADFDF6D7F9DFFFF9BFF9BFFFF5B5DFD3E6FFE6FFFF5BDCDFFCDF),
    .INIT_02(256'hF37FF37FFF77D6FBFFE3FEFFFFCDFFCDFFFFD6FC77F4CBFE5FFFD6F97FEEFAAD),
    .INIT_03(256'h5FF2FFFDDF5BB5FE77FFFE6FFE6FFFFD6D77F4F9BFF9BFFFD6E6FFE6FFF77D56),
    .INIT_04(256'h1675EF67BD9EF67FFC7FDFFFF9BFF9BFFFFADFC77F4CBFE5FFFD6F97FEEFAADE),
    .INIT_05(256'h13E1EFFCB35AD6BA007ED3407E2948C195073A8D4AC9543C90A3AA2C0000001F),
    .INIT_06(256'h543A700D5A1137B5FFFE8B3A8001EF7DFFC00D56892A2D76F7CB35AD6B9B4495),
    .INIT_07(256'hECBFCBF8C28130990AAD7BAD565462CDBFF4002A0CCCC400010014596A006AAB),
    .INIT_08(256'h6DF4B4E9332B75A7B9B4DB3395190AB693A6CF6FAAADFEA3E7D6B45E72B7BBFC),
    .INIT_09(256'h56E76FF74D2257496F1351C7B6AC6553D9ECED1A46D839024328A20C44ADD642),
    .INIT_0A(256'h9178E47C7C21EB70A4C0E32B68CAF13A4AF7B54A9B226BABE7A9A7DBF2B6A54F),
    .INIT_0B(256'hF63C4F7C3DE7FEA928004C4F00471AF832F1F1FFF87C7FD000E0F8F87C08F8FF),
    .INIT_0C(256'hB00FFC0ABC03B10A24EA0FBDDBC1E187243B61F7EEA7DD3BF1D9F0E5DF8FBD77),
    .INIT_0D(256'h0001F02F2647EF9E72707C7C787A00007813647FFDF7BDDEBDF5901041FFBEFA),
    .INIT_0E(256'hB53F5C7FFFBF663FFE53FF4080B51A983E8774EFFFFCC8FEF9E64E0F8FF1E1E8),
    .INIT_0F(256'h190A2C0CC0F100CA54385E77E88747509218018324B0EEF81094A00098AB754E),
    .INIT_10(256'h1C02BE1CA3340624F5943A5D13B402A0081940D24C045720724004EB1C306A40),
    .INIT_11(256'h0102140453A76511D5017830A97EDB4010054BF6FD0D29414846B6C28E04D630),
    .INIT_12(256'h16271800635E12A999C112C404C045F9C21C2D120ED80D002C4411A924A19980),
    .INIT_13(256'h2141208873DA1814318A00C2C242833ED824C3F88C2917E4628C824478CA0407),
    .INIT_14(256'h3A1C019DD2E700027290C74980CD0642426C83F409B4426061E5C4851FBB3268),
    .INIT_15(256'h104DA40650023D044040358101A0649D07035B056A0688057227820048483C25),
    .INIT_16(256'h08A4D56C618D32AB72608761098162098A454609C74419789C54FDC425743257),
    .INIT_17(256'h24B021920444038E009500041782B46498AAEC4A7105126C450444E061A83796),
    .INIT_18(256'h622123D21D384040526904451C40826DCC04908E0E02A05A6375C5200C818051),
    .INIT_19(256'hB1CCE2A4C8840047915804346B8D1C104FD1095024E5E81608C94806E72C804C),
    .INIT_1A(256'h20E16AC60DC1C484AA100180CE083210430897D284439CD343220356EFDCDB68),
    .INIT_1B(256'hC51088600109D096AE8F671469818921408200200905680BCF250D892E4F1087),
    .INIT_1C(256'h2270513E44882500B946884376AA2C02508400D0662B0B43D364DC80290B5725),
    .INIT_1D(256'h4A820C80313E9A096040A4092A404816390A94F524920339A50D20A171004E45),
    .INIT_1E(256'h690A967B604A27E4110283CF414501103784806138208AE71D35CA501A919191),
    .INIT_1F(256'h078719518200520380548000100811F87000902CC1430A2082082082D44C92DD),
    .INIT_20(256'hD02FE4C343A00CAA51CF9A22501D158B510225921351012004480600B04209C8),
    .INIT_21(256'h1C26237C54CEA004D44B41292DDA0DAD7C8BC9B52F34B4A1FE0332F0BCA059E4),
    .INIT_22(256'h64761442A24B2512038681C58078808A4261642480C41B27206A814EB6083971),
    .INIT_23(256'h20700400E001C00400E004003811408D315C9DCA92380A024200040007023910),
    .INIT_24(256'hA6A101040822298D002826188000481442E0230000C97AEAEAEAEAEA9C725909),
    .INIT_25(256'hA8A93A28054549BA2840209202404520109084429178088600882A225205884D),
    .INIT_26(256'h10282744830006CE0F01B36D179911056920220C1884F49B9389C38289156110),
    .INIT_27(256'h3881509300CE003C5A028803430C8046580204F3524166006068828B87850A25),
    .INIT_28(256'h524450041FE0144540435043600544AD5408211E60C95810800E3252B90215BF),
    .INIT_29(256'h05200013240F202B101A5C41F54C3305C244AC45822B96983A9048805F80C488),
    .INIT_2A(256'h01C208BCA4B3E02E60CE84AEC842F40102F0742148E843A10B20814854408511),
    .INIT_2B(256'h34421849010012483249A80A6010020C0C2DD200400842A314820A4032400001),
    .INIT_2C(256'h56644245110810F048732174F21E80B8003800E03C8290504500222144130483),
    .INIT_2D(256'h8000CA48404C4F1D12CD3EC200182553ACA59EFAA11E5AE4845804843EFA6048),
    .INIT_2E(256'h86B414A0000B31082E939905ACC6A18AAC91120E249012298654412500173E9E),
    .INIT_2F(256'h5A08921B88A4444128A655708272D5000E520168B24FAC16A692EF4656095CD6),
    .INIT_30(256'h9F19E9E000058C024380DC2C8400883280101020201220616B60000008025000),
    .INIT_31(256'h2016CBD86650FA15ECEB37263BCD0480A196821778022850000009EFA6D444B8),
    .INIT_32(256'h0000AEA0A006D4AAE429CAA60A171A888E023C801C028DF3649BF070A2048143),
    .INIT_33(256'h200537A74C0000494B02D482D5F5A000108017800C60C8E115702081818740BC),
    .INIT_34(256'h82030401C0760000C609810061177D323BE9B088120C00122A0000C0B003A4A4),
    .INIT_35(256'h240712280D211941124B05418021940100F845907004058B90108D106A4292A9),
    .INIT_36(256'h400462809C845930EB080623E3A2A4919D1014D888D2291861400F19F356A79C),
    .INIT_37(256'hD4510AF8A0A765680FFAD0B9E2483A29694C808C7F8937CE37F2B85254D37311),
    .INIT_38(256'h07C954046A2A134532C40DA26C45A0C5C9FC997B45232B1E529801E13AF2B480),
    .INIT_39(256'h8CC2814C000EC866CE96DD2F94043BE08824C9A5205D5BE684056DDC6F888348),
    .INIT_3A(256'h00052082948013824449050098C3E3814C5EC6A4C81040658E0430029D681001),
    .INIT_3B(256'h58401132844200C168E8A9F2CC2302BD2B62EC3DC74175400240030280D61822),
    .INIT_3C(256'hF32694B00E016B184BA6012644E6112C0CBE806E042D4C811AAC148184A2C880),
    .INIT_3D(256'h0F528C433E408C0A092B800607FDC008040A240F4A5C528443D8210403007122),
    .INIT_3E(256'h4075434A241C190446D279F097C7B400B5931C983426CB915E8D3D9611097B08),
    .INIT_3F(256'h230002D6A000018B0A1062A80295572940BA0EB8BA39B04E0A6DA14D401810D6),
    .INIT_40(256'h04613E8D0CE592004283ADF009052A9224DBEF310510081D160D6CB0503C4A86),
    .INIT_41(256'h0000040D7060A84BAC73D4870E06403003A2600A80D0400000619C9AA54690BA),
    .INIT_42(256'hB583688043E102650A00011053CC3C0309089A0F525804D510800C02648F41B4),
    .INIT_43(256'h1184400034F4D1FF95031905182602602823C3C0F1E30E274B0294A122418F75),
    .INIT_44(256'h9589010E83E2A000B08B5C4A8D81504F7D50A4000C0311600B0101C06B44D388),
    .INIT_45(256'hF828C84A18004200000260806D64F80217FC121AF2087282C0E248818E93100A),
    .INIT_46(256'h84813A808074D4288061496009D501D44001C313000886A9000124E1004D0068),
    .INIT_47(256'hC1A4137E26028175F8156ABC16019C4B0944824130408CE0490AA62820048044),
    .INIT_48(256'h1FAE41E255FC639004926C2142002253C19524CDDC1A4C2EC4080A41901A9F04),
    .INIT_49(256'h59A88981888E690C4032928ACCC0228A284884C4DC000005008271C02211B080),
    .INIT_4A(256'h19BF27AB7A633E80E2222E2A9420088100804C210DCBFBF1040201F0037E3E9F),
    .INIT_4B(256'hF0868782010C4EBB2AFBC40C01E0106B108058B2B17C7B8FFD343DA060A05A2D),
    .INIT_4C(256'h2D2F1772169B4082E783615255850D4790C0162C8616489807C0061086810A07),
    .INIT_4D(256'hC3A45F88C933FB8EC8019259B828F20A58017940D02563E1B0408534A79F03A6),
    .INIT_4E(256'h353E806C15DE0A79ADCE023880B1040C039E46838E0D510F00BC9A4B63C86943),
    .INIT_4F(256'h66B0C077F61074647D4C389139A5DAD5A078472401088A0D07CA2BAC090E3401),
    .INIT_50(256'h475D48820003EB0A49112C580B4C41DC11839688E2BB323454D1FD044A3ED90B),
    .INIT_51(256'h618ADC0C0702915C807E141E40BA38346C17CC7755863310C5092225E64341B4),
    .INIT_52(256'h3880DE529A8712B0668F31030A640081A25404AC8E7442A08C1DC290E82D094E),
    .INIT_53(256'h72406988270E1250208C13B4C007C144E2E024F380FAC3A1481780E88702C9B8),
    .INIT_54(256'h1A0CE5A65867EC81F00201C421E0A800169860262111F43E5C5030017B10C0BE),
    .INIT_55(256'h0040D752B0BC7C0568BA843155AAF84D0D5C618E07CD819A77C2B9AEE1054F18),
    .INIT_56(256'h3001832280400F45434503BC0746014058B3BC152A1F4A136204060479D5F858),
    .INIT_57(256'h5555555555555555535555555555544BD48450A030130C9CF638A385001A0D20),
    .INIT_58(256'h01ABAAA02EF22ABC5282008236102E1980800C60230C1300015B5CA0129E4355),
    .INIT_59(256'h491AC033C1953E2913D8B1C1B84065479270081FE01540154000000000000000),
    .INIT_5A(256'h810620001030216A50047C100044850380096006920D6D304401539274810D05),
    .INIT_5B(256'h933C540E2172B901214C0C025D027808545929C5011C0080090887AA100569C2),
    .INIT_5C(256'h06089000DAA0662000C8010246005034104204011C50A6000580486B02029B41),
    .INIT_5D(256'h3C844A4E13797C61021043950920808014805680B400108B4008819575280110),
    .INIT_5E(256'h003009205040A5812800100028673854048C2651458312199801804024905F00),
    .INIT_5F(256'h223E88A12002230030380080007085C044DD00800267D8A41012284014640C80),
    .INIT_60(256'h888A2C011E1A589850018C18000100A42412048CA5A0903AF13C4024410026C8),
    .INIT_61(256'h2A1C14020EC0008C8454D1A004C00A0430A202560004043724E3C219456CA442),
    .INIT_62(256'h1410509581020180388020417FAC40401B713ECB00ED188004C8F8A064001881),
    .INIT_63(256'hC6B48501614302838410D280B2944490125E01081128A03002084820841470C5),
    .INIT_64(256'hEA40060001109D4802B490224C13FFC4A08800258024A00D0001088AA8A6A800),
    .INIT_65(256'h00919080BA5C4244290254840019E24100020060597B2E444290127482000C00),
    .INIT_66(256'h002A4A1F7021025401B826614003C4B0280700C1980CA00000010200014B0D39),
    .INIT_67(256'hD04848C24AB8789E1E24082587C40B0E4406202F0CC4004A682A09A603440DAB),
    .INIT_68(256'h4220080000C630200A1100227000A580A940859413D102A2BC11561200080030),
    .INIT_69(256'h00284801410AEC230054AA8580E90A201B00408002012406140B108A08200400),
    .INIT_6A(256'h2824A23610C0478C10E13B4118834B60B249060C1FF79A428001D43A85021620),
    .INIT_6B(256'h0003F83018601E6018003024403D110000046018E34B84B821021FDFF8095C0A),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_4 
       (.ADDRARDADDR({1'b1,ADDRARDADDR[14:1],\imem_rom.rdata_reg_0_31_1 }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_0_4_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_4_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_4_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_0_4_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [4]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_4_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_4_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_4_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_4_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_4_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_4_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_4_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_4_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h13AC7569B59DB94BFCC76377C572C7D75A375429186B896208FD21F250A4C7B0),
    .INIT_01(256'hF7F8FFD8BFAC763EF92BAF77CED6D676D397FADB563F5B59DB4E7BAFF36B3B75),
    .INIT_02(256'h4DACEDCA5FE63B07FF7F5BBF2EB6B3B69E7BEB5FE58FFECFF33BEBFFD8BAC757),
    .INIT_03(256'hF1FF997F98EC4AEBDDF3B5B59DB4E5FEB6D58FD6D676D39EEB9B59DBA89D63AB),
    .INIT_04(256'hAA07F4DFCB7F2DFFDFEB77E5D6EA76D7B97D65FE58FFECFF337EBFFD8BAC756F),
    .INIT_05(256'hEB1E19A144252144178B6DBF81D4AEBA6858C5D61516BB336E72D5580007FFBC),
    .INIT_06(256'hABC50FF2A5EE5B4A000330C4001E3082003FFAAB76D5D0BF081442521465BB6A),
    .INIT_07(256'h104854070D7C4622B556B752A98B0D2A40180004311233BFFEFFE98694009554),
    .INIT_08(256'h8A6A6B264C5DAA5F5E492EBCAAE2B4C96CC93091D5120B5008294BA9ED424401),
    .INIT_09(256'hA918D0F8829C6BB291A7AC14C8538ABC8E470ACCBAA646749C564CF1995A299C),
    .INIT_0A(256'h0EFCE3F880DE160D5F1C9C44971DCE5D95084AA524CCB454187050240DC95293),
    .INIT_0B(256'h0BE09280CADA0952500012B8FFF8F520C3EEEE2BF5BB91200119B775BE07B77F),
    .INIT_0C(256'h75F03AB5CBC34E33C317FEC273398E58D104EFDB915F7A8FAA65410620335289),
    .INIT_0D(256'h0C33AFDCD9C68962CDE3F880804C030CD7EF9BFE0E5AD62143DA656ABA504195),
    .INIT_0E(256'h7A5FA3F3B04299D081AC50BF7F58E11841798BFFFFF738C89629BC7F11020130),
    .INIT_0F(256'hCE904B210B07E6673B82184187080885CD0C81FA0643000AE96F400222D4BAB1),
    .INIT_10(256'h1BFCE60A85AC22FDF488B14FDA5835622C126B5FB58F820A5B8EA36B0BF2B0DA),
    .INIT_11(256'hB8886EF81C23E181A151ADDB3220F0C88DD99107833D437322E371DE1F96D648),
    .INIT_12(256'h7119ED0598B8FC924E72C7EF2735A2C9B9171039F36050D932EA6B18CE7BCCCA),
    .INIT_13(256'hAC553889D7E66999D6A2893430975D5C1322C2AC244C03DE8BCF65202C1AC345),
    .INIT_14(256'h5182576A2682FE00436C053D45069183424311529CD26D0F80C65118B42E05E0),
    .INIT_15(256'hBEE717552230267A5078E29E44A33EC0E8EE840E40D17090DEB788AF3F212154),
    .INIT_16(256'h014A39910861352B724DE4E7F2F42AAB982498DE8979AFEB468611E768C39CD0),
    .INIT_17(256'hB0C87F1C302AF82072FB08C208506D256C2E1DC54E470DC99B8BB3B55C6ED48F),
    .INIT_18(256'hD1E9A9596AC5B46D98EC7B99B069B595EAC2585B8C650F2E10D112C5532EDE00),
    .INIT_19(256'h6BBA60BBB762F8B5D4948FC0EFCF1E18F09E9A0E8090B334015494912D918DB0),
    .INIT_1A(256'hC4B370A26C3401014C582A46B324B87EAC8B4AA82C1ACF095FA350BA5201768D),
    .INIT_1B(256'hBE1D1E812E9A6A5250E510B208425E2882654D0B5AA1E9298344518F606FBEF3),
    .INIT_1C(256'hAE5E44982C6793919439063304495253508EAB113218E891FCD3254D335334B6),
    .INIT_1D(256'h93AB52489A6A0181948CFFAF4FD8CD91B531E6F7C205A1B9582F3640CB646B85),
    .INIT_1E(256'hBFA35275CDA41983263D096091821054B04771360130850588C60D212AA14E42),
    .INIT_1F(256'hF3E3627AE4435E44752B7EEFE5558F412D9BA4E5B5E00820C30C30C30968C281),
    .INIT_20(256'hEDCB96B32E5ABD55A62049C8311D9391D90074E10480F57A8E6E0455C1310A29),
    .INIT_21(256'h4ACA375862352A97C72019823A41224CFF1972340FC83B08D4020D494757147F),
    .INIT_22(256'h9BAA6800A3B8F9EA0860141A6ED3B580AB0FE08B915EEB97E709318C4070426F),
    .INIT_23(256'hF8F532821B043712821B12E086B49942F6B53A84A241A584ACE3727C10CDD52A),
    .INIT_24(256'h3612B8DEB6DB6657879CD9A348A9132BB4BB9F6B3D264D5959595B5B15AA6181),
    .INIT_25(256'h1C5EDB9FF8E2F7875C7FED30AAEACA0AEB956B59268DB55858CCC7DA4F3D9C52),
    .INIT_26(256'hCB2E36B6636A77357ADA0D94F2EEA7C8A5214F3664F9BFD17661FA89556D71E7),
    .INIT_27(256'h8566236CF90FC083631244685CF258FB03499F296D36528D0B86E090F032CCDD),
    .INIT_28(256'h6CB928931571E104C18D59B6F776F0DEE8F69CB44B1DACD4BB06289844992A55),
    .INIT_29(256'h0565156CDE40876F581DCC08F2A6115BFCB3E8909F072E3BC0315C5AB5430C61),
    .INIT_2A(256'h043224C48E79AA981930C2D0643D060D020D8612630C2C3097B5C2969563695B),
    .INIT_2B(256'h9A63CC75434BD5AA69414236C463ADD1A39716BBC59312190AF33D60C95DC48F),
    .INIT_2C(256'hD7BD4517AD16EA194209C6644907A086E086821B63C47B6EA163BE11B0C72242),
    .INIT_2D(256'h6288A85311498117E832CD1D36627DA51A72351407017FAC3200A94D951404F2),
    .INIT_2E(256'hFD0917588DA642F7BD0506D3411646F851A28804781220352892C372FB4F2508),
    .INIT_2F(256'h202217A3B80505055531AB8F64A5C055114EF4C2027BA413BBA918900BC116E9),
    .INIT_30(256'h9CA02958A233562D9ADC0DD9AB05E05A94B16D62DA9A0020C31B144625F3AC4D),
    .INIT_31(256'h1C28296C066A9DEB69E4D8377142E521EAF4F005C3113A8F8A238D5140F1C946),
    .INIT_32(256'h241A4179C16308A31B70323343154D07D3641A937C544DE4580D8951C1F6922A),
    .INIT_33(256'h1CAEAB6A496288139CE9A074A1A881BAB94480D2005D368B26D4E995162229CA),
    .INIT_34(256'hD34149D0BBB9C5104CD63ACD54EA8A0154502D496E0CC5210CA2888D28D4378E),
    .INIT_35(256'hC3F63DD60A9E088CA082B48CD51F5F12249DB6470593C9C2C9EF6BBDD1490C8C),
    .INIT_36(256'hEAB5CC71329230945094C8094E9C1F42BCAD5E652F38AA516AA412EE34C21356),
    .INIT_37(256'hA71F85537CEA9D35AAFBD34C5E614346F95707F0EC884DF16E7012390AA7BF32),
    .INIT_38(256'hAB020156C6016340000047A143AE72F30B5F9973C2A3C33F59B840493B566AB2),
    .INIT_39(256'h4F040C582B7CD055F798F08368068A2024077C28300A243EACE8B91A123701AA),
    .INIT_3A(256'h6560B50E9BDDB1ADA253025458F946D8A6379B631ABC00B937442A20262460AA),
    .INIT_3B(256'hDE4733CA418CD88D62E1926068C56AAB5CC2BBAD22A5A8657EA5CCD18BF58865),
    .INIT_3C(256'h51C84B586A678D2605060A788054B109B84F46A224FA1275D775822849B001F2),
    .INIT_3D(256'h9C59F35BF19F074E9A3EC20EC800BC657B587B67B6D671D42EA472B22831C112),
    .INIT_3E(256'h0A508280C616B6B106A442E19417CD0A1B7188397AD03B3C890A2A937E849E4C),
    .INIT_3F(256'h0C891B5B44B9898D0FA2D0DC44FEA4224D9EB58D9FC97BF34052D2402078904E),
    .INIT_40(256'h068A43E0506422ED7F2A2F8583EA69289EB569262A1150AD589A304818A803AE),
    .INIT_41(256'h1447178F71880CC94B88750B155ABFE8E1598E5CD5A8B1445549450AA873C80E),
    .INIT_42(256'h43B483D5A305E3674FC510C060760A33D025CE2280C6210C642AAFF02289920B),
    .INIT_43(256'hC94D11FD96439DE356882D61069510E715CFF95FACADEE0101B2034790B111B6),
    .INIT_44(256'h45A68B67BABF589A6A0CA6456E71FC9A8A1A21195C09A31FECE60B64B1A3E0F3),
    .INIT_45(256'hA4E9F2AE6ECDF4F1447788311561A4F535A4C13DA02AA4C9FD7EC36223A1BFBA),
    .INIT_46(256'h20639F8DCB329F096B5539B112A0C8A0C62046B2A15A221FD7F0E9D6FD1A9ECC),
    .INIT_47(256'h58EB0514621C21FAA10FBA48C67D1D4B8E7110C298DADC23CD66920DA6022B5F),
    .INIT_48(256'h8B1C8497FD558867FFC28B0E47F41FA2BEDC1F36A6CE13AB843BB1AD927E20BC),
    .INIT_49(256'h7520EE25532B6687FFC4CE45EB8159945CA4CB0A6479B4EA88E5959A44388A4A),
    .INIT_4A(256'h952A80A99212E9B9E0E332280872C0A2D57F43CEEFFFBABFA01180E7134FFB96),
    .INIT_4B(256'h3807445350084082484866881749042193061224244406C85C4660296ED32B48),
    .INIT_4C(256'h2F0F3F40981FD3C80122D586575558A19346BA1F054370B0E2FA4B428B8518B3),
    .INIT_4D(256'h0308232CB9834D3B90375C81AC3708AD8D8FDD8548A404046E0A9734C79F0206),
    .INIT_4E(256'hECC8AB122AA4599502AA5BD6C20149487182731420B2BDF3550BC73194A34F9A),
    .INIT_4F(256'hCB5148D903F4056015DFC290C21C404412A6BC38B3EEADBD49685D97D22B1583),
    .INIT_50(256'h758D7484F5B1F67950850042108218A3C99D3264CBA1080E705180088634C101),
    .INIT_51(256'h8272265E812AD637582B1407BF41E7ED5102AD009C49421C7547C6E0F5792261),
    .INIT_52(256'h354BD518D8264D8C08834088C44945893B9784334718FA9263064B416FB61AC6),
    .INIT_53(256'h1542FB2618C0C18080E4849C409CD52A2C7C871102B420D6422B21CCC7AA565C),
    .INIT_54(256'h7A3BB4844100E220380B10EAAA6BE4023CD07172113B7C44CDAAA3093FD9453E),
    .INIT_55(256'h085095754EAFE7CD3FD5D0B9F173F1C9EDAFD19AA37B15AA05D300CE5640F31C),
    .INIT_56(256'h845E5360BADC675105EA92F6B1F122B2C07802BE3B15D36744B0B098B8185051),
    .INIT_57(256'h00000000000000000000A0000100011144B51080947C337AC9C546C80D4CF0B1),
    .INIT_58(256'h000400038FC572030F05000A318D42185080010023C897BCE6189600761A1E00),
    .INIT_59(256'hFFFF9DDEF1A058CBDED6D141E2D104453C3015BDA84055150000000000000000),
    .INIT_5A(256'h0160F9EF46002C0858060FB7FFEDEFF7DF7FFFFFE7DFFFEBFFCFFDF7FEEAFE7F),
    .INIT_5B(256'hE7FFFCFDF667B600292FFFFCFFFCFF7FFDFFFFFEDEDF3FEFFFEFDFFFFFFE73CF),
    .INIT_5C(256'hF0FFBBAE9437CFF79FFFFDFEFF7FFFFBFFFFF9FFFBE0A600098048637FFFCFFF),
    .INIT_5D(256'hF7FFF7F7E7BFBFBFFFEFFFFFFEF7E7FFFEFFDEFF6DDBFFFFDFFFFDFFEDFFF39B),
    .INIT_5E(256'h12B0052058C010814300D6000C030086050D470397F7DF7DDDEFFDEFFCFFF7FF),
    .INIT_5F(256'hFFF7FEC1F805BEFBEBCFDEF3DFEDF803E7167BF1FFFFDFA2007FEE73F57FFFF0),
    .INIT_60(256'hBFEFFFFFB7FEFAC873FF2FC73EFBC030081FDFFDFFFBFEFFFBFBFDFFFFDFFFFF),
    .INIT_61(256'hDFEFF6E03FFC050DFBFEBFBF7FFBF40DE07E0046B0177FFFEFF6FFFFFFFB3FFF),
    .INIT_62(256'h7DF7DEBFCB9FDFE63F9EEEEF7F9F7FC2800000103FDA40E0297FFEFFC820587F),
    .INIT_63(256'hC4B4F77DCE1FDFEFEB9DD6EF2F7BFEDFF7FFFFFFBFFFFFEDDEFF79FCFDFDF7DF),
    .INIT_64(256'hFFEF7FCF7FF97FFCF1FFDEA79FE7FFFFEFFDF7FFFBFFFDFFCFFFA0A220B8A002),
    .INIT_65(256'h7FBFFFFFDFBFBEFFFFFFFFEFFDF3FF8007FF01081BFFFFEFFFFFFFDFF7FEF97B),
    .INIT_66(256'h803FE6EDEF9FF797E6F7FEB5EF3DF9D02BFFFFAEBFFA03EEEDB5F3E00D097FFF),
    .INIT_67(256'hFFFFFFFFFF03FFE0FFF81FFBFFF80953FFFFFF750140033FFF7FEFFFF7FBF9EF),
    .INIT_68(256'hF37EFFC000000EFF7FD7FFABFFFEF4107EC0003FFFFFFFD7C07FBFE010F8003F),
    .INIT_69(256'hFF7F7FFA407F647F02842FFFFFFFFDFFAD7B9ECBFFBE76FDF9FDFEFF9DBF9E7F),
    .INIT_6A(256'h805FBEBFB2177D983C91F9E11DD96B9FBFDFFF7CA1040B6F803FFBEE060293FE),
    .INIT_6B(256'h000041312066DA6300060027403E1000100440000000200016FDE0A027FFEA8A),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_5 
       (.ADDRARDADDR({1'b1,ADDRARDADDR[14:1],\imem_rom.rdata_reg_0_31_1 }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_0_5_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_5_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_5_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_0_5_DOADO_UNCONNECTED [31:1],out[1]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_5_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_5_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_5_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_5_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_5_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_5_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_5_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_5_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_6" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h01005521900190001005201045200452002398015126C87C0CED22344A0D0730),
    .INIT_01(256'h10D0068001005202092806200006400640000A4A002C1900190000A423200320),
    .INIT_02(256'h0C800C8000802904001C01000032003200002903800B3401A000290680100552),
    .INIT_03(256'hA00D000200A44A01880001900190000292800B064006400029190019000802A9),
    .INIT_04(256'h201610984261098003802000064006400005203800B3401A0002906801005521),
    .INIT_05(256'h481E100144252144060120200014A63A0850C5521410AB036E5055500000001C),
    .INIT_06(256'hABC50FF2A5EE484A000130C4001C10820000008936D490890814425214449B6A),
    .INIT_07(256'h100014060D78442235528452A98A0D22400800003112100000C0098694008554),
    .INIT_08(256'h820A4B064C548A504649248C2AE2B0496C4930905512014008294BA18D404401),
    .INIT_09(256'hA9189008029C28B29084A01048538AAC060302C4B82646709C564CF19152299C),
    .INIT_0A(256'h0E000380808000001B1C1C4497150E4595084A8424CC9454184050240D494210),
    .INIT_0B(256'h01009080821000425000003000000100810E0E00058380200101070582010700),
    .INIT_0C(256'h45F002B5400042208315F0420000085881048E08114022840A24010220204288),
    .INIT_0D(256'h0002000018000040880380808004000080001B8002084220420A656AA2004105),
    .INIT_0E(256'h4840A380004098C0012400000048C10041000200000300000409007010020010),
    .INIT_0F(256'h34494402D201802108B2465565BE4A83989100033B428882894A400002548A81),
    .INIT_10(256'h380020021421D94A1B29811A8781DE40500000000258EA843001238B38623B62),
    .INIT_11(256'h7BEA44AEA8B7503120859C88E2892886664752397AC40303188379DA04452800),
    .INIT_12(256'h1231440C4307192824E19946826C91014198DA66E60868901204418464180062),
    .INIT_13(256'h0B15024807C06D0894A044424BFD9C09990F5263BD04D2D8F1AD73FE1B9BBA33),
    .INIT_14(256'h325C18181A88000243618352891A60A114A654C8249B40E0F12E5218803A0064),
    .INIT_15(256'hB86794CE4B10466A7154FA0F8BC2943108B10E16D1C04C10C238392C0F019320),
    .INIT_16(256'h03C838D108B11C2DB20DE1E2C3744E6110B49F12A440A841B39E316228EF3681),
    .INIT_17(256'h00C82F055C2CB618A1BB0943D9AA21C9660A444382C608339399B1B450169891),
    .INIT_18(256'hC092D8E24795351D06FB111006269222A700A002DE8D3D2F39912088154AC621),
    .INIT_19(256'h623A64939042D2945514417E402E012C10344C001101994882009511388E46B9),
    .INIT_1A(256'h6261C0F03E0B11A9C4261F81B007030E5E51DA2A4541F4054A52C03A5320F681),
    .INIT_1B(256'h6204D2079A1EEF67D063987291A6723304C4CD1C8CAA911E005C1238F870BD07),
    .INIT_1C(256'h1517D86A9A7512638C13458C8969429385617D0215151EB08CD313430C384818),
    .INIT_1D(256'hA902E6B0D2595D14E82C919EB9409C453C1E670A41AA60DD520736806E05A681),
    .INIT_1E(256'h4A0160C20F05190B6C214323E0A2854C01C26B680054B4038F1A3028540258FE),
    .INIT_1F(256'hD2907C82142323D2A13886E020D5E29C065826C1028208234D34D34D12626051),
    .INIT_20(256'hE8039FC73E598D55922102F2306089002E4314443022FDC7E78024B3C1350160),
    .INIT_21(256'h38688180454060851803E0DDC0E08F4B801F39CC0BC94A1746730DC14557D024),
    .INIT_22(256'h90F24E1B33211A8E48701C1239D30F372CA04703B4086D90318D141890240031),
    .INIT_23(256'h8520A3A21E603E83B21E03EC87C8A1226630C2652441A6037C92107980EC6C21),
    .INIT_24(256'h23829889A69A84E47798D28E1C6516E2E5AC6A6C09DA1915151515150688A128),
    .INIT_25(256'h38C88D9719860555CA30E7222A8FAA084CCD29316688E5501CDA8C08CABABA50),
    .INIT_26(256'h4931158E688C57212E4A49B261C4C657A6A922A145768A382EEDE6234B42A8CB),
    .INIT_27(256'h840A2A48F9E99C83659858B8DFD649590989A609E7150A9711AB1131B09E631A),
    .INIT_28(256'h6490ABF2CCEDC043D4842C3EBB36B2F4A8F69CA043EE2454462C03A8C4A9AA33),
    .INIT_29(256'h62EB8D4989EA9760211048E002A0618FDD53ADA59FE88481C6C130622C41E282),
    .INIT_2A(256'h203A2642F4A03214A4B152D125330AEE720D8AD6A3152C54B32992B0C9860CE2),
    .INIT_2B(256'h1322417263096221A925C01E2A24ACD1A29E1081D6B2109F59584DB0D98AA52E),
    .INIT_2C(256'hD2B545938D12AF810C1EA45800012887E087A21E030D70E6AC8A085090646A4A),
    .INIT_2D(256'h68A0A5A1071C8433539280122A584226DA401AAA350636AD9A5C6A0CFAAA2DD9),
    .INIT_2E(256'h828C0F0A042D2200A50C1016A134C3C95461884E14B700168F62A7B000C98FB0),
    .INIT_2F(256'h6B22924098C55045579108C544E6530D46A445A01009D5189971DC9208EB3216),
    .INIT_30(256'h336BAC1A283361754DA48549C0207014D40125004AE80000BF7F450625038901),
    .INIT_31(256'h122822ED200A8116018C481688029A2A02F058874B430A8DA283A5AAA2594F10),
    .INIT_32(256'h84100986414B40A10A22661291D8048B82C40A90B0245716C8057370491782A7),
    .INIT_33(256'h2222F5200968A01C6C0B5082555491A479D0841CCEC51E889D42081C6A183846),
    .INIT_34(256'hA085035A23EDD1406210261025AD5F657FAC81460FD0D17604A8A04A959006AA),
    .INIT_35(256'h5C0E7991106610408000A444552C8486C88724240402010A4D68FAD110123984),
    .INIT_36(256'h59A5C0C122101808FEA88F58C7041515B00C9023261C964062A41A0404B3C010),
    .INIT_37(256'h408A69C0106A95A689F2F35C59346144D90202AE4042096140D6800902871D02),
    .INIT_38(256'h6B6C015487D94A4F0BC4345B268815ABEB20B20848F208200D4108ED403488B8),
    .INIT_39(256'h51F2AA1EE213F12A711821302BD57A36D89549020E567407A94A50A2114708BA),
    .INIT_3A(256'hA1412987D010B8A23A40086754F0798AB325DDABE88DE88733843802B92C5862),
    .INIT_3B(256'h91E2BAF8C0D64BED0209BA59C033D099D1B6763D854454885205964204BCA335),
    .INIT_3C(256'h323615905830F3675C70A36F2411085F6848A314069513ACB4C0B4280A6EEC55),
    .INIT_3D(256'h8E0014D81069101A1F0AAA42800062137184818A110FA124586041242420C438),
    .INIT_3E(256'h1E3553DE060C357982E3F0B0F607B423C18A6483116844C2ED4D19D4DBA48184),
    .INIT_3F(256'h2389074AB315011C1E36240B06AA68001A6AF418604308848EB150084154B118),
    .INIT_40(256'h89ED91C3A9340540634BEC0CE0ACEC0228B7FDAA0E305D9C07569AE8721B0661),
    .INIT_41(256'h4507910979F08082D54830199412506061C94E464C2C3450552EAFB44171C807),
    .INIT_42(256'hCF4C338C3270B5E70ED14010A0022C1FC10C4C2D42C681A264A625F0268E576F),
    .INIT_43(256'h099D0906990101F3E2A0A4212311436E0404DC0FAE246E402D074BC738B2B0FA),
    .INIT_44(256'h240802EF0A771202D00B9E60618892DD55082039B41A01816F3A0B2272211BC0),
    .INIT_45(256'h804AA34262CFF43450650034FFE582B817B00682620668C8ED6AD1CFCAB3A0AB),
    .INIT_46(256'h2417C124D79629B85775D39411FEC950168264138310CFC35250124001550252),
    .INIT_47(256'hD4299880660201C804152E4060523D0A208D00847C10E28659C6C8002F002449),
    .INIT_48(256'h8EB6E5EFED31F1E36868830188342309858C0A3848C9122E8E80B1C510A0CEF4),
    .INIT_49(256'hC6258FCD5313262040C00641EB007DA694388342C011946A8A44951248A70344),
    .INIT_4A(256'h0028222840C20228E130D09A2672E580B381462A212C100F641301E51001E00A),
    .INIT_4B(256'h6BA9594C494048821842EE8E3149183F17281C38385B0A5B940011220B4A0909),
    .INIT_4C(256'hAE2804C06A20C04E005496751258004317087A61C2519CD998A1851605EC0A01),
    .INIT_4D(256'h004C004C61B00000161F4C4022691D0484455A0B0024022808C083007001A388),
    .INIT_4E(256'hEB866E1982251C0F5769C951804650B45296F146A510B386B0E958E48EB06D90),
    .INIT_4F(256'h007B045538517040892550800406E1D181EAE60604A2CF031528C093CA990222),
    .INIT_50(256'h4325011A2483D60E338180024244280489023AA4CBD9182C79D905A82490C004),
    .INIT_51(256'hAD32200CA58815530418084204E5D024DE8189C389417786008B00C5C100A1E8),
    .INIT_52(256'h0A818C112A9A2C7CC88F5497C4412C890B1D83846B00CA0C7F32085554304206),
    .INIT_53(256'hE441EAC70FCCD10161202048C044560E001C67858E70600449230A60A6A22E1C),
    .INIT_54(256'h6938F98FA105522609CA00448031A0801E03011030B80402453230011178E3C2),
    .INIT_55(256'h0000D1A5229813150392BC05333B21090943E003294D2AA8B39327191844809C),
    .INIT_56(256'h4108C7AA960936065172963219D90964E8DA02BD0A2C80786C58181679891854),
    .INIT_57(256'h00000000000000000601E0000100019DFB0841D1FC6C316009C140E2084C4024),
    .INIT_58(256'h000400038E03D3EA41F3001A03B06E4190C3B08B5800A581000206B03CE88000),
    .INIT_59(256'h7F3FD07F009289AECEFEF2829A38CC83740001D2D44554050000000000000000),
    .INIT_5A(256'h8004F5FC16F0210B02167FF537FDDDAFFFE9798FF6C5DD9064CDFFD53213BF7F),
    .INIT_5B(256'hB3DFDEDEF77792012A6DDEFEB5FED77F5D57AEFDCF0FB6B76BEF1D3F9CEF6BE7),
    .INIT_5C(256'h562DF6000007EE079FDFC5E2FF79DDFD99F71DE39D77FDFFF9FFAFFF1F32BFDF),
    .INIT_5D(256'hBFFEFF7F77FDDFFDF75E7FFFCFF7D7FE7BCEF7DEFDFBFBFFF4AAEFFF7D9E7953),
    .INIT_5E(256'h1410012012C024806800C0002C6000D005A0075B07FFFBEFFF7FCFFE3EBFFFF9),
    .INIT_5F(256'h7AFEBFFFF801FFE7F83C38BA6DFDB7FFE417FFF5FFE80537FFD54F7BF82FFFF8),
    .INIT_60(256'hBFAEBCCF7EFFF7D7FBFFA11FA31D0001807FFFBDFFFFFFC40BBE7FB55D5BAAD5),
    .INIT_61(256'h2FDFFE7FCFFE002DFFE5F1BFEFFF8FEEFFE70080B009DFDF6FEFEFEFFF7CB45F),
    .INIT_62(256'h9EBAF597A90EAFCE3EC3315BC02F3B3D7FFB7FFFFBFD7ED001FFD8AFEFA018BD),
    .INIT_63(256'hCAF37FFF6FDB2B9F9C5B64DCFFFDFFBF37FF97D63D5CFFFC17DFDC7EEFBE78E7),
    .INIT_64(256'h57F7F7EFF9FDEAFE7B5FF0225CF8004FCBFBFDA7FE27FE0FAC0140A82A40AA01),
    .INIT_65(256'h4FFD9FF7FFFDEEF4B633DB0FFBFBFB7FE80281031BF3DC6F4B639EFB17FDFD3F),
    .INIT_66(256'hC08F59BFF2F9C751F5ACAA7FFFBFDCE026FA1FEFDFFFFFF54936FAB020697FF8),
    .INIT_67(256'hFBF9F9DFCABFFEDFFFB5FFAFF7EC0A07F467587EEFBC025B487E6FB72765FC3F),
    .INIT_68(256'hFBE7EFE000C0BFE3DE1D6C2FBA3FBDFFFFC0E03F1FF3FEB6BFF577FFFFF8163F),
    .INIT_69(256'h5C7FD73D7D6AFBFF00802ACAB0FF0FAC3B3FCFEBF7D33FFFFCBFD7FC4FFFD77E),
    .INIT_6A(256'h007FBEBF3CD63E161192E193377A3BFFBFDFFF7320481B6D37FDFFFFFF02D2FF),
    .INIT_6B(256'h0001A0301E001A6318C000070E01900110042010F71BF710088214A226D67F20),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_6 
       (.ADDRARDADDR({1'b1,ADDRARDADDR[14:1],\imem_rom.rdata_reg_0_31_1 }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_0_6_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_6_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_6_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_0_6_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [6]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_6_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_6_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_6_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_6_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_6_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_6_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_6_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_6_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_7" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h96FFAB924B8C2E456DBAD1E8A3883AB86DD9FE6B00430001383B6000D480040F),
    .INIT_01(256'hEB2DA038BA43A1DC104C1D808D5091C0020662897E13E6EEE6F43279C4971859),
    .INIT_02(256'h925CE17A2B6DD68AF682CAF8EFCDDDCDE86E4A782E8201465B09DEA004447AB8),
    .INIT_03(256'h5B403149B75913476023442460000598A25F84F9BBF9BF0C9E24B8C2CC77FD5C),
    .INIT_04(256'h966888650988864E50214251B0B3F09478395282E8001465B239CA0044CB8B96),
    .INIT_05(256'h0421E40A00D286A8AA2E9360120641C000F03A0C3D6008F0019E818755200051),
    .INIT_06(256'h199AC0156A323795AAF7290056BA0AC753800C048DA00310F0A00D286A8246D0),
    .INIT_07(256'h2A2BE1F29282E071438A5BB156B422813752AA93726504400000094B90AA800B),
    .INIT_08(256'h64558716BCAB75A7B9BC1ABE5567F1A203B4AC25AAD54AA994D6B5DE6297A9EB),
    .INIT_09(256'h42405660612CC095AF4B02E2A37590142A15116B19170EBB4DF7323292EDD3AD),
    .INIT_0A(256'h1172C425C980C1E08D2DCE903B28A2AEA8840082185563B90004038D8D00454F),
    .INIT_0B(256'h363D65C6AEB20E8D855529C6004618578AC0F1BF7A401E4AAB85A0603459A8EC),
    .INIT_0C(256'h1202B0001C23E2829422641CC58769268F8D6DE4D9A23867D4A9FF8D70E6CE91),
    .INIT_0D(256'h5188202A0C659FC9986C79CEA56154627000407318318C736944E8008540A3C0),
    .INIT_0E(256'hB7B830767667083C40133A80800D7A52E50600262DD58CBFFC9B0D81B53AD5A5),
    .INIT_0F(256'h17A52400C9F3C9231A8D105183CD81C810244182464BA0550240954C5583731A),
    .INIT_10(256'h188222422622A206F87E365B422683580AD8CDE4DD00CEE0F15E1E8B9DA41092),
    .INIT_11(256'h0EED67A79D6589BAF97763B6072108103EA0390870441B3F600DBAFEBC1C0473),
    .INIT_12(256'h9C1969605488AD091E4183EF9620B4A813E05591B22547D0B22867C65312EE44),
    .INIT_13(256'h3AABCA6C73DDAE24BED3C1276DEE22A8393A37F86376201B0A1E8142F96B1E93),
    .INIT_14(256'h0219B9CA80D60000B92DB742034E0C8A035B7BF44CA34A6000EFF6A906BFE86A),
    .INIT_15(256'hA4B2140637C0C52A43D48329F5B0759F0AA957C37CCC5B0F5270005CC007780D),
    .INIT_16(256'h169879D57EBFD6E03FBDCFF10D8EC209FF6E8FEAC389AC6F096F1B6785932D1B),
    .INIT_17(256'h6DFE2B03952993FFA63BFF561D2CADAF58EB0C40EA4B589DB7E0B3BD56228EF4),
    .INIT_18(256'h5AA2F7E02CDBB58391BAB9B921725A881CAF05FB2C1369AE24970AC1958AA3B3),
    .INIT_19(256'hE72AE7B834EE1B9A03104282727F93DA49BB21890043E01B100096552DE07684),
    .INIT_1A(256'hA1E5C9E61F00613D24448200B2D6A01394034248876F9C95792A00C3E3E2931A),
    .INIT_1B(256'hC2000B7D826E673D8ECF3D7A5A017286A0DA354E28A0AB02A6B7A8D07FE0FC07),
    .INIT_1C(256'hE47FE006C071D3083BD9A58E316AA3070884B8D0EE9E4359C467B7701005A261),
    .INIT_1D(256'h83206611723F17B30E61320B2340309B3B201E057C02277FF80F37FC6E20CEF5),
    .INIT_1E(256'hFFB92350070698E7B633A7D005D3416678162042D43297172847083400415990),
    .INIT_1F(256'hD0149E4214041E49BF489C40181200E0F010B8BD89A5A4A0C30C30C396EB369F),
    .INIT_20(256'hCD23F6B72FA00DD77DC1430C9D07952359162A524914F74A8A400780D9913932),
    .INIT_21(256'h9C663B8A9CCB652F02DBF2FE35FD12AF1EDBC8325FF82B1766A303EA07BD14C4),
    .INIT_22(256'h79E066503B8039A3AD474EEC945CA2889C1A785E8DD8B6C679A0522DDE6B10E1),
    .INIT_23(256'hC000584950D2A0584950583ED44428C0A55F40AB1285CC13BC169806DA84E520),
    .INIT_24(256'h4E8734D962CD6C4540A99AEB590792E6EE8D493B0232DD09090909092C84281D),
    .INIT_25(256'h68C863CD1B120353D860EF49F717D9FB7B2B6BC327A9F118F709CAAA944F5BCB),
    .INIT_26(256'hE768318510CED177296DCC94DFE6ADC0B47400F0EE0016932EA1E380D04541B3),
    .INIT_27(256'hD707FF6DF80066CC6BD726BD04733A59895C4606EFB60B57A08B9577B896C837),
    .INIT_28(256'h6DF9A438FFCD451025ADD367522F598F6201562BB4F5245BA21F039C545FEB3F),
    .INIT_29(256'h7C6940EDC8B855BC140A6C06F1888924FC18009B3BB929C147C044CE5F41F818),
    .INIT_2A(256'hB2A390EA850704562074F2D8F5B3564C9931A716734EAD3EB30196B396973934),
    .INIT_2B(256'h1E7A68176B5141880C11CF3E4473ADD4B4CDFA7629B4BE47389A0C70DC5C8C00),
    .INIT_2C(256'h7FB7652385B78DCC608AA295F642BAD43AD469506910016EBD1B096AB8543332),
    .INIT_2D(256'h3F36EDCCA1DAB85D494EF3FD2AC74BE74988FA88173036AE5CE202959A881508),
    .INIT_2E(256'h508C1F4CB73CA627D314D99E234D4ECF566125A43326A791919E432CA41D2738),
    .INIT_2F(256'hE3761FD49F30007D513B2A983FBE4300C015E7820D0FE491283A96917A824220),
    .INIT_30(256'hFA63AEEFCDA94000B894BFAC9880940016B0E6E1CDB3B4CB851FF9B7B10BAA59),
    .INIT_31(256'h340BF1EDE08087A303EA4774DF15C4A0009BD021D796DECFFCDBB5A8815B5EE2),
    .INIT_32(256'hFA91A4A0DBC7189B6E37C3F202327A05CC740CDCB8AE71C26ABD0354C34285A3),
    .INIT_33(256'h0046E575AEBF368B824F12A3D3D480F11D9A920000669B9115742499830734DB),
    .INIT_34(256'h8280345164AB7E6D40896104E5881B714088A1001C7081B6ED80C978F0D0B752),
    .INIT_35(256'hAA021C280B86030A9965E70456CCB00123B18954B741818FF1284393AAC370FC),
    .INIT_36(256'h4006CABCEDBBBC4AA9EB23D3CE0CC6603CD451D15E086A3076B80B1CAA82423E),
    .INIT_37(256'h194481E6B7DF9F2DFFFEF26B6E07B321391A86005B4B3526E0DF9842C436F062),
    .INIT_38(256'h0B85AAC7F20501EF101E0706524F05C9096A30891130AEB00A7D2C7DF0F238D0),
    .INIT_39(256'h6E100C34039D5948029D6425A9D23EF61AC548F7681F5132D403A479B8F32634),
    .INIT_3A(256'h2A0001859492BFF2737A0DD5F2F45394A376A924031E31A0F1163FF0C9250D02),
    .INIT_3B(256'h910378556CC54EA7029F5B9D808E507C8C80EC7FF44F44221643A6E8A0AFB829),
    .INIT_3C(256'hF106C7B48E2004075AC1452145E104286FC80253F6003E01DAC1CB8836AF30D8),
    .INIT_3D(256'h2C568A9004C8AE3FDE89C661437791091B84238A63DC41800F71A130E431241D),
    .INIT_3E(256'h1B7783CE3F1DDF174EF27AB49ED4AD8534B80ABC30FF5A00FB67B8739864C20C),
    .INIT_3F(256'h08F2835A0846CB145450272422886602810BD57B824B0C991A23E01526678678),
    .INIT_40(256'h08121F53FEFFFA08E30B1E1CF839F8B304A7EE23BE94CA1F402F70A201B9803E),
    .INIT_41(256'hF9B5E99DE80F06E7E97A6A87BABD5861674166CC00B926025164088E14AF6EF4),
    .INIT_42(256'h3BA409A00383A0FF6A7E6B008B4F0015081DCC3C4B5B28C01100304A329E267D),
    .INIT_43(256'h08A1600EF8F87DB877C994AB2867941224245FFF6FFE0C2B0BA297AF02DE6AFA),
    .INIT_44(256'h6DEB41C3EFF754B3C20BC412A015600D441903AD9CA01129B6139AA87850214F),
    .INIT_45(256'hE3CC6223725EFA9F9B65FAD9DFECE20F5FBA00A53A5873D2C8C803CCF88BC4AE),
    .INIT_46(256'hD819AD65414629EE415DDDFFDD122913C3FE0F3348010DA0729216CF59D136F1),
    .INIT_47(256'hD1B5907FB6116150B816AF224A51BC3BA16DB5DA8E59C2A86F879950920DA15B),
    .INIT_48(256'hCEE84887B7FDF2912944B8D151170317D58DA2491862B13AF463DAA5DA7DF6DC),
    .INIT_49(256'h6A40B007D143F90940C816DBCDB4798EB5688303DC8F80207244B9B123D00240),
    .INIT_4A(256'h0EDF8DE73647042AE841B80EC4CCF4C78081FD517CAEDF91F81803F913EA28DF),
    .INIT_4B(256'hBB05444344E8FCF98D093797C3302139A8218206043E3396FB5D3B70AAC2096C),
    .INIT_4C(256'hE92F45D8181DD4CBBC4C6B4D11AF845528211F0206F12019C7281B209B81300E),
    .INIT_4D(256'h45EC050141F4DB8E063C50827A085E2CFAA5D1E0C4044493D852AE64FD312406),
    .INIT_4E(256'h853F1E8242A20A7E12BFCA084823CD0E56223E8C0C08A1C401190163403A75B1),
    .INIT_4F(256'hF0502ED99140F571F3C9404A2887E272C814A46026AA884A79584EA7D3063045),
    .INIT_50(256'hC25F4820A8830402C4FAC95564606F800220F236FB91088D7BA15011051CD400),
    .INIT_51(256'h20844D2D849EFB4C00FECF7C44FFE924A06FC3B5C2A501DFC91A36F7AF0768AE),
    .INIT_52(256'h10A3DEF0968418D1338F1025ED7F0189492563C5AFFEF651D44CEBBA1C2CA06E),
    .INIT_53(256'hE2B36B052A1453E829BF13F4F41C47C9F238A8FBAFE970EF7810809A84882ABF),
    .INIT_54(256'h083F95EF9AE4E1149D2A4064AE23B0909E914ABB3D3D3E9E792023A9FBCDC88A),
    .INIT_55(256'h69D6655512FF5C45FEFE8131A593ED591F105C66267881227F3B57C231692E10),
    .INIT_56(256'h1888112A804E66E18E3693AA56DF6132E2396A9E3F5F330043262DF86134DB2D),
    .INIT_57(256'h00000000000000000200A000000001EE3D5A40D0FD0A903194621244489C4311),
    .INIT_58(256'h00000001EEA330B341F200D481A16B1A46B581604000000D0058C6804F700400),
    .INIT_59(256'h000000001D252EF5FF8E13005BDA1613F0302578755144000000000000000000),
    .INIT_5A(256'h0067000000000C60420670000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000540A01487000000000000000000000000000000000000000000000),
    .INIT_5C(256'h00000000000000000000000000000000000000000007FCFFF95EAFFE00000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h1090002010C025810002D601A0000010018C6401D00000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000003E00000000000000000000001000000),
    .INIT_60(256'h000000000000000000000000000000B421600000000000000000000000000000),
    .INIT_61(256'h00000000000005A00000000000000000000002D0000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000C00000000001880),
    .INIT_63(256'hCC46000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h00000000000000000000000000000000000000000000000000002A002BAA0003),
    .INIT_65(256'h000000000000000000000000000000000000000B000000000000000000000000),
    .INIT_66(256'h001000000000000000000000000000000C0000000000000000000000006A0000),
    .INIT_67(256'h00000000000000000000000000000B100000000000000B000000000000000000),
    .INIT_68(256'h0000000000C6800000000000000000000000C400000000000000000000001600),
    .INIT_69(256'h00000000000000000240B0000000000000000000000000000000000000000000),
    .INIT_6A(256'hAA8000000F02808541821A13300B83F00000001FA04C0480000000000002D400),
    .INIT_6B(256'h000030321E66C400000000030E3D10011000200000000008280008000000002A),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_7 
       (.ADDRARDADDR({1'b1,ADDRARDADDR[14:1],\imem_rom.rdata_reg_0_31_1 }),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_0_7_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_7_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_7_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_0_7_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [7]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_7_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_7_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_7_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_7_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_7_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_7_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_7_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_7_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_8" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0EBC205E4A9E6DC5ABC0D4248ADFFBADF3D2B466F020E0010DB4000410240403),
    .INIT_01(256'hEF2F596F36BC0D8490D7781906B9BBB9BD1695B5FFD3C2472498350BDC951CDB),
    .INIT_02(256'hF25473666D5E06B3BC83C0CA2ACDDF84DC6B94F05174CA30022F02596B6BC005),
    .INIT_03(256'h5EB2EE64480335BE0651AE6EEE6F43E56D7FF4F09189241F42E4A9E6F835E102),
    .INIT_04(256'h8685EE67B99EE677E85FDBB7F0BBB9BB7F481F01100CA3002FF02596B634205E),
    .INIT_05(256'h1781E312BB80988B0866D340582B404495253AAD49E1545891A5AAA599C80052),
    .INIT_06(256'h5420000100008580CCD04D1A9B020E2588C00152800A2A54F32BB80988994005),
    .INIT_07(256'h47172AF0B283A9D54AAD7BA55654B2DDA5E73323C6CC44400100126942CC288B),
    .INIT_08(256'h5DE11479B18225A730A40073C50C430692304E27AA00EAAFF796B44E70391BA8),
    .INIT_09(256'h548721F73C43D44C6C19432D17A43043B1D8DD334719B98B63A1B30E268D1263),
    .INIT_0A(256'h717B543E6421E3502463C39B68A8E1826273355242332880E7A7898072B6A92A),
    .INIT_0B(256'h9237616C31652E8D8E66494800470AFB3200007BF870345330E0405A71C868FF),
    .INIT_0C(256'hBA08354A800931C63CA205B4144311A12ED370A7ECA7DD7BF5DB6CE4558C2D35),
    .INIT_0D(256'h60CD0028264F9D1362747378687B983378136472D5F7BD06B0011A9545FAA88A),
    .INIT_0E(256'hA595584EEBB76225AA51034080B73EBA320624A489DCC9F9D1344E8FE6F167EE),
    .INIT_0F(256'h2B8CF58E21B102CA560590170FB13002FEFC0081D8B8E6F81600B9949D02414E),
    .INIT_10(256'hE2A442CCE047DF5611FD4897E2F1CF051FF4ADEDDC762C1843FC3C20ABABC071),
    .INIT_11(256'h54B3A90064156FB0FF35141439DF777F6AB1CEFB8D39AC745C0FFFC789201C73),
    .INIT_12(256'hAC4AA21ACEB015766249E8A9890EAAE4DB2FA248132236644CA4A484220A0C29),
    .INIT_13(256'hF220E2267BB88552AA550778821890AD8E6AB2A72F72DB26078B90582601B435),
    .INIT_14(256'h3BEF4FD2C3770004BBD7EC911AED6D659DBD7D4CC8FD1F2600E4ABC760D4EE06),
    .INIT_15(256'hFED52FA9B522BD802C642D17FDD383FEC72BF3E77EAC1F2F4B00FB39486CFAB9),
    .INIT_16(256'h93B8718DDF9F23D0125CACE7203EE3534F6A7FC5FBCF1A3CE735794DFE519198),
    .INIT_17(256'hDD3831C5ED034BDFDEC1DE91557F86FEBEC154446405542DFD79543927E55639),
    .INIT_18(256'h3B643900A95C853089966889309FB69058EF4DFE330AE69EC436FE732EA5E7F2),
    .INIT_19(256'hF51E326BB62E4B0ECF0C52049A81FC253EAD4D981DFCA029784643C6C4C0A64F),
    .INIT_1A(256'h889EF1508B51A78EDF9A541D312300F4710C9E72F3EA0A184026A8F942817A1D),
    .INIT_1B(256'h9ED225BBD70777BF7F942F61501C2D9568BBB2DC054BDA5AA82FB3784F01D808),
    .INIT_1C(256'hD2E4C3DF9496F10673A8A39EBEC988200E3290C80C8B1F6A9A003CFA01AFF288),
    .INIT_1D(256'h7C8714C98FE8769510C466516E1D6D740B209018B92A784F244C4ABDC729D9F6),
    .INIT_1E(256'hB5B6BF1758B287E21316E1168251C6B28B490E50C0CD630CC049719C701E9188),
    .INIT_1F(256'h42D3819112BCE393EA26E0C01EAF0280087CD26042039E471C71C71CD95F8C9E),
    .INIT_20(256'h367CF1DDE3FD518655DC66005B70148F660FE6B003340B8D6998A5EA30801A66),
    .INIT_21(256'hAA37BEBDB2EEEF4A840F81F1DD968864F5250A3625B57DC5E0F2BEEE83F596FA),
    .INIT_22(256'h09522490E492362454FEF5FDD548EAF7D3A0902FFADE3340226EA97ADC28A0A8),
    .INIT_23(256'h677BA9973D6E7929A73D2929CF89B3956F73A5608CC601107B34AC8029EA391D),
    .INIT_24(256'hD9A7E47611473A379665096D04568DD01BF7C61D2E08646C6C6C6C6C3E349C9A),
    .INIT_25(256'h84A6A24014253570A490AA8DC8A777D733E6D6D69564518AA7C651A5F783F607),
    .INIT_26(256'h20EE437B33D58ED28F27C5490222E12179B2A31622C0BED31288C65481999272),
    .INIT_27(256'h4B380924501269D95CAB0804452D07C4926444E25889798080E8A32889A51021),
    .INIT_28(256'h5B68DFA9951810B7DB6A764A6A4C69AA54597200700A1A06B0815366B1F2D5D4),
    .INIT_29(256'hF13AAB24572E3A3F4C3CA701BF6F4A742B29EF656AA9CC04E0850C94F484071E),
    .INIT_2A(256'h2E7C52A0D347090A282D1CAB1082C99F276568A58AD14B4129DFE24D7B3126CD),
    .INIT_2B(256'h88B6B06BB4449D903438AA0C341D6B2E5049CBEC7B2BBCC217A40A1AB482EF31),
    .INIT_2C(256'h0D5638E412F875F780001B6A2237E1CF21CFA73F39CF25DD75B196E168887D3B),
    .INIT_2D(256'hB3FB4FF4A6546FB49BFCFFE65D1FB5539AD0E8BF9998420ACD5157FDE8BEDAA5),
    .INIT_2E(256'h9A9669FFE3C92DA46E9BD8E4A0F2BD432A92BE8C6327CB7F506D3669C4AC2A87),
    .INIT_2F(256'h5FC48923A9655519266A935AEA12136B3851B936047AD48976F9E44A664A2D80),
    .INIT_30(256'h069CDD3CFED9187B0EAAC28634AF9429E8B25264A4F536CF05279FD85A08FFFE),
    .INIT_31(256'h488F3F10C6E45405D2413A2C38FB1ACEF59E0FD67DFE946BCFED5A8BEFEC1117),
    .INIT_32(256'h2CE00DC72088AEC4B4374DE73FCF80445DB935648CC80CE9C13383E2241417BD),
    .INIT_33(256'h1C11425FA5B3FB87097250C2A7C40B4040E5FF4E3BC3C5A4D894826A7218D23F),
    .INIT_34(256'hCF9F220C9F3C67F72C21C41858044E6CA2207D0F12986666123332D4AC4AF34E),
    .INIT_35(256'hF2E6C44C774498077EFA44198BD3DCFCE07ACB3ABAA822B23CDF956A7EC37379),
    .INIT_36(256'h3542D2A8D27C10CA89C9A03D03E83AE19A4B6A220D612011BD5C0619F3267CD3),
    .INIT_37(256'h46C743B3A6ED28F94A3D18362737447FCC408060590BB4E724761DC9E4B6E135),
    .INIT_38(256'h548051F37BFAFF100C0DBBF8A1A7FA7F0DD54753BFDD62969494B8A7BF4E9064),
    .INIT_39(256'h72126700D58A0F0CC7E44D7F15C07D3C48C2CEE5E1167BFC541DBB833704A781),
    .INIT_3A(256'h1B623A084CEE1052FD2C0FD1B44D9E8E4F5F608A0E4B2971EC5E1482F80BD856),
    .INIT_3B(256'h1870C288BC410633F5C53BFFEC20002AF88388DEFD59D481A20BEABDA0C65FA2),
    .INIT_3C(256'h4087F2C8188709C5F36FC19D6E3F1495FB19151606910F7A71B470A1FBF50E02),
    .INIT_3D(256'h42D14B801F30F015246F8B16A57C4290688E9A8CE9B1D24D67E5C092C6D0EB0E),
    .INIT_3E(256'hE5C68D7020F3528DC57BBFDEEBF77AC2C6473B2A9E3DC3132FAA6700F5B37239),
    .INIT_3F(256'h647FF49603602E0A281DFB903B635AF4D3F74189F53C70D80ECF7FEFE92B5143),
    .INIT_40(256'h8800BE93FF10FA28036B321A5BD707D65A5AE71964A05942081680E502E1A998),
    .INIT_41(256'h9FD868B0EE0070429227D99EEEAF490D02282DDAEA1CFF9B5771D8CA159EB0F2),
    .INIT_42(256'h6D10128AB8801CC05167FD30B2CF2C2EC2EC0592B4840603D7F552BE24C59985),
    .INIT_43(256'h51D665F356F47DDF9DF9DF8EEF8BFC69183BC641E3236E6B26B78CD11BE39174),
    .INIT_44(256'hF9D3C4FEE289B7FC9E025A62CC1223645510A5964A961A1EDBC960570EDE418E),
    .INIT_45(256'h95B4D325953A60F9FDBAF49F2C3F907FF39FF780696D0F399054C6940D746B51),
    .INIT_46(256'h9E9416A01224B49492698B196E00E353EF2E0A85FEA60FD7A0A32F1CFE4560A2),
    .INIT_47(256'h213043ED12117818FE6E55BE3C0202C2C9D8FE8F952029F591A87EC0E90049D6),
    .INIT_48(256'h55B25DDA35520EECC21C7FE1ABEA22BABF550D373EA7E9C5324C4A018A8C1369),
    .INIT_49(256'hAE85E00A82CA5C6040AC99B7C5B1759EFDFCCB8BBC97529574A96DAAB761F49D),
    .INIT_4A(256'h7D9EA7687642E4477A7FEE4665A131CBEA801E52CE57F9FC800D036EA93F9952),
    .INIT_4B(256'hB1BA99ACAB566EBDA129E3972A8DE0F9A5D86EDEDDA47E17817E9F804EAC0B75),
    .INIT_4C(256'h0806533267260CA5A7C2BF9774AF7FB5A5D846541D1651CF19C19675560AAA40),
    .INIT_4D(256'h14B00D8B9484874EE80B1180215D903C46F57E7A00265BE891C06C7107DF01CE),
    .INIT_4E(256'h563CD482C8862C7AD888D7788416543494768107CF054254A84283540B513AE5),
    .INIT_4F(256'hB7A2C8F0DF0179C9FD60B07D3FE6F612BD5F43018314590E6C72AA60C1D7B422),
    .INIT_50(256'h31478B1C002C0B0E641BF46C057CE4582EE3875A702FEE8802F998043BFF1437),
    .INIT_51(256'hCCEB2C0527592DBE0A28960640A0B952E052AD821F8F0329C78C352C1C004C07),
    .INIT_52(256'h145042E164193853BC056775DD063800126A8456857625C0DC7F03A6196C840A),
    .INIT_53(256'h3E419C1C4737806061C03BF0B85BE387E1E680F5E08C43B9F0458A353949E188),
    .INIT_54(256'h12D48869BF679EC3A08B23C561D077A04F5310B64B11E01E42C6138FFBB02289),
    .INIT_55(256'h2CD3CB82D3A0BE871C90282FC700F63515C06FA438898E534460980FE9035DCC),
    .INIT_56(256'h51019494950750814E550E354666D152E0702B6637356103198C8F4461FDC9CD),
    .INIT_57(256'h55555555555555555755F55555555484635F00D4F9130899E232A890143A0C8D),
    .INIT_58(256'hE6AAAAA40E6767FC5484001EB3B1750390727CEB232EBE7C8701D8007DBE5F55),
    .INIT_59(256'hE420C9419CCC3AFDE7B95983AE66F893AA400523C55015400000000001FFFE01),
    .INIT_5A(256'h8163FD7C1650011802063076C81871ECBAA0E828A1D347D2F66B143923F07332),
    .INIT_5B(256'hF44D687D33511882005DB502C702CD48EEF174FFD2CCAB90ADEAC3CB3944690A),
    .INIT_5C(256'h62C5E52EDE36C80348DD91C8D89402ACEF802CDC18C7F3FFF9FFF7A2A896D729),
    .INIT_5D(256'h6FD99940F5C7C0FC0964EB81BFD632959364740850AB10C3D4EDABA945CA3BD9),
    .INIT_5E(256'h06302C604A4090800000C603FCE73900018C635C1013AF62C2E1F91E222D8A19),
    .INIT_5F(256'h23AAEB672816B33A421034D3CF48CF0D63FFB691B07FD987093A2213C02CC428),
    .INIT_60(256'hA16AA8A180C0630D81B225ACA11180318C72A983A86A96936210C36B6AD651B3),
    .INIT_61(256'h6C75BC83F85A0001300F6098AC51C3E47FB20400301C35A59CB09AD010E8066E),
    .INIT_62(256'h41048644CACFCA24A10B80B03FBA90D41D8A3403A99016A0201AB4B481805AC3),
    .INIT_63(256'hC4B1989BCE9AA0595B42049A7B5955A5B6D0C54F2B664641D882A18A10460492),
    .INIT_64(256'h6C7F2A2FD4456D0ED3B8E9B258EFFFC1929D19644C3287018601AAAA84000002),
    .INIT_65(256'hCD400B518308C6C620A830482D2034C6640301680316856C620B415044169065),
    .INIT_66(256'h80B2552B058606D2151E0EE4029A69A00F7F090ADD92CD644924A8202D005C10),
    .INIT_67(256'h8A8808544A210D38434D6B6F44DC0258C653A06160580106E06E6E3C0460DC0A),
    .INIT_68(256'h4BCD3AA0180080B07E17422A6330FDC3E94031B5D21A2F8785E7109363481427),
    .INIT_69(256'h10692C082C5A65870002B2D62C9DCC81221244A90A55016555BA552980615621),
    .INIT_6A(256'hAAF6A2A51FD0079D381A3BE3300B8BE4BE4BDC2C3CF3D24D93D04E46DB0294AC),
    .INIT_6B(256'h000048C100000000000000030E3D911910004014811FA77817FFF0000281452A),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_8 
       (.ADDRARDADDR({1'b1,ADDRARDADDR[14:1],\imem_rom.rdata_reg_0_19_1 [0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_0_8_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_8_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_8_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_0_8_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [8]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_8_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_8_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_8_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_8_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_8_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_8_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_8_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_8_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_9" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFA77EA82CB9D3F79E43B17679ACB7ABC6FF0DE6010430180343B2000C4A4080C),
    .INIT_01(256'h337FFBD4E4FFBCBE7203FB9DEF5DFBF4DB9FF582FBD977FFD36DFB7865973A7D),
    .INIT_02(256'h165C69F3CF21D9B087EFFEFFF76B73EFFB9FD42CD176DFFEFDF39CFBFCAFBEAC),
    .INIT_03(256'hFFF7D9ECCFC702BFE77BD77EFD36E7FD62BEF65DFFB4D97ED62CB9D3EF9BBD54),
    .INIT_04(256'hB6E8236095825610FDFFDFFEED5E7DFECFF907C1108DFFEFDD59EFBFCA77EBC6),
    .INIT_05(256'h34AFEDF215DAFE880D16DBD3A08679E4C0091A7803340EFE030F98981E155535),
    .INIT_06(256'h5D3DA1F1830087C9F0FE4D591C1692506D165E3484206B19F5351DFDFCAA4050),
    .INIT_07(256'hF0472B855AE593C9E8E739FF0003F7DFA6803C07C0567EEAD42AA26BD0F0ACAB),
    .INIT_08(256'h4C815E00381235A64BBE18BA0502E00E9BF04F6EE04DF7F39140855C77B95F82),
    .INIT_09(256'h1D076E10CDE044A007F9A7AFF23402580806038F0028102749203FA8A8ADC208),
    .INIT_0A(256'hB19BFC07073391AE4608C200380DA046000403698A8869050A79BE010780B4C8),
    .INIT_0B(256'h2CBBB31E0C68059FE07811DC4535BC126EF131751BFC7FC3C036F8A3BF0CF8A1),
    .INIT_0C(256'hBF3347CA0A8E840508055098452A727542037B62039401C09C41F63C4CC29C18),
    .INIT_0D(256'h882D3AEA817D9F8E157DA71B0FF9E20B16BB42C1BC318D990DC1DFD757C0A466),
    .INIT_0E(256'hBF9986FD3E88263931FD5AA3DA072E040829D126818C2FB9F8E2AFB569FC39E7),
    .INIT_0F(256'h0386F55C37D13003120510130705B1E417E20A906021E4F0364181E035036333),
    .INIT_10(256'h0002033018008082108699079EA012400990858A58800C070041FC1191142C05),
    .INIT_11(256'h8744195183A50938F924845000172208418000B9083102160171BF86800206B3),
    .INIT_12(256'h55851B4C634733BB81C5B264C0C0ADEC09566B170EDE0F620059946B11E0FF81),
    .INIT_13(256'hE7A5F6467F3DEF30E94918C0AC7BA1AEFC9640C4E4410785FF8BC2E641E7995A),
    .INIT_14(256'h52892186845A2A3B7F058008623C0C11A11CE9801A00807DC3EFBFFE26171F06),
    .INIT_15(256'h54CC8432F498FF90A84A5101E306090E604413C8011D2B46240E04181034510B),
    .INIT_16(256'hB1F34743C69FD0C01FABEF777CD4D0618BEA1F8077CA0120956CF9CCC63C004F),
    .INIT_17(256'h6FF604C3030005E70285C634930F66A264C501C1E850515D001F041B7F9C3EB2),
    .INIT_18(256'h14004A2D113869486799E4454E149A6401AF25E000C2604103450A05000061C2),
    .INIT_19(256'hB4C960E1252CA320570AA1B9C98CC0004EAD89A00288C22B50D4060482C1440C),
    .INIT_1A(256'hB81CD6D1A8A9F90D9A01606222D32C0002B19E5293682010C240C0F14E8E16FB),
    .INIT_1B(256'h1A1D011200C08006FF8800820000003817902010C0108A0D64038848971CD230),
    .INIT_1C(256'hC92240702004E020038620214C4A6C18F10402C4089F2509F94F30744E49EE4F),
    .INIT_1D(256'h4A1AA8198830181000008A60A8C8E8086F8141C039C0180B0474817C4132017E),
    .INIT_1E(256'hBDC5EFA0D32090D48018222FF8104B0E87A0C0EEB3001080A2B1850489002021),
    .INIT_1F(256'h296000186006C62592000445730714D304B8C26054434130000000002427F32F),
    .INIT_20(256'h6003E6A7E7E18526D1E701DF118C649FC084050025D70100083F4C8C00682D16),
    .INIT_21(256'hD0172ABD98DC245CE11FECBC07F041E47DEA193A09E1189072E33743E4E070E4),
    .INIT_22(256'h052E1C07207C305B43E20C579A6F11AAD6ED5D0EA8A5D035F09008AEDE2804E2),
    .INIT_23(256'h00010662F885F016C0F9061CBE22048D408325106D1A72413856890687C98606),
    .INIT_24(256'h02F1C205CC36C1250B18C6188866400D0E0140511821049890989098804C0148),
    .INIT_25(256'h029B303A505499DE8052B0735D5A61F0025800A0001B0C27E3FB275000D68299),
    .INIT_26(256'h1C042502F430064E188463068411D85522D130CD9A3717BB01C5D8210004016A),
    .INIT_27(256'h38DDD49336004C3DC0D0E0C30824E000448B70BE4062C91869131021040C0BA6),
    .INIT_28(256'hC80404270621ADD7FE2883DB031D05811EDBF1569C0802468D617D058A240018),
    .INIT_29(256'h3294311230CBE09544CA23D031353875C8471335E4E96C82108C74AD18041886),
    .INIT_2A(256'hA1F20C98856B0203172223840A5630C530F711DC06233888E42C9B071258A057),
    .INIT_2B(256'h40000AA40888266893909524804A38000E311B13C022ADB2900AE88493148801),
    .INIT_2C(256'h0F079371B45C75ED1F00AF823382BC3E3C3EC0FAEF75E044315340312530B8F2),
    .INIT_2D(256'h3FFF0D8A01B808182A4DBCE88825A8C119AEDAAA11D182035DD18FF75AAA0006),
    .INIT_2E(256'h9A8271FFE0093CCE764059C4A240013E014471270C17FFB1800C2B00F1142A80),
    .INIT_2F(256'h4ACC0D080692A8850AC54439FF3E13B16012312E290C0B342090CF17703170D5),
    .INIT_30(256'h2148AC3FFFCB30A01292C20F92C02092032389471299B1E34273FFF88090FFF0),
    .INIT_31(256'hC17FE80161CFFC8C3E780DE308332090401E2608F1FE8C61FFFD01AAA0D0D1B6),
    .INIT_32(256'hFAE6158000380EA020B551E8C20200A88C108542C8A911EA8270DEF0043807A1),
    .INIT_33(256'h2BA00194A7BFFF800002538A0FD40A0680FF720140000CC8811170000261001F),
    .INIT_34(256'h30E0ECA90462FFFF5B434862038D5F6CBFAC6800D7877FF600FFFFD0821F674E),
    .INIT_35(256'h47020280810440624E381C720082140010B5C081B00314401900380222FF547A),
    .INIT_36(256'hC60A42A6CFB3140AA9EBA6D2032A733C92DA50253D48EA70341A085A6408C102),
    .INIT_37(256'h312754606E8D08EA0C6C906276D72670E8C107AF3FBB3AA99BF6990256339B72),
    .INIT_38(256'h825203F3B20061F05C5EC121F08170791B5961D9F112470EBEB8A8A5BE855343),
    .INIT_39(256'h0402C0CA61C4EE4502820500028CBFE22AD02FAFFFDF77F0509FBBE3B7C42E89),
    .INIT_3A(256'h4BC2C0F2D48A0048C0680F0FB0C213243C43295200812300EC5E56FED93FA060),
    .INIT_3B(256'h22E1033CB812243150464796B3CC05302058003DDD5854112152A18860147C08),
    .INIT_3C(256'h8177E802501E460543C9510D942951232382253E34F53C8C422277A1B8151006),
    .INIT_3D(256'h4C208A878484A09D0403928213D40800442014316740003253CBF445DE06A346),
    .INIT_3E(256'h600621731183F05337FFFDFFFFF7C2F3842A0DDB058D30E23F9E8078B5C04A22),
    .INIT_3F(256'hB23EC81182079698820021898A144272661B2C909881266C6B2B480DB0830044),
    .INIT_40(256'h30D43E0AAE14D882119F82B81E0407D245C1EF10A1B00866771D0EE77483AE04),
    .INIT_41(256'hFFF82C6967FC1A8BE43FCCC7A2A54231021028998C1EF9FDA6F22200AF9E00F9),
    .INIT_42(256'h9990888C2AEC42C0C07FFE50D5EEC2621B19A87D43FBF9C58EC6249A128E7D01),
    .INIT_43(256'hA0005300353465FF15F90D9C7F13FC0000A0D194A0C84E93007E007D1043BA38),
    .INIT_44(256'hF9D95192E301FFE09606500EC9C8000555040220A40353800180B5018D5DC79C),
    .INIT_45(256'h0B0F0749817820BFFFA8793F0C2E0505F7BB4091AE818B3DC2450023F8B81001),
    .INIT_46(256'h195020522A5C00040A41677FCDFEAD53FFFC00496D0BFF82014F22490C4560F0),
    .INIT_47(256'h0270046411C1C06CF8846033C025C602404EFC7F800619A051907FDA82000120),
    .INIT_48(256'h67BA78202061FEF0042C1FF901A10B0B142629E00412A585C8C201630A8B760A),
    .INIT_49(256'h1CE117FAC202FC08CA1AE3B9E64CA6A3802B2697F8AA3E7520100C40B078A804),
    .INIT_4A(256'h089F055877D8040179C7E106E58030538C14D8165107D5AA2B8E73E888ACD887),
    .INIT_4B(256'hB140200003416CB9E12867B7B38E7EB9E0040E1C1C3C13D7F95E13141A800A24),
    .INIT_4C(256'h2C47F35203035693E4D3D347551D8015E0048E0820D092092106126812102620),
    .INIT_4D(256'hC6A1ADF2048DB3C702291180844413FC4785406010F444E21022ACF005BA21C6),
    .INIT_4E(256'h407A1082408080F2408060C350006444342101250C000610302278C0111060A8),
    .INIT_4F(256'h2104004C80127343F9C003B4A946F0728A02112C1C080C2ED0301408C5067700),
    .INIT_50(256'h17452C620000202F041B7E3E047B7419272AD44AF0356E8C8171E782001C2820),
    .INIT_51(256'hD08F2E0544F6720EA030A23F21682503BC8308C85E108801C10842200E505706),
    .INIT_52(256'h008052EC04C01054BE016825790EC03122500BA1A17E31E8D62FC38230AC9002),
    .INIT_53(256'h8900280D078788E0310057F0301BC6AFEA0400F720014BFB0081902A002E1048),
    .INIT_54(256'h0E24017E1BE5AB00424A03DD69E0BB83103142724F31F81D4000C9A6E680448C),
    .INIT_55(256'h2892C1040200DE240D94C2004800D318B4918A6DE00080070000D00AAB298F1A),
    .INIT_56(256'h20051C4E9A0317D91B4848744C65CFC4603168F64B06468201203143513C5949),
    .INIT_57(256'h000000000000000004014000010000739CE751241408DDAD7E5B801003082801),
    .INIT_58(256'h04AAAAAE2ECA247F91C6020E323D0D41C6461C887908863FE719DEB002E24200),
    .INIT_59(256'h040CC01E48B1CE774DB55103F0BC92A662C02A5C941540040000000001FFFFFE),
    .INIT_5A(256'h8167080200002D6B18D04326498020C5901005259088686409E263E913A0D562),
    .INIT_5B(256'h161306E1502D20007360138E830E2C04828841021B01017EF60F9238E7231060),
    .INIT_5C(256'h50EA542E4EB46400070870FA18D2CBB7C4A104048100AF0009A1587E39552C71),
    .INIT_5D(256'h00392001175A4C7610A83202554644153937A018D1702A245E010208904878CA),
    .INIT_5E(256'h00100020004000800000C6039CE739C600010403018894C1A9148504400B810F),
    .INIT_5F(256'h05A06B8610177010580C08090D592A6E4000184126180521EDA9052B9D028658),
    .INIT_60(256'h0E0815408014B01DA3C2AC05A104800000610723206508011000D3108C11C651),
    .INIT_61(256'hC1A85E59300405AC36A0020C010985EB2F3D0210B01D049C9891824C8E941096),
    .INIT_62(256'h48201EA40284122203888089C01121541D0B7A65DB3826402134D6B0A1805AB9),
    .INIT_63(256'h08C668A82B1008000A04202A04204D9C45933144B5E17854D30E0C38071E0410),
    .INIT_64(256'h02F4D20F0AC1C05E4985F888117C00074CB126B4531089024201AAAABAAAAA03),
    .INIT_65(256'h05100952835580882051102E2429008764030100020100888204889027121400),
    .INIT_66(256'h40323824040B1601048E4823A0299C8001D4F7670214EE110005D0102D4A6D28),
    .INIT_67(256'h8367049B371C402710086CB0B044000DA2A0615166580931215A00A441525400),
    .INIT_68(256'hD904B2C018C6BA9447440282F97A5CE3CA80C424E27FCDC5C1E3985F7FA804AA),
    .INIT_69(256'h934984EA0C2D05B800C68B8E2AC4A8C2A40882C3BEC210B0084C018004118D77),
    .INIT_6A(256'hAAD314182003DB9D0C108001166BB4040C166940433FC2492680A855FA008420),
    .INIT_6B(256'h0001A0F21E66DE6318C6318400009009020000000000000008021FFFFD644BAA),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_9 
       (.ADDRARDADDR({1'b1,ADDRARDADDR[14:1],\imem_rom.rdata_reg_0_19_1 [0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_0_9_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_9_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_9_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_0_9_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [9]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_9_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_9_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_9_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_9_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_9_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_9_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_9_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_9_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_10 
       (.I0(\imem_rom.rdata_reg [16]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [14]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_0_16_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_11__0 
       (.I0(\imem_rom.rdata_reg [19]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3 [1]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_0 [1]),
        .I4(rden),
        .I5(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [16]),
        .O(\imem_rom.rdata_reg_0_19_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_13 
       (.I0(\imem_rom.rdata_reg [21]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [18]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_0_21_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_14__0 
       (.I0(\imem_rom.rdata_reg [20]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [17]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_0_20_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_2 
       (.I0(\rdata_o_reg[1] ),
        .I1(\imem_rom.rdata_reg [1]),
        .I2(\imem_rsp[ack] ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [0]),
        .I4(rden),
        .I5(\rdata_o_reg[1]_0 ),
        .O(\main_rsp[data] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_4 
       (.I0(\rdata_o_reg[3] ),
        .I1(\imem_rom.rdata_reg [3]),
        .I2(\imem_rsp[ack] ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [2]),
        .I4(rden),
        .I5(\rdata_o_reg[3]_0 ),
        .O(\main_rsp[data] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_5 
       (.I0(\rdata_o_reg[2] ),
        .I1(\imem_rom.rdata_reg [2]),
        .I2(\imem_rsp[ack] ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [1]),
        .I4(rden),
        .I5(\rdata_o_reg[2]_0 ),
        .O(\main_rsp[data] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 
       (.I0(\rdata_o_reg[4] ),
        .I1(\imem_rom.rdata_reg [4]),
        .I2(\imem_rsp[ack] ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [3]),
        .I4(rden),
        .I5(\rdata_o_reg[4]_0 ),
        .O(\main_rsp[data] [3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_9 
       (.I0(\imem_rom.rdata_reg [17]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [15]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_0_17_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 
       (.I0(\rdata_o_reg[13] ),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_0 [4]),
        .I2(\imem_rom.rdata_reg [29]),
        .I3(\imem_rsp[ack] ),
        .I4(rden),
        .I5(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [26]),
        .O(\main_rsp[data] [5]));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_2__0 
       (.I0(\rdata_o_reg[12] ),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_0 [3]),
        .I2(\imem_rom.rdata_reg [28]),
        .I3(\imem_rsp[ack] ),
        .I4(rden),
        .I5(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [25]),
        .O(\main_rsp[data] [4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_6__0 
       (.I0(\imem_rom.rdata_reg [13]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [11]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_0_13_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_7 
       (.I0(\imem_rom.rdata_reg [31]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3 [3]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_0 [6]),
        .I4(rden),
        .I5(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [28]),
        .O(\imem_rom.rdata_reg_0_31_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_7__0 
       (.I0(\imem_rom.rdata_reg [12]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3 [0]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_0 [0]),
        .I4(rden),
        .I5(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [10]),
        .O(\imem_rom.rdata_reg_0_12_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_8 
       (.I0(\imem_rom.rdata_reg [30]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3 [2]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_0 [5]),
        .I4(rden),
        .I5(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [27]),
        .O(\imem_rom.rdata_reg_0_30_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_8__0 
       (.I0(\imem_rom.rdata_reg [15]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [13]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_0_15_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_9 
       (.I0(\imem_rom.rdata_reg [14]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [12]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_0_14_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_10 
       (.I0(\imem_rom.rdata_reg [24]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [21]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_0_24_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_10__0 
       (.I0(\imem_rom.rdata_reg [8]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [6]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_0_8_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_11 
       (.I0(\imem_rom.rdata_reg [27]),
        .I1(\imem_rsp[ack] ),
        .I2(Q),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_0 [2]),
        .I4(rden),
        .I5(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [24]),
        .O(\imem_rom.rdata_reg_0_27_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_11__0 
       (.I0(\imem_rom.rdata_reg [11]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [9]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_0_11_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_12 
       (.I0(\imem_rom.rdata_reg [26]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [23]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_0_26_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_12__0 
       (.I0(\imem_rom.rdata_reg [10]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [8]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_0_10_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_7 
       (.I0(\imem_rom.rdata_reg [23]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [20]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_0_23_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_7__0 
       (.I0(\imem_rom.rdata_reg [7]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [5]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_0_7_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_8 
       (.I0(\imem_rom.rdata_reg [22]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [19]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_0_22_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_8__0 
       (.I0(\imem_rom.rdata_reg [6]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [4]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_0_6_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_9 
       (.I0(\imem_rom.rdata_reg [25]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [22]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_0_25_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_9__0 
       (.I0(\imem_rom.rdata_reg [9]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [7]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_0_9_0 ));
  FDCE rden_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rden_reg_0),
        .Q(\imem_rsp[ack] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_mtime
   (\iodev_rsp[11][ack] ,
    mti_i,
    \mtime_hi_reg[0]_0 ,
    \mtime_hi_reg[1]_0 ,
    \mtime_hi_reg[2]_0 ,
    \mtime_hi_reg[3]_0 ,
    \mtime_hi_reg[4]_0 ,
    \mtime_hi_reg[5]_0 ,
    \mtime_hi_reg[6]_0 ,
    \mtime_hi_reg[7]_0 ,
    \mtime_hi_reg[8]_0 ,
    \mtime_hi_reg[9]_0 ,
    \mtime_hi_reg[10]_0 ,
    \mtime_hi_reg[11]_0 ,
    \mtime_hi_reg[12]_0 ,
    \mtime_hi_reg[13]_0 ,
    \mtime_hi_reg[14]_0 ,
    \mtime_hi_reg[15]_0 ,
    \mtime_hi_reg[16]_0 ,
    \mtime_hi_reg[17]_0 ,
    \mtime_hi_reg[18]_0 ,
    \mtime_hi_reg[19]_0 ,
    \mtime_hi_reg[20]_0 ,
    \mtime_hi_reg[21]_0 ,
    \mtime_hi_reg[22]_0 ,
    \mtime_hi_reg[23]_0 ,
    \mtime_hi_reg[24]_0 ,
    \mtime_hi_reg[25]_0 ,
    \mtime_hi_reg[26]_0 ,
    \mtime_hi_reg[27]_0 ,
    \mtime_hi_reg[28]_0 ,
    \mtime_hi_reg[29]_0 ,
    \mtime_hi_reg[30]_0 ,
    \mtime_hi_reg[31]_0 ,
    Q,
    \mtime_hi_reg[26]_1 ,
    \mtime_hi_reg[14]_1 ,
    \mtime_hi_reg[2]_1 ,
    \mtime_lo_reg[0]_0 ,
    \mtime_hi_reg[1]_1 ,
    \mtime_hi_reg[3]_1 ,
    \mtime_lo_reg[4]_0 ,
    \mtime_lo_reg[5]_0 ,
    \mtime_lo_reg[6]_0 ,
    \mtime_hi_reg[7]_1 ,
    \mtime_lo_reg[8]_0 ,
    \mtime_lo_reg[9]_0 ,
    \mtime_lo_reg[10]_0 ,
    \mtime_hi_reg[11]_1 ,
    \mtime_hi_reg[12]_1 ,
    \mtime_hi_reg[13]_1 ,
    \mtime_lo_reg[15]_0 ,
    \mtime_hi_reg[16]_1 ,
    \mtime_hi_reg[17]_1 ,
    \mtime_hi_reg[18]_1 ,
    \mtime_lo_reg[19]_0 ,
    \mtime_hi_reg[20]_1 ,
    \mtime_hi_reg[21]_1 ,
    \mtime_lo_reg[22]_0 ,
    \mtime_hi_reg[23]_1 ,
    \mtime_lo_reg[24]_0 ,
    \mtime_hi_reg[25]_1 ,
    \mtime_lo_reg[27]_0 ,
    \mtime_hi_reg[28]_1 ,
    \mtime_hi_reg[29]_1 ,
    \mtime_hi_reg[30]_1 ,
    \mtime_hi_reg[31]_1 ,
    \bus_rsp_o_reg[data][4]_0 ,
    \bus_rsp_o_reg[data][31]_0 ,
    \bus_rsp_o_reg[data][3]_0 ,
    \bus_rsp_o_reg[data][2]_0 ,
    clk,
    rstn_sys,
    \iodev_req[11][stb] ,
    \bus_rsp_o_reg[data][26]_0 ,
    \bus_rsp_o_reg[data][26]_1 ,
    \mtimecmp_hi_reg[31]_0 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_5 ,
    D,
    E,
    \mtimecmp_lo_reg[31]_0 ,
    \bus_rsp_o_reg[data][31]_1 );
  output \iodev_rsp[11][ack] ;
  output mti_i;
  output \mtime_hi_reg[0]_0 ;
  output \mtime_hi_reg[1]_0 ;
  output \mtime_hi_reg[2]_0 ;
  output \mtime_hi_reg[3]_0 ;
  output \mtime_hi_reg[4]_0 ;
  output \mtime_hi_reg[5]_0 ;
  output \mtime_hi_reg[6]_0 ;
  output \mtime_hi_reg[7]_0 ;
  output \mtime_hi_reg[8]_0 ;
  output \mtime_hi_reg[9]_0 ;
  output \mtime_hi_reg[10]_0 ;
  output \mtime_hi_reg[11]_0 ;
  output \mtime_hi_reg[12]_0 ;
  output \mtime_hi_reg[13]_0 ;
  output \mtime_hi_reg[14]_0 ;
  output \mtime_hi_reg[15]_0 ;
  output \mtime_hi_reg[16]_0 ;
  output \mtime_hi_reg[17]_0 ;
  output \mtime_hi_reg[18]_0 ;
  output \mtime_hi_reg[19]_0 ;
  output \mtime_hi_reg[20]_0 ;
  output \mtime_hi_reg[21]_0 ;
  output \mtime_hi_reg[22]_0 ;
  output \mtime_hi_reg[23]_0 ;
  output \mtime_hi_reg[24]_0 ;
  output \mtime_hi_reg[25]_0 ;
  output \mtime_hi_reg[26]_0 ;
  output \mtime_hi_reg[27]_0 ;
  output \mtime_hi_reg[28]_0 ;
  output \mtime_hi_reg[29]_0 ;
  output \mtime_hi_reg[30]_0 ;
  output \mtime_hi_reg[31]_0 ;
  output [31:0]Q;
  output \mtime_hi_reg[26]_1 ;
  output \mtime_hi_reg[14]_1 ;
  output \mtime_hi_reg[2]_1 ;
  output \mtime_lo_reg[0]_0 ;
  output \mtime_hi_reg[1]_1 ;
  output \mtime_hi_reg[3]_1 ;
  output \mtime_lo_reg[4]_0 ;
  output \mtime_lo_reg[5]_0 ;
  output \mtime_lo_reg[6]_0 ;
  output \mtime_hi_reg[7]_1 ;
  output \mtime_lo_reg[8]_0 ;
  output \mtime_lo_reg[9]_0 ;
  output \mtime_lo_reg[10]_0 ;
  output \mtime_hi_reg[11]_1 ;
  output \mtime_hi_reg[12]_1 ;
  output \mtime_hi_reg[13]_1 ;
  output \mtime_lo_reg[15]_0 ;
  output \mtime_hi_reg[16]_1 ;
  output \mtime_hi_reg[17]_1 ;
  output \mtime_hi_reg[18]_1 ;
  output \mtime_lo_reg[19]_0 ;
  output \mtime_hi_reg[20]_1 ;
  output \mtime_hi_reg[21]_1 ;
  output \mtime_lo_reg[22]_0 ;
  output \mtime_hi_reg[23]_1 ;
  output \mtime_lo_reg[24]_0 ;
  output \mtime_hi_reg[25]_1 ;
  output \mtime_lo_reg[27]_0 ;
  output \mtime_hi_reg[28]_1 ;
  output \mtime_hi_reg[29]_1 ;
  output \mtime_hi_reg[30]_1 ;
  output \mtime_hi_reg[31]_1 ;
  output \bus_rsp_o_reg[data][4]_0 ;
  output [28:0]\bus_rsp_o_reg[data][31]_0 ;
  output \bus_rsp_o_reg[data][3]_0 ;
  output \bus_rsp_o_reg[data][2]_0 ;
  input clk;
  input rstn_sys;
  input \iodev_req[11][stb] ;
  input \bus_rsp_o_reg[data][26]_0 ;
  input \bus_rsp_o_reg[data][26]_1 ;
  input [31:0]\mtimecmp_hi_reg[31]_0 ;
  input [2:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 ;
  input [2:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 ;
  input [1:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_5 ;
  input [1:0]D;
  input [0:0]E;
  input [0:0]\mtimecmp_lo_reg[31]_0 ;
  input [31:0]\bus_rsp_o_reg[data][31]_1 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire \bus_rsp_o_reg[data][26]_0 ;
  wire \bus_rsp_o_reg[data][26]_1 ;
  wire \bus_rsp_o_reg[data][2]_0 ;
  wire [28:0]\bus_rsp_o_reg[data][31]_0 ;
  wire [31:0]\bus_rsp_o_reg[data][31]_1 ;
  wire \bus_rsp_o_reg[data][3]_0 ;
  wire \bus_rsp_o_reg[data][4]_0 ;
  wire clk;
  wire cmp_hi_eq;
  wire cmp_hi_gt;
  wire cmp_lo_ge;
  wire cmp_lo_ge_ff;
  wire cmp_lo_ge_ff0_carry__0_i_1_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_2_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_3_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_4_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_5_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_6_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_7_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_8_n_0;
  wire cmp_lo_ge_ff0_carry__0_n_0;
  wire cmp_lo_ge_ff0_carry__0_n_1;
  wire cmp_lo_ge_ff0_carry__0_n_2;
  wire cmp_lo_ge_ff0_carry__0_n_3;
  wire cmp_lo_ge_ff0_carry__1_i_1_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_2_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_3_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_4_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_5_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_6_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_7_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_8_n_0;
  wire cmp_lo_ge_ff0_carry__1_n_0;
  wire cmp_lo_ge_ff0_carry__1_n_1;
  wire cmp_lo_ge_ff0_carry__1_n_2;
  wire cmp_lo_ge_ff0_carry__1_n_3;
  wire cmp_lo_ge_ff0_carry__2_i_1_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_2_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_3_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_4_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_5_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_6_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_7_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_8_n_0;
  wire cmp_lo_ge_ff0_carry__2_n_1;
  wire cmp_lo_ge_ff0_carry__2_n_2;
  wire cmp_lo_ge_ff0_carry__2_n_3;
  wire cmp_lo_ge_ff0_carry_i_1_n_0;
  wire cmp_lo_ge_ff0_carry_i_2_n_0;
  wire cmp_lo_ge_ff0_carry_i_3_n_0;
  wire cmp_lo_ge_ff0_carry_i_4_n_0;
  wire cmp_lo_ge_ff0_carry_i_5_n_0;
  wire cmp_lo_ge_ff0_carry_i_6_n_0;
  wire cmp_lo_ge_ff0_carry_i_7_n_0;
  wire cmp_lo_ge_ff0_carry_i_8_n_0;
  wire cmp_lo_ge_ff0_carry_n_0;
  wire cmp_lo_ge_ff0_carry_n_1;
  wire cmp_lo_ge_ff0_carry_n_2;
  wire cmp_lo_ge_ff0_carry_n_3;
  wire \iodev_req[11][stb] ;
  wire \iodev_rsp[11][ack] ;
  wire [4:2]\iodev_rsp[11][data] ;
  wire irq_o1_carry__0_i_1_n_0;
  wire irq_o1_carry__0_i_2_n_0;
  wire irq_o1_carry__0_i_3_n_0;
  wire irq_o1_carry__0_i_4_n_0;
  wire irq_o1_carry__0_i_5_n_0;
  wire irq_o1_carry__0_i_6_n_0;
  wire irq_o1_carry__0_i_7_n_0;
  wire irq_o1_carry__0_i_8_n_0;
  wire irq_o1_carry__0_n_0;
  wire irq_o1_carry__0_n_1;
  wire irq_o1_carry__0_n_2;
  wire irq_o1_carry__0_n_3;
  wire irq_o1_carry__1_i_1_n_0;
  wire irq_o1_carry__1_i_2_n_0;
  wire irq_o1_carry__1_i_3_n_0;
  wire irq_o1_carry__1_i_4_n_0;
  wire irq_o1_carry__1_i_5_n_0;
  wire irq_o1_carry__1_i_6_n_0;
  wire irq_o1_carry__1_i_7_n_0;
  wire irq_o1_carry__1_i_8_n_0;
  wire irq_o1_carry__1_n_0;
  wire irq_o1_carry__1_n_1;
  wire irq_o1_carry__1_n_2;
  wire irq_o1_carry__1_n_3;
  wire irq_o1_carry__2_i_1_n_0;
  wire irq_o1_carry__2_i_2_n_0;
  wire irq_o1_carry__2_i_3_n_0;
  wire irq_o1_carry__2_i_4_n_0;
  wire irq_o1_carry__2_i_5_n_0;
  wire irq_o1_carry__2_i_6_n_0;
  wire irq_o1_carry__2_i_7_n_0;
  wire irq_o1_carry__2_i_8_n_0;
  wire irq_o1_carry__2_n_1;
  wire irq_o1_carry__2_n_2;
  wire irq_o1_carry__2_n_3;
  wire irq_o1_carry_i_1_n_0;
  wire irq_o1_carry_i_2_n_0;
  wire irq_o1_carry_i_3_n_0;
  wire irq_o1_carry_i_4_n_0;
  wire irq_o1_carry_i_5_n_0;
  wire irq_o1_carry_i_6_n_0;
  wire irq_o1_carry_i_7_n_0;
  wire irq_o1_carry_i_8_n_0;
  wire irq_o1_carry_n_0;
  wire irq_o1_carry_n_1;
  wire irq_o1_carry_n_2;
  wire irq_o1_carry_n_3;
  wire irq_o2_carry__0_i_1_n_0;
  wire irq_o2_carry__0_i_2_n_0;
  wire irq_o2_carry__0_i_3_n_0;
  wire irq_o2_carry__0_i_4_n_0;
  wire irq_o2_carry__0_n_0;
  wire irq_o2_carry__0_n_1;
  wire irq_o2_carry__0_n_2;
  wire irq_o2_carry__0_n_3;
  wire irq_o2_carry__1_i_1_n_0;
  wire irq_o2_carry__1_i_2_n_0;
  wire irq_o2_carry__1_i_3_n_0;
  wire irq_o2_carry__1_n_2;
  wire irq_o2_carry__1_n_3;
  wire irq_o2_carry_i_1_n_0;
  wire irq_o2_carry_i_2_n_0;
  wire irq_o2_carry_i_3_n_0;
  wire irq_o2_carry_i_4_n_0;
  wire irq_o2_carry_n_0;
  wire irq_o2_carry_n_1;
  wire irq_o2_carry_n_2;
  wire irq_o2_carry_n_3;
  wire irq_o_i_1_n_0;
  wire load;
  wire [1:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_5 ;
  wire [2:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 ;
  wire [2:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 ;
  wire mti_i;
  wire \mtime_hi[11]_i_2_n_0 ;
  wire \mtime_hi[11]_i_3_n_0 ;
  wire \mtime_hi[11]_i_4_n_0 ;
  wire \mtime_hi[11]_i_5_n_0 ;
  wire \mtime_hi[15]_i_2_n_0 ;
  wire \mtime_hi[15]_i_3_n_0 ;
  wire \mtime_hi[15]_i_4_n_0 ;
  wire \mtime_hi[15]_i_5_n_0 ;
  wire \mtime_hi[19]_i_2_n_0 ;
  wire \mtime_hi[19]_i_3_n_0 ;
  wire \mtime_hi[19]_i_4_n_0 ;
  wire \mtime_hi[19]_i_5_n_0 ;
  wire \mtime_hi[23]_i_2_n_0 ;
  wire \mtime_hi[23]_i_3_n_0 ;
  wire \mtime_hi[23]_i_4_n_0 ;
  wire \mtime_hi[23]_i_5_n_0 ;
  wire \mtime_hi[27]_i_2_n_0 ;
  wire \mtime_hi[27]_i_3_n_0 ;
  wire \mtime_hi[27]_i_4_n_0 ;
  wire \mtime_hi[27]_i_5_n_0 ;
  wire \mtime_hi[31]_i_2_n_0 ;
  wire \mtime_hi[31]_i_3_n_0 ;
  wire \mtime_hi[31]_i_4_n_0 ;
  wire \mtime_hi[31]_i_5_n_0 ;
  wire \mtime_hi[3]_i_2_n_0 ;
  wire \mtime_hi[3]_i_3_n_0 ;
  wire \mtime_hi[3]_i_4_n_0 ;
  wire \mtime_hi[3]_i_5_n_0 ;
  wire \mtime_hi[3]_i_6_n_0 ;
  wire \mtime_hi[7]_i_2_n_0 ;
  wire \mtime_hi[7]_i_3_n_0 ;
  wire \mtime_hi[7]_i_4_n_0 ;
  wire \mtime_hi[7]_i_5_n_0 ;
  wire \mtime_hi_reg[0]_0 ;
  wire \mtime_hi_reg[10]_0 ;
  wire \mtime_hi_reg[11]_0 ;
  wire \mtime_hi_reg[11]_1 ;
  wire \mtime_hi_reg[11]_i_1_n_0 ;
  wire \mtime_hi_reg[11]_i_1_n_1 ;
  wire \mtime_hi_reg[11]_i_1_n_2 ;
  wire \mtime_hi_reg[11]_i_1_n_3 ;
  wire \mtime_hi_reg[11]_i_1_n_4 ;
  wire \mtime_hi_reg[11]_i_1_n_5 ;
  wire \mtime_hi_reg[11]_i_1_n_6 ;
  wire \mtime_hi_reg[11]_i_1_n_7 ;
  wire \mtime_hi_reg[12]_0 ;
  wire \mtime_hi_reg[12]_1 ;
  wire \mtime_hi_reg[13]_0 ;
  wire \mtime_hi_reg[13]_1 ;
  wire \mtime_hi_reg[14]_0 ;
  wire \mtime_hi_reg[14]_1 ;
  wire \mtime_hi_reg[15]_0 ;
  wire \mtime_hi_reg[15]_i_1_n_0 ;
  wire \mtime_hi_reg[15]_i_1_n_1 ;
  wire \mtime_hi_reg[15]_i_1_n_2 ;
  wire \mtime_hi_reg[15]_i_1_n_3 ;
  wire \mtime_hi_reg[15]_i_1_n_4 ;
  wire \mtime_hi_reg[15]_i_1_n_5 ;
  wire \mtime_hi_reg[15]_i_1_n_6 ;
  wire \mtime_hi_reg[15]_i_1_n_7 ;
  wire \mtime_hi_reg[16]_0 ;
  wire \mtime_hi_reg[16]_1 ;
  wire \mtime_hi_reg[17]_0 ;
  wire \mtime_hi_reg[17]_1 ;
  wire \mtime_hi_reg[18]_0 ;
  wire \mtime_hi_reg[18]_1 ;
  wire \mtime_hi_reg[19]_0 ;
  wire \mtime_hi_reg[19]_i_1_n_0 ;
  wire \mtime_hi_reg[19]_i_1_n_1 ;
  wire \mtime_hi_reg[19]_i_1_n_2 ;
  wire \mtime_hi_reg[19]_i_1_n_3 ;
  wire \mtime_hi_reg[19]_i_1_n_4 ;
  wire \mtime_hi_reg[19]_i_1_n_5 ;
  wire \mtime_hi_reg[19]_i_1_n_6 ;
  wire \mtime_hi_reg[19]_i_1_n_7 ;
  wire \mtime_hi_reg[1]_0 ;
  wire \mtime_hi_reg[1]_1 ;
  wire \mtime_hi_reg[20]_0 ;
  wire \mtime_hi_reg[20]_1 ;
  wire \mtime_hi_reg[21]_0 ;
  wire \mtime_hi_reg[21]_1 ;
  wire \mtime_hi_reg[22]_0 ;
  wire \mtime_hi_reg[23]_0 ;
  wire \mtime_hi_reg[23]_1 ;
  wire \mtime_hi_reg[23]_i_1_n_0 ;
  wire \mtime_hi_reg[23]_i_1_n_1 ;
  wire \mtime_hi_reg[23]_i_1_n_2 ;
  wire \mtime_hi_reg[23]_i_1_n_3 ;
  wire \mtime_hi_reg[23]_i_1_n_4 ;
  wire \mtime_hi_reg[23]_i_1_n_5 ;
  wire \mtime_hi_reg[23]_i_1_n_6 ;
  wire \mtime_hi_reg[23]_i_1_n_7 ;
  wire \mtime_hi_reg[24]_0 ;
  wire \mtime_hi_reg[25]_0 ;
  wire \mtime_hi_reg[25]_1 ;
  wire \mtime_hi_reg[26]_0 ;
  wire \mtime_hi_reg[26]_1 ;
  wire \mtime_hi_reg[27]_0 ;
  wire \mtime_hi_reg[27]_i_1_n_0 ;
  wire \mtime_hi_reg[27]_i_1_n_1 ;
  wire \mtime_hi_reg[27]_i_1_n_2 ;
  wire \mtime_hi_reg[27]_i_1_n_3 ;
  wire \mtime_hi_reg[27]_i_1_n_4 ;
  wire \mtime_hi_reg[27]_i_1_n_5 ;
  wire \mtime_hi_reg[27]_i_1_n_6 ;
  wire \mtime_hi_reg[27]_i_1_n_7 ;
  wire \mtime_hi_reg[28]_0 ;
  wire \mtime_hi_reg[28]_1 ;
  wire \mtime_hi_reg[29]_0 ;
  wire \mtime_hi_reg[29]_1 ;
  wire \mtime_hi_reg[2]_0 ;
  wire \mtime_hi_reg[2]_1 ;
  wire \mtime_hi_reg[30]_0 ;
  wire \mtime_hi_reg[30]_1 ;
  wire \mtime_hi_reg[31]_0 ;
  wire \mtime_hi_reg[31]_1 ;
  wire \mtime_hi_reg[31]_i_1_n_1 ;
  wire \mtime_hi_reg[31]_i_1_n_2 ;
  wire \mtime_hi_reg[31]_i_1_n_3 ;
  wire \mtime_hi_reg[31]_i_1_n_4 ;
  wire \mtime_hi_reg[31]_i_1_n_5 ;
  wire \mtime_hi_reg[31]_i_1_n_6 ;
  wire \mtime_hi_reg[31]_i_1_n_7 ;
  wire \mtime_hi_reg[3]_0 ;
  wire \mtime_hi_reg[3]_1 ;
  wire \mtime_hi_reg[3]_i_1_n_0 ;
  wire \mtime_hi_reg[3]_i_1_n_1 ;
  wire \mtime_hi_reg[3]_i_1_n_2 ;
  wire \mtime_hi_reg[3]_i_1_n_3 ;
  wire \mtime_hi_reg[3]_i_1_n_4 ;
  wire \mtime_hi_reg[3]_i_1_n_5 ;
  wire \mtime_hi_reg[3]_i_1_n_6 ;
  wire \mtime_hi_reg[3]_i_1_n_7 ;
  wire \mtime_hi_reg[4]_0 ;
  wire \mtime_hi_reg[5]_0 ;
  wire \mtime_hi_reg[6]_0 ;
  wire \mtime_hi_reg[7]_0 ;
  wire \mtime_hi_reg[7]_1 ;
  wire \mtime_hi_reg[7]_i_1_n_0 ;
  wire \mtime_hi_reg[7]_i_1_n_1 ;
  wire \mtime_hi_reg[7]_i_1_n_2 ;
  wire \mtime_hi_reg[7]_i_1_n_3 ;
  wire \mtime_hi_reg[7]_i_1_n_4 ;
  wire \mtime_hi_reg[7]_i_1_n_5 ;
  wire \mtime_hi_reg[7]_i_1_n_6 ;
  wire \mtime_hi_reg[7]_i_1_n_7 ;
  wire \mtime_hi_reg[8]_0 ;
  wire \mtime_hi_reg[9]_0 ;
  wire \mtime_lo[0]_i_1_n_0 ;
  wire \mtime_lo[10]_i_1_n_0 ;
  wire \mtime_lo[11]_i_1_n_0 ;
  wire \mtime_lo[12]_i_1_n_0 ;
  wire \mtime_lo[13]_i_1_n_0 ;
  wire \mtime_lo[14]_i_1_n_0 ;
  wire \mtime_lo[15]_i_1_n_0 ;
  wire \mtime_lo[16]_i_1_n_0 ;
  wire \mtime_lo[17]_i_1_n_0 ;
  wire \mtime_lo[18]_i_1_n_0 ;
  wire \mtime_lo[19]_i_1_n_0 ;
  wire \mtime_lo[1]_i_1_n_0 ;
  wire \mtime_lo[20]_i_1_n_0 ;
  wire \mtime_lo[21]_i_1_n_0 ;
  wire \mtime_lo[22]_i_1_n_0 ;
  wire \mtime_lo[23]_i_1_n_0 ;
  wire \mtime_lo[24]_i_1_n_0 ;
  wire \mtime_lo[25]_i_1_n_0 ;
  wire \mtime_lo[26]_i_1_n_0 ;
  wire \mtime_lo[27]_i_1_n_0 ;
  wire \mtime_lo[28]_i_1_n_0 ;
  wire \mtime_lo[29]_i_1_n_0 ;
  wire \mtime_lo[2]_i_1_n_0 ;
  wire \mtime_lo[30]_i_1_n_0 ;
  wire \mtime_lo[31]_i_1_n_0 ;
  wire \mtime_lo[3]_i_1_n_0 ;
  wire \mtime_lo[4]_i_1_n_0 ;
  wire \mtime_lo[5]_i_1_n_0 ;
  wire \mtime_lo[6]_i_1_n_0 ;
  wire \mtime_lo[7]_i_1_n_0 ;
  wire \mtime_lo[8]_i_1_n_0 ;
  wire \mtime_lo[9]_i_1_n_0 ;
  wire mtime_lo_cry;
  wire \mtime_lo_reg[0]_0 ;
  wire \mtime_lo_reg[10]_0 ;
  wire \mtime_lo_reg[15]_0 ;
  wire \mtime_lo_reg[19]_0 ;
  wire \mtime_lo_reg[22]_0 ;
  wire \mtime_lo_reg[24]_0 ;
  wire \mtime_lo_reg[27]_0 ;
  wire \mtime_lo_reg[4]_0 ;
  wire \mtime_lo_reg[5]_0 ;
  wire \mtime_lo_reg[6]_0 ;
  wire \mtime_lo_reg[8]_0 ;
  wire \mtime_lo_reg[9]_0 ;
  wire \mtime_we_reg_n_0_[0] ;
  wire [31:0]\mtimecmp_hi_reg[31]_0 ;
  wire \mtimecmp_hi_reg_n_0_[0] ;
  wire \mtimecmp_hi_reg_n_0_[10] ;
  wire \mtimecmp_hi_reg_n_0_[11] ;
  wire \mtimecmp_hi_reg_n_0_[12] ;
  wire \mtimecmp_hi_reg_n_0_[13] ;
  wire \mtimecmp_hi_reg_n_0_[14] ;
  wire \mtimecmp_hi_reg_n_0_[15] ;
  wire \mtimecmp_hi_reg_n_0_[16] ;
  wire \mtimecmp_hi_reg_n_0_[17] ;
  wire \mtimecmp_hi_reg_n_0_[18] ;
  wire \mtimecmp_hi_reg_n_0_[19] ;
  wire \mtimecmp_hi_reg_n_0_[1] ;
  wire \mtimecmp_hi_reg_n_0_[20] ;
  wire \mtimecmp_hi_reg_n_0_[21] ;
  wire \mtimecmp_hi_reg_n_0_[22] ;
  wire \mtimecmp_hi_reg_n_0_[23] ;
  wire \mtimecmp_hi_reg_n_0_[24] ;
  wire \mtimecmp_hi_reg_n_0_[25] ;
  wire \mtimecmp_hi_reg_n_0_[26] ;
  wire \mtimecmp_hi_reg_n_0_[27] ;
  wire \mtimecmp_hi_reg_n_0_[28] ;
  wire \mtimecmp_hi_reg_n_0_[29] ;
  wire \mtimecmp_hi_reg_n_0_[2] ;
  wire \mtimecmp_hi_reg_n_0_[30] ;
  wire \mtimecmp_hi_reg_n_0_[31] ;
  wire \mtimecmp_hi_reg_n_0_[3] ;
  wire \mtimecmp_hi_reg_n_0_[4] ;
  wire \mtimecmp_hi_reg_n_0_[5] ;
  wire \mtimecmp_hi_reg_n_0_[6] ;
  wire \mtimecmp_hi_reg_n_0_[7] ;
  wire \mtimecmp_hi_reg_n_0_[8] ;
  wire \mtimecmp_hi_reg_n_0_[9] ;
  wire [0:0]\mtimecmp_lo_reg[31]_0 ;
  wire \mtimecmp_lo_reg_n_0_[0] ;
  wire \mtimecmp_lo_reg_n_0_[10] ;
  wire \mtimecmp_lo_reg_n_0_[11] ;
  wire \mtimecmp_lo_reg_n_0_[12] ;
  wire \mtimecmp_lo_reg_n_0_[13] ;
  wire \mtimecmp_lo_reg_n_0_[14] ;
  wire \mtimecmp_lo_reg_n_0_[15] ;
  wire \mtimecmp_lo_reg_n_0_[16] ;
  wire \mtimecmp_lo_reg_n_0_[17] ;
  wire \mtimecmp_lo_reg_n_0_[18] ;
  wire \mtimecmp_lo_reg_n_0_[19] ;
  wire \mtimecmp_lo_reg_n_0_[1] ;
  wire \mtimecmp_lo_reg_n_0_[20] ;
  wire \mtimecmp_lo_reg_n_0_[21] ;
  wire \mtimecmp_lo_reg_n_0_[22] ;
  wire \mtimecmp_lo_reg_n_0_[23] ;
  wire \mtimecmp_lo_reg_n_0_[24] ;
  wire \mtimecmp_lo_reg_n_0_[25] ;
  wire \mtimecmp_lo_reg_n_0_[26] ;
  wire \mtimecmp_lo_reg_n_0_[27] ;
  wire \mtimecmp_lo_reg_n_0_[28] ;
  wire \mtimecmp_lo_reg_n_0_[29] ;
  wire \mtimecmp_lo_reg_n_0_[2] ;
  wire \mtimecmp_lo_reg_n_0_[30] ;
  wire \mtimecmp_lo_reg_n_0_[31] ;
  wire \mtimecmp_lo_reg_n_0_[3] ;
  wire \mtimecmp_lo_reg_n_0_[4] ;
  wire \mtimecmp_lo_reg_n_0_[5] ;
  wire \mtimecmp_lo_reg_n_0_[6] ;
  wire \mtimecmp_lo_reg_n_0_[7] ;
  wire \mtimecmp_lo_reg_n_0_[8] ;
  wire \mtimecmp_lo_reg_n_0_[9] ;
  wire p_0_in;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__0_n_4;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__1_n_4;
  wire plusOp_carry__1_n_5;
  wire plusOp_carry__1_n_6;
  wire plusOp_carry__1_n_7;
  wire plusOp_carry__2_n_0;
  wire plusOp_carry__2_n_1;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__2_n_4;
  wire plusOp_carry__2_n_5;
  wire plusOp_carry__2_n_6;
  wire plusOp_carry__2_n_7;
  wire plusOp_carry__3_n_0;
  wire plusOp_carry__3_n_1;
  wire plusOp_carry__3_n_2;
  wire plusOp_carry__3_n_3;
  wire plusOp_carry__3_n_4;
  wire plusOp_carry__3_n_5;
  wire plusOp_carry__3_n_6;
  wire plusOp_carry__3_n_7;
  wire plusOp_carry__4_n_0;
  wire plusOp_carry__4_n_1;
  wire plusOp_carry__4_n_2;
  wire plusOp_carry__4_n_3;
  wire plusOp_carry__4_n_4;
  wire plusOp_carry__4_n_5;
  wire plusOp_carry__4_n_6;
  wire plusOp_carry__4_n_7;
  wire plusOp_carry__5_n_0;
  wire plusOp_carry__5_n_1;
  wire plusOp_carry__5_n_2;
  wire plusOp_carry__5_n_3;
  wire plusOp_carry__5_n_4;
  wire plusOp_carry__5_n_5;
  wire plusOp_carry__5_n_6;
  wire plusOp_carry__5_n_7;
  wire plusOp_carry__6_n_2;
  wire plusOp_carry__6_n_3;
  wire plusOp_carry__6_n_5;
  wire plusOp_carry__6_n_6;
  wire plusOp_carry__6_n_7;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire plusOp_carry_n_4;
  wire plusOp_carry_n_5;
  wire plusOp_carry_n_6;
  wire plusOp_carry_n_7;
  wire rstn_sys;
  wire [3:0]NLW_cmp_lo_ge_ff0_carry_O_UNCONNECTED;
  wire [3:0]NLW_cmp_lo_ge_ff0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_cmp_lo_ge_ff0_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_cmp_lo_ge_ff0_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_irq_o1_carry_O_UNCONNECTED;
  wire [3:0]NLW_irq_o1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_irq_o1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_irq_o1_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_irq_o2_carry_O_UNCONNECTED;
  wire [3:0]NLW_irq_o2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_irq_o2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_irq_o2_carry__1_O_UNCONNECTED;
  wire [3:3]\NLW_mtime_hi_reg[31]_i_1_CO_UNCONNECTED ;
  wire [2:2]NLW_plusOp_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__6_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \bus_rsp_o[data][0]_i_2 
       (.I0(Q[0]),
        .I1(\mtime_hi_reg[0]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[0] ),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][26]_1 ),
        .I5(\mtimecmp_lo_reg_n_0_[0] ),
        .O(\mtime_lo_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \bus_rsp_o[data][10]_i_2 
       (.I0(Q[10]),
        .I1(\mtime_hi_reg[10]_0 ),
        .I2(\mtimecmp_lo_reg_n_0_[10] ),
        .I3(\bus_rsp_o_reg[data][26]_1 ),
        .I4(\bus_rsp_o_reg[data][26]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[10] ),
        .O(\mtime_lo_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \bus_rsp_o[data][11]_i_2 
       (.I0(\mtime_hi_reg[11]_0 ),
        .I1(\mtimecmp_lo_reg_n_0_[11] ),
        .I2(Q[11]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][26]_1 ),
        .I5(\mtimecmp_hi_reg_n_0_[11] ),
        .O(\mtime_hi_reg[11]_1 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \bus_rsp_o[data][12]_i_2 
       (.I0(\mtime_hi_reg[12]_0 ),
        .I1(\mtimecmp_lo_reg_n_0_[12] ),
        .I2(Q[12]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][26]_1 ),
        .I5(\mtimecmp_hi_reg_n_0_[12] ),
        .O(\mtime_hi_reg[12]_1 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \bus_rsp_o[data][13]_i_2 
       (.I0(\mtime_hi_reg[13]_0 ),
        .I1(\mtimecmp_lo_reg_n_0_[13] ),
        .I2(Q[13]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][26]_1 ),
        .I5(\mtimecmp_hi_reg_n_0_[13] ),
        .O(\mtime_hi_reg[13]_1 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][14]_i_2 
       (.I0(\mtime_hi_reg[14]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[14] ),
        .I2(Q[14]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][26]_1 ),
        .I5(\mtimecmp_lo_reg_n_0_[14] ),
        .O(\mtime_hi_reg[14]_1 ));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \bus_rsp_o[data][15]_i_2 
       (.I0(Q[15]),
        .I1(\mtime_hi_reg[15]_0 ),
        .I2(\mtimecmp_lo_reg_n_0_[15] ),
        .I3(\bus_rsp_o_reg[data][26]_1 ),
        .I4(\bus_rsp_o_reg[data][26]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[15] ),
        .O(\mtime_lo_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \bus_rsp_o[data][16]_i_2 
       (.I0(\mtime_hi_reg[16]_0 ),
        .I1(\mtimecmp_lo_reg_n_0_[16] ),
        .I2(Q[16]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][26]_1 ),
        .I5(\mtimecmp_hi_reg_n_0_[16] ),
        .O(\mtime_hi_reg[16]_1 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][17]_i_2 
       (.I0(\mtime_hi_reg[17]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[17] ),
        .I2(Q[17]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][26]_1 ),
        .I5(\mtimecmp_lo_reg_n_0_[17] ),
        .O(\mtime_hi_reg[17]_1 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \bus_rsp_o[data][18]_i_2 
       (.I0(\mtime_hi_reg[18]_0 ),
        .I1(\mtimecmp_lo_reg_n_0_[18] ),
        .I2(Q[18]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][26]_1 ),
        .I5(\mtimecmp_hi_reg_n_0_[18] ),
        .O(\mtime_hi_reg[18]_1 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \bus_rsp_o[data][19]_i_2 
       (.I0(Q[19]),
        .I1(\mtime_hi_reg[19]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[19] ),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][26]_1 ),
        .I5(\mtimecmp_lo_reg_n_0_[19] ),
        .O(\mtime_lo_reg[19]_0 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][1]_i_2 
       (.I0(\mtime_hi_reg[1]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[1] ),
        .I2(Q[1]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][26]_1 ),
        .I5(\mtimecmp_lo_reg_n_0_[1] ),
        .O(\mtime_hi_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \bus_rsp_o[data][20]_i_2 
       (.I0(\mtime_hi_reg[20]_0 ),
        .I1(\mtimecmp_lo_reg_n_0_[20] ),
        .I2(Q[20]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][26]_1 ),
        .I5(\mtimecmp_hi_reg_n_0_[20] ),
        .O(\mtime_hi_reg[20]_1 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \bus_rsp_o[data][21]_i_2 
       (.I0(\mtime_hi_reg[21]_0 ),
        .I1(\mtimecmp_lo_reg_n_0_[21] ),
        .I2(Q[21]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][26]_1 ),
        .I5(\mtimecmp_hi_reg_n_0_[21] ),
        .O(\mtime_hi_reg[21]_1 ));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \bus_rsp_o[data][22]_i_2 
       (.I0(Q[22]),
        .I1(\mtime_hi_reg[22]_0 ),
        .I2(\mtimecmp_lo_reg_n_0_[22] ),
        .I3(\bus_rsp_o_reg[data][26]_1 ),
        .I4(\bus_rsp_o_reg[data][26]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[22] ),
        .O(\mtime_lo_reg[22]_0 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][23]_i_2 
       (.I0(\mtime_hi_reg[23]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[23] ),
        .I2(Q[23]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][26]_1 ),
        .I5(\mtimecmp_lo_reg_n_0_[23] ),
        .O(\mtime_hi_reg[23]_1 ));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \bus_rsp_o[data][24]_i_2 
       (.I0(Q[24]),
        .I1(\mtime_hi_reg[24]_0 ),
        .I2(\mtimecmp_lo_reg_n_0_[24] ),
        .I3(\bus_rsp_o_reg[data][26]_1 ),
        .I4(\bus_rsp_o_reg[data][26]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[24] ),
        .O(\mtime_lo_reg[24]_0 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \bus_rsp_o[data][25]_i_2 
       (.I0(\mtime_hi_reg[25]_0 ),
        .I1(\mtimecmp_lo_reg_n_0_[25] ),
        .I2(Q[25]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][26]_1 ),
        .I5(\mtimecmp_hi_reg_n_0_[25] ),
        .O(\mtime_hi_reg[25]_1 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][26]_i_2 
       (.I0(\mtime_hi_reg[26]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[26] ),
        .I2(Q[26]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][26]_1 ),
        .I5(\mtimecmp_lo_reg_n_0_[26] ),
        .O(\mtime_hi_reg[26]_1 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \bus_rsp_o[data][27]_i_2 
       (.I0(Q[27]),
        .I1(\mtime_hi_reg[27]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[27] ),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][26]_1 ),
        .I5(\mtimecmp_lo_reg_n_0_[27] ),
        .O(\mtime_lo_reg[27]_0 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][28]_i_2 
       (.I0(\mtime_hi_reg[28]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[28] ),
        .I2(Q[28]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][26]_1 ),
        .I5(\mtimecmp_lo_reg_n_0_[28] ),
        .O(\mtime_hi_reg[28]_1 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][29]_i_2 
       (.I0(\mtime_hi_reg[29]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[29] ),
        .I2(Q[29]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][26]_1 ),
        .I5(\mtimecmp_lo_reg_n_0_[29] ),
        .O(\mtime_hi_reg[29]_1 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][2]_i_2 
       (.I0(\mtime_hi_reg[2]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[2] ),
        .I2(Q[2]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][26]_1 ),
        .I5(\mtimecmp_lo_reg_n_0_[2] ),
        .O(\mtime_hi_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][30]_i_2 
       (.I0(\mtime_hi_reg[30]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[30] ),
        .I2(Q[30]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][26]_1 ),
        .I5(\mtimecmp_lo_reg_n_0_[30] ),
        .O(\mtime_hi_reg[30]_1 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \bus_rsp_o[data][31]_i_2 
       (.I0(\mtime_hi_reg[31]_0 ),
        .I1(\mtimecmp_lo_reg_n_0_[31] ),
        .I2(Q[31]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][26]_1 ),
        .I5(\mtimecmp_hi_reg_n_0_[31] ),
        .O(\mtime_hi_reg[31]_1 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \bus_rsp_o[data][3]_i_2 
       (.I0(\mtime_hi_reg[3]_0 ),
        .I1(\mtimecmp_lo_reg_n_0_[3] ),
        .I2(Q[3]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][26]_1 ),
        .I5(\mtimecmp_hi_reg_n_0_[3] ),
        .O(\mtime_hi_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \bus_rsp_o[data][4]_i_2 
       (.I0(Q[4]),
        .I1(\mtime_hi_reg[4]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[4] ),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][26]_1 ),
        .I5(\mtimecmp_lo_reg_n_0_[4] ),
        .O(\mtime_lo_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \bus_rsp_o[data][5]_i_2 
       (.I0(Q[5]),
        .I1(\mtime_hi_reg[5]_0 ),
        .I2(\mtimecmp_lo_reg_n_0_[5] ),
        .I3(\bus_rsp_o_reg[data][26]_1 ),
        .I4(\bus_rsp_o_reg[data][26]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[5] ),
        .O(\mtime_lo_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \bus_rsp_o[data][6]_i_2 
       (.I0(Q[6]),
        .I1(\mtime_hi_reg[6]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[6] ),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][26]_1 ),
        .I5(\mtimecmp_lo_reg_n_0_[6] ),
        .O(\mtime_lo_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][7]_i_2 
       (.I0(\mtime_hi_reg[7]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[7] ),
        .I2(Q[7]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][26]_1 ),
        .I5(\mtimecmp_lo_reg_n_0_[7] ),
        .O(\mtime_hi_reg[7]_1 ));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \bus_rsp_o[data][8]_i_2 
       (.I0(Q[8]),
        .I1(\mtime_hi_reg[8]_0 ),
        .I2(\mtimecmp_lo_reg_n_0_[8] ),
        .I3(\bus_rsp_o_reg[data][26]_1 ),
        .I4(\bus_rsp_o_reg[data][26]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[8] ),
        .O(\mtime_lo_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \bus_rsp_o[data][9]_i_2 
       (.I0(Q[9]),
        .I1(\mtime_hi_reg[9]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[9] ),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][26]_1 ),
        .I5(\mtimecmp_lo_reg_n_0_[9] ),
        .O(\mtime_lo_reg[9]_0 ));
  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\iodev_req[11][stb] ),
        .Q(\iodev_rsp[11][ack] ));
  FDCE \bus_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [0]),
        .Q(\bus_rsp_o_reg[data][31]_0 [0]));
  FDCE \bus_rsp_o_reg[data][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [10]),
        .Q(\bus_rsp_o_reg[data][31]_0 [7]));
  FDCE \bus_rsp_o_reg[data][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [11]),
        .Q(\bus_rsp_o_reg[data][31]_0 [8]));
  FDCE \bus_rsp_o_reg[data][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [12]),
        .Q(\bus_rsp_o_reg[data][31]_0 [9]));
  FDCE \bus_rsp_o_reg[data][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [13]),
        .Q(\bus_rsp_o_reg[data][31]_0 [10]));
  FDCE \bus_rsp_o_reg[data][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [14]),
        .Q(\bus_rsp_o_reg[data][31]_0 [11]));
  FDCE \bus_rsp_o_reg[data][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [15]),
        .Q(\bus_rsp_o_reg[data][31]_0 [12]));
  FDCE \bus_rsp_o_reg[data][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [16]),
        .Q(\bus_rsp_o_reg[data][31]_0 [13]));
  FDCE \bus_rsp_o_reg[data][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [17]),
        .Q(\bus_rsp_o_reg[data][31]_0 [14]));
  FDCE \bus_rsp_o_reg[data][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [18]),
        .Q(\bus_rsp_o_reg[data][31]_0 [15]));
  FDCE \bus_rsp_o_reg[data][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [19]),
        .Q(\bus_rsp_o_reg[data][31]_0 [16]));
  FDCE \bus_rsp_o_reg[data][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [1]),
        .Q(\bus_rsp_o_reg[data][31]_0 [1]));
  FDCE \bus_rsp_o_reg[data][20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [20]),
        .Q(\bus_rsp_o_reg[data][31]_0 [17]));
  FDCE \bus_rsp_o_reg[data][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [21]),
        .Q(\bus_rsp_o_reg[data][31]_0 [18]));
  FDCE \bus_rsp_o_reg[data][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [22]),
        .Q(\bus_rsp_o_reg[data][31]_0 [19]));
  FDCE \bus_rsp_o_reg[data][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [23]),
        .Q(\bus_rsp_o_reg[data][31]_0 [20]));
  FDCE \bus_rsp_o_reg[data][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [24]),
        .Q(\bus_rsp_o_reg[data][31]_0 [21]));
  FDCE \bus_rsp_o_reg[data][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [25]),
        .Q(\bus_rsp_o_reg[data][31]_0 [22]));
  FDCE \bus_rsp_o_reg[data][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [26]),
        .Q(\bus_rsp_o_reg[data][31]_0 [23]));
  FDCE \bus_rsp_o_reg[data][27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [27]),
        .Q(\bus_rsp_o_reg[data][31]_0 [24]));
  FDCE \bus_rsp_o_reg[data][28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [28]),
        .Q(\bus_rsp_o_reg[data][31]_0 [25]));
  FDCE \bus_rsp_o_reg[data][29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [29]),
        .Q(\bus_rsp_o_reg[data][31]_0 [26]));
  FDCE \bus_rsp_o_reg[data][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [2]),
        .Q(\iodev_rsp[11][data] [2]));
  FDCE \bus_rsp_o_reg[data][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [30]),
        .Q(\bus_rsp_o_reg[data][31]_0 [27]));
  FDCE \bus_rsp_o_reg[data][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [31]),
        .Q(\bus_rsp_o_reg[data][31]_0 [28]));
  FDCE \bus_rsp_o_reg[data][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [3]),
        .Q(\iodev_rsp[11][data] [3]));
  FDCE \bus_rsp_o_reg[data][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [4]),
        .Q(\iodev_rsp[11][data] [4]));
  FDCE \bus_rsp_o_reg[data][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [5]),
        .Q(\bus_rsp_o_reg[data][31]_0 [2]));
  FDCE \bus_rsp_o_reg[data][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [6]),
        .Q(\bus_rsp_o_reg[data][31]_0 [3]));
  FDCE \bus_rsp_o_reg[data][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [7]),
        .Q(\bus_rsp_o_reg[data][31]_0 [4]));
  FDCE \bus_rsp_o_reg[data][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [8]),
        .Q(\bus_rsp_o_reg[data][31]_0 [5]));
  FDCE \bus_rsp_o_reg[data][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [9]),
        .Q(\bus_rsp_o_reg[data][31]_0 [6]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_lo_ge_ff0_carry
       (.CI(1'b0),
        .CO({cmp_lo_ge_ff0_carry_n_0,cmp_lo_ge_ff0_carry_n_1,cmp_lo_ge_ff0_carry_n_2,cmp_lo_ge_ff0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({cmp_lo_ge_ff0_carry_i_1_n_0,cmp_lo_ge_ff0_carry_i_2_n_0,cmp_lo_ge_ff0_carry_i_3_n_0,cmp_lo_ge_ff0_carry_i_4_n_0}),
        .O(NLW_cmp_lo_ge_ff0_carry_O_UNCONNECTED[3:0]),
        .S({cmp_lo_ge_ff0_carry_i_5_n_0,cmp_lo_ge_ff0_carry_i_6_n_0,cmp_lo_ge_ff0_carry_i_7_n_0,cmp_lo_ge_ff0_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_lo_ge_ff0_carry__0
       (.CI(cmp_lo_ge_ff0_carry_n_0),
        .CO({cmp_lo_ge_ff0_carry__0_n_0,cmp_lo_ge_ff0_carry__0_n_1,cmp_lo_ge_ff0_carry__0_n_2,cmp_lo_ge_ff0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({cmp_lo_ge_ff0_carry__0_i_1_n_0,cmp_lo_ge_ff0_carry__0_i_2_n_0,cmp_lo_ge_ff0_carry__0_i_3_n_0,cmp_lo_ge_ff0_carry__0_i_4_n_0}),
        .O(NLW_cmp_lo_ge_ff0_carry__0_O_UNCONNECTED[3:0]),
        .S({cmp_lo_ge_ff0_carry__0_i_5_n_0,cmp_lo_ge_ff0_carry__0_i_6_n_0,cmp_lo_ge_ff0_carry__0_i_7_n_0,cmp_lo_ge_ff0_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__0_i_1
       (.I0(Q[15]),
        .I1(\mtimecmp_lo_reg_n_0_[15] ),
        .I2(Q[14]),
        .I3(\mtimecmp_lo_reg_n_0_[14] ),
        .O(cmp_lo_ge_ff0_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__0_i_2
       (.I0(Q[13]),
        .I1(\mtimecmp_lo_reg_n_0_[13] ),
        .I2(Q[12]),
        .I3(\mtimecmp_lo_reg_n_0_[12] ),
        .O(cmp_lo_ge_ff0_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__0_i_3
       (.I0(Q[11]),
        .I1(\mtimecmp_lo_reg_n_0_[11] ),
        .I2(Q[10]),
        .I3(\mtimecmp_lo_reg_n_0_[10] ),
        .O(cmp_lo_ge_ff0_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__0_i_4
       (.I0(Q[9]),
        .I1(\mtimecmp_lo_reg_n_0_[9] ),
        .I2(Q[8]),
        .I3(\mtimecmp_lo_reg_n_0_[8] ),
        .O(cmp_lo_ge_ff0_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__0_i_5
       (.I0(\mtimecmp_lo_reg_n_0_[15] ),
        .I1(Q[15]),
        .I2(\mtimecmp_lo_reg_n_0_[14] ),
        .I3(Q[14]),
        .O(cmp_lo_ge_ff0_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__0_i_6
       (.I0(\mtimecmp_lo_reg_n_0_[13] ),
        .I1(Q[13]),
        .I2(\mtimecmp_lo_reg_n_0_[12] ),
        .I3(Q[12]),
        .O(cmp_lo_ge_ff0_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__0_i_7
       (.I0(\mtimecmp_lo_reg_n_0_[11] ),
        .I1(Q[11]),
        .I2(\mtimecmp_lo_reg_n_0_[10] ),
        .I3(Q[10]),
        .O(cmp_lo_ge_ff0_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__0_i_8
       (.I0(\mtimecmp_lo_reg_n_0_[9] ),
        .I1(Q[9]),
        .I2(\mtimecmp_lo_reg_n_0_[8] ),
        .I3(Q[8]),
        .O(cmp_lo_ge_ff0_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_lo_ge_ff0_carry__1
       (.CI(cmp_lo_ge_ff0_carry__0_n_0),
        .CO({cmp_lo_ge_ff0_carry__1_n_0,cmp_lo_ge_ff0_carry__1_n_1,cmp_lo_ge_ff0_carry__1_n_2,cmp_lo_ge_ff0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({cmp_lo_ge_ff0_carry__1_i_1_n_0,cmp_lo_ge_ff0_carry__1_i_2_n_0,cmp_lo_ge_ff0_carry__1_i_3_n_0,cmp_lo_ge_ff0_carry__1_i_4_n_0}),
        .O(NLW_cmp_lo_ge_ff0_carry__1_O_UNCONNECTED[3:0]),
        .S({cmp_lo_ge_ff0_carry__1_i_5_n_0,cmp_lo_ge_ff0_carry__1_i_6_n_0,cmp_lo_ge_ff0_carry__1_i_7_n_0,cmp_lo_ge_ff0_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__1_i_1
       (.I0(Q[23]),
        .I1(\mtimecmp_lo_reg_n_0_[23] ),
        .I2(Q[22]),
        .I3(\mtimecmp_lo_reg_n_0_[22] ),
        .O(cmp_lo_ge_ff0_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__1_i_2
       (.I0(Q[21]),
        .I1(\mtimecmp_lo_reg_n_0_[21] ),
        .I2(Q[20]),
        .I3(\mtimecmp_lo_reg_n_0_[20] ),
        .O(cmp_lo_ge_ff0_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__1_i_3
       (.I0(Q[19]),
        .I1(\mtimecmp_lo_reg_n_0_[19] ),
        .I2(Q[18]),
        .I3(\mtimecmp_lo_reg_n_0_[18] ),
        .O(cmp_lo_ge_ff0_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__1_i_4
       (.I0(Q[17]),
        .I1(\mtimecmp_lo_reg_n_0_[17] ),
        .I2(Q[16]),
        .I3(\mtimecmp_lo_reg_n_0_[16] ),
        .O(cmp_lo_ge_ff0_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__1_i_5
       (.I0(\mtimecmp_lo_reg_n_0_[23] ),
        .I1(Q[23]),
        .I2(\mtimecmp_lo_reg_n_0_[22] ),
        .I3(Q[22]),
        .O(cmp_lo_ge_ff0_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__1_i_6
       (.I0(\mtimecmp_lo_reg_n_0_[21] ),
        .I1(Q[21]),
        .I2(\mtimecmp_lo_reg_n_0_[20] ),
        .I3(Q[20]),
        .O(cmp_lo_ge_ff0_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__1_i_7
       (.I0(\mtimecmp_lo_reg_n_0_[19] ),
        .I1(Q[19]),
        .I2(\mtimecmp_lo_reg_n_0_[18] ),
        .I3(Q[18]),
        .O(cmp_lo_ge_ff0_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__1_i_8
       (.I0(\mtimecmp_lo_reg_n_0_[17] ),
        .I1(Q[17]),
        .I2(\mtimecmp_lo_reg_n_0_[16] ),
        .I3(Q[16]),
        .O(cmp_lo_ge_ff0_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_lo_ge_ff0_carry__2
       (.CI(cmp_lo_ge_ff0_carry__1_n_0),
        .CO({cmp_lo_ge,cmp_lo_ge_ff0_carry__2_n_1,cmp_lo_ge_ff0_carry__2_n_2,cmp_lo_ge_ff0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({cmp_lo_ge_ff0_carry__2_i_1_n_0,cmp_lo_ge_ff0_carry__2_i_2_n_0,cmp_lo_ge_ff0_carry__2_i_3_n_0,cmp_lo_ge_ff0_carry__2_i_4_n_0}),
        .O(NLW_cmp_lo_ge_ff0_carry__2_O_UNCONNECTED[3:0]),
        .S({cmp_lo_ge_ff0_carry__2_i_5_n_0,cmp_lo_ge_ff0_carry__2_i_6_n_0,cmp_lo_ge_ff0_carry__2_i_7_n_0,cmp_lo_ge_ff0_carry__2_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__2_i_1
       (.I0(Q[31]),
        .I1(\mtimecmp_lo_reg_n_0_[31] ),
        .I2(Q[30]),
        .I3(\mtimecmp_lo_reg_n_0_[30] ),
        .O(cmp_lo_ge_ff0_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__2_i_2
       (.I0(Q[29]),
        .I1(\mtimecmp_lo_reg_n_0_[29] ),
        .I2(Q[28]),
        .I3(\mtimecmp_lo_reg_n_0_[28] ),
        .O(cmp_lo_ge_ff0_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__2_i_3
       (.I0(Q[27]),
        .I1(\mtimecmp_lo_reg_n_0_[27] ),
        .I2(Q[26]),
        .I3(\mtimecmp_lo_reg_n_0_[26] ),
        .O(cmp_lo_ge_ff0_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__2_i_4
       (.I0(Q[25]),
        .I1(\mtimecmp_lo_reg_n_0_[25] ),
        .I2(Q[24]),
        .I3(\mtimecmp_lo_reg_n_0_[24] ),
        .O(cmp_lo_ge_ff0_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__2_i_5
       (.I0(\mtimecmp_lo_reg_n_0_[31] ),
        .I1(Q[31]),
        .I2(\mtimecmp_lo_reg_n_0_[30] ),
        .I3(Q[30]),
        .O(cmp_lo_ge_ff0_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__2_i_6
       (.I0(\mtimecmp_lo_reg_n_0_[29] ),
        .I1(Q[29]),
        .I2(\mtimecmp_lo_reg_n_0_[28] ),
        .I3(Q[28]),
        .O(cmp_lo_ge_ff0_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__2_i_7
       (.I0(\mtimecmp_lo_reg_n_0_[27] ),
        .I1(Q[27]),
        .I2(\mtimecmp_lo_reg_n_0_[26] ),
        .I3(Q[26]),
        .O(cmp_lo_ge_ff0_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__2_i_8
       (.I0(\mtimecmp_lo_reg_n_0_[25] ),
        .I1(Q[25]),
        .I2(\mtimecmp_lo_reg_n_0_[24] ),
        .I3(Q[24]),
        .O(cmp_lo_ge_ff0_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry_i_1
       (.I0(Q[7]),
        .I1(\mtimecmp_lo_reg_n_0_[7] ),
        .I2(Q[6]),
        .I3(\mtimecmp_lo_reg_n_0_[6] ),
        .O(cmp_lo_ge_ff0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry_i_2
       (.I0(Q[5]),
        .I1(\mtimecmp_lo_reg_n_0_[5] ),
        .I2(Q[4]),
        .I3(\mtimecmp_lo_reg_n_0_[4] ),
        .O(cmp_lo_ge_ff0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry_i_3
       (.I0(Q[3]),
        .I1(\mtimecmp_lo_reg_n_0_[3] ),
        .I2(Q[2]),
        .I3(\mtimecmp_lo_reg_n_0_[2] ),
        .O(cmp_lo_ge_ff0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry_i_4
       (.I0(Q[1]),
        .I1(\mtimecmp_lo_reg_n_0_[1] ),
        .I2(Q[0]),
        .I3(\mtimecmp_lo_reg_n_0_[0] ),
        .O(cmp_lo_ge_ff0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry_i_5
       (.I0(\mtimecmp_lo_reg_n_0_[7] ),
        .I1(Q[7]),
        .I2(\mtimecmp_lo_reg_n_0_[6] ),
        .I3(Q[6]),
        .O(cmp_lo_ge_ff0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry_i_6
       (.I0(\mtimecmp_lo_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(\mtimecmp_lo_reg_n_0_[4] ),
        .I3(Q[4]),
        .O(cmp_lo_ge_ff0_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry_i_7
       (.I0(\mtimecmp_lo_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\mtimecmp_lo_reg_n_0_[2] ),
        .I3(Q[2]),
        .O(cmp_lo_ge_ff0_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry_i_8
       (.I0(\mtimecmp_lo_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\mtimecmp_lo_reg_n_0_[0] ),
        .I3(Q[0]),
        .O(cmp_lo_ge_ff0_carry_i_8_n_0));
  FDCE cmp_lo_ge_ff_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(cmp_lo_ge),
        .Q(cmp_lo_ge_ff));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 irq_o1_carry
       (.CI(1'b0),
        .CO({irq_o1_carry_n_0,irq_o1_carry_n_1,irq_o1_carry_n_2,irq_o1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({irq_o1_carry_i_1_n_0,irq_o1_carry_i_2_n_0,irq_o1_carry_i_3_n_0,irq_o1_carry_i_4_n_0}),
        .O(NLW_irq_o1_carry_O_UNCONNECTED[3:0]),
        .S({irq_o1_carry_i_5_n_0,irq_o1_carry_i_6_n_0,irq_o1_carry_i_7_n_0,irq_o1_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 irq_o1_carry__0
       (.CI(irq_o1_carry_n_0),
        .CO({irq_o1_carry__0_n_0,irq_o1_carry__0_n_1,irq_o1_carry__0_n_2,irq_o1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({irq_o1_carry__0_i_1_n_0,irq_o1_carry__0_i_2_n_0,irq_o1_carry__0_i_3_n_0,irq_o1_carry__0_i_4_n_0}),
        .O(NLW_irq_o1_carry__0_O_UNCONNECTED[3:0]),
        .S({irq_o1_carry__0_i_5_n_0,irq_o1_carry__0_i_6_n_0,irq_o1_carry__0_i_7_n_0,irq_o1_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__0_i_1
       (.I0(\mtime_hi_reg[15]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[15] ),
        .I2(\mtime_hi_reg[14]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[14] ),
        .O(irq_o1_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__0_i_2
       (.I0(\mtime_hi_reg[13]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[13] ),
        .I2(\mtime_hi_reg[12]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[12] ),
        .O(irq_o1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__0_i_3
       (.I0(\mtime_hi_reg[11]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[11] ),
        .I2(\mtime_hi_reg[10]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[10] ),
        .O(irq_o1_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__0_i_4
       (.I0(\mtime_hi_reg[9]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[9] ),
        .I2(\mtime_hi_reg[8]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[8] ),
        .O(irq_o1_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__0_i_5
       (.I0(\mtimecmp_hi_reg_n_0_[14] ),
        .I1(\mtime_hi_reg[14]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[15] ),
        .I3(\mtime_hi_reg[15]_0 ),
        .O(irq_o1_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__0_i_6
       (.I0(\mtimecmp_hi_reg_n_0_[13] ),
        .I1(\mtime_hi_reg[13]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[12] ),
        .I3(\mtime_hi_reg[12]_0 ),
        .O(irq_o1_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__0_i_7
       (.I0(\mtimecmp_hi_reg_n_0_[11] ),
        .I1(\mtime_hi_reg[11]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[10] ),
        .I3(\mtime_hi_reg[10]_0 ),
        .O(irq_o1_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__0_i_8
       (.I0(\mtimecmp_hi_reg_n_0_[8] ),
        .I1(\mtime_hi_reg[8]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[9] ),
        .I3(\mtime_hi_reg[9]_0 ),
        .O(irq_o1_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 irq_o1_carry__1
       (.CI(irq_o1_carry__0_n_0),
        .CO({irq_o1_carry__1_n_0,irq_o1_carry__1_n_1,irq_o1_carry__1_n_2,irq_o1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({irq_o1_carry__1_i_1_n_0,irq_o1_carry__1_i_2_n_0,irq_o1_carry__1_i_3_n_0,irq_o1_carry__1_i_4_n_0}),
        .O(NLW_irq_o1_carry__1_O_UNCONNECTED[3:0]),
        .S({irq_o1_carry__1_i_5_n_0,irq_o1_carry__1_i_6_n_0,irq_o1_carry__1_i_7_n_0,irq_o1_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__1_i_1
       (.I0(\mtime_hi_reg[23]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[23] ),
        .I2(\mtime_hi_reg[22]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[22] ),
        .O(irq_o1_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__1_i_2
       (.I0(\mtime_hi_reg[21]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[21] ),
        .I2(\mtime_hi_reg[20]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[20] ),
        .O(irq_o1_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__1_i_3
       (.I0(\mtime_hi_reg[19]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[19] ),
        .I2(\mtime_hi_reg[18]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[18] ),
        .O(irq_o1_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__1_i_4
       (.I0(\mtime_hi_reg[17]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[17] ),
        .I2(\mtime_hi_reg[16]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[16] ),
        .O(irq_o1_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__1_i_5
       (.I0(\mtimecmp_hi_reg_n_0_[23] ),
        .I1(\mtime_hi_reg[23]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[22] ),
        .I3(\mtime_hi_reg[22]_0 ),
        .O(irq_o1_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__1_i_6
       (.I0(\mtimecmp_hi_reg_n_0_[20] ),
        .I1(\mtime_hi_reg[20]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[21] ),
        .I3(\mtime_hi_reg[21]_0 ),
        .O(irq_o1_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__1_i_7
       (.I0(\mtimecmp_hi_reg_n_0_[19] ),
        .I1(\mtime_hi_reg[19]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[18] ),
        .I3(\mtime_hi_reg[18]_0 ),
        .O(irq_o1_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__1_i_8
       (.I0(\mtimecmp_hi_reg_n_0_[17] ),
        .I1(\mtime_hi_reg[17]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[16] ),
        .I3(\mtime_hi_reg[16]_0 ),
        .O(irq_o1_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 irq_o1_carry__2
       (.CI(irq_o1_carry__1_n_0),
        .CO({cmp_hi_gt,irq_o1_carry__2_n_1,irq_o1_carry__2_n_2,irq_o1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({irq_o1_carry__2_i_1_n_0,irq_o1_carry__2_i_2_n_0,irq_o1_carry__2_i_3_n_0,irq_o1_carry__2_i_4_n_0}),
        .O(NLW_irq_o1_carry__2_O_UNCONNECTED[3:0]),
        .S({irq_o1_carry__2_i_5_n_0,irq_o1_carry__2_i_6_n_0,irq_o1_carry__2_i_7_n_0,irq_o1_carry__2_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__2_i_1
       (.I0(\mtime_hi_reg[31]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[31] ),
        .I2(\mtime_hi_reg[30]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[30] ),
        .O(irq_o1_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__2_i_2
       (.I0(\mtime_hi_reg[29]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[29] ),
        .I2(\mtime_hi_reg[28]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[28] ),
        .O(irq_o1_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__2_i_3
       (.I0(\mtime_hi_reg[27]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[27] ),
        .I2(\mtime_hi_reg[26]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[26] ),
        .O(irq_o1_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__2_i_4
       (.I0(\mtime_hi_reg[25]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[25] ),
        .I2(\mtime_hi_reg[24]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[24] ),
        .O(irq_o1_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__2_i_5
       (.I0(\mtimecmp_hi_reg_n_0_[31] ),
        .I1(\mtime_hi_reg[31]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[30] ),
        .I3(\mtime_hi_reg[30]_0 ),
        .O(irq_o1_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__2_i_6
       (.I0(\mtimecmp_hi_reg_n_0_[29] ),
        .I1(\mtime_hi_reg[29]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[28] ),
        .I3(\mtime_hi_reg[28]_0 ),
        .O(irq_o1_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__2_i_7
       (.I0(\mtimecmp_hi_reg_n_0_[26] ),
        .I1(\mtime_hi_reg[26]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[27] ),
        .I3(\mtime_hi_reg[27]_0 ),
        .O(irq_o1_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__2_i_8
       (.I0(\mtimecmp_hi_reg_n_0_[25] ),
        .I1(\mtime_hi_reg[25]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[24] ),
        .I3(\mtime_hi_reg[24]_0 ),
        .O(irq_o1_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry_i_1
       (.I0(\mtime_hi_reg[7]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[7] ),
        .I2(\mtime_hi_reg[6]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[6] ),
        .O(irq_o1_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry_i_2
       (.I0(\mtime_hi_reg[5]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[5] ),
        .I2(\mtime_hi_reg[4]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[4] ),
        .O(irq_o1_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry_i_3
       (.I0(\mtime_hi_reg[3]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[3] ),
        .I2(\mtime_hi_reg[2]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[2] ),
        .O(irq_o1_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry_i_4
       (.I0(\mtime_hi_reg[1]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[1] ),
        .I2(\mtime_hi_reg[0]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[0] ),
        .O(irq_o1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry_i_5
       (.I0(\mtimecmp_hi_reg_n_0_[7] ),
        .I1(\mtime_hi_reg[7]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[6] ),
        .I3(\mtime_hi_reg[6]_0 ),
        .O(irq_o1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry_i_6
       (.I0(\mtimecmp_hi_reg_n_0_[5] ),
        .I1(\mtime_hi_reg[5]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[4] ),
        .I3(\mtime_hi_reg[4]_0 ),
        .O(irq_o1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry_i_7
       (.I0(\mtimecmp_hi_reg_n_0_[2] ),
        .I1(\mtime_hi_reg[2]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[3] ),
        .I3(\mtime_hi_reg[3]_0 ),
        .O(irq_o1_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry_i_8
       (.I0(\mtimecmp_hi_reg_n_0_[1] ),
        .I1(\mtime_hi_reg[1]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[0] ),
        .I3(\mtime_hi_reg[0]_0 ),
        .O(irq_o1_carry_i_8_n_0));
  CARRY4 irq_o2_carry
       (.CI(1'b0),
        .CO({irq_o2_carry_n_0,irq_o2_carry_n_1,irq_o2_carry_n_2,irq_o2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_irq_o2_carry_O_UNCONNECTED[3:0]),
        .S({irq_o2_carry_i_1_n_0,irq_o2_carry_i_2_n_0,irq_o2_carry_i_3_n_0,irq_o2_carry_i_4_n_0}));
  CARRY4 irq_o2_carry__0
       (.CI(irq_o2_carry_n_0),
        .CO({irq_o2_carry__0_n_0,irq_o2_carry__0_n_1,irq_o2_carry__0_n_2,irq_o2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_irq_o2_carry__0_O_UNCONNECTED[3:0]),
        .S({irq_o2_carry__0_i_1_n_0,irq_o2_carry__0_i_2_n_0,irq_o2_carry__0_i_3_n_0,irq_o2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry__0_i_1
       (.I0(\mtime_hi_reg[22]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[22] ),
        .I2(\mtime_hi_reg[23]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[23] ),
        .I4(\mtimecmp_hi_reg_n_0_[21] ),
        .I5(\mtime_hi_reg[21]_0 ),
        .O(irq_o2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry__0_i_2
       (.I0(\mtime_hi_reg[18]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[18] ),
        .I2(\mtime_hi_reg[19]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[19] ),
        .I4(\mtimecmp_hi_reg_n_0_[20] ),
        .I5(\mtime_hi_reg[20]_0 ),
        .O(irq_o2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry__0_i_3
       (.I0(\mtime_hi_reg[16]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[16] ),
        .I2(\mtime_hi_reg[17]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[17] ),
        .I4(\mtimecmp_hi_reg_n_0_[15] ),
        .I5(\mtime_hi_reg[15]_0 ),
        .O(irq_o2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry__0_i_4
       (.I0(\mtimecmp_hi_reg_n_0_[14] ),
        .I1(\mtime_hi_reg[14]_0 ),
        .I2(\mtime_hi_reg[12]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[12] ),
        .I4(\mtime_hi_reg[13]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[13] ),
        .O(irq_o2_carry__0_i_4_n_0));
  CARRY4 irq_o2_carry__1
       (.CI(irq_o2_carry__0_n_0),
        .CO({NLW_irq_o2_carry__1_CO_UNCONNECTED[3],cmp_hi_eq,irq_o2_carry__1_n_2,irq_o2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_irq_o2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,irq_o2_carry__1_i_1_n_0,irq_o2_carry__1_i_2_n_0,irq_o2_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o2_carry__1_i_1
       (.I0(\mtimecmp_hi_reg_n_0_[31] ),
        .I1(\mtime_hi_reg[31]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[30] ),
        .I3(\mtime_hi_reg[30]_0 ),
        .O(irq_o2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry__1_i_2
       (.I0(\mtime_hi_reg[28]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[28] ),
        .I2(\mtime_hi_reg[29]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[29] ),
        .I4(\mtimecmp_hi_reg_n_0_[27] ),
        .I5(\mtime_hi_reg[27]_0 ),
        .O(irq_o2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry__1_i_3
       (.I0(\mtimecmp_hi_reg_n_0_[26] ),
        .I1(\mtime_hi_reg[26]_0 ),
        .I2(\mtime_hi_reg[24]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[24] ),
        .I4(\mtime_hi_reg[25]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[25] ),
        .O(irq_o2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry_i_1
       (.I0(\mtime_hi_reg[10]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[10] ),
        .I2(\mtime_hi_reg[11]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[11] ),
        .I4(\mtimecmp_hi_reg_n_0_[9] ),
        .I5(\mtime_hi_reg[9]_0 ),
        .O(irq_o2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry_i_2
       (.I0(\mtimecmp_hi_reg_n_0_[8] ),
        .I1(\mtime_hi_reg[8]_0 ),
        .I2(\mtime_hi_reg[6]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[6] ),
        .I4(\mtime_hi_reg[7]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[7] ),
        .O(irq_o2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry_i_3
       (.I0(\mtime_hi_reg[4]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[4] ),
        .I2(\mtime_hi_reg[5]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[5] ),
        .I4(\mtimecmp_hi_reg_n_0_[3] ),
        .I5(\mtime_hi_reg[3]_0 ),
        .O(irq_o2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry_i_4
       (.I0(\mtimecmp_hi_reg_n_0_[2] ),
        .I1(\mtime_hi_reg[2]_0 ),
        .I2(\mtime_hi_reg[0]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[0] ),
        .I4(\mtime_hi_reg[1]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[1] ),
        .O(irq_o2_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'hEA)) 
    irq_o_i_1
       (.I0(cmp_hi_gt),
        .I1(cmp_hi_eq),
        .I2(cmp_lo_ge_ff),
        .O(irq_o_i_1_n_0));
  FDCE irq_o_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_o_i_1_n_0),
        .Q(mti_i));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_13__0 
       (.I0(\iodev_rsp[11][data] [3]),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 [1]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 [1]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_5 [1]),
        .O(\bus_rsp_o_reg[data][3]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_15__0 
       (.I0(\iodev_rsp[11][data] [2]),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 [0]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 [0]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_5 [1]),
        .O(\bus_rsp_o_reg[data][2]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_18 
       (.I0(\iodev_rsp[11][data] [4]),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 [2]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 [2]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_5 [0]),
        .O(\bus_rsp_o_reg[data][4]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[11]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [11]),
        .I1(load),
        .I2(\mtime_hi_reg[11]_0 ),
        .O(\mtime_hi[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[11]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [10]),
        .I1(load),
        .I2(\mtime_hi_reg[10]_0 ),
        .O(\mtime_hi[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[11]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [9]),
        .I1(load),
        .I2(\mtime_hi_reg[9]_0 ),
        .O(\mtime_hi[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[11]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [8]),
        .I1(load),
        .I2(\mtime_hi_reg[8]_0 ),
        .O(\mtime_hi[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[15]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [15]),
        .I1(load),
        .I2(\mtime_hi_reg[15]_0 ),
        .O(\mtime_hi[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[15]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [14]),
        .I1(load),
        .I2(\mtime_hi_reg[14]_0 ),
        .O(\mtime_hi[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[15]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [13]),
        .I1(load),
        .I2(\mtime_hi_reg[13]_0 ),
        .O(\mtime_hi[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[15]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [12]),
        .I1(load),
        .I2(\mtime_hi_reg[12]_0 ),
        .O(\mtime_hi[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[19]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [19]),
        .I1(load),
        .I2(\mtime_hi_reg[19]_0 ),
        .O(\mtime_hi[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[19]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [18]),
        .I1(load),
        .I2(\mtime_hi_reg[18]_0 ),
        .O(\mtime_hi[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[19]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [17]),
        .I1(load),
        .I2(\mtime_hi_reg[17]_0 ),
        .O(\mtime_hi[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[19]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [16]),
        .I1(load),
        .I2(\mtime_hi_reg[16]_0 ),
        .O(\mtime_hi[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[23]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [23]),
        .I1(load),
        .I2(\mtime_hi_reg[23]_0 ),
        .O(\mtime_hi[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[23]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [22]),
        .I1(load),
        .I2(\mtime_hi_reg[22]_0 ),
        .O(\mtime_hi[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[23]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [21]),
        .I1(load),
        .I2(\mtime_hi_reg[21]_0 ),
        .O(\mtime_hi[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[23]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [20]),
        .I1(load),
        .I2(\mtime_hi_reg[20]_0 ),
        .O(\mtime_hi[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[27]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [27]),
        .I1(load),
        .I2(\mtime_hi_reg[27]_0 ),
        .O(\mtime_hi[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[27]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [26]),
        .I1(load),
        .I2(\mtime_hi_reg[26]_0 ),
        .O(\mtime_hi[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[27]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [25]),
        .I1(load),
        .I2(\mtime_hi_reg[25]_0 ),
        .O(\mtime_hi[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[27]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [24]),
        .I1(load),
        .I2(\mtime_hi_reg[24]_0 ),
        .O(\mtime_hi[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[31]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [31]),
        .I1(load),
        .I2(\mtime_hi_reg[31]_0 ),
        .O(\mtime_hi[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[31]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [30]),
        .I1(load),
        .I2(\mtime_hi_reg[30]_0 ),
        .O(\mtime_hi[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[31]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [29]),
        .I1(load),
        .I2(\mtime_hi_reg[29]_0 ),
        .O(\mtime_hi[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[31]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [28]),
        .I1(load),
        .I2(\mtime_hi_reg[28]_0 ),
        .O(\mtime_hi[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mtime_hi[3]_i_2 
       (.I0(mtime_lo_cry),
        .I1(load),
        .O(\mtime_hi[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[3]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [3]),
        .I1(load),
        .I2(\mtime_hi_reg[3]_0 ),
        .O(\mtime_hi[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[3]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [2]),
        .I1(load),
        .I2(\mtime_hi_reg[2]_0 ),
        .O(\mtime_hi[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[3]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [1]),
        .I1(load),
        .I2(\mtime_hi_reg[1]_0 ),
        .O(\mtime_hi[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \mtime_hi[3]_i_6 
       (.I0(mtime_lo_cry),
        .I1(\mtime_hi_reg[0]_0 ),
        .I2(load),
        .I3(\mtimecmp_hi_reg[31]_0 [0]),
        .O(\mtime_hi[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[7]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [7]),
        .I1(load),
        .I2(\mtime_hi_reg[7]_0 ),
        .O(\mtime_hi[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[7]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [6]),
        .I1(load),
        .I2(\mtime_hi_reg[6]_0 ),
        .O(\mtime_hi[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[7]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [5]),
        .I1(load),
        .I2(\mtime_hi_reg[5]_0 ),
        .O(\mtime_hi[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[7]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [4]),
        .I1(load),
        .I2(\mtime_hi_reg[4]_0 ),
        .O(\mtime_hi[7]_i_5_n_0 ));
  FDCE \mtime_hi_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[3]_i_1_n_7 ),
        .Q(\mtime_hi_reg[0]_0 ));
  FDCE \mtime_hi_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[11]_i_1_n_5 ),
        .Q(\mtime_hi_reg[10]_0 ));
  FDCE \mtime_hi_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[11]_i_1_n_4 ),
        .Q(\mtime_hi_reg[11]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[11]_i_1 
       (.CI(\mtime_hi_reg[7]_i_1_n_0 ),
        .CO({\mtime_hi_reg[11]_i_1_n_0 ,\mtime_hi_reg[11]_i_1_n_1 ,\mtime_hi_reg[11]_i_1_n_2 ,\mtime_hi_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[11]_i_1_n_4 ,\mtime_hi_reg[11]_i_1_n_5 ,\mtime_hi_reg[11]_i_1_n_6 ,\mtime_hi_reg[11]_i_1_n_7 }),
        .S({\mtime_hi[11]_i_2_n_0 ,\mtime_hi[11]_i_3_n_0 ,\mtime_hi[11]_i_4_n_0 ,\mtime_hi[11]_i_5_n_0 }));
  FDCE \mtime_hi_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[15]_i_1_n_7 ),
        .Q(\mtime_hi_reg[12]_0 ));
  FDCE \mtime_hi_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[15]_i_1_n_6 ),
        .Q(\mtime_hi_reg[13]_0 ));
  FDCE \mtime_hi_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[15]_i_1_n_5 ),
        .Q(\mtime_hi_reg[14]_0 ));
  FDCE \mtime_hi_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[15]_i_1_n_4 ),
        .Q(\mtime_hi_reg[15]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[15]_i_1 
       (.CI(\mtime_hi_reg[11]_i_1_n_0 ),
        .CO({\mtime_hi_reg[15]_i_1_n_0 ,\mtime_hi_reg[15]_i_1_n_1 ,\mtime_hi_reg[15]_i_1_n_2 ,\mtime_hi_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[15]_i_1_n_4 ,\mtime_hi_reg[15]_i_1_n_5 ,\mtime_hi_reg[15]_i_1_n_6 ,\mtime_hi_reg[15]_i_1_n_7 }),
        .S({\mtime_hi[15]_i_2_n_0 ,\mtime_hi[15]_i_3_n_0 ,\mtime_hi[15]_i_4_n_0 ,\mtime_hi[15]_i_5_n_0 }));
  FDCE \mtime_hi_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[19]_i_1_n_7 ),
        .Q(\mtime_hi_reg[16]_0 ));
  FDCE \mtime_hi_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[19]_i_1_n_6 ),
        .Q(\mtime_hi_reg[17]_0 ));
  FDCE \mtime_hi_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[19]_i_1_n_5 ),
        .Q(\mtime_hi_reg[18]_0 ));
  FDCE \mtime_hi_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[19]_i_1_n_4 ),
        .Q(\mtime_hi_reg[19]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[19]_i_1 
       (.CI(\mtime_hi_reg[15]_i_1_n_0 ),
        .CO({\mtime_hi_reg[19]_i_1_n_0 ,\mtime_hi_reg[19]_i_1_n_1 ,\mtime_hi_reg[19]_i_1_n_2 ,\mtime_hi_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[19]_i_1_n_4 ,\mtime_hi_reg[19]_i_1_n_5 ,\mtime_hi_reg[19]_i_1_n_6 ,\mtime_hi_reg[19]_i_1_n_7 }),
        .S({\mtime_hi[19]_i_2_n_0 ,\mtime_hi[19]_i_3_n_0 ,\mtime_hi[19]_i_4_n_0 ,\mtime_hi[19]_i_5_n_0 }));
  FDCE \mtime_hi_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[3]_i_1_n_6 ),
        .Q(\mtime_hi_reg[1]_0 ));
  FDCE \mtime_hi_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[23]_i_1_n_7 ),
        .Q(\mtime_hi_reg[20]_0 ));
  FDCE \mtime_hi_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[23]_i_1_n_6 ),
        .Q(\mtime_hi_reg[21]_0 ));
  FDCE \mtime_hi_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[23]_i_1_n_5 ),
        .Q(\mtime_hi_reg[22]_0 ));
  FDCE \mtime_hi_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[23]_i_1_n_4 ),
        .Q(\mtime_hi_reg[23]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[23]_i_1 
       (.CI(\mtime_hi_reg[19]_i_1_n_0 ),
        .CO({\mtime_hi_reg[23]_i_1_n_0 ,\mtime_hi_reg[23]_i_1_n_1 ,\mtime_hi_reg[23]_i_1_n_2 ,\mtime_hi_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[23]_i_1_n_4 ,\mtime_hi_reg[23]_i_1_n_5 ,\mtime_hi_reg[23]_i_1_n_6 ,\mtime_hi_reg[23]_i_1_n_7 }),
        .S({\mtime_hi[23]_i_2_n_0 ,\mtime_hi[23]_i_3_n_0 ,\mtime_hi[23]_i_4_n_0 ,\mtime_hi[23]_i_5_n_0 }));
  FDCE \mtime_hi_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[27]_i_1_n_7 ),
        .Q(\mtime_hi_reg[24]_0 ));
  FDCE \mtime_hi_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[27]_i_1_n_6 ),
        .Q(\mtime_hi_reg[25]_0 ));
  FDCE \mtime_hi_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[27]_i_1_n_5 ),
        .Q(\mtime_hi_reg[26]_0 ));
  FDCE \mtime_hi_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[27]_i_1_n_4 ),
        .Q(\mtime_hi_reg[27]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[27]_i_1 
       (.CI(\mtime_hi_reg[23]_i_1_n_0 ),
        .CO({\mtime_hi_reg[27]_i_1_n_0 ,\mtime_hi_reg[27]_i_1_n_1 ,\mtime_hi_reg[27]_i_1_n_2 ,\mtime_hi_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[27]_i_1_n_4 ,\mtime_hi_reg[27]_i_1_n_5 ,\mtime_hi_reg[27]_i_1_n_6 ,\mtime_hi_reg[27]_i_1_n_7 }),
        .S({\mtime_hi[27]_i_2_n_0 ,\mtime_hi[27]_i_3_n_0 ,\mtime_hi[27]_i_4_n_0 ,\mtime_hi[27]_i_5_n_0 }));
  FDCE \mtime_hi_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[31]_i_1_n_7 ),
        .Q(\mtime_hi_reg[28]_0 ));
  FDCE \mtime_hi_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[31]_i_1_n_6 ),
        .Q(\mtime_hi_reg[29]_0 ));
  FDCE \mtime_hi_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[3]_i_1_n_5 ),
        .Q(\mtime_hi_reg[2]_0 ));
  FDCE \mtime_hi_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[31]_i_1_n_5 ),
        .Q(\mtime_hi_reg[30]_0 ));
  FDCE \mtime_hi_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[31]_i_1_n_4 ),
        .Q(\mtime_hi_reg[31]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[31]_i_1 
       (.CI(\mtime_hi_reg[27]_i_1_n_0 ),
        .CO({\NLW_mtime_hi_reg[31]_i_1_CO_UNCONNECTED [3],\mtime_hi_reg[31]_i_1_n_1 ,\mtime_hi_reg[31]_i_1_n_2 ,\mtime_hi_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[31]_i_1_n_4 ,\mtime_hi_reg[31]_i_1_n_5 ,\mtime_hi_reg[31]_i_1_n_6 ,\mtime_hi_reg[31]_i_1_n_7 }),
        .S({\mtime_hi[31]_i_2_n_0 ,\mtime_hi[31]_i_3_n_0 ,\mtime_hi[31]_i_4_n_0 ,\mtime_hi[31]_i_5_n_0 }));
  FDCE \mtime_hi_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[3]_i_1_n_4 ),
        .Q(\mtime_hi_reg[3]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\mtime_hi_reg[3]_i_1_n_0 ,\mtime_hi_reg[3]_i_1_n_1 ,\mtime_hi_reg[3]_i_1_n_2 ,\mtime_hi_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\mtime_hi[3]_i_2_n_0 }),
        .O({\mtime_hi_reg[3]_i_1_n_4 ,\mtime_hi_reg[3]_i_1_n_5 ,\mtime_hi_reg[3]_i_1_n_6 ,\mtime_hi_reg[3]_i_1_n_7 }),
        .S({\mtime_hi[3]_i_3_n_0 ,\mtime_hi[3]_i_4_n_0 ,\mtime_hi[3]_i_5_n_0 ,\mtime_hi[3]_i_6_n_0 }));
  FDCE \mtime_hi_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[7]_i_1_n_7 ),
        .Q(\mtime_hi_reg[4]_0 ));
  FDCE \mtime_hi_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[7]_i_1_n_6 ),
        .Q(\mtime_hi_reg[5]_0 ));
  FDCE \mtime_hi_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[7]_i_1_n_5 ),
        .Q(\mtime_hi_reg[6]_0 ));
  FDCE \mtime_hi_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[7]_i_1_n_4 ),
        .Q(\mtime_hi_reg[7]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[7]_i_1 
       (.CI(\mtime_hi_reg[3]_i_1_n_0 ),
        .CO({\mtime_hi_reg[7]_i_1_n_0 ,\mtime_hi_reg[7]_i_1_n_1 ,\mtime_hi_reg[7]_i_1_n_2 ,\mtime_hi_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[7]_i_1_n_4 ,\mtime_hi_reg[7]_i_1_n_5 ,\mtime_hi_reg[7]_i_1_n_6 ,\mtime_hi_reg[7]_i_1_n_7 }),
        .S({\mtime_hi[7]_i_2_n_0 ,\mtime_hi[7]_i_3_n_0 ,\mtime_hi[7]_i_4_n_0 ,\mtime_hi[7]_i_5_n_0 }));
  FDCE \mtime_hi_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[11]_i_1_n_7 ),
        .Q(\mtime_hi_reg[8]_0 ));
  FDCE \mtime_hi_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[11]_i_1_n_6 ),
        .Q(\mtime_hi_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \mtime_lo[0]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [0]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(Q[0]),
        .O(\mtime_lo[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[10]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [10]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__1_n_6),
        .O(\mtime_lo[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[11]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [11]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__1_n_5),
        .O(\mtime_lo[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[12]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [12]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__1_n_4),
        .O(\mtime_lo[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[13]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [13]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__2_n_7),
        .O(\mtime_lo[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[14]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [14]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__2_n_6),
        .O(\mtime_lo[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[15]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [15]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__2_n_5),
        .O(\mtime_lo[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[16]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [16]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__2_n_4),
        .O(\mtime_lo[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[17]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [17]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__3_n_7),
        .O(\mtime_lo[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[18]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [18]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__3_n_6),
        .O(\mtime_lo[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[19]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [19]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__3_n_5),
        .O(\mtime_lo[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[1]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [1]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry_n_7),
        .O(\mtime_lo[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[20]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [20]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__3_n_4),
        .O(\mtime_lo[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[21]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [21]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__4_n_7),
        .O(\mtime_lo[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[22]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [22]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__4_n_6),
        .O(\mtime_lo[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[23]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [23]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__4_n_5),
        .O(\mtime_lo[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[24]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [24]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__4_n_4),
        .O(\mtime_lo[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[25]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [25]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__5_n_7),
        .O(\mtime_lo[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[26]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [26]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__5_n_6),
        .O(\mtime_lo[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[27]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [27]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__5_n_5),
        .O(\mtime_lo[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[28]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [28]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__5_n_4),
        .O(\mtime_lo[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[29]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [29]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__6_n_7),
        .O(\mtime_lo[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[2]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [2]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry_n_6),
        .O(\mtime_lo[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[30]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [30]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__6_n_6),
        .O(\mtime_lo[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[31]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [31]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__6_n_5),
        .O(\mtime_lo[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[3]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [3]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry_n_5),
        .O(\mtime_lo[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[4]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [4]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry_n_4),
        .O(\mtime_lo[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[5]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [5]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__0_n_7),
        .O(\mtime_lo[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[6]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [6]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__0_n_6),
        .O(\mtime_lo[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[7]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [7]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__0_n_5),
        .O(\mtime_lo[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[8]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [8]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__0_n_4),
        .O(\mtime_lo[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[9]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [9]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__1_n_7),
        .O(\mtime_lo[9]_i_1_n_0 ));
  FDCE \mtime_lo_cry_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in),
        .Q(mtime_lo_cry));
  FDCE \mtime_lo_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE \mtime_lo_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[10]_i_1_n_0 ),
        .Q(Q[10]));
  FDCE \mtime_lo_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[11]_i_1_n_0 ),
        .Q(Q[11]));
  FDCE \mtime_lo_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[12]_i_1_n_0 ),
        .Q(Q[12]));
  FDCE \mtime_lo_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[13]_i_1_n_0 ),
        .Q(Q[13]));
  FDCE \mtime_lo_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[14]_i_1_n_0 ),
        .Q(Q[14]));
  FDCE \mtime_lo_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[15]_i_1_n_0 ),
        .Q(Q[15]));
  FDCE \mtime_lo_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[16]_i_1_n_0 ),
        .Q(Q[16]));
  FDCE \mtime_lo_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[17]_i_1_n_0 ),
        .Q(Q[17]));
  FDCE \mtime_lo_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[18]_i_1_n_0 ),
        .Q(Q[18]));
  FDCE \mtime_lo_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[19]_i_1_n_0 ),
        .Q(Q[19]));
  FDCE \mtime_lo_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE \mtime_lo_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[20]_i_1_n_0 ),
        .Q(Q[20]));
  FDCE \mtime_lo_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[21]_i_1_n_0 ),
        .Q(Q[21]));
  FDCE \mtime_lo_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[22]_i_1_n_0 ),
        .Q(Q[22]));
  FDCE \mtime_lo_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[23]_i_1_n_0 ),
        .Q(Q[23]));
  FDCE \mtime_lo_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[24]_i_1_n_0 ),
        .Q(Q[24]));
  FDCE \mtime_lo_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[25]_i_1_n_0 ),
        .Q(Q[25]));
  FDCE \mtime_lo_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[26]_i_1_n_0 ),
        .Q(Q[26]));
  FDCE \mtime_lo_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[27]_i_1_n_0 ),
        .Q(Q[27]));
  FDCE \mtime_lo_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[28]_i_1_n_0 ),
        .Q(Q[28]));
  FDCE \mtime_lo_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[29]_i_1_n_0 ),
        .Q(Q[29]));
  FDCE \mtime_lo_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[2]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE \mtime_lo_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[30]_i_1_n_0 ),
        .Q(Q[30]));
  FDCE \mtime_lo_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[31]_i_1_n_0 ),
        .Q(Q[31]));
  FDCE \mtime_lo_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[3]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE \mtime_lo_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[4]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE \mtime_lo_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[5]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE \mtime_lo_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[6]_i_1_n_0 ),
        .Q(Q[6]));
  FDCE \mtime_lo_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[7]_i_1_n_0 ),
        .Q(Q[7]));
  FDCE \mtime_lo_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[8]_i_1_n_0 ),
        .Q(Q[8]));
  FDCE \mtime_lo_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[9]_i_1_n_0 ),
        .Q(Q[9]));
  FDCE \mtime_we_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(\mtime_we_reg_n_0_[0] ));
  FDCE \mtime_we_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(load));
  FDCE \mtimecmp_hi_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [0]),
        .Q(\mtimecmp_hi_reg_n_0_[0] ));
  FDCE \mtimecmp_hi_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [10]),
        .Q(\mtimecmp_hi_reg_n_0_[10] ));
  FDCE \mtimecmp_hi_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [11]),
        .Q(\mtimecmp_hi_reg_n_0_[11] ));
  FDCE \mtimecmp_hi_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [12]),
        .Q(\mtimecmp_hi_reg_n_0_[12] ));
  FDCE \mtimecmp_hi_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [13]),
        .Q(\mtimecmp_hi_reg_n_0_[13] ));
  FDCE \mtimecmp_hi_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [14]),
        .Q(\mtimecmp_hi_reg_n_0_[14] ));
  FDCE \mtimecmp_hi_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [15]),
        .Q(\mtimecmp_hi_reg_n_0_[15] ));
  FDCE \mtimecmp_hi_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [16]),
        .Q(\mtimecmp_hi_reg_n_0_[16] ));
  FDCE \mtimecmp_hi_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [17]),
        .Q(\mtimecmp_hi_reg_n_0_[17] ));
  FDCE \mtimecmp_hi_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [18]),
        .Q(\mtimecmp_hi_reg_n_0_[18] ));
  FDCE \mtimecmp_hi_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [19]),
        .Q(\mtimecmp_hi_reg_n_0_[19] ));
  FDCE \mtimecmp_hi_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [1]),
        .Q(\mtimecmp_hi_reg_n_0_[1] ));
  FDCE \mtimecmp_hi_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [20]),
        .Q(\mtimecmp_hi_reg_n_0_[20] ));
  FDCE \mtimecmp_hi_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [21]),
        .Q(\mtimecmp_hi_reg_n_0_[21] ));
  FDCE \mtimecmp_hi_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [22]),
        .Q(\mtimecmp_hi_reg_n_0_[22] ));
  FDCE \mtimecmp_hi_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [23]),
        .Q(\mtimecmp_hi_reg_n_0_[23] ));
  FDCE \mtimecmp_hi_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [24]),
        .Q(\mtimecmp_hi_reg_n_0_[24] ));
  FDCE \mtimecmp_hi_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [25]),
        .Q(\mtimecmp_hi_reg_n_0_[25] ));
  FDCE \mtimecmp_hi_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [26]),
        .Q(\mtimecmp_hi_reg_n_0_[26] ));
  FDCE \mtimecmp_hi_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [27]),
        .Q(\mtimecmp_hi_reg_n_0_[27] ));
  FDCE \mtimecmp_hi_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [28]),
        .Q(\mtimecmp_hi_reg_n_0_[28] ));
  FDCE \mtimecmp_hi_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [29]),
        .Q(\mtimecmp_hi_reg_n_0_[29] ));
  FDCE \mtimecmp_hi_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [2]),
        .Q(\mtimecmp_hi_reg_n_0_[2] ));
  FDCE \mtimecmp_hi_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [30]),
        .Q(\mtimecmp_hi_reg_n_0_[30] ));
  FDCE \mtimecmp_hi_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [31]),
        .Q(\mtimecmp_hi_reg_n_0_[31] ));
  FDCE \mtimecmp_hi_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [3]),
        .Q(\mtimecmp_hi_reg_n_0_[3] ));
  FDCE \mtimecmp_hi_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [4]),
        .Q(\mtimecmp_hi_reg_n_0_[4] ));
  FDCE \mtimecmp_hi_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [5]),
        .Q(\mtimecmp_hi_reg_n_0_[5] ));
  FDCE \mtimecmp_hi_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [6]),
        .Q(\mtimecmp_hi_reg_n_0_[6] ));
  FDCE \mtimecmp_hi_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [7]),
        .Q(\mtimecmp_hi_reg_n_0_[7] ));
  FDCE \mtimecmp_hi_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [8]),
        .Q(\mtimecmp_hi_reg_n_0_[8] ));
  FDCE \mtimecmp_hi_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [9]),
        .Q(\mtimecmp_hi_reg_n_0_[9] ));
  FDCE \mtimecmp_lo_reg[0] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [0]),
        .Q(\mtimecmp_lo_reg_n_0_[0] ));
  FDCE \mtimecmp_lo_reg[10] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [10]),
        .Q(\mtimecmp_lo_reg_n_0_[10] ));
  FDCE \mtimecmp_lo_reg[11] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [11]),
        .Q(\mtimecmp_lo_reg_n_0_[11] ));
  FDCE \mtimecmp_lo_reg[12] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [12]),
        .Q(\mtimecmp_lo_reg_n_0_[12] ));
  FDCE \mtimecmp_lo_reg[13] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [13]),
        .Q(\mtimecmp_lo_reg_n_0_[13] ));
  FDCE \mtimecmp_lo_reg[14] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [14]),
        .Q(\mtimecmp_lo_reg_n_0_[14] ));
  FDCE \mtimecmp_lo_reg[15] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [15]),
        .Q(\mtimecmp_lo_reg_n_0_[15] ));
  FDCE \mtimecmp_lo_reg[16] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [16]),
        .Q(\mtimecmp_lo_reg_n_0_[16] ));
  FDCE \mtimecmp_lo_reg[17] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [17]),
        .Q(\mtimecmp_lo_reg_n_0_[17] ));
  FDCE \mtimecmp_lo_reg[18] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [18]),
        .Q(\mtimecmp_lo_reg_n_0_[18] ));
  FDCE \mtimecmp_lo_reg[19] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [19]),
        .Q(\mtimecmp_lo_reg_n_0_[19] ));
  FDCE \mtimecmp_lo_reg[1] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [1]),
        .Q(\mtimecmp_lo_reg_n_0_[1] ));
  FDCE \mtimecmp_lo_reg[20] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [20]),
        .Q(\mtimecmp_lo_reg_n_0_[20] ));
  FDCE \mtimecmp_lo_reg[21] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [21]),
        .Q(\mtimecmp_lo_reg_n_0_[21] ));
  FDCE \mtimecmp_lo_reg[22] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [22]),
        .Q(\mtimecmp_lo_reg_n_0_[22] ));
  FDCE \mtimecmp_lo_reg[23] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [23]),
        .Q(\mtimecmp_lo_reg_n_0_[23] ));
  FDCE \mtimecmp_lo_reg[24] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [24]),
        .Q(\mtimecmp_lo_reg_n_0_[24] ));
  FDCE \mtimecmp_lo_reg[25] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [25]),
        .Q(\mtimecmp_lo_reg_n_0_[25] ));
  FDCE \mtimecmp_lo_reg[26] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [26]),
        .Q(\mtimecmp_lo_reg_n_0_[26] ));
  FDCE \mtimecmp_lo_reg[27] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [27]),
        .Q(\mtimecmp_lo_reg_n_0_[27] ));
  FDCE \mtimecmp_lo_reg[28] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [28]),
        .Q(\mtimecmp_lo_reg_n_0_[28] ));
  FDCE \mtimecmp_lo_reg[29] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [29]),
        .Q(\mtimecmp_lo_reg_n_0_[29] ));
  FDCE \mtimecmp_lo_reg[2] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [2]),
        .Q(\mtimecmp_lo_reg_n_0_[2] ));
  FDCE \mtimecmp_lo_reg[30] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [30]),
        .Q(\mtimecmp_lo_reg_n_0_[30] ));
  FDCE \mtimecmp_lo_reg[31] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [31]),
        .Q(\mtimecmp_lo_reg_n_0_[31] ));
  FDCE \mtimecmp_lo_reg[3] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [3]),
        .Q(\mtimecmp_lo_reg_n_0_[3] ));
  FDCE \mtimecmp_lo_reg[4] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [4]),
        .Q(\mtimecmp_lo_reg_n_0_[4] ));
  FDCE \mtimecmp_lo_reg[5] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [5]),
        .Q(\mtimecmp_lo_reg_n_0_[5] ));
  FDCE \mtimecmp_lo_reg[6] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [6]),
        .Q(\mtimecmp_lo_reg_n_0_[6] ));
  FDCE \mtimecmp_lo_reg[7] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [7]),
        .Q(\mtimecmp_lo_reg_n_0_[7] ));
  FDCE \mtimecmp_lo_reg[8] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [8]),
        .Q(\mtimecmp_lo_reg_n_0_[8] ));
  FDCE \mtimecmp_lo_reg[9] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [9]),
        .Q(\mtimecmp_lo_reg_n_0_[9] ));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .S(Q[4:1]));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .S(Q[8:5]));
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .S(Q[12:9]));
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({plusOp_carry__2_n_0,plusOp_carry__2_n_1,plusOp_carry__2_n_2,plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__2_n_4,plusOp_carry__2_n_5,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .S(Q[16:13]));
  CARRY4 plusOp_carry__3
       (.CI(plusOp_carry__2_n_0),
        .CO({plusOp_carry__3_n_0,plusOp_carry__3_n_1,plusOp_carry__3_n_2,plusOp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__3_n_4,plusOp_carry__3_n_5,plusOp_carry__3_n_6,plusOp_carry__3_n_7}),
        .S(Q[20:17]));
  CARRY4 plusOp_carry__4
       (.CI(plusOp_carry__3_n_0),
        .CO({plusOp_carry__4_n_0,plusOp_carry__4_n_1,plusOp_carry__4_n_2,plusOp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__4_n_4,plusOp_carry__4_n_5,plusOp_carry__4_n_6,plusOp_carry__4_n_7}),
        .S(Q[24:21]));
  CARRY4 plusOp_carry__5
       (.CI(plusOp_carry__4_n_0),
        .CO({plusOp_carry__5_n_0,plusOp_carry__5_n_1,plusOp_carry__5_n_2,plusOp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__5_n_4,plusOp_carry__5_n_5,plusOp_carry__5_n_6,plusOp_carry__5_n_7}),
        .S(Q[28:25]));
  CARRY4 plusOp_carry__6
       (.CI(plusOp_carry__5_n_0),
        .CO({p_0_in,NLW_plusOp_carry__6_CO_UNCONNECTED[2],plusOp_carry__6_n_2,plusOp_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__6_O_UNCONNECTED[3],plusOp_carry__6_n_5,plusOp_carry__6_n_6,plusOp_carry__6_n_7}),
        .S({1'b1,Q[31:29]}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_sysinfo
   (\bus_rsp_o_reg[ack]_0 ,
    Q,
    \bus_rsp_o_reg[ack]_1 ,
    clk,
    rstn_sys,
    \dmem_rsp[ack] ,
    \iodev_rsp[12][ack] ,
    \iodev_rsp[3][ack] ,
    D);
  output \bus_rsp_o_reg[ack]_0 ;
  output [4:0]Q;
  input \bus_rsp_o_reg[ack]_1 ;
  input clk;
  input rstn_sys;
  input \dmem_rsp[ack] ;
  input \iodev_rsp[12][ack] ;
  input \iodev_rsp[3][ack] ;
  input [4:0]D;

  wire [4:0]D;
  wire [4:0]Q;
  wire \bus_rsp_o_reg[ack]_0 ;
  wire \bus_rsp_o_reg[ack]_1 ;
  wire clk;
  wire \dmem_rsp[ack] ;
  wire \iodev_rsp[12][ack] ;
  wire \iodev_rsp[1][ack] ;
  wire \iodev_rsp[3][ack] ;
  wire rstn_sys;

  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[ack]_1 ),
        .Q(\iodev_rsp[1][ack] ));
  FDCE \bus_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \bus_rsp_o_reg[data][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \bus_rsp_o_reg[data][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \bus_rsp_o_reg[data][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \bus_rsp_o_reg[data][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[2]),
        .Q(Q[2]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_15 
       (.I0(\iodev_rsp[1][ack] ),
        .I1(\dmem_rsp[ack] ),
        .I2(\iodev_rsp[12][ack] ),
        .I3(\iodev_rsp[3][ack] ),
        .O(\bus_rsp_o_reg[ack]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_top
   (Q,
    uart0_txd_o,
    uart0_rts_o,
    resetn_0,
    m_axi_rready,
    ADDRARDADDR,
    \mar_reg[3] ,
    \mar_reg[2] ,
    m_axi_wstrb,
    m_axi_awready_0,
    m_axi_wready_0,
    m_axi_arready_0,
    addr,
    gpio_o,
    mtime_time_o,
    m_axi_arvalid,
    m_axi_awvalid,
    m_axi_wvalid,
    m_axi_bready,
    m_axi_araddr,
    clk,
    xirq_i,
    m_axi_awready,
    m_axi_awvalid_0,
    m_axi_wready,
    \axi_ctrl_reg[wdat_received] ,
    m_axi_arready,
    \axi_ctrl_reg[radr_received] ,
    resetn,
    gpio_i,
    uart0_cts_i,
    uart0_rxd_i,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_rvalid,
    m_axi_rresp,
    m_axi_rdata,
    D);
  output [31:0]Q;
  output uart0_txd_o;
  output uart0_rts_o;
  output resetn_0;
  output m_axi_rready;
  output [10:0]ADDRARDADDR;
  output \mar_reg[3] ;
  output \mar_reg[2] ;
  output [3:0]m_axi_wstrb;
  output m_axi_awready_0;
  output m_axi_wready_0;
  output m_axi_arready_0;
  output [1:0]addr;
  output [7:0]gpio_o;
  output [63:0]mtime_time_o;
  output m_axi_arvalid;
  output m_axi_awvalid;
  output m_axi_wvalid;
  output m_axi_bready;
  output [16:0]m_axi_araddr;
  input clk;
  input [0:0]xirq_i;
  input m_axi_awready;
  input m_axi_awvalid_0;
  input m_axi_wready;
  input \axi_ctrl_reg[wdat_received] ;
  input m_axi_arready;
  input \axi_ctrl_reg[radr_received] ;
  input resetn;
  input [7:0]gpio_i;
  input uart0_cts_i;
  input uart0_rxd_i;
  input [1:0]m_axi_bresp;
  input m_axi_bvalid;
  input m_axi_rvalid;
  input [1:0]m_axi_rresp;
  input [31:0]m_axi_rdata;
  input [1:0]D;

  wire [10:0]ADDRARDADDR;
  wire [1:0]D;
  wire \FSM_sequential_execute_engine[state][3]_i_10_n_0 ;
  wire [31:0]Q;
  wire [1:0]addr;
  wire and_reduce_f__0;
  wire \arbiter_reg[b_req]0 ;
  wire \arbiter_reg[b_req]__0 ;
  wire [1:1]\arbiter_reg[state] ;
  wire \axi_ctrl_reg[radr_received] ;
  wire \axi_ctrl_reg[wdat_received] ;
  wire cg_en_9;
  wire clk;
  wire \core_complex.neorv32_core_bus_switch_inst_n_1 ;
  wire \core_complex.neorv32_core_bus_switch_inst_n_3 ;
  wire \core_complex.neorv32_cpu_inst_n_1 ;
  wire \core_complex.neorv32_cpu_inst_n_100 ;
  wire \core_complex.neorv32_cpu_inst_n_101 ;
  wire \core_complex.neorv32_cpu_inst_n_102 ;
  wire \core_complex.neorv32_cpu_inst_n_103 ;
  wire \core_complex.neorv32_cpu_inst_n_104 ;
  wire \core_complex.neorv32_cpu_inst_n_105 ;
  wire \core_complex.neorv32_cpu_inst_n_106 ;
  wire \core_complex.neorv32_cpu_inst_n_107 ;
  wire \core_complex.neorv32_cpu_inst_n_108 ;
  wire \core_complex.neorv32_cpu_inst_n_109 ;
  wire \core_complex.neorv32_cpu_inst_n_110 ;
  wire \core_complex.neorv32_cpu_inst_n_111 ;
  wire \core_complex.neorv32_cpu_inst_n_112 ;
  wire \core_complex.neorv32_cpu_inst_n_113 ;
  wire \core_complex.neorv32_cpu_inst_n_114 ;
  wire \core_complex.neorv32_cpu_inst_n_119 ;
  wire \core_complex.neorv32_cpu_inst_n_12 ;
  wire \core_complex.neorv32_cpu_inst_n_120 ;
  wire \core_complex.neorv32_cpu_inst_n_121 ;
  wire \core_complex.neorv32_cpu_inst_n_122 ;
  wire \core_complex.neorv32_cpu_inst_n_123 ;
  wire \core_complex.neorv32_cpu_inst_n_124 ;
  wire \core_complex.neorv32_cpu_inst_n_125 ;
  wire \core_complex.neorv32_cpu_inst_n_127 ;
  wire \core_complex.neorv32_cpu_inst_n_129 ;
  wire \core_complex.neorv32_cpu_inst_n_130 ;
  wire \core_complex.neorv32_cpu_inst_n_131 ;
  wire \core_complex.neorv32_cpu_inst_n_132 ;
  wire \core_complex.neorv32_cpu_inst_n_133 ;
  wire \core_complex.neorv32_cpu_inst_n_134 ;
  wire \core_complex.neorv32_cpu_inst_n_135 ;
  wire \core_complex.neorv32_cpu_inst_n_136 ;
  wire \core_complex.neorv32_cpu_inst_n_141 ;
  wire \core_complex.neorv32_cpu_inst_n_142 ;
  wire \core_complex.neorv32_cpu_inst_n_143 ;
  wire \core_complex.neorv32_cpu_inst_n_144 ;
  wire \core_complex.neorv32_cpu_inst_n_145 ;
  wire \core_complex.neorv32_cpu_inst_n_146 ;
  wire \core_complex.neorv32_cpu_inst_n_147 ;
  wire \core_complex.neorv32_cpu_inst_n_148 ;
  wire \core_complex.neorv32_cpu_inst_n_149 ;
  wire \core_complex.neorv32_cpu_inst_n_15 ;
  wire \core_complex.neorv32_cpu_inst_n_150 ;
  wire \core_complex.neorv32_cpu_inst_n_151 ;
  wire \core_complex.neorv32_cpu_inst_n_152 ;
  wire \core_complex.neorv32_cpu_inst_n_153 ;
  wire \core_complex.neorv32_cpu_inst_n_154 ;
  wire \core_complex.neorv32_cpu_inst_n_155 ;
  wire \core_complex.neorv32_cpu_inst_n_156 ;
  wire \core_complex.neorv32_cpu_inst_n_157 ;
  wire \core_complex.neorv32_cpu_inst_n_158 ;
  wire \core_complex.neorv32_cpu_inst_n_159 ;
  wire \core_complex.neorv32_cpu_inst_n_160 ;
  wire \core_complex.neorv32_cpu_inst_n_161 ;
  wire \core_complex.neorv32_cpu_inst_n_162 ;
  wire \core_complex.neorv32_cpu_inst_n_163 ;
  wire \core_complex.neorv32_cpu_inst_n_164 ;
  wire \core_complex.neorv32_cpu_inst_n_165 ;
  wire \core_complex.neorv32_cpu_inst_n_166 ;
  wire \core_complex.neorv32_cpu_inst_n_167 ;
  wire \core_complex.neorv32_cpu_inst_n_168 ;
  wire \core_complex.neorv32_cpu_inst_n_169 ;
  wire \core_complex.neorv32_cpu_inst_n_170 ;
  wire \core_complex.neorv32_cpu_inst_n_171 ;
  wire \core_complex.neorv32_cpu_inst_n_172 ;
  wire \core_complex.neorv32_cpu_inst_n_173 ;
  wire \core_complex.neorv32_cpu_inst_n_194 ;
  wire \core_complex.neorv32_cpu_inst_n_195 ;
  wire \core_complex.neorv32_cpu_inst_n_196 ;
  wire \core_complex.neorv32_cpu_inst_n_197 ;
  wire \core_complex.neorv32_cpu_inst_n_199 ;
  wire \core_complex.neorv32_cpu_inst_n_20 ;
  wire \core_complex.neorv32_cpu_inst_n_21 ;
  wire \core_complex.neorv32_cpu_inst_n_23 ;
  wire \core_complex.neorv32_cpu_inst_n_24 ;
  wire \core_complex.neorv32_cpu_inst_n_25 ;
  wire \core_complex.neorv32_cpu_inst_n_26 ;
  wire \core_complex.neorv32_cpu_inst_n_29 ;
  wire \core_complex.neorv32_cpu_inst_n_31 ;
  wire \core_complex.neorv32_cpu_inst_n_32 ;
  wire \core_complex.neorv32_cpu_inst_n_33 ;
  wire \core_complex.neorv32_cpu_inst_n_34 ;
  wire \core_complex.neorv32_cpu_inst_n_39 ;
  wire \core_complex.neorv32_cpu_inst_n_40 ;
  wire \core_complex.neorv32_cpu_inst_n_41 ;
  wire \core_complex.neorv32_cpu_inst_n_42 ;
  wire \core_complex.neorv32_cpu_inst_n_44 ;
  wire \core_complex.neorv32_cpu_inst_n_46 ;
  wire \core_complex.neorv32_cpu_inst_n_47 ;
  wire \core_complex.neorv32_cpu_inst_n_48 ;
  wire \core_complex.neorv32_cpu_inst_n_49 ;
  wire \core_complex.neorv32_cpu_inst_n_5 ;
  wire \core_complex.neorv32_cpu_inst_n_50 ;
  wire \core_complex.neorv32_cpu_inst_n_6 ;
  wire \core_complex.neorv32_cpu_inst_n_86 ;
  wire \core_complex.neorv32_cpu_inst_n_87 ;
  wire \core_complex.neorv32_cpu_inst_n_88 ;
  wire \core_complex.neorv32_cpu_inst_n_89 ;
  wire \core_complex.neorv32_cpu_inst_n_90 ;
  wire \core_complex.neorv32_cpu_inst_n_91 ;
  wire \core_complex.neorv32_cpu_inst_n_92 ;
  wire \core_complex.neorv32_cpu_inst_n_93 ;
  wire \core_complex.neorv32_cpu_inst_n_94 ;
  wire \core_complex.neorv32_cpu_inst_n_95 ;
  wire \core_complex.neorv32_cpu_inst_n_96 ;
  wire \core_complex.neorv32_cpu_inst_n_97 ;
  wire \core_complex.neorv32_cpu_inst_n_98 ;
  wire \core_complex.neorv32_cpu_inst_n_99 ;
  wire [1:1]\cpu_d_req[addr] ;
  wire \cpu_d_rsp[err] ;
  wire [8:2]cpu_firq;
  wire \cpu_i_rsp[err] ;
  wire \ctrl[alu_op][1]_i_3_n_0 ;
  wire [0:0]\ctrl[ir_funct3] ;
  wire \ctrl[lsu_req] ;
  wire \ctrl_reg[hwfc_en]__0 ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_half]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_nhalf]__0 ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire [7:0]din;
  wire \dmem_rsp[ack] ;
  wire \generators.clk_div_ff_reg_n_0_[0] ;
  wire \generators.clk_div_ff_reg_n_0_[11] ;
  wire [11:0]\generators.clk_div_reg ;
  wire \generators.clk_div_reg_n_0_[3] ;
  wire \generators.clk_div_reg_n_0_[4] ;
  wire \generators.clk_div_reg_n_0_[7] ;
  wire \generators.clk_div_reg_n_0_[8] ;
  wire \generators.rstn_sys_sreg_reg_n_0_[0] ;
  wire \generators.rstn_sys_sreg_reg_n_0_[3] ;
  wire [7:0]gpio_i;
  wire [7:0]gpio_o;
  wire \i_/i_/i__carry__0_n_0 ;
  wire \i_/i_/i__carry__0_n_1 ;
  wire \i_/i_/i__carry__0_n_2 ;
  wire \i_/i_/i__carry__0_n_3 ;
  wire \i_/i_/i__carry__0_n_4 ;
  wire \i_/i_/i__carry__0_n_5 ;
  wire \i_/i_/i__carry__0_n_6 ;
  wire \i_/i_/i__carry__0_n_7 ;
  wire \i_/i_/i__carry__1_n_1 ;
  wire \i_/i_/i__carry__1_n_2 ;
  wire \i_/i_/i__carry__1_n_3 ;
  wire \i_/i_/i__carry__1_n_4 ;
  wire \i_/i_/i__carry__1_n_5 ;
  wire \i_/i_/i__carry__1_n_6 ;
  wire \i_/i_/i__carry__1_n_7 ;
  wire \i_/i_/i__carry_n_0 ;
  wire \i_/i_/i__carry_n_1 ;
  wire \i_/i_/i__carry_n_2 ;
  wire \i_/i_/i__carry_n_3 ;
  wire \i_/i_/i__carry_n_4 ;
  wire \i_/i_/i__carry_n_5 ;
  wire \i_/i_/i__carry_n_6 ;
  wire \i_/i_/i__carry_n_7 ;
  wire [18:0]\imem_rom.rdata_reg ;
  wire \imem_rsp[ack] ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_128 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_129 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_66 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_67 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_68 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_69 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_70 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_71 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_72 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_73 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_74 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_75 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_76 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_77 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_78 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_79 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_80 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_81 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_82 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_83 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_84 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_85 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_86 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_87 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_88 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_89 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_90 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_91 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_92 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_93 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_94 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_95 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_96 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_97 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_98 ;
  wire \io_system.neorv32_sysinfo_inst_n_0 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_17 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_20 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_21 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_22 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_23 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_24 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_25 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_26 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_27 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_28 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_29 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_30 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_31 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_32 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_33 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_34 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_35 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_36 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_37 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_38 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_39 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_66 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_67 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_68 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_69 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_70 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_71 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_72 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_73 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_74 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_75 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_76 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_77 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_78 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_79 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_80 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_81 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_82 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_83 ;
  wire \iodev_req[10][stb] ;
  wire \iodev_req[11][stb] ;
  wire \iodev_req[12][stb] ;
  wire \iodev_req[3][stb] ;
  wire \iodev_rsp[10][ack] ;
  wire [31:0]\iodev_rsp[10][data] ;
  wire \iodev_rsp[11][ack] ;
  wire [31:0]\iodev_rsp[11][data] ;
  wire \iodev_rsp[12][ack] ;
  wire [0:0]\iodev_rsp[12][data] ;
  wire [18:0]\iodev_rsp[1][data] ;
  wire \iodev_rsp[3][ack] ;
  wire [7:0]\iodev_rsp[3][data] ;
  wire \keeper_reg[busy]__0 ;
  wire [16:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arready_0;
  wire m_axi_arvalid;
  wire m_axi_awready;
  wire m_axi_awready_0;
  wire m_axi_awvalid;
  wire m_axi_awvalid_0;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire m_axi_wready_0;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire [31:0]\main_rsp[data] ;
  wire \main_rsp[err] ;
  wire \mar_reg[2] ;
  wire \mar_reg[3] ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_3 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_33 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_1 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_11 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_12 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_13 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_14 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_15 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_16 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_17 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_18 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_19 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_20 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_21 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_22 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_23 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_24 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_25 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_26 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_27 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_28 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_29 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_30 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_31 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_32 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_1 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_2 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_38 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_39 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_4 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_40 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_41 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_42 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_43 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_44 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_45 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_46 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_5 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_6 ;
  wire mtime_irq;
  wire [31:0]mtime_time;
  wire [63:0]mtime_time_o;
  wire mtimecmp_hi;
  wire mtimecmp_lo;
  wire neorv32_bus_gateway_inst_n_4;
  wire neorv32_bus_gateway_inst_n_5;
  wire \neorv32_cpu_lsu_inst/misaligned ;
  wire [7:7]p_0_in;
  wire p_0_in_0;
  wire [16:0]p_0_in_1;
  wire p_10_in;
  wire p_12_in;
  wire p_1_in;
  wire [1:0]p_1_out;
  wire p_2_in;
  wire [0:0]p_2_in_2;
  wire [0:0]p_3_in;
  wire p_4_in;
  wire p_6_in;
  wire p_8_in;
  wire pending;
  wire port_sel_reg;
  wire r_pnt;
  wire [31:1]rdata_reg;
  wire rden;
  wire rden0;
  wire resetn;
  wire resetn_0;
  wire rstn_sys;
  wire \rx_fifo[avail] ;
  wire \rx_fifo[free] ;
  wire [6:6]timeout_cnt_reg;
  wire \tx_engine_fifo_inst/we ;
  wire \tx_fifo[avail] ;
  wire \tx_fifo[free] ;
  wire uart0_cts_i;
  wire uart0_rts_o;
  wire uart0_rxd_i;
  wire uart0_txd_o;
  wire w_pnt;
  wire \wb_core[we] ;
  wire [0:0]xirq_i;
  wire [3:3]\NLW_i_/i_/i__carry__1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_execute_engine[state][3]_i_10 
       (.I0(\ctrl[ir_funct3] ),
        .I1(\core_complex.neorv32_cpu_inst_n_1 ),
        .O(\FSM_sequential_execute_engine[state][3]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    and_reduce_f
       (.I0(\generators.rstn_sys_sreg_reg_n_0_[0] ),
        .I1(\generators.rstn_sys_sreg_reg_n_0_[3] ),
        .I2(p_0_in_0),
        .I3(p_1_in),
        .O(and_reduce_f__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_bus_switch \core_complex.neorv32_core_bus_switch_inst 
       (.\FSM_onehot_arbiter_reg[state][2]_0 (\core_complex.neorv32_core_bus_switch_inst_n_1 ),
        .\FSM_onehot_arbiter_reg[state][2]_1 (\arbiter_reg[state] ),
        .\FSM_onehot_arbiter_reg[state][2]_2 (\core_complex.neorv32_core_bus_switch_inst_n_3 ),
        .\FSM_onehot_arbiter_reg[state][2]_3 (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_6 ),
        .arbiter_err_reg(\core_complex.neorv32_cpu_inst_n_195 ),
        .arbiter_err_reg_0(\core_complex.neorv32_cpu_inst_n_199 ),
        .arbiter_err_reg_1(\core_complex.neorv32_cpu_inst_n_196 ),
        .\arbiter_reg[b_req]0 (\arbiter_reg[b_req]0 ),
        .\arbiter_reg[b_req]__0 (\arbiter_reg[b_req]__0 ),
        .clk(clk),
        .\ctrl_o[lsu_req] (\ctrl[lsu_req] ),
        .\keeper_reg[busy] (\core_complex.neorv32_cpu_inst_n_194 ),
        .\main_rsp[err] (\main_rsp[err] ),
        .misaligned(\neorv32_cpu_lsu_inst/misaligned ),
        .rstn_sys(rstn_sys));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu \core_complex.neorv32_cpu_inst 
       (.ADDRARDADDR({ADDRARDADDR[10:6],\core_complex.neorv32_cpu_inst_n_12 ,ADDRARDADDR[5:4],\core_complex.neorv32_cpu_inst_n_15 ,ADDRARDADDR[3:0],\core_complex.neorv32_cpu_inst_n_20 ,\core_complex.neorv32_cpu_inst_n_21 }),
        .D({\core_complex.neorv32_cpu_inst_n_26 ,p_0_in_1[16],p_0_in_1[8],\core_complex.neorv32_cpu_inst_n_29 ,p_0_in_1[0]}),
        .E(mtimecmp_hi),
        .\FSM_onehot_arbiter_reg[state][2] (\core_complex.neorv32_cpu_inst_n_5 ),
        .\FSM_onehot_arbiter_reg[state][2]_0 (\core_complex.neorv32_cpu_inst_n_24 ),
        .\FSM_sequential_execute_engine_reg[state][3] (\FSM_sequential_execute_engine[state][3]_i_10_n_0 ),
        .\FSM_sequential_fetch_engine_reg[state][0] (\core_complex.neorv32_cpu_inst_n_195 ),
        .Q(Q),
        .WEA(\core_complex.neorv32_cpu_inst_n_114 ),
        .\arbiter_reg[b_req] (\arbiter_reg[state] ),
        .\arbiter_reg[b_req]0 (\arbiter_reg[b_req]0 ),
        .\arbiter_reg[b_req]__0 (\arbiter_reg[b_req]__0 ),
        .arbiter_req_reg(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_6 ),
        .\bus_req_o_reg[ben][0] (\core_complex.neorv32_cpu_inst_n_121 ),
        .\bus_req_o_reg[ben][1] (\core_complex.neorv32_cpu_inst_n_120 ),
        .\bus_req_o_reg[ben][2] (\core_complex.neorv32_cpu_inst_n_119 ),
        .\bus_req_o_reg[data][0] (\core_complex.neorv32_cpu_inst_n_39 ),
        .\bus_req_o_reg[data][0]_0 (\core_complex.neorv32_cpu_inst_n_86 ),
        .\bus_req_o_reg[rw] (mtimecmp_lo),
        .\bus_req_o_reg[rw]_0 ({\core_complex.neorv32_cpu_inst_n_141 ,\core_complex.neorv32_cpu_inst_n_142 ,\core_complex.neorv32_cpu_inst_n_143 ,\core_complex.neorv32_cpu_inst_n_144 ,\core_complex.neorv32_cpu_inst_n_145 ,\core_complex.neorv32_cpu_inst_n_146 ,\core_complex.neorv32_cpu_inst_n_147 ,\core_complex.neorv32_cpu_inst_n_148 ,\core_complex.neorv32_cpu_inst_n_149 ,\core_complex.neorv32_cpu_inst_n_150 ,\core_complex.neorv32_cpu_inst_n_151 ,\core_complex.neorv32_cpu_inst_n_152 ,\core_complex.neorv32_cpu_inst_n_153 ,\core_complex.neorv32_cpu_inst_n_154 ,\core_complex.neorv32_cpu_inst_n_155 ,\core_complex.neorv32_cpu_inst_n_156 ,\core_complex.neorv32_cpu_inst_n_157 ,\core_complex.neorv32_cpu_inst_n_158 ,\core_complex.neorv32_cpu_inst_n_159 ,\core_complex.neorv32_cpu_inst_n_160 ,\core_complex.neorv32_cpu_inst_n_161 ,\core_complex.neorv32_cpu_inst_n_162 ,\core_complex.neorv32_cpu_inst_n_163 ,\core_complex.neorv32_cpu_inst_n_164 ,\core_complex.neorv32_cpu_inst_n_165 ,\core_complex.neorv32_cpu_inst_n_166 ,\core_complex.neorv32_cpu_inst_n_167 ,\core_complex.neorv32_cpu_inst_n_168 ,\core_complex.neorv32_cpu_inst_n_169 ,\core_complex.neorv32_cpu_inst_n_170 ,\core_complex.neorv32_cpu_inst_n_171 ,\core_complex.neorv32_cpu_inst_n_172 }),
        .\bus_rsp_o_reg[data][0] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_69 ),
        .\bus_rsp_o_reg[data][10] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_78 ),
        .\bus_rsp_o_reg[data][11] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_79 ),
        .\bus_rsp_o_reg[data][12] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_80 ),
        .\bus_rsp_o_reg[data][13] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_81 ),
        .\bus_rsp_o_reg[data][14] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_67 ),
        .\bus_rsp_o_reg[data][15] ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_66 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_67 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_68 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_69 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_70 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_71 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_72 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_73 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_74 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_75 }),
        .\bus_rsp_o_reg[data][15]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_82 ),
        .\bus_rsp_o_reg[data][16] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_83 ),
        .\bus_rsp_o_reg[data][17] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_84 ),
        .\bus_rsp_o_reg[data][18] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_85 ),
        .\bus_rsp_o_reg[data][19] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_86 ),
        .\bus_rsp_o_reg[data][1] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_70 ),
        .\bus_rsp_o_reg[data][20] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_87 ),
        .\bus_rsp_o_reg[data][21] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_88 ),
        .\bus_rsp_o_reg[data][22] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_89 ),
        .\bus_rsp_o_reg[data][23] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_90 ),
        .\bus_rsp_o_reg[data][24] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_91 ),
        .\bus_rsp_o_reg[data][25] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_92 ),
        .\bus_rsp_o_reg[data][26] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_66 ),
        .\bus_rsp_o_reg[data][27] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_93 ),
        .\bus_rsp_o_reg[data][28] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_94 ),
        .\bus_rsp_o_reg[data][29] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_95 ),
        .\bus_rsp_o_reg[data][2] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_68 ),
        .\bus_rsp_o_reg[data][30] (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_20 ),
        .\bus_rsp_o_reg[data][30]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_96 ),
        .\bus_rsp_o_reg[data][31] (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_22 ),
        .\bus_rsp_o_reg[data][31]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_21 ),
        .\bus_rsp_o_reg[data][31]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_97 ),
        .\bus_rsp_o_reg[data][3] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_71 ),
        .\bus_rsp_o_reg[data][4] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_72 ),
        .\bus_rsp_o_reg[data][5] ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_24 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_25 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_26 }),
        .\bus_rsp_o_reg[data][5]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_73 ),
        .\bus_rsp_o_reg[data][6] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_74 ),
        .\bus_rsp_o_reg[data][7] (din),
        .\bus_rsp_o_reg[data][7]_0 ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_76 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_77 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_78 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_79 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_80 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_81 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_82 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_83 }),
        .\bus_rsp_o_reg[data][7]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_75 ),
        .\bus_rsp_o_reg[data][8] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_76 ),
        .\bus_rsp_o_reg[data][9] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_77 ),
        .cg_en_9(cg_en_9),
        .clk(clk),
        .\cpu_d_rsp[err] (\cpu_d_rsp[err] ),
        .\ctrl_o[lsu_req] (\ctrl[lsu_req] ),
        .\ctrl_reg[alu_op][1] (\ctrl[alu_op][1]_i_3_n_0 ),
        .\ctrl_reg[hwfc_en]__0 (\ctrl_reg[hwfc_en]__0 ),
        .\ctrl_reg[irq_rx_full]__0 (\ctrl_reg[irq_rx_full]__0 ),
        .\ctrl_reg[irq_rx_half]__0 (\ctrl_reg[irq_rx_half]__0 ),
        .\ctrl_reg[irq_rx_nempty]__0 (\ctrl_reg[irq_rx_nempty]__0 ),
        .\ctrl_reg[irq_tx_empty]__0 (\ctrl_reg[irq_tx_empty]__0 ),
        .\ctrl_reg[irq_tx_nhalf]__0 (\ctrl_reg[irq_tx_nhalf]__0 ),
        .\ctrl_reg[sim_mode]__0 (\ctrl_reg[sim_mode]__0 ),
        .\dout_reg[7] ({\core_complex.neorv32_cpu_inst_n_129 ,\core_complex.neorv32_cpu_inst_n_130 ,\core_complex.neorv32_cpu_inst_n_131 ,\core_complex.neorv32_cpu_inst_n_132 ,\core_complex.neorv32_cpu_inst_n_133 ,\core_complex.neorv32_cpu_inst_n_134 ,\core_complex.neorv32_cpu_inst_n_135 ,\core_complex.neorv32_cpu_inst_n_136 }),
        .\execute_engine_reg[ir] (\ctrl[ir_funct3] ),
        .\execute_engine_reg[ir][13]_rep (\core_complex.neorv32_cpu_inst_n_1 ),
        .\execute_engine_reg[ir][13]_rep__0 (\core_complex.neorv32_cpu_inst_n_197 ),
        .\fetch_engine_reg[pc][14] ({\core_complex.neorv32_cpu_inst_n_40 ,\core_complex.neorv32_cpu_inst_n_41 ,\core_complex.neorv32_cpu_inst_n_42 ,addr[1],\core_complex.neorv32_cpu_inst_n_44 ,addr[0],\core_complex.neorv32_cpu_inst_n_46 ,\core_complex.neorv32_cpu_inst_n_47 ,\core_complex.neorv32_cpu_inst_n_48 ,\core_complex.neorv32_cpu_inst_n_49 ,\core_complex.neorv32_cpu_inst_n_50 }),
        .\fetch_engine_reg[pc][30] (\core_complex.neorv32_cpu_inst_n_127 ),
        .\fifo_read_sync.half_o_reg ({\core_complex.neorv32_cpu_inst_n_87 ,\core_complex.neorv32_cpu_inst_n_88 ,\core_complex.neorv32_cpu_inst_n_89 ,\core_complex.neorv32_cpu_inst_n_90 ,\core_complex.neorv32_cpu_inst_n_91 ,\core_complex.neorv32_cpu_inst_n_92 ,\core_complex.neorv32_cpu_inst_n_93 ,\core_complex.neorv32_cpu_inst_n_94 ,\core_complex.neorv32_cpu_inst_n_95 ,\core_complex.neorv32_cpu_inst_n_96 ,\core_complex.neorv32_cpu_inst_n_97 ,\core_complex.neorv32_cpu_inst_n_98 ,\core_complex.neorv32_cpu_inst_n_99 ,\core_complex.neorv32_cpu_inst_n_100 ,\core_complex.neorv32_cpu_inst_n_101 ,\core_complex.neorv32_cpu_inst_n_102 ,\core_complex.neorv32_cpu_inst_n_103 ,\core_complex.neorv32_cpu_inst_n_104 ,\core_complex.neorv32_cpu_inst_n_105 ,\core_complex.neorv32_cpu_inst_n_106 ,\core_complex.neorv32_cpu_inst_n_107 ,\core_complex.neorv32_cpu_inst_n_108 ,\core_complex.neorv32_cpu_inst_n_109 ,\core_complex.neorv32_cpu_inst_n_110 ,\core_complex.neorv32_cpu_inst_n_111 ,\core_complex.neorv32_cpu_inst_n_112 ,\core_complex.neorv32_cpu_inst_n_113 }),
        .firq_i({cpu_firq[8],cpu_firq[3:2]}),
        .gpio_o(gpio_o),
        .\imem_rom.rdata_reg_0_19 (\core_complex.neorv32_core_bus_switch_inst_n_3 ),
        .\iodev_req[10][stb] (\iodev_req[10][stb] ),
        .\iodev_req[11][stb] (\iodev_req[11][stb] ),
        .\iodev_req[12][stb] (\iodev_req[12][stb] ),
        .\iodev_req[3][stb] (\iodev_req[3][stb] ),
        .\irq_enable_reg[0] (\core_complex.neorv32_cpu_inst_n_173 ),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_bready(m_axi_bready),
        .m_axi_bready_0(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_2 ),
        .m_axi_bresp(m_axi_bresp),
        .\m_axi_bresp[0]_0 (\core_complex.neorv32_cpu_inst_n_124 ),
        .m_axi_bresp_0_sp_1(\core_complex.neorv32_cpu_inst_n_123 ),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wstrb(m_axi_wstrb),
        .\main_rsp[data] (\main_rsp[data] ),
        .\main_rsp[err] (\main_rsp[err] ),
        .\mar_reg[16] ({\core_complex.neorv32_cpu_inst_n_31 ,\core_complex.neorv32_cpu_inst_n_32 ,\core_complex.neorv32_cpu_inst_n_33 }),
        .\mar_reg[1] (\cpu_d_req[addr] ),
        .\mar_reg[2] (\core_complex.neorv32_cpu_inst_n_6 ),
        .\mar_reg[2]_0 (\core_complex.neorv32_cpu_inst_n_23 ),
        .\mar_reg[2]_1 (\mar_reg[2] ),
        .\mar_reg[3] (\core_complex.neorv32_cpu_inst_n_34 ),
        .\mar_reg[3]_0 (\mar_reg[3] ),
        .\mar_reg[3]_1 (p_1_out),
        .\mar_reg[8] (p_0_in),
        .\mar_reg[9] (\core_complex.neorv32_cpu_inst_n_25 ),
        .mem_ram_b0_reg_1(\core_complex.neorv32_core_bus_switch_inst_n_1 ),
        .misaligned(\neorv32_cpu_lsu_inst/misaligned ),
        .mti_i(mtime_irq),
        .p_2_in(p_2_in_2),
        .p_3_in(p_3_in),
        .pending(pending),
        .pending_reg(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_4 ),
        .pending_reg_0(timeout_cnt_reg),
        .pending_reg_1(neorv32_bus_gateway_inst_n_4),
        .port_sel_reg(port_sel_reg),
        .r_pnt(r_pnt),
        .\r_pnt_reg[0] (\tx_engine_fifo_inst/we ),
        .\r_pnt_reg[1] (\core_complex.neorv32_cpu_inst_n_194 ),
        .\rdata_o_reg[23] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_46 ),
        .\rdata_o_reg[30] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_45 ),
        .rden0(rden0),
        .rstn_sys(rstn_sys),
        .\rx_fifo[avail] (\rx_fifo[avail] ),
        .\rx_fifo[free] (\rx_fifo[free] ),
        .\timeout_cnt_reg[6] (\core_complex.neorv32_cpu_inst_n_122 ),
        .\trap_ctrl_reg[irq_pnd][2] (D),
        .\tx_fifo[avail] (\tx_fifo[avail] ),
        .\tx_fifo[free] (\tx_fifo[free] ),
        .w_pnt(w_pnt),
        .\w_pnt_reg[0] (\core_complex.neorv32_cpu_inst_n_125 ),
        .\w_pnt_reg[0]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_23 ),
        .\w_pnt_reg[1] (\core_complex.neorv32_cpu_inst_n_196 ),
        .\w_pnt_reg[1]_0 (\core_complex.neorv32_cpu_inst_n_199 ),
        .\wb_core[we] (\wb_core[we] ),
        .wdata_i(\cpu_i_rsp[err] ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ctrl[alu_op][1]_i_3 
       (.I0(\core_complex.neorv32_cpu_inst_n_197 ),
        .I1(\ctrl[ir_funct3] ),
        .O(\ctrl[alu_op][1]_i_3_n_0 ));
  FDCE \generators.clk_div_ff_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [0]),
        .Q(\generators.clk_div_ff_reg_n_0_[0] ));
  FDCE \generators.clk_div_ff_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [10]),
        .Q(p_12_in));
  FDCE \generators.clk_div_ff_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [11]),
        .Q(\generators.clk_div_ff_reg_n_0_[11] ));
  FDCE \generators.clk_div_ff_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [1]),
        .Q(p_2_in));
  FDCE \generators.clk_div_ff_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [2]),
        .Q(p_4_in));
  FDCE \generators.clk_div_ff_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [5]),
        .Q(p_6_in));
  FDCE \generators.clk_div_ff_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [6]),
        .Q(p_8_in));
  FDCE \generators.clk_div_ff_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [9]),
        .Q(p_10_in));
  FDCE \generators.clk_div_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry_n_7 ),
        .Q(\generators.clk_div_reg [0]));
  FDCE \generators.clk_div_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__1_n_5 ),
        .Q(\generators.clk_div_reg [10]));
  FDCE \generators.clk_div_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__1_n_4 ),
        .Q(\generators.clk_div_reg [11]));
  FDCE \generators.clk_div_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry_n_6 ),
        .Q(\generators.clk_div_reg [1]));
  FDCE \generators.clk_div_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry_n_5 ),
        .Q(\generators.clk_div_reg [2]));
  FDCE \generators.clk_div_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry_n_4 ),
        .Q(\generators.clk_div_reg_n_0_[3] ));
  FDCE \generators.clk_div_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__0_n_7 ),
        .Q(\generators.clk_div_reg_n_0_[4] ));
  FDCE \generators.clk_div_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__0_n_6 ),
        .Q(\generators.clk_div_reg [5]));
  FDCE \generators.clk_div_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__0_n_5 ),
        .Q(\generators.clk_div_reg [6]));
  FDCE \generators.clk_div_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__0_n_4 ),
        .Q(\generators.clk_div_reg_n_0_[7] ));
  FDCE \generators.clk_div_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__1_n_7 ),
        .Q(\generators.clk_div_reg_n_0_[8] ));
  FDCE \generators.clk_div_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__1_n_6 ),
        .Q(\generators.clk_div_reg [9]));
  (* inverted = "yes" *) 
  FDPE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_sys_reg_inv 
       (.C(clk),
        .CE(1'b1),
        .D(and_reduce_f__0),
        .PRE(resetn_0),
        .Q(rstn_sys));
  LUT1 #(
    .INIT(2'h1)) 
    \generators.rstn_sys_sreg[3]_i_1 
       (.I0(resetn),
        .O(resetn_0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_sys_sreg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(resetn_0),
        .D(1'b1),
        .Q(\generators.rstn_sys_sreg_reg_n_0_[0] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_sys_sreg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(resetn_0),
        .D(\generators.rstn_sys_sreg_reg_n_0_[0] ),
        .Q(p_1_in));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_sys_sreg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(resetn_0),
        .D(p_1_in),
        .Q(p_0_in_0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_sys_sreg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(resetn_0),
        .D(p_0_in_0),
        .Q(\generators.rstn_sys_sreg_reg_n_0_[3] ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry 
       (.CI(1'b0),
        .CO({\i_/i_/i__carry_n_0 ,\i_/i_/i__carry_n_1 ,\i_/i_/i__carry_n_2 ,\i_/i_/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_17 }),
        .O({\i_/i_/i__carry_n_4 ,\i_/i_/i__carry_n_5 ,\i_/i_/i__carry_n_6 ,\i_/i_/i__carry_n_7 }),
        .S({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_27 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_28 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_29 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_30 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__0 
       (.CI(\i_/i_/i__carry_n_0 ),
        .CO({\i_/i_/i__carry__0_n_0 ,\i_/i_/i__carry__0_n_1 ,\i_/i_/i__carry__0_n_2 ,\i_/i_/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__0_n_4 ,\i_/i_/i__carry__0_n_5 ,\i_/i_/i__carry__0_n_6 ,\i_/i_/i__carry__0_n_7 }),
        .S({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_31 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_32 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_33 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_34 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__1 
       (.CI(\i_/i_/i__carry__0_n_0 ),
        .CO({\NLW_i_/i_/i__carry__1_CO_UNCONNECTED [3],\i_/i_/i__carry__1_n_1 ,\i_/i_/i__carry__1_n_2 ,\i_/i_/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__1_n_4 ,\i_/i_/i__carry__1_n_5 ,\i_/i_/i__carry__1_n_6 ,\i_/i_/i__carry__1_n_7 }),
        .S({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_35 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_36 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_37 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_38 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_gpio \io_system.neorv32_gpio_inst_true.neorv32_gpio_inst 
       (.D({\core_complex.neorv32_cpu_inst_n_129 ,\core_complex.neorv32_cpu_inst_n_130 ,\core_complex.neorv32_cpu_inst_n_131 ,\core_complex.neorv32_cpu_inst_n_132 ,\core_complex.neorv32_cpu_inst_n_133 ,\core_complex.neorv32_cpu_inst_n_134 ,\core_complex.neorv32_cpu_inst_n_135 ,\core_complex.neorv32_cpu_inst_n_136 }),
        .E(p_0_in),
        .Q(din),
        .\bus_req_i[data] (Q[7:0]),
        .\bus_rsp_o_reg[data][7]_0 (\iodev_rsp[3][data] ),
        .clk(clk),
        .gpio_i(gpio_i),
        .gpio_o(gpio_o),
        .\iodev_req[3][stb] (\iodev_req[3][stb] ),
        .\iodev_rsp[3][ack] (\iodev_rsp[3][ack] ),
        .rstn_sys(rstn_sys));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[0]),
        .Q(mtime_time_o[0]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[10]),
        .Q(mtime_time_o[10]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[11]),
        .Q(mtime_time_o[11]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[12]),
        .Q(mtime_time_o[12]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[13]),
        .Q(mtime_time_o[13]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[14]),
        .Q(mtime_time_o[14]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[15]),
        .Q(mtime_time_o[15]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[16]),
        .Q(mtime_time_o[16]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[17]),
        .Q(mtime_time_o[17]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[18]),
        .Q(mtime_time_o[18]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[19]),
        .Q(mtime_time_o[19]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[1]),
        .Q(mtime_time_o[1]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[20]),
        .Q(mtime_time_o[20]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[21]),
        .Q(mtime_time_o[21]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[22]),
        .Q(mtime_time_o[22]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[23]),
        .Q(mtime_time_o[23]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[24]),
        .Q(mtime_time_o[24]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[25]),
        .Q(mtime_time_o[25]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[26]),
        .Q(mtime_time_o[26]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[27]),
        .Q(mtime_time_o[27]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[28]),
        .Q(mtime_time_o[28]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[29]),
        .Q(mtime_time_o[29]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[2]),
        .Q(mtime_time_o[2]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[30]),
        .Q(mtime_time_o[30]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[31]),
        .Q(mtime_time_o[31]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[3]),
        .Q(mtime_time_o[3]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[4]),
        .Q(mtime_time_o[4]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[5]),
        .Q(mtime_time_o[5]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[6]),
        .Q(mtime_time_o[6]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[7]),
        .Q(mtime_time_o[7]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[8]),
        .Q(mtime_time_o[8]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[9]),
        .Q(mtime_time_o[9]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_mtime \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst 
       (.D(p_1_out),
        .E(mtimecmp_hi),
        .Q(mtime_time),
        .\bus_rsp_o_reg[data][26]_0 (\mar_reg[2] ),
        .\bus_rsp_o_reg[data][26]_1 (\mar_reg[3] ),
        .\bus_rsp_o_reg[data][2]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_129 ),
        .\bus_rsp_o_reg[data][31]_0 ({\iodev_rsp[11][data] [31:5],\iodev_rsp[11][data] [1:0]}),
        .\bus_rsp_o_reg[data][31]_1 ({\core_complex.neorv32_cpu_inst_n_141 ,\core_complex.neorv32_cpu_inst_n_142 ,\core_complex.neorv32_cpu_inst_n_143 ,\core_complex.neorv32_cpu_inst_n_144 ,\core_complex.neorv32_cpu_inst_n_145 ,\core_complex.neorv32_cpu_inst_n_146 ,\core_complex.neorv32_cpu_inst_n_147 ,\core_complex.neorv32_cpu_inst_n_148 ,\core_complex.neorv32_cpu_inst_n_149 ,\core_complex.neorv32_cpu_inst_n_150 ,\core_complex.neorv32_cpu_inst_n_151 ,\core_complex.neorv32_cpu_inst_n_152 ,\core_complex.neorv32_cpu_inst_n_153 ,\core_complex.neorv32_cpu_inst_n_154 ,\core_complex.neorv32_cpu_inst_n_155 ,\core_complex.neorv32_cpu_inst_n_156 ,\core_complex.neorv32_cpu_inst_n_157 ,\core_complex.neorv32_cpu_inst_n_158 ,\core_complex.neorv32_cpu_inst_n_159 ,\core_complex.neorv32_cpu_inst_n_160 ,\core_complex.neorv32_cpu_inst_n_161 ,\core_complex.neorv32_cpu_inst_n_162 ,\core_complex.neorv32_cpu_inst_n_163 ,\core_complex.neorv32_cpu_inst_n_164 ,\core_complex.neorv32_cpu_inst_n_165 ,\core_complex.neorv32_cpu_inst_n_166 ,\core_complex.neorv32_cpu_inst_n_167 ,\core_complex.neorv32_cpu_inst_n_168 ,\core_complex.neorv32_cpu_inst_n_169 ,\core_complex.neorv32_cpu_inst_n_170 ,\core_complex.neorv32_cpu_inst_n_171 ,\core_complex.neorv32_cpu_inst_n_172 }),
        .\bus_rsp_o_reg[data][3]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_128 ),
        .\bus_rsp_o_reg[data][4]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_98 ),
        .clk(clk),
        .\iodev_req[11][stb] (\iodev_req[11][stb] ),
        .\iodev_rsp[11][ack] (\iodev_rsp[11][ack] ),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_5 (\iodev_rsp[1][data] [1:0]),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 (\iodev_rsp[10][data] [4:2]),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 (\iodev_rsp[3][data] [4:2]),
        .mti_i(mtime_irq),
        .\mtime_hi_reg[0]_0 (mtime_time_o[32]),
        .\mtime_hi_reg[10]_0 (mtime_time_o[42]),
        .\mtime_hi_reg[11]_0 (mtime_time_o[43]),
        .\mtime_hi_reg[11]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_79 ),
        .\mtime_hi_reg[12]_0 (mtime_time_o[44]),
        .\mtime_hi_reg[12]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_80 ),
        .\mtime_hi_reg[13]_0 (mtime_time_o[45]),
        .\mtime_hi_reg[13]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_81 ),
        .\mtime_hi_reg[14]_0 (mtime_time_o[46]),
        .\mtime_hi_reg[14]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_67 ),
        .\mtime_hi_reg[15]_0 (mtime_time_o[47]),
        .\mtime_hi_reg[16]_0 (mtime_time_o[48]),
        .\mtime_hi_reg[16]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_83 ),
        .\mtime_hi_reg[17]_0 (mtime_time_o[49]),
        .\mtime_hi_reg[17]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_84 ),
        .\mtime_hi_reg[18]_0 (mtime_time_o[50]),
        .\mtime_hi_reg[18]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_85 ),
        .\mtime_hi_reg[19]_0 (mtime_time_o[51]),
        .\mtime_hi_reg[1]_0 (mtime_time_o[33]),
        .\mtime_hi_reg[1]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_70 ),
        .\mtime_hi_reg[20]_0 (mtime_time_o[52]),
        .\mtime_hi_reg[20]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_87 ),
        .\mtime_hi_reg[21]_0 (mtime_time_o[53]),
        .\mtime_hi_reg[21]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_88 ),
        .\mtime_hi_reg[22]_0 (mtime_time_o[54]),
        .\mtime_hi_reg[23]_0 (mtime_time_o[55]),
        .\mtime_hi_reg[23]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_90 ),
        .\mtime_hi_reg[24]_0 (mtime_time_o[56]),
        .\mtime_hi_reg[25]_0 (mtime_time_o[57]),
        .\mtime_hi_reg[25]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_92 ),
        .\mtime_hi_reg[26]_0 (mtime_time_o[58]),
        .\mtime_hi_reg[26]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_66 ),
        .\mtime_hi_reg[27]_0 (mtime_time_o[59]),
        .\mtime_hi_reg[28]_0 (mtime_time_o[60]),
        .\mtime_hi_reg[28]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_94 ),
        .\mtime_hi_reg[29]_0 (mtime_time_o[61]),
        .\mtime_hi_reg[29]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_95 ),
        .\mtime_hi_reg[2]_0 (mtime_time_o[34]),
        .\mtime_hi_reg[2]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_68 ),
        .\mtime_hi_reg[30]_0 (mtime_time_o[62]),
        .\mtime_hi_reg[30]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_96 ),
        .\mtime_hi_reg[31]_0 (mtime_time_o[63]),
        .\mtime_hi_reg[31]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_97 ),
        .\mtime_hi_reg[3]_0 (mtime_time_o[35]),
        .\mtime_hi_reg[3]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_71 ),
        .\mtime_hi_reg[4]_0 (mtime_time_o[36]),
        .\mtime_hi_reg[5]_0 (mtime_time_o[37]),
        .\mtime_hi_reg[6]_0 (mtime_time_o[38]),
        .\mtime_hi_reg[7]_0 (mtime_time_o[39]),
        .\mtime_hi_reg[7]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_75 ),
        .\mtime_hi_reg[8]_0 (mtime_time_o[40]),
        .\mtime_hi_reg[9]_0 (mtime_time_o[41]),
        .\mtime_lo_reg[0]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_69 ),
        .\mtime_lo_reg[10]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_78 ),
        .\mtime_lo_reg[15]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_82 ),
        .\mtime_lo_reg[19]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_86 ),
        .\mtime_lo_reg[22]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_89 ),
        .\mtime_lo_reg[24]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_91 ),
        .\mtime_lo_reg[27]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_93 ),
        .\mtime_lo_reg[4]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_72 ),
        .\mtime_lo_reg[5]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_73 ),
        .\mtime_lo_reg[6]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_74 ),
        .\mtime_lo_reg[8]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_76 ),
        .\mtime_lo_reg[9]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_77 ),
        .\mtimecmp_hi_reg[31]_0 (Q),
        .\mtimecmp_lo_reg[31]_0 (mtimecmp_lo),
        .rstn_sys(rstn_sys));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_sysinfo \io_system.neorv32_sysinfo_inst 
       (.D({\core_complex.neorv32_cpu_inst_n_26 ,p_0_in_1[16],p_0_in_1[8],\core_complex.neorv32_cpu_inst_n_29 ,p_0_in_1[0]}),
        .Q({\iodev_rsp[1][data] [18],\iodev_rsp[1][data] [16],\iodev_rsp[1][data] [8],\iodev_rsp[1][data] [1:0]}),
        .\bus_rsp_o_reg[ack]_0 (\io_system.neorv32_sysinfo_inst_n_0 ),
        .\bus_rsp_o_reg[ack]_1 (\core_complex.neorv32_cpu_inst_n_24 ),
        .clk(clk),
        .\dmem_rsp[ack] (\dmem_rsp[ack] ),
        .\iodev_rsp[12][ack] (\iodev_rsp[12][ack] ),
        .\iodev_rsp[3][ack] (\iodev_rsp[3][ack] ),
        .rstn_sys(rstn_sys));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_uart \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst 
       (.ADDRARDADDR(\core_complex.neorv32_cpu_inst_n_21 ),
        .D({\generators.clk_div_reg [11:9],\generators.clk_div_reg [6:5],\generators.clk_div_reg [2:0]}),
        .E(\tx_engine_fifo_inst/we ),
        .Q({Q[26:22],Q[15:0]}),
        .S({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_27 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_28 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_29 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_30 }),
        .\bus_rsp_o_reg[data][1]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_39 ),
        .\bus_rsp_o_reg[data][31]_0 ({\iodev_rsp[10][data] [31:30],\iodev_rsp[10][data] [26:21],\iodev_rsp[10][data] [19:17],\iodev_rsp[10][data] [15:2],\iodev_rsp[10][data] [0]}),
        .\bus_rsp_o_reg[data][31]_1 ({\core_complex.neorv32_cpu_inst_n_87 ,\core_complex.neorv32_cpu_inst_n_88 ,\core_complex.neorv32_cpu_inst_n_89 ,\core_complex.neorv32_cpu_inst_n_90 ,\core_complex.neorv32_cpu_inst_n_91 ,\core_complex.neorv32_cpu_inst_n_92 ,\core_complex.neorv32_cpu_inst_n_93 ,\core_complex.neorv32_cpu_inst_n_94 ,\core_complex.neorv32_cpu_inst_n_95 ,\core_complex.neorv32_cpu_inst_n_96 ,\core_complex.neorv32_cpu_inst_n_97 ,\core_complex.neorv32_cpu_inst_n_98 ,\core_complex.neorv32_cpu_inst_n_99 ,\core_complex.neorv32_cpu_inst_n_100 ,\core_complex.neorv32_cpu_inst_n_101 ,\core_complex.neorv32_cpu_inst_n_102 ,\core_complex.neorv32_cpu_inst_n_103 ,\core_complex.neorv32_cpu_inst_n_104 ,\core_complex.neorv32_cpu_inst_n_105 ,\core_complex.neorv32_cpu_inst_n_106 ,\core_complex.neorv32_cpu_inst_n_107 ,\core_complex.neorv32_cpu_inst_n_108 ,\core_complex.neorv32_cpu_inst_n_109 ,\core_complex.neorv32_cpu_inst_n_110 ,\core_complex.neorv32_cpu_inst_n_111 ,\core_complex.neorv32_cpu_inst_n_112 ,\core_complex.neorv32_cpu_inst_n_113 }),
        .cg_en_9(cg_en_9),
        .clk(clk),
        .\ctrl_reg[baud][9]_0 ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_66 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_67 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_68 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_69 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_70 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_71 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_72 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_73 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_74 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_75 }),
        .\ctrl_reg[hwfc_en]__0 (\ctrl_reg[hwfc_en]__0 ),
        .\ctrl_reg[irq_rx_full]__0 (\ctrl_reg[irq_rx_full]__0 ),
        .\ctrl_reg[irq_rx_half]__0 (\ctrl_reg[irq_rx_half]__0 ),
        .\ctrl_reg[irq_rx_nempty]__0 (\ctrl_reg[irq_rx_nempty]__0 ),
        .\ctrl_reg[irq_tx_empty]__0 (\ctrl_reg[irq_tx_empty]__0 ),
        .\ctrl_reg[irq_tx_nhalf]__0 (\ctrl_reg[irq_tx_nhalf]__0 ),
        .\ctrl_reg[prsc][2]_0 ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_24 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_25 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_26 }),
        .\ctrl_reg[prsc][2]_1 (\core_complex.neorv32_cpu_inst_n_6 ),
        .\ctrl_reg[sim_mode]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_23 ),
        .\ctrl_reg[sim_mode]__0 (\ctrl_reg[sim_mode]__0 ),
        .\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7] ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_76 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_77 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_78 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_79 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_80 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_81 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_82 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_83 }),
        .firq_i(cpu_firq[3:2]),
        .\generators.clk_div_reg[11] (\generators.clk_div_reg_n_0_[8] ),
        .\generators.clk_div_reg[3] (\generators.clk_div_reg_n_0_[3] ),
        .\generators.clk_div_reg[7] (\generators.clk_div_reg_n_0_[4] ),
        .\generators.clk_div_reg[7]_0 (\generators.clk_div_reg_n_0_[7] ),
        .\iodev_req[10][stb] (\iodev_req[10][stb] ),
        .\iodev_rsp[10][ack] (\iodev_rsp[10][ack] ),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_2 (\iodev_rsp[3][data] [1]),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_2_0 (\iodev_rsp[1][data] [1]),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_2_1 (\iodev_rsp[11][data] [1]),
        .r_pnt(r_pnt),
        .rstn_sys(rstn_sys),
        .\rx_engine_reg[over]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_20 ),
        .\rx_fifo[avail] (\rx_fifo[avail] ),
        .\rx_fifo[free] (\rx_fifo[free] ),
        .\tx_engine[baudcnt][9]_i_3_0 ({\generators.clk_div_ff_reg_n_0_[11] ,p_12_in,p_10_in,p_8_in,p_6_in,p_4_in,p_2_in,\generators.clk_div_ff_reg_n_0_[0] }),
        .\tx_engine_reg[state][0]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_22 ),
        .\tx_engine_reg[state][1]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_21 ),
        .\tx_engine_reg[state][2]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_17 ),
        .\tx_engine_reg[state][2]_1 ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_31 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_32 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_33 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_34 }),
        .\tx_engine_reg[state][2]_2 ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_35 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_36 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_37 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_38 }),
        .\tx_fifo[avail] (\tx_fifo[avail] ),
        .\tx_fifo[free] (\tx_fifo[free] ),
        .uart0_cts_i(uart0_cts_i),
        .uart0_rts_o(uart0_rts_o),
        .uart0_rxd_i(uart0_rxd_i),
        .uart0_txd_o(uart0_txd_o),
        .w_pnt(w_pnt),
        .\w_pnt_reg[0] (\core_complex.neorv32_cpu_inst_n_125 ),
        .\wb_core[we] (\wb_core[we] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_xirq \io_system.neorv32_xirq_inst_true.neorv32_xirq_inst 
       (.\bus_rsp_o_reg[data][0]_0 (\core_complex.neorv32_cpu_inst_n_173 ),
        .clk(clk),
        .firq_i(cpu_firq[8]),
        .\iodev_req[12][stb] (\iodev_req[12][stb] ),
        .\iodev_rsp[12][ack] (\iodev_rsp[12][ack] ),
        .\iodev_rsp[12][data] (\iodev_rsp[12][data] ),
        .irq_active_reg_0(\core_complex.neorv32_cpu_inst_n_23 ),
        .\irq_enable_reg[0]_0 (\core_complex.neorv32_cpu_inst_n_39 ),
        .\nclr_pending_reg[0]_0 (\core_complex.neorv32_cpu_inst_n_86 ),
        .p_2_in(p_2_in_2),
        .p_3_in(p_3_in),
        .rstn_sys(rstn_sys),
        .\wb_core[we] (\wb_core[we] ),
        .xirq_i(xirq_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_dmem \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst 
       (.ADDRARDADDR({\core_complex.neorv32_cpu_inst_n_40 ,\core_complex.neorv32_cpu_inst_n_41 ,\core_complex.neorv32_cpu_inst_n_42 ,addr[1],\core_complex.neorv32_cpu_inst_n_44 ,\core_complex.neorv32_cpu_inst_n_25 ,addr[0],\core_complex.neorv32_cpu_inst_n_46 ,\core_complex.neorv32_cpu_inst_n_47 ,\core_complex.neorv32_cpu_inst_n_48 ,\core_complex.neorv32_cpu_inst_n_49 ,\core_complex.neorv32_cpu_inst_n_34 ,\core_complex.neorv32_cpu_inst_n_50 }),
        .Q(\iodev_rsp[1][data] [0]),
        .WEA(\core_complex.neorv32_cpu_inst_n_114 ),
        .addr({ADDRARDADDR[8:6],\core_complex.neorv32_cpu_inst_n_12 ,ADDRARDADDR[5:4],\core_complex.neorv32_cpu_inst_n_15 ,ADDRARDADDR[3:0],\core_complex.neorv32_cpu_inst_n_20 ,\core_complex.neorv32_cpu_inst_n_33 }),
        .\bus_rsp_o_reg[ack]_0 (\core_complex.neorv32_cpu_inst_n_5 ),
        .clk(clk),
        .\dmem_rsp[ack] (\dmem_rsp[ack] ),
        .\imem_rsp[ack] (\imem_rsp[ack] ),
        .\iodev_rsp[12][data] (\iodev_rsp[12][data] ),
        .m_axi_rdata(m_axi_rdata[0]),
        .\main_rsp[data] (\main_rsp[data] [0]),
        .mem_ram_b0_reg_1_0(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_33 ),
        .mem_ram_b0_reg_1_1(\core_complex.neorv32_cpu_inst_n_121 ),
        .mem_ram_b1_reg_0_0(\core_complex.neorv32_cpu_inst_n_21 ),
        .mem_ram_b1_reg_1_0(\core_complex.neorv32_cpu_inst_n_120 ),
        .mem_ram_b2_reg_0_0(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_3 ),
        .mem_ram_b2_reg_1_0(\core_complex.neorv32_cpu_inst_n_119 ),
        .mem_ram_b3_reg_1_0({rdata_reg[31:19],rdata_reg[17:6],rdata_reg[4:1]}),
        .mem_ram_b3_reg_1_1(Q),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3_0 (\iodev_rsp[11][data] [0]),
        .out({\imem_rom.rdata_reg [18],\imem_rom.rdata_reg [5],\imem_rom.rdata_reg [0]}),
        .\rdata_o_reg[0] (\iodev_rsp[10][data] [0]),
        .\rdata_o_reg[0]_0 (\iodev_rsp[3][data] [0]),
        .\rdata_o_reg[0]_1 (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_42 ),
        .rden(rden),
        .rden0(rden0),
        .rstn_sys(rstn_sys));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_imem \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst 
       (.ADDRARDADDR({\core_complex.neorv32_cpu_inst_n_31 ,\core_complex.neorv32_cpu_inst_n_32 ,\core_complex.neorv32_cpu_inst_n_40 ,\core_complex.neorv32_cpu_inst_n_41 ,\core_complex.neorv32_cpu_inst_n_42 ,addr[1],\core_complex.neorv32_cpu_inst_n_44 ,\core_complex.neorv32_cpu_inst_n_25 ,addr[0],\core_complex.neorv32_cpu_inst_n_46 ,\core_complex.neorv32_cpu_inst_n_47 ,\core_complex.neorv32_cpu_inst_n_48 ,\core_complex.neorv32_cpu_inst_n_49 ,\core_complex.neorv32_cpu_inst_n_34 ,\core_complex.neorv32_cpu_inst_n_33 }),
        .Q(\iodev_rsp[1][data] [1]),
        .clk(clk),
        .\imem_rom.rdata_reg_0_10_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_28 ),
        .\imem_rom.rdata_reg_0_11_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_27 ),
        .\imem_rom.rdata_reg_0_12_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_26 ),
        .\imem_rom.rdata_reg_0_13_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_25 ),
        .\imem_rom.rdata_reg_0_14_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_24 ),
        .\imem_rom.rdata_reg_0_15_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_23 ),
        .\imem_rom.rdata_reg_0_16_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_22 ),
        .\imem_rom.rdata_reg_0_17_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_21 ),
        .\imem_rom.rdata_reg_0_19_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_20 ),
        .\imem_rom.rdata_reg_0_19_1 ({ADDRARDADDR[10:6],\core_complex.neorv32_cpu_inst_n_12 ,ADDRARDADDR[5:4],\core_complex.neorv32_cpu_inst_n_15 ,ADDRARDADDR[3:0],\core_complex.neorv32_cpu_inst_n_20 ,\core_complex.neorv32_cpu_inst_n_21 }),
        .\imem_rom.rdata_reg_0_20_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_19 ),
        .\imem_rom.rdata_reg_0_21_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_18 ),
        .\imem_rom.rdata_reg_0_22_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_17 ),
        .\imem_rom.rdata_reg_0_23_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_16 ),
        .\imem_rom.rdata_reg_0_24_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_15 ),
        .\imem_rom.rdata_reg_0_25_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_14 ),
        .\imem_rom.rdata_reg_0_26_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_13 ),
        .\imem_rom.rdata_reg_0_27_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_12 ),
        .\imem_rom.rdata_reg_0_30_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_11 ),
        .\imem_rom.rdata_reg_0_31_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_1 ),
        .\imem_rom.rdata_reg_0_31_1 (\core_complex.neorv32_cpu_inst_n_50 ),
        .\imem_rom.rdata_reg_0_6_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_32 ),
        .\imem_rom.rdata_reg_0_7_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_31 ),
        .\imem_rom.rdata_reg_0_8_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_30 ),
        .\imem_rom.rdata_reg_0_9_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_29 ),
        .\imem_rsp[ack] (\imem_rsp[ack] ),
        .\main_rsp[data] ({\main_rsp[data] [29:28],\main_rsp[data] [4:1]}),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3 ({\iodev_rsp[10][data] [31:30],\iodev_rsp[10][data] [19],\iodev_rsp[10][data] [12]}),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_0 ({\iodev_rsp[11][data] [31:27],\iodev_rsp[11][data] [19],\iodev_rsp[11][data] [12]}),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 ({rdata_reg[31:19],rdata_reg[17:6],rdata_reg[4:1]}),
        .out({\imem_rom.rdata_reg [18],\imem_rom.rdata_reg [5],\imem_rom.rdata_reg [0]}),
        .\rdata_o_reg[12] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_43 ),
        .\rdata_o_reg[13] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_44 ),
        .\rdata_o_reg[1] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_38 ),
        .\rdata_o_reg[1]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_39 ),
        .\rdata_o_reg[2] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_39 ),
        .\rdata_o_reg[2]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_129 ),
        .\rdata_o_reg[3] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_40 ),
        .\rdata_o_reg[3]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_128 ),
        .\rdata_o_reg[4] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_41 ),
        .\rdata_o_reg[4]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_98 ),
        .rden(rden),
        .rden_reg_0(\core_complex.neorv32_cpu_inst_n_127 ),
        .rstn_sys(rstn_sys));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_xbus \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst 
       (.Q(timeout_cnt_reg),
        .\axi_ctrl_reg[radr_received] (\axi_ctrl_reg[radr_received] ),
        .\axi_ctrl_reg[wdat_received] (\axi_ctrl_reg[wdat_received] ),
        .bus_rw_reg_0(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_42 ),
        .clk(clk),
        .\imem_rsp[ack] (\imem_rsp[ack] ),
        .\iodev_rsp[10][ack] (\iodev_rsp[10][ack] ),
        .\iodev_rsp[11][ack] (\iodev_rsp[11][ack] ),
        .\keeper_reg[busy] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_5 ),
        .\keeper_reg[busy]_0 (\core_complex.neorv32_core_bus_switch_inst_n_1 ),
        .\keeper_reg[busy]_1 (\core_complex.neorv32_cpu_inst_n_123 ),
        .\keeper_reg[busy]_2 (\io_system.neorv32_sysinfo_inst_n_0 ),
        .\keeper_reg[busy]__0 (\keeper_reg[busy]__0 ),
        .\keeper_reg[err] (\core_complex.neorv32_cpu_inst_n_124 ),
        .\keeper_reg[err]_0 (neorv32_bus_gateway_inst_n_5),
        .m_axi_arready(m_axi_arready),
        .m_axi_arready_0(m_axi_arready_0),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awready_0(m_axi_awready_0),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_0(m_axi_awvalid_0),
        .m_axi_rdata(m_axi_rdata[31:1]),
        .m_axi_rdata_1_sp_1(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_38 ),
        .m_axi_rdata_28_sp_1(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_43 ),
        .m_axi_rdata_29_sp_1(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_44 ),
        .m_axi_rdata_2_sp_1(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_39 ),
        .m_axi_rdata_3_sp_1(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_40 ),
        .m_axi_rdata_4_sp_1(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_41 ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wready_0(m_axi_wready_0),
        .m_axi_wvalid(m_axi_wvalid),
        .\main_rsp[data] ({\main_rsp[data] [31:30],\main_rsp[data] [27:5]}),
        .\mar_reg[1] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_45 ),
        .\mar_reg[1]_0 (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_46 ),
        .pending(pending),
        .pending_reg_0(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_1 ),
        .pending_reg_1(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_2 ),
        .pending_reg_2(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_6 ),
        .pending_reg_3(\core_complex.neorv32_cpu_inst_n_122 ),
        .port_sel_reg(port_sel_reg),
        .\rdata_o_reg[10] ({\iodev_rsp[10][data] [26:21],\iodev_rsp[10][data] [19:17],\iodev_rsp[10][data] [15:13],\iodev_rsp[10][data] [11:5]}),
        .\rdata_o_reg[10]_0 ({\iodev_rsp[11][data] [26:20],\iodev_rsp[11][data] [18:13],\iodev_rsp[11][data] [11:5]}),
        .\rdata_o_reg[10]_1 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_28 ),
        .\rdata_o_reg[10]_2 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_13 ),
        .\rdata_o_reg[11] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_27 ),
        .\rdata_o_reg[11]_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_12 ),
        .\rdata_o_reg[12] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_26 ),
        .\rdata_o_reg[13] ({\iodev_rsp[1][data] [18],\iodev_rsp[1][data] [16],\iodev_rsp[1][data] [8],\iodev_rsp[1][data] [1:0]}),
        .\rdata_o_reg[13]_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_25 ),
        .\rdata_o_reg[14] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_24 ),
        .\rdata_o_reg[14]_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_11 ),
        .\rdata_o_reg[15] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_1 ),
        .\rdata_o_reg[16] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_22 ),
        .\rdata_o_reg[17] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_21 ),
        .\rdata_o_reg[18] (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_3 ),
        .\rdata_o_reg[19] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_20 ),
        .\rdata_o_reg[20] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_19 ),
        .\rdata_o_reg[21] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_18 ),
        .\rdata_o_reg[22] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_17 ),
        .\rdata_o_reg[23] (\iodev_rsp[3][data] [7:5]),
        .\rdata_o_reg[23]_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_31 ),
        .\rdata_o_reg[23]_1 (\cpu_d_req[addr] ),
        .\rdata_o_reg[31] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_23 ),
        .\rdata_o_reg[5] (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_33 ),
        .\rdata_o_reg[6] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_32 ),
        .\rdata_o_reg[7] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_16 ),
        .\rdata_o_reg[8] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_30 ),
        .\rdata_o_reg[8]_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_15 ),
        .\rdata_o_reg[9] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_29 ),
        .\rdata_o_reg[9]_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_14 ),
        .rstn_sys(rstn_sys),
        .\timeout_cnt_reg[4]_0 (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_4 ),
        .\wb_core[we] (\wb_core[we] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_bus_gateway neorv32_bus_gateway_inst
       (.arbiter_err_reg(\core_complex.neorv32_core_bus_switch_inst_n_3 ),
        .clk(clk),
        .\cpu_d_rsp[err] (\cpu_d_rsp[err] ),
        .\keeper_reg[busy]_0 (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_5 ),
        .\keeper_reg[busy]__0 (\keeper_reg[busy]__0 ),
        .\keeper_reg[cnt][4]_0 (neorv32_bus_gateway_inst_n_5),
        .\keeper_reg[err]_0 (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_1 ),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rresp_1_sp_1(neorv32_bus_gateway_inst_n_4),
        .\main_rsp[err] (\main_rsp[err] ),
        .port_sel_reg(port_sel_reg),
        .rstn_sys(rstn_sys),
        .wdata_i(\cpu_i_rsp[err] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_uart
   (\tx_fifo[avail] ,
    \tx_fifo[free] ,
    \rx_fifo[avail] ,
    \rx_fifo[free] ,
    cg_en_9,
    \ctrl_reg[sim_mode]__0 ,
    \ctrl_reg[hwfc_en]__0 ,
    \ctrl_reg[irq_rx_nempty]__0 ,
    \ctrl_reg[irq_rx_half]__0 ,
    \ctrl_reg[irq_rx_full]__0 ,
    \ctrl_reg[irq_tx_empty]__0 ,
    \ctrl_reg[irq_tx_nhalf]__0 ,
    \iodev_rsp[10][ack] ,
    uart0_txd_o,
    uart0_rts_o,
    firq_i,
    \tx_engine_reg[state][2]_0 ,
    w_pnt,
    r_pnt,
    \rx_engine_reg[over]_0 ,
    \tx_engine_reg[state][1]_0 ,
    \tx_engine_reg[state][0]_0 ,
    \ctrl_reg[sim_mode]_0 ,
    \ctrl_reg[prsc][2]_0 ,
    S,
    \tx_engine_reg[state][2]_1 ,
    \tx_engine_reg[state][2]_2 ,
    \bus_rsp_o_reg[data][1]_0 ,
    \bus_rsp_o_reg[data][31]_0 ,
    \ctrl_reg[baud][9]_0 ,
    \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7] ,
    clk,
    rstn_sys,
    \ctrl_reg[prsc][2]_1 ,
    Q,
    \iodev_req[10][stb] ,
    \w_pnt_reg[0] ,
    ADDRARDADDR,
    \wb_core[we] ,
    \tx_engine[baudcnt][9]_i_3_0 ,
    D,
    \generators.clk_div_reg[3] ,
    \generators.clk_div_reg[7] ,
    \generators.clk_div_reg[7]_0 ,
    \generators.clk_div_reg[11] ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_2 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_2_0 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_2_1 ,
    uart0_cts_i,
    uart0_rxd_i,
    \bus_rsp_o_reg[data][31]_1 ,
    E);
  output \tx_fifo[avail] ;
  output \tx_fifo[free] ;
  output \rx_fifo[avail] ;
  output \rx_fifo[free] ;
  output cg_en_9;
  output \ctrl_reg[sim_mode]__0 ;
  output \ctrl_reg[hwfc_en]__0 ;
  output \ctrl_reg[irq_rx_nempty]__0 ;
  output \ctrl_reg[irq_rx_half]__0 ;
  output \ctrl_reg[irq_rx_full]__0 ;
  output \ctrl_reg[irq_tx_empty]__0 ;
  output \ctrl_reg[irq_tx_nhalf]__0 ;
  output \iodev_rsp[10][ack] ;
  output uart0_txd_o;
  output uart0_rts_o;
  output [1:0]firq_i;
  output \tx_engine_reg[state][2]_0 ;
  output w_pnt;
  output r_pnt;
  output \rx_engine_reg[over]_0 ;
  output \tx_engine_reg[state][1]_0 ;
  output \tx_engine_reg[state][0]_0 ;
  output \ctrl_reg[sim_mode]_0 ;
  output [2:0]\ctrl_reg[prsc][2]_0 ;
  output [3:0]S;
  output [3:0]\tx_engine_reg[state][2]_1 ;
  output [3:0]\tx_engine_reg[state][2]_2 ;
  output \bus_rsp_o_reg[data][1]_0 ;
  output [25:0]\bus_rsp_o_reg[data][31]_0 ;
  output [9:0]\ctrl_reg[baud][9]_0 ;
  output [7:0]\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7] ;
  input clk;
  input rstn_sys;
  input \ctrl_reg[prsc][2]_1 ;
  input [20:0]Q;
  input \iodev_req[10][stb] ;
  input \w_pnt_reg[0] ;
  input [0:0]ADDRARDADDR;
  input \wb_core[we] ;
  input [7:0]\tx_engine[baudcnt][9]_i_3_0 ;
  input [7:0]D;
  input \generators.clk_div_reg[3] ;
  input \generators.clk_div_reg[7] ;
  input \generators.clk_div_reg[7]_0 ;
  input \generators.clk_div_reg[11] ;
  input [0:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_2 ;
  input [0:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_2_0 ;
  input [0:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_2_1 ;
  input uart0_cts_i;
  input uart0_rxd_i;
  input [26:0]\bus_rsp_o_reg[data][31]_1 ;
  input [0:0]E;

  wire [0:0]ADDRARDADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [20:0]Q;
  wire [3:0]S;
  wire \bus_rsp_o_reg[data][1]_0 ;
  wire [25:0]\bus_rsp_o_reg[data][31]_0 ;
  wire [26:0]\bus_rsp_o_reg[data][31]_1 ;
  wire cg_en_9;
  wire clk;
  wire [9:0]\ctrl_reg[baud][9]_0 ;
  wire \ctrl_reg[hwfc_en]__0 ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_half]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_nhalf]__0 ;
  wire [2:0]\ctrl_reg[prsc][2]_0 ;
  wire \ctrl_reg[prsc][2]_1 ;
  wire \ctrl_reg[sim_mode]_0 ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire [7:0]\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7] ;
  wire [1:0]firq_i;
  wire \generators.clk_div_reg[11] ;
  wire \generators.clk_div_reg[3] ;
  wire \generators.clk_div_reg[7] ;
  wire \generators.clk_div_reg[7]_0 ;
  wire \iodev_req[10][stb] ;
  wire \iodev_rsp[10][ack] ;
  wire [1:1]\iodev_rsp[10][data] ;
  wire irq_rx_o0;
  wire irq_tx_o0;
  wire [0:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_2 ;
  wire [0:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_2_0 ;
  wire [0:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_2_1 ;
  wire p_0_in;
  wire [9:0]p_1_in;
  wire r_pnt;
  wire rstn_sys;
  wire \rx_engine[baudcnt][0]_i_1_n_0 ;
  wire \rx_engine[baudcnt][1]_i_1_n_0 ;
  wire \rx_engine[baudcnt][2]_i_1_n_0 ;
  wire \rx_engine[baudcnt][2]_i_2_n_0 ;
  wire \rx_engine[baudcnt][3]_i_1_n_0 ;
  wire \rx_engine[baudcnt][3]_i_2_n_0 ;
  wire \rx_engine[baudcnt][4]_i_1_n_0 ;
  wire \rx_engine[baudcnt][4]_i_2_n_0 ;
  wire \rx_engine[baudcnt][5]_i_1_n_0 ;
  wire \rx_engine[baudcnt][5]_i_2_n_0 ;
  wire \rx_engine[baudcnt][6]_i_1_n_0 ;
  wire \rx_engine[baudcnt][6]_i_2_n_0 ;
  wire \rx_engine[baudcnt][7]_i_1_n_0 ;
  wire \rx_engine[baudcnt][7]_i_2_n_0 ;
  wire \rx_engine[baudcnt][7]_i_3_n_0 ;
  wire \rx_engine[baudcnt][8]_i_1_n_0 ;
  wire \rx_engine[baudcnt][8]_i_2_n_0 ;
  wire \rx_engine[baudcnt][9]_i_1_n_0 ;
  wire \rx_engine[baudcnt][9]_i_2_n_0 ;
  wire \rx_engine[baudcnt][9]_i_3_n_0 ;
  wire \rx_engine[bitcnt][0]_i_1_n_0 ;
  wire \rx_engine[bitcnt][1]_i_1_n_0 ;
  wire \rx_engine[bitcnt][2]_i_1_n_0 ;
  wire \rx_engine[bitcnt][3]_i_1_n_0 ;
  wire \rx_engine[bitcnt][3]_i_2_n_0 ;
  wire \rx_engine[done]_i_1_n_0 ;
  wire \rx_engine[sreg][8]_i_1_n_0 ;
  wire \rx_engine[state][0]_i_1_n_0 ;
  wire \rx_engine[state][0]_i_2_n_0 ;
  wire \rx_engine[sync][0]_i_1_n_0 ;
  wire \rx_engine[sync][1]_i_1_n_0 ;
  wire rx_engine_fifo_inst_n_2;
  wire rx_engine_fifo_inst_n_3;
  wire [9:0]\rx_engine_reg[baudcnt] ;
  wire [3:0]\rx_engine_reg[bitcnt] ;
  wire \rx_engine_reg[done]__0 ;
  wire \rx_engine_reg[over]_0 ;
  wire [8:0]\rx_engine_reg[sreg] ;
  wire \rx_engine_reg[state_n_0_][0] ;
  wire [2:2]\rx_engine_reg[sync] ;
  wire \rx_engine_reg[sync_n_0_][0] ;
  wire \rx_engine_reg[sync_n_0_][1] ;
  wire \rx_fifo[avail] ;
  wire \rx_fifo[free] ;
  wire \tx_engine[baudcnt][4]_i_2_n_0 ;
  wire \tx_engine[baudcnt][5]_i_2_n_0 ;
  wire \tx_engine[baudcnt][8]_i_2_n_0 ;
  wire \tx_engine[baudcnt][9]_i_1_n_0 ;
  wire [7:0]\tx_engine[baudcnt][9]_i_3_0 ;
  wire \tx_engine[baudcnt][9]_i_3_n_0 ;
  wire \tx_engine[baudcnt][9]_i_4_n_0 ;
  wire \tx_engine[baudcnt][9]_i_5_n_0 ;
  wire \tx_engine[baudcnt][9]_i_6_n_0 ;
  wire \tx_engine[baudcnt][9]_i_7_n_0 ;
  wire \tx_engine[baudcnt][9]_i_8_n_0 ;
  wire \tx_engine[baudcnt][9]_i_9_n_0 ;
  wire \tx_engine[bitcnt][0]_i_1_n_0 ;
  wire \tx_engine[bitcnt][1]_i_1_n_0 ;
  wire \tx_engine[bitcnt][2]_i_1_n_0 ;
  wire \tx_engine[bitcnt][3]_i_1_n_0 ;
  wire \tx_engine[bitcnt][3]_i_2_n_0 ;
  wire \tx_engine[bitcnt][3]_i_3_n_0 ;
  wire \tx_engine[sreg][0]_i_1_n_0 ;
  wire \tx_engine[state][1]_i_1_n_0 ;
  wire \tx_engine[state][1]_i_2_n_0 ;
  wire \tx_engine[state][1]_i_3_n_0 ;
  wire \tx_engine[txd]_i_1_n_0 ;
  wire tx_engine_fifo_inst_n_10;
  wire tx_engine_fifo_inst_n_11;
  wire tx_engine_fifo_inst_n_12;
  wire tx_engine_fifo_inst_n_13;
  wire tx_engine_fifo_inst_n_14;
  wire tx_engine_fifo_inst_n_6;
  wire tx_engine_fifo_inst_n_7;
  wire tx_engine_fifo_inst_n_8;
  wire tx_engine_fifo_inst_n_9;
  wire [9:0]\tx_engine_reg[baudcnt] ;
  wire [3:0]\tx_engine_reg[bitcnt] ;
  wire \tx_engine_reg[cts_sync_n_0_][0] ;
  wire \tx_engine_reg[sreg_n_0_][0] ;
  wire \tx_engine_reg[sreg_n_0_][1] ;
  wire \tx_engine_reg[sreg_n_0_][2] ;
  wire \tx_engine_reg[sreg_n_0_][3] ;
  wire \tx_engine_reg[sreg_n_0_][4] ;
  wire \tx_engine_reg[sreg_n_0_][5] ;
  wire \tx_engine_reg[sreg_n_0_][6] ;
  wire \tx_engine_reg[sreg_n_0_][7] ;
  wire \tx_engine_reg[sreg_n_0_][8] ;
  wire \tx_engine_reg[state][0]_0 ;
  wire \tx_engine_reg[state][1]_0 ;
  wire \tx_engine_reg[state][2]_0 ;
  wire [3:0]\tx_engine_reg[state][2]_1 ;
  wire [3:0]\tx_engine_reg[state][2]_2 ;
  wire \tx_fifo[avail] ;
  wire \tx_fifo[free] ;
  wire uart0_cts_i;
  wire uart0_rts_o;
  wire uart0_rxd_i;
  wire uart0_txd_o;
  wire w_pnt;
  wire \w_pnt_reg[0] ;
  wire \wb_core[we] ;

  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\iodev_req[10][stb] ),
        .Q(\iodev_rsp[10][ack] ));
  FDCE \bus_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [0]),
        .Q(\bus_rsp_o_reg[data][31]_0 [0]));
  FDCE \bus_rsp_o_reg[data][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [10]),
        .Q(\bus_rsp_o_reg[data][31]_0 [9]));
  FDCE \bus_rsp_o_reg[data][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [11]),
        .Q(\bus_rsp_o_reg[data][31]_0 [10]));
  FDCE \bus_rsp_o_reg[data][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [12]),
        .Q(\bus_rsp_o_reg[data][31]_0 [11]));
  FDCE \bus_rsp_o_reg[data][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [13]),
        .Q(\bus_rsp_o_reg[data][31]_0 [12]));
  FDCE \bus_rsp_o_reg[data][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [14]),
        .Q(\bus_rsp_o_reg[data][31]_0 [13]));
  FDCE \bus_rsp_o_reg[data][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [15]),
        .Q(\bus_rsp_o_reg[data][31]_0 [14]));
  FDCE \bus_rsp_o_reg[data][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [16]),
        .Q(\bus_rsp_o_reg[data][31]_0 [15]));
  FDCE \bus_rsp_o_reg[data][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [17]),
        .Q(\bus_rsp_o_reg[data][31]_0 [16]));
  FDCE \bus_rsp_o_reg[data][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [18]),
        .Q(\bus_rsp_o_reg[data][31]_0 [17]));
  FDCE \bus_rsp_o_reg[data][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [1]),
        .Q(\iodev_rsp[10][data] ));
  FDCE \bus_rsp_o_reg[data][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [19]),
        .Q(\bus_rsp_o_reg[data][31]_0 [18]));
  FDCE \bus_rsp_o_reg[data][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [20]),
        .Q(\bus_rsp_o_reg[data][31]_0 [19]));
  FDCE \bus_rsp_o_reg[data][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [21]),
        .Q(\bus_rsp_o_reg[data][31]_0 [20]));
  FDCE \bus_rsp_o_reg[data][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [22]),
        .Q(\bus_rsp_o_reg[data][31]_0 [21]));
  FDCE \bus_rsp_o_reg[data][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [23]),
        .Q(\bus_rsp_o_reg[data][31]_0 [22]));
  FDCE \bus_rsp_o_reg[data][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [24]),
        .Q(\bus_rsp_o_reg[data][31]_0 [23]));
  FDCE \bus_rsp_o_reg[data][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [2]),
        .Q(\bus_rsp_o_reg[data][31]_0 [1]));
  FDCE \bus_rsp_o_reg[data][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [25]),
        .Q(\bus_rsp_o_reg[data][31]_0 [24]));
  FDCE \bus_rsp_o_reg[data][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [26]),
        .Q(\bus_rsp_o_reg[data][31]_0 [25]));
  FDCE \bus_rsp_o_reg[data][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [3]),
        .Q(\bus_rsp_o_reg[data][31]_0 [2]));
  FDCE \bus_rsp_o_reg[data][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [4]),
        .Q(\bus_rsp_o_reg[data][31]_0 [3]));
  FDCE \bus_rsp_o_reg[data][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [5]),
        .Q(\bus_rsp_o_reg[data][31]_0 [4]));
  FDCE \bus_rsp_o_reg[data][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [6]),
        .Q(\bus_rsp_o_reg[data][31]_0 [5]));
  FDCE \bus_rsp_o_reg[data][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [7]),
        .Q(\bus_rsp_o_reg[data][31]_0 [6]));
  FDCE \bus_rsp_o_reg[data][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [8]),
        .Q(\bus_rsp_o_reg[data][31]_0 [7]));
  FDCE \bus_rsp_o_reg[data][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [9]),
        .Q(\bus_rsp_o_reg[data][31]_0 [8]));
  FDCE \ctrl_reg[baud][0] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[6]),
        .Q(\ctrl_reg[baud][9]_0 [0]));
  FDCE \ctrl_reg[baud][1] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[7]),
        .Q(\ctrl_reg[baud][9]_0 [1]));
  FDCE \ctrl_reg[baud][2] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[8]),
        .Q(\ctrl_reg[baud][9]_0 [2]));
  FDCE \ctrl_reg[baud][3] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[9]),
        .Q(\ctrl_reg[baud][9]_0 [3]));
  FDCE \ctrl_reg[baud][4] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[10]),
        .Q(\ctrl_reg[baud][9]_0 [4]));
  FDCE \ctrl_reg[baud][5] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[11]),
        .Q(\ctrl_reg[baud][9]_0 [5]));
  FDCE \ctrl_reg[baud][6] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[12]),
        .Q(\ctrl_reg[baud][9]_0 [6]));
  FDCE \ctrl_reg[baud][7] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[13]),
        .Q(\ctrl_reg[baud][9]_0 [7]));
  FDCE \ctrl_reg[baud][8] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[14]),
        .Q(\ctrl_reg[baud][9]_0 [8]));
  FDCE \ctrl_reg[baud][9] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[15]),
        .Q(\ctrl_reg[baud][9]_0 [9]));
  FDCE \ctrl_reg[enable] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[0]),
        .Q(cg_en_9));
  FDCE \ctrl_reg[hwfc_en] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[2]),
        .Q(\ctrl_reg[hwfc_en]__0 ));
  FDCE \ctrl_reg[irq_rx_full] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[18]),
        .Q(\ctrl_reg[irq_rx_full]__0 ));
  FDCE \ctrl_reg[irq_rx_half] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[17]),
        .Q(\ctrl_reg[irq_rx_half]__0 ));
  FDCE \ctrl_reg[irq_rx_nempty] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[16]),
        .Q(\ctrl_reg[irq_rx_nempty]__0 ));
  FDCE \ctrl_reg[irq_tx_empty] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[19]),
        .Q(\ctrl_reg[irq_tx_empty]__0 ));
  FDCE \ctrl_reg[irq_tx_nhalf] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[20]),
        .Q(\ctrl_reg[irq_tx_nhalf]__0 ));
  FDCE \ctrl_reg[prsc][0] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[3]),
        .Q(\ctrl_reg[prsc][2]_0 [0]));
  FDCE \ctrl_reg[prsc][1] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[4]),
        .Q(\ctrl_reg[prsc][2]_0 [1]));
  FDCE \ctrl_reg[prsc][2] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[5]),
        .Q(\ctrl_reg[prsc][2]_0 [2]));
  FDCE \ctrl_reg[sim_mode] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[1]),
        .Q(\ctrl_reg[sim_mode]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_1__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\generators.clk_div_reg[7]_0 ),
        .O(\tx_engine_reg[state][2]_1 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_2__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[4]),
        .O(\tx_engine_reg[state][2]_1 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_3__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[3]),
        .O(\tx_engine_reg[state][2]_1 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_4__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\generators.clk_div_reg[7] ),
        .O(\tx_engine_reg[state][2]_1 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__1_i_1__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[7]),
        .O(\tx_engine_reg[state][2]_2 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__1_i_2__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[6]),
        .O(\tx_engine_reg[state][2]_2 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__1_i_3__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[5]),
        .O(\tx_engine_reg[state][2]_2 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__1_i_4__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\generators.clk_div_reg[11] ),
        .O(\tx_engine_reg[state][2]_2 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_1
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\generators.clk_div_reg[3] ),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_2__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_3__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h4)) 
    i__carry_i_4__0
       (.I0(D[0]),
        .I1(\tx_engine_reg[state][2]_0 ),
        .O(S[0]));
  FDCE irq_rx_o_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_rx_o0),
        .Q(firq_i[0]));
  FDCE irq_tx_o_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_tx_o0),
        .Q(firq_i[1]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_9__0 
       (.I0(\iodev_rsp[10][data] ),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_2 ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_2_0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_2_1 ),
        .O(\bus_rsp_o_reg[data][1]_0 ));
  LUT5 #(
    .INIT(32'h8BFF8B00)) 
    \rx_engine[baudcnt][0]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [0]),
        .I1(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [0]),
        .I3(\rx_engine_reg[state_n_0_][0] ),
        .I4(\ctrl_reg[baud][9]_0 [1]),
        .O(\rx_engine[baudcnt][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB88BFFFFB88B0000)) 
    \rx_engine[baudcnt][1]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [1]),
        .I1(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [1]),
        .I3(\rx_engine_reg[baudcnt] [0]),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [2]),
        .O(\rx_engine[baudcnt][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \rx_engine[baudcnt][2]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [2]),
        .I1(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [2]),
        .I3(\rx_engine[baudcnt][2]_i_2_n_0 ),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [3]),
        .O(\rx_engine[baudcnt][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rx_engine[baudcnt][2]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [1]),
        .I1(\rx_engine_reg[baudcnt] [0]),
        .O(\rx_engine[baudcnt][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \rx_engine[baudcnt][3]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [3]),
        .I1(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [3]),
        .I3(\rx_engine[baudcnt][3]_i_2_n_0 ),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [4]),
        .O(\rx_engine[baudcnt][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rx_engine[baudcnt][3]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [0]),
        .I1(\rx_engine_reg[baudcnt] [1]),
        .I2(\rx_engine_reg[baudcnt] [2]),
        .O(\rx_engine[baudcnt][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB88BFFFFB88B0000)) 
    \rx_engine[baudcnt][4]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [4]),
        .I1(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [4]),
        .I3(\rx_engine[baudcnt][4]_i_2_n_0 ),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [5]),
        .O(\rx_engine[baudcnt][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rx_engine[baudcnt][4]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [3]),
        .I1(\rx_engine_reg[baudcnt] [2]),
        .I2(\rx_engine_reg[baudcnt] [1]),
        .I3(\rx_engine_reg[baudcnt] [0]),
        .O(\rx_engine[baudcnt][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \rx_engine[baudcnt][5]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [5]),
        .I1(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [5]),
        .I3(\rx_engine[baudcnt][5]_i_2_n_0 ),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [6]),
        .O(\rx_engine[baudcnt][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \rx_engine[baudcnt][5]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [4]),
        .I1(\rx_engine_reg[baudcnt] [0]),
        .I2(\rx_engine_reg[baudcnt] [1]),
        .I3(\rx_engine_reg[baudcnt] [2]),
        .I4(\rx_engine_reg[baudcnt] [3]),
        .O(\rx_engine[baudcnt][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \rx_engine[baudcnt][6]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [6]),
        .I1(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [6]),
        .I3(\rx_engine[baudcnt][6]_i_2_n_0 ),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [7]),
        .O(\rx_engine[baudcnt][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rx_engine[baudcnt][6]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [3]),
        .I1(\rx_engine_reg[baudcnt] [2]),
        .I2(\rx_engine_reg[baudcnt] [1]),
        .I3(\rx_engine_reg[baudcnt] [0]),
        .I4(\rx_engine_reg[baudcnt] [4]),
        .I5(\rx_engine_reg[baudcnt] [5]),
        .O(\rx_engine[baudcnt][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \rx_engine[baudcnt][7]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [7]),
        .I1(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [7]),
        .I3(\rx_engine[baudcnt][7]_i_3_n_0 ),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [8]),
        .O(\rx_engine[baudcnt][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \rx_engine[baudcnt][7]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [8]),
        .I1(\rx_engine_reg[baudcnt] [6]),
        .I2(\rx_engine[baudcnt][6]_i_2_n_0 ),
        .I3(\rx_engine_reg[baudcnt] [7]),
        .I4(\rx_engine_reg[baudcnt] [9]),
        .O(\rx_engine[baudcnt][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rx_engine[baudcnt][7]_i_3 
       (.I0(\rx_engine[baudcnt][6]_i_2_n_0 ),
        .I1(\rx_engine_reg[baudcnt] [6]),
        .O(\rx_engine[baudcnt][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3C2CFFFF3C2C0000)) 
    \rx_engine[baudcnt][8]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [8]),
        .I1(\rx_engine_reg[baudcnt] [8]),
        .I2(\rx_engine[baudcnt][8]_i_2_n_0 ),
        .I3(\rx_engine_reg[baudcnt] [9]),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [9]),
        .O(\rx_engine[baudcnt][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \rx_engine[baudcnt][8]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [6]),
        .I1(\rx_engine[baudcnt][6]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [7]),
        .O(\rx_engine[baudcnt][8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \rx_engine[baudcnt][9]_i_1 
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .I2(\rx_engine_reg[state_n_0_][0] ),
        .O(\rx_engine[baudcnt][9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2808)) 
    \rx_engine[baudcnt][9]_i_2 
       (.I0(\rx_engine_reg[state_n_0_][0] ),
        .I1(\rx_engine_reg[baudcnt] [9]),
        .I2(\rx_engine[baudcnt][9]_i_3_n_0 ),
        .I3(\ctrl_reg[baud][9]_0 [9]),
        .O(\rx_engine[baudcnt][9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \rx_engine[baudcnt][9]_i_3 
       (.I0(\rx_engine_reg[baudcnt] [7]),
        .I1(\rx_engine[baudcnt][6]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [6]),
        .I3(\rx_engine_reg[baudcnt] [8]),
        .O(\rx_engine[baudcnt][9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rx_engine[bitcnt][0]_i_1 
       (.I0(\rx_engine_reg[state_n_0_][0] ),
        .I1(\rx_engine_reg[bitcnt] [0]),
        .O(\rx_engine[bitcnt][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    \rx_engine[bitcnt][1]_i_1 
       (.I0(\rx_engine_reg[state_n_0_][0] ),
        .I1(\rx_engine_reg[bitcnt] [0]),
        .I2(\rx_engine_reg[bitcnt] [1]),
        .O(\rx_engine[bitcnt][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'hE100)) 
    \rx_engine[bitcnt][2]_i_1 
       (.I0(\rx_engine_reg[bitcnt] [1]),
        .I1(\rx_engine_reg[bitcnt] [0]),
        .I2(\rx_engine_reg[bitcnt] [2]),
        .I3(\rx_engine_reg[state_n_0_][0] ),
        .O(\rx_engine[bitcnt][2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h20AA)) 
    \rx_engine[bitcnt][3]_i_1 
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .I2(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I3(\rx_engine_reg[state_n_0_][0] ),
        .O(\rx_engine[bitcnt][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'hFE01FFFF)) 
    \rx_engine[bitcnt][3]_i_2 
       (.I0(\rx_engine_reg[bitcnt] [0]),
        .I1(\rx_engine_reg[bitcnt] [1]),
        .I2(\rx_engine_reg[bitcnt] [2]),
        .I3(\rx_engine_reg[bitcnt] [3]),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .O(\rx_engine[bitcnt][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \rx_engine[done]_i_1 
       (.I0(\rx_engine_reg[bitcnt] [3]),
        .I1(\rx_engine_reg[bitcnt] [0]),
        .I2(\rx_engine_reg[bitcnt] [1]),
        .I3(\rx_engine_reg[bitcnt] [2]),
        .I4(\tx_engine_reg[state][2]_0 ),
        .I5(\rx_engine_reg[state_n_0_][0] ),
        .O(\rx_engine[done]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \rx_engine[sreg][8]_i_1 
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .I2(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I3(\rx_engine_reg[state_n_0_][0] ),
        .O(\rx_engine[sreg][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0400F400)) 
    \rx_engine[state][0]_i_1 
       (.I0(\rx_engine_reg[sync_n_0_][1] ),
        .I1(\rx_engine_reg[sync_n_0_][0] ),
        .I2(\rx_engine_reg[state_n_0_][0] ),
        .I3(\tx_engine_reg[state][2]_0 ),
        .I4(\rx_engine[state][0]_i_2_n_0 ),
        .O(\rx_engine[state][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \rx_engine[state][0]_i_2 
       (.I0(\rx_engine_reg[bitcnt] [2]),
        .I1(\rx_engine_reg[bitcnt] [1]),
        .I2(\rx_engine_reg[bitcnt] [0]),
        .I3(\rx_engine_reg[bitcnt] [3]),
        .O(\rx_engine[state][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \rx_engine[sync][0]_i_1 
       (.I0(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .I1(\rx_engine_reg[sync_n_0_][1] ),
        .I2(\rx_engine_reg[sync_n_0_][0] ),
        .O(\rx_engine[sync][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \rx_engine[sync][1]_i_1 
       (.I0(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .I1(\rx_engine_reg[sync] ),
        .I2(\rx_engine_reg[sync_n_0_][1] ),
        .O(\rx_engine[sync][1]_i_1_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo__parameterized0 rx_engine_fifo_inst
       (.ADDRARDADDR(ADDRARDADDR),
        .Q(\rx_engine_reg[sreg] [7:0]),
        .clk(clk),
        .\ctrl_reg[hwfc_en] (rx_engine_fifo_inst_n_3),
        .\ctrl_reg[hwfc_en]__0 (\ctrl_reg[hwfc_en]__0 ),
        .\ctrl_reg[irq_rx_full]__0 (\ctrl_reg[irq_rx_full]__0 ),
        .\ctrl_reg[irq_rx_half]__0 (\ctrl_reg[irq_rx_half]__0 ),
        .\ctrl_reg[irq_rx_nempty]__0 (\ctrl_reg[irq_rx_nempty]__0 ),
        .\ctrl_reg[sim_mode]__0 (\ctrl_reg[sim_mode]__0 ),
        .\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 (\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7] ),
        .\fifo_read_sync.free_o_reg_0 (rx_engine_fifo_inst_n_2),
        .\iodev_req[10][stb] (\iodev_req[10][stb] ),
        .irq_rx_o0(irq_rx_o0),
        .irq_rx_o_reg(cg_en_9),
        .\r_pnt_reg[0]_0 (\ctrl_reg[sim_mode]_0 ),
        .rstn_sys(rstn_sys),
        .\rx_engine_reg[done]__0 (\rx_engine_reg[done]__0 ),
        .\rx_engine_reg[over] (\rx_engine_reg[over]_0 ),
        .\rx_fifo[avail] (\rx_fifo[avail] ),
        .\rx_fifo[free] (\rx_fifo[free] ),
        .\wb_core[we] (\wb_core[we] ));
  FDCE \rx_engine_reg[baudcnt][0] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][0]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [0]));
  FDCE \rx_engine_reg[baudcnt][1] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][1]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [1]));
  FDCE \rx_engine_reg[baudcnt][2] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][2]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [2]));
  FDCE \rx_engine_reg[baudcnt][3] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][3]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [3]));
  FDCE \rx_engine_reg[baudcnt][4] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][4]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [4]));
  FDCE \rx_engine_reg[baudcnt][5] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][5]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [5]));
  FDCE \rx_engine_reg[baudcnt][6] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][6]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [6]));
  FDCE \rx_engine_reg[baudcnt][7] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][7]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [7]));
  FDCE \rx_engine_reg[baudcnt][8] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][8]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [8]));
  FDCE \rx_engine_reg[baudcnt][9] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][9]_i_2_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [9]));
  FDCE \rx_engine_reg[bitcnt][0] 
       (.C(clk),
        .CE(\rx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[bitcnt][0]_i_1_n_0 ),
        .Q(\rx_engine_reg[bitcnt] [0]));
  FDCE \rx_engine_reg[bitcnt][1] 
       (.C(clk),
        .CE(\rx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[bitcnt][1]_i_1_n_0 ),
        .Q(\rx_engine_reg[bitcnt] [1]));
  FDCE \rx_engine_reg[bitcnt][2] 
       (.C(clk),
        .CE(\rx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[bitcnt][2]_i_1_n_0 ),
        .Q(\rx_engine_reg[bitcnt] [2]));
  FDCE \rx_engine_reg[bitcnt][3] 
       (.C(clk),
        .CE(\rx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[bitcnt][3]_i_2_n_0 ),
        .Q(\rx_engine_reg[bitcnt] [3]));
  FDCE \rx_engine_reg[done] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rx_engine[done]_i_1_n_0 ),
        .Q(\rx_engine_reg[done]__0 ));
  FDCE \rx_engine_reg[over] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rx_engine_fifo_inst_n_2),
        .Q(\rx_engine_reg[over]_0 ));
  FDCE \rx_engine_reg[sreg][0] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [1]),
        .Q(\rx_engine_reg[sreg] [0]));
  FDCE \rx_engine_reg[sreg][1] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [2]),
        .Q(\rx_engine_reg[sreg] [1]));
  FDCE \rx_engine_reg[sreg][2] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [3]),
        .Q(\rx_engine_reg[sreg] [2]));
  FDCE \rx_engine_reg[sreg][3] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [4]),
        .Q(\rx_engine_reg[sreg] [3]));
  FDCE \rx_engine_reg[sreg][4] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [5]),
        .Q(\rx_engine_reg[sreg] [4]));
  FDCE \rx_engine_reg[sreg][5] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [6]),
        .Q(\rx_engine_reg[sreg] [5]));
  FDCE \rx_engine_reg[sreg][6] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [7]),
        .Q(\rx_engine_reg[sreg] [6]));
  FDCE \rx_engine_reg[sreg][7] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [8]),
        .Q(\rx_engine_reg[sreg] [7]));
  FDCE \rx_engine_reg[sreg][8] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sync] ),
        .Q(\rx_engine_reg[sreg] [8]));
  FDCE \rx_engine_reg[state][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rx_engine[state][0]_i_1_n_0 ),
        .Q(\rx_engine_reg[state_n_0_][0] ));
  FDCE \rx_engine_reg[sync][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rx_engine[sync][0]_i_1_n_0 ),
        .Q(\rx_engine_reg[sync_n_0_][0] ));
  FDCE \rx_engine_reg[sync][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rx_engine[sync][1]_i_1_n_0 ),
        .Q(\rx_engine_reg[sync_n_0_][1] ));
  FDCE \rx_engine_reg[sync][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(uart0_rxd_i),
        .Q(\rx_engine_reg[sync] ));
  LUT3 #(
    .INIT(8'h3A)) 
    \tx_engine[baudcnt][0]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [0]),
        .I1(\tx_engine_reg[baudcnt] [0]),
        .I2(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'hE00EEEEE)) 
    \tx_engine[baudcnt][1]_i_1 
       (.I0(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I1(\ctrl_reg[baud][9]_0 [1]),
        .I2(\tx_engine_reg[baudcnt] [1]),
        .I3(\tx_engine_reg[baudcnt] [0]),
        .I4(\tx_engine_reg[state][1]_0 ),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \tx_engine[baudcnt][2]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [2]),
        .I1(\tx_engine_reg[baudcnt] [0]),
        .I2(\tx_engine_reg[baudcnt] [1]),
        .I3(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I4(\ctrl_reg[baud][9]_0 [2]),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \tx_engine[baudcnt][3]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [3]),
        .I1(\tx_engine_reg[baudcnt] [2]),
        .I2(\tx_engine_reg[baudcnt] [1]),
        .I3(\tx_engine_reg[baudcnt] [0]),
        .I4(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I5(\ctrl_reg[baud][9]_0 [3]),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hAAA6FFFFAAA60000)) 
    \tx_engine[baudcnt][4]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [4]),
        .I1(\tx_engine[baudcnt][4]_i_2_n_0 ),
        .I2(\tx_engine_reg[baudcnt] [2]),
        .I3(\tx_engine_reg[baudcnt] [3]),
        .I4(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I5(\ctrl_reg[baud][9]_0 [4]),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \tx_engine[baudcnt][4]_i_2 
       (.I0(\tx_engine_reg[baudcnt] [1]),
        .I1(\tx_engine_reg[baudcnt] [0]),
        .O(\tx_engine[baudcnt][4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \tx_engine[baudcnt][5]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [5]),
        .I1(\tx_engine[baudcnt][5]_i_2_n_0 ),
        .I2(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I3(\ctrl_reg[baud][9]_0 [5]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \tx_engine[baudcnt][5]_i_2 
       (.I0(\tx_engine_reg[baudcnt] [4]),
        .I1(\tx_engine_reg[baudcnt] [0]),
        .I2(\tx_engine_reg[baudcnt] [1]),
        .I3(\tx_engine_reg[baudcnt] [2]),
        .I4(\tx_engine_reg[baudcnt] [3]),
        .O(\tx_engine[baudcnt][5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \tx_engine[baudcnt][6]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [6]),
        .I1(\tx_engine[baudcnt][8]_i_2_n_0 ),
        .I2(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I3(\ctrl_reg[baud][9]_0 [6]),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \tx_engine[baudcnt][7]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [7]),
        .I1(\tx_engine_reg[baudcnt] [6]),
        .I2(\tx_engine[baudcnt][8]_i_2_n_0 ),
        .I3(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I4(\ctrl_reg[baud][9]_0 [7]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hAA9AFFFFAA9A0000)) 
    \tx_engine[baudcnt][8]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [8]),
        .I1(\tx_engine_reg[baudcnt] [7]),
        .I2(\tx_engine[baudcnt][8]_i_2_n_0 ),
        .I3(\tx_engine_reg[baudcnt] [6]),
        .I4(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I5(\ctrl_reg[baud][9]_0 [8]),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tx_engine[baudcnt][8]_i_2 
       (.I0(\tx_engine_reg[baudcnt] [3]),
        .I1(\tx_engine_reg[baudcnt] [2]),
        .I2(\tx_engine_reg[baudcnt] [1]),
        .I3(\tx_engine_reg[baudcnt] [0]),
        .I4(\tx_engine_reg[baudcnt] [4]),
        .I5(\tx_engine_reg[baudcnt] [5]),
        .O(\tx_engine[baudcnt][8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0282)) 
    \tx_engine[baudcnt][9]_i_1 
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\tx_engine_reg[state][0]_0 ),
        .I2(\tx_engine_reg[state][1]_0 ),
        .I3(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .O(\tx_engine[baudcnt][9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8AFF8A00)) 
    \tx_engine[baudcnt][9]_i_2 
       (.I0(\tx_engine_reg[baudcnt] [9]),
        .I1(\tx_engine_reg[baudcnt] [8]),
        .I2(\tx_engine[baudcnt][9]_i_4_n_0 ),
        .I3(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I4(\ctrl_reg[baud][9]_0 [9]),
        .O(p_1_in[9]));
  LUT6 #(
    .INIT(64'hF0FFF000AACCAACC)) 
    \tx_engine[baudcnt][9]_i_3 
       (.I0(\tx_engine[baudcnt][9]_i_6_n_0 ),
        .I1(\tx_engine[baudcnt][9]_i_7_n_0 ),
        .I2(\tx_engine[baudcnt][9]_i_8_n_0 ),
        .I3(\ctrl_reg[prsc][2]_0 [1]),
        .I4(\tx_engine[baudcnt][9]_i_9_n_0 ),
        .I5(\ctrl_reg[prsc][2]_0 [2]),
        .O(\tx_engine[baudcnt][9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \tx_engine[baudcnt][9]_i_4 
       (.I0(\tx_engine_reg[baudcnt] [6]),
        .I1(\tx_engine[baudcnt][8]_i_2_n_0 ),
        .I2(\tx_engine_reg[baudcnt] [7]),
        .O(\tx_engine[baudcnt][9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \tx_engine[baudcnt][9]_i_5 
       (.I0(\tx_engine_reg[state][1]_0 ),
        .I1(\tx_engine_reg[baudcnt] [8]),
        .I2(\tx_engine_reg[baudcnt] [7]),
        .I3(\tx_engine_reg[baudcnt] [9]),
        .I4(\tx_engine_reg[baudcnt] [6]),
        .I5(\tx_engine[baudcnt][8]_i_2_n_0 ),
        .O(\tx_engine[baudcnt][9]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFB0BFBF)) 
    \tx_engine[baudcnt][9]_i_6 
       (.I0(\tx_engine[baudcnt][9]_i_3_0 [3]),
        .I1(D[3]),
        .I2(\ctrl_reg[prsc][2]_0 [0]),
        .I3(\tx_engine[baudcnt][9]_i_3_0 [2]),
        .I4(D[2]),
        .O(\tx_engine[baudcnt][9]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hBFB0BFBF)) 
    \tx_engine[baudcnt][9]_i_7 
       (.I0(\tx_engine[baudcnt][9]_i_3_0 [1]),
        .I1(D[1]),
        .I2(\ctrl_reg[prsc][2]_0 [0]),
        .I3(\tx_engine[baudcnt][9]_i_3_0 [0]),
        .I4(D[0]),
        .O(\tx_engine[baudcnt][9]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hBFB0BFBF)) 
    \tx_engine[baudcnt][9]_i_8 
       (.I0(\tx_engine[baudcnt][9]_i_3_0 [7]),
        .I1(D[7]),
        .I2(\ctrl_reg[prsc][2]_0 [0]),
        .I3(\tx_engine[baudcnt][9]_i_3_0 [6]),
        .I4(D[6]),
        .O(\tx_engine[baudcnt][9]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hBFB0BFBF)) 
    \tx_engine[baudcnt][9]_i_9 
       (.I0(\tx_engine[baudcnt][9]_i_3_0 [5]),
        .I1(D[5]),
        .I2(\ctrl_reg[prsc][2]_0 [0]),
        .I3(\tx_engine[baudcnt][9]_i_3_0 [4]),
        .I4(D[4]),
        .O(\tx_engine[baudcnt][9]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tx_engine[bitcnt][0]_i_1 
       (.I0(\tx_engine_reg[state][1]_0 ),
        .I1(\tx_engine_reg[bitcnt] [0]),
        .O(\tx_engine[bitcnt][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    \tx_engine[bitcnt][1]_i_1 
       (.I0(\tx_engine_reg[state][1]_0 ),
        .I1(\tx_engine_reg[bitcnt] [0]),
        .I2(\tx_engine_reg[bitcnt] [1]),
        .O(\tx_engine[bitcnt][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hE100)) 
    \tx_engine[bitcnt][2]_i_1 
       (.I0(\tx_engine_reg[bitcnt] [1]),
        .I1(\tx_engine_reg[bitcnt] [0]),
        .I2(\tx_engine_reg[bitcnt] [2]),
        .I3(\tx_engine_reg[state][1]_0 ),
        .O(\tx_engine[bitcnt][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02820202)) 
    \tx_engine[bitcnt][3]_i_1 
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\tx_engine_reg[state][0]_0 ),
        .I2(\tx_engine_reg[state][1]_0 ),
        .I3(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .I4(\tx_engine[bitcnt][3]_i_3_n_0 ),
        .O(\tx_engine[bitcnt][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'hFE01FFFF)) 
    \tx_engine[bitcnt][3]_i_2 
       (.I0(\tx_engine_reg[bitcnt] [0]),
        .I1(\tx_engine_reg[bitcnt] [1]),
        .I2(\tx_engine_reg[bitcnt] [2]),
        .I3(\tx_engine_reg[bitcnt] [3]),
        .I4(\tx_engine_reg[state][1]_0 ),
        .O(\tx_engine[bitcnt][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \tx_engine[bitcnt][3]_i_3 
       (.I0(\tx_engine[baudcnt][8]_i_2_n_0 ),
        .I1(\tx_engine_reg[baudcnt] [6]),
        .I2(\tx_engine_reg[baudcnt] [9]),
        .I3(\tx_engine_reg[baudcnt] [7]),
        .I4(\tx_engine_reg[baudcnt] [8]),
        .O(\tx_engine[bitcnt][3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tx_engine[sreg][0]_i_1 
       (.I0(\tx_engine_reg[state][1]_0 ),
        .I1(\tx_engine_reg[sreg_n_0_][1] ),
        .O(\tx_engine[sreg][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0020A020)) 
    \tx_engine[state][1]_i_1 
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\tx_engine[state][1]_i_2_n_0 ),
        .I2(\tx_engine_reg[state][0]_0 ),
        .I3(\tx_engine_reg[state][1]_0 ),
        .I4(\tx_engine[state][1]_i_3_n_0 ),
        .O(\tx_engine[state][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \tx_engine[state][1]_i_2 
       (.I0(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .I1(p_0_in),
        .I2(\ctrl_reg[hwfc_en]__0 ),
        .O(\tx_engine[state][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \tx_engine[state][1]_i_3 
       (.I0(\tx_engine_reg[bitcnt] [2]),
        .I1(\tx_engine_reg[bitcnt] [1]),
        .I2(\tx_engine_reg[bitcnt] [0]),
        .I3(\tx_engine_reg[bitcnt] [3]),
        .O(\tx_engine[state][1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \tx_engine[txd]_i_1 
       (.I0(\tx_engine_reg[sreg_n_0_][0] ),
        .I1(\tx_engine_reg[state][1]_0 ),
        .I2(\tx_engine_reg[state][0]_0 ),
        .I3(\tx_engine_reg[state][2]_0 ),
        .O(\tx_engine[txd]_i_1_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo__parameterized0_0 tx_engine_fifo_inst
       (.D({tx_engine_fifo_inst_n_6,tx_engine_fifo_inst_n_7,tx_engine_fifo_inst_n_8,tx_engine_fifo_inst_n_9,tx_engine_fifo_inst_n_10,tx_engine_fifo_inst_n_11,tx_engine_fifo_inst_n_12,tx_engine_fifo_inst_n_13}),
        .E(E),
        .Q({\tx_engine_reg[sreg_n_0_][8] ,\tx_engine_reg[sreg_n_0_][7] ,\tx_engine_reg[sreg_n_0_][6] ,\tx_engine_reg[sreg_n_0_][5] ,\tx_engine_reg[sreg_n_0_][4] ,\tx_engine_reg[sreg_n_0_][3] ,\tx_engine_reg[sreg_n_0_][2] }),
        .clk(clk),
        .\ctrl_reg[irq_tx_empty]__0 (\ctrl_reg[irq_tx_empty]__0 ),
        .\ctrl_reg[irq_tx_nhalf]__0 (\ctrl_reg[irq_tx_nhalf]__0 ),
        .\ctrl_reg[sim_mode] (\ctrl_reg[sim_mode]_0 ),
        .\ctrl_reg[sim_mode]__0 (\ctrl_reg[sim_mode]__0 ),
        .irq_tx_o0(irq_tx_o0),
        .irq_tx_o_reg(cg_en_9),
        .\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 (Q[7:0]),
        .\r_pnt_reg[0]_0 (r_pnt),
        .rstn_sys(rstn_sys),
        .\tx_engine_reg[state][0] (\tx_engine_reg[state][2]_0 ),
        .\tx_engine_reg[state][0]_0 (\tx_engine_reg[state][0]_0 ),
        .\tx_engine_reg[state][0]_1 (\tx_engine_reg[state][1]_0 ),
        .\tx_engine_reg[state][0]_2 (\tx_engine[state][1]_i_3_n_0 ),
        .\tx_engine_reg[state][2] (tx_engine_fifo_inst_n_14),
        .\tx_fifo[avail] (\tx_fifo[avail] ),
        .\tx_fifo[free] (\tx_fifo[free] ),
        .\w_pnt_reg[0]_0 (w_pnt),
        .\w_pnt_reg[0]_1 (\w_pnt_reg[0] ));
  FDCE \tx_engine_reg[baudcnt][0] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[0]),
        .Q(\tx_engine_reg[baudcnt] [0]));
  FDCE \tx_engine_reg[baudcnt][1] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[1]),
        .Q(\tx_engine_reg[baudcnt] [1]));
  FDCE \tx_engine_reg[baudcnt][2] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[2]),
        .Q(\tx_engine_reg[baudcnt] [2]));
  FDCE \tx_engine_reg[baudcnt][3] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[3]),
        .Q(\tx_engine_reg[baudcnt] [3]));
  FDCE \tx_engine_reg[baudcnt][4] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[4]),
        .Q(\tx_engine_reg[baudcnt] [4]));
  FDCE \tx_engine_reg[baudcnt][5] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[5]),
        .Q(\tx_engine_reg[baudcnt] [5]));
  FDCE \tx_engine_reg[baudcnt][6] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[6]),
        .Q(\tx_engine_reg[baudcnt] [6]));
  FDCE \tx_engine_reg[baudcnt][7] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[7]),
        .Q(\tx_engine_reg[baudcnt] [7]));
  FDCE \tx_engine_reg[baudcnt][8] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[8]),
        .Q(\tx_engine_reg[baudcnt] [8]));
  FDCE \tx_engine_reg[baudcnt][9] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[9]),
        .Q(\tx_engine_reg[baudcnt] [9]));
  FDCE \tx_engine_reg[bitcnt][0] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[bitcnt][0]_i_1_n_0 ),
        .Q(\tx_engine_reg[bitcnt] [0]));
  FDCE \tx_engine_reg[bitcnt][1] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[bitcnt][1]_i_1_n_0 ),
        .Q(\tx_engine_reg[bitcnt] [1]));
  FDCE \tx_engine_reg[bitcnt][2] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[bitcnt][2]_i_1_n_0 ),
        .Q(\tx_engine_reg[bitcnt] [2]));
  FDCE \tx_engine_reg[bitcnt][3] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[bitcnt][3]_i_2_n_0 ),
        .Q(\tx_engine_reg[bitcnt] [3]));
  FDCE \tx_engine_reg[cts_sync][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(uart0_cts_i),
        .Q(\tx_engine_reg[cts_sync_n_0_][0] ));
  FDCE \tx_engine_reg[cts_sync][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\tx_engine_reg[cts_sync_n_0_][0] ),
        .Q(p_0_in));
  FDCE \tx_engine_reg[sreg][0] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[sreg][0]_i_1_n_0 ),
        .Q(\tx_engine_reg[sreg_n_0_][0] ));
  FDCE \tx_engine_reg[sreg][1] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_13),
        .Q(\tx_engine_reg[sreg_n_0_][1] ));
  FDCE \tx_engine_reg[sreg][2] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_12),
        .Q(\tx_engine_reg[sreg_n_0_][2] ));
  FDCE \tx_engine_reg[sreg][3] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_11),
        .Q(\tx_engine_reg[sreg_n_0_][3] ));
  FDCE \tx_engine_reg[sreg][4] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_10),
        .Q(\tx_engine_reg[sreg_n_0_][4] ));
  FDCE \tx_engine_reg[sreg][5] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_9),
        .Q(\tx_engine_reg[sreg_n_0_][5] ));
  FDCE \tx_engine_reg[sreg][6] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_8),
        .Q(\tx_engine_reg[sreg_n_0_][6] ));
  FDCE \tx_engine_reg[sreg][7] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_7),
        .Q(\tx_engine_reg[sreg_n_0_][7] ));
  FDCE \tx_engine_reg[sreg][8] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_6),
        .Q(\tx_engine_reg[sreg_n_0_][8] ));
  FDCE \tx_engine_reg[state][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_14),
        .Q(\tx_engine_reg[state][0]_0 ));
  FDCE \tx_engine_reg[state][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\tx_engine[state][1]_i_1_n_0 ),
        .Q(\tx_engine_reg[state][1]_0 ));
  FDCE \tx_engine_reg[state][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(cg_en_9),
        .Q(\tx_engine_reg[state][2]_0 ));
  FDPE \tx_engine_reg[txd] 
       (.C(clk),
        .CE(1'b1),
        .D(\tx_engine[txd]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(uart0_txd_o));
  FDCE uart_rts_o_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rx_engine_fifo_inst_n_3),
        .Q(uart0_rts_o));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_vivado_ip
   (m_axi_rready,
    m_axi_araddr,
    \dbus_req_o[data] ,
    m_axi_wstrb,
    gpio_o,
    uart0_txd_o,
    uart0_rts_o,
    mtime_time_o,
    m_axi_arvalid,
    m_axi_awvalid,
    m_axi_wvalid,
    m_axi_bready,
    clk,
    mext_irq_i,
    msw_irq_i,
    gpio_i,
    uart0_cts_i,
    uart0_rxd_i,
    xirq_i,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_rvalid,
    m_axi_rresp,
    m_axi_rdata,
    m_axi_awready,
    m_axi_wready,
    m_axi_arready,
    resetn);
  output m_axi_rready;
  output [31:0]m_axi_araddr;
  output [31:0]\dbus_req_o[data] ;
  output [3:0]m_axi_wstrb;
  output [7:0]gpio_o;
  output uart0_txd_o;
  output uart0_rts_o;
  output [63:0]mtime_time_o;
  output m_axi_arvalid;
  output m_axi_awvalid;
  output m_axi_wvalid;
  output m_axi_bready;
  input clk;
  input mext_irq_i;
  input msw_irq_i;
  input [7:0]gpio_i;
  input uart0_cts_i;
  input uart0_rxd_i;
  input [0:0]xirq_i;
  input [1:0]m_axi_bresp;
  input m_axi_bvalid;
  input m_axi_rvalid;
  input [1:0]m_axi_rresp;
  input [31:0]m_axi_rdata;
  input m_axi_awready;
  input m_axi_wready;
  input m_axi_arready;
  input resetn;

  wire \axi_ctrl_reg[radr_received_n_0_] ;
  wire \axi_ctrl_reg[wadr_received_n_0_] ;
  wire \axi_ctrl_reg[wdat_received_n_0_] ;
  wire clk;
  wire [31:0]\dbus_req_o[data] ;
  wire [7:0]gpio_i;
  wire [7:0]gpio_o;
  wire [31:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire mext_irq_i;
  wire msw_irq_i;
  wire [63:0]mtime_time_o;
  wire neorv32_top_inst_n_34;
  wire neorv32_top_inst_n_53;
  wire neorv32_top_inst_n_54;
  wire neorv32_top_inst_n_55;
  wire resetn;
  wire uart0_cts_i;
  wire uart0_rts_o;
  wire uart0_rxd_i;
  wire uart0_txd_o;
  wire [0:0]xirq_i;

  FDCE \axi_ctrl_reg[radr_received] 
       (.C(clk),
        .CE(1'b1),
        .CLR(neorv32_top_inst_n_34),
        .D(neorv32_top_inst_n_55),
        .Q(\axi_ctrl_reg[radr_received_n_0_] ));
  FDCE \axi_ctrl_reg[wadr_received] 
       (.C(clk),
        .CE(1'b1),
        .CLR(neorv32_top_inst_n_34),
        .D(neorv32_top_inst_n_53),
        .Q(\axi_ctrl_reg[wadr_received_n_0_] ));
  FDCE \axi_ctrl_reg[wdat_received] 
       (.C(clk),
        .CE(1'b1),
        .CLR(neorv32_top_inst_n_34),
        .D(neorv32_top_inst_n_54),
        .Q(\axi_ctrl_reg[wdat_received_n_0_] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_top neorv32_top_inst
       (.ADDRARDADDR({m_axi_araddr[16:12],m_axi_araddr[10:9],m_axi_araddr[7:4]}),
        .D({mext_irq_i,msw_irq_i}),
        .Q(\dbus_req_o[data] ),
        .addr({m_axi_araddr[11],m_axi_araddr[8]}),
        .\axi_ctrl_reg[radr_received] (\axi_ctrl_reg[radr_received_n_0_] ),
        .\axi_ctrl_reg[wdat_received] (\axi_ctrl_reg[wdat_received_n_0_] ),
        .clk(clk),
        .gpio_i(gpio_i),
        .gpio_o(gpio_o),
        .m_axi_araddr({m_axi_araddr[31:17],m_axi_araddr[1:0]}),
        .m_axi_arready(m_axi_arready),
        .m_axi_arready_0(neorv32_top_inst_n_55),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awready_0(neorv32_top_inst_n_53),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_0(\axi_ctrl_reg[wadr_received_n_0_] ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wready(m_axi_wready),
        .m_axi_wready_0(neorv32_top_inst_n_54),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .\mar_reg[2] (m_axi_araddr[2]),
        .\mar_reg[3] (m_axi_araddr[3]),
        .mtime_time_o(mtime_time_o),
        .resetn(resetn),
        .resetn_0(neorv32_top_inst_n_34),
        .uart0_cts_i(uart0_cts_i),
        .uart0_rts_o(uart0_rts_o),
        .uart0_rxd_i(uart0_rxd_i),
        .uart0_txd_o(uart0_txd_o),
        .xirq_i(xirq_i));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_xbus
   (pending,
    pending_reg_0,
    pending_reg_1,
    Q,
    \timeout_cnt_reg[4]_0 ,
    \keeper_reg[busy] ,
    pending_reg_2,
    m_axi_awready_0,
    m_axi_wready_0,
    m_axi_arready_0,
    m_axi_arvalid,
    m_axi_awvalid,
    m_axi_wvalid,
    \main_rsp[data] ,
    m_axi_rdata_1_sp_1,
    m_axi_rdata_2_sp_1,
    m_axi_rdata_3_sp_1,
    m_axi_rdata_4_sp_1,
    bus_rw_reg_0,
    m_axi_rdata_28_sp_1,
    m_axi_rdata_29_sp_1,
    \mar_reg[1] ,
    \mar_reg[1]_0 ,
    \wb_core[we] ,
    clk,
    rstn_sys,
    pending_reg_3,
    \keeper_reg[err] ,
    \keeper_reg[err]_0 ,
    \keeper_reg[busy]__0 ,
    \keeper_reg[busy]_0 ,
    port_sel_reg,
    m_axi_awready,
    m_axi_awvalid_0,
    m_axi_wready,
    \axi_ctrl_reg[wdat_received] ,
    m_axi_arready,
    \axi_ctrl_reg[radr_received] ,
    \keeper_reg[busy]_1 ,
    \keeper_reg[busy]_2 ,
    \iodev_rsp[10][ack] ,
    \iodev_rsp[11][ack] ,
    \imem_rsp[ack] ,
    m_axi_rdata,
    \rdata_o_reg[15] ,
    \rdata_o_reg[5] ,
    \rdata_o_reg[10] ,
    \rdata_o_reg[10]_0 ,
    \rdata_o_reg[23] ,
    \rdata_o_reg[6] ,
    \rdata_o_reg[23]_0 ,
    \rdata_o_reg[8] ,
    \rdata_o_reg[13] ,
    \rdata_o_reg[9] ,
    \rdata_o_reg[10]_1 ,
    \rdata_o_reg[11] ,
    \rdata_o_reg[12] ,
    \rdata_o_reg[13]_0 ,
    \rdata_o_reg[14] ,
    \rdata_o_reg[31] ,
    \rdata_o_reg[16] ,
    \rdata_o_reg[17] ,
    \rdata_o_reg[18] ,
    \rdata_o_reg[19] ,
    \rdata_o_reg[20] ,
    \rdata_o_reg[21] ,
    \rdata_o_reg[22] ,
    \rdata_o_reg[7] ,
    \rdata_o_reg[8]_0 ,
    \rdata_o_reg[9]_0 ,
    \rdata_o_reg[10]_2 ,
    \rdata_o_reg[11]_0 ,
    \rdata_o_reg[14]_0 ,
    \rdata_o_reg[23]_1 );
  output pending;
  output pending_reg_0;
  output pending_reg_1;
  output [0:0]Q;
  output \timeout_cnt_reg[4]_0 ;
  output \keeper_reg[busy] ;
  output pending_reg_2;
  output m_axi_awready_0;
  output m_axi_wready_0;
  output m_axi_arready_0;
  output m_axi_arvalid;
  output m_axi_awvalid;
  output m_axi_wvalid;
  output [24:0]\main_rsp[data] ;
  output m_axi_rdata_1_sp_1;
  output m_axi_rdata_2_sp_1;
  output m_axi_rdata_3_sp_1;
  output m_axi_rdata_4_sp_1;
  output bus_rw_reg_0;
  output m_axi_rdata_28_sp_1;
  output m_axi_rdata_29_sp_1;
  output \mar_reg[1] ;
  output \mar_reg[1]_0 ;
  input \wb_core[we] ;
  input clk;
  input rstn_sys;
  input pending_reg_3;
  input \keeper_reg[err] ;
  input \keeper_reg[err]_0 ;
  input \keeper_reg[busy]__0 ;
  input \keeper_reg[busy]_0 ;
  input port_sel_reg;
  input m_axi_awready;
  input m_axi_awvalid_0;
  input m_axi_wready;
  input \axi_ctrl_reg[wdat_received] ;
  input m_axi_arready;
  input \axi_ctrl_reg[radr_received] ;
  input \keeper_reg[busy]_1 ;
  input \keeper_reg[busy]_2 ;
  input \iodev_rsp[10][ack] ;
  input \iodev_rsp[11][ack] ;
  input \imem_rsp[ack] ;
  input [30:0]m_axi_rdata;
  input \rdata_o_reg[15] ;
  input \rdata_o_reg[5] ;
  input [18:0]\rdata_o_reg[10] ;
  input [19:0]\rdata_o_reg[10]_0 ;
  input [2:0]\rdata_o_reg[23] ;
  input \rdata_o_reg[6] ;
  input \rdata_o_reg[23]_0 ;
  input \rdata_o_reg[8] ;
  input [4:0]\rdata_o_reg[13] ;
  input \rdata_o_reg[9] ;
  input \rdata_o_reg[10]_1 ;
  input \rdata_o_reg[11] ;
  input \rdata_o_reg[12] ;
  input \rdata_o_reg[13]_0 ;
  input \rdata_o_reg[14] ;
  input \rdata_o_reg[31] ;
  input \rdata_o_reg[16] ;
  input \rdata_o_reg[17] ;
  input \rdata_o_reg[18] ;
  input \rdata_o_reg[19] ;
  input \rdata_o_reg[20] ;
  input \rdata_o_reg[21] ;
  input \rdata_o_reg[22] ;
  input \rdata_o_reg[7] ;
  input \rdata_o_reg[8]_0 ;
  input \rdata_o_reg[9]_0 ;
  input \rdata_o_reg[10]_2 ;
  input \rdata_o_reg[11]_0 ;
  input \rdata_o_reg[14]_0 ;
  input [0:0]\rdata_o_reg[23]_1 ;

  wire [0:0]Q;
  wire \axi_ctrl_reg[radr_received] ;
  wire \axi_ctrl_reg[wdat_received] ;
  wire bus_rw;
  wire bus_rw_reg_0;
  wire clk;
  wire \imem_rsp[ack] ;
  wire \iodev_rsp[10][ack] ;
  wire \iodev_rsp[11][ack] ;
  wire \keeper[busy]_i_2_n_0 ;
  wire \keeper[err]_i_2_n_0 ;
  wire \keeper_reg[busy] ;
  wire \keeper_reg[busy]_0 ;
  wire \keeper_reg[busy]_1 ;
  wire \keeper_reg[busy]_2 ;
  wire \keeper_reg[busy]__0 ;
  wire \keeper_reg[err] ;
  wire \keeper_reg[err]_0 ;
  wire m_axi_arready;
  wire m_axi_arready_0;
  wire m_axi_arvalid;
  wire m_axi_awready;
  wire m_axi_awready_0;
  wire m_axi_awvalid;
  wire m_axi_awvalid_0;
  wire [30:0]m_axi_rdata;
  wire m_axi_rdata_1_sn_1;
  wire m_axi_rdata_28_sn_1;
  wire m_axi_rdata_29_sn_1;
  wire m_axi_rdata_2_sn_1;
  wire m_axi_rdata_3_sn_1;
  wire m_axi_rdata_4_sn_1;
  wire m_axi_wready;
  wire m_axi_wready_0;
  wire m_axi_wvalid;
  wire [24:0]\main_rsp[data] ;
  wire \mar_reg[1] ;
  wire \mar_reg[1]_0 ;
  wire [1:0]p_0_in__0;
  wire pending;
  wire pending_reg_0;
  wire pending_reg_1;
  wire pending_reg_2;
  wire pending_reg_3;
  wire port_sel_reg;
  wire [18:0]\rdata_o_reg[10] ;
  wire [19:0]\rdata_o_reg[10]_0 ;
  wire \rdata_o_reg[10]_1 ;
  wire \rdata_o_reg[10]_2 ;
  wire \rdata_o_reg[11] ;
  wire \rdata_o_reg[11]_0 ;
  wire \rdata_o_reg[12] ;
  wire [4:0]\rdata_o_reg[13] ;
  wire \rdata_o_reg[13]_0 ;
  wire \rdata_o_reg[14] ;
  wire \rdata_o_reg[14]_0 ;
  wire \rdata_o_reg[15] ;
  wire \rdata_o_reg[16] ;
  wire \rdata_o_reg[17] ;
  wire \rdata_o_reg[18] ;
  wire \rdata_o_reg[19] ;
  wire \rdata_o_reg[20] ;
  wire \rdata_o_reg[21] ;
  wire \rdata_o_reg[22] ;
  wire [2:0]\rdata_o_reg[23] ;
  wire \rdata_o_reg[23]_0 ;
  wire [0:0]\rdata_o_reg[23]_1 ;
  wire \rdata_o_reg[31] ;
  wire \rdata_o_reg[5] ;
  wire \rdata_o_reg[6] ;
  wire \rdata_o_reg[7] ;
  wire \rdata_o_reg[8] ;
  wire \rdata_o_reg[8]_0 ;
  wire \rdata_o_reg[9] ;
  wire \rdata_o_reg[9]_0 ;
  wire rstn_sys;
  wire \timeout_cnt[2]_i_1_n_0 ;
  wire \timeout_cnt[3]_i_1_n_0 ;
  wire \timeout_cnt[4]_i_1_n_0 ;
  wire \timeout_cnt[5]_i_1_n_0 ;
  wire \timeout_cnt[5]_i_2_n_0 ;
  wire \timeout_cnt[6]_i_1_n_0 ;
  wire [5:0]timeout_cnt_reg;
  wire \timeout_cnt_reg[4]_0 ;
  wire \wb_core[we] ;

  assign m_axi_rdata_1_sp_1 = m_axi_rdata_1_sn_1;
  assign m_axi_rdata_28_sp_1 = m_axi_rdata_28_sn_1;
  assign m_axi_rdata_29_sp_1 = m_axi_rdata_29_sn_1;
  assign m_axi_rdata_2_sp_1 = m_axi_rdata_2_sn_1;
  assign m_axi_rdata_3_sp_1 = m_axi_rdata_3_sn_1;
  assign m_axi_rdata_4_sp_1 = m_axi_rdata_4_sn_1;
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h5510)) 
    \axi_ctrl[radr_received]_i_1 
       (.I0(pending_reg_1),
        .I1(\wb_core[we] ),
        .I2(m_axi_arready),
        .I3(\axi_ctrl_reg[radr_received] ),
        .O(m_axi_arready_0));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    \axi_ctrl[wadr_received]_i_1 
       (.I0(pending_reg_1),
        .I1(\wb_core[we] ),
        .I2(m_axi_awready),
        .I3(m_axi_awvalid_0),
        .O(m_axi_awready_0));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    \axi_ctrl[wdat_received]_i_1 
       (.I0(pending_reg_1),
        .I1(\wb_core[we] ),
        .I2(m_axi_wready),
        .I3(\axi_ctrl_reg[wdat_received] ),
        .O(m_axi_wready_0));
  FDCE bus_rw_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\wb_core[we] ),
        .Q(bus_rw));
  LUT4 #(
    .INIT(16'h30AA)) 
    \keeper[busy]_i_1 
       (.I0(\keeper_reg[busy]_0 ),
        .I1(\keeper[busy]_i_2_n_0 ),
        .I2(pending_reg_2),
        .I3(\keeper_reg[busy]__0 ),
        .O(\keeper_reg[busy] ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'hAEEEAEAE)) 
    \keeper[busy]_i_2 
       (.I0(\keeper_reg[err]_0 ),
        .I1(pending),
        .I2(\keeper_reg[err] ),
        .I3(Q),
        .I4(\timeout_cnt_reg[4]_0 ),
        .O(\keeper[busy]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAB0000000000)) 
    \keeper[err]_i_1 
       (.I0(\keeper[err]_i_2_n_0 ),
        .I1(pending_reg_1),
        .I2(\keeper_reg[err] ),
        .I3(pending),
        .I4(\keeper_reg[err]_0 ),
        .I5(\keeper_reg[busy]__0 ),
        .O(pending_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    \keeper[err]_i_2 
       (.I0(\timeout_cnt_reg[4]_0 ),
        .I1(Q),
        .O(\keeper[err]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'h01)) 
    m_axi_arvalid_INST_0
       (.I0(pending_reg_1),
        .I1(\wb_core[we] ),
        .I2(\axi_ctrl_reg[radr_received] ),
        .O(m_axi_arvalid));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h04)) 
    m_axi_awvalid_INST_0
       (.I0(pending_reg_1),
        .I1(\wb_core[we] ),
        .I2(m_axi_awvalid_0),
        .O(m_axi_awvalid));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h15)) 
    m_axi_awvalid_INST_0_i_1
       (.I0(pending),
        .I1(\keeper_reg[busy]_0 ),
        .I2(port_sel_reg),
        .O(pending_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h04)) 
    m_axi_wvalid_INST_0
       (.I0(pending_reg_1),
        .I1(\wb_core[we] ),
        .I2(\axi_ctrl_reg[wdat_received] ),
        .O(m_axi_wvalid));
  LUT2 #(
    .INIT(4'hB)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_11 
       (.I0(bus_rw),
        .I1(pending),
        .O(bus_rw_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_12 
       (.I0(m_axi_rdata[2]),
        .I1(pending),
        .I2(bus_rw),
        .O(m_axi_rdata_3_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_14 
       (.I0(m_axi_rdata[1]),
        .I1(pending),
        .I2(bus_rw),
        .O(m_axi_rdata_2_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_17 
       (.I0(m_axi_rdata[3]),
        .I1(pending),
        .I2(bus_rw),
        .O(m_axi_rdata_4_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_2__0 
       (.I0(bus_rw_reg_0),
        .I1(m_axi_rdata[16]),
        .I2(\rdata_o_reg[17] ),
        .I3(\rdata_o_reg[10] [10]),
        .I4(\rdata_o_reg[10]_0 [11]),
        .I5(\rdata_o_reg[13] [1]),
        .O(\main_rsp[data] [12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3__0 
       (.I0(bus_rw_reg_0),
        .I1(m_axi_rdata[15]),
        .I2(\rdata_o_reg[16] ),
        .I3(\rdata_o_reg[10] [10]),
        .I4(\rdata_o_reg[10]_0 [10]),
        .I5(\rdata_o_reg[13] [3]),
        .O(\main_rsp[data] [11]));
  LUT4 #(
    .INIT(16'hFF40)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_4__0 
       (.I0(bus_rw),
        .I1(pending),
        .I2(m_axi_rdata[18]),
        .I3(\rdata_o_reg[19] ),
        .O(\main_rsp[data] [14]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_5__0 
       (.I0(bus_rw_reg_0),
        .I1(m_axi_rdata[17]),
        .I2(\rdata_o_reg[18] ),
        .I3(\rdata_o_reg[10] [11]),
        .I4(\rdata_o_reg[10]_0 [12]),
        .I5(\rdata_o_reg[13] [4]),
        .O(\main_rsp[data] [13]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_6 
       (.I0(bus_rw_reg_0),
        .I1(m_axi_rdata[4]),
        .I2(\rdata_o_reg[5] ),
        .I3(\rdata_o_reg[10] [0]),
        .I4(\rdata_o_reg[10]_0 [0]),
        .I5(\rdata_o_reg[23] [0]),
        .O(\main_rsp[data] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_6__0 
       (.I0(bus_rw_reg_0),
        .I1(m_axi_rdata[20]),
        .I2(\rdata_o_reg[21] ),
        .I3(\rdata_o_reg[10] [13]),
        .I4(\rdata_o_reg[10]_0 [14]),
        .I5(\rdata_o_reg[13] [4]),
        .O(\main_rsp[data] [16]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7__0 
       (.I0(bus_rw_reg_0),
        .I1(m_axi_rdata[19]),
        .I2(\rdata_o_reg[20] ),
        .I3(\rdata_o_reg[10] [12]),
        .I4(\rdata_o_reg[10]_0 [13]),
        .I5(\rdata_o_reg[13] [4]),
        .O(\main_rsp[data] [15]));
  LUT6 #(
    .INIT(64'h0000000000000007)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_8 
       (.I0(pending),
        .I1(\keeper_reg[busy]_1 ),
        .I2(\keeper_reg[busy]_2 ),
        .I3(\iodev_rsp[10][ack] ),
        .I4(\iodev_rsp[11][ack] ),
        .I5(\imem_rsp[ack] ),
        .O(pending_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_8__0 
       (.I0(m_axi_rdata[0]),
        .I1(pending),
        .I2(bus_rw),
        .O(m_axi_rdata_1_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1 
       (.I0(bus_rw_reg_0),
        .I1(m_axi_rdata[12]),
        .I2(\rdata_o_reg[13]_0 ),
        .I3(\rdata_o_reg[13] [4]),
        .I4(\rdata_o_reg[10]_0 [7]),
        .I5(\rdata_o_reg[10] [7]),
        .O(\main_rsp[data] [8]));
  LUT4 #(
    .INIT(16'hFF40)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_2 
       (.I0(bus_rw),
        .I1(pending),
        .I2(m_axi_rdata[11]),
        .I3(\rdata_o_reg[12] ),
        .O(\main_rsp[data] [7]));
  LUT4 #(
    .INIT(16'hFF40)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3 
       (.I0(bus_rw),
        .I1(pending),
        .I2(m_axi_rdata[30]),
        .I3(\rdata_o_reg[15] ),
        .O(\main_rsp[data] [24]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3__0 
       (.I0(bus_rw_reg_0),
        .I1(m_axi_rdata[14]),
        .I2(\rdata_o_reg[31] ),
        .I3(\rdata_o_reg[13] [3]),
        .I4(\rdata_o_reg[10]_0 [9]),
        .I5(\rdata_o_reg[10] [9]),
        .O(\main_rsp[data] [10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_4 
       (.I0(bus_rw_reg_0),
        .I1(m_axi_rdata[13]),
        .I2(\rdata_o_reg[14] ),
        .I3(\rdata_o_reg[10] [8]),
        .I4(\rdata_o_reg[10]_0 [8]),
        .I5(\rdata_o_reg[13] [4]),
        .O(\main_rsp[data] [9]));
  LUT4 #(
    .INIT(16'hFF40)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_4__0 
       (.I0(bus_rw),
        .I1(pending),
        .I2(m_axi_rdata[29]),
        .I3(\rdata_o_reg[14]_0 ),
        .O(\main_rsp[data] [23]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_5__0 
       (.I0(m_axi_rdata[28]),
        .I1(pending),
        .I2(bus_rw),
        .O(m_axi_rdata_29_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_6 
       (.I0(m_axi_rdata[27]),
        .I1(pending),
        .I2(bus_rw),
        .O(m_axi_rdata_28_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_1 
       (.I0(bus_rw_reg_0),
        .I1(m_axi_rdata[6]),
        .I2(\rdata_o_reg[23]_0 ),
        .I3(\rdata_o_reg[10]_0 [2]),
        .I4(\rdata_o_reg[10] [2]),
        .I5(\rdata_o_reg[23] [2]),
        .O(\main_rsp[data] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_1__0 
       (.I0(bus_rw_reg_0),
        .I1(m_axi_rdata[22]),
        .I2(\rdata_o_reg[7] ),
        .I3(\rdata_o_reg[10] [15]),
        .I4(\rdata_o_reg[10]_0 [16]),
        .I5(\rdata_o_reg[13] [4]),
        .O(\main_rsp[data] [18]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_2 
       (.I0(bus_rw_reg_0),
        .I1(m_axi_rdata[5]),
        .I2(\rdata_o_reg[6] ),
        .I3(\rdata_o_reg[10]_0 [1]),
        .I4(\rdata_o_reg[10] [1]),
        .I5(\rdata_o_reg[23] [1]),
        .O(\main_rsp[data] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_2__0 
       (.I0(bus_rw_reg_0),
        .I1(m_axi_rdata[21]),
        .I2(\rdata_o_reg[22] ),
        .I3(\rdata_o_reg[10] [14]),
        .I4(\rdata_o_reg[10]_0 [15]),
        .I5(\rdata_o_reg[13] [4]),
        .O(\main_rsp[data] [17]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 
       (.I0(bus_rw_reg_0),
        .I1(m_axi_rdata[8]),
        .I2(\rdata_o_reg[9] ),
        .I3(\rdata_o_reg[10] [4]),
        .I4(\rdata_o_reg[10]_0 [4]),
        .I5(\rdata_o_reg[13] [0]),
        .O(\main_rsp[data] [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3__0 
       (.I0(bus_rw_reg_0),
        .I1(m_axi_rdata[24]),
        .I2(\rdata_o_reg[9]_0 ),
        .I3(\rdata_o_reg[10] [17]),
        .I4(\rdata_o_reg[10]_0 [18]),
        .I5(\rdata_o_reg[13] [0]),
        .O(\main_rsp[data] [20]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_4 
       (.I0(bus_rw_reg_0),
        .I1(m_axi_rdata[7]),
        .I2(\rdata_o_reg[8] ),
        .I3(\rdata_o_reg[10]_0 [3]),
        .I4(\rdata_o_reg[13] [2]),
        .I5(\rdata_o_reg[10] [3]),
        .O(\main_rsp[data] [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_4__0 
       (.I0(bus_rw_reg_0),
        .I1(m_axi_rdata[23]),
        .I2(\rdata_o_reg[8]_0 ),
        .I3(\rdata_o_reg[10] [16]),
        .I4(\rdata_o_reg[10]_0 [17]),
        .I5(\rdata_o_reg[13] [4]),
        .O(\main_rsp[data] [19]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_5 
       (.I0(bus_rw_reg_0),
        .I1(m_axi_rdata[10]),
        .I2(\rdata_o_reg[11] ),
        .I3(\rdata_o_reg[10] [6]),
        .I4(\rdata_o_reg[10]_0 [6]),
        .I5(\rdata_o_reg[13] [0]),
        .O(\main_rsp[data] [6]));
  LUT4 #(
    .INIT(16'hFF40)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_5__0 
       (.I0(bus_rw),
        .I1(pending),
        .I2(m_axi_rdata[26]),
        .I3(\rdata_o_reg[11]_0 ),
        .O(\main_rsp[data] [22]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6 
       (.I0(bus_rw_reg_0),
        .I1(m_axi_rdata[9]),
        .I2(\rdata_o_reg[10]_1 ),
        .I3(\rdata_o_reg[10] [5]),
        .I4(\rdata_o_reg[10]_0 [5]),
        .I5(\rdata_o_reg[13] [0]),
        .O(\main_rsp[data] [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0 
       (.I0(bus_rw_reg_0),
        .I1(m_axi_rdata[25]),
        .I2(\rdata_o_reg[10]_2 ),
        .I3(\rdata_o_reg[10] [18]),
        .I4(\rdata_o_reg[10]_0 [19]),
        .I5(\rdata_o_reg[13] [4]),
        .O(\main_rsp[data] [21]));
  FDCE pending_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(pending_reg_3),
        .Q(pending));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata_o[23]_i_3 
       (.I0(\main_rsp[data] [24]),
        .I1(\rdata_o_reg[23]_1 ),
        .I2(\main_rsp[data] [10]),
        .O(\mar_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata_o[30]_i_3 
       (.I0(\main_rsp[data] [18]),
        .I1(\rdata_o_reg[23]_1 ),
        .I2(\main_rsp[data] [2]),
        .O(\mar_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \timeout_cnt[0]_i_1 
       (.I0(pending),
        .I1(timeout_cnt_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \timeout_cnt[1]_i_1 
       (.I0(pending),
        .I1(timeout_cnt_reg[1]),
        .I2(timeout_cnt_reg[0]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'hE100)) 
    \timeout_cnt[2]_i_1 
       (.I0(timeout_cnt_reg[0]),
        .I1(timeout_cnt_reg[1]),
        .I2(timeout_cnt_reg[2]),
        .I3(pending),
        .O(\timeout_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'hFE010000)) 
    \timeout_cnt[3]_i_1 
       (.I0(timeout_cnt_reg[1]),
        .I1(timeout_cnt_reg[0]),
        .I2(timeout_cnt_reg[2]),
        .I3(timeout_cnt_reg[3]),
        .I4(pending),
        .O(\timeout_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE000100000000)) 
    \timeout_cnt[4]_i_1 
       (.I0(timeout_cnt_reg[2]),
        .I1(timeout_cnt_reg[0]),
        .I2(timeout_cnt_reg[1]),
        .I3(timeout_cnt_reg[3]),
        .I4(timeout_cnt_reg[4]),
        .I5(pending),
        .O(\timeout_cnt[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \timeout_cnt[5]_i_1 
       (.I0(\timeout_cnt[5]_i_2_n_0 ),
        .I1(timeout_cnt_reg[5]),
        .I2(pending),
        .O(\timeout_cnt[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \timeout_cnt[5]_i_2 
       (.I0(timeout_cnt_reg[3]),
        .I1(timeout_cnt_reg[1]),
        .I2(timeout_cnt_reg[0]),
        .I3(timeout_cnt_reg[2]),
        .I4(timeout_cnt_reg[4]),
        .O(\timeout_cnt[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \timeout_cnt[6]_i_1 
       (.I0(\timeout_cnt_reg[4]_0 ),
        .I1(Q),
        .I2(pending),
        .O(\timeout_cnt[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \timeout_cnt[6]_i_2 
       (.I0(timeout_cnt_reg[4]),
        .I1(timeout_cnt_reg[2]),
        .I2(timeout_cnt_reg[0]),
        .I3(timeout_cnt_reg[1]),
        .I4(timeout_cnt_reg[3]),
        .I5(timeout_cnt_reg[5]),
        .O(\timeout_cnt_reg[4]_0 ));
  FDCE \timeout_cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in__0[0]),
        .Q(timeout_cnt_reg[0]));
  FDCE \timeout_cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in__0[1]),
        .Q(timeout_cnt_reg[1]));
  FDCE \timeout_cnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\timeout_cnt[2]_i_1_n_0 ),
        .Q(timeout_cnt_reg[2]));
  FDCE \timeout_cnt_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\timeout_cnt[3]_i_1_n_0 ),
        .Q(timeout_cnt_reg[3]));
  FDCE \timeout_cnt_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\timeout_cnt[4]_i_1_n_0 ),
        .Q(timeout_cnt_reg[4]));
  FDCE \timeout_cnt_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\timeout_cnt[5]_i_1_n_0 ),
        .Q(timeout_cnt_reg[5]));
  FDCE \timeout_cnt_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\timeout_cnt[6]_i_1_n_0 ),
        .Q(Q));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_xirq
   (p_2_in,
    \iodev_rsp[12][data] ,
    \iodev_rsp[12][ack] ,
    p_3_in,
    firq_i,
    \nclr_pending_reg[0]_0 ,
    clk,
    rstn_sys,
    xirq_i,
    \bus_rsp_o_reg[data][0]_0 ,
    \iodev_req[12][stb] ,
    \irq_enable_reg[0]_0 ,
    \wb_core[we] ,
    irq_active_reg_0);
  output [0:0]p_2_in;
  output [0:0]\iodev_rsp[12][data] ;
  output \iodev_rsp[12][ack] ;
  output [0:0]p_3_in;
  output [0:0]firq_i;
  input \nclr_pending_reg[0]_0 ;
  input clk;
  input rstn_sys;
  input [0:0]xirq_i;
  input \bus_rsp_o_reg[data][0]_0 ;
  input \iodev_req[12][stb] ;
  input \irq_enable_reg[0]_0 ;
  input \wb_core[we] ;
  input irq_active_reg_0;

  wire \bus_rsp_o_reg[data][0]_0 ;
  wire clk;
  wire [0:0]firq_i;
  wire \iodev_req[12][stb] ;
  wire \iodev_rsp[12][ack] ;
  wire [0:0]\iodev_rsp[12][data] ;
  wire irq_active_i_1_n_0;
  wire irq_active_reg_0;
  wire \irq_enable_reg[0]_0 ;
  wire \irq_pending[0]_i_1_n_0 ;
  wire irq_sync;
  wire nclr_pending;
  wire \nclr_pending_reg[0]_0 ;
  wire [0:0]p_2_in;
  wire [0:0]p_3_in;
  wire rstn_sys;
  wire \wb_core[we] ;
  wire [0:0]xirq_i;

  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\iodev_req[12][stb] ),
        .Q(\iodev_rsp[12][ack] ));
  FDCE \bus_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][0]_0 ),
        .Q(\iodev_rsp[12][data] ));
  LUT6 #(
    .INIT(64'hFF0F8888FFFF8888)) 
    irq_active_i_1
       (.I0(p_2_in),
        .I1(p_3_in),
        .I2(\wb_core[we] ),
        .I3(irq_active_reg_0),
        .I4(firq_i),
        .I5(\iodev_req[12][stb] ),
        .O(irq_active_i_1_n_0));
  FDCE irq_active_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_active_i_1_n_0),
        .Q(firq_i));
  FDCE \irq_enable_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_enable_reg[0]_0 ),
        .Q(p_3_in));
  LUT3 #(
    .INIT(8'hEA)) 
    \irq_pending[0]_i_1 
       (.I0(irq_sync),
        .I1(nclr_pending),
        .I2(p_2_in),
        .O(\irq_pending[0]_i_1_n_0 ));
  FDCE \irq_pending_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_pending[0]_i_1_n_0 ),
        .Q(p_2_in));
  FDCE \irq_sync_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(xirq_i),
        .Q(irq_sync));
  FDCE \nclr_pending_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\nclr_pending_reg[0]_0 ),
        .Q(nclr_pending));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
