<!doctype html><html class="not-ready lg:text-base" style=--bg:#fff lang=en-gb><head><meta charset=utf-8><meta http-equiv=X-UA-Compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><title>RISC-V Assembler: Multiply Divide - Project F</title>
<meta name=theme-color><meta name=description content="Integer multiply and divide instructions form the optional M extension. Making multiplication and division optional keeps the base instruction set simple and reduces the size of the smallest RISC-V core. This post includes a brief overview of common RISC-V extensions."><meta name=author content="Will Green"><link rel="preload stylesheet" as=style href=https://projectf.io/main.min.css><link rel=preload as=image href=https://projectf.io/theme.png><link rel=preload as=image href=https://projectf.io/twitter.svg><link rel=preload as=image href=https://projectf.io/github.svg><link rel=preload as=image href=https://projectf.io/mastodon.svg><link rel=preload as=image href=https://projectf.io/rss.svg><script defer src=https://projectf.io/highlight.min.js onload=hljs.initHighlightingOnLoad()></script><link rel=icon href=https://projectf.io/favicon.ico><link rel=apple-touch-icon href=https://projectf.io/apple-touch-icon.png><meta name=generator content="Hugo 0.127.0"><script src=https://cdn-eu.usefathom.com/script.js data-site=EVCGKVDN defer></script><meta itemprop=name content="RISC-V Assembler: Multiply Divide"><meta itemprop=description content="Integer multiply and divide instructions form the optional M extension. Making multiplication and division optional keeps the base instruction set simple and reduces the size of the smallest RISC-V core. This post includes a brief overview of common RISC-V extensions."><meta itemprop=datePublished content="2024-05-17T00:00:00+00:00"><meta itemprop=dateModified content="2024-06-14T00:00:00+00:00"><meta itemprop=wordCount content="977"><meta itemprop=image content="https://projectf.io/posts/riscv-multiply-divide/img/social/riscv-multiply-divide.jpeg"><meta itemprop=keywords content="Asm,Maths,Riscv"><meta property="og:url" content="https://projectf.io/posts/riscv-multiply-divide/"><meta property="og:site_name" content="Project F"><meta property="og:title" content="RISC-V Assembler: Multiply Divide"><meta property="og:description" content="Integer multiply and divide instructions form the optional M extension. Making multiplication and division optional keeps the base instruction set simple and reduces the size of the smallest RISC-V core. This post includes a brief overview of common RISC-V extensions."><meta property="og:locale" content="en_gb"><meta property="og:type" content="article"><meta property="article:section" content="posts"><meta property="article:published_time" content="2024-05-17T00:00:00+00:00"><meta property="article:modified_time" content="2024-06-14T00:00:00+00:00"><meta property="article:tag" content="Asm"><meta property="article:tag" content="Maths"><meta property="article:tag" content="Riscv"><meta property="og:image" content="https://projectf.io/posts/riscv-multiply-divide/img/social/riscv-multiply-divide.jpeg"><meta name=twitter:card content="summary_large_image"><meta name=twitter:image content="https://projectf.io/posts/riscv-multiply-divide/img/social/riscv-multiply-divide.jpeg"><meta name=twitter:title content="RISC-V Assembler: Multiply Divide"><meta name=twitter:description content="Integer multiply and divide instructions form the optional M extension. Making multiplication and division optional keeps the base instruction set simple and reduces the size of the smallest RISC-V core. This post includes a brief overview of common RISC-V extensions."><link rel=canonical href=https://projectf.io/posts/riscv-multiply-divide/></head><body class="text-black duration-200 ease-out dark:text-white"><header class="mx-auto flex h-[4.5rem] max-w-4xl px-8 lg:justify-center"><div class="relative z-50 mr-auto flex items-center"><a class="-translate-x-[1px] -translate-y-[1px] text-2xl font-semibold" href=https://projectf.io/>Project F</a><div class="btn-dark text-[0] ml-4 h-6 w-6 shrink-0 cursor-pointer [background:url(./theme.png)_left_center/_auto_theme('spacing.6')_no-repeat] [transition:_background-position_0.4s_steps(5)] dark:[background-position:right]" role=button aria-label=Dark></div></div><div class="btn-menu relative z-50 -mr-8 flex h-[4.5rem] w-[5rem] shrink-0 cursor-pointer flex-col items-center justify-center gap-2.5 lg:hidden" role=button aria-label=Menu></div><script>const htmlClass=document.documentElement.classList;setTimeout(()=>{htmlClass.remove("not-ready")},10);const btnMenu=document.querySelector(".btn-menu");btnMenu.addEventListener("click",()=>{htmlClass.toggle("open")});const metaTheme=document.querySelector('meta[name="theme-color"]'),lightBg="#fff".replace(/"/g,""),setDark=e=>{metaTheme.setAttribute("content",e?"#000":lightBg),htmlClass[e?"add":"remove"]("dark"),localStorage.setItem("dark",e)},darkScheme=window.matchMedia("(prefers-color-scheme: dark)");if(htmlClass.contains("dark"))setDark(!0);else{const e=localStorage.getItem("dark");setDark(e?e==="true":darkScheme.matches)}darkScheme.addEventListener("change",e=>{setDark(e.matches)});const btnDark=document.querySelector(".btn-dark");btnDark.addEventListener("click",()=>{setDark(localStorage.getItem("dark")!=="true")})</script><div class="nav-wrapper fixed inset-x-0 top-full z-40 flex h-full select-none flex-col justify-center pb-16 duration-200 dark:bg-black lg:static lg:h-auto lg:flex-row lg:!bg-transparent lg:pb-0 lg:transition-none"><nav class="lg:ml-12 lg:flex lg:flex-row lg:items-center lg:space-x-6"><a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/about/>About</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/demos/>Demos</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/verilog-lib/>Lib</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/tools/>Tools</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/tutorials/>Tutorials</a></nav><nav class="mt-12 flex justify-center space-x-10 dark:invert lg:ml-12 lg:mt-0 lg:items-center lg:space-x-6"><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./twitter.svg) href=https://twitter.com/@WillFlux target=_blank rel=me>twitter
</a><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./github.svg) href=https://github.com/projf target=_blank rel=me>github
</a><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./mastodon.svg) href=https://mastodon.social/@WillFlux target=_blank rel=me>mastodon
</a><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./rss.svg) href=https://projectf.io/index.xml target=_blank rel=alternate>rss</a></nav></div></header><main class="prose prose-neutral relative mx-auto min-h-[calc(100%-9rem)] max-w-4xl px-8 pb-4 pt-4 dark:prose-invert"><article><header class=mb-4><h1 class="!my-0 pb-2.5">RISC-V Assembler: Multiply Divide</h1><div class="text-sm antialiased opacity-60">Published
<time>17 May 2024</time>
<span class=mx-1>&#183;</span>
<span>Updated
<time>14 Jun 2024</time></span></div></header><section><p>The base RISC-V instruction set includes integer add, subtract, and logical operations. Integer multiply and divide instructions form the optional <strong>M</strong> extension. RISC-V extensions allow the customisation of a CPU design, from tiny microcontrollers to powerful server chips. Making multiplication and division optional keeps the base instruction set simple and reduces the size of the smallest RISC-V core. This post includes a brief overview of common RISC-V extensions. You can also check out my other <a href=/tags/riscv>RISC-V</a> posts.</p><p>In the last few years, we&rsquo;ve seen an explosion of RISC-V CPU designs, especially on FPGA. Thankfully, RISC-V is ideal for assembly programming with its compact, easy-to-learn instruction set. This series will help you learn and understand 32-bit RISC-V instructions and programming.</p><p>Share your thoughts with @WillFlux on <a href=https://mastodon.social/@WillFlux>Mastodon</a> or <a href=https://x.com/WillFlux>X</a>. If you like what I do, <a href=https://github.com/sponsors/WillGreen>sponsor me</a>. üôè</p><h2 id=multiply>Multiply</h2><p>When you multiply two 32-bit integers, you get a 64-bit product.</p><p>The <strong>mul</strong> instruction calculates the lower 32 bits of the product:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span><span style=color:#a6e22e>mul</span> <span style=color:#66d9ef>rd</span>, <span style=color:#66d9ef>rs1</span>, <span style=color:#66d9ef>rs2</span>  <span style=color:#75715e># rd = rs1 * rs2 (lower 32 bits)
</span></span></span></code></pre></div><p>You can use <strong>mul</strong> for signed and unsigned numbers, just as you would with <a href=/posts/riscv-arithmetic#addition>add</a> and <a href=/posts/riscv-arithmetic#subtraction>sub</a>.</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span><span style=color:#a6e22e>li</span>  <span style=color:#66d9ef>t0</span>, <span style=color:#ae81ff>2</span>       <span style=color:#75715e># t0 =  2
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>li</span>  <span style=color:#66d9ef>t1</span>, <span style=color:#ae81ff>46</span>      <span style=color:#75715e># t1 = 46
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>li</span>  <span style=color:#66d9ef>t2</span>, <span style=color:#ae81ff>10</span>      <span style=color:#75715e># t2 = 10
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>
</span></span><span style=display:flex><span><span style=color:#a6e22e>mul</span> <span style=color:#66d9ef>t3</span>, <span style=color:#66d9ef>t0</span>, <span style=color:#66d9ef>t0</span>  <span style=color:#75715e># t3 =  2 *  2 =   4
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>mul</span> <span style=color:#66d9ef>t4</span>, <span style=color:#66d9ef>t0</span>, <span style=color:#66d9ef>t1</span>  <span style=color:#75715e># t4 =  2 * 46 =  92
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>mul</span> <span style=color:#66d9ef>t4</span>, <span style=color:#66d9ef>t4</span>, <span style=color:#66d9ef>t2</span>  <span style=color:#75715e># t4 = 92 * 10 = 920  ; t4 is a source and the destination
</span></span></span></code></pre></div><p><em>ProTip: You can use <a href=/posts/riscv-shift/>shift instructions</a> to multiply and divide by powers of two.</em></p><h3 id=sign-up>Sign Up</h3><p>Often, you only care about the lower 32 bits of the product, so <strong>mul</strong> is enough. If you need the full 64-bit product, you need to know the sign of your operands.</p><p>There are three possible combinations and three multiply-high instructions:</p><ul><li><strong>mulh</strong> - signed √ó signed</li><li><strong>mulhu</strong> - unsigned √ó unsigned</li><li><strong>mulhsu</strong> - signed √ó unsigned</li></ul><p>All three instructions have the same form:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span><span style=color:#a6e22e>mulh</span> <span style=color:#66d9ef>rd</span>, <span style=color:#66d9ef>rs1</span>, <span style=color:#66d9ef>rs2</span>  <span style=color:#75715e># rd = rs1 * rs2 (upper 32 bits)
</span></span></span></code></pre></div><p>It might seem unnecessary to have instruction for signed √ó unsigned, but <strong>mulhsu</strong> improves the performance of multi-word multiplication.</p><p>Example function to calculate the full 64-bit product of signed integers:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span><span style=color:#75715e># 32-bit signed integer multiplication returning 64-bit product
</span></span></span><span style=display:flex><span><span style=color:#75715e>#   arguments:
</span></span></span><span style=display:flex><span><span style=color:#75715e>#       a0: x
</span></span></span><span style=display:flex><span><span style=color:#75715e>#       a1: y
</span></span></span><span style=display:flex><span><span style=color:#75715e>#   return:
</span></span></span><span style=display:flex><span><span style=color:#75715e>#       a0: x*y lower 32 bits
</span></span></span><span style=display:flex><span><span style=color:#75715e>#       a1: x*y upper 32 bits
</span></span></span><span style=display:flex><span><span style=color:#75715e>#
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>mul_signed_full:
</span></span><span style=display:flex><span>    <span style=color:#a6e22e>mulh</span>    <span style=color:#66d9ef>t0</span>, <span style=color:#66d9ef>a1</span>, <span style=color:#66d9ef>a0</span>
</span></span><span style=display:flex><span>    <span style=color:#a6e22e>mul</span>     <span style=color:#66d9ef>a0</span>, <span style=color:#66d9ef>a1</span>, <span style=color:#66d9ef>a0</span>
</span></span><span style=display:flex><span>    <span style=color:#a6e22e>mv</span>      <span style=color:#66d9ef>a1</span>, <span style=color:#66d9ef>t0</span>
</span></span><span style=display:flex><span>    <span style=color:#a6e22e>ret</span>
</span></span></code></pre></div><h2 id=divide>Divide</h2><p>Division is straightforward. The <strong>div</strong> instruction performs signed integer division, rounding towards zero, while <strong>rem</strong> calculates the remainder.</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span><span style=color:#a6e22e>div</span> <span style=color:#66d9ef>rd</span>, <span style=color:#66d9ef>rs1</span>, <span style=color:#66d9ef>rs2</span>  <span style=color:#75715e># rd = rs1 / rs2
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>rem</span> <span style=color:#66d9ef>rd</span>, <span style=color:#66d9ef>rs1</span>, <span style=color:#66d9ef>rs2</span>  <span style=color:#75715e># rd = rs1 % rs2
</span></span></span></code></pre></div><p><strong>divu</strong> and <strong>remu</strong> work the same way, but treat the operands as unsigned.</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span><span style=color:#a6e22e>divu</span> <span style=color:#66d9ef>rd</span>, <span style=color:#66d9ef>rs1</span>, <span style=color:#66d9ef>rs2</span>  <span style=color:#75715e># rd = rs1 / rs2 (unsigned)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>remu</span> <span style=color:#66d9ef>rd</span>, <span style=color:#66d9ef>rs1</span>, <span style=color:#66d9ef>rs2</span>  <span style=color:#75715e># rd = rs1 % rs2 (unsigned)
</span></span></span></code></pre></div><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span><span style=color:#a6e22e>li</span>  <span style=color:#66d9ef>t0</span>, <span style=color:#ae81ff>2</span>       <span style=color:#75715e># t0 =  2
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>li</span>  <span style=color:#66d9ef>t1</span>, <span style=color:#ae81ff>46</span>      <span style=color:#75715e># t1 = 46
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>li</span>  <span style=color:#66d9ef>t2</span>, <span style=color:#ae81ff>10</span>      <span style=color:#75715e># t2 = 10
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>
</span></span><span style=display:flex><span><span style=color:#a6e22e>div</span> <span style=color:#66d9ef>t3</span>, <span style=color:#66d9ef>t1</span>, <span style=color:#66d9ef>t0</span>  <span style=color:#75715e># t3 = 46 /  2 = 23
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>div</span> <span style=color:#66d9ef>t4</span>, <span style=color:#66d9ef>t1</span>, <span style=color:#66d9ef>t2</span>  <span style=color:#75715e># t4 = 46 / 10 =  4  ; rounds towards zero
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>rem</span> <span style=color:#66d9ef>t5</span>, <span style=color:#66d9ef>t1</span>, <span style=color:#66d9ef>t2</span>  <span style=color:#75715e># t5 = 46 % 10 =  6
</span></span></span></code></pre></div><p>If you want the divisor <em>and</em> the remainder, then it can be faster to use <code>mul</code> to calculate the remainder. It depends on the speed of the division and whether the CPU fuses the div and rem instructions.</p><h3 id=divide-by-zero>Divide by Zero</h3><p>RISC-V doesn&rsquo;t raise an exception on divide by zero. The result of dividing by zero is all 1s, <code>0xFFFFFFFF</code> in hexadecimal. For unsigned numbers, this is the largest integer; for signed numbers, this is -1.</p><p>Use <strong>beqz</strong> if you need to catch divide by zero; see <a href=/posts/riscv-branch-set/#branch-zero>branch zero</a>.</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span>    <span style=color:#a6e22e>beqz</span> <span style=color:#66d9ef>t2</span>, <span style=color:#66d9ef>div_by_zero</span>
</span></span><span style=display:flex><span>    <span style=color:#a6e22e>div</span> <span style=color:#66d9ef>t0</span>, <span style=color:#66d9ef>t1</span>, <span style=color:#66d9ef>t2</span>
</span></span><span style=display:flex><span>    <span style=color:#75715e># continue normal execution
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>
</span></span><span style=display:flex><span>div_by_zero:
</span></span><span style=display:flex><span>    <span style=color:#75715e># handle exception here
</span></span></span></code></pre></div><h3 id=fpga-support>FPGA Support</h3><p>FPGAs include DSP blocks that perform low-latency multiplication, and synthesis tools can infer multiplication; see <a href=/posts/multiplication-fpga-dsps>Multiplication with DSPs</a>. Integer division requires its own implementation; see <a href=/posts/division-in-verilog>Division in Verilog</a>.</p><h2 id=risc-v-extensions>RISC-V Extensions</h2><p>The 32-bit base instruction set <strong>RV32I</strong> contains 40 instructions, most of which we&rsquo;ve met in <a href=/tags/riscv/>previous posts</a>. RISC-V extensions add additional functionality to the base instruction set. Things started simply with these &ldquo;classic&rdquo; extensions:</p><ul><li><strong>M</strong> - multiplication and division (covered in this post)</li><li><strong>A</strong> - atomic</li><li><strong>F</strong> - single-precision floating point</li><li><strong>D</strong> - double-precision floating point</li><li><strong>C</strong> - compressed</li></ul><p>For example, a 32-bit CPU with M and C extensions is described as <strong>RV32IMC</strong>.</p><p>When developing hardware on FPGA, you can choose the CPU and extensions you want. For example, <a href=https://github.com/YosysHQ/picorv32>PicoRV32</a> optionally supports M and C extensions, while <a href=https://github.com/SpinalHDL/VexRiscv>VexRiscv</a> optionally supports M, A, F, D, and C extensions.</p><h3 id=complexity-intensifies>Complexity Intensifies?</h3><p>As single letters became scarce, new general-purpose extensions started using the <strong>Z</strong> prefix.</p><p>Fence and CSR instructions were originally in the base instruction set but have been moved to:</p><ul><li><strong>Zicsr</strong> - control and status registers (CSR)</li><li><strong>Zifencei</strong> - fence</li></ul><p>Other general-purpose extensions include the four bit-manipulation extensions: <strong>Zba</strong>, <strong>Zbb</strong>, <strong>Zbc</strong>, and <strong>Zbs</strong>, and three extensions for floating point using integer registers: <strong>Zfinx</strong>, <strong>Zdinx</strong>, and <strong>Zhinx</strong>.</p><p>Time will tell how well the RISC-V ecosystem evolves, but I fear the simplicity and elegance of the original RISC-V approach will be buried under a mountain of extensions. Will compilers and library developers have to grapple with thousands of possible extension combinations?</p><h2 id=whats-next>What&rsquo;s Next?</h2><p>The next post is the <a href=/posts/riscv-cheat-sheet/>RISC-V Assembler Cheat Sheet</a> for a summary of 32-bit instructions.</p><p>If you enjoyed this post, please <a href=https://github.com/sponsors/WillGreen>sponsor me</a>. Sponsors help me create more FPGA and RISC-V projects for everyone, <em>and</em> they get early access to blog posts and source code. üôè</p><p>Check out the <a href=/posts/riscv-cheat-sheet/>RISC-V Assembler Cheat Sheet</a> and all my <a href=/tutorials/>FPGA & RISC-V Tutorials</a>.</p><h3 id=references>References</h3><ul><li><a href=https://wiki.riscv.org/display/HOME/RISC-V+Technical+Specifications>RISC-V Technical Specifications</a> (riscv.org)</li></ul></section><footer class="mt-12 flex flex-wrap"><a class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]" href=https://projectf.io/tags/asm>asm</a>
<a class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]" href=https://projectf.io/tags/maths>maths</a>
<a class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]" href=https://projectf.io/tags/riscv>riscv</a></footer></article></main><footer class="opaco mx-auto flex h-[4.5rem] max-w-4xl items-center px-8 text-[0.9em] opacity-60"><div class=mr-auto><a class=link href=https://projectf.io/>Project F</a>: A little oasis for FPGA and RISC-V design.
&copy; 2024 Will Green.</div></footer></body></html>