// Seed: 1200563307
module module_0 (
    output wor id_0,
    output tri0 id_1,
    input supply0 id_2,
    input wor id_3,
    input wor id_4,
    output supply0 id_5,
    input tri1 id_6,
    input supply0 id_7,
    input uwire id_8,
    input wor id_9,
    input uwire id_10,
    input supply0 id_11,
    input tri0 id_12,
    input tri id_13,
    input tri0 id_14
);
  assign id_1 = -1'h0 == 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd46,
    parameter id_6 = 32'd30,
    parameter id_8 = 32'd49
) (
    input wire id_0,
    input tri0 _id_1,
    output supply1 id_2,
    output wand id_3,
    output wor id_4,
    input supply0 id_5,
    output wand _id_6
);
  localparam id_8 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_5,
      id_0,
      id_4,
      id_5,
      id_5,
      id_5,
      id_0,
      id_5,
      id_0,
      id_0,
      id_0,
      id_5
  );
  assign modCall_1.id_13 = 0;
  always @(id_0 or negedge 1) {-1, id_0, id_0} = -1;
  logic [id_1 : id_6] id_9 = -1'b0, id_10, id_11;
  assign id_11 = -1;
  logic [-1  ==  (  1  ) : id_8] id_12;
  localparam id_13 = -1;
endmodule
