
Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000124dc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a18  0801266c  0801266c  0002266c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013084  08013084  0003024c  2**0
                  CONTENTS
  4 .ARM          00000008  08013084  08013084  00023084  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801308c  0801308c  0003024c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801308c  0801308c  0002308c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013090  08013090  00023090  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000024c  20000000  08013094  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000021a0  2000024c  080132e0  0003024c  2**2
                  ALLOC
 10 ._user_heap_stack 00000a04  200023ec  080132e0  000323ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003024c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002d2e6  00000000  00000000  0003027c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00005863  00000000  00000000  0005d562  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000021a8  00000000  00000000  00062dc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001f48  00000000  00000000  00064f70  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00028d8a  00000000  00000000  00066eb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001f522  00000000  00000000  0008fc42  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d98e6  00000000  00000000  000af164  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00188a4a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000986c  00000000  00000000  00188ac8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000024c 	.word	0x2000024c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08012654 	.word	0x08012654

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000250 	.word	0x20000250
 80001cc:	08012654 	.word	0x08012654

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2uiz>:
 8000a1c:	004a      	lsls	r2, r1, #1
 8000a1e:	d211      	bcs.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a24:	d211      	bcs.n	8000a4a <__aeabi_d2uiz+0x2e>
 8000a26:	d50d      	bpl.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d40e      	bmi.n	8000a50 <__aeabi_d2uiz+0x34>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a4e:	d102      	bne.n	8000a56 <__aeabi_d2uiz+0x3a>
 8000a50:	f04f 30ff 	mov.w	r0, #4294967295
 8000a54:	4770      	bx	lr
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	4770      	bx	lr

08000a5c <__aeabi_uldivmod>:
 8000a5c:	b953      	cbnz	r3, 8000a74 <__aeabi_uldivmod+0x18>
 8000a5e:	b94a      	cbnz	r2, 8000a74 <__aeabi_uldivmod+0x18>
 8000a60:	2900      	cmp	r1, #0
 8000a62:	bf08      	it	eq
 8000a64:	2800      	cmpeq	r0, #0
 8000a66:	bf1c      	itt	ne
 8000a68:	f04f 31ff 	movne.w	r1, #4294967295
 8000a6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a70:	f000 b972 	b.w	8000d58 <__aeabi_idiv0>
 8000a74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a7c:	f000 f806 	bl	8000a8c <__udivmoddi4>
 8000a80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a88:	b004      	add	sp, #16
 8000a8a:	4770      	bx	lr

08000a8c <__udivmoddi4>:
 8000a8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a90:	9e08      	ldr	r6, [sp, #32]
 8000a92:	4604      	mov	r4, r0
 8000a94:	4688      	mov	r8, r1
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d14b      	bne.n	8000b32 <__udivmoddi4+0xa6>
 8000a9a:	428a      	cmp	r2, r1
 8000a9c:	4615      	mov	r5, r2
 8000a9e:	d967      	bls.n	8000b70 <__udivmoddi4+0xe4>
 8000aa0:	fab2 f282 	clz	r2, r2
 8000aa4:	b14a      	cbz	r2, 8000aba <__udivmoddi4+0x2e>
 8000aa6:	f1c2 0720 	rsb	r7, r2, #32
 8000aaa:	fa01 f302 	lsl.w	r3, r1, r2
 8000aae:	fa20 f707 	lsr.w	r7, r0, r7
 8000ab2:	4095      	lsls	r5, r2
 8000ab4:	ea47 0803 	orr.w	r8, r7, r3
 8000ab8:	4094      	lsls	r4, r2
 8000aba:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000abe:	0c23      	lsrs	r3, r4, #16
 8000ac0:	fbb8 f7fe 	udiv	r7, r8, lr
 8000ac4:	fa1f fc85 	uxth.w	ip, r5
 8000ac8:	fb0e 8817 	mls	r8, lr, r7, r8
 8000acc:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ad0:	fb07 f10c 	mul.w	r1, r7, ip
 8000ad4:	4299      	cmp	r1, r3
 8000ad6:	d909      	bls.n	8000aec <__udivmoddi4+0x60>
 8000ad8:	18eb      	adds	r3, r5, r3
 8000ada:	f107 30ff 	add.w	r0, r7, #4294967295
 8000ade:	f080 811b 	bcs.w	8000d18 <__udivmoddi4+0x28c>
 8000ae2:	4299      	cmp	r1, r3
 8000ae4:	f240 8118 	bls.w	8000d18 <__udivmoddi4+0x28c>
 8000ae8:	3f02      	subs	r7, #2
 8000aea:	442b      	add	r3, r5
 8000aec:	1a5b      	subs	r3, r3, r1
 8000aee:	b2a4      	uxth	r4, r4
 8000af0:	fbb3 f0fe 	udiv	r0, r3, lr
 8000af4:	fb0e 3310 	mls	r3, lr, r0, r3
 8000af8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000afc:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b00:	45a4      	cmp	ip, r4
 8000b02:	d909      	bls.n	8000b18 <__udivmoddi4+0x8c>
 8000b04:	192c      	adds	r4, r5, r4
 8000b06:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b0a:	f080 8107 	bcs.w	8000d1c <__udivmoddi4+0x290>
 8000b0e:	45a4      	cmp	ip, r4
 8000b10:	f240 8104 	bls.w	8000d1c <__udivmoddi4+0x290>
 8000b14:	3802      	subs	r0, #2
 8000b16:	442c      	add	r4, r5
 8000b18:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000b1c:	eba4 040c 	sub.w	r4, r4, ip
 8000b20:	2700      	movs	r7, #0
 8000b22:	b11e      	cbz	r6, 8000b2c <__udivmoddi4+0xa0>
 8000b24:	40d4      	lsrs	r4, r2
 8000b26:	2300      	movs	r3, #0
 8000b28:	e9c6 4300 	strd	r4, r3, [r6]
 8000b2c:	4639      	mov	r1, r7
 8000b2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b32:	428b      	cmp	r3, r1
 8000b34:	d909      	bls.n	8000b4a <__udivmoddi4+0xbe>
 8000b36:	2e00      	cmp	r6, #0
 8000b38:	f000 80eb 	beq.w	8000d12 <__udivmoddi4+0x286>
 8000b3c:	2700      	movs	r7, #0
 8000b3e:	e9c6 0100 	strd	r0, r1, [r6]
 8000b42:	4638      	mov	r0, r7
 8000b44:	4639      	mov	r1, r7
 8000b46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b4a:	fab3 f783 	clz	r7, r3
 8000b4e:	2f00      	cmp	r7, #0
 8000b50:	d147      	bne.n	8000be2 <__udivmoddi4+0x156>
 8000b52:	428b      	cmp	r3, r1
 8000b54:	d302      	bcc.n	8000b5c <__udivmoddi4+0xd0>
 8000b56:	4282      	cmp	r2, r0
 8000b58:	f200 80fa 	bhi.w	8000d50 <__udivmoddi4+0x2c4>
 8000b5c:	1a84      	subs	r4, r0, r2
 8000b5e:	eb61 0303 	sbc.w	r3, r1, r3
 8000b62:	2001      	movs	r0, #1
 8000b64:	4698      	mov	r8, r3
 8000b66:	2e00      	cmp	r6, #0
 8000b68:	d0e0      	beq.n	8000b2c <__udivmoddi4+0xa0>
 8000b6a:	e9c6 4800 	strd	r4, r8, [r6]
 8000b6e:	e7dd      	b.n	8000b2c <__udivmoddi4+0xa0>
 8000b70:	b902      	cbnz	r2, 8000b74 <__udivmoddi4+0xe8>
 8000b72:	deff      	udf	#255	; 0xff
 8000b74:	fab2 f282 	clz	r2, r2
 8000b78:	2a00      	cmp	r2, #0
 8000b7a:	f040 808f 	bne.w	8000c9c <__udivmoddi4+0x210>
 8000b7e:	1b49      	subs	r1, r1, r5
 8000b80:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b84:	fa1f f885 	uxth.w	r8, r5
 8000b88:	2701      	movs	r7, #1
 8000b8a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000b8e:	0c23      	lsrs	r3, r4, #16
 8000b90:	fb0e 111c 	mls	r1, lr, ip, r1
 8000b94:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b98:	fb08 f10c 	mul.w	r1, r8, ip
 8000b9c:	4299      	cmp	r1, r3
 8000b9e:	d907      	bls.n	8000bb0 <__udivmoddi4+0x124>
 8000ba0:	18eb      	adds	r3, r5, r3
 8000ba2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000ba6:	d202      	bcs.n	8000bae <__udivmoddi4+0x122>
 8000ba8:	4299      	cmp	r1, r3
 8000baa:	f200 80cd 	bhi.w	8000d48 <__udivmoddi4+0x2bc>
 8000bae:	4684      	mov	ip, r0
 8000bb0:	1a59      	subs	r1, r3, r1
 8000bb2:	b2a3      	uxth	r3, r4
 8000bb4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000bb8:	fb0e 1410 	mls	r4, lr, r0, r1
 8000bbc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000bc0:	fb08 f800 	mul.w	r8, r8, r0
 8000bc4:	45a0      	cmp	r8, r4
 8000bc6:	d907      	bls.n	8000bd8 <__udivmoddi4+0x14c>
 8000bc8:	192c      	adds	r4, r5, r4
 8000bca:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bce:	d202      	bcs.n	8000bd6 <__udivmoddi4+0x14a>
 8000bd0:	45a0      	cmp	r8, r4
 8000bd2:	f200 80b6 	bhi.w	8000d42 <__udivmoddi4+0x2b6>
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	eba4 0408 	sub.w	r4, r4, r8
 8000bdc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000be0:	e79f      	b.n	8000b22 <__udivmoddi4+0x96>
 8000be2:	f1c7 0c20 	rsb	ip, r7, #32
 8000be6:	40bb      	lsls	r3, r7
 8000be8:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000bec:	ea4e 0e03 	orr.w	lr, lr, r3
 8000bf0:	fa01 f407 	lsl.w	r4, r1, r7
 8000bf4:	fa20 f50c 	lsr.w	r5, r0, ip
 8000bf8:	fa21 f30c 	lsr.w	r3, r1, ip
 8000bfc:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000c00:	4325      	orrs	r5, r4
 8000c02:	fbb3 f9f8 	udiv	r9, r3, r8
 8000c06:	0c2c      	lsrs	r4, r5, #16
 8000c08:	fb08 3319 	mls	r3, r8, r9, r3
 8000c0c:	fa1f fa8e 	uxth.w	sl, lr
 8000c10:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000c14:	fb09 f40a 	mul.w	r4, r9, sl
 8000c18:	429c      	cmp	r4, r3
 8000c1a:	fa02 f207 	lsl.w	r2, r2, r7
 8000c1e:	fa00 f107 	lsl.w	r1, r0, r7
 8000c22:	d90b      	bls.n	8000c3c <__udivmoddi4+0x1b0>
 8000c24:	eb1e 0303 	adds.w	r3, lr, r3
 8000c28:	f109 30ff 	add.w	r0, r9, #4294967295
 8000c2c:	f080 8087 	bcs.w	8000d3e <__udivmoddi4+0x2b2>
 8000c30:	429c      	cmp	r4, r3
 8000c32:	f240 8084 	bls.w	8000d3e <__udivmoddi4+0x2b2>
 8000c36:	f1a9 0902 	sub.w	r9, r9, #2
 8000c3a:	4473      	add	r3, lr
 8000c3c:	1b1b      	subs	r3, r3, r4
 8000c3e:	b2ad      	uxth	r5, r5
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000c4c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000c50:	45a2      	cmp	sl, r4
 8000c52:	d908      	bls.n	8000c66 <__udivmoddi4+0x1da>
 8000c54:	eb1e 0404 	adds.w	r4, lr, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	d26b      	bcs.n	8000d36 <__udivmoddi4+0x2aa>
 8000c5e:	45a2      	cmp	sl, r4
 8000c60:	d969      	bls.n	8000d36 <__udivmoddi4+0x2aa>
 8000c62:	3802      	subs	r0, #2
 8000c64:	4474      	add	r4, lr
 8000c66:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c6a:	fba0 8902 	umull	r8, r9, r0, r2
 8000c6e:	eba4 040a 	sub.w	r4, r4, sl
 8000c72:	454c      	cmp	r4, r9
 8000c74:	46c2      	mov	sl, r8
 8000c76:	464b      	mov	r3, r9
 8000c78:	d354      	bcc.n	8000d24 <__udivmoddi4+0x298>
 8000c7a:	d051      	beq.n	8000d20 <__udivmoddi4+0x294>
 8000c7c:	2e00      	cmp	r6, #0
 8000c7e:	d069      	beq.n	8000d54 <__udivmoddi4+0x2c8>
 8000c80:	ebb1 050a 	subs.w	r5, r1, sl
 8000c84:	eb64 0403 	sbc.w	r4, r4, r3
 8000c88:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000c8c:	40fd      	lsrs	r5, r7
 8000c8e:	40fc      	lsrs	r4, r7
 8000c90:	ea4c 0505 	orr.w	r5, ip, r5
 8000c94:	e9c6 5400 	strd	r5, r4, [r6]
 8000c98:	2700      	movs	r7, #0
 8000c9a:	e747      	b.n	8000b2c <__udivmoddi4+0xa0>
 8000c9c:	f1c2 0320 	rsb	r3, r2, #32
 8000ca0:	fa20 f703 	lsr.w	r7, r0, r3
 8000ca4:	4095      	lsls	r5, r2
 8000ca6:	fa01 f002 	lsl.w	r0, r1, r2
 8000caa:	fa21 f303 	lsr.w	r3, r1, r3
 8000cae:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cb2:	4338      	orrs	r0, r7
 8000cb4:	0c01      	lsrs	r1, r0, #16
 8000cb6:	fbb3 f7fe 	udiv	r7, r3, lr
 8000cba:	fa1f f885 	uxth.w	r8, r5
 8000cbe:	fb0e 3317 	mls	r3, lr, r7, r3
 8000cc2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cc6:	fb07 f308 	mul.w	r3, r7, r8
 8000cca:	428b      	cmp	r3, r1
 8000ccc:	fa04 f402 	lsl.w	r4, r4, r2
 8000cd0:	d907      	bls.n	8000ce2 <__udivmoddi4+0x256>
 8000cd2:	1869      	adds	r1, r5, r1
 8000cd4:	f107 3cff 	add.w	ip, r7, #4294967295
 8000cd8:	d22f      	bcs.n	8000d3a <__udivmoddi4+0x2ae>
 8000cda:	428b      	cmp	r3, r1
 8000cdc:	d92d      	bls.n	8000d3a <__udivmoddi4+0x2ae>
 8000cde:	3f02      	subs	r7, #2
 8000ce0:	4429      	add	r1, r5
 8000ce2:	1acb      	subs	r3, r1, r3
 8000ce4:	b281      	uxth	r1, r0
 8000ce6:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cea:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cf2:	fb00 f308 	mul.w	r3, r0, r8
 8000cf6:	428b      	cmp	r3, r1
 8000cf8:	d907      	bls.n	8000d0a <__udivmoddi4+0x27e>
 8000cfa:	1869      	adds	r1, r5, r1
 8000cfc:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d00:	d217      	bcs.n	8000d32 <__udivmoddi4+0x2a6>
 8000d02:	428b      	cmp	r3, r1
 8000d04:	d915      	bls.n	8000d32 <__udivmoddi4+0x2a6>
 8000d06:	3802      	subs	r0, #2
 8000d08:	4429      	add	r1, r5
 8000d0a:	1ac9      	subs	r1, r1, r3
 8000d0c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000d10:	e73b      	b.n	8000b8a <__udivmoddi4+0xfe>
 8000d12:	4637      	mov	r7, r6
 8000d14:	4630      	mov	r0, r6
 8000d16:	e709      	b.n	8000b2c <__udivmoddi4+0xa0>
 8000d18:	4607      	mov	r7, r0
 8000d1a:	e6e7      	b.n	8000aec <__udivmoddi4+0x60>
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	e6fb      	b.n	8000b18 <__udivmoddi4+0x8c>
 8000d20:	4541      	cmp	r1, r8
 8000d22:	d2ab      	bcs.n	8000c7c <__udivmoddi4+0x1f0>
 8000d24:	ebb8 0a02 	subs.w	sl, r8, r2
 8000d28:	eb69 020e 	sbc.w	r2, r9, lr
 8000d2c:	3801      	subs	r0, #1
 8000d2e:	4613      	mov	r3, r2
 8000d30:	e7a4      	b.n	8000c7c <__udivmoddi4+0x1f0>
 8000d32:	4660      	mov	r0, ip
 8000d34:	e7e9      	b.n	8000d0a <__udivmoddi4+0x27e>
 8000d36:	4618      	mov	r0, r3
 8000d38:	e795      	b.n	8000c66 <__udivmoddi4+0x1da>
 8000d3a:	4667      	mov	r7, ip
 8000d3c:	e7d1      	b.n	8000ce2 <__udivmoddi4+0x256>
 8000d3e:	4681      	mov	r9, r0
 8000d40:	e77c      	b.n	8000c3c <__udivmoddi4+0x1b0>
 8000d42:	3802      	subs	r0, #2
 8000d44:	442c      	add	r4, r5
 8000d46:	e747      	b.n	8000bd8 <__udivmoddi4+0x14c>
 8000d48:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d4c:	442b      	add	r3, r5
 8000d4e:	e72f      	b.n	8000bb0 <__udivmoddi4+0x124>
 8000d50:	4638      	mov	r0, r7
 8000d52:	e708      	b.n	8000b66 <__udivmoddi4+0xda>
 8000d54:	4637      	mov	r7, r6
 8000d56:	e6e9      	b.n	8000b2c <__udivmoddi4+0xa0>

08000d58 <__aeabi_idiv0>:
 8000d58:	4770      	bx	lr
 8000d5a:	bf00      	nop

08000d5c <ADF_Init>:
extern uint8_t ADF_status;

/* Functions -------------------------------------------------------------------*/

/* ADF7242 config after cold start or wake-up from sleep */
void ADF_Init(uint32_t frequency){
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b084      	sub	sp, #16
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ADF7242_GP1_GPIO_Port, ADF7242_GP1_Pin, GPIO_PIN_RESET); //transmit data input low SPORT mode
 8000d64:	2200      	movs	r2, #0
 8000d66:	2101      	movs	r1, #1
 8000d68:	4830      	ldr	r0, [pc, #192]	; (8000e2c <ADF_Init+0xd0>)
 8000d6a:	f005 fb2b 	bl	80063c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_RESET); //HGM off
 8000d6e:	2200      	movs	r2, #0
 8000d70:	2102      	movs	r1, #2
 8000d72:	482f      	ldr	r0, [pc, #188]	; (8000e30 <ADF_Init+0xd4>)
 8000d74:	f005 fb26 	bl	80063c4 <HAL_GPIO_WritePin>

	uint8_t res = 0;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	73fb      	strb	r3, [r7, #15]
	// Reset transceiver at startup with RC_RESET command (p.37)
	ADF_reset();
 8000d7c:	f000 f85e 	bl	8000e3c <ADF_reset>
	HAL_Delay(10);
 8000d80:	200a      	movs	r0, #10
 8000d82:	f003 fb71 	bl	8004468 <HAL_Delay>

	// RC_mode = IEEE802.15.4 packet with automatic preamble and SFD generation
	ADF_SPI_MEM_WR(0x13e,0x00);
 8000d86:	2100      	movs	r1, #0
 8000d88:	f44f 709f 	mov.w	r0, #318	; 0x13e
 8000d8c:	f000 f89c 	bl	8000ec8 <ADF_SPI_MEM_WR>

	// Interrupt setup
	// irq1_en0 register -> no battery monitor, chip ready for access... interrupt on IRQ1
	ADF_SPI_MEM_WR(0x3c7,0x00);
 8000d90:	2100      	movs	r1, #0
 8000d92:	f240 30c7 	movw	r0, #967	; 0x3c7
 8000d96:	f000 f897 	bl	8000ec8 <ADF_SPI_MEM_WR>
	// irq1_en1 register -> packet transmission complete interrupt on IRQ1
	ADF_SPI_MEM_WR(0x3c8,0x10);
 8000d9a:	2110      	movs	r1, #16
 8000d9c:	f44f 7072 	mov.w	r0, #968	; 0x3c8
 8000da0:	f000 f892 	bl	8000ec8 <ADF_SPI_MEM_WR>
	// irq2_en0 register -> no battery monitor, chip ready for access... interrupt on IRQ2
	ADF_SPI_MEM_WR(0x3c9,0x00);
 8000da4:	2100      	movs	r1, #0
 8000da6:	f240 30c9 	movw	r0, #969	; 0x3c9
 8000daa:	f000 f88d 	bl	8000ec8 <ADF_SPI_MEM_WR>
	// irq2_en1 register -> packet received in RX_BUFFER interrupt on IRQ2
	ADF_SPI_MEM_WR(0x3ca,0x08);
 8000dae:	2108      	movs	r1, #8
 8000db0:	f240 30ca 	movw	r0, #970	; 0x3ca
 8000db4:	f000 f888 	bl	8000ec8 <ADF_SPI_MEM_WR>

	// Clear all interrupt flags
	ADF_SPI_MEM_WR(0x3cb,0xff);
 8000db8:	21ff      	movs	r1, #255	; 0xff
 8000dba:	f240 30cb 	movw	r0, #971	; 0x3cb
 8000dbe:	f000 f883 	bl	8000ec8 <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x3cc,0xff);
 8000dc2:	21ff      	movs	r1, #255	; 0xff
 8000dc4:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 8000dc8:	f000 f87e 	bl	8000ec8 <ADF_SPI_MEM_WR>

	// Set transceiver in idle state
	ADF_set_IDLE_mode();
 8000dcc:	f000 f930 	bl	8001030 <ADF_set_IDLE_mode>
	HAL_Delay(10);
 8000dd0:	200a      	movs	r0, #10
 8000dd2:	f003 fb49 	bl	8004468 <HAL_Delay>

	// Set frequency
	ADF_SET_FREQ_kHz(frequency);
 8000dd6:	6878      	ldr	r0, [r7, #4]
 8000dd8:	f000 f854 	bl	8000e84 <ADF_SET_FREQ_kHz>

	// Read register txpb (Transmit packet storage base address)
	TX_BUFFER_BASE = ADF_SPI_MEM_RD(0x314);
 8000ddc:	f44f 7045 	mov.w	r0, #788	; 0x314
 8000de0:	f000 f8c4 	bl	8000f6c <ADF_SPI_MEM_RD>
 8000de4:	4603      	mov	r3, r0
 8000de6:	461a      	mov	r2, r3
 8000de8:	4b12      	ldr	r3, [pc, #72]	; (8000e34 <ADF_Init+0xd8>)
 8000dea:	701a      	strb	r2, [r3, #0]
	// Read register rxpb (Receive packet storage base address)
	RX_BUFFER_BASE = ADF_SPI_MEM_RD(0x315);
 8000dec:	f240 3015 	movw	r0, #789	; 0x315
 8000df0:	f000 f8bc 	bl	8000f6c <ADF_SPI_MEM_RD>
 8000df4:	4603      	mov	r3, r0
 8000df6:	461a      	mov	r2, r3
 8000df8:	4b0f      	ldr	r3, [pc, #60]	; (8000e38 <ADF_Init+0xdc>)
 8000dfa:	701a      	strb	r2, [r3, #0]

	// Set transceiver in idle state
	ADF_set_IDLE_mode();
 8000dfc:	f000 f918 	bl	8001030 <ADF_set_IDLE_mode>
	HAL_Delay(10);
 8000e00:	200a      	movs	r0, #10
 8000e02:	f003 fb31 	bl	8004468 <HAL_Delay>


	// PA power [7:4] min=3, max=15 & [3]=0 & [2:0]=1
	ADF_SPI_MEM_WR(0x3aa, 0xf1);
 8000e06:	21f1      	movs	r1, #241	; 0xf1
 8000e08:	f240 30aa 	movw	r0, #938	; 0x3aa
 8000e0c:	f000 f85c 	bl	8000ec8 <ADF_SPI_MEM_WR>

	// Setup for external PA and LNA (ext_ctrl register)
	ADF_SPI_MEM_WR(0x100, 0x1C);
 8000e10:	211c      	movs	r1, #28
 8000e12:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000e16:	f000 f857 	bl	8000ec8 <ADF_SPI_MEM_WR>

	HAL_Delay(50);
 8000e1a:	2032      	movs	r0, #50	; 0x32
 8000e1c:	f003 fb24 	bl	8004468 <HAL_Delay>
	ADF_set_PHY_RDY_mode();
 8000e20:	f000 f924 	bl	800106c <ADF_set_PHY_RDY_mode>
}
 8000e24:	bf00      	nop
 8000e26:	3710      	adds	r7, #16
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	40020400 	.word	0x40020400
 8000e30:	40020000 	.word	0x40020000
 8000e34:	2000069c 	.word	0x2000069c
 8000e38:	20000a5e 	.word	0x20000a5e

08000e3c <ADF_reset>:

void ADF_reset(void){
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b082      	sub	sp, #8
 8000e40:	af00      	add	r7, sp, #0
	// Write RC_RESET command
	uint8_t byte[] = {0xC8};
 8000e42:	23c8      	movs	r3, #200	; 0xc8
 8000e44:	713b      	strb	r3, [r7, #4]
	uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000e46:	2200      	movs	r2, #0
 8000e48:	2104      	movs	r1, #4
 8000e4a:	480c      	ldr	r0, [pc, #48]	; (8000e7c <ADF_reset+0x40>)
 8000e4c:	f005 faba 	bl	80063c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, byte, 1, 50);
 8000e50:	1d39      	adds	r1, r7, #4
 8000e52:	2332      	movs	r3, #50	; 0x32
 8000e54:	2201      	movs	r2, #1
 8000e56:	480a      	ldr	r0, [pc, #40]	; (8000e80 <ADF_reset+0x44>)
 8000e58:	f009 feb1 	bl	800abbe <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50);
 8000e5c:	1cf9      	adds	r1, r7, #3
 8000e5e:	2332      	movs	r3, #50	; 0x32
 8000e60:	2201      	movs	r2, #1
 8000e62:	4807      	ldr	r0, [pc, #28]	; (8000e80 <ADF_reset+0x44>)
 8000e64:	f009 ffdf 	bl	800ae26 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000e68:	2201      	movs	r2, #1
 8000e6a:	2104      	movs	r1, #4
 8000e6c:	4803      	ldr	r0, [pc, #12]	; (8000e7c <ADF_reset+0x40>)
 8000e6e:	f005 faa9 	bl	80063c4 <HAL_GPIO_WritePin>
}
 8000e72:	bf00      	nop
 8000e74:	3708      	adds	r7, #8
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	40020000 	.word	0x40020000
 8000e80:	200009c4 	.word	0x200009c4

08000e84 <ADF_SET_FREQ_kHz>:
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
}

void ADF_SET_FREQ_kHz(uint32_t frequency){
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b084      	sub	sp, #16
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
	uint8_t LSB = frequency&0xff;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	73fb      	strb	r3, [r7, #15]
	uint8_t MSB = (frequency>>8)&0xff;
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	0a1b      	lsrs	r3, r3, #8
 8000e94:	73bb      	strb	r3, [r7, #14]
	uint8_t HSB = (frequency>>16)&0xff;
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	0c1b      	lsrs	r3, r3, #16
 8000e9a:	737b      	strb	r3, [r7, #13]
	ADF_SPI_MEM_WR(0x302,HSB);
 8000e9c:	7b7b      	ldrb	r3, [r7, #13]
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	f240 3002 	movw	r0, #770	; 0x302
 8000ea4:	f000 f810 	bl	8000ec8 <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x301,MSB);
 8000ea8:	7bbb      	ldrb	r3, [r7, #14]
 8000eaa:	4619      	mov	r1, r3
 8000eac:	f240 3001 	movw	r0, #769	; 0x301
 8000eb0:	f000 f80a 	bl	8000ec8 <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x300,LSB);
 8000eb4:	7bfb      	ldrb	r3, [r7, #15]
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	f44f 7040 	mov.w	r0, #768	; 0x300
 8000ebc:	f000 f804 	bl	8000ec8 <ADF_SPI_MEM_WR>
}
 8000ec0:	bf00      	nop
 8000ec2:	3710      	adds	r7, #16
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}

08000ec8 <ADF_SPI_MEM_WR>:
	frequency /= 100;

	return frequency;
}

void ADF_SPI_MEM_WR(uint16_t reg, uint8_t data){
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b084      	sub	sp, #16
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	4603      	mov	r3, r0
 8000ed0:	460a      	mov	r2, r1
 8000ed2:	80fb      	strh	r3, [r7, #6]
 8000ed4:	4613      	mov	r3, r2
 8000ed6:	717b      	strb	r3, [r7, #5]
	uint8_t SPI_MEM_WR_MODES[3] = {0x08, 0x09, 0x0b};
 8000ed8:	4a21      	ldr	r2, [pc, #132]	; (8000f60 <ADF_SPI_MEM_WR+0x98>)
 8000eda:	f107 030c 	add.w	r3, r7, #12
 8000ede:	6812      	ldr	r2, [r2, #0]
 8000ee0:	4611      	mov	r1, r2
 8000ee2:	8019      	strh	r1, [r3, #0]
 8000ee4:	3302      	adds	r3, #2
 8000ee6:	0c12      	lsrs	r2, r2, #16
 8000ee8:	701a      	strb	r2, [r3, #0]
	uint8_t mode;

	if (reg < 0x100)
 8000eea:	88fb      	ldrh	r3, [r7, #6]
 8000eec:	2bff      	cmp	r3, #255	; 0xff
 8000eee:	d802      	bhi.n	8000ef6 <ADF_SPI_MEM_WR+0x2e>
		mode = 0;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	73fb      	strb	r3, [r7, #15]
 8000ef4:	e008      	b.n	8000f08 <ADF_SPI_MEM_WR+0x40>
	else if (reg > 0x13f)
 8000ef6:	88fb      	ldrh	r3, [r7, #6]
 8000ef8:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000efc:	d302      	bcc.n	8000f04 <ADF_SPI_MEM_WR+0x3c>
		mode = 2;
 8000efe:	2302      	movs	r3, #2
 8000f00:	73fb      	strb	r3, [r7, #15]
 8000f02:	e001      	b.n	8000f08 <ADF_SPI_MEM_WR+0x40>
	else
		mode = 1;
 8000f04:	2301      	movs	r3, #1
 8000f06:	73fb      	strb	r3, [r7, #15]

	uint8_t bytes[3];
	bytes[0] = SPI_MEM_WR_MODES[mode] | ((reg>>8)&0x07);
 8000f08:	7bfb      	ldrb	r3, [r7, #15]
 8000f0a:	f107 0210 	add.w	r2, r7, #16
 8000f0e:	4413      	add	r3, r2
 8000f10:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 8000f14:	b25a      	sxtb	r2, r3
 8000f16:	88fb      	ldrh	r3, [r7, #6]
 8000f18:	0a1b      	lsrs	r3, r3, #8
 8000f1a:	b29b      	uxth	r3, r3
 8000f1c:	b25b      	sxtb	r3, r3
 8000f1e:	f003 0307 	and.w	r3, r3, #7
 8000f22:	b25b      	sxtb	r3, r3
 8000f24:	4313      	orrs	r3, r2
 8000f26:	b25b      	sxtb	r3, r3
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	723b      	strb	r3, [r7, #8]
	bytes[1] = reg&0xff;
 8000f2c:	88fb      	ldrh	r3, [r7, #6]
 8000f2e:	b2db      	uxtb	r3, r3
 8000f30:	727b      	strb	r3, [r7, #9]
	bytes[2] = data;
 8000f32:	797b      	ldrb	r3, [r7, #5]
 8000f34:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000f36:	2200      	movs	r2, #0
 8000f38:	2104      	movs	r1, #4
 8000f3a:	480a      	ldr	r0, [pc, #40]	; (8000f64 <ADF_SPI_MEM_WR+0x9c>)
 8000f3c:	f005 fa42 	bl	80063c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 3, 50);
 8000f40:	f107 0108 	add.w	r1, r7, #8
 8000f44:	2332      	movs	r3, #50	; 0x32
 8000f46:	2203      	movs	r2, #3
 8000f48:	4807      	ldr	r0, [pc, #28]	; (8000f68 <ADF_SPI_MEM_WR+0xa0>)
 8000f4a:	f009 fe38 	bl	800abbe <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000f4e:	2201      	movs	r2, #1
 8000f50:	2104      	movs	r1, #4
 8000f52:	4804      	ldr	r0, [pc, #16]	; (8000f64 <ADF_SPI_MEM_WR+0x9c>)
 8000f54:	f005 fa36 	bl	80063c4 <HAL_GPIO_WritePin>
}
 8000f58:	bf00      	nop
 8000f5a:	3710      	adds	r7, #16
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	0801266c 	.word	0x0801266c
 8000f64:	40020000 	.word	0x40020000
 8000f68:	200009c4 	.word	0x200009c4

08000f6c <ADF_SPI_MEM_RD>:

uint8_t ADF_SPI_MEM_RD(uint16_t reg){
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b084      	sub	sp, #16
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	4603      	mov	r3, r0
 8000f74:	80fb      	strh	r3, [r7, #6]
	uint8_t SPI_MEM_RD_MODES[3] = {0x28, 0x29, 0x2b};
 8000f76:	4a26      	ldr	r2, [pc, #152]	; (8001010 <ADF_SPI_MEM_RD+0xa4>)
 8000f78:	f107 030c 	add.w	r3, r7, #12
 8000f7c:	6812      	ldr	r2, [r2, #0]
 8000f7e:	4611      	mov	r1, r2
 8000f80:	8019      	strh	r1, [r3, #0]
 8000f82:	3302      	adds	r3, #2
 8000f84:	0c12      	lsrs	r2, r2, #16
 8000f86:	701a      	strb	r2, [r3, #0]
	uint8_t mode;
	uint8_t value;

	if (reg < 0x100)
 8000f88:	88fb      	ldrh	r3, [r7, #6]
 8000f8a:	2bff      	cmp	r3, #255	; 0xff
 8000f8c:	d802      	bhi.n	8000f94 <ADF_SPI_MEM_RD+0x28>
		mode = 0;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	73fb      	strb	r3, [r7, #15]
 8000f92:	e008      	b.n	8000fa6 <ADF_SPI_MEM_RD+0x3a>
	else if (reg > 0x13f)
 8000f94:	88fb      	ldrh	r3, [r7, #6]
 8000f96:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000f9a:	d302      	bcc.n	8000fa2 <ADF_SPI_MEM_RD+0x36>
		mode = 2;
 8000f9c:	2302      	movs	r3, #2
 8000f9e:	73fb      	strb	r3, [r7, #15]
 8000fa0:	e001      	b.n	8000fa6 <ADF_SPI_MEM_RD+0x3a>
	else
		mode = 1;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	73fb      	strb	r3, [r7, #15]

	uint8_t bytes[3];
	bytes[0] = SPI_MEM_RD_MODES[mode] | ((reg>>8)&0x07);
 8000fa6:	7bfb      	ldrb	r3, [r7, #15]
 8000fa8:	f107 0210 	add.w	r2, r7, #16
 8000fac:	4413      	add	r3, r2
 8000fae:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 8000fb2:	b25a      	sxtb	r2, r3
 8000fb4:	88fb      	ldrh	r3, [r7, #6]
 8000fb6:	0a1b      	lsrs	r3, r3, #8
 8000fb8:	b29b      	uxth	r3, r3
 8000fba:	b25b      	sxtb	r3, r3
 8000fbc:	f003 0307 	and.w	r3, r3, #7
 8000fc0:	b25b      	sxtb	r3, r3
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	b25b      	sxtb	r3, r3
 8000fc6:	b2db      	uxtb	r3, r3
 8000fc8:	723b      	strb	r3, [r7, #8]
	bytes[1] = reg&0xff;
 8000fca:	88fb      	ldrh	r3, [r7, #6]
 8000fcc:	b2db      	uxtb	r3, r3
 8000fce:	727b      	strb	r3, [r7, #9]
	bytes[2] = 0xff;
 8000fd0:	23ff      	movs	r3, #255	; 0xff
 8000fd2:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	2104      	movs	r1, #4
 8000fd8:	480e      	ldr	r0, [pc, #56]	; (8001014 <ADF_SPI_MEM_RD+0xa8>)
 8000fda:	f005 f9f3 	bl	80063c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 3, 50);
 8000fde:	f107 0108 	add.w	r1, r7, #8
 8000fe2:	2332      	movs	r3, #50	; 0x32
 8000fe4:	2203      	movs	r2, #3
 8000fe6:	480c      	ldr	r0, [pc, #48]	; (8001018 <ADF_SPI_MEM_RD+0xac>)
 8000fe8:	f009 fde9 	bl	800abbe <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &value, 1, 50);
 8000fec:	f107 010b 	add.w	r1, r7, #11
 8000ff0:	2332      	movs	r3, #50	; 0x32
 8000ff2:	2201      	movs	r2, #1
 8000ff4:	4808      	ldr	r0, [pc, #32]	; (8001018 <ADF_SPI_MEM_RD+0xac>)
 8000ff6:	f009 ff16 	bl	800ae26 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	2104      	movs	r1, #4
 8000ffe:	4805      	ldr	r0, [pc, #20]	; (8001014 <ADF_SPI_MEM_RD+0xa8>)
 8001000:	f005 f9e0 	bl	80063c4 <HAL_GPIO_WritePin>

	return value;
 8001004:	7afb      	ldrb	r3, [r7, #11]
}
 8001006:	4618      	mov	r0, r3
 8001008:	3710      	adds	r7, #16
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	08012670 	.word	0x08012670
 8001014:	40020000 	.word	0x40020000
 8001018:	200009c4 	.word	0x200009c4

0800101c <ADF_set_turnaround_Tx_Rx>:

void ADF_set_turnaround_Tx_Rx(void){
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0
	// Set auto_tx_to_rx_turnaround
	ADF_SPI_MEM_WR(0x107,0x08);
 8001020:	2108      	movs	r1, #8
 8001022:	f240 1007 	movw	r0, #263	; 0x107
 8001026:	f7ff ff4f 	bl	8000ec8 <ADF_SPI_MEM_WR>
}
 800102a:	bf00      	nop
 800102c:	bd80      	pop	{r7, pc}
	...

08001030 <ADF_set_IDLE_mode>:
void ADF_set_turnaround_Rx_Tx(void){
	// Set auto_rx_to_tx_turnaround
	ADF_SPI_MEM_WR(0x107,0x04);
}

void ADF_set_IDLE_mode(void){
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xB2};
 8001036:	23b2      	movs	r3, #178	; 0xb2
 8001038:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 800103a:	2200      	movs	r2, #0
 800103c:	2104      	movs	r1, #4
 800103e:	4809      	ldr	r0, [pc, #36]	; (8001064 <ADF_set_IDLE_mode+0x34>)
 8001040:	f005 f9c0 	bl	80063c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 8001044:	1d3b      	adds	r3, r7, #4
 8001046:	2201      	movs	r2, #1
 8001048:	4619      	mov	r1, r3
 800104a:	4807      	ldr	r0, [pc, #28]	; (8001068 <ADF_set_IDLE_mode+0x38>)
 800104c:	f00a f996 	bl	800b37c <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8001050:	2201      	movs	r2, #1
 8001052:	2104      	movs	r1, #4
 8001054:	4803      	ldr	r0, [pc, #12]	; (8001064 <ADF_set_IDLE_mode+0x34>)
 8001056:	f005 f9b5 	bl	80063c4 <HAL_GPIO_WritePin>

	//delay_us(31); // TX to Idle state (max transition timing) p.14
}
 800105a:	bf00      	nop
 800105c:	3708      	adds	r7, #8
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	40020000 	.word	0x40020000
 8001068:	200009c4 	.word	0x200009c4

0800106c <ADF_set_PHY_RDY_mode>:

void ADF_set_PHY_RDY_mode(void){
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb3};
 8001072:	23b3      	movs	r3, #179	; 0xb3
 8001074:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8001076:	2200      	movs	r2, #0
 8001078:	2104      	movs	r1, #4
 800107a:	4809      	ldr	r0, [pc, #36]	; (80010a0 <ADF_set_PHY_RDY_mode+0x34>)
 800107c:	f005 f9a2 	bl	80063c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 8001080:	1d3b      	adds	r3, r7, #4
 8001082:	2201      	movs	r2, #1
 8001084:	4619      	mov	r1, r3
 8001086:	4807      	ldr	r0, [pc, #28]	; (80010a4 <ADF_set_PHY_RDY_mode+0x38>)
 8001088:	f00a f978 	bl	800b37c <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800108c:	2201      	movs	r2, #1
 800108e:	2104      	movs	r1, #4
 8001090:	4803      	ldr	r0, [pc, #12]	; (80010a0 <ADF_set_PHY_RDY_mode+0x34>)
 8001092:	f005 f997 	bl	80063c4 <HAL_GPIO_WritePin>

	//delay_us(145); // Idle to PHY_RDY state (max transition timing) p.14
}
 8001096:	bf00      	nop
 8001098:	3708      	adds	r7, #8
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	40020000 	.word	0x40020000
 80010a4:	200009c4 	.word	0x200009c4

080010a8 <ADF_set_Tx_mode>:

void ADF_set_Tx_mode(void){
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb5};
 80010ae:	23b5      	movs	r3, #181	; 0xb5
 80010b0:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80010b2:	2200      	movs	r2, #0
 80010b4:	2104      	movs	r1, #4
 80010b6:	4809      	ldr	r0, [pc, #36]	; (80010dc <ADF_set_Tx_mode+0x34>)
 80010b8:	f005 f984 	bl	80063c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 80010bc:	1d3b      	adds	r3, r7, #4
 80010be:	2201      	movs	r2, #1
 80010c0:	4619      	mov	r1, r3
 80010c2:	4807      	ldr	r0, [pc, #28]	; (80010e0 <ADF_set_Tx_mode+0x38>)
 80010c4:	f00a f95a 	bl	800b37c <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80010c8:	2201      	movs	r2, #1
 80010ca:	2104      	movs	r1, #4
 80010cc:	4803      	ldr	r0, [pc, #12]	; (80010dc <ADF_set_Tx_mode+0x34>)
 80010ce:	f005 f979 	bl	80063c4 <HAL_GPIO_WritePin>

	//delay_us(200); // (max transition timing) p.14
}
 80010d2:	bf00      	nop
 80010d4:	3708      	adds	r7, #8
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	40020000 	.word	0x40020000
 80010e0:	200009c4 	.word	0x200009c4

080010e4 <ADF_set_Rx_mode>:

void ADF_set_Rx_mode(void){
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb4};
 80010ea:	23b4      	movs	r3, #180	; 0xb4
 80010ec:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80010ee:	2200      	movs	r2, #0
 80010f0:	2104      	movs	r1, #4
 80010f2:	4809      	ldr	r0, [pc, #36]	; (8001118 <ADF_set_Rx_mode+0x34>)
 80010f4:	f005 f966 	bl	80063c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 1,50);
 80010f8:	1d39      	adds	r1, r7, #4
 80010fa:	2332      	movs	r3, #50	; 0x32
 80010fc:	2201      	movs	r2, #1
 80010fe:	4807      	ldr	r0, [pc, #28]	; (800111c <ADF_set_Rx_mode+0x38>)
 8001100:	f009 fd5d 	bl	800abbe <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8001104:	2201      	movs	r2, #1
 8001106:	2104      	movs	r1, #4
 8001108:	4803      	ldr	r0, [pc, #12]	; (8001118 <ADF_set_Rx_mode+0x34>)
 800110a:	f005 f95b 	bl	80063c4 <HAL_GPIO_WritePin>

	//delay_us(200); // (max transition timing) p.14
}
 800110e:	bf00      	nop
 8001110:	3708      	adds	r7, #8
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	40020000 	.word	0x40020000
 800111c:	200009c4 	.word	0x200009c4

08001120 <ADF_SPI_READY>:

/* Check if transceiver is ready for SPI access (p.73) */
uint8_t ADF_SPI_READY(void){
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8001124:	2200      	movs	r2, #0
 8001126:	2104      	movs	r1, #4
 8001128:	480e      	ldr	r0, [pc, #56]	; (8001164 <ADF_SPI_READY+0x44>)
 800112a:	f005 f94b 	bl	80063c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, 0xff, 1, 50);
 800112e:	2332      	movs	r3, #50	; 0x32
 8001130:	2201      	movs	r2, #1
 8001132:	21ff      	movs	r1, #255	; 0xff
 8001134:	480c      	ldr	r0, [pc, #48]	; (8001168 <ADF_SPI_READY+0x48>)
 8001136:	f009 fd42 	bl	800abbe <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50);
 800113a:	2332      	movs	r3, #50	; 0x32
 800113c:	2201      	movs	r2, #1
 800113e:	490b      	ldr	r1, [pc, #44]	; (800116c <ADF_SPI_READY+0x4c>)
 8001140:	4809      	ldr	r0, [pc, #36]	; (8001168 <ADF_SPI_READY+0x48>)
 8001142:	f009 fe70 	bl	800ae26 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8001146:	2201      	movs	r2, #1
 8001148:	2104      	movs	r1, #4
 800114a:	4806      	ldr	r0, [pc, #24]	; (8001164 <ADF_SPI_READY+0x44>)
 800114c:	f005 f93a 	bl	80063c4 <HAL_GPIO_WritePin>

	if ((ADF_status&0x80) == 0x80)
 8001150:	4b06      	ldr	r3, [pc, #24]	; (800116c <ADF_SPI_READY+0x4c>)
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	b25b      	sxtb	r3, r3
 8001156:	2b00      	cmp	r3, #0
 8001158:	da01      	bge.n	800115e <ADF_SPI_READY+0x3e>
		return 1;
 800115a:	2301      	movs	r3, #1
 800115c:	e000      	b.n	8001160 <ADF_SPI_READY+0x40>
	else
		return 0;
 800115e:	2300      	movs	r3, #0
}
 8001160:	4618      	mov	r0, r3
 8001162:	bd80      	pop	{r7, pc}
 8001164:	40020000 	.word	0x40020000
 8001168:	200009c4 	.word	0x200009c4
 800116c:	20000b00 	.word	0x20000b00

08001170 <ADF_RC_READY>:

/* Check if transceiver is ready for RC command (p.73) */
uint8_t ADF_RC_READY(void){
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8001174:	2200      	movs	r2, #0
 8001176:	2104      	movs	r1, #4
 8001178:	480f      	ldr	r0, [pc, #60]	; (80011b8 <ADF_RC_READY+0x48>)
 800117a:	f005 f923 	bl	80063c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, 0xff, 1, 50);
 800117e:	2332      	movs	r3, #50	; 0x32
 8001180:	2201      	movs	r2, #1
 8001182:	21ff      	movs	r1, #255	; 0xff
 8001184:	480d      	ldr	r0, [pc, #52]	; (80011bc <ADF_RC_READY+0x4c>)
 8001186:	f009 fd1a 	bl	800abbe <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50);
 800118a:	2332      	movs	r3, #50	; 0x32
 800118c:	2201      	movs	r2, #1
 800118e:	490c      	ldr	r1, [pc, #48]	; (80011c0 <ADF_RC_READY+0x50>)
 8001190:	480a      	ldr	r0, [pc, #40]	; (80011bc <ADF_RC_READY+0x4c>)
 8001192:	f009 fe48 	bl	800ae26 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8001196:	2201      	movs	r2, #1
 8001198:	2104      	movs	r1, #4
 800119a:	4807      	ldr	r0, [pc, #28]	; (80011b8 <ADF_RC_READY+0x48>)
 800119c:	f005 f912 	bl	80063c4 <HAL_GPIO_WritePin>

	if ((ADF_status&0xA0) == 0xA0)
 80011a0:	4b07      	ldr	r3, [pc, #28]	; (80011c0 <ADF_RC_READY+0x50>)
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80011a8:	2ba0      	cmp	r3, #160	; 0xa0
 80011aa:	d101      	bne.n	80011b0 <ADF_RC_READY+0x40>
		return 1;
 80011ac:	2301      	movs	r3, #1
 80011ae:	e000      	b.n	80011b2 <ADF_RC_READY+0x42>
	else
		return 0;
 80011b0:	2300      	movs	r3, #0
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	40020000 	.word	0x40020000
 80011bc:	200009c4 	.word	0x200009c4
 80011c0:	20000b00 	.word	0x20000b00

080011c4 <ADF_status_word>:
	else
		return 0;
}

/* Check SPI status word (p.73) */
uint8_t ADF_status_word(void){
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80011c8:	2200      	movs	r2, #0
 80011ca:	2104      	movs	r1, #4
 80011cc:	480b      	ldr	r0, [pc, #44]	; (80011fc <ADF_status_word+0x38>)
 80011ce:	f005 f8f9 	bl	80063c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, 0xff, 1, 50);
 80011d2:	2332      	movs	r3, #50	; 0x32
 80011d4:	2201      	movs	r2, #1
 80011d6:	21ff      	movs	r1, #255	; 0xff
 80011d8:	4809      	ldr	r0, [pc, #36]	; (8001200 <ADF_status_word+0x3c>)
 80011da:	f009 fcf0 	bl	800abbe <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50);
 80011de:	2332      	movs	r3, #50	; 0x32
 80011e0:	2201      	movs	r2, #1
 80011e2:	4908      	ldr	r1, [pc, #32]	; (8001204 <ADF_status_word+0x40>)
 80011e4:	4806      	ldr	r0, [pc, #24]	; (8001200 <ADF_status_word+0x3c>)
 80011e6:	f009 fe1e 	bl	800ae26 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80011ea:	2201      	movs	r2, #1
 80011ec:	2104      	movs	r1, #4
 80011ee:	4803      	ldr	r0, [pc, #12]	; (80011fc <ADF_status_word+0x38>)
 80011f0:	f005 f8e8 	bl	80063c4 <HAL_GPIO_WritePin>

	return ADF_status;
 80011f4:	4b03      	ldr	r3, [pc, #12]	; (8001204 <ADF_status_word+0x40>)
 80011f6:	781b      	ldrb	r3, [r3, #0]
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	40020000 	.word	0x40020000
 8001200:	200009c4 	.word	0x200009c4
 8001204:	20000b00 	.word	0x20000b00

08001208 <ADF_clear_Rx_flag>:

void ADF_clear_Rx_flag(void){
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
	ADF_SPI_MEM_WR(0x3cc,0x08);
 800120c:	2108      	movs	r1, #8
 800120e:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 8001212:	f7ff fe59 	bl	8000ec8 <ADF_SPI_MEM_WR>
}
 8001216:	bf00      	nop
 8001218:	bd80      	pop	{r7, pc}

0800121a <ADF_clear_Tx_flag>:

void ADF_clear_Tx_flag(void){
 800121a:	b580      	push	{r7, lr}
 800121c:	af00      	add	r7, sp, #0
	ADF_SPI_MEM_WR(0x3cc,0x10);
 800121e:	2110      	movs	r1, #16
 8001220:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 8001224:	f7ff fe50 	bl	8000ec8 <ADF_SPI_MEM_WR>
}
 8001228:	bf00      	nop
 800122a:	bd80      	pop	{r7, pc}

0800122c <advance_pointer>:
};

/* Variables -------------------------------------------------------------------*/

/* Private Functions -------------------------------------------------------------------*/
static void advance_pointer(cbuf_handle_t cbuf){
 800122c:	b580      	push	{r7, lr}
 800122e:	b082      	sub	sp, #8
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d105      	bne.n	8001246 <advance_pointer+0x1a>
 800123a:	4b18      	ldr	r3, [pc, #96]	; (800129c <advance_pointer+0x70>)
 800123c:	4a18      	ldr	r2, [pc, #96]	; (80012a0 <advance_pointer+0x74>)
 800123e:	2115      	movs	r1, #21
 8001240:	4818      	ldr	r0, [pc, #96]	; (80012a4 <advance_pointer+0x78>)
 8001242:	f010 f86f 	bl	8011324 <__assert_func>

	if(cbuf->full)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	7c1b      	ldrb	r3, [r3, #16]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d00b      	beq.n	8001266 <advance_pointer+0x3a>
		cbuf->tail = (cbuf->tail + 1) % cbuf->max;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	689b      	ldr	r3, [r3, #8]
 8001252:	3301      	adds	r3, #1
 8001254:	687a      	ldr	r2, [r7, #4]
 8001256:	68d2      	ldr	r2, [r2, #12]
 8001258:	fbb3 f1f2 	udiv	r1, r3, r2
 800125c:	fb02 f201 	mul.w	r2, r2, r1
 8001260:	1a9a      	subs	r2, r3, r2
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	609a      	str	r2, [r3, #8]

	cbuf->head = (cbuf->head + 1) % cbuf->max;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	685b      	ldr	r3, [r3, #4]
 800126a:	3301      	adds	r3, #1
 800126c:	687a      	ldr	r2, [r7, #4]
 800126e:	68d2      	ldr	r2, [r2, #12]
 8001270:	fbb3 f1f2 	udiv	r1, r3, r2
 8001274:	fb02 f201 	mul.w	r2, r2, r1
 8001278:	1a9a      	subs	r2, r3, r2
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	605a      	str	r2, [r3, #4]

	cbuf->full = (cbuf->head == cbuf->tail);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	685a      	ldr	r2, [r3, #4]
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	689b      	ldr	r3, [r3, #8]
 8001286:	429a      	cmp	r2, r3
 8001288:	bf0c      	ite	eq
 800128a:	2301      	moveq	r3, #1
 800128c:	2300      	movne	r3, #0
 800128e:	b2da      	uxtb	r2, r3
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	741a      	strb	r2, [r3, #16]
}
 8001294:	bf00      	nop
 8001296:	3708      	adds	r7, #8
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	08012674 	.word	0x08012674
 80012a0:	0801277c 	.word	0x0801277c
 80012a4:	0801267c 	.word	0x0801267c

080012a8 <retreat_pointer>:

static void retreat_pointer(cbuf_handle_t cbuf){
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d105      	bne.n	80012c2 <retreat_pointer+0x1a>
 80012b6:	4b0c      	ldr	r3, [pc, #48]	; (80012e8 <retreat_pointer+0x40>)
 80012b8:	4a0c      	ldr	r2, [pc, #48]	; (80012ec <retreat_pointer+0x44>)
 80012ba:	2120      	movs	r1, #32
 80012bc:	480c      	ldr	r0, [pc, #48]	; (80012f0 <retreat_pointer+0x48>)
 80012be:	f010 f831 	bl	8011324 <__assert_func>

	cbuf->full = false;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	2200      	movs	r2, #0
 80012c6:	741a      	strb	r2, [r3, #16]
	cbuf->tail = (cbuf->tail + 1) % cbuf->max;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	689b      	ldr	r3, [r3, #8]
 80012cc:	3301      	adds	r3, #1
 80012ce:	687a      	ldr	r2, [r7, #4]
 80012d0:	68d2      	ldr	r2, [r2, #12]
 80012d2:	fbb3 f1f2 	udiv	r1, r3, r2
 80012d6:	fb02 f201 	mul.w	r2, r2, r1
 80012da:	1a9a      	subs	r2, r3, r2
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	609a      	str	r2, [r3, #8]
}
 80012e0:	bf00      	nop
 80012e2:	3708      	adds	r7, #8
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	08012674 	.word	0x08012674
 80012ec:	0801278c 	.word	0x0801278c
 80012f0:	0801267c 	.word	0x0801267c

080012f4 <circular_buf_init>:

/* Public Functions -------------------------------------------------------------------*/
cbuf_handle_t circular_buf_init(uint16_t* buffer, size_t size){
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b084      	sub	sp, #16
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
 80012fc:	6039      	str	r1, [r7, #0]
	assert(buffer && size);
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d002      	beq.n	800130a <circular_buf_init+0x16>
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d105      	bne.n	8001316 <circular_buf_init+0x22>
 800130a:	4b17      	ldr	r3, [pc, #92]	; (8001368 <circular_buf_init+0x74>)
 800130c:	4a17      	ldr	r2, [pc, #92]	; (800136c <circular_buf_init+0x78>)
 800130e:	2128      	movs	r1, #40	; 0x28
 8001310:	4817      	ldr	r0, [pc, #92]	; (8001370 <circular_buf_init+0x7c>)
 8001312:	f010 f807 	bl	8011324 <__assert_func>

	cbuf_handle_t cbuf = malloc(sizeof(circular_buf_t));
 8001316:	2014      	movs	r0, #20
 8001318:	f010 f85e 	bl	80113d8 <malloc>
 800131c:	4603      	mov	r3, r0
 800131e:	60fb      	str	r3, [r7, #12]
	assert(cbuf);
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d105      	bne.n	8001332 <circular_buf_init+0x3e>
 8001326:	4b13      	ldr	r3, [pc, #76]	; (8001374 <circular_buf_init+0x80>)
 8001328:	4a10      	ldr	r2, [pc, #64]	; (800136c <circular_buf_init+0x78>)
 800132a:	212b      	movs	r1, #43	; 0x2b
 800132c:	4810      	ldr	r0, [pc, #64]	; (8001370 <circular_buf_init+0x7c>)
 800132e:	f00f fff9 	bl	8011324 <__assert_func>

	cbuf->buffer = buffer;
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	687a      	ldr	r2, [r7, #4]
 8001336:	601a      	str	r2, [r3, #0]
	cbuf->max = size;
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	683a      	ldr	r2, [r7, #0]
 800133c:	60da      	str	r2, [r3, #12]
	circular_buf_reset(cbuf);
 800133e:	68f8      	ldr	r0, [r7, #12]
 8001340:	f000 f81c 	bl	800137c <circular_buf_reset>

	assert(circular_buf_empty(cbuf));
 8001344:	68f8      	ldr	r0, [r7, #12]
 8001346:	f000 f8d3 	bl	80014f0 <circular_buf_empty>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d105      	bne.n	800135c <circular_buf_init+0x68>
 8001350:	4b09      	ldr	r3, [pc, #36]	; (8001378 <circular_buf_init+0x84>)
 8001352:	4a06      	ldr	r2, [pc, #24]	; (800136c <circular_buf_init+0x78>)
 8001354:	2131      	movs	r1, #49	; 0x31
 8001356:	4806      	ldr	r0, [pc, #24]	; (8001370 <circular_buf_init+0x7c>)
 8001358:	f00f ffe4 	bl	8011324 <__assert_func>

	return cbuf;
 800135c:	68fb      	ldr	r3, [r7, #12]
}
 800135e:	4618      	mov	r0, r3
 8001360:	3710      	adds	r7, #16
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	08012690 	.word	0x08012690
 800136c:	0801279c 	.word	0x0801279c
 8001370:	0801267c 	.word	0x0801267c
 8001374:	08012674 	.word	0x08012674
 8001378:	080126a0 	.word	0x080126a0

0800137c <circular_buf_reset>:
void circular_buf_free(cbuf_handle_t cbuf){
	assert(cbuf);
	free(cbuf);
}

void circular_buf_reset(cbuf_handle_t cbuf){
 800137c:	b580      	push	{r7, lr}
 800137e:	b082      	sub	sp, #8
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
    assert(cbuf);
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d105      	bne.n	8001396 <circular_buf_reset+0x1a>
 800138a:	4b09      	ldr	r3, [pc, #36]	; (80013b0 <circular_buf_reset+0x34>)
 800138c:	4a09      	ldr	r2, [pc, #36]	; (80013b4 <circular_buf_reset+0x38>)
 800138e:	213c      	movs	r1, #60	; 0x3c
 8001390:	4809      	ldr	r0, [pc, #36]	; (80013b8 <circular_buf_reset+0x3c>)
 8001392:	f00f ffc7 	bl	8011324 <__assert_func>

    cbuf->head = 0;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	2200      	movs	r2, #0
 800139a:	605a      	str	r2, [r3, #4]
    cbuf->tail = 0;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	2200      	movs	r2, #0
 80013a0:	609a      	str	r2, [r3, #8]
    cbuf->full = false;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2200      	movs	r2, #0
 80013a6:	741a      	strb	r2, [r3, #16]
}
 80013a8:	bf00      	nop
 80013aa:	3708      	adds	r7, #8
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	08012674 	.word	0x08012674
 80013b4:	080127b0 	.word	0x080127b0
 80013b8:	0801267c 	.word	0x0801267c

080013bc <circular_buf_size>:

size_t circular_buf_size(cbuf_handle_t cbuf){
 80013bc:	b580      	push	{r7, lr}
 80013be:	b084      	sub	sp, #16
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d105      	bne.n	80013d6 <circular_buf_size+0x1a>
 80013ca:	4b15      	ldr	r3, [pc, #84]	; (8001420 <circular_buf_size+0x64>)
 80013cc:	4a15      	ldr	r2, [pc, #84]	; (8001424 <circular_buf_size+0x68>)
 80013ce:	2144      	movs	r1, #68	; 0x44
 80013d0:	4815      	ldr	r0, [pc, #84]	; (8001428 <circular_buf_size+0x6c>)
 80013d2:	f00f ffa7 	bl	8011324 <__assert_func>

	size_t size = cbuf->max;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	68db      	ldr	r3, [r3, #12]
 80013da:	60fb      	str	r3, [r7, #12]

	if(!cbuf->full)	{
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	7c1b      	ldrb	r3, [r3, #16]
 80013e0:	f083 0301 	eor.w	r3, r3, #1
 80013e4:	b2db      	uxtb	r3, r3
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d015      	beq.n	8001416 <circular_buf_size+0x5a>
		if(cbuf->head >= cbuf->tail){
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	685a      	ldr	r2, [r3, #4]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	689b      	ldr	r3, [r3, #8]
 80013f2:	429a      	cmp	r2, r3
 80013f4:	d306      	bcc.n	8001404 <circular_buf_size+0x48>
			size = (cbuf->head - cbuf->tail);
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	685a      	ldr	r2, [r3, #4]
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	689b      	ldr	r3, [r3, #8]
 80013fe:	1ad3      	subs	r3, r2, r3
 8001400:	60fb      	str	r3, [r7, #12]
 8001402:	e008      	b.n	8001416 <circular_buf_size+0x5a>
		}
		else{
			size = (cbuf->max + cbuf->head - cbuf->tail);
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	68da      	ldr	r2, [r3, #12]
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	685b      	ldr	r3, [r3, #4]
 800140c:	441a      	add	r2, r3
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	689b      	ldr	r3, [r3, #8]
 8001412:	1ad3      	subs	r3, r2, r3
 8001414:	60fb      	str	r3, [r7, #12]
		}
	}
	return size;
 8001416:	68fb      	ldr	r3, [r7, #12]
}
 8001418:	4618      	mov	r0, r3
 800141a:	3710      	adds	r7, #16
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}
 8001420:	08012674 	.word	0x08012674
 8001424:	080127c4 	.word	0x080127c4
 8001428:	0801267c 	.word	0x0801267c

0800142c <circular_buf_put_overwrite>:
	assert(cbuf);

	return cbuf->max;
}

void circular_buf_put_overwrite(cbuf_handle_t cbuf, uint16_t data){
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
 8001434:	460b      	mov	r3, r1
 8001436:	807b      	strh	r3, [r7, #2]
	assert(cbuf && cbuf->buffer);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d003      	beq.n	8001446 <circular_buf_put_overwrite+0x1a>
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d105      	bne.n	8001452 <circular_buf_put_overwrite+0x26>
 8001446:	4b0a      	ldr	r3, [pc, #40]	; (8001470 <circular_buf_put_overwrite+0x44>)
 8001448:	4a0a      	ldr	r2, [pc, #40]	; (8001474 <circular_buf_put_overwrite+0x48>)
 800144a:	215a      	movs	r1, #90	; 0x5a
 800144c:	480a      	ldr	r0, [pc, #40]	; (8001478 <circular_buf_put_overwrite+0x4c>)
 800144e:	f00f ff69 	bl	8011324 <__assert_func>

    cbuf->buffer[cbuf->head] = data;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681a      	ldr	r2, [r3, #0]
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	005b      	lsls	r3, r3, #1
 800145c:	4413      	add	r3, r2
 800145e:	887a      	ldrh	r2, [r7, #2]
 8001460:	801a      	strh	r2, [r3, #0]

    advance_pointer(cbuf);
 8001462:	6878      	ldr	r0, [r7, #4]
 8001464:	f7ff fee2 	bl	800122c <advance_pointer>
}
 8001468:	bf00      	nop
 800146a:	3708      	adds	r7, #8
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}
 8001470:	080126bc 	.word	0x080126bc
 8001474:	080127d8 	.word	0x080127d8
 8001478:	0801267c 	.word	0x0801267c

0800147c <circular_buf_get>:
    }

    return r;
}

int circular_buf_get(cbuf_handle_t cbuf, uint16_t * data){
 800147c:	b580      	push	{r7, lr}
 800147e:	b084      	sub	sp, #16
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
 8001484:	6039      	str	r1, [r7, #0]
    assert(cbuf && data && cbuf->buffer);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d006      	beq.n	800149a <circular_buf_get+0x1e>
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	2b00      	cmp	r3, #0
 8001490:	d003      	beq.n	800149a <circular_buf_get+0x1e>
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d105      	bne.n	80014a6 <circular_buf_get+0x2a>
 800149a:	4b12      	ldr	r3, [pc, #72]	; (80014e4 <circular_buf_get+0x68>)
 800149c:	4a12      	ldr	r2, [pc, #72]	; (80014e8 <circular_buf_get+0x6c>)
 800149e:	2170      	movs	r1, #112	; 0x70
 80014a0:	4812      	ldr	r0, [pc, #72]	; (80014ec <circular_buf_get+0x70>)
 80014a2:	f00f ff3f 	bl	8011324 <__assert_func>

    int r = -1;
 80014a6:	f04f 33ff 	mov.w	r3, #4294967295
 80014aa:	60fb      	str	r3, [r7, #12]

    if(!circular_buf_empty(cbuf)){
 80014ac:	6878      	ldr	r0, [r7, #4]
 80014ae:	f000 f81f 	bl	80014f0 <circular_buf_empty>
 80014b2:	4603      	mov	r3, r0
 80014b4:	f083 0301 	eor.w	r3, r3, #1
 80014b8:	b2db      	uxtb	r3, r3
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d00d      	beq.n	80014da <circular_buf_get+0x5e>
        *data = cbuf->buffer[cbuf->tail];
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681a      	ldr	r2, [r3, #0]
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	689b      	ldr	r3, [r3, #8]
 80014c6:	005b      	lsls	r3, r3, #1
 80014c8:	4413      	add	r3, r2
 80014ca:	881a      	ldrh	r2, [r3, #0]
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	801a      	strh	r2, [r3, #0]
        retreat_pointer(cbuf);
 80014d0:	6878      	ldr	r0, [r7, #4]
 80014d2:	f7ff fee9 	bl	80012a8 <retreat_pointer>

        r = 0;
 80014d6:	2300      	movs	r3, #0
 80014d8:	60fb      	str	r3, [r7, #12]
    }

    return r;
 80014da:	68fb      	ldr	r3, [r7, #12]
}
 80014dc:	4618      	mov	r0, r3
 80014de:	3710      	adds	r7, #16
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	080126d4 	.word	0x080126d4
 80014e8:	080127f4 	.word	0x080127f4
 80014ec:	0801267c 	.word	0x0801267c

080014f0 <circular_buf_empty>:

bool circular_buf_empty(cbuf_handle_t cbuf){
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d105      	bne.n	800150a <circular_buf_empty+0x1a>
 80014fe:	4b0e      	ldr	r3, [pc, #56]	; (8001538 <circular_buf_empty+0x48>)
 8001500:	4a0e      	ldr	r2, [pc, #56]	; (800153c <circular_buf_empty+0x4c>)
 8001502:	217f      	movs	r1, #127	; 0x7f
 8001504:	480e      	ldr	r0, [pc, #56]	; (8001540 <circular_buf_empty+0x50>)
 8001506:	f00f ff0d 	bl	8011324 <__assert_func>

    return (!cbuf->full && (cbuf->head == cbuf->tail));
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	7c1b      	ldrb	r3, [r3, #16]
 800150e:	f083 0301 	eor.w	r3, r3, #1
 8001512:	b2db      	uxtb	r3, r3
 8001514:	2b00      	cmp	r3, #0
 8001516:	d007      	beq.n	8001528 <circular_buf_empty+0x38>
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	685a      	ldr	r2, [r3, #4]
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	689b      	ldr	r3, [r3, #8]
 8001520:	429a      	cmp	r2, r3
 8001522:	d101      	bne.n	8001528 <circular_buf_empty+0x38>
 8001524:	2301      	movs	r3, #1
 8001526:	e000      	b.n	800152a <circular_buf_empty+0x3a>
 8001528:	2300      	movs	r3, #0
 800152a:	f003 0301 	and.w	r3, r3, #1
 800152e:	b2db      	uxtb	r3, r3
}
 8001530:	4618      	mov	r0, r3
 8001532:	3708      	adds	r7, #8
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	08012674 	.word	0x08012674
 800153c:	08012808 	.word	0x08012808
 8001540:	0801267c 	.word	0x0801267c

08001544 <OLED_init>:
extern RTC_DateTypeDef sDate;

/* Variables -------------------------------------------------------------------*/

/* Functions -------------------------------------------------------------------*/
void OLED_init(void){
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
	SSD1306_Init();
 8001548:	f001 ff50 	bl	80033ec <SSD1306_Init>
}
 800154c:	bf00      	nop
 800154e:	bd80      	pop	{r7, pc}

08001550 <OLED_clear_screen>:

void OLED_clear_screen(void){
 8001550:	b580      	push	{r7, lr}
 8001552:	af00      	add	r7, sp, #0
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8001554:	2000      	movs	r0, #0
 8001556:	f002 f83f 	bl	80035d8 <SSD1306_Fill>
}
 800155a:	bf00      	nop
 800155c:	bd80      	pop	{r7, pc}

0800155e <OLED_update>:

void OLED_update(void){
 800155e:	b580      	push	{r7, lr}
 8001560:	af00      	add	r7, sp, #0
	SSD1306_UpdateScreen();
 8001562:	f001 fffd 	bl	8003560 <SSD1306_UpdateScreen>
}
 8001566:	bf00      	nop
 8001568:	bd80      	pop	{r7, pc}
	...

0800156c <OLED_print_text>:

void OLED_shutdown(void){
	SSD1306_OFF();
}

void OLED_print_text(char command[], uint8_t x, uint8_t y){
 800156c:	b580      	push	{r7, lr}
 800156e:	b082      	sub	sp, #8
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
 8001574:	460b      	mov	r3, r1
 8001576:	70fb      	strb	r3, [r7, #3]
 8001578:	4613      	mov	r3, r2
 800157a:	70bb      	strb	r3, [r7, #2]
	SSD1306_GotoXY(x,y);
 800157c:	78fb      	ldrb	r3, [r7, #3]
 800157e:	b29b      	uxth	r3, r3
 8001580:	78ba      	ldrb	r2, [r7, #2]
 8001582:	b292      	uxth	r2, r2
 8001584:	4611      	mov	r1, r2
 8001586:	4618      	mov	r0, r3
 8001588:	f002 f89e 	bl	80036c8 <SSD1306_GotoXY>
	SSD1306_Puts(command, &Font_7x10, SSD1306_COLOR_WHITE);
 800158c:	2201      	movs	r2, #1
 800158e:	4904      	ldr	r1, [pc, #16]	; (80015a0 <OLED_print_text+0x34>)
 8001590:	6878      	ldr	r0, [r7, #4]
 8001592:	f002 f92f 	bl	80037f4 <SSD1306_Puts>
}
 8001596:	bf00      	nop
 8001598:	3708      	adds	r7, #8
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	20000000 	.word	0x20000000

080015a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015a4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80015a8:	b09a      	sub	sp, #104	; 0x68
 80015aa:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015ac:	f002 feea 	bl	8004384 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015b0:	f000 fbee 	bl	8001d90 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015b4:	f001 f8a6 	bl	8002704 <MX_GPIO_Init>
  MX_ADC1_Init();
 80015b8:	f000 fc6e 	bl	8001e98 <MX_ADC1_Init>
  MX_DAC_Init();
 80015bc:	f000 fce4 	bl	8001f88 <MX_DAC_Init>
  MX_I2C1_Init();
 80015c0:	f000 fd0c 	bl	8001fdc <MX_I2C1_Init>
  MX_SPI1_Init();
 80015c4:	f000 fd92 	bl	80020ec <MX_SPI1_Init>
  MX_SPI2_Init();
 80015c8:	f000 fdc6 	bl	8002158 <MX_SPI2_Init>
  MX_TIM1_Init();
 80015cc:	f000 fdfa 	bl	80021c4 <MX_TIM1_Init>
  MX_TIM3_Init();
 80015d0:	f000 fee4 	bl	800239c <MX_TIM3_Init>
  MX_USB_DEVICE_Init();
 80015d4:	f00f f906 	bl	80107e4 <MX_USB_DEVICE_Init>
  MX_UART5_Init();
 80015d8:	f001 f86a 	bl	80026b0 <MX_UART5_Init>
  MX_RTC_Init();
 80015dc:	f000 fd2c 	bl	8002038 <MX_RTC_Init>
  MX_TIM5_Init();
 80015e0:	f000 ff5e 	bl	80024a0 <MX_TIM5_Init>
  MX_TIM11_Init();
 80015e4:	f001 f840 	bl	8002668 <MX_TIM11_Init>
  MX_TIM2_Init();
 80015e8:	f000 fe8c 	bl	8002304 <MX_TIM2_Init>
  MX_TIM7_Init();
 80015ec:	f000 ffcc 	bl	8002588 <MX_TIM7_Init>
  MX_TIM9_Init();
 80015f0:	f001 f800 	bl	80025f4 <MX_TIM9_Init>
  MX_CRYP_Init();
 80015f4:	f000 fca4 	bl	8001f40 <MX_CRYP_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim7);
 80015f8:	4890      	ldr	r0, [pc, #576]	; (800183c <main+0x298>)
 80015fa:	f00a fd48 	bl	800c08e <HAL_TIM_Base_Start>


  // Start PWM timers for RGB led
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80015fe:	2100      	movs	r1, #0
 8001600:	488f      	ldr	r0, [pc, #572]	; (8001840 <main+0x29c>)
 8001602:	f00a feb5 	bl	800c370 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001606:	2108      	movs	r1, #8
 8001608:	488e      	ldr	r0, [pc, #568]	; (8001844 <main+0x2a0>)
 800160a:	f00a feb1 	bl	800c370 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 800160e:	210c      	movs	r1, #12
 8001610:	488c      	ldr	r0, [pc, #560]	; (8001844 <main+0x2a0>)
 8001612:	f00a fead 	bl	800c370 <HAL_TIM_PWM_Start>

  LED_RGB_status(0, 0, 35);
 8001616:	2223      	movs	r2, #35	; 0x23
 8001618:	2100      	movs	r1, #0
 800161a:	2000      	movs	r0, #0
 800161c:	f001 fc2a 	bl	8002e74 <LED_RGB_status>

  startup();
 8001620:	f001 fb56 	bl	8002cd0 <startup>
  potmeterInit(settings_volume);
 8001624:	4b88      	ldr	r3, [pc, #544]	; (8001848 <main+0x2a4>)
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	4618      	mov	r0, r3
 800162a:	f001 fc03 	bl	8002e34 <potmeterInit>

  // OLED interrupt TIM9 (1s)
  HAL_TIM_Base_Start_IT(&htim9);
 800162e:	4887      	ldr	r0, [pc, #540]	; (800184c <main+0x2a8>)
 8001630:	f00a fd51 	bl	800c0d6 <HAL_TIM_Base_Start_IT>

  // USB VCP variables
  int8_t buffer[25];
  int16_t RSSI_buf_16[16];

  ptrdev = &dev1;
 8001634:	4b86      	ldr	r3, [pc, #536]	; (8001850 <main+0x2ac>)
 8001636:	4a87      	ldr	r2, [pc, #540]	; (8001854 <main+0x2b0>)
 8001638:	601a      	str	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1){

	  if (settings_mode == 'T') {
 800163a:	4b87      	ldr	r3, [pc, #540]	; (8001858 <main+0x2b4>)
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	2b54      	cmp	r3, #84	; 0x54
 8001640:	d10e      	bne.n	8001660 <main+0xbc>
		  // Send audio packet whenever there are enough samples in circular buffer
		  cbuf_size = circular_buf_size(audio_buffer_handle_t);
 8001642:	4b86      	ldr	r3, [pc, #536]	; (800185c <main+0x2b8>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4618      	mov	r0, r3
 8001648:	f7ff feb8 	bl	80013bc <circular_buf_size>
 800164c:	4603      	mov	r3, r0
 800164e:	b29a      	uxth	r2, r3
 8001650:	4b83      	ldr	r3, [pc, #524]	; (8001860 <main+0x2bc>)
 8001652:	801a      	strh	r2, [r3, #0]
		  if (cbuf_size > settings_audiosamples_length){
 8001654:	4b82      	ldr	r3, [pc, #520]	; (8001860 <main+0x2bc>)
 8001656:	881b      	ldrh	r3, [r3, #0]
 8001658:	2b30      	cmp	r3, #48	; 0x30
 800165a:	d901      	bls.n	8001660 <main+0xbc>
			  transmitAudioPacket();
 800165c:	f001 fc68 	bl	8002f30 <transmitAudioPacket>
		  }
	  }

	  if (INT_PACKET_RECEIVED){
 8001660:	4b80      	ldr	r3, [pc, #512]	; (8001864 <main+0x2c0>)
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	2b00      	cmp	r3, #0
 8001666:	f000 8384 	beq.w	8001d72 <main+0x7ce>
		  INT_PACKET_RECEIVED = 0;
 800166a:	4b7e      	ldr	r3, [pc, #504]	; (8001864 <main+0x2c0>)
 800166c:	2200      	movs	r2, #0
 800166e:	701a      	strb	r2, [r3, #0]

		  if (settings_mode == 'R'){
 8001670:	4b79      	ldr	r3, [pc, #484]	; (8001858 <main+0x2b4>)
 8001672:	781b      	ldrb	r3, [r3, #0]
 8001674:	2b52      	cmp	r3, #82	; 0x52
 8001676:	f040 81e0 	bne.w	8001a3a <main+0x496>
			  readPacket();
 800167a:	f001 fce3 	bl	8003044 <readPacket>
			  if((Rx_to_ID == source_ID) || (Rx_to_ID == broadcast_ID)){
 800167e:	4b7a      	ldr	r3, [pc, #488]	; (8001868 <main+0x2c4>)
 8001680:	781b      	ldrb	r3, [r3, #0]
 8001682:	2201      	movs	r2, #1
 8001684:	4293      	cmp	r3, r2
 8001686:	d005      	beq.n	8001694 <main+0xf0>
 8001688:	4b77      	ldr	r3, [pc, #476]	; (8001868 <main+0x2c4>)
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	22ff      	movs	r2, #255	; 0xff
 800168e:	4293      	cmp	r3, r2
 8001690:	f040 836f 	bne.w	8001d72 <main+0x7ce>
				  //writeKeyPacket();
				  encryption_byte = 0;
 8001694:	4b75      	ldr	r3, [pc, #468]	; (800186c <main+0x2c8>)
 8001696:	2200      	movs	r2, #0
 8001698:	701a      	strb	r2, [r3, #0]
				  if (!(ptrdev->RSSI_counter)){
 800169a:	4b6d      	ldr	r3, [pc, #436]	; (8001850 <main+0x2ac>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d120      	bne.n	80016e6 <main+0x142>
					  ptrdev->RSSI_Mean_Double = Rx_RSSI;
 80016a4:	4b72      	ldr	r3, [pc, #456]	; (8001870 <main+0x2cc>)
 80016a6:	781a      	ldrb	r2, [r3, #0]
 80016a8:	4b69      	ldr	r3, [pc, #420]	; (8001850 <main+0x2ac>)
 80016aa:	681d      	ldr	r5, [r3, #0]
 80016ac:	4610      	mov	r0, r2
 80016ae:	f7fe ff29 	bl	8000504 <__aeabi_ui2d>
 80016b2:	4603      	mov	r3, r0
 80016b4:	460c      	mov	r4, r1
 80016b6:	e9c5 3404 	strd	r3, r4, [r5, #16]
					  ptrdev->RSSI_Mean = round(ptrdev->RSSI_Mean_Double);
 80016ba:	4b65      	ldr	r3, [pc, #404]	; (8001850 <main+0x2ac>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	ed93 7b04 	vldr	d7, [r3, #16]
 80016c2:	eeb0 0a47 	vmov.f32	s0, s14
 80016c6:	eef0 0a67 	vmov.f32	s1, s15
 80016ca:	f010 ff79 	bl	80125c0 <round>
 80016ce:	ec52 1b10 	vmov	r1, r2, d0
 80016d2:	4b5f      	ldr	r3, [pc, #380]	; (8001850 <main+0x2ac>)
 80016d4:	681c      	ldr	r4, [r3, #0]
 80016d6:	4608      	mov	r0, r1
 80016d8:	4611      	mov	r1, r2
 80016da:	f7ff f99f 	bl	8000a1c <__aeabi_d2uiz>
 80016de:	4603      	mov	r3, r0
 80016e0:	b29b      	uxth	r3, r3
 80016e2:	8123      	strh	r3, [r4, #8]
 80016e4:	e04a      	b.n	800177c <main+0x1d8>
				  }
				  else{
					  ptrdev->RSSI_Mean_Double = (ALPHA*Rx_RSSI) + ((1-ALPHA)*ptrdev->RSSI_Mean_Double);
 80016e6:	4b62      	ldr	r3, [pc, #392]	; (8001870 <main+0x2cc>)
 80016e8:	781b      	ldrb	r3, [r3, #0]
 80016ea:	4618      	mov	r0, r3
 80016ec:	f7fe ff1a 	bl	8000524 <__aeabi_i2d>
 80016f0:	4b60      	ldr	r3, [pc, #384]	; (8001874 <main+0x2d0>)
 80016f2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80016f6:	461a      	mov	r2, r3
 80016f8:	4623      	mov	r3, r4
 80016fa:	f7fe ff7d 	bl	80005f8 <__aeabi_dmul>
 80016fe:	4603      	mov	r3, r0
 8001700:	460c      	mov	r4, r1
 8001702:	4698      	mov	r8, r3
 8001704:	46a1      	mov	r9, r4
 8001706:	4b5b      	ldr	r3, [pc, #364]	; (8001874 <main+0x2d0>)
 8001708:	e9d3 3400 	ldrd	r3, r4, [r3]
 800170c:	461a      	mov	r2, r3
 800170e:	4623      	mov	r3, r4
 8001710:	f04f 0000 	mov.w	r0, #0
 8001714:	4958      	ldr	r1, [pc, #352]	; (8001878 <main+0x2d4>)
 8001716:	f7fe fdb7 	bl	8000288 <__aeabi_dsub>
 800171a:	4603      	mov	r3, r0
 800171c:	460c      	mov	r4, r1
 800171e:	4618      	mov	r0, r3
 8001720:	4621      	mov	r1, r4
 8001722:	4b4b      	ldr	r3, [pc, #300]	; (8001850 <main+0x2ac>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 800172a:	461a      	mov	r2, r3
 800172c:	4623      	mov	r3, r4
 800172e:	f7fe ff63 	bl	80005f8 <__aeabi_dmul>
 8001732:	4603      	mov	r3, r0
 8001734:	460c      	mov	r4, r1
 8001736:	4619      	mov	r1, r3
 8001738:	4622      	mov	r2, r4
 800173a:	4b45      	ldr	r3, [pc, #276]	; (8001850 <main+0x2ac>)
 800173c:	681d      	ldr	r5, [r3, #0]
 800173e:	4613      	mov	r3, r2
 8001740:	460a      	mov	r2, r1
 8001742:	4640      	mov	r0, r8
 8001744:	4649      	mov	r1, r9
 8001746:	f7fe fda1 	bl	800028c <__adddf3>
 800174a:	4603      	mov	r3, r0
 800174c:	460c      	mov	r4, r1
 800174e:	e9c5 3404 	strd	r3, r4, [r5, #16]
					  ptrdev->RSSI_Mean = round(ptrdev->RSSI_Mean_Double);
 8001752:	4b3f      	ldr	r3, [pc, #252]	; (8001850 <main+0x2ac>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	ed93 7b04 	vldr	d7, [r3, #16]
 800175a:	eeb0 0a47 	vmov.f32	s0, s14
 800175e:	eef0 0a67 	vmov.f32	s1, s15
 8001762:	f010 ff2d 	bl	80125c0 <round>
 8001766:	ec52 1b10 	vmov	r1, r2, d0
 800176a:	4b39      	ldr	r3, [pc, #228]	; (8001850 <main+0x2ac>)
 800176c:	681c      	ldr	r4, [r3, #0]
 800176e:	4608      	mov	r0, r1
 8001770:	4611      	mov	r1, r2
 8001772:	f7ff f953 	bl	8000a1c <__aeabi_d2uiz>
 8001776:	4603      	mov	r3, r0
 8001778:	b29b      	uxth	r3, r3
 800177a:	8123      	strh	r3, [r4, #8]
				  }
				  (ptrdev->RSSI_counter)++;
 800177c:	4b34      	ldr	r3, [pc, #208]	; (8001850 <main+0x2ac>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	685a      	ldr	r2, [r3, #4]
 8001782:	3201      	adds	r2, #1
 8001784:	605a      	str	r2, [r3, #4]


				  if(Rx_packet_type == packet_type_keybit_chosen){
 8001786:	4b3d      	ldr	r3, [pc, #244]	; (800187c <main+0x2d8>)
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	22aa      	movs	r2, #170	; 0xaa
 800178c:	4293      	cmp	r3, r2
 800178e:	d13e      	bne.n	800180e <main+0x26a>
					  // Point to correct device with Rx_from_ID

					  // Generate new keybit
					  if(Rx_RSSI <= ptrdev->RSSI_Mean){
 8001790:	4b37      	ldr	r3, [pc, #220]	; (8001870 <main+0x2cc>)
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	b29a      	uxth	r2, r3
 8001796:	4b2e      	ldr	r3, [pc, #184]	; (8001850 <main+0x2ac>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	891b      	ldrh	r3, [r3, #8]
 800179c:	429a      	cmp	r2, r3
 800179e:	d813      	bhi.n	80017c8 <main+0x224>
						  if(ptrdev->keybits_8bit < 8){
 80017a0:	4b2b      	ldr	r3, [pc, #172]	; (8001850 <main+0x2ac>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	7e1b      	ldrb	r3, [r3, #24]
 80017a6:	2b07      	cmp	r3, #7
 80017a8:	d82d      	bhi.n	8001806 <main+0x262>
							  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 0;
 80017aa:	4b29      	ldr	r3, [pc, #164]	; (8001850 <main+0x2ac>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	7e5a      	ldrb	r2, [r3, #25]
 80017b0:	4b27      	ldr	r3, [pc, #156]	; (8001850 <main+0x2ac>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	0052      	lsls	r2, r2, #1
 80017b6:	b2d2      	uxtb	r2, r2
 80017b8:	765a      	strb	r2, [r3, #25]
							  (ptrdev->keybits_8bit)++;
 80017ba:	4b25      	ldr	r3, [pc, #148]	; (8001850 <main+0x2ac>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	7e1a      	ldrb	r2, [r3, #24]
 80017c0:	3201      	adds	r2, #1
 80017c2:	b2d2      	uxtb	r2, r2
 80017c4:	761a      	strb	r2, [r3, #24]
 80017c6:	e01e      	b.n	8001806 <main+0x262>
						  }
					  }
					  else if(Rx_RSSI > ptrdev->RSSI_Mean){
 80017c8:	4b29      	ldr	r3, [pc, #164]	; (8001870 <main+0x2cc>)
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	b29a      	uxth	r2, r3
 80017ce:	4b20      	ldr	r3, [pc, #128]	; (8001850 <main+0x2ac>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	891b      	ldrh	r3, [r3, #8]
 80017d4:	429a      	cmp	r2, r3
 80017d6:	d916      	bls.n	8001806 <main+0x262>
						  if(ptrdev->keybits_8bit < 8){
 80017d8:	4b1d      	ldr	r3, [pc, #116]	; (8001850 <main+0x2ac>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	7e1b      	ldrb	r3, [r3, #24]
 80017de:	2b07      	cmp	r3, #7
 80017e0:	d811      	bhi.n	8001806 <main+0x262>
							  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 1;
 80017e2:	4b1b      	ldr	r3, [pc, #108]	; (8001850 <main+0x2ac>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	7e5b      	ldrb	r3, [r3, #25]
 80017e8:	005b      	lsls	r3, r3, #1
 80017ea:	b25b      	sxtb	r3, r3
 80017ec:	f043 0301 	orr.w	r3, r3, #1
 80017f0:	b25a      	sxtb	r2, r3
 80017f2:	4b17      	ldr	r3, [pc, #92]	; (8001850 <main+0x2ac>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	b2d2      	uxtb	r2, r2
 80017f8:	765a      	strb	r2, [r3, #25]
							  (ptrdev->keybits_8bit)++;
 80017fa:	4b15      	ldr	r3, [pc, #84]	; (8001850 <main+0x2ac>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	7e1a      	ldrb	r2, [r3, #24]
 8001800:	3201      	adds	r2, #1
 8001802:	b2d2      	uxtb	r2, r2
 8001804:	761a      	strb	r2, [r3, #24]
						  }
					  }

					  encryption_byte = packet_type_reply;
 8001806:	220f      	movs	r2, #15
 8001808:	4b18      	ldr	r3, [pc, #96]	; (800186c <main+0x2c8>)
 800180a:	701a      	strb	r2, [r3, #0]
 800180c:	e10c      	b.n	8001a28 <main+0x484>
				  }

				  else if(Rx_packet_type == packet_type_keybit_chosen_Hamming){
 800180e:	4b1b      	ldr	r3, [pc, #108]	; (800187c <main+0x2d8>)
 8001810:	781b      	ldrb	r3, [r3, #0]
 8001812:	22ab      	movs	r2, #171	; 0xab
 8001814:	4293      	cmp	r3, r2
 8001816:	d178      	bne.n	800190a <main+0x366>
					  // Point to correct device with Rx_from_ID

					  // Generate last keybit of 8-bit key
					  if(Rx_RSSI <= ptrdev->RSSI_Mean){
 8001818:	4b15      	ldr	r3, [pc, #84]	; (8001870 <main+0x2cc>)
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	b29a      	uxth	r2, r3
 800181e:	4b0c      	ldr	r3, [pc, #48]	; (8001850 <main+0x2ac>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	891b      	ldrh	r3, [r3, #8]
 8001824:	429a      	cmp	r2, r3
 8001826:	d82b      	bhi.n	8001880 <main+0x2dc>
						  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 0;
 8001828:	4b09      	ldr	r3, [pc, #36]	; (8001850 <main+0x2ac>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	7e5a      	ldrb	r2, [r3, #25]
 800182e:	4b08      	ldr	r3, [pc, #32]	; (8001850 <main+0x2ac>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	0052      	lsls	r2, r2, #1
 8001834:	b2d2      	uxtb	r2, r2
 8001836:	765a      	strb	r2, [r3, #25]
 8001838:	e036      	b.n	80018a8 <main+0x304>
 800183a:	bf00      	nop
 800183c:	20000a64 	.word	0x20000a64
 8001840:	2000090c 	.word	0x2000090c
 8001844:	20000798 	.word	0x20000798
 8001848:	20000042 	.word	0x20000042
 800184c:	2000094c 	.word	0x2000094c
 8001850:	20000754 	.word	0x20000754
 8001854:	20000008 	.word	0x20000008
 8001858:	20000040 	.word	0x20000040
 800185c:	20000750 	.word	0x20000750
 8001860:	20000280 	.word	0x20000280
 8001864:	20000269 	.word	0x20000269
 8001868:	20000a60 	.word	0x20000a60
 800186c:	20000268 	.word	0x20000268
 8001870:	20000a5f 	.word	0x20000a5f
 8001874:	20000060 	.word	0x20000060
 8001878:	3ff00000 	.word	0x3ff00000
 800187c:	200008b9 	.word	0x200008b9
					  }
					  else if(Rx_RSSI > ptrdev->RSSI_Mean){
 8001880:	4b84      	ldr	r3, [pc, #528]	; (8001a94 <main+0x4f0>)
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	b29a      	uxth	r2, r3
 8001886:	4b84      	ldr	r3, [pc, #528]	; (8001a98 <main+0x4f4>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	891b      	ldrh	r3, [r3, #8]
 800188c:	429a      	cmp	r2, r3
 800188e:	d90b      	bls.n	80018a8 <main+0x304>
						  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 1;
 8001890:	4b81      	ldr	r3, [pc, #516]	; (8001a98 <main+0x4f4>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	7e5b      	ldrb	r3, [r3, #25]
 8001896:	005b      	lsls	r3, r3, #1
 8001898:	b25b      	sxtb	r3, r3
 800189a:	f043 0301 	orr.w	r3, r3, #1
 800189e:	b25a      	sxtb	r2, r3
 80018a0:	4b7d      	ldr	r3, [pc, #500]	; (8001a98 <main+0x4f4>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	b2d2      	uxtb	r2, r2
 80018a6:	765a      	strb	r2, [r3, #25]
					  }

					  // Do a Hamming correction with Rx_Hamming_code

					  // Shift 8-bit key in 32-bit key + update parameters
					  ptrdev->key_32bit = ((ptrdev->key_32bit)<<8) | (ptrdev->key_8bit);
 80018a8:	4b7b      	ldr	r3, [pc, #492]	; (8001a98 <main+0x4f4>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	69db      	ldr	r3, [r3, #28]
 80018ae:	021a      	lsls	r2, r3, #8
 80018b0:	4b79      	ldr	r3, [pc, #484]	; (8001a98 <main+0x4f4>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	7e5b      	ldrb	r3, [r3, #25]
 80018b6:	4619      	mov	r1, r3
 80018b8:	4b77      	ldr	r3, [pc, #476]	; (8001a98 <main+0x4f4>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	430a      	orrs	r2, r1
 80018be:	61da      	str	r2, [r3, #28]
					  ptrdev->key_8bit = 0;
 80018c0:	4b75      	ldr	r3, [pc, #468]	; (8001a98 <main+0x4f4>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	2200      	movs	r2, #0
 80018c6:	765a      	strb	r2, [r3, #25]
					  ptrdev->keybits_8bit = 0;
 80018c8:	4b73      	ldr	r3, [pc, #460]	; (8001a98 <main+0x4f4>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	2200      	movs	r2, #0
 80018ce:	761a      	strb	r2, [r3, #24]
					  (ptrdev->keybytes_32bit)++;
 80018d0:	4b71      	ldr	r3, [pc, #452]	; (8001a98 <main+0x4f4>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	7e9a      	ldrb	r2, [r3, #26]
 80018d6:	3201      	adds	r2, #1
 80018d8:	b2d2      	uxtb	r2, r2
 80018da:	769a      	strb	r2, [r3, #26]

					  encryption_byte = packet_type_reply;
 80018dc:	220f      	movs	r2, #15
 80018de:	4b6f      	ldr	r3, [pc, #444]	; (8001a9c <main+0x4f8>)
 80018e0:	701a      	strb	r2, [r3, #0]

					  // Transmit over USB
					  uint8_t TxBuf[32];
					  sprintf(TxBuf, "%lu\r\n", (unsigned long) (ptrdev->key_32bit));
 80018e2:	4b6d      	ldr	r3, [pc, #436]	; (8001a98 <main+0x4f4>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	69da      	ldr	r2, [r3, #28]
 80018e8:	1d3b      	adds	r3, r7, #4
 80018ea:	496d      	ldr	r1, [pc, #436]	; (8001aa0 <main+0x4fc>)
 80018ec:	4618      	mov	r0, r3
 80018ee:	f010 f90b 	bl	8011b08 <siprintf>
					  CDC_Transmit_FS((int8_t *)TxBuf, strlen(TxBuf));
 80018f2:	1d3b      	adds	r3, r7, #4
 80018f4:	4618      	mov	r0, r3
 80018f6:	f7fe fc6b 	bl	80001d0 <strlen>
 80018fa:	4603      	mov	r3, r0
 80018fc:	b29a      	uxth	r2, r3
 80018fe:	1d3b      	adds	r3, r7, #4
 8001900:	4611      	mov	r1, r2
 8001902:	4618      	mov	r0, r3
 8001904:	f00f f8be 	bl	8010a84 <CDC_Transmit_FS>
 8001908:	e08e      	b.n	8001a28 <main+0x484>
				  }

				  else if(Rx_packet_type == packet_type_keybit_chosen_CRC){
 800190a:	4b66      	ldr	r3, [pc, #408]	; (8001aa4 <main+0x500>)
 800190c:	781b      	ldrb	r3, [r3, #0]
 800190e:	22ac      	movs	r2, #172	; 0xac
 8001910:	4293      	cmp	r3, r2
 8001912:	d142      	bne.n	800199a <main+0x3f6>
					  // Point to correct device with Rx_from_ID

					  // Generate last keybit of 8-bit key
					  if(Rx_RSSI <= ptrdev->RSSI_Mean){
 8001914:	4b5f      	ldr	r3, [pc, #380]	; (8001a94 <main+0x4f0>)
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	b29a      	uxth	r2, r3
 800191a:	4b5f      	ldr	r3, [pc, #380]	; (8001a98 <main+0x4f4>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	891b      	ldrh	r3, [r3, #8]
 8001920:	429a      	cmp	r2, r3
 8001922:	d808      	bhi.n	8001936 <main+0x392>
						  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 0;
 8001924:	4b5c      	ldr	r3, [pc, #368]	; (8001a98 <main+0x4f4>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	7e5a      	ldrb	r2, [r3, #25]
 800192a:	4b5b      	ldr	r3, [pc, #364]	; (8001a98 <main+0x4f4>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	0052      	lsls	r2, r2, #1
 8001930:	b2d2      	uxtb	r2, r2
 8001932:	765a      	strb	r2, [r3, #25]
 8001934:	e013      	b.n	800195e <main+0x3ba>
					  }
					  else if(Rx_RSSI > ptrdev->RSSI_Mean){
 8001936:	4b57      	ldr	r3, [pc, #348]	; (8001a94 <main+0x4f0>)
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	b29a      	uxth	r2, r3
 800193c:	4b56      	ldr	r3, [pc, #344]	; (8001a98 <main+0x4f4>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	891b      	ldrh	r3, [r3, #8]
 8001942:	429a      	cmp	r2, r3
 8001944:	d90b      	bls.n	800195e <main+0x3ba>
						  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 1;
 8001946:	4b54      	ldr	r3, [pc, #336]	; (8001a98 <main+0x4f4>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	7e5b      	ldrb	r3, [r3, #25]
 800194c:	005b      	lsls	r3, r3, #1
 800194e:	b25b      	sxtb	r3, r3
 8001950:	f043 0301 	orr.w	r3, r3, #1
 8001954:	b25a      	sxtb	r2, r3
 8001956:	4b50      	ldr	r3, [pc, #320]	; (8001a98 <main+0x4f4>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	b2d2      	uxtb	r2, r2
 800195c:	765a      	strb	r2, [r3, #25]
					  }

					  // Do a Hamming correction with Rx_Hamming_code

					  // Shift 8-bit key in 32-bit key + update parameters
					  ptrdev->key_32bit = ((ptrdev->key_32bit)<<8) | (ptrdev->key_8bit);
 800195e:	4b4e      	ldr	r3, [pc, #312]	; (8001a98 <main+0x4f4>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	69db      	ldr	r3, [r3, #28]
 8001964:	021a      	lsls	r2, r3, #8
 8001966:	4b4c      	ldr	r3, [pc, #304]	; (8001a98 <main+0x4f4>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	7e5b      	ldrb	r3, [r3, #25]
 800196c:	4619      	mov	r1, r3
 800196e:	4b4a      	ldr	r3, [pc, #296]	; (8001a98 <main+0x4f4>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	430a      	orrs	r2, r1
 8001974:	61da      	str	r2, [r3, #28]
					  ptrdev->key_8bit = 0;
 8001976:	4b48      	ldr	r3, [pc, #288]	; (8001a98 <main+0x4f4>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	2200      	movs	r2, #0
 800197c:	765a      	strb	r2, [r3, #25]
					  ptrdev->keybits_8bit = 0;
 800197e:	4b46      	ldr	r3, [pc, #280]	; (8001a98 <main+0x4f4>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	2200      	movs	r2, #0
 8001984:	761a      	strb	r2, [r3, #24]
					  (ptrdev->keybytes_32bit)++;
 8001986:	4b44      	ldr	r3, [pc, #272]	; (8001a98 <main+0x4f4>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	7e9a      	ldrb	r2, [r3, #26]
 800198c:	3201      	adds	r2, #1
 800198e:	b2d2      	uxtb	r2, r2
 8001990:	769a      	strb	r2, [r3, #26]

					  // Generate CRC of Rx-key + do CRC check with Tx CRC

					  // If CRC does match, set packet_type = CRC_OK & add 32bit key to 128bit key; if CRC doesn't match, set packet_type = CRC_BAD
					  encryption_byte = packet_type_keybit_CRC_ok;
 8001992:	22a0      	movs	r2, #160	; 0xa0
 8001994:	4b41      	ldr	r3, [pc, #260]	; (8001a9c <main+0x4f8>)
 8001996:	701a      	strb	r2, [r3, #0]
 8001998:	e046      	b.n	8001a28 <main+0x484>
				  }

				  else if(Rx_packet_type == packet_type_audio_encrypted){
 800199a:	4b42      	ldr	r3, [pc, #264]	; (8001aa4 <main+0x500>)
 800199c:	781b      	ldrb	r3, [r3, #0]
 800199e:	22ff      	movs	r2, #255	; 0xff
 80019a0:	4293      	cmp	r3, r2
 80019a2:	d122      	bne.n	80019ea <main+0x446>
					  HAL_CRYP_Decrypt(&hcryp, data, settings_audiosamples_length, samples, 50);
 80019a4:	2332      	movs	r3, #50	; 0x32
 80019a6:	9300      	str	r3, [sp, #0]
 80019a8:	4b3f      	ldr	r3, [pc, #252]	; (8001aa8 <main+0x504>)
 80019aa:	2230      	movs	r2, #48	; 0x30
 80019ac:	493f      	ldr	r1, [pc, #252]	; (8001aac <main+0x508>)
 80019ae:	4840      	ldr	r0, [pc, #256]	; (8001ab0 <main+0x50c>)
 80019b0:	f003 fcd4 	bl	800535c <HAL_CRYP_Decrypt>
					  for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 80019b4:	2300      	movs	r3, #0
 80019b6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80019ba:	e00e      	b.n	80019da <main+0x436>
						  circular_buf_put_overwrite(audio_buffer_handle_t, samples[i]);
 80019bc:	4b3d      	ldr	r3, [pc, #244]	; (8001ab4 <main+0x510>)
 80019be:	6818      	ldr	r0, [r3, #0]
 80019c0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80019c4:	4a38      	ldr	r2, [pc, #224]	; (8001aa8 <main+0x504>)
 80019c6:	5cd3      	ldrb	r3, [r2, r3]
 80019c8:	b29b      	uxth	r3, r3
 80019ca:	4619      	mov	r1, r3
 80019cc:	f7ff fd2e 	bl	800142c <circular_buf_put_overwrite>
					  for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 80019d0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80019d4:	3301      	adds	r3, #1
 80019d6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80019da:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80019de:	2b2f      	cmp	r3, #47	; 0x2f
 80019e0:	d9ec      	bls.n	80019bc <main+0x418>
					  }
					  encryption_byte = packet_type_reply;
 80019e2:	220f      	movs	r2, #15
 80019e4:	4b2d      	ldr	r3, [pc, #180]	; (8001a9c <main+0x4f8>)
 80019e6:	701a      	strb	r2, [r3, #0]
 80019e8:	e01e      	b.n	8001a28 <main+0x484>
				  }
				  else if(Rx_packet_type == packet_type_audio){
 80019ea:	4b2e      	ldr	r3, [pc, #184]	; (8001aa4 <main+0x500>)
 80019ec:	781b      	ldrb	r3, [r3, #0]
 80019ee:	22fe      	movs	r2, #254	; 0xfe
 80019f0:	4293      	cmp	r3, r2
 80019f2:	d119      	bne.n	8001a28 <main+0x484>
					  for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 80019f4:	2300      	movs	r3, #0
 80019f6:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
 80019fa:	e00e      	b.n	8001a1a <main+0x476>
						  circular_buf_put_overwrite(audio_buffer_handle_t, data[i]);
 80019fc:	4b2d      	ldr	r3, [pc, #180]	; (8001ab4 <main+0x510>)
 80019fe:	6818      	ldr	r0, [r3, #0]
 8001a00:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001a04:	4a29      	ldr	r2, [pc, #164]	; (8001aac <main+0x508>)
 8001a06:	5cd3      	ldrb	r3, [r2, r3]
 8001a08:	b29b      	uxth	r3, r3
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	f7ff fd0e 	bl	800142c <circular_buf_put_overwrite>
					  for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8001a10:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001a14:	3301      	adds	r3, #1
 8001a16:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
 8001a1a:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001a1e:	2b2f      	cmp	r3, #47	; 0x2f
 8001a20:	d9ec      	bls.n	80019fc <main+0x458>
					  }
					  encryption_byte = packet_type_reply; //hoeft eigenlijk geen packetten te sturen als reply
 8001a22:	220f      	movs	r2, #15
 8001a24:	4b1d      	ldr	r3, [pc, #116]	; (8001a9c <main+0x4f8>)
 8001a26:	701a      	strb	r2, [r3, #0]
				  }

				  writeKeybitPacket(ptrdev, encryption_byte);
 8001a28:	4b1b      	ldr	r3, [pc, #108]	; (8001a98 <main+0x4f4>)
 8001a2a:	681a      	ldr	r2, [r3, #0]
 8001a2c:	4b1b      	ldr	r3, [pc, #108]	; (8001a9c <main+0x4f8>)
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	4619      	mov	r1, r3
 8001a32:	4610      	mov	r0, r2
 8001a34:	f001 fbb0 	bl	8003198 <writeKeybitPacket>
 8001a38:	e19b      	b.n	8001d72 <main+0x7ce>
				  //sprintf(buffer, "%d %d\r\n", (int8_t) Rx_RSSI, (int8_t) ptrdev->RSSI_Mean);
				  //CDC_Transmit_FS((int8_t *)buffer, strlen(buffer));
			  }
		  }

		  else if (settings_mode == 'T'){
 8001a3a:	4b1f      	ldr	r3, [pc, #124]	; (8001ab8 <main+0x514>)
 8001a3c:	781b      	ldrb	r3, [r3, #0]
 8001a3e:	2b54      	cmp	r3, #84	; 0x54
 8001a40:	f040 8197 	bne.w	8001d72 <main+0x7ce>
			  readPacket();
 8001a44:	f001 fafe 	bl	8003044 <readPacket>
			  if (!(ptrdev->RSSI_counter)){
 8001a48:	4b13      	ldr	r3, [pc, #76]	; (8001a98 <main+0x4f4>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d134      	bne.n	8001abc <main+0x518>
				  ptrdev->RSSI_Mean_Double = Rx_RSSI;
 8001a52:	4b10      	ldr	r3, [pc, #64]	; (8001a94 <main+0x4f0>)
 8001a54:	781a      	ldrb	r2, [r3, #0]
 8001a56:	4b10      	ldr	r3, [pc, #64]	; (8001a98 <main+0x4f4>)
 8001a58:	681d      	ldr	r5, [r3, #0]
 8001a5a:	4610      	mov	r0, r2
 8001a5c:	f7fe fd52 	bl	8000504 <__aeabi_ui2d>
 8001a60:	4603      	mov	r3, r0
 8001a62:	460c      	mov	r4, r1
 8001a64:	e9c5 3404 	strd	r3, r4, [r5, #16]
				  ptrdev->RSSI_Mean = round(ptrdev->RSSI_Mean_Double);
 8001a68:	4b0b      	ldr	r3, [pc, #44]	; (8001a98 <main+0x4f4>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	ed93 7b04 	vldr	d7, [r3, #16]
 8001a70:	eeb0 0a47 	vmov.f32	s0, s14
 8001a74:	eef0 0a67 	vmov.f32	s1, s15
 8001a78:	f010 fda2 	bl	80125c0 <round>
 8001a7c:	ec52 1b10 	vmov	r1, r2, d0
 8001a80:	4b05      	ldr	r3, [pc, #20]	; (8001a98 <main+0x4f4>)
 8001a82:	681c      	ldr	r4, [r3, #0]
 8001a84:	4608      	mov	r0, r1
 8001a86:	4611      	mov	r1, r2
 8001a88:	f7fe ffc8 	bl	8000a1c <__aeabi_d2uiz>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	b29b      	uxth	r3, r3
 8001a90:	8123      	strh	r3, [r4, #8]
 8001a92:	e05e      	b.n	8001b52 <main+0x5ae>
 8001a94:	20000a5f 	.word	0x20000a5f
 8001a98:	20000754 	.word	0x20000754
 8001a9c:	20000268 	.word	0x20000268
 8001aa0:	080126f4 	.word	0x080126f4
 8001aa4:	200008b9 	.word	0x200008b9
 8001aa8:	20000994 	.word	0x20000994
 8001aac:	200008dc 	.word	0x200008dc
 8001ab0:	20000aa4 	.word	0x20000aa4
 8001ab4:	20000750 	.word	0x20000750
 8001ab8:	20000040 	.word	0x20000040
			  }
			  else{
				  ptrdev->RSSI_Mean_Double = (ALPHA*Rx_RSSI) + ((1-ALPHA)*ptrdev->RSSI_Mean_Double);
 8001abc:	4b8f      	ldr	r3, [pc, #572]	; (8001cfc <main+0x758>)
 8001abe:	781b      	ldrb	r3, [r3, #0]
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f7fe fd2f 	bl	8000524 <__aeabi_i2d>
 8001ac6:	4b8e      	ldr	r3, [pc, #568]	; (8001d00 <main+0x75c>)
 8001ac8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001acc:	461a      	mov	r2, r3
 8001ace:	4623      	mov	r3, r4
 8001ad0:	f7fe fd92 	bl	80005f8 <__aeabi_dmul>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	460c      	mov	r4, r1
 8001ad8:	4698      	mov	r8, r3
 8001ada:	46a1      	mov	r9, r4
 8001adc:	4b88      	ldr	r3, [pc, #544]	; (8001d00 <main+0x75c>)
 8001ade:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001ae2:	461a      	mov	r2, r3
 8001ae4:	4623      	mov	r3, r4
 8001ae6:	f04f 0000 	mov.w	r0, #0
 8001aea:	4986      	ldr	r1, [pc, #536]	; (8001d04 <main+0x760>)
 8001aec:	f7fe fbcc 	bl	8000288 <__aeabi_dsub>
 8001af0:	4603      	mov	r3, r0
 8001af2:	460c      	mov	r4, r1
 8001af4:	4618      	mov	r0, r3
 8001af6:	4621      	mov	r1, r4
 8001af8:	4b83      	ldr	r3, [pc, #524]	; (8001d08 <main+0x764>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8001b00:	461a      	mov	r2, r3
 8001b02:	4623      	mov	r3, r4
 8001b04:	f7fe fd78 	bl	80005f8 <__aeabi_dmul>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	460c      	mov	r4, r1
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	4622      	mov	r2, r4
 8001b10:	4b7d      	ldr	r3, [pc, #500]	; (8001d08 <main+0x764>)
 8001b12:	681d      	ldr	r5, [r3, #0]
 8001b14:	4613      	mov	r3, r2
 8001b16:	460a      	mov	r2, r1
 8001b18:	4640      	mov	r0, r8
 8001b1a:	4649      	mov	r1, r9
 8001b1c:	f7fe fbb6 	bl	800028c <__adddf3>
 8001b20:	4603      	mov	r3, r0
 8001b22:	460c      	mov	r4, r1
 8001b24:	e9c5 3404 	strd	r3, r4, [r5, #16]
				  ptrdev->RSSI_Mean = round(ptrdev->RSSI_Mean_Double);
 8001b28:	4b77      	ldr	r3, [pc, #476]	; (8001d08 <main+0x764>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	ed93 7b04 	vldr	d7, [r3, #16]
 8001b30:	eeb0 0a47 	vmov.f32	s0, s14
 8001b34:	eef0 0a67 	vmov.f32	s1, s15
 8001b38:	f010 fd42 	bl	80125c0 <round>
 8001b3c:	ec52 1b10 	vmov	r1, r2, d0
 8001b40:	4b71      	ldr	r3, [pc, #452]	; (8001d08 <main+0x764>)
 8001b42:	681c      	ldr	r4, [r3, #0]
 8001b44:	4608      	mov	r0, r1
 8001b46:	4611      	mov	r1, r2
 8001b48:	f7fe ff68 	bl	8000a1c <__aeabi_d2uiz>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	b29b      	uxth	r3, r3
 8001b50:	8123      	strh	r3, [r4, #8]
			  }
			  (ptrdev->RSSI_counter)++;
 8001b52:	4b6d      	ldr	r3, [pc, #436]	; (8001d08 <main+0x764>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	685a      	ldr	r2, [r3, #4]
 8001b58:	3201      	adds	r2, #1
 8001b5a:	605a      	str	r2, [r3, #4]


			  // ---Key generation algorithm TX---
			  // Wait for 100 RSSI values
			  if(ptrdev->RSSI_counter > 100){
 8001b5c:	4b6a      	ldr	r3, [pc, #424]	; (8001d08 <main+0x764>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	2b64      	cmp	r3, #100	; 0x64
 8001b64:	f240 80f3 	bls.w	8001d4e <main+0x7aa>
				  // Delay for new keybit is passed
				  if (ptrdev->key_chosen_wait_timer == 0){
 8001b68:	4b67      	ldr	r3, [pc, #412]	; (8001d08 <main+0x764>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d153      	bne.n	8001c1c <main+0x678>
					  // RSS below threshold -> keybit = 0
					  if (Rx_RSSI < (ptrdev->RSSI_Mean - settings_threshold)){
 8001b74:	4b61      	ldr	r3, [pc, #388]	; (8001cfc <main+0x758>)
 8001b76:	781b      	ldrb	r3, [r3, #0]
 8001b78:	461a      	mov	r2, r3
 8001b7a:	4b63      	ldr	r3, [pc, #396]	; (8001d08 <main+0x764>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	891b      	ldrh	r3, [r3, #8]
 8001b80:	4619      	mov	r1, r3
 8001b82:	4b62      	ldr	r3, [pc, #392]	; (8001d0c <main+0x768>)
 8001b84:	781b      	ldrb	r3, [r3, #0]
 8001b86:	1acb      	subs	r3, r1, r3
 8001b88:	429a      	cmp	r2, r3
 8001b8a:	da1b      	bge.n	8001bc4 <main+0x620>
						  if ((ptrdev->keybits_8bit) < 8){
 8001b8c:	4b5e      	ldr	r3, [pc, #376]	; (8001d08 <main+0x764>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	7e1b      	ldrb	r3, [r3, #24]
 8001b92:	2b07      	cmp	r3, #7
 8001b94:	d84a      	bhi.n	8001c2c <main+0x688>
							  ptrdev->key_8bit = ((ptrdev->key_8bit)<<1) | 0;
 8001b96:	4b5c      	ldr	r3, [pc, #368]	; (8001d08 <main+0x764>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	7e5a      	ldrb	r2, [r3, #25]
 8001b9c:	4b5a      	ldr	r3, [pc, #360]	; (8001d08 <main+0x764>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	0052      	lsls	r2, r2, #1
 8001ba2:	b2d2      	uxtb	r2, r2
 8001ba4:	765a      	strb	r2, [r3, #25]
							  (ptrdev->keybits_8bit)++;
 8001ba6:	4b58      	ldr	r3, [pc, #352]	; (8001d08 <main+0x764>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	7e1a      	ldrb	r2, [r3, #24]
 8001bac:	3201      	adds	r2, #1
 8001bae:	b2d2      	uxtb	r2, r2
 8001bb0:	761a      	strb	r2, [r3, #24]
							  encryption_byte = packet_type_keybit_chosen;
 8001bb2:	22aa      	movs	r2, #170	; 0xaa
 8001bb4:	4b56      	ldr	r3, [pc, #344]	; (8001d10 <main+0x76c>)
 8001bb6:	701a      	strb	r2, [r3, #0]

							  ptrdev->key_chosen_wait_timer = 8;
 8001bb8:	4b53      	ldr	r3, [pc, #332]	; (8001d08 <main+0x764>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	2208      	movs	r2, #8
 8001bbe:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
 8001bc2:	e033      	b.n	8001c2c <main+0x688>
						  }
					  }
					  // RSS above threshold -> keybit = 1
					  else if (Rx_RSSI > (ptrdev->RSSI_Mean + settings_threshold)){
 8001bc4:	4b4d      	ldr	r3, [pc, #308]	; (8001cfc <main+0x758>)
 8001bc6:	781b      	ldrb	r3, [r3, #0]
 8001bc8:	461a      	mov	r2, r3
 8001bca:	4b4f      	ldr	r3, [pc, #316]	; (8001d08 <main+0x764>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	891b      	ldrh	r3, [r3, #8]
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	4b4e      	ldr	r3, [pc, #312]	; (8001d0c <main+0x768>)
 8001bd4:	781b      	ldrb	r3, [r3, #0]
 8001bd6:	440b      	add	r3, r1
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	dd27      	ble.n	8001c2c <main+0x688>
						  if ((ptrdev->keybits_8bit) < 8){
 8001bdc:	4b4a      	ldr	r3, [pc, #296]	; (8001d08 <main+0x764>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	7e1b      	ldrb	r3, [r3, #24]
 8001be2:	2b07      	cmp	r3, #7
 8001be4:	d822      	bhi.n	8001c2c <main+0x688>
							  ptrdev->key_8bit = ((ptrdev->key_8bit)<<1) | 1;
 8001be6:	4b48      	ldr	r3, [pc, #288]	; (8001d08 <main+0x764>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	7e5b      	ldrb	r3, [r3, #25]
 8001bec:	005b      	lsls	r3, r3, #1
 8001bee:	b25b      	sxtb	r3, r3
 8001bf0:	f043 0301 	orr.w	r3, r3, #1
 8001bf4:	b25a      	sxtb	r2, r3
 8001bf6:	4b44      	ldr	r3, [pc, #272]	; (8001d08 <main+0x764>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	b2d2      	uxtb	r2, r2
 8001bfc:	765a      	strb	r2, [r3, #25]
							  (ptrdev->keybits_8bit)++;
 8001bfe:	4b42      	ldr	r3, [pc, #264]	; (8001d08 <main+0x764>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	7e1a      	ldrb	r2, [r3, #24]
 8001c04:	3201      	adds	r2, #1
 8001c06:	b2d2      	uxtb	r2, r2
 8001c08:	761a      	strb	r2, [r3, #24]
							  encryption_byte = packet_type_keybit_chosen;
 8001c0a:	22aa      	movs	r2, #170	; 0xaa
 8001c0c:	4b40      	ldr	r3, [pc, #256]	; (8001d10 <main+0x76c>)
 8001c0e:	701a      	strb	r2, [r3, #0]

							  ptrdev->key_chosen_wait_timer = 8;
 8001c10:	4b3d      	ldr	r3, [pc, #244]	; (8001d08 <main+0x764>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	2208      	movs	r2, #8
 8001c16:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
 8001c1a:	e007      	b.n	8001c2c <main+0x688>
						  }
					  }
				  }
				  else{
					  (ptrdev->key_chosen_wait_timer)--;
 8001c1c:	4b3a      	ldr	r3, [pc, #232]	; (8001d08 <main+0x764>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 8001c24:	3a01      	subs	r2, #1
 8001c26:	b2d2      	uxtb	r2, r2
 8001c28:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
				  }

				  // Hamming
				  if(ptrdev->keybits_8bit == 8 && ptrdev->keybytes_32bit != 4 && ptrdev->keywords_128bit != 4){
 8001c2c:	4b36      	ldr	r3, [pc, #216]	; (8001d08 <main+0x764>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	7e1b      	ldrb	r3, [r3, #24]
 8001c32:	2b08      	cmp	r3, #8
 8001c34:	d13b      	bne.n	8001cae <main+0x70a>
 8001c36:	4b34      	ldr	r3, [pc, #208]	; (8001d08 <main+0x764>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	7e9b      	ldrb	r3, [r3, #26]
 8001c3c:	2b04      	cmp	r3, #4
 8001c3e:	d036      	beq.n	8001cae <main+0x70a>
 8001c40:	4b31      	ldr	r3, [pc, #196]	; (8001d08 <main+0x764>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001c48:	2b04      	cmp	r3, #4
 8001c4a:	d030      	beq.n	8001cae <main+0x70a>
					  // Prepare hamming
					  // Hamming_send(Key_New);

					  // Shift 8-bit key in 32-bit key + update parameters
					  ptrdev->key_32bit = ((ptrdev->key_32bit)<<8) | (ptrdev->key_8bit);
 8001c4c:	4b2e      	ldr	r3, [pc, #184]	; (8001d08 <main+0x764>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	69db      	ldr	r3, [r3, #28]
 8001c52:	021a      	lsls	r2, r3, #8
 8001c54:	4b2c      	ldr	r3, [pc, #176]	; (8001d08 <main+0x764>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	7e5b      	ldrb	r3, [r3, #25]
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	4b2a      	ldr	r3, [pc, #168]	; (8001d08 <main+0x764>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	430a      	orrs	r2, r1
 8001c62:	61da      	str	r2, [r3, #28]
					  ptrdev->key_8bit = 0;
 8001c64:	4b28      	ldr	r3, [pc, #160]	; (8001d08 <main+0x764>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	2200      	movs	r2, #0
 8001c6a:	765a      	strb	r2, [r3, #25]
					  ptrdev->keybits_8bit = 0;
 8001c6c:	4b26      	ldr	r3, [pc, #152]	; (8001d08 <main+0x764>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	2200      	movs	r2, #0
 8001c72:	761a      	strb	r2, [r3, #24]
					  (ptrdev->keybytes_32bit)++;
 8001c74:	4b24      	ldr	r3, [pc, #144]	; (8001d08 <main+0x764>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	7e9a      	ldrb	r2, [r3, #26]
 8001c7a:	3201      	adds	r2, #1
 8001c7c:	b2d2      	uxtb	r2, r2
 8001c7e:	769a      	strb	r2, [r3, #26]

					  encryption_byte = packet_type_keybit_chosen_Hamming;
 8001c80:	22ab      	movs	r2, #171	; 0xab
 8001c82:	4b23      	ldr	r3, [pc, #140]	; (8001d10 <main+0x76c>)
 8001c84:	701a      	strb	r2, [r3, #0]

					  // Transmit over USB
					  uint8_t TxBuf[32];
					  sprintf(TxBuf, "%lu\r\n", (unsigned long) (ptrdev->key_32bit));
 8001c86:	4b20      	ldr	r3, [pc, #128]	; (8001d08 <main+0x764>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	69da      	ldr	r2, [r3, #28]
 8001c8c:	1d3b      	adds	r3, r7, #4
 8001c8e:	4921      	ldr	r1, [pc, #132]	; (8001d14 <main+0x770>)
 8001c90:	4618      	mov	r0, r3
 8001c92:	f00f ff39 	bl	8011b08 <siprintf>
					  CDC_Transmit_FS((int8_t *)TxBuf, strlen(TxBuf));
 8001c96:	1d3b      	adds	r3, r7, #4
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f7fe fa99 	bl	80001d0 <strlen>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	b29a      	uxth	r2, r3
 8001ca2:	1d3b      	adds	r3, r7, #4
 8001ca4:	4611      	mov	r1, r2
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f00e feec 	bl	8010a84 <CDC_Transmit_FS>
				  if(ptrdev->keybits_8bit == 8 && ptrdev->keybytes_32bit != 4 && ptrdev->keywords_128bit != 4){
 8001cac:	e04f      	b.n	8001d4e <main+0x7aa>
				  }
				  // CRC
				  else if(ptrdev->keybits_8bit == 8 && ptrdev->keybytes_32bit == 4 && ptrdev->keywords_128bit != 4){
 8001cae:	4b16      	ldr	r3, [pc, #88]	; (8001d08 <main+0x764>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	7e1b      	ldrb	r3, [r3, #24]
 8001cb4:	2b08      	cmp	r3, #8
 8001cb6:	d12f      	bne.n	8001d18 <main+0x774>
 8001cb8:	4b13      	ldr	r3, [pc, #76]	; (8001d08 <main+0x764>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	7e9b      	ldrb	r3, [r3, #26]
 8001cbe:	2b04      	cmp	r3, #4
 8001cc0:	d12a      	bne.n	8001d18 <main+0x774>
 8001cc2:	4b11      	ldr	r3, [pc, #68]	; (8001d08 <main+0x764>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001cca:	2b04      	cmp	r3, #4
 8001ccc:	d024      	beq.n	8001d18 <main+0x774>
					  // Update 128-bit key with new 32-bit key ==> niet hierin doen, maar enkel eens CRC response ok

					  // calculate CRC + set flag for packet with CRC on networklayer

					  (ptrdev->key_counter_32bit)++;
 8001cce:	4b0e      	ldr	r3, [pc, #56]	; (8001d08 <main+0x764>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	8c1a      	ldrh	r2, [r3, #32]
 8001cd4:	3201      	adds	r2, #1
 8001cd6:	b292      	uxth	r2, r2
 8001cd8:	841a      	strh	r2, [r3, #32]
					  (ptrdev->keywords_128bit)++; //enkel als response CRC ok is
 8001cda:	4b0b      	ldr	r3, [pc, #44]	; (8001d08 <main+0x764>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8001ce2:	3201      	adds	r2, #1
 8001ce4:	b2d2      	uxtb	r2, r2
 8001ce6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
					  (ptrdev->keybytes_32bit) = 0;
 8001cea:	4b07      	ldr	r3, [pc, #28]	; (8001d08 <main+0x764>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	2200      	movs	r2, #0
 8001cf0:	769a      	strb	r2, [r3, #26]

					  encryption_byte = packet_type_keybit_chosen_CRC;
 8001cf2:	22ac      	movs	r2, #172	; 0xac
 8001cf4:	4b06      	ldr	r3, [pc, #24]	; (8001d10 <main+0x76c>)
 8001cf6:	701a      	strb	r2, [r3, #0]
 8001cf8:	e029      	b.n	8001d4e <main+0x7aa>
 8001cfa:	bf00      	nop
 8001cfc:	20000a5f 	.word	0x20000a5f
 8001d00:	20000060 	.word	0x20000060
 8001d04:	3ff00000 	.word	0x3ff00000
 8001d08:	20000754 	.word	0x20000754
 8001d0c:	20000043 	.word	0x20000043
 8001d10:	20000268 	.word	0x20000268
 8001d14:	080126f4 	.word	0x080126f4

				  }
				  else if(ptrdev->keybits_8bit == 8 && ptrdev->keybytes_32bit == 4 && ptrdev->keywords_128bit == 4){
 8001d18:	4b1a      	ldr	r3, [pc, #104]	; (8001d84 <main+0x7e0>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	7e1b      	ldrb	r3, [r3, #24]
 8001d1e:	2b08      	cmp	r3, #8
 8001d20:	d115      	bne.n	8001d4e <main+0x7aa>
 8001d22:	4b18      	ldr	r3, [pc, #96]	; (8001d84 <main+0x7e0>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	7e9b      	ldrb	r3, [r3, #26]
 8001d28:	2b04      	cmp	r3, #4
 8001d2a:	d110      	bne.n	8001d4e <main+0x7aa>
 8001d2c:	4b15      	ldr	r3, [pc, #84]	; (8001d84 <main+0x7e0>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001d34:	2b04      	cmp	r3, #4
 8001d36:	d10a      	bne.n	8001d4e <main+0x7aa>
					  // Hoeft niet per se omdat we de 128-bit sleutel per 32-bit updaten als CRC response ok is
					  (ptrdev->key_counter)++;
 8001d38:	4b12      	ldr	r3, [pc, #72]	; (8001d84 <main+0x7e0>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 8001d3e:	3201      	adds	r2, #1
 8001d40:	b292      	uxth	r2, r2
 8001d42:	869a      	strh	r2, [r3, #52]	; 0x34
					  ptrdev->keywords_128bit = 0;
 8001d44:	4b0f      	ldr	r3, [pc, #60]	; (8001d84 <main+0x7e0>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	2200      	movs	r2, #0
 8001d4a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				  }
			  }
			  if(encryption_byte !=0){
 8001d4e:	4b0e      	ldr	r3, [pc, #56]	; (8001d88 <main+0x7e4>)
 8001d50:	781b      	ldrb	r3, [r3, #0]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d00d      	beq.n	8001d72 <main+0x7ce>
				  HAL_Delay(1); //Delay om RX niet t flooden met packets
 8001d56:	2001      	movs	r0, #1
 8001d58:	f002 fb86 	bl	8004468 <HAL_Delay>
				  writeKeybitPacket(ptrdev, encryption_byte);
 8001d5c:	4b09      	ldr	r3, [pc, #36]	; (8001d84 <main+0x7e0>)
 8001d5e:	681a      	ldr	r2, [r3, #0]
 8001d60:	4b09      	ldr	r3, [pc, #36]	; (8001d88 <main+0x7e4>)
 8001d62:	781b      	ldrb	r3, [r3, #0]
 8001d64:	4619      	mov	r1, r3
 8001d66:	4610      	mov	r0, r2
 8001d68:	f001 fa16 	bl	8003198 <writeKeybitPacket>
				  encryption_byte = 0;
 8001d6c:	4b06      	ldr	r3, [pc, #24]	; (8001d88 <main+0x7e4>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	701a      	strb	r2, [r3, #0]
			  //sprintf(buffer, "%d %d\r\n", (int8_t) Rx_RSSI, (int8_t) ptrdev->RSSI_Mean);
			  //CDC_Transmit_FS((int8_t *)buffer, strlen(buffer));
		  }
	  }

	  if (INT_PACKET_SENT){
 8001d72:	4b06      	ldr	r3, [pc, #24]	; (8001d8c <main+0x7e8>)
 8001d74:	781b      	ldrb	r3, [r3, #0]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	f43f ac5f 	beq.w	800163a <main+0x96>
		  INT_PACKET_SENT = 0;
 8001d7c:	4b03      	ldr	r3, [pc, #12]	; (8001d8c <main+0x7e8>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	701a      	strb	r2, [r3, #0]
	  if (settings_mode == 'T') {
 8001d82:	e45a      	b.n	800163a <main+0x96>
 8001d84:	20000754 	.word	0x20000754
 8001d88:	20000268 	.word	0x20000268
 8001d8c:	2000026a 	.word	0x2000026a

08001d90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b098      	sub	sp, #96	; 0x60
 8001d94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d96:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001d9a:	2230      	movs	r2, #48	; 0x30
 8001d9c:	2100      	movs	r1, #0
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f00f fb2a 	bl	80113f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001da4:	f107 031c 	add.w	r3, r7, #28
 8001da8:	2200      	movs	r2, #0
 8001daa:	601a      	str	r2, [r3, #0]
 8001dac:	605a      	str	r2, [r3, #4]
 8001dae:	609a      	str	r2, [r3, #8]
 8001db0:	60da      	str	r2, [r3, #12]
 8001db2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001db4:	f107 030c 	add.w	r3, r7, #12
 8001db8:	2200      	movs	r2, #0
 8001dba:	601a      	str	r2, [r3, #0]
 8001dbc:	605a      	str	r2, [r3, #4]
 8001dbe:	609a      	str	r2, [r3, #8]
 8001dc0:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	60bb      	str	r3, [r7, #8]
 8001dc6:	4b32      	ldr	r3, [pc, #200]	; (8001e90 <SystemClock_Config+0x100>)
 8001dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dca:	4a31      	ldr	r2, [pc, #196]	; (8001e90 <SystemClock_Config+0x100>)
 8001dcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dd0:	6413      	str	r3, [r2, #64]	; 0x40
 8001dd2:	4b2f      	ldr	r3, [pc, #188]	; (8001e90 <SystemClock_Config+0x100>)
 8001dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dda:	60bb      	str	r3, [r7, #8]
 8001ddc:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001dde:	2300      	movs	r3, #0
 8001de0:	607b      	str	r3, [r7, #4]
 8001de2:	4b2c      	ldr	r3, [pc, #176]	; (8001e94 <SystemClock_Config+0x104>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	4a2b      	ldr	r2, [pc, #172]	; (8001e94 <SystemClock_Config+0x104>)
 8001de8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001dec:	6013      	str	r3, [r2, #0]
 8001dee:	4b29      	ldr	r3, [pc, #164]	; (8001e94 <SystemClock_Config+0x104>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001df6:	607b      	str	r3, [r7, #4]
 8001df8:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8001dfa:	2305      	movs	r3, #5
 8001dfc:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001dfe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e02:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001e04:	2301      	movs	r3, #1
 8001e06:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e08:	2302      	movs	r3, #2
 8001e0a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e0c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001e10:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001e12:	2319      	movs	r3, #25
 8001e14:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001e16:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001e1a:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e1c:	2302      	movs	r3, #2
 8001e1e:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001e20:	2307      	movs	r3, #7
 8001e22:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e24:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f007 feb7 	bl	8009b9c <HAL_RCC_OscConfig>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d001      	beq.n	8001e38 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8001e34:	f001 fad6 	bl	80033e4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e38:	230f      	movs	r3, #15
 8001e3a:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e3c:	2302      	movs	r3, #2
 8001e3e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e40:	2300      	movs	r3, #0
 8001e42:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001e44:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001e48:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001e4a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e4e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001e50:	f107 031c 	add.w	r3, r7, #28
 8001e54:	2105      	movs	r1, #5
 8001e56:	4618      	mov	r0, r3
 8001e58:	f008 f910 	bl	800a07c <HAL_RCC_ClockConfig>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d001      	beq.n	8001e66 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8001e62:	f001 fabf 	bl	80033e4 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001e66:	2302      	movs	r3, #2
 8001e68:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001e6a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e6e:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e70:	f107 030c 	add.w	r3, r7, #12
 8001e74:	4618      	mov	r0, r3
 8001e76:	f008 faf5 	bl	800a464 <HAL_RCCEx_PeriphCLKConfig>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d001      	beq.n	8001e84 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8001e80:	f001 fab0 	bl	80033e4 <Error_Handler>
  }
  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8001e84:	f008 f9e0 	bl	800a248 <HAL_RCC_EnableCSS>
}
 8001e88:	bf00      	nop
 8001e8a:	3760      	adds	r7, #96	; 0x60
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	40023800 	.word	0x40023800
 8001e94:	40007000 	.word	0x40007000

08001e98 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b084      	sub	sp, #16
 8001e9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001e9e:	463b      	mov	r3, r7
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	601a      	str	r2, [r3, #0]
 8001ea4:	605a      	str	r2, [r3, #4]
 8001ea6:	609a      	str	r2, [r3, #8]
 8001ea8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001eaa:	4b23      	ldr	r3, [pc, #140]	; (8001f38 <MX_ADC1_Init+0xa0>)
 8001eac:	4a23      	ldr	r2, [pc, #140]	; (8001f3c <MX_ADC1_Init+0xa4>)
 8001eae:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001eb0:	4b21      	ldr	r3, [pc, #132]	; (8001f38 <MX_ADC1_Init+0xa0>)
 8001eb2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001eb6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 8001eb8:	4b1f      	ldr	r3, [pc, #124]	; (8001f38 <MX_ADC1_Init+0xa0>)
 8001eba:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ebe:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001ec0:	4b1d      	ldr	r3, [pc, #116]	; (8001f38 <MX_ADC1_Init+0xa0>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001ec6:	4b1c      	ldr	r3, [pc, #112]	; (8001f38 <MX_ADC1_Init+0xa0>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001ecc:	4b1a      	ldr	r3, [pc, #104]	; (8001f38 <MX_ADC1_Init+0xa0>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001ed4:	4b18      	ldr	r3, [pc, #96]	; (8001f38 <MX_ADC1_Init+0xa0>)
 8001ed6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001eda:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T5_CC1;
 8001edc:	4b16      	ldr	r3, [pc, #88]	; (8001f38 <MX_ADC1_Init+0xa0>)
 8001ede:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8001ee2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ee4:	4b14      	ldr	r3, [pc, #80]	; (8001f38 <MX_ADC1_Init+0xa0>)
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001eea:	4b13      	ldr	r3, [pc, #76]	; (8001f38 <MX_ADC1_Init+0xa0>)
 8001eec:	2201      	movs	r2, #1
 8001eee:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001ef0:	4b11      	ldr	r3, [pc, #68]	; (8001f38 <MX_ADC1_Init+0xa0>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001ef8:	4b0f      	ldr	r3, [pc, #60]	; (8001f38 <MX_ADC1_Init+0xa0>)
 8001efa:	2201      	movs	r2, #1
 8001efc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001efe:	480e      	ldr	r0, [pc, #56]	; (8001f38 <MX_ADC1_Init+0xa0>)
 8001f00:	f002 fad4 	bl	80044ac <HAL_ADC_Init>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d001      	beq.n	8001f0e <MX_ADC1_Init+0x76>
  {
    Error_Handler();
 8001f0a:	f001 fa6b 	bl	80033e4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001f0e:	2303      	movs	r3, #3
 8001f10:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001f12:	2301      	movs	r3, #1
 8001f14:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001f16:	2300      	movs	r3, #0
 8001f18:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f1a:	463b      	mov	r3, r7
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	4806      	ldr	r0, [pc, #24]	; (8001f38 <MX_ADC1_Init+0xa0>)
 8001f20:	f002 fd78 	bl	8004a14 <HAL_ADC_ConfigChannel>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d001      	beq.n	8001f2e <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 8001f2a:	f001 fa5b 	bl	80033e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001f2e:	bf00      	nop
 8001f30:	3710      	adds	r7, #16
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	20000818 	.word	0x20000818
 8001f3c:	40012000 	.word	0x40012000

08001f40 <MX_CRYP_Init>:
  * @brief CRYP Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRYP_Init(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	af00      	add	r7, sp, #0
  /* USER CODE END CRYP_Init 0 */

  /* USER CODE BEGIN CRYP_Init 1 */

  /* USER CODE END CRYP_Init 1 */
  hcryp.Instance = CRYP;
 8001f44:	4b0d      	ldr	r3, [pc, #52]	; (8001f7c <MX_CRYP_Init+0x3c>)
 8001f46:	4a0e      	ldr	r2, [pc, #56]	; (8001f80 <MX_CRYP_Init+0x40>)
 8001f48:	601a      	str	r2, [r3, #0]
  hcryp.Init.DataType = CRYP_DATATYPE_8B;
 8001f4a:	4b0c      	ldr	r3, [pc, #48]	; (8001f7c <MX_CRYP_Init+0x3c>)
 8001f4c:	2280      	movs	r2, #128	; 0x80
 8001f4e:	605a      	str	r2, [r3, #4]
  hcryp.Init.KeySize = CRYP_KEYSIZE_128B;
 8001f50:	4b0a      	ldr	r3, [pc, #40]	; (8001f7c <MX_CRYP_Init+0x3c>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	609a      	str	r2, [r3, #8]
  hcryp.Init.pKey = (uint32_t *)pKeyCRYP;
 8001f56:	4b09      	ldr	r3, [pc, #36]	; (8001f7c <MX_CRYP_Init+0x3c>)
 8001f58:	4a0a      	ldr	r2, [pc, #40]	; (8001f84 <MX_CRYP_Init+0x44>)
 8001f5a:	60da      	str	r2, [r3, #12]
  hcryp.Init.Algorithm = CRYP_AES_ECB;
 8001f5c:	4b07      	ldr	r3, [pc, #28]	; (8001f7c <MX_CRYP_Init+0x3c>)
 8001f5e:	2220      	movs	r2, #32
 8001f60:	615a      	str	r2, [r3, #20]
  hcryp.Init.DataWidthUnit = CRYP_DATAWIDTHUNIT_BYTE;
 8001f62:	4b06      	ldr	r3, [pc, #24]	; (8001f7c <MX_CRYP_Init+0x3c>)
 8001f64:	2201      	movs	r2, #1
 8001f66:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_CRYP_Init(&hcryp) != HAL_OK)
 8001f68:	4804      	ldr	r0, [pc, #16]	; (8001f7c <MX_CRYP_Init+0x3c>)
 8001f6a:	f003 f88c 	bl	8005086 <HAL_CRYP_Init>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d001      	beq.n	8001f78 <MX_CRYP_Init+0x38>
  {
    Error_Handler();
 8001f74:	f001 fa36 	bl	80033e4 <Error_Handler>
  }
  /* USER CODE BEGIN CRYP_Init 2 */

  /* USER CODE END CRYP_Init 2 */

}
 8001f78:	bf00      	nop
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	20000aa4 	.word	0x20000aa4
 8001f80:	50060000 	.word	0x50060000
 8001f84:	08012f88 	.word	0x08012f88

08001f88 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b082      	sub	sp, #8
 8001f8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001f8e:	463b      	mov	r3, r7
 8001f90:	2200      	movs	r2, #0
 8001f92:	601a      	str	r2, [r3, #0]
 8001f94:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8001f96:	4b0f      	ldr	r3, [pc, #60]	; (8001fd4 <MX_DAC_Init+0x4c>)
 8001f98:	4a0f      	ldr	r2, [pc, #60]	; (8001fd8 <MX_DAC_Init+0x50>)
 8001f9a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001f9c:	480d      	ldr	r0, [pc, #52]	; (8001fd4 <MX_DAC_Init+0x4c>)
 8001f9e:	f003 febb 	bl	8005d18 <HAL_DAC_Init>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d001      	beq.n	8001fac <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001fa8:	f001 fa1c 	bl	80033e4 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001fac:	2300      	movs	r3, #0
 8001fae:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001fb4:	463b      	mov	r3, r7
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	4619      	mov	r1, r3
 8001fba:	4806      	ldr	r0, [pc, #24]	; (8001fd4 <MX_DAC_Init+0x4c>)
 8001fbc:	f003 ffa3 	bl	8005f06 <HAL_DAC_ConfigChannel>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d001      	beq.n	8001fca <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8001fc6:	f001 fa0d 	bl	80033e4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8001fca:	bf00      	nop
 8001fcc:	3708      	adds	r7, #8
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	200008a4 	.word	0x200008a4
 8001fd8:	40007400 	.word	0x40007400

08001fdc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001fe0:	4b12      	ldr	r3, [pc, #72]	; (800202c <MX_I2C1_Init+0x50>)
 8001fe2:	4a13      	ldr	r2, [pc, #76]	; (8002030 <MX_I2C1_Init+0x54>)
 8001fe4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001fe6:	4b11      	ldr	r3, [pc, #68]	; (800202c <MX_I2C1_Init+0x50>)
 8001fe8:	4a12      	ldr	r2, [pc, #72]	; (8002034 <MX_I2C1_Init+0x58>)
 8001fea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001fec:	4b0f      	ldr	r3, [pc, #60]	; (800202c <MX_I2C1_Init+0x50>)
 8001fee:	2200      	movs	r2, #0
 8001ff0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001ff2:	4b0e      	ldr	r3, [pc, #56]	; (800202c <MX_I2C1_Init+0x50>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ff8:	4b0c      	ldr	r3, [pc, #48]	; (800202c <MX_I2C1_Init+0x50>)
 8001ffa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001ffe:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002000:	4b0a      	ldr	r3, [pc, #40]	; (800202c <MX_I2C1_Init+0x50>)
 8002002:	2200      	movs	r2, #0
 8002004:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002006:	4b09      	ldr	r3, [pc, #36]	; (800202c <MX_I2C1_Init+0x50>)
 8002008:	2200      	movs	r2, #0
 800200a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800200c:	4b07      	ldr	r3, [pc, #28]	; (800202c <MX_I2C1_Init+0x50>)
 800200e:	2200      	movs	r2, #0
 8002010:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002012:	4b06      	ldr	r3, [pc, #24]	; (800202c <MX_I2C1_Init+0x50>)
 8002014:	2200      	movs	r2, #0
 8002016:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002018:	4804      	ldr	r0, [pc, #16]	; (800202c <MX_I2C1_Init+0x50>)
 800201a:	f004 fa05 	bl	8006428 <HAL_I2C_Init>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	d001      	beq.n	8002028 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002024:	f001 f9de 	bl	80033e4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002028:	bf00      	nop
 800202a:	bd80      	pop	{r7, pc}
 800202c:	200006f8 	.word	0x200006f8
 8002030:	40005400 	.word	0x40005400
 8002034:	00061a80 	.word	0x00061a80

08002038 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b086      	sub	sp, #24
 800203c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800203e:	1d3b      	adds	r3, r7, #4
 8002040:	2200      	movs	r2, #0
 8002042:	601a      	str	r2, [r3, #0]
 8002044:	605a      	str	r2, [r3, #4]
 8002046:	609a      	str	r2, [r3, #8]
 8002048:	60da      	str	r2, [r3, #12]
 800204a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800204c:	2300      	movs	r3, #0
 800204e:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002050:	4b24      	ldr	r3, [pc, #144]	; (80020e4 <MX_RTC_Init+0xac>)
 8002052:	4a25      	ldr	r2, [pc, #148]	; (80020e8 <MX_RTC_Init+0xb0>)
 8002054:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002056:	4b23      	ldr	r3, [pc, #140]	; (80020e4 <MX_RTC_Init+0xac>)
 8002058:	2200      	movs	r2, #0
 800205a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800205c:	4b21      	ldr	r3, [pc, #132]	; (80020e4 <MX_RTC_Init+0xac>)
 800205e:	227f      	movs	r2, #127	; 0x7f
 8002060:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002062:	4b20      	ldr	r3, [pc, #128]	; (80020e4 <MX_RTC_Init+0xac>)
 8002064:	22ff      	movs	r2, #255	; 0xff
 8002066:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002068:	4b1e      	ldr	r3, [pc, #120]	; (80020e4 <MX_RTC_Init+0xac>)
 800206a:	2200      	movs	r2, #0
 800206c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800206e:	4b1d      	ldr	r3, [pc, #116]	; (80020e4 <MX_RTC_Init+0xac>)
 8002070:	2200      	movs	r2, #0
 8002072:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002074:	4b1b      	ldr	r3, [pc, #108]	; (80020e4 <MX_RTC_Init+0xac>)
 8002076:	2200      	movs	r2, #0
 8002078:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800207a:	481a      	ldr	r0, [pc, #104]	; (80020e4 <MX_RTC_Init+0xac>)
 800207c:	f008 fad4 	bl	800a628 <HAL_RTC_Init>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d001      	beq.n	800208a <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8002086:	f001 f9ad 	bl	80033e4 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 12;
 800208a:	230c      	movs	r3, #12
 800208c:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 59;
 800208e:	233b      	movs	r3, #59	; 0x3b
 8002090:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 8002092:	2300      	movs	r3, #0
 8002094:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002096:	2300      	movs	r3, #0
 8002098:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800209a:	2300      	movs	r3, #0
 800209c:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800209e:	1d3b      	adds	r3, r7, #4
 80020a0:	2200      	movs	r2, #0
 80020a2:	4619      	mov	r1, r3
 80020a4:	480f      	ldr	r0, [pc, #60]	; (80020e4 <MX_RTC_Init+0xac>)
 80020a6:	f008 fb50 	bl	800a74a <HAL_RTC_SetTime>
 80020aa:	4603      	mov	r3, r0
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d001      	beq.n	80020b4 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 80020b0:	f001 f998 	bl	80033e4 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80020b4:	2301      	movs	r3, #1
 80020b6:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MAY;
 80020b8:	2305      	movs	r3, #5
 80020ba:	707b      	strb	r3, [r7, #1]
  sDate.Date = 31;
 80020bc:	231f      	movs	r3, #31
 80020be:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 80020c0:	2300      	movs	r3, #0
 80020c2:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 80020c4:	463b      	mov	r3, r7
 80020c6:	2200      	movs	r2, #0
 80020c8:	4619      	mov	r1, r3
 80020ca:	4806      	ldr	r0, [pc, #24]	; (80020e4 <MX_RTC_Init+0xac>)
 80020cc:	f008 fbfa 	bl	800a8c4 <HAL_RTC_SetDate>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d001      	beq.n	80020da <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 80020d6:	f001 f985 	bl	80033e4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80020da:	bf00      	nop
 80020dc:	3718      	adds	r7, #24
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	200008bc 	.word	0x200008bc
 80020e8:	40002800 	.word	0x40002800

080020ec <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80020f0:	4b17      	ldr	r3, [pc, #92]	; (8002150 <MX_SPI1_Init+0x64>)
 80020f2:	4a18      	ldr	r2, [pc, #96]	; (8002154 <MX_SPI1_Init+0x68>)
 80020f4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80020f6:	4b16      	ldr	r3, [pc, #88]	; (8002150 <MX_SPI1_Init+0x64>)
 80020f8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80020fc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80020fe:	4b14      	ldr	r3, [pc, #80]	; (8002150 <MX_SPI1_Init+0x64>)
 8002100:	2200      	movs	r2, #0
 8002102:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002104:	4b12      	ldr	r3, [pc, #72]	; (8002150 <MX_SPI1_Init+0x64>)
 8002106:	2200      	movs	r2, #0
 8002108:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800210a:	4b11      	ldr	r3, [pc, #68]	; (8002150 <MX_SPI1_Init+0x64>)
 800210c:	2200      	movs	r2, #0
 800210e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002110:	4b0f      	ldr	r3, [pc, #60]	; (8002150 <MX_SPI1_Init+0x64>)
 8002112:	2200      	movs	r2, #0
 8002114:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002116:	4b0e      	ldr	r3, [pc, #56]	; (8002150 <MX_SPI1_Init+0x64>)
 8002118:	f44f 7200 	mov.w	r2, #512	; 0x200
 800211c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800211e:	4b0c      	ldr	r3, [pc, #48]	; (8002150 <MX_SPI1_Init+0x64>)
 8002120:	2210      	movs	r2, #16
 8002122:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002124:	4b0a      	ldr	r3, [pc, #40]	; (8002150 <MX_SPI1_Init+0x64>)
 8002126:	2200      	movs	r2, #0
 8002128:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800212a:	4b09      	ldr	r3, [pc, #36]	; (8002150 <MX_SPI1_Init+0x64>)
 800212c:	2200      	movs	r2, #0
 800212e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002130:	4b07      	ldr	r3, [pc, #28]	; (8002150 <MX_SPI1_Init+0x64>)
 8002132:	2200      	movs	r2, #0
 8002134:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002136:	4b06      	ldr	r3, [pc, #24]	; (8002150 <MX_SPI1_Init+0x64>)
 8002138:	220a      	movs	r2, #10
 800213a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800213c:	4804      	ldr	r0, [pc, #16]	; (8002150 <MX_SPI1_Init+0x64>)
 800213e:	f008 fcda 	bl	800aaf6 <HAL_SPI_Init>
 8002142:	4603      	mov	r3, r0
 8002144:	2b00      	cmp	r3, #0
 8002146:	d001      	beq.n	800214c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002148:	f001 f94c 	bl	80033e4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800214c:	bf00      	nop
 800214e:	bd80      	pop	{r7, pc}
 8002150:	200009c4 	.word	0x200009c4
 8002154:	40013000 	.word	0x40013000

08002158 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800215c:	4b17      	ldr	r3, [pc, #92]	; (80021bc <MX_SPI2_Init+0x64>)
 800215e:	4a18      	ldr	r2, [pc, #96]	; (80021c0 <MX_SPI2_Init+0x68>)
 8002160:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002162:	4b16      	ldr	r3, [pc, #88]	; (80021bc <MX_SPI2_Init+0x64>)
 8002164:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002168:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800216a:	4b14      	ldr	r3, [pc, #80]	; (80021bc <MX_SPI2_Init+0x64>)
 800216c:	2200      	movs	r2, #0
 800216e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002170:	4b12      	ldr	r3, [pc, #72]	; (80021bc <MX_SPI2_Init+0x64>)
 8002172:	2200      	movs	r2, #0
 8002174:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002176:	4b11      	ldr	r3, [pc, #68]	; (80021bc <MX_SPI2_Init+0x64>)
 8002178:	2200      	movs	r2, #0
 800217a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800217c:	4b0f      	ldr	r3, [pc, #60]	; (80021bc <MX_SPI2_Init+0x64>)
 800217e:	2200      	movs	r2, #0
 8002180:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002182:	4b0e      	ldr	r3, [pc, #56]	; (80021bc <MX_SPI2_Init+0x64>)
 8002184:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002188:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800218a:	4b0c      	ldr	r3, [pc, #48]	; (80021bc <MX_SPI2_Init+0x64>)
 800218c:	2210      	movs	r2, #16
 800218e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002190:	4b0a      	ldr	r3, [pc, #40]	; (80021bc <MX_SPI2_Init+0x64>)
 8002192:	2200      	movs	r2, #0
 8002194:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002196:	4b09      	ldr	r3, [pc, #36]	; (80021bc <MX_SPI2_Init+0x64>)
 8002198:	2200      	movs	r2, #0
 800219a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800219c:	4b07      	ldr	r3, [pc, #28]	; (80021bc <MX_SPI2_Init+0x64>)
 800219e:	2200      	movs	r2, #0
 80021a0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80021a2:	4b06      	ldr	r3, [pc, #24]	; (80021bc <MX_SPI2_Init+0x64>)
 80021a4:	220a      	movs	r2, #10
 80021a6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80021a8:	4804      	ldr	r0, [pc, #16]	; (80021bc <MX_SPI2_Init+0x64>)
 80021aa:	f008 fca4 	bl	800aaf6 <HAL_SPI_Init>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d001      	beq.n	80021b8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80021b4:	f001 f916 	bl	80033e4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80021b8:	bf00      	nop
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	200006a0 	.word	0x200006a0
 80021c0:	40003800 	.word	0x40003800

080021c4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b096      	sub	sp, #88	; 0x58
 80021c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021ca:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80021ce:	2200      	movs	r2, #0
 80021d0:	601a      	str	r2, [r3, #0]
 80021d2:	605a      	str	r2, [r3, #4]
 80021d4:	609a      	str	r2, [r3, #8]
 80021d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021d8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80021dc:	2200      	movs	r2, #0
 80021de:	601a      	str	r2, [r3, #0]
 80021e0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80021e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021e6:	2200      	movs	r2, #0
 80021e8:	601a      	str	r2, [r3, #0]
 80021ea:	605a      	str	r2, [r3, #4]
 80021ec:	609a      	str	r2, [r3, #8]
 80021ee:	60da      	str	r2, [r3, #12]
 80021f0:	611a      	str	r2, [r3, #16]
 80021f2:	615a      	str	r2, [r3, #20]
 80021f4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80021f6:	1d3b      	adds	r3, r7, #4
 80021f8:	2220      	movs	r2, #32
 80021fa:	2100      	movs	r1, #0
 80021fc:	4618      	mov	r0, r3
 80021fe:	f00f f8fb 	bl	80113f8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002202:	4b3e      	ldr	r3, [pc, #248]	; (80022fc <MX_TIM1_Init+0x138>)
 8002204:	4a3e      	ldr	r2, [pc, #248]	; (8002300 <MX_TIM1_Init+0x13c>)
 8002206:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16800-1;
 8002208:	4b3c      	ldr	r3, [pc, #240]	; (80022fc <MX_TIM1_Init+0x138>)
 800220a:	f244 129f 	movw	r2, #16799	; 0x419f
 800220e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002210:	4b3a      	ldr	r3, [pc, #232]	; (80022fc <MX_TIM1_Init+0x138>)
 8002212:	2200      	movs	r2, #0
 8002214:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 8002216:	4b39      	ldr	r3, [pc, #228]	; (80022fc <MX_TIM1_Init+0x138>)
 8002218:	2263      	movs	r2, #99	; 0x63
 800221a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800221c:	4b37      	ldr	r3, [pc, #220]	; (80022fc <MX_TIM1_Init+0x138>)
 800221e:	2200      	movs	r2, #0
 8002220:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002222:	4b36      	ldr	r3, [pc, #216]	; (80022fc <MX_TIM1_Init+0x138>)
 8002224:	2200      	movs	r2, #0
 8002226:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002228:	4b34      	ldr	r3, [pc, #208]	; (80022fc <MX_TIM1_Init+0x138>)
 800222a:	2280      	movs	r2, #128	; 0x80
 800222c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800222e:	4833      	ldr	r0, [pc, #204]	; (80022fc <MX_TIM1_Init+0x138>)
 8002230:	f009 ff02 	bl	800c038 <HAL_TIM_Base_Init>
 8002234:	4603      	mov	r3, r0
 8002236:	2b00      	cmp	r3, #0
 8002238:	d001      	beq.n	800223e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800223a:	f001 f8d3 	bl	80033e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800223e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002242:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002244:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002248:	4619      	mov	r1, r3
 800224a:	482c      	ldr	r0, [pc, #176]	; (80022fc <MX_TIM1_Init+0x138>)
 800224c:	f00a fafc 	bl	800c848 <HAL_TIM_ConfigClockSource>
 8002250:	4603      	mov	r3, r0
 8002252:	2b00      	cmp	r3, #0
 8002254:	d001      	beq.n	800225a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8002256:	f001 f8c5 	bl	80033e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800225a:	4828      	ldr	r0, [pc, #160]	; (80022fc <MX_TIM1_Init+0x138>)
 800225c:	f00a f852 	bl	800c304 <HAL_TIM_PWM_Init>
 8002260:	4603      	mov	r3, r0
 8002262:	2b00      	cmp	r3, #0
 8002264:	d001      	beq.n	800226a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8002266:	f001 f8bd 	bl	80033e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800226a:	2300      	movs	r3, #0
 800226c:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800226e:	2300      	movs	r3, #0
 8002270:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002272:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002276:	4619      	mov	r1, r3
 8002278:	4820      	ldr	r0, [pc, #128]	; (80022fc <MX_TIM1_Init+0x138>)
 800227a:	f00a fed5 	bl	800d028 <HAL_TIMEx_MasterConfigSynchronization>
 800227e:	4603      	mov	r3, r0
 8002280:	2b00      	cmp	r3, #0
 8002282:	d001      	beq.n	8002288 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002284:	f001 f8ae 	bl	80033e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002288:	2360      	movs	r3, #96	; 0x60
 800228a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800228c:	2300      	movs	r3, #0
 800228e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002290:	2300      	movs	r3, #0
 8002292:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002294:	2300      	movs	r3, #0
 8002296:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002298:	2300      	movs	r3, #0
 800229a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800229c:	2300      	movs	r3, #0
 800229e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80022a0:	2300      	movs	r3, #0
 80022a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80022a4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022a8:	2200      	movs	r2, #0
 80022aa:	4619      	mov	r1, r3
 80022ac:	4813      	ldr	r0, [pc, #76]	; (80022fc <MX_TIM1_Init+0x138>)
 80022ae:	f00a fa05 	bl	800c6bc <HAL_TIM_PWM_ConfigChannel>
 80022b2:	4603      	mov	r3, r0
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d001      	beq.n	80022bc <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80022b8:	f001 f894 	bl	80033e4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80022bc:	2300      	movs	r3, #0
 80022be:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80022c0:	2300      	movs	r3, #0
 80022c2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80022c4:	2300      	movs	r3, #0
 80022c6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80022c8:	2300      	movs	r3, #0
 80022ca:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80022cc:	2300      	movs	r3, #0
 80022ce:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80022d0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80022d4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80022d6:	2300      	movs	r3, #0
 80022d8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80022da:	1d3b      	adds	r3, r7, #4
 80022dc:	4619      	mov	r1, r3
 80022de:	4807      	ldr	r0, [pc, #28]	; (80022fc <MX_TIM1_Init+0x138>)
 80022e0:	f00a ff1e 	bl	800d120 <HAL_TIMEx_ConfigBreakDeadTime>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d001      	beq.n	80022ee <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 80022ea:	f001 f87b 	bl	80033e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80022ee:	4803      	ldr	r0, [pc, #12]	; (80022fc <MX_TIM1_Init+0x138>)
 80022f0:	f001 fda8 	bl	8003e44 <HAL_TIM_MspPostInit>

}
 80022f4:	bf00      	nop
 80022f6:	3758      	adds	r7, #88	; 0x58
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}
 80022fc:	2000090c 	.word	0x2000090c
 8002300:	40010000 	.word	0x40010000

08002304 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b086      	sub	sp, #24
 8002308:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800230a:	f107 0308 	add.w	r3, r7, #8
 800230e:	2200      	movs	r2, #0
 8002310:	601a      	str	r2, [r3, #0]
 8002312:	605a      	str	r2, [r3, #4]
 8002314:	609a      	str	r2, [r3, #8]
 8002316:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002318:	463b      	mov	r3, r7
 800231a:	2200      	movs	r2, #0
 800231c:	601a      	str	r2, [r3, #0]
 800231e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002320:	4b1d      	ldr	r3, [pc, #116]	; (8002398 <MX_TIM2_Init+0x94>)
 8002322:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002326:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002328:	4b1b      	ldr	r3, [pc, #108]	; (8002398 <MX_TIM2_Init+0x94>)
 800232a:	2200      	movs	r2, #0
 800232c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800232e:	4b1a      	ldr	r3, [pc, #104]	; (8002398 <MX_TIM2_Init+0x94>)
 8002330:	2200      	movs	r2, #0
 8002332:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10500-1;
 8002334:	4b18      	ldr	r3, [pc, #96]	; (8002398 <MX_TIM2_Init+0x94>)
 8002336:	f642 1203 	movw	r2, #10499	; 0x2903
 800233a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800233c:	4b16      	ldr	r3, [pc, #88]	; (8002398 <MX_TIM2_Init+0x94>)
 800233e:	2200      	movs	r2, #0
 8002340:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002342:	4b15      	ldr	r3, [pc, #84]	; (8002398 <MX_TIM2_Init+0x94>)
 8002344:	2200      	movs	r2, #0
 8002346:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002348:	4813      	ldr	r0, [pc, #76]	; (8002398 <MX_TIM2_Init+0x94>)
 800234a:	f009 fe75 	bl	800c038 <HAL_TIM_Base_Init>
 800234e:	4603      	mov	r3, r0
 8002350:	2b00      	cmp	r3, #0
 8002352:	d001      	beq.n	8002358 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002354:	f001 f846 	bl	80033e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002358:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800235c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800235e:	f107 0308 	add.w	r3, r7, #8
 8002362:	4619      	mov	r1, r3
 8002364:	480c      	ldr	r0, [pc, #48]	; (8002398 <MX_TIM2_Init+0x94>)
 8002366:	f00a fa6f 	bl	800c848 <HAL_TIM_ConfigClockSource>
 800236a:	4603      	mov	r3, r0
 800236c:	2b00      	cmp	r3, #0
 800236e:	d001      	beq.n	8002374 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002370:	f001 f838 	bl	80033e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002374:	2320      	movs	r3, #32
 8002376:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002378:	2300      	movs	r3, #0
 800237a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800237c:	463b      	mov	r3, r7
 800237e:	4619      	mov	r1, r3
 8002380:	4805      	ldr	r0, [pc, #20]	; (8002398 <MX_TIM2_Init+0x94>)
 8002382:	f00a fe51 	bl	800d028 <HAL_TIMEx_MasterConfigSynchronization>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d001      	beq.n	8002390 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800238c:	f001 f82a 	bl	80033e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002390:	bf00      	nop
 8002392:	3718      	adds	r7, #24
 8002394:	46bd      	mov	sp, r7
 8002396:	bd80      	pop	{r7, pc}
 8002398:	20000a1c 	.word	0x20000a1c

0800239c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b08e      	sub	sp, #56	; 0x38
 80023a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023a2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80023a6:	2200      	movs	r2, #0
 80023a8:	601a      	str	r2, [r3, #0]
 80023aa:	605a      	str	r2, [r3, #4]
 80023ac:	609a      	str	r2, [r3, #8]
 80023ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023b0:	f107 0320 	add.w	r3, r7, #32
 80023b4:	2200      	movs	r2, #0
 80023b6:	601a      	str	r2, [r3, #0]
 80023b8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80023ba:	1d3b      	adds	r3, r7, #4
 80023bc:	2200      	movs	r2, #0
 80023be:	601a      	str	r2, [r3, #0]
 80023c0:	605a      	str	r2, [r3, #4]
 80023c2:	609a      	str	r2, [r3, #8]
 80023c4:	60da      	str	r2, [r3, #12]
 80023c6:	611a      	str	r2, [r3, #16]
 80023c8:	615a      	str	r2, [r3, #20]
 80023ca:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80023cc:	4b32      	ldr	r3, [pc, #200]	; (8002498 <MX_TIM3_Init+0xfc>)
 80023ce:	4a33      	ldr	r2, [pc, #204]	; (800249c <MX_TIM3_Init+0x100>)
 80023d0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8400-1;
 80023d2:	4b31      	ldr	r3, [pc, #196]	; (8002498 <MX_TIM3_Init+0xfc>)
 80023d4:	f242 02cf 	movw	r2, #8399	; 0x20cf
 80023d8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023da:	4b2f      	ldr	r3, [pc, #188]	; (8002498 <MX_TIM3_Init+0xfc>)
 80023dc:	2200      	movs	r2, #0
 80023de:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 80023e0:	4b2d      	ldr	r3, [pc, #180]	; (8002498 <MX_TIM3_Init+0xfc>)
 80023e2:	2263      	movs	r2, #99	; 0x63
 80023e4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023e6:	4b2c      	ldr	r3, [pc, #176]	; (8002498 <MX_TIM3_Init+0xfc>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80023ec:	4b2a      	ldr	r3, [pc, #168]	; (8002498 <MX_TIM3_Init+0xfc>)
 80023ee:	2280      	movs	r2, #128	; 0x80
 80023f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80023f2:	4829      	ldr	r0, [pc, #164]	; (8002498 <MX_TIM3_Init+0xfc>)
 80023f4:	f009 fe20 	bl	800c038 <HAL_TIM_Base_Init>
 80023f8:	4603      	mov	r3, r0
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d001      	beq.n	8002402 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80023fe:	f000 fff1 	bl	80033e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002402:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002406:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002408:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800240c:	4619      	mov	r1, r3
 800240e:	4822      	ldr	r0, [pc, #136]	; (8002498 <MX_TIM3_Init+0xfc>)
 8002410:	f00a fa1a 	bl	800c848 <HAL_TIM_ConfigClockSource>
 8002414:	4603      	mov	r3, r0
 8002416:	2b00      	cmp	r3, #0
 8002418:	d001      	beq.n	800241e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800241a:	f000 ffe3 	bl	80033e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800241e:	481e      	ldr	r0, [pc, #120]	; (8002498 <MX_TIM3_Init+0xfc>)
 8002420:	f009 ff70 	bl	800c304 <HAL_TIM_PWM_Init>
 8002424:	4603      	mov	r3, r0
 8002426:	2b00      	cmp	r3, #0
 8002428:	d001      	beq.n	800242e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800242a:	f000 ffdb 	bl	80033e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800242e:	2300      	movs	r3, #0
 8002430:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002432:	2300      	movs	r3, #0
 8002434:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002436:	f107 0320 	add.w	r3, r7, #32
 800243a:	4619      	mov	r1, r3
 800243c:	4816      	ldr	r0, [pc, #88]	; (8002498 <MX_TIM3_Init+0xfc>)
 800243e:	f00a fdf3 	bl	800d028 <HAL_TIMEx_MasterConfigSynchronization>
 8002442:	4603      	mov	r3, r0
 8002444:	2b00      	cmp	r3, #0
 8002446:	d001      	beq.n	800244c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002448:	f000 ffcc 	bl	80033e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800244c:	2360      	movs	r3, #96	; 0x60
 800244e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002450:	2300      	movs	r3, #0
 8002452:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002454:	2300      	movs	r3, #0
 8002456:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002458:	2300      	movs	r3, #0
 800245a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800245c:	1d3b      	adds	r3, r7, #4
 800245e:	2208      	movs	r2, #8
 8002460:	4619      	mov	r1, r3
 8002462:	480d      	ldr	r0, [pc, #52]	; (8002498 <MX_TIM3_Init+0xfc>)
 8002464:	f00a f92a 	bl	800c6bc <HAL_TIM_PWM_ConfigChannel>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	d001      	beq.n	8002472 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800246e:	f000 ffb9 	bl	80033e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002472:	1d3b      	adds	r3, r7, #4
 8002474:	220c      	movs	r2, #12
 8002476:	4619      	mov	r1, r3
 8002478:	4807      	ldr	r0, [pc, #28]	; (8002498 <MX_TIM3_Init+0xfc>)
 800247a:	f00a f91f 	bl	800c6bc <HAL_TIM_PWM_ConfigChannel>
 800247e:	4603      	mov	r3, r0
 8002480:	2b00      	cmp	r3, #0
 8002482:	d001      	beq.n	8002488 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8002484:	f000 ffae 	bl	80033e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002488:	4803      	ldr	r0, [pc, #12]	; (8002498 <MX_TIM3_Init+0xfc>)
 800248a:	f001 fcdb 	bl	8003e44 <HAL_TIM_MspPostInit>

}
 800248e:	bf00      	nop
 8002490:	3738      	adds	r7, #56	; 0x38
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	20000798 	.word	0x20000798
 800249c:	40000400 	.word	0x40000400

080024a0 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b08e      	sub	sp, #56	; 0x38
 80024a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024a6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80024aa:	2200      	movs	r2, #0
 80024ac:	601a      	str	r2, [r3, #0]
 80024ae:	605a      	str	r2, [r3, #4]
 80024b0:	609a      	str	r2, [r3, #8]
 80024b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024b4:	f107 0320 	add.w	r3, r7, #32
 80024b8:	2200      	movs	r2, #0
 80024ba:	601a      	str	r2, [r3, #0]
 80024bc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80024be:	1d3b      	adds	r3, r7, #4
 80024c0:	2200      	movs	r2, #0
 80024c2:	601a      	str	r2, [r3, #0]
 80024c4:	605a      	str	r2, [r3, #4]
 80024c6:	609a      	str	r2, [r3, #8]
 80024c8:	60da      	str	r2, [r3, #12]
 80024ca:	611a      	str	r2, [r3, #16]
 80024cc:	615a      	str	r2, [r3, #20]
 80024ce:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80024d0:	4b2b      	ldr	r3, [pc, #172]	; (8002580 <MX_TIM5_Init+0xe0>)
 80024d2:	4a2c      	ldr	r2, [pc, #176]	; (8002584 <MX_TIM5_Init+0xe4>)
 80024d4:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80024d6:	4b2a      	ldr	r3, [pc, #168]	; (8002580 <MX_TIM5_Init+0xe0>)
 80024d8:	2200      	movs	r2, #0
 80024da:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024dc:	4b28      	ldr	r3, [pc, #160]	; (8002580 <MX_TIM5_Init+0xe0>)
 80024de:	2200      	movs	r2, #0
 80024e0:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = (2625)-1;
 80024e2:	4b27      	ldr	r3, [pc, #156]	; (8002580 <MX_TIM5_Init+0xe0>)
 80024e4:	f44f 6224 	mov.w	r2, #2624	; 0xa40
 80024e8:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024ea:	4b25      	ldr	r3, [pc, #148]	; (8002580 <MX_TIM5_Init+0xe0>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024f0:	4b23      	ldr	r3, [pc, #140]	; (8002580 <MX_TIM5_Init+0xe0>)
 80024f2:	2200      	movs	r2, #0
 80024f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80024f6:	4822      	ldr	r0, [pc, #136]	; (8002580 <MX_TIM5_Init+0xe0>)
 80024f8:	f009 fd9e 	bl	800c038 <HAL_TIM_Base_Init>
 80024fc:	4603      	mov	r3, r0
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d001      	beq.n	8002506 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8002502:	f000 ff6f 	bl	80033e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002506:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800250a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800250c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002510:	4619      	mov	r1, r3
 8002512:	481b      	ldr	r0, [pc, #108]	; (8002580 <MX_TIM5_Init+0xe0>)
 8002514:	f00a f998 	bl	800c848 <HAL_TIM_ConfigClockSource>
 8002518:	4603      	mov	r3, r0
 800251a:	2b00      	cmp	r3, #0
 800251c:	d001      	beq.n	8002522 <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 800251e:	f000 ff61 	bl	80033e4 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 8002522:	4817      	ldr	r0, [pc, #92]	; (8002580 <MX_TIM5_Init+0xe0>)
 8002524:	f009 fe26 	bl	800c174 <HAL_TIM_OC_Init>
 8002528:	4603      	mov	r3, r0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d001      	beq.n	8002532 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 800252e:	f000 ff59 	bl	80033e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 8002532:	2340      	movs	r3, #64	; 0x40
 8002534:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002536:	2300      	movs	r3, #0
 8002538:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800253a:	f107 0320 	add.w	r3, r7, #32
 800253e:	4619      	mov	r1, r3
 8002540:	480f      	ldr	r0, [pc, #60]	; (8002580 <MX_TIM5_Init+0xe0>)
 8002542:	f00a fd71 	bl	800d028 <HAL_TIMEx_MasterConfigSynchronization>
 8002546:	4603      	mov	r3, r0
 8002548:	2b00      	cmp	r3, #0
 800254a:	d001      	beq.n	8002550 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 800254c:	f000 ff4a 	bl	80033e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8002550:	2330      	movs	r3, #48	; 0x30
 8002552:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 2625-1;
 8002554:	f44f 6324 	mov.w	r3, #2624	; 0xa40
 8002558:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800255a:	2300      	movs	r3, #0
 800255c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800255e:	2300      	movs	r3, #0
 8002560:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002562:	1d3b      	adds	r3, r7, #4
 8002564:	2200      	movs	r2, #0
 8002566:	4619      	mov	r1, r3
 8002568:	4805      	ldr	r0, [pc, #20]	; (8002580 <MX_TIM5_Init+0xe0>)
 800256a:	f00a f847 	bl	800c5fc <HAL_TIM_OC_ConfigChannel>
 800256e:	4603      	mov	r3, r0
 8002570:	2b00      	cmp	r3, #0
 8002572:	d001      	beq.n	8002578 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8002574:	f000 ff36 	bl	80033e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002578:	bf00      	nop
 800257a:	3738      	adds	r7, #56	; 0x38
 800257c:	46bd      	mov	sp, r7
 800257e:	bd80      	pop	{r7, pc}
 8002580:	20000758 	.word	0x20000758
 8002584:	40000c00 	.word	0x40000c00

08002588 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b082      	sub	sp, #8
 800258c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800258e:	463b      	mov	r3, r7
 8002590:	2200      	movs	r2, #0
 8002592:	601a      	str	r2, [r3, #0]
 8002594:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002596:	4b15      	ldr	r3, [pc, #84]	; (80025ec <MX_TIM7_Init+0x64>)
 8002598:	4a15      	ldr	r2, [pc, #84]	; (80025f0 <MX_TIM7_Init+0x68>)
 800259a:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 84-1;
 800259c:	4b13      	ldr	r3, [pc, #76]	; (80025ec <MX_TIM7_Init+0x64>)
 800259e:	2253      	movs	r2, #83	; 0x53
 80025a0:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025a2:	4b12      	ldr	r3, [pc, #72]	; (80025ec <MX_TIM7_Init+0x64>)
 80025a4:	2200      	movs	r2, #0
 80025a6:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 80025a8:	4b10      	ldr	r3, [pc, #64]	; (80025ec <MX_TIM7_Init+0x64>)
 80025aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80025ae:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025b0:	4b0e      	ldr	r3, [pc, #56]	; (80025ec <MX_TIM7_Init+0x64>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80025b6:	480d      	ldr	r0, [pc, #52]	; (80025ec <MX_TIM7_Init+0x64>)
 80025b8:	f009 fd3e 	bl	800c038 <HAL_TIM_Base_Init>
 80025bc:	4603      	mov	r3, r0
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d001      	beq.n	80025c6 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 80025c2:	f000 ff0f 	bl	80033e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025c6:	2300      	movs	r3, #0
 80025c8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025ca:	2300      	movs	r3, #0
 80025cc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80025ce:	463b      	mov	r3, r7
 80025d0:	4619      	mov	r1, r3
 80025d2:	4806      	ldr	r0, [pc, #24]	; (80025ec <MX_TIM7_Init+0x64>)
 80025d4:	f00a fd28 	bl	800d028 <HAL_TIMEx_MasterConfigSynchronization>
 80025d8:	4603      	mov	r3, r0
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d001      	beq.n	80025e2 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 80025de:	f000 ff01 	bl	80033e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80025e2:	bf00      	nop
 80025e4:	3708      	adds	r7, #8
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	20000a64 	.word	0x20000a64
 80025f0:	40001400 	.word	0x40001400

080025f4 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b084      	sub	sp, #16
 80025f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025fa:	463b      	mov	r3, r7
 80025fc:	2200      	movs	r2, #0
 80025fe:	601a      	str	r2, [r3, #0]
 8002600:	605a      	str	r2, [r3, #4]
 8002602:	609a      	str	r2, [r3, #8]
 8002604:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8002606:	4b16      	ldr	r3, [pc, #88]	; (8002660 <MX_TIM9_Init+0x6c>)
 8002608:	4a16      	ldr	r2, [pc, #88]	; (8002664 <MX_TIM9_Init+0x70>)
 800260a:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 4000-1;
 800260c:	4b14      	ldr	r3, [pc, #80]	; (8002660 <MX_TIM9_Init+0x6c>)
 800260e:	f640 729f 	movw	r2, #3999	; 0xf9f
 8002612:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002614:	4b12      	ldr	r3, [pc, #72]	; (8002660 <MX_TIM9_Init+0x6c>)
 8002616:	2200      	movs	r2, #0
 8002618:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 42000-1;
 800261a:	4b11      	ldr	r3, [pc, #68]	; (8002660 <MX_TIM9_Init+0x6c>)
 800261c:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8002620:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002622:	4b0f      	ldr	r3, [pc, #60]	; (8002660 <MX_TIM9_Init+0x6c>)
 8002624:	2200      	movs	r2, #0
 8002626:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002628:	4b0d      	ldr	r3, [pc, #52]	; (8002660 <MX_TIM9_Init+0x6c>)
 800262a:	2200      	movs	r2, #0
 800262c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 800262e:	480c      	ldr	r0, [pc, #48]	; (8002660 <MX_TIM9_Init+0x6c>)
 8002630:	f009 fd02 	bl	800c038 <HAL_TIM_Base_Init>
 8002634:	4603      	mov	r3, r0
 8002636:	2b00      	cmp	r3, #0
 8002638:	d001      	beq.n	800263e <MX_TIM9_Init+0x4a>
  {
    Error_Handler();
 800263a:	f000 fed3 	bl	80033e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800263e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002642:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8002644:	463b      	mov	r3, r7
 8002646:	4619      	mov	r1, r3
 8002648:	4805      	ldr	r0, [pc, #20]	; (8002660 <MX_TIM9_Init+0x6c>)
 800264a:	f00a f8fd 	bl	800c848 <HAL_TIM_ConfigClockSource>
 800264e:	4603      	mov	r3, r0
 8002650:	2b00      	cmp	r3, #0
 8002652:	d001      	beq.n	8002658 <MX_TIM9_Init+0x64>
  {
    Error_Handler();
 8002654:	f000 fec6 	bl	80033e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8002658:	bf00      	nop
 800265a:	3710      	adds	r7, #16
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}
 8002660:	2000094c 	.word	0x2000094c
 8002664:	40014000 	.word	0x40014000

08002668 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 800266c:	4b0e      	ldr	r3, [pc, #56]	; (80026a8 <MX_TIM11_Init+0x40>)
 800266e:	4a0f      	ldr	r2, [pc, #60]	; (80026ac <MX_TIM11_Init+0x44>)
 8002670:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 48000-1;
 8002672:	4b0d      	ldr	r3, [pc, #52]	; (80026a8 <MX_TIM11_Init+0x40>)
 8002674:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 8002678:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800267a:	4b0b      	ldr	r3, [pc, #44]	; (80026a8 <MX_TIM11_Init+0x40>)
 800267c:	2200      	movs	r2, #0
 800267e:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 175-1;
 8002680:	4b09      	ldr	r3, [pc, #36]	; (80026a8 <MX_TIM11_Init+0x40>)
 8002682:	22ae      	movs	r2, #174	; 0xae
 8002684:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002686:	4b08      	ldr	r3, [pc, #32]	; (80026a8 <MX_TIM11_Init+0x40>)
 8002688:	2200      	movs	r2, #0
 800268a:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800268c:	4b06      	ldr	r3, [pc, #24]	; (80026a8 <MX_TIM11_Init+0x40>)
 800268e:	2200      	movs	r2, #0
 8002690:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002692:	4805      	ldr	r0, [pc, #20]	; (80026a8 <MX_TIM11_Init+0x40>)
 8002694:	f009 fcd0 	bl	800c038 <HAL_TIM_Base_Init>
 8002698:	4603      	mov	r3, r0
 800269a:	2b00      	cmp	r3, #0
 800269c:	d001      	beq.n	80026a2 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 800269e:	f000 fea1 	bl	80033e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 80026a2:	bf00      	nop
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	20000864 	.word	0x20000864
 80026ac:	40014800 	.word	0x40014800

080026b0 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80026b4:	4b11      	ldr	r3, [pc, #68]	; (80026fc <MX_UART5_Init+0x4c>)
 80026b6:	4a12      	ldr	r2, [pc, #72]	; (8002700 <MX_UART5_Init+0x50>)
 80026b8:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 80026ba:	4b10      	ldr	r3, [pc, #64]	; (80026fc <MX_UART5_Init+0x4c>)
 80026bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80026c0:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80026c2:	4b0e      	ldr	r3, [pc, #56]	; (80026fc <MX_UART5_Init+0x4c>)
 80026c4:	2200      	movs	r2, #0
 80026c6:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80026c8:	4b0c      	ldr	r3, [pc, #48]	; (80026fc <MX_UART5_Init+0x4c>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80026ce:	4b0b      	ldr	r3, [pc, #44]	; (80026fc <MX_UART5_Init+0x4c>)
 80026d0:	2200      	movs	r2, #0
 80026d2:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80026d4:	4b09      	ldr	r3, [pc, #36]	; (80026fc <MX_UART5_Init+0x4c>)
 80026d6:	220c      	movs	r2, #12
 80026d8:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026da:	4b08      	ldr	r3, [pc, #32]	; (80026fc <MX_UART5_Init+0x4c>)
 80026dc:	2200      	movs	r2, #0
 80026de:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80026e0:	4b06      	ldr	r3, [pc, #24]	; (80026fc <MX_UART5_Init+0x4c>)
 80026e2:	2200      	movs	r2, #0
 80026e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80026e6:	4805      	ldr	r0, [pc, #20]	; (80026fc <MX_UART5_Init+0x4c>)
 80026e8:	f00a fd80 	bl	800d1ec <HAL_UART_Init>
 80026ec:	4603      	mov	r3, r0
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d001      	beq.n	80026f6 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 80026f2:	f000 fe77 	bl	80033e4 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80026f6:	bf00      	nop
 80026f8:	bd80      	pop	{r7, pc}
 80026fa:	bf00      	nop
 80026fc:	200007d8 	.word	0x200007d8
 8002700:	40005000 	.word	0x40005000

08002704 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b08a      	sub	sp, #40	; 0x28
 8002708:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800270a:	f107 0314 	add.w	r3, r7, #20
 800270e:	2200      	movs	r2, #0
 8002710:	601a      	str	r2, [r3, #0]
 8002712:	605a      	str	r2, [r3, #4]
 8002714:	609a      	str	r2, [r3, #8]
 8002716:	60da      	str	r2, [r3, #12]
 8002718:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800271a:	2300      	movs	r3, #0
 800271c:	613b      	str	r3, [r7, #16]
 800271e:	4b6c      	ldr	r3, [pc, #432]	; (80028d0 <MX_GPIO_Init+0x1cc>)
 8002720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002722:	4a6b      	ldr	r2, [pc, #428]	; (80028d0 <MX_GPIO_Init+0x1cc>)
 8002724:	f043 0304 	orr.w	r3, r3, #4
 8002728:	6313      	str	r3, [r2, #48]	; 0x30
 800272a:	4b69      	ldr	r3, [pc, #420]	; (80028d0 <MX_GPIO_Init+0x1cc>)
 800272c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800272e:	f003 0304 	and.w	r3, r3, #4
 8002732:	613b      	str	r3, [r7, #16]
 8002734:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002736:	2300      	movs	r3, #0
 8002738:	60fb      	str	r3, [r7, #12]
 800273a:	4b65      	ldr	r3, [pc, #404]	; (80028d0 <MX_GPIO_Init+0x1cc>)
 800273c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800273e:	4a64      	ldr	r2, [pc, #400]	; (80028d0 <MX_GPIO_Init+0x1cc>)
 8002740:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002744:	6313      	str	r3, [r2, #48]	; 0x30
 8002746:	4b62      	ldr	r3, [pc, #392]	; (80028d0 <MX_GPIO_Init+0x1cc>)
 8002748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800274a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800274e:	60fb      	str	r3, [r7, #12]
 8002750:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002752:	2300      	movs	r3, #0
 8002754:	60bb      	str	r3, [r7, #8]
 8002756:	4b5e      	ldr	r3, [pc, #376]	; (80028d0 <MX_GPIO_Init+0x1cc>)
 8002758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800275a:	4a5d      	ldr	r2, [pc, #372]	; (80028d0 <MX_GPIO_Init+0x1cc>)
 800275c:	f043 0301 	orr.w	r3, r3, #1
 8002760:	6313      	str	r3, [r2, #48]	; 0x30
 8002762:	4b5b      	ldr	r3, [pc, #364]	; (80028d0 <MX_GPIO_Init+0x1cc>)
 8002764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002766:	f003 0301 	and.w	r3, r3, #1
 800276a:	60bb      	str	r3, [r7, #8]
 800276c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800276e:	2300      	movs	r3, #0
 8002770:	607b      	str	r3, [r7, #4]
 8002772:	4b57      	ldr	r3, [pc, #348]	; (80028d0 <MX_GPIO_Init+0x1cc>)
 8002774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002776:	4a56      	ldr	r2, [pc, #344]	; (80028d0 <MX_GPIO_Init+0x1cc>)
 8002778:	f043 0302 	orr.w	r3, r3, #2
 800277c:	6313      	str	r3, [r2, #48]	; 0x30
 800277e:	4b54      	ldr	r3, [pc, #336]	; (80028d0 <MX_GPIO_Init+0x1cc>)
 8002780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002782:	f003 0302 	and.w	r3, r3, #2
 8002786:	607b      	str	r3, [r7, #4]
 8002788:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800278a:	2300      	movs	r3, #0
 800278c:	603b      	str	r3, [r7, #0]
 800278e:	4b50      	ldr	r3, [pc, #320]	; (80028d0 <MX_GPIO_Init+0x1cc>)
 8002790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002792:	4a4f      	ldr	r2, [pc, #316]	; (80028d0 <MX_GPIO_Init+0x1cc>)
 8002794:	f043 0308 	orr.w	r3, r3, #8
 8002798:	6313      	str	r3, [r2, #48]	; 0x30
 800279a:	4b4d      	ldr	r3, [pc, #308]	; (80028d0 <MX_GPIO_Init+0x1cc>)
 800279c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800279e:	f003 0308 	and.w	r3, r3, #8
 80027a2:	603b      	str	r3, [r7, #0]
 80027a4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CLASS_D_SHDN_Pin|MIC_SHDN_Pin|DPOT_CS_Pin|ADF7242_GP3_Pin, GPIO_PIN_RESET);
 80027a6:	2200      	movs	r2, #0
 80027a8:	2127      	movs	r1, #39	; 0x27
 80027aa:	484a      	ldr	r0, [pc, #296]	; (80028d4 <MX_GPIO_Init+0x1d0>)
 80027ac:	f003 fe0a 	bl	80063c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA_LNA_HGM_Pin|ADF7242_CS_Pin, GPIO_PIN_RESET);
 80027b0:	2200      	movs	r2, #0
 80027b2:	2106      	movs	r1, #6
 80027b4:	4848      	ldr	r0, [pc, #288]	; (80028d8 <MX_GPIO_Init+0x1d4>)
 80027b6:	f003 fe05 	bl	80063c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ADF7242_GP1_Pin|ADF7242_GP0_Pin, GPIO_PIN_RESET);
 80027ba:	2200      	movs	r2, #0
 80027bc:	f640 0101 	movw	r1, #2049	; 0x801
 80027c0:	4846      	ldr	r0, [pc, #280]	; (80028dc <MX_GPIO_Init+0x1d8>)
 80027c2:	f003 fdff 	bl	80063c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CLASS_D_SHDN_Pin MIC_SHDN_Pin DPOT_CS_Pin ADF7242_GP3_Pin */
  GPIO_InitStruct.Pin = CLASS_D_SHDN_Pin|MIC_SHDN_Pin|DPOT_CS_Pin|ADF7242_GP3_Pin;
 80027c6:	2327      	movs	r3, #39	; 0x27
 80027c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027ca:	2301      	movs	r3, #1
 80027cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ce:	2300      	movs	r3, #0
 80027d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027d2:	2300      	movs	r3, #0
 80027d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027d6:	f107 0314 	add.w	r3, r7, #20
 80027da:	4619      	mov	r1, r3
 80027dc:	483d      	ldr	r0, [pc, #244]	; (80028d4 <MX_GPIO_Init+0x1d0>)
 80027de:	f003 fc3f 	bl	8006060 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA_LNA_HGM_Pin ADF7242_CS_Pin */
  GPIO_InitStruct.Pin = PA_LNA_HGM_Pin|ADF7242_CS_Pin;
 80027e2:	2306      	movs	r3, #6
 80027e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027e6:	2301      	movs	r3, #1
 80027e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ea:	2300      	movs	r3, #0
 80027ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027ee:	2300      	movs	r3, #0
 80027f0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027f2:	f107 0314 	add.w	r3, r7, #20
 80027f6:	4619      	mov	r1, r3
 80027f8:	4837      	ldr	r0, [pc, #220]	; (80028d8 <MX_GPIO_Init+0x1d4>)
 80027fa:	f003 fc31 	bl	8006060 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_IRQ1_Pin BTN_TALK_Pin BTN_PWR_Pin */
  GPIO_InitStruct.Pin = ADF7242_IRQ1_Pin|BTN_TALK_Pin|BTN_PWR_Pin;
 80027fe:	23d0      	movs	r3, #208	; 0xd0
 8002800:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002802:	4b37      	ldr	r3, [pc, #220]	; (80028e0 <MX_GPIO_Init+0x1dc>)
 8002804:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002806:	2300      	movs	r3, #0
 8002808:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800280a:	f107 0314 	add.w	r3, r7, #20
 800280e:	4619      	mov	r1, r3
 8002810:	4830      	ldr	r0, [pc, #192]	; (80028d4 <MX_GPIO_Init+0x1d0>)
 8002812:	f003 fc25 	bl	8006060 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_GP1_Pin ADF7242_GP0_Pin */
  GPIO_InitStruct.Pin = ADF7242_GP1_Pin|ADF7242_GP0_Pin;
 8002816:	f640 0301 	movw	r3, #2049	; 0x801
 800281a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800281c:	2301      	movs	r3, #1
 800281e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002820:	2300      	movs	r3, #0
 8002822:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002824:	2300      	movs	r3, #0
 8002826:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002828:	f107 0314 	add.w	r3, r7, #20
 800282c:	4619      	mov	r1, r3
 800282e:	482b      	ldr	r0, [pc, #172]	; (80028dc <MX_GPIO_Init+0x1d8>)
 8002830:	f003 fc16 	bl	8006060 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_IRQ2_Pin BTN_UP_Pin BTN_RIGHT_Pin BTN_LEFT_Pin
                           BTN_DOWN_Pin */
  GPIO_InitStruct.Pin = ADF7242_IRQ2_Pin|BTN_UP_Pin|BTN_RIGHT_Pin|BTN_LEFT_Pin
 8002834:	f24f 0302 	movw	r3, #61442	; 0xf002
 8002838:	617b      	str	r3, [r7, #20]
                          |BTN_DOWN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800283a:	4b29      	ldr	r3, [pc, #164]	; (80028e0 <MX_GPIO_Init+0x1dc>)
 800283c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800283e:	2300      	movs	r3, #0
 8002840:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002842:	f107 0314 	add.w	r3, r7, #20
 8002846:	4619      	mov	r1, r3
 8002848:	4824      	ldr	r0, [pc, #144]	; (80028dc <MX_GPIO_Init+0x1d8>)
 800284a:	f003 fc09 	bl	8006060 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800284e:	2304      	movs	r3, #4
 8002850:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002852:	2302      	movs	r3, #2
 8002854:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002856:	2300      	movs	r3, #0
 8002858:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800285a:	2300      	movs	r3, #0
 800285c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF15_EVENTOUT;
 800285e:	230f      	movs	r3, #15
 8002860:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8002862:	f107 0314 	add.w	r3, r7, #20
 8002866:	4619      	mov	r1, r3
 8002868:	481c      	ldr	r0, [pc, #112]	; (80028dc <MX_GPIO_Init+0x1d8>)
 800286a:	f003 fbf9 	bl	8006060 <HAL_GPIO_Init>

  /*Configure GPIO pin : LBO_Pin */
  GPIO_InitStruct.Pin = LBO_Pin;
 800286e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002872:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002874:	2300      	movs	r3, #0
 8002876:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002878:	2301      	movs	r3, #1
 800287a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LBO_GPIO_Port, &GPIO_InitStruct);
 800287c:	f107 0314 	add.w	r3, r7, #20
 8002880:	4619      	mov	r1, r3
 8002882:	4815      	ldr	r0, [pc, #84]	; (80028d8 <MX_GPIO_Init+0x1d4>)
 8002884:	f003 fbec 	bl	8006060 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 15, 0);
 8002888:	2200      	movs	r2, #0
 800288a:	210f      	movs	r1, #15
 800288c:	2007      	movs	r0, #7
 800288e:	f002 fbc4 	bl	800501a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002892:	2007      	movs	r0, #7
 8002894:	f002 fbdd 	bl	8005052 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 15, 0);
 8002898:	2200      	movs	r2, #0
 800289a:	210f      	movs	r1, #15
 800289c:	200a      	movs	r0, #10
 800289e:	f002 fbbc 	bl	800501a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80028a2:	200a      	movs	r0, #10
 80028a4:	f002 fbd5 	bl	8005052 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 80028a8:	2200      	movs	r2, #0
 80028aa:	2101      	movs	r1, #1
 80028ac:	2017      	movs	r0, #23
 80028ae:	f002 fbb4 	bl	800501a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80028b2:	2017      	movs	r0, #23
 80028b4:	f002 fbcd 	bl	8005052 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 80028b8:	2200      	movs	r2, #0
 80028ba:	2101      	movs	r1, #1
 80028bc:	2028      	movs	r0, #40	; 0x28
 80028be:	f002 fbac 	bl	800501a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80028c2:	2028      	movs	r0, #40	; 0x28
 80028c4:	f002 fbc5 	bl	8005052 <HAL_NVIC_EnableIRQ>

}
 80028c8:	bf00      	nop
 80028ca:	3728      	adds	r7, #40	; 0x28
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd80      	pop	{r7, pc}
 80028d0:	40023800 	.word	0x40023800
 80028d4:	40020800 	.word	0x40020800
 80028d8:	40020000 	.word	0x40020000
 80028dc:	40020400 	.word	0x40020400
 80028e0:	10110000 	.word	0x10110000

080028e4 <delay_us>:

/* USER CODE BEGIN 4 */

void delay_us (uint16_t us){
 80028e4:	b480      	push	{r7}
 80028e6:	b083      	sub	sp, #12
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	4603      	mov	r3, r0
 80028ec:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim7,0);  // set the counter value a 0
 80028ee:	4b08      	ldr	r3, [pc, #32]	; (8002910 <delay_us+0x2c>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	2200      	movs	r2, #0
 80028f4:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim7) < us);  // wait for the counter to reach the us input in the parameter
 80028f6:	bf00      	nop
 80028f8:	4b05      	ldr	r3, [pc, #20]	; (8002910 <delay_us+0x2c>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80028fe:	88fb      	ldrh	r3, [r7, #6]
 8002900:	429a      	cmp	r2, r3
 8002902:	d3f9      	bcc.n	80028f8 <delay_us+0x14>
}
 8002904:	bf00      	nop
 8002906:	370c      	adds	r7, #12
 8002908:	46bd      	mov	sp, r7
 800290a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290e:	4770      	bx	lr
 8002910:	20000a64 	.word	0x20000a64

08002914 <HAL_GPIO_EXTI_Callback>:


/* Callback external interrupts */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8002914:	b580      	push	{r7, lr}
 8002916:	b082      	sub	sp, #8
 8002918:	af00      	add	r7, sp, #0
 800291a:	4603      	mov	r3, r0
 800291c:	80fb      	strh	r3, [r7, #6]

	switch(GPIO_Pin){
 800291e:	88fb      	ldrh	r3, [r7, #6]
 8002920:	2b80      	cmp	r3, #128	; 0x80
 8002922:	d060      	beq.n	80029e6 <HAL_GPIO_EXTI_Callback+0xd2>
 8002924:	2b80      	cmp	r3, #128	; 0x80
 8002926:	dc06      	bgt.n	8002936 <HAL_GPIO_EXTI_Callback+0x22>
 8002928:	2b10      	cmp	r3, #16
 800292a:	d015      	beq.n	8002958 <HAL_GPIO_EXTI_Callback+0x44>
 800292c:	2b40      	cmp	r3, #64	; 0x40
 800292e:	d02e      	beq.n	800298e <HAL_GPIO_EXTI_Callback+0x7a>
 8002930:	2b02      	cmp	r3, #2
 8002932:	d01d      	beq.n	8002970 <HAL_GPIO_EXTI_Callback+0x5c>
		case LBO_Pin:
			LED_RGB_status(15,0,0);
			break;

	}
}
 8002934:	e071      	b.n	8002a1a <HAL_GPIO_EXTI_Callback+0x106>
	switch(GPIO_Pin){
 8002936:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800293a:	d033      	beq.n	80029a4 <HAL_GPIO_EXTI_Callback+0x90>
 800293c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002940:	dc03      	bgt.n	800294a <HAL_GPIO_EXTI_Callback+0x36>
 8002942:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002946:	d059      	beq.n	80029fc <HAL_GPIO_EXTI_Callback+0xe8>
}
 8002948:	e067      	b.n	8002a1a <HAL_GPIO_EXTI_Callback+0x106>
	switch(GPIO_Pin){
 800294a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800294e:	d034      	beq.n	80029ba <HAL_GPIO_EXTI_Callback+0xa6>
 8002950:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002954:	d03c      	beq.n	80029d0 <HAL_GPIO_EXTI_Callback+0xbc>
}
 8002956:	e060      	b.n	8002a1a <HAL_GPIO_EXTI_Callback+0x106>
			INT_PACKET_SENT = 1;
 8002958:	4b32      	ldr	r3, [pc, #200]	; (8002a24 <HAL_GPIO_EXTI_Callback+0x110>)
 800295a:	2201      	movs	r2, #1
 800295c:	701a      	strb	r2, [r3, #0]
			packets_sent++;
 800295e:	4b32      	ldr	r3, [pc, #200]	; (8002a28 <HAL_GPIO_EXTI_Callback+0x114>)
 8002960:	881b      	ldrh	r3, [r3, #0]
 8002962:	3301      	adds	r3, #1
 8002964:	b29a      	uxth	r2, r3
 8002966:	4b30      	ldr	r3, [pc, #192]	; (8002a28 <HAL_GPIO_EXTI_Callback+0x114>)
 8002968:	801a      	strh	r2, [r3, #0]
			ADF_clear_Tx_flag();
 800296a:	f7fe fc56 	bl	800121a <ADF_clear_Tx_flag>
			break;
 800296e:	e054      	b.n	8002a1a <HAL_GPIO_EXTI_Callback+0x106>
			INT_PACKET_RECEIVED = 1;
 8002970:	4b2e      	ldr	r3, [pc, #184]	; (8002a2c <HAL_GPIO_EXTI_Callback+0x118>)
 8002972:	2201      	movs	r2, #1
 8002974:	701a      	strb	r2, [r3, #0]
			packets_received++;
 8002976:	4b2e      	ldr	r3, [pc, #184]	; (8002a30 <HAL_GPIO_EXTI_Callback+0x11c>)
 8002978:	881b      	ldrh	r3, [r3, #0]
 800297a:	3301      	adds	r3, #1
 800297c:	b29a      	uxth	r2, r3
 800297e:	4b2c      	ldr	r3, [pc, #176]	; (8002a30 <HAL_GPIO_EXTI_Callback+0x11c>)
 8002980:	801a      	strh	r2, [r3, #0]
			delay_us(6);
 8002982:	2006      	movs	r0, #6
 8002984:	f7ff ffae 	bl	80028e4 <delay_us>
			ADF_clear_Rx_flag();
 8002988:	f7fe fc3e 	bl	8001208 <ADF_clear_Rx_flag>
			break;
 800298c:	e045      	b.n	8002a1a <HAL_GPIO_EXTI_Callback+0x106>
			if(TALK_state){
 800298e:	4b29      	ldr	r3, [pc, #164]	; (8002a34 <HAL_GPIO_EXTI_Callback+0x120>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d038      	beq.n	8002a08 <HAL_GPIO_EXTI_Callback+0xf4>
				TALK_state = 0;
 8002996:	4b27      	ldr	r3, [pc, #156]	; (8002a34 <HAL_GPIO_EXTI_Callback+0x120>)
 8002998:	2200      	movs	r2, #0
 800299a:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 800299c:	4826      	ldr	r0, [pc, #152]	; (8002a38 <HAL_GPIO_EXTI_Callback+0x124>)
 800299e:	f009 fb9a 	bl	800c0d6 <HAL_TIM_Base_Start_IT>
			break;
 80029a2:	e031      	b.n	8002a08 <HAL_GPIO_EXTI_Callback+0xf4>
			if(UP_state){
 80029a4:	4b25      	ldr	r3, [pc, #148]	; (8002a3c <HAL_GPIO_EXTI_Callback+0x128>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d02f      	beq.n	8002a0c <HAL_GPIO_EXTI_Callback+0xf8>
				UP_state = 0;
 80029ac:	4b23      	ldr	r3, [pc, #140]	; (8002a3c <HAL_GPIO_EXTI_Callback+0x128>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 80029b2:	4821      	ldr	r0, [pc, #132]	; (8002a38 <HAL_GPIO_EXTI_Callback+0x124>)
 80029b4:	f009 fb8f 	bl	800c0d6 <HAL_TIM_Base_Start_IT>
			break;
 80029b8:	e028      	b.n	8002a0c <HAL_GPIO_EXTI_Callback+0xf8>
			if(LEFT_state){
 80029ba:	4b21      	ldr	r3, [pc, #132]	; (8002a40 <HAL_GPIO_EXTI_Callback+0x12c>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d026      	beq.n	8002a10 <HAL_GPIO_EXTI_Callback+0xfc>
				LEFT_state = 0;
 80029c2:	4b1f      	ldr	r3, [pc, #124]	; (8002a40 <HAL_GPIO_EXTI_Callback+0x12c>)
 80029c4:	2200      	movs	r2, #0
 80029c6:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 80029c8:	481b      	ldr	r0, [pc, #108]	; (8002a38 <HAL_GPIO_EXTI_Callback+0x124>)
 80029ca:	f009 fb84 	bl	800c0d6 <HAL_TIM_Base_Start_IT>
			break;
 80029ce:	e01f      	b.n	8002a10 <HAL_GPIO_EXTI_Callback+0xfc>
			if(DOWN_state){
 80029d0:	4b1c      	ldr	r3, [pc, #112]	; (8002a44 <HAL_GPIO_EXTI_Callback+0x130>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d01d      	beq.n	8002a14 <HAL_GPIO_EXTI_Callback+0x100>
				DOWN_state = 0;
 80029d8:	4b1a      	ldr	r3, [pc, #104]	; (8002a44 <HAL_GPIO_EXTI_Callback+0x130>)
 80029da:	2200      	movs	r2, #0
 80029dc:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 80029de:	4816      	ldr	r0, [pc, #88]	; (8002a38 <HAL_GPIO_EXTI_Callback+0x124>)
 80029e0:	f009 fb79 	bl	800c0d6 <HAL_TIM_Base_Start_IT>
			break;
 80029e4:	e016      	b.n	8002a14 <HAL_GPIO_EXTI_Callback+0x100>
			if(POWER_state){
 80029e6:	4b18      	ldr	r3, [pc, #96]	; (8002a48 <HAL_GPIO_EXTI_Callback+0x134>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d014      	beq.n	8002a18 <HAL_GPIO_EXTI_Callback+0x104>
				POWER_state = 0;
 80029ee:	4b16      	ldr	r3, [pc, #88]	; (8002a48 <HAL_GPIO_EXTI_Callback+0x134>)
 80029f0:	2200      	movs	r2, #0
 80029f2:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 80029f4:	4810      	ldr	r0, [pc, #64]	; (8002a38 <HAL_GPIO_EXTI_Callback+0x124>)
 80029f6:	f009 fb6e 	bl	800c0d6 <HAL_TIM_Base_Start_IT>
			break;
 80029fa:	e00d      	b.n	8002a18 <HAL_GPIO_EXTI_Callback+0x104>
			LED_RGB_status(15,0,0);
 80029fc:	2200      	movs	r2, #0
 80029fe:	2100      	movs	r1, #0
 8002a00:	200f      	movs	r0, #15
 8002a02:	f000 fa37 	bl	8002e74 <LED_RGB_status>
			break;
 8002a06:	e008      	b.n	8002a1a <HAL_GPIO_EXTI_Callback+0x106>
			break;
 8002a08:	bf00      	nop
 8002a0a:	e006      	b.n	8002a1a <HAL_GPIO_EXTI_Callback+0x106>
			break;
 8002a0c:	bf00      	nop
 8002a0e:	e004      	b.n	8002a1a <HAL_GPIO_EXTI_Callback+0x106>
			break;
 8002a10:	bf00      	nop
 8002a12:	e002      	b.n	8002a1a <HAL_GPIO_EXTI_Callback+0x106>
			break;
 8002a14:	bf00      	nop
 8002a16:	e000      	b.n	8002a1a <HAL_GPIO_EXTI_Callback+0x106>
			break;
 8002a18:	bf00      	nop
}
 8002a1a:	bf00      	nop
 8002a1c:	3708      	adds	r7, #8
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	bf00      	nop
 8002a24:	2000026a 	.word	0x2000026a
 8002a28:	20000270 	.word	0x20000270
 8002a2c:	20000269 	.word	0x20000269
 8002a30:	2000026c 	.word	0x2000026c
 8002a34:	2000004c 	.word	0x2000004c
 8002a38:	20000864 	.word	0x20000864
 8002a3c:	20000050 	.word	0x20000050
 8002a40:	20000058 	.word	0x20000058
 8002a44:	20000054 	.word	0x20000054
 8002a48:	20000048 	.word	0x20000048

08002a4c <HAL_TIM_PeriodElapsedCallback>:


/* Callback timers */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b088      	sub	sp, #32
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
	// Play audio samples on DAC
	if (htim->Instance == TIM2){
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a5c:	d101      	bne.n	8002a62 <HAL_TIM_PeriodElapsedCallback+0x16>
		playAudio();
 8002a5e:	f000 fc95 	bl	800338c <playAudio>
	}

	// Timer for external interrupts (buttons)
	if (htim->Instance == TIM11){
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a62      	ldr	r2, [pc, #392]	; (8002bf0 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	f040 808d 	bne.w	8002b88 <HAL_TIM_PeriodElapsedCallback+0x13c>
		// Power button pressed
		if (HAL_GPIO_ReadPin(BTN_PWR_GPIO_Port, BTN_PWR_Pin)){
 8002a6e:	2180      	movs	r1, #128	; 0x80
 8002a70:	4860      	ldr	r0, [pc, #384]	; (8002bf4 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8002a72:	f003 fc8f 	bl	8006394 <HAL_GPIO_ReadPin>
 8002a76:	4603      	mov	r3, r0
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d005      	beq.n	8002a88 <HAL_TIM_PeriodElapsedCallback+0x3c>

			//ADD FUNCTIONALITY

			POWER_state = 1;
 8002a7c:	4b5e      	ldr	r3, [pc, #376]	; (8002bf8 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8002a7e:	2201      	movs	r2, #1
 8002a80:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8002a82:	485e      	ldr	r0, [pc, #376]	; (8002bfc <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8002a84:	f009 fb4b 	bl	800c11e <HAL_TIM_Base_Stop_IT>

		}

		// Talk button pressed
		if (HAL_GPIO_ReadPin(BTN_TALK_GPIO_Port, BTN_TALK_Pin)){
 8002a88:	2140      	movs	r1, #64	; 0x40
 8002a8a:	485a      	ldr	r0, [pc, #360]	; (8002bf4 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8002a8c:	f003 fc82 	bl	8006394 <HAL_GPIO_ReadPin>
 8002a90:	4603      	mov	r3, r0
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d016      	beq.n	8002ac4 <HAL_TIM_PeriodElapsedCallback+0x78>
			// Change mode
			if (settings_mode == 'R'){
 8002a96:	4b5a      	ldr	r3, [pc, #360]	; (8002c00 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8002a98:	781b      	ldrb	r3, [r3, #0]
 8002a9a:	2b52      	cmp	r3, #82	; 0x52
 8002a9c:	d103      	bne.n	8002aa6 <HAL_TIM_PeriodElapsedCallback+0x5a>
				settings_mode = 'T';
 8002a9e:	4b58      	ldr	r3, [pc, #352]	; (8002c00 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8002aa0:	2254      	movs	r2, #84	; 0x54
 8002aa2:	701a      	strb	r2, [r3, #0]
 8002aa4:	e006      	b.n	8002ab4 <HAL_TIM_PeriodElapsedCallback+0x68>
			}
			else if (settings_mode == 'T'){
 8002aa6:	4b56      	ldr	r3, [pc, #344]	; (8002c00 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8002aa8:	781b      	ldrb	r3, [r3, #0]
 8002aaa:	2b54      	cmp	r3, #84	; 0x54
 8002aac:	d102      	bne.n	8002ab4 <HAL_TIM_PeriodElapsedCallback+0x68>
				settings_mode = 'R';
 8002aae:	4b54      	ldr	r3, [pc, #336]	; (8002c00 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8002ab0:	2252      	movs	r2, #82	; 0x52
 8002ab2:	701a      	strb	r2, [r3, #0]
			}

			TALK_state = 1;
 8002ab4:	4b53      	ldr	r3, [pc, #332]	; (8002c04 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8002aba:	4850      	ldr	r0, [pc, #320]	; (8002bfc <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8002abc:	f009 fb2f 	bl	800c11e <HAL_TIM_Base_Stop_IT>

			// Initialize correct timers, components, interrupts for selected mode
			setup();
 8002ac0:	f000 f956 	bl	8002d70 <setup>

		}

		// Up button pressed
		if (HAL_GPIO_ReadPin(BTN_UP_GPIO_Port, BTN_UP_Pin)){
 8002ac4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002ac8:	484f      	ldr	r0, [pc, #316]	; (8002c08 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8002aca:	f003 fc63 	bl	8006394 <HAL_GPIO_ReadPin>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d028      	beq.n	8002b26 <HAL_TIM_PeriodElapsedCallback+0xda>
			//Set High Gain Mode
			if(settings_mode == 'R'){
 8002ad4:	4b4a      	ldr	r3, [pc, #296]	; (8002c00 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8002ad6:	781b      	ldrb	r3, [r3, #0]
 8002ad8:	2b52      	cmp	r3, #82	; 0x52
 8002ada:	d11e      	bne.n	8002b1a <HAL_TIM_PeriodElapsedCallback+0xce>
				if (HGM){
 8002adc:	4b4b      	ldr	r3, [pc, #300]	; (8002c0c <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8002ade:	781b      	ldrb	r3, [r3, #0]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d00d      	beq.n	8002b00 <HAL_TIM_PeriodElapsedCallback+0xb4>
					LED_RGB_status(15, 0, 20);
 8002ae4:	2214      	movs	r2, #20
 8002ae6:	2100      	movs	r1, #0
 8002ae8:	200f      	movs	r0, #15
 8002aea:	f000 f9c3 	bl	8002e74 <LED_RGB_status>
					HGM =0;
 8002aee:	4b47      	ldr	r3, [pc, #284]	; (8002c0c <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8002af0:	2200      	movs	r2, #0
 8002af2:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_SET);
 8002af4:	2201      	movs	r2, #1
 8002af6:	2102      	movs	r1, #2
 8002af8:	4845      	ldr	r0, [pc, #276]	; (8002c10 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8002afa:	f003 fc63 	bl	80063c4 <HAL_GPIO_WritePin>
 8002afe:	e00c      	b.n	8002b1a <HAL_TIM_PeriodElapsedCallback+0xce>
				}
				else{
					LED_RGB_status(0, 0, 10);
 8002b00:	220a      	movs	r2, #10
 8002b02:	2100      	movs	r1, #0
 8002b04:	2000      	movs	r0, #0
 8002b06:	f000 f9b5 	bl	8002e74 <LED_RGB_status>
					HGM =1;
 8002b0a:	4b40      	ldr	r3, [pc, #256]	; (8002c0c <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_RESET);
 8002b10:	2200      	movs	r2, #0
 8002b12:	2102      	movs	r1, #2
 8002b14:	483e      	ldr	r0, [pc, #248]	; (8002c10 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8002b16:	f003 fc55 	bl	80063c4 <HAL_GPIO_WritePin>
				}
			}

			UP_state = 1;
 8002b1a:	4b3e      	ldr	r3, [pc, #248]	; (8002c14 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8002b1c:	2201      	movs	r2, #1
 8002b1e:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8002b20:	4836      	ldr	r0, [pc, #216]	; (8002bfc <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8002b22:	f009 fafc 	bl	800c11e <HAL_TIM_Base_Stop_IT>
		}

		// Down button pressed
		if (HAL_GPIO_ReadPin(BTN_DOWN_GPIO_Port, BTN_DOWN_Pin)){
 8002b26:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002b2a:	4837      	ldr	r0, [pc, #220]	; (8002c08 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8002b2c:	f003 fc32 	bl	8006394 <HAL_GPIO_ReadPin>
 8002b30:	4603      	mov	r3, r0
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d007      	beq.n	8002b46 <HAL_TIM_PeriodElapsedCallback+0xfa>

			//ADD FUNCTIONALITY

			// Debug
			test_transmitDummyPacket();
 8002b36:	f000 f9cb 	bl	8002ed0 <test_transmitDummyPacket>

			DOWN_state = 1;
 8002b3a:	4b37      	ldr	r3, [pc, #220]	; (8002c18 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8002b40:	482e      	ldr	r0, [pc, #184]	; (8002bfc <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8002b42:	f009 faec 	bl	800c11e <HAL_TIM_Base_Stop_IT>
		}

		// Left button pressed
		if (HAL_GPIO_ReadPin(BTN_LEFT_GPIO_Port, BTN_LEFT_Pin)){
 8002b46:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002b4a:	482f      	ldr	r0, [pc, #188]	; (8002c08 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8002b4c:	f003 fc22 	bl	8006394 <HAL_GPIO_ReadPin>
 8002b50:	4603      	mov	r3, r0
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d00a      	beq.n	8002b6c <HAL_TIM_PeriodElapsedCallback+0x120>

			//ADD FUNCTIONALITY

			// Debug
			uint8_t ret;
			ret = ADF_status_word();
 8002b56:	f7fe fb35 	bl	80011c4 <ADF_status_word>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	77fb      	strb	r3, [r7, #31]
			asm("nop");
 8002b5e:	bf00      	nop

			LEFT_state = 1;
 8002b60:	4b2e      	ldr	r3, [pc, #184]	; (8002c1c <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8002b62:	2201      	movs	r2, #1
 8002b64:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8002b66:	4825      	ldr	r0, [pc, #148]	; (8002bfc <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8002b68:	f009 fad9 	bl	800c11e <HAL_TIM_Base_Stop_IT>
		}

		// Right button pressed
		if (HAL_GPIO_ReadPin(BTN_RIGHT_GPIO_Port, BTN_RIGHT_Pin)){
 8002b6c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002b70:	4825      	ldr	r0, [pc, #148]	; (8002c08 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8002b72:	f003 fc0f 	bl	8006394 <HAL_GPIO_ReadPin>
 8002b76:	4603      	mov	r3, r0
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d005      	beq.n	8002b88 <HAL_TIM_PeriodElapsedCallback+0x13c>

			//ADD FUNCTIONALITY

			RIGHT_state = 1;
 8002b7c:	4b28      	ldr	r3, [pc, #160]	; (8002c20 <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8002b7e:	2201      	movs	r2, #1
 8002b80:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8002b82:	481e      	ldr	r0, [pc, #120]	; (8002bfc <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8002b84:	f009 facb 	bl	800c11e <HAL_TIM_Base_Stop_IT>
			packets_sent_prev = packets_sent;
		}
	}
	*/

	if(htim->Instance == TIM9){
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a25      	ldr	r2, [pc, #148]	; (8002c24 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d12a      	bne.n	8002be8 <HAL_TIM_PeriodElapsedCallback+0x19c>
		uint16_t txbuf[6];//16
		uint16_t pckts;
		if(settings_mode == 'T'){
 8002b92:	4b1b      	ldr	r3, [pc, #108]	; (8002c00 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8002b94:	781b      	ldrb	r3, [r3, #0]
 8002b96:	2b54      	cmp	r3, #84	; 0x54
 8002b98:	d10a      	bne.n	8002bb0 <HAL_TIM_PeriodElapsedCallback+0x164>
			pckts = packets_sent-packets_sent_prev;
 8002b9a:	4b23      	ldr	r3, [pc, #140]	; (8002c28 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8002b9c:	881a      	ldrh	r2, [r3, #0]
 8002b9e:	4b23      	ldr	r3, [pc, #140]	; (8002c2c <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8002ba0:	881b      	ldrh	r3, [r3, #0]
 8002ba2:	1ad3      	subs	r3, r2, r3
 8002ba4:	83bb      	strh	r3, [r7, #28]
			packets_sent_prev = packets_sent;
 8002ba6:	4b20      	ldr	r3, [pc, #128]	; (8002c28 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8002ba8:	881a      	ldrh	r2, [r3, #0]
 8002baa:	4b20      	ldr	r3, [pc, #128]	; (8002c2c <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8002bac:	801a      	strh	r2, [r3, #0]
 8002bae:	e00d      	b.n	8002bcc <HAL_TIM_PeriodElapsedCallback+0x180>
		}
		else if(settings_mode == 'R'){
 8002bb0:	4b13      	ldr	r3, [pc, #76]	; (8002c00 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8002bb2:	781b      	ldrb	r3, [r3, #0]
 8002bb4:	2b52      	cmp	r3, #82	; 0x52
 8002bb6:	d109      	bne.n	8002bcc <HAL_TIM_PeriodElapsedCallback+0x180>
			pckts = packets_received-packets_received_prev;
 8002bb8:	4b1d      	ldr	r3, [pc, #116]	; (8002c30 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8002bba:	881a      	ldrh	r2, [r3, #0]
 8002bbc:	4b1d      	ldr	r3, [pc, #116]	; (8002c34 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8002bbe:	881b      	ldrh	r3, [r3, #0]
 8002bc0:	1ad3      	subs	r3, r2, r3
 8002bc2:	83bb      	strh	r3, [r7, #28]
			packets_received_prev = packets_received;
 8002bc4:	4b1a      	ldr	r3, [pc, #104]	; (8002c30 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8002bc6:	881a      	ldrh	r2, [r3, #0]
 8002bc8:	4b1a      	ldr	r3, [pc, #104]	; (8002c34 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8002bca:	801a      	strh	r2, [r3, #0]
		}

		uint16_t RSSI;

		RSSI = ptrdev->RSSI_counter - RSSI_prev;
 8002bcc:	4b1a      	ldr	r3, [pc, #104]	; (8002c38 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	b29a      	uxth	r2, r3
 8002bd4:	4b19      	ldr	r3, [pc, #100]	; (8002c3c <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	b29b      	uxth	r3, r3
 8002bda:	1ad3      	subs	r3, r2, r3
 8002bdc:	837b      	strh	r3, [r7, #26]
		RSSI_prev = ptrdev->RSSI_counter;
 8002bde:	4b16      	ldr	r3, [pc, #88]	; (8002c38 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	4a15      	ldr	r2, [pc, #84]	; (8002c3c <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8002be6:	6013      	str	r3, [r2, #0]
		//CDC_Transmit_FS((uint16_t *)txbuf, strlen(txbuf));

		//sprintf(buffer, "%d %d\r\n", (int8_t) Rx_RSSI, (int8_t) RSSI_Mean);
		//CDC_Transmit_FS((int8_t *)buffer, strlen(buffer));
	}
}
 8002be8:	bf00      	nop
 8002bea:	3720      	adds	r7, #32
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	40014800 	.word	0x40014800
 8002bf4:	40020800 	.word	0x40020800
 8002bf8:	20000048 	.word	0x20000048
 8002bfc:	20000864 	.word	0x20000864
 8002c00:	20000040 	.word	0x20000040
 8002c04:	2000004c 	.word	0x2000004c
 8002c08:	40020400 	.word	0x40020400
 8002c0c:	2000026b 	.word	0x2000026b
 8002c10:	40020000 	.word	0x40020000
 8002c14:	20000050 	.word	0x20000050
 8002c18:	20000054 	.word	0x20000054
 8002c1c:	20000058 	.word	0x20000058
 8002c20:	2000005c 	.word	0x2000005c
 8002c24:	40014000 	.word	0x40014000
 8002c28:	20000270 	.word	0x20000270
 8002c2c:	20000272 	.word	0x20000272
 8002c30:	2000026c 	.word	0x2000026c
 8002c34:	2000026e 	.word	0x2000026e
 8002c38:	20000754 	.word	0x20000754
 8002c3c:	20000274 	.word	0x20000274

08002c40 <HAL_ADC_ConvCpltCallback>:


/* Callback ADC conversion */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b082      	sub	sp, #8
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
	adc_value = HAL_ADC_GetValue(&hadc1);
	circular_buf_put_overwrite(audio_buffer_handle_t, adc_value);
	*/

	// ADC running at 16 kHz (TIM5: (2625-1)), with sample averaging to 8 kHz to improve SNR
	if(adc_counter%2){
 8002c48:	4b1c      	ldr	r3, [pc, #112]	; (8002cbc <HAL_ADC_ConvCpltCallback+0x7c>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f003 0301 	and.w	r3, r3, #1
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d00c      	beq.n	8002c6e <HAL_ADC_ConvCpltCallback+0x2e>
		adc_value = HAL_ADC_GetValue(&hadc1);
 8002c54:	481a      	ldr	r0, [pc, #104]	; (8002cc0 <HAL_ADC_ConvCpltCallback+0x80>)
 8002c56:	f001 febb 	bl	80049d0 <HAL_ADC_GetValue>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	b2da      	uxtb	r2, r3
 8002c5e:	4b19      	ldr	r3, [pc, #100]	; (8002cc4 <HAL_ADC_ConvCpltCallback+0x84>)
 8002c60:	701a      	strb	r2, [r3, #0]
		adc_counter++;
 8002c62:	4b16      	ldr	r3, [pc, #88]	; (8002cbc <HAL_ADC_ConvCpltCallback+0x7c>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	3301      	adds	r3, #1
 8002c68:	4a14      	ldr	r2, [pc, #80]	; (8002cbc <HAL_ADC_ConvCpltCallback+0x7c>)
 8002c6a:	6013      	str	r3, [r2, #0]
		adc_value_downsampled /= 2;
		circular_buf_put_overwrite(audio_buffer_handle_t, adc_value_downsampled);
		adc_counter++;
	}

}
 8002c6c:	e022      	b.n	8002cb4 <HAL_ADC_ConvCpltCallback+0x74>
		adc_value_downsampled = HAL_ADC_GetValue(&hadc1);
 8002c6e:	4814      	ldr	r0, [pc, #80]	; (8002cc0 <HAL_ADC_ConvCpltCallback+0x80>)
 8002c70:	f001 feae 	bl	80049d0 <HAL_ADC_GetValue>
 8002c74:	4603      	mov	r3, r0
 8002c76:	b29a      	uxth	r2, r3
 8002c78:	4b13      	ldr	r3, [pc, #76]	; (8002cc8 <HAL_ADC_ConvCpltCallback+0x88>)
 8002c7a:	801a      	strh	r2, [r3, #0]
		adc_value_downsampled += adc_value;
 8002c7c:	4b11      	ldr	r3, [pc, #68]	; (8002cc4 <HAL_ADC_ConvCpltCallback+0x84>)
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	b29a      	uxth	r2, r3
 8002c82:	4b11      	ldr	r3, [pc, #68]	; (8002cc8 <HAL_ADC_ConvCpltCallback+0x88>)
 8002c84:	881b      	ldrh	r3, [r3, #0]
 8002c86:	4413      	add	r3, r2
 8002c88:	b29a      	uxth	r2, r3
 8002c8a:	4b0f      	ldr	r3, [pc, #60]	; (8002cc8 <HAL_ADC_ConvCpltCallback+0x88>)
 8002c8c:	801a      	strh	r2, [r3, #0]
		adc_value_downsampled /= 2;
 8002c8e:	4b0e      	ldr	r3, [pc, #56]	; (8002cc8 <HAL_ADC_ConvCpltCallback+0x88>)
 8002c90:	881b      	ldrh	r3, [r3, #0]
 8002c92:	085b      	lsrs	r3, r3, #1
 8002c94:	b29a      	uxth	r2, r3
 8002c96:	4b0c      	ldr	r3, [pc, #48]	; (8002cc8 <HAL_ADC_ConvCpltCallback+0x88>)
 8002c98:	801a      	strh	r2, [r3, #0]
		circular_buf_put_overwrite(audio_buffer_handle_t, adc_value_downsampled);
 8002c9a:	4b0c      	ldr	r3, [pc, #48]	; (8002ccc <HAL_ADC_ConvCpltCallback+0x8c>)
 8002c9c:	681a      	ldr	r2, [r3, #0]
 8002c9e:	4b0a      	ldr	r3, [pc, #40]	; (8002cc8 <HAL_ADC_ConvCpltCallback+0x88>)
 8002ca0:	881b      	ldrh	r3, [r3, #0]
 8002ca2:	4619      	mov	r1, r3
 8002ca4:	4610      	mov	r0, r2
 8002ca6:	f7fe fbc1 	bl	800142c <circular_buf_put_overwrite>
		adc_counter++;
 8002caa:	4b04      	ldr	r3, [pc, #16]	; (8002cbc <HAL_ADC_ConvCpltCallback+0x7c>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	3301      	adds	r3, #1
 8002cb0:	4a02      	ldr	r2, [pc, #8]	; (8002cbc <HAL_ADC_ConvCpltCallback+0x7c>)
 8002cb2:	6013      	str	r3, [r2, #0]
}
 8002cb4:	bf00      	nop
 8002cb6:	3708      	adds	r7, #8
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd80      	pop	{r7, pc}
 8002cbc:	2000027c 	.word	0x2000027c
 8002cc0:	20000818 	.word	0x20000818
 8002cc4:	20000278 	.word	0x20000278
 8002cc8:	2000027a 	.word	0x2000027a
 8002ccc:	20000750 	.word	0x20000750

08002cd0 <startup>:


void startup(void){
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b082      	sub	sp, #8
 8002cd4:	af00      	add	r7, sp, #0
	// Clear PWR wake up Flag
	HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);
 8002cd6:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002cda:	f006 ff4b 	bl	8009b74 <HAL_PWR_DisableWakeUpPin>
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8002cde:	4b1f      	ldr	r3, [pc, #124]	; (8002d5c <startup+0x8c>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a1e      	ldr	r2, [pc, #120]	; (8002d5c <startup+0x8c>)
 8002ce4:	f043 0304 	orr.w	r3, r3, #4
 8002ce8:	6013      	str	r3, [r2, #0]
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 8002cea:	4b1c      	ldr	r3, [pc, #112]	; (8002d5c <startup+0x8c>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4a1b      	ldr	r2, [pc, #108]	; (8002d5c <startup+0x8c>)
 8002cf0:	f043 0308 	orr.w	r3, r3, #8
 8002cf4:	6013      	str	r3, [r2, #0]

	OLED_init();
 8002cf6:	f7fe fc25 	bl	8001544 <OLED_init>
	OLED_print_text("Encrypted", 39, 16);
 8002cfa:	2210      	movs	r2, #16
 8002cfc:	2127      	movs	r1, #39	; 0x27
 8002cfe:	4818      	ldr	r0, [pc, #96]	; (8002d60 <startup+0x90>)
 8002d00:	f7fe fc34 	bl	800156c <OLED_print_text>
	OLED_print_text("Walkie Talkie", 18, 26);
 8002d04:	221a      	movs	r2, #26
 8002d06:	2112      	movs	r1, #18
 8002d08:	4816      	ldr	r0, [pc, #88]	; (8002d64 <startup+0x94>)
 8002d0a:	f7fe fc2f 	bl	800156c <OLED_print_text>
	OLED_update();
 8002d0e:	f7fe fc26 	bl	800155e <OLED_update>

	// Setup registers for transceiver
	ADF_Init(settings_frequency);
 8002d12:	4b15      	ldr	r3, [pc, #84]	; (8002d68 <startup+0x98>)
 8002d14:	4618      	mov	r0, r3
 8002d16:	f7fe f821 	bl	8000d5c <ADF_Init>

	HAL_Delay(500);
 8002d1a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002d1e:	f001 fba3 	bl	8004468 <HAL_Delay>
	OLED_clear_screen();
 8002d22:	f7fe fc15 	bl	8001550 <OLED_clear_screen>

	ADF_set_turnaround_Tx_Rx();
 8002d26:	f7fe f979 	bl	800101c <ADF_set_turnaround_Tx_Rx>

	// Make audio buffer for 400 8-bit samples
	uint16_t buffer_size = 400;
 8002d2a:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8002d2e:	80fb      	strh	r3, [r7, #6]
	uint16_t *buffer = malloc(buffer_size * sizeof(uint16_t));
 8002d30:	88fb      	ldrh	r3, [r7, #6]
 8002d32:	005b      	lsls	r3, r3, #1
 8002d34:	4618      	mov	r0, r3
 8002d36:	f00e fb4f 	bl	80113d8 <malloc>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	603b      	str	r3, [r7, #0]
	audio_buffer_handle_t = circular_buf_init(buffer, buffer_size);
 8002d3e:	88fb      	ldrh	r3, [r7, #6]
 8002d40:	4619      	mov	r1, r3
 8002d42:	6838      	ldr	r0, [r7, #0]
 8002d44:	f7fe fad6 	bl	80012f4 <circular_buf_init>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	4b08      	ldr	r3, [pc, #32]	; (8002d6c <startup+0x9c>)
 8002d4c:	601a      	str	r2, [r3, #0]

	// Setup for MCU
	setup();
 8002d4e:	f000 f80f 	bl	8002d70 <setup>

}
 8002d52:	bf00      	nop
 8002d54:	3708      	adds	r7, #8
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}
 8002d5a:	bf00      	nop
 8002d5c:	40007000 	.word	0x40007000
 8002d60:	080126fc 	.word	0x080126fc
 8002d64:	08012708 	.word	0x08012708
 8002d68:	0003bd08 	.word	0x0003bd08
 8002d6c:	20000750 	.word	0x20000750

08002d70 <setup>:


/* ---Called upon startup or talk-button press--- */
void setup(){
 8002d70:	b580      	push	{r7, lr}
 8002d72:	af00      	add	r7, sp, #0
	// Reset buffer
	circular_buf_reset(audio_buffer_handle_t);
 8002d74:	4b28      	ldr	r3, [pc, #160]	; (8002e18 <setup+0xa8>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f7fe faff 	bl	800137c <circular_buf_reset>

	switch(settings_mode){
 8002d7e:	4b27      	ldr	r3, [pc, #156]	; (8002e1c <setup+0xac>)
 8002d80:	781b      	ldrb	r3, [r3, #0]
 8002d82:	2b52      	cmp	r3, #82	; 0x52
 8002d84:	d020      	beq.n	8002dc8 <setup+0x58>
 8002d86:	2b54      	cmp	r3, #84	; 0x54
 8002d88:	d000      	beq.n	8002d8c <setup+0x1c>
			while(ADF_RC_READY()==0);
			ADF_set_Rx_mode();
			break;
	}

}
 8002d8a:	e043      	b.n	8002e14 <setup+0xa4>
			LED_RGB_status(0, 10, 0);
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	210a      	movs	r1, #10
 8002d90:	2000      	movs	r0, #0
 8002d92:	f000 f86f 	bl	8002e74 <LED_RGB_status>
			HAL_DAC_Stop(&hdac, DAC_CHANNEL_1);
 8002d96:	2100      	movs	r1, #0
 8002d98:	4821      	ldr	r0, [pc, #132]	; (8002e20 <setup+0xb0>)
 8002d9a:	f003 f845 	bl	8005e28 <HAL_DAC_Stop>
			HAL_TIM_Base_Stop_IT(&htim2);
 8002d9e:	4821      	ldr	r0, [pc, #132]	; (8002e24 <setup+0xb4>)
 8002da0:	f009 f9bd 	bl	800c11e <HAL_TIM_Base_Stop_IT>
			HAL_GPIO_WritePin(CLASS_D_SHDN_GPIO_Port, CLASS_D_SHDN_Pin, GPIO_PIN_RESET); //GPIO_PIN_RESET
 8002da4:	2200      	movs	r2, #0
 8002da6:	2101      	movs	r1, #1
 8002da8:	481f      	ldr	r0, [pc, #124]	; (8002e28 <setup+0xb8>)
 8002daa:	f003 fb0b 	bl	80063c4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MIC_SHDN_GPIO_Port, MIC_SHDN_Pin, GPIO_PIN_SET);
 8002dae:	2201      	movs	r2, #1
 8002db0:	2102      	movs	r1, #2
 8002db2:	481d      	ldr	r0, [pc, #116]	; (8002e28 <setup+0xb8>)
 8002db4:	f003 fb06 	bl	80063c4 <HAL_GPIO_WritePin>
			HAL_TIM_OC_Start(&htim5, TIM_CHANNEL_1);
 8002db8:	2100      	movs	r1, #0
 8002dba:	481c      	ldr	r0, [pc, #112]	; (8002e2c <setup+0xbc>)
 8002dbc:	f009 fa10 	bl	800c1e0 <HAL_TIM_OC_Start>
			HAL_ADC_Start_IT(&hadc1);
 8002dc0:	481b      	ldr	r0, [pc, #108]	; (8002e30 <setup+0xc0>)
 8002dc2:	f001 fbb7 	bl	8004534 <HAL_ADC_Start_IT>
			break;
 8002dc6:	e025      	b.n	8002e14 <setup+0xa4>
			LED_RGB_status(0, 0, 10);
 8002dc8:	220a      	movs	r2, #10
 8002dca:	2100      	movs	r1, #0
 8002dcc:	2000      	movs	r0, #0
 8002dce:	f000 f851 	bl	8002e74 <LED_RGB_status>
			HAL_TIM_OC_Stop(&htim5, TIM_CHANNEL_1);
 8002dd2:	2100      	movs	r1, #0
 8002dd4:	4815      	ldr	r0, [pc, #84]	; (8002e2c <setup+0xbc>)
 8002dd6:	f009 fa41 	bl	800c25c <HAL_TIM_OC_Stop>
			HAL_ADC_Stop_IT(&hadc1);
 8002dda:	4815      	ldr	r0, [pc, #84]	; (8002e30 <setup+0xc0>)
 8002ddc:	f001 fc7a 	bl	80046d4 <HAL_ADC_Stop_IT>
			HAL_GPIO_WritePin(MIC_SHDN_GPIO_Port, MIC_SHDN_Pin, GPIO_PIN_RESET);
 8002de0:	2200      	movs	r2, #0
 8002de2:	2102      	movs	r1, #2
 8002de4:	4810      	ldr	r0, [pc, #64]	; (8002e28 <setup+0xb8>)
 8002de6:	f003 faed 	bl	80063c4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CLASS_D_SHDN_GPIO_Port, CLASS_D_SHDN_Pin, GPIO_PIN_SET);
 8002dea:	2201      	movs	r2, #1
 8002dec:	2101      	movs	r1, #1
 8002dee:	480e      	ldr	r0, [pc, #56]	; (8002e28 <setup+0xb8>)
 8002df0:	f003 fae8 	bl	80063c4 <HAL_GPIO_WritePin>
			HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 8002df4:	2100      	movs	r1, #0
 8002df6:	480a      	ldr	r0, [pc, #40]	; (8002e20 <setup+0xb0>)
 8002df8:	f002 ffb0 	bl	8005d5c <HAL_DAC_Start>
			HAL_TIM_Base_Start_IT(&htim2);
 8002dfc:	4809      	ldr	r0, [pc, #36]	; (8002e24 <setup+0xb4>)
 8002dfe:	f009 f96a 	bl	800c0d6 <HAL_TIM_Base_Start_IT>
			while(ADF_RC_READY()==0);
 8002e02:	bf00      	nop
 8002e04:	f7fe f9b4 	bl	8001170 <ADF_RC_READY>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d0fa      	beq.n	8002e04 <setup+0x94>
			ADF_set_Rx_mode();
 8002e0e:	f7fe f969 	bl	80010e4 <ADF_set_Rx_mode>
			break;
 8002e12:	bf00      	nop
}
 8002e14:	bf00      	nop
 8002e16:	bd80      	pop	{r7, pc}
 8002e18:	20000750 	.word	0x20000750
 8002e1c:	20000040 	.word	0x20000040
 8002e20:	200008a4 	.word	0x200008a4
 8002e24:	20000a1c 	.word	0x20000a1c
 8002e28:	40020800 	.word	0x40020800
 8002e2c:	20000758 	.word	0x20000758
 8002e30:	20000818 	.word	0x20000818

08002e34 <potmeterInit>:

void potmeterInit(uint8_t volume){
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b084      	sub	sp, #16
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	71fb      	strb	r3, [r7, #7]
	uint8_t value[1];
	value[0]= volume;
 8002e3e:	79fb      	ldrb	r3, [r7, #7]
 8002e40:	733b      	strb	r3, [r7, #12]
	HAL_GPIO_WritePin(DPOT_CS_GPIO_Port, DPOT_CS_Pin, GPIO_PIN_RESET);
 8002e42:	2200      	movs	r2, #0
 8002e44:	2104      	movs	r1, #4
 8002e46:	4809      	ldr	r0, [pc, #36]	; (8002e6c <potmeterInit+0x38>)
 8002e48:	f003 fabc 	bl	80063c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, value, 1, 50);
 8002e4c:	f107 010c 	add.w	r1, r7, #12
 8002e50:	2332      	movs	r3, #50	; 0x32
 8002e52:	2201      	movs	r2, #1
 8002e54:	4806      	ldr	r0, [pc, #24]	; (8002e70 <potmeterInit+0x3c>)
 8002e56:	f007 feb2 	bl	800abbe <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(DPOT_CS_GPIO_Port, DPOT_CS_Pin, GPIO_PIN_SET);
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	2104      	movs	r1, #4
 8002e5e:	4803      	ldr	r0, [pc, #12]	; (8002e6c <potmeterInit+0x38>)
 8002e60:	f003 fab0 	bl	80063c4 <HAL_GPIO_WritePin>
}
 8002e64:	bf00      	nop
 8002e66:	3710      	adds	r7, #16
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}
 8002e6c:	40020800 	.word	0x40020800
 8002e70:	200006a0 	.word	0x200006a0

08002e74 <LED_RGB_status>:


void LED_RGB_status(uint16_t red, uint16_t green, uint16_t blue){
 8002e74:	b480      	push	{r7}
 8002e76:	b083      	sub	sp, #12
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	80fb      	strh	r3, [r7, #6]
 8002e7e:	460b      	mov	r3, r1
 8002e80:	80bb      	strh	r3, [r7, #4]
 8002e82:	4613      	mov	r3, r2
 8002e84:	807b      	strh	r3, [r7, #2]
	// Brightness limiting due to low resistance values
	if(red>20){
 8002e86:	88fb      	ldrh	r3, [r7, #6]
 8002e88:	2b14      	cmp	r3, #20
 8002e8a:	d901      	bls.n	8002e90 <LED_RGB_status+0x1c>
		red = 20;
 8002e8c:	2314      	movs	r3, #20
 8002e8e:	80fb      	strh	r3, [r7, #6]
	}
	if(green>30){
 8002e90:	88bb      	ldrh	r3, [r7, #4]
 8002e92:	2b1e      	cmp	r3, #30
 8002e94:	d901      	bls.n	8002e9a <LED_RGB_status+0x26>
		green = 30;
 8002e96:	231e      	movs	r3, #30
 8002e98:	80bb      	strh	r3, [r7, #4]
	}
	if(blue>35){
 8002e9a:	887b      	ldrh	r3, [r7, #2]
 8002e9c:	2b23      	cmp	r3, #35	; 0x23
 8002e9e:	d901      	bls.n	8002ea4 <LED_RGB_status+0x30>
		blue = 35;
 8002ea0:	2323      	movs	r3, #35	; 0x23
 8002ea2:	807b      	strh	r3, [r7, #2]
	}
	htim1.Instance->CCR1 = red;
 8002ea4:	4b08      	ldr	r3, [pc, #32]	; (8002ec8 <LED_RGB_status+0x54>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	88fa      	ldrh	r2, [r7, #6]
 8002eaa:	635a      	str	r2, [r3, #52]	; 0x34
	htim3.Instance->CCR4 = green;
 8002eac:	4b07      	ldr	r3, [pc, #28]	; (8002ecc <LED_RGB_status+0x58>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	88ba      	ldrh	r2, [r7, #4]
 8002eb2:	641a      	str	r2, [r3, #64]	; 0x40
	htim3.Instance->CCR3 = blue;
 8002eb4:	4b05      	ldr	r3, [pc, #20]	; (8002ecc <LED_RGB_status+0x58>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	887a      	ldrh	r2, [r7, #2]
 8002eba:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8002ebc:	bf00      	nop
 8002ebe:	370c      	adds	r7, #12
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec6:	4770      	bx	lr
 8002ec8:	2000090c 	.word	0x2000090c
 8002ecc:	20000798 	.word	0x20000798

08002ed0 <test_transmitDummyPacket>:


void test_transmitDummyPacket(void){
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b082      	sub	sp, #8
 8002ed4:	af00      	add	r7, sp, #0
	// Packet length (1byte), packet type (1byte), ID (1byte), RSSI byte (1byte)
	//uint8_t packet_total_length = 5+40;
	uint8_t packet_total_length = 5;
 8002ed6:	2305      	movs	r3, #5
 8002ed8:	71fb      	strb	r3, [r7, #7]
	dest_ID = 0xFF;
 8002eda:	4b12      	ldr	r3, [pc, #72]	; (8002f24 <test_transmitDummyPacket+0x54>)
 8002edc:	22ff      	movs	r2, #255	; 0xff
 8002ede:	701a      	strb	r2, [r3, #0]

	//SPI_PKT_WR, packet total length, packet type, ID
	uint8_t header[] = {0x10, packet_total_length, 0xBB, dest_ID, source_ID};
 8002ee0:	2310      	movs	r3, #16
 8002ee2:	703b      	strb	r3, [r7, #0]
 8002ee4:	79fb      	ldrb	r3, [r7, #7]
 8002ee6:	707b      	strb	r3, [r7, #1]
 8002ee8:	23bb      	movs	r3, #187	; 0xbb
 8002eea:	70bb      	strb	r3, [r7, #2]
 8002eec:	4b0d      	ldr	r3, [pc, #52]	; (8002f24 <test_transmitDummyPacket+0x54>)
 8002eee:	781b      	ldrb	r3, [r3, #0]
 8002ef0:	70fb      	strb	r3, [r7, #3]
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	713b      	strb	r3, [r7, #4]

	//uint8_t array[20] = {0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09, 0x10, 0x11, 0x12, 0x13, 0x14, 0x15, 0x16, 0x17, 0x18, 0x19, 0x20};//, 0x21222324, 0x25262728, 0x29303132};
	//uint8_t array[40] = {0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09, 0x10, 0x11, 0x12, 0x13, 0x14, 0x15, 0x16, 0x17, 0x18, 0x19, 0x20,0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09, 0x10, 0x11, 0x12, 0x13, 0x14, 0x15, 0x16, 0x17, 0x18, 0x19, 0x20};

	// Write data to packet RAM
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	2104      	movs	r1, #4
 8002efa:	480b      	ldr	r0, [pc, #44]	; (8002f28 <test_transmitDummyPacket+0x58>)
 8002efc:	f003 fa62 	bl	80063c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, header, 5);
 8002f00:	463b      	mov	r3, r7
 8002f02:	2205      	movs	r2, #5
 8002f04:	4619      	mov	r1, r3
 8002f06:	4809      	ldr	r0, [pc, #36]	; (8002f2c <test_transmitDummyPacket+0x5c>)
 8002f08:	f008 fa38 	bl	800b37c <HAL_SPI_Transmit_IT>
	//HAL_SPI_Transmit_IT(&hspi1, array, 20);
	//for(int i=0; i<40; i++){
	//	HAL_SPI_Transmit_IT(&hspi1, &array[i], 1);
	//}
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8002f0c:	2201      	movs	r2, #1
 8002f0e:	2104      	movs	r1, #4
 8002f10:	4805      	ldr	r0, [pc, #20]	; (8002f28 <test_transmitDummyPacket+0x58>)
 8002f12:	f003 fa57 	bl	80063c4 <HAL_GPIO_WritePin>

	ADF_set_Tx_mode();
 8002f16:	f7fe f8c7 	bl	80010a8 <ADF_set_Tx_mode>

}
 8002f1a:	bf00      	nop
 8002f1c:	3708      	adds	r7, #8
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd80      	pop	{r7, pc}
 8002f22:	bf00      	nop
 8002f24:	20000041 	.word	0x20000041
 8002f28:	40020000 	.word	0x40020000
 8002f2c:	200009c4 	.word	0x200009c4

08002f30 <transmitAudioPacket>:

	// Wait for SPI to finish
	while (ADF_SPI_READY() == 0);
}

void transmitAudioPacket(void){
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b086      	sub	sp, #24
 8002f34:	af02      	add	r7, sp, #8
	uint8_t packet_type;
	uint8_t cbuf_ret = 0;
 8002f36:	2300      	movs	r3, #0
 8002f38:	72fb      	strb	r3, [r7, #11]

	// Packet length (1byte), packet type (1byte), dest_ID, source_ID (1byte), RSSI byte (1byte)
	uint8_t packet_total_length = 5 + settings_audiosamples_length;
 8002f3a:	2335      	movs	r3, #53	; 0x35
 8002f3c:	72bb      	strb	r3, [r7, #10]

	if(settings_encryption){
 8002f3e:	4b39      	ldr	r3, [pc, #228]	; (8003024 <transmitAudioPacket+0xf4>)
 8002f40:	781b      	ldrb	r3, [r3, #0]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d002      	beq.n	8002f4c <transmitAudioPacket+0x1c>
		packet_type = packet_type_audio_encrypted;
 8002f46:	23ff      	movs	r3, #255	; 0xff
 8002f48:	73fb      	strb	r3, [r7, #15]
 8002f4a:	e001      	b.n	8002f50 <transmitAudioPacket+0x20>
	}
	else{
		packet_type = packet_type_audio;
 8002f4c:	23fe      	movs	r3, #254	; 0xfe
 8002f4e:	73fb      	strb	r3, [r7, #15]
	}

	// SPI_PKT_WR, packet total length, packet type, ID
	uint8_t header[] = {0x10, packet_total_length, packet_type, dest_ID = 0xFF, source_ID};
 8002f50:	2310      	movs	r3, #16
 8002f52:	713b      	strb	r3, [r7, #4]
 8002f54:	7abb      	ldrb	r3, [r7, #10]
 8002f56:	717b      	strb	r3, [r7, #5]
 8002f58:	7bfb      	ldrb	r3, [r7, #15]
 8002f5a:	71bb      	strb	r3, [r7, #6]
 8002f5c:	4b32      	ldr	r3, [pc, #200]	; (8003028 <transmitAudioPacket+0xf8>)
 8002f5e:	22ff      	movs	r2, #255	; 0xff
 8002f60:	701a      	strb	r2, [r3, #0]
 8002f62:	4b31      	ldr	r3, [pc, #196]	; (8003028 <transmitAudioPacket+0xf8>)
 8002f64:	781b      	ldrb	r3, [r3, #0]
 8002f66:	71fb      	strb	r3, [r7, #7]
 8002f68:	2301      	movs	r3, #1
 8002f6a:	723b      	strb	r3, [r7, #8]

	// Read samples from audio buffer
	for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	73bb      	strb	r3, [r7, #14]
 8002f70:	e00c      	b.n	8002f8c <transmitAudioPacket+0x5c>
		cbuf_ret = circular_buf_get(audio_buffer_handle_t, &samples[i]);
 8002f72:	4b2e      	ldr	r3, [pc, #184]	; (800302c <transmitAudioPacket+0xfc>)
 8002f74:	6818      	ldr	r0, [r3, #0]
 8002f76:	7bbb      	ldrb	r3, [r7, #14]
 8002f78:	4a2d      	ldr	r2, [pc, #180]	; (8003030 <transmitAudioPacket+0x100>)
 8002f7a:	4413      	add	r3, r2
 8002f7c:	4619      	mov	r1, r3
 8002f7e:	f7fe fa7d 	bl	800147c <circular_buf_get>
 8002f82:	4603      	mov	r3, r0
 8002f84:	72fb      	strb	r3, [r7, #11]
	for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8002f86:	7bbb      	ldrb	r3, [r7, #14]
 8002f88:	3301      	adds	r3, #1
 8002f8a:	73bb      	strb	r3, [r7, #14]
 8002f8c:	7bbb      	ldrb	r3, [r7, #14]
 8002f8e:	2b2f      	cmp	r3, #47	; 0x2f
 8002f90:	d9ef      	bls.n	8002f72 <transmitAudioPacket+0x42>
	}

	// Encryption
	if(settings_encryption){
 8002f92:	4b24      	ldr	r3, [pc, #144]	; (8003024 <transmitAudioPacket+0xf4>)
 8002f94:	781b      	ldrb	r3, [r3, #0]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d007      	beq.n	8002faa <transmitAudioPacket+0x7a>
		HAL_CRYP_Encrypt(&hcryp, samples, settings_audiosamples_length, data, 50); //blocking
 8002f9a:	2332      	movs	r3, #50	; 0x32
 8002f9c:	9300      	str	r3, [sp, #0]
 8002f9e:	4b25      	ldr	r3, [pc, #148]	; (8003034 <transmitAudioPacket+0x104>)
 8002fa0:	2230      	movs	r2, #48	; 0x30
 8002fa2:	4923      	ldr	r1, [pc, #140]	; (8003030 <transmitAudioPacket+0x100>)
 8002fa4:	4824      	ldr	r0, [pc, #144]	; (8003038 <transmitAudioPacket+0x108>)
 8002fa6:	f002 f8a7 	bl	80050f8 <HAL_CRYP_Encrypt>
	}

	// ---Write data to packet RAM---
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8002faa:	2200      	movs	r2, #0
 8002fac:	2104      	movs	r1, #4
 8002fae:	4823      	ldr	r0, [pc, #140]	; (800303c <transmitAudioPacket+0x10c>)
 8002fb0:	f003 fa08 	bl	80063c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, header, 5);
 8002fb4:	1d3b      	adds	r3, r7, #4
 8002fb6:	2205      	movs	r2, #5
 8002fb8:	4619      	mov	r1, r3
 8002fba:	4821      	ldr	r0, [pc, #132]	; (8003040 <transmitAudioPacket+0x110>)
 8002fbc:	f008 f9de 	bl	800b37c <HAL_SPI_Transmit_IT>

	if(settings_encryption){
 8002fc0:	4b18      	ldr	r3, [pc, #96]	; (8003024 <transmitAudioPacket+0xf4>)
 8002fc2:	781b      	ldrb	r3, [r3, #0]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d011      	beq.n	8002fec <transmitAudioPacket+0xbc>
		for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8002fc8:	2300      	movs	r3, #0
 8002fca:	737b      	strb	r3, [r7, #13]
 8002fcc:	e00a      	b.n	8002fe4 <transmitAudioPacket+0xb4>
			HAL_SPI_Transmit_IT(&hspi1, &data[i], 1);
 8002fce:	7b7b      	ldrb	r3, [r7, #13]
 8002fd0:	4a18      	ldr	r2, [pc, #96]	; (8003034 <transmitAudioPacket+0x104>)
 8002fd2:	4413      	add	r3, r2
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	4619      	mov	r1, r3
 8002fd8:	4819      	ldr	r0, [pc, #100]	; (8003040 <transmitAudioPacket+0x110>)
 8002fda:	f008 f9cf 	bl	800b37c <HAL_SPI_Transmit_IT>
		for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8002fde:	7b7b      	ldrb	r3, [r7, #13]
 8002fe0:	3301      	adds	r3, #1
 8002fe2:	737b      	strb	r3, [r7, #13]
 8002fe4:	7b7b      	ldrb	r3, [r7, #13]
 8002fe6:	2b2f      	cmp	r3, #47	; 0x2f
 8002fe8:	d9f1      	bls.n	8002fce <transmitAudioPacket+0x9e>
 8002fea:	e010      	b.n	800300e <transmitAudioPacket+0xde>
		}
	}
	else{
		for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8002fec:	2300      	movs	r3, #0
 8002fee:	733b      	strb	r3, [r7, #12]
 8002ff0:	e00a      	b.n	8003008 <transmitAudioPacket+0xd8>
			HAL_SPI_Transmit_IT(&hspi1, &samples[i], 1);
 8002ff2:	7b3b      	ldrb	r3, [r7, #12]
 8002ff4:	4a0e      	ldr	r2, [pc, #56]	; (8003030 <transmitAudioPacket+0x100>)
 8002ff6:	4413      	add	r3, r2
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	4619      	mov	r1, r3
 8002ffc:	4810      	ldr	r0, [pc, #64]	; (8003040 <transmitAudioPacket+0x110>)
 8002ffe:	f008 f9bd 	bl	800b37c <HAL_SPI_Transmit_IT>
		for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8003002:	7b3b      	ldrb	r3, [r7, #12]
 8003004:	3301      	adds	r3, #1
 8003006:	733b      	strb	r3, [r7, #12]
 8003008:	7b3b      	ldrb	r3, [r7, #12]
 800300a:	2b2f      	cmp	r3, #47	; 0x2f
 800300c:	d9f1      	bls.n	8002ff2 <transmitAudioPacket+0xc2>
		}
	}

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800300e:	2201      	movs	r2, #1
 8003010:	2104      	movs	r1, #4
 8003012:	480a      	ldr	r0, [pc, #40]	; (800303c <transmitAudioPacket+0x10c>)
 8003014:	f003 f9d6 	bl	80063c4 <HAL_GPIO_WritePin>

	// Transmit packet
	ADF_set_Tx_mode();
 8003018:	f7fe f846 	bl	80010a8 <ADF_set_Tx_mode>

}
 800301c:	bf00      	nop
 800301e:	3710      	adds	r7, #16
 8003020:	46bd      	mov	sp, r7
 8003022:	bd80      	pop	{r7, pc}
 8003024:	20000044 	.word	0x20000044
 8003028:	20000041 	.word	0x20000041
 800302c:	20000750 	.word	0x20000750
 8003030:	20000994 	.word	0x20000994
 8003034:	200008dc 	.word	0x200008dc
 8003038:	20000aa4 	.word	0x20000aa4
 800303c:	40020000 	.word	0x40020000
 8003040:	200009c4 	.word	0x200009c4

08003044 <readPacket>:

void readPacket(void){
 8003044:	b580      	push	{r7, lr}
 8003046:	b082      	sub	sp, #8
 8003048:	af00      	add	r7, sp, #0
	// SPI_PKT_RD and SPI_NOP command
	uint8_t SPI_commands[] = {0x30, 0xff};
 800304a:	4b4a      	ldr	r3, [pc, #296]	; (8003174 <readPacket+0x130>)
 800304c:	881b      	ldrh	r3, [r3, #0]
 800304e:	80bb      	strh	r3, [r7, #4]

	while (ADF_SPI_READY() == 0);
 8003050:	bf00      	nop
 8003052:	f7fe f865 	bl	8001120 <ADF_SPI_READY>
 8003056:	4603      	mov	r3, r0
 8003058:	2b00      	cmp	r3, #0
 800305a:	d0fa      	beq.n	8003052 <readPacket+0xe>

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 800305c:	2200      	movs	r2, #0
 800305e:	2104      	movs	r1, #4
 8003060:	4845      	ldr	r0, [pc, #276]	; (8003178 <readPacket+0x134>)
 8003062:	f003 f9af 	bl	80063c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, SPI_commands, 2);
 8003066:	1d3b      	adds	r3, r7, #4
 8003068:	2202      	movs	r2, #2
 800306a:	4619      	mov	r1, r3
 800306c:	4843      	ldr	r0, [pc, #268]	; (800317c <readPacket+0x138>)
 800306e:	f008 f985 	bl	800b37c <HAL_SPI_Transmit_IT>

	HAL_SPI_Receive_IT(&hspi1, &Rx_packet_length, 1);
 8003072:	2201      	movs	r2, #1
 8003074:	4942      	ldr	r1, [pc, #264]	; (8003180 <readPacket+0x13c>)
 8003076:	4841      	ldr	r0, [pc, #260]	; (800317c <readPacket+0x138>)
 8003078:	f008 fa02 	bl	800b480 <HAL_SPI_Receive_IT>
	HAL_SPI_Receive_IT(&hspi1, &Rx_packet_type, 1);
 800307c:	2201      	movs	r2, #1
 800307e:	4941      	ldr	r1, [pc, #260]	; (8003184 <readPacket+0x140>)
 8003080:	483e      	ldr	r0, [pc, #248]	; (800317c <readPacket+0x138>)
 8003082:	f008 f9fd 	bl	800b480 <HAL_SPI_Receive_IT>
	HAL_SPI_Receive_IT(&hspi1, &Rx_to_ID, 1);
 8003086:	2201      	movs	r2, #1
 8003088:	493f      	ldr	r1, [pc, #252]	; (8003188 <readPacket+0x144>)
 800308a:	483c      	ldr	r0, [pc, #240]	; (800317c <readPacket+0x138>)
 800308c:	f008 f9f8 	bl	800b480 <HAL_SPI_Receive_IT>
	HAL_SPI_Receive_IT(&hspi1, &Rx_from_ID, 1);
 8003090:	2201      	movs	r2, #1
 8003092:	493e      	ldr	r1, [pc, #248]	; (800318c <readPacket+0x148>)
 8003094:	4839      	ldr	r0, [pc, #228]	; (800317c <readPacket+0x138>)
 8003096:	f008 f9f3 	bl	800b480 <HAL_SPI_Receive_IT>

	if(Rx_to_ID == broadcast_ID){
 800309a:	4b3b      	ldr	r3, [pc, #236]	; (8003188 <readPacket+0x144>)
 800309c:	781b      	ldrb	r3, [r3, #0]
 800309e:	22ff      	movs	r2, #255	; 0xff
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d125      	bne.n	80030f0 <readPacket+0xac>
		if(Rx_packet_type == packet_type_audio_encrypted || Rx_packet_type == packet_type_audio){
 80030a4:	4b37      	ldr	r3, [pc, #220]	; (8003184 <readPacket+0x140>)
 80030a6:	781b      	ldrb	r3, [r3, #0]
 80030a8:	22ff      	movs	r2, #255	; 0xff
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d004      	beq.n	80030b8 <readPacket+0x74>
 80030ae:	4b35      	ldr	r3, [pc, #212]	; (8003184 <readPacket+0x140>)
 80030b0:	781b      	ldrb	r3, [r3, #0]
 80030b2:	22fe      	movs	r2, #254	; 0xfe
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d153      	bne.n	8003160 <readPacket+0x11c>
			for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 80030b8:	2300      	movs	r3, #0
 80030ba:	71fb      	strb	r3, [r7, #7]
 80030bc:	e00a      	b.n	80030d4 <readPacket+0x90>
				HAL_SPI_Receive_IT(&hspi1, &data[i], 1);
 80030be:	79fb      	ldrb	r3, [r7, #7]
 80030c0:	4a33      	ldr	r2, [pc, #204]	; (8003190 <readPacket+0x14c>)
 80030c2:	4413      	add	r3, r2
 80030c4:	2201      	movs	r2, #1
 80030c6:	4619      	mov	r1, r3
 80030c8:	482c      	ldr	r0, [pc, #176]	; (800317c <readPacket+0x138>)
 80030ca:	f008 f9d9 	bl	800b480 <HAL_SPI_Receive_IT>
			for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 80030ce:	79fb      	ldrb	r3, [r7, #7]
 80030d0:	3301      	adds	r3, #1
 80030d2:	71fb      	strb	r3, [r7, #7]
 80030d4:	79fb      	ldrb	r3, [r7, #7]
 80030d6:	2b2f      	cmp	r3, #47	; 0x2f
 80030d8:	d9f1      	bls.n	80030be <readPacket+0x7a>
			}

			HAL_SPI_Receive_IT(&hspi1, &Rx_RSSI, 1);
 80030da:	2201      	movs	r2, #1
 80030dc:	492d      	ldr	r1, [pc, #180]	; (8003194 <readPacket+0x150>)
 80030de:	4827      	ldr	r0, [pc, #156]	; (800317c <readPacket+0x138>)
 80030e0:	f008 f9ce 	bl	800b480 <HAL_SPI_Receive_IT>
			HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80030e4:	2201      	movs	r2, #1
 80030e6:	2104      	movs	r1, #4
 80030e8:	4823      	ldr	r0, [pc, #140]	; (8003178 <readPacket+0x134>)
 80030ea:	f003 f96b 	bl	80063c4 <HAL_GPIO_WritePin>
 80030ee:	e037      	b.n	8003160 <readPacket+0x11c>
		}
	}
	else if (Rx_to_ID == source_ID){
 80030f0:	4b25      	ldr	r3, [pc, #148]	; (8003188 <readPacket+0x144>)
 80030f2:	781b      	ldrb	r3, [r3, #0]
 80030f4:	2201      	movs	r2, #1
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d132      	bne.n	8003160 <readPacket+0x11c>
		// Reply from audio packet
		if(Rx_packet_type == packet_type_reply){
 80030fa:	4b22      	ldr	r3, [pc, #136]	; (8003184 <readPacket+0x140>)
 80030fc:	781b      	ldrb	r3, [r3, #0]
 80030fe:	220f      	movs	r2, #15
 8003100:	4293      	cmp	r3, r2
 8003102:	d111      	bne.n	8003128 <readPacket+0xe4>
			for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8003104:	2300      	movs	r3, #0
 8003106:	71bb      	strb	r3, [r7, #6]
 8003108:	e00a      	b.n	8003120 <readPacket+0xdc>
				HAL_SPI_Receive_IT(&hspi1, &data[i], 1);
 800310a:	79bb      	ldrb	r3, [r7, #6]
 800310c:	4a20      	ldr	r2, [pc, #128]	; (8003190 <readPacket+0x14c>)
 800310e:	4413      	add	r3, r2
 8003110:	2201      	movs	r2, #1
 8003112:	4619      	mov	r1, r3
 8003114:	4819      	ldr	r0, [pc, #100]	; (800317c <readPacket+0x138>)
 8003116:	f008 f9b3 	bl	800b480 <HAL_SPI_Receive_IT>
			for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 800311a:	79bb      	ldrb	r3, [r7, #6]
 800311c:	3301      	adds	r3, #1
 800311e:	71bb      	strb	r3, [r7, #6]
 8003120:	79bb      	ldrb	r3, [r7, #6]
 8003122:	2b2f      	cmp	r3, #47	; 0x2f
 8003124:	d9f1      	bls.n	800310a <readPacket+0xc6>
 8003126:	e011      	b.n	800314c <readPacket+0x108>
			}
		}
		// Keybit chosen by TX
		else if(Rx_packet_type == packet_type_keybit_chosen){
 8003128:	4b16      	ldr	r3, [pc, #88]	; (8003184 <readPacket+0x140>)
 800312a:	781b      	ldrb	r3, [r3, #0]
 800312c:	22aa      	movs	r2, #170	; 0xaa
 800312e:	4293      	cmp	r3, r2
 8003130:	d101      	bne.n	8003136 <readPacket+0xf2>
			asm("nop");;
 8003132:	bf00      	nop
 8003134:	e00a      	b.n	800314c <readPacket+0x108>
		}
		// Keybit chosen by TX with Hamming-code
		else if(Rx_packet_type == packet_type_keybit_chosen_Hamming){
 8003136:	4b13      	ldr	r3, [pc, #76]	; (8003184 <readPacket+0x140>)
 8003138:	781b      	ldrb	r3, [r3, #0]
 800313a:	22ab      	movs	r2, #171	; 0xab
 800313c:	4293      	cmp	r3, r2
 800313e:	d105      	bne.n	800314c <readPacket+0x108>
			uint8_t Hamming;
			HAL_SPI_Receive_IT(&hspi1, &Hamming, 1);
 8003140:	1cfb      	adds	r3, r7, #3
 8003142:	2201      	movs	r2, #1
 8003144:	4619      	mov	r1, r3
 8003146:	480d      	ldr	r0, [pc, #52]	; (800317c <readPacket+0x138>)
 8003148:	f008 f99a 	bl	800b480 <HAL_SPI_Receive_IT>
		}

		HAL_SPI_Receive_IT(&hspi1, &Rx_RSSI, 1);
 800314c:	2201      	movs	r2, #1
 800314e:	4911      	ldr	r1, [pc, #68]	; (8003194 <readPacket+0x150>)
 8003150:	480a      	ldr	r0, [pc, #40]	; (800317c <readPacket+0x138>)
 8003152:	f008 f995 	bl	800b480 <HAL_SPI_Receive_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003156:	2201      	movs	r2, #1
 8003158:	2104      	movs	r1, #4
 800315a:	4807      	ldr	r0, [pc, #28]	; (8003178 <readPacket+0x134>)
 800315c:	f003 f932 	bl	80063c4 <HAL_GPIO_WritePin>
	}
	else{
		// Ignore packet
	}
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003160:	2201      	movs	r2, #1
 8003162:	2104      	movs	r1, #4
 8003164:	4804      	ldr	r0, [pc, #16]	; (8003178 <readPacket+0x134>)
 8003166:	f003 f92d 	bl	80063c4 <HAL_GPIO_WritePin>

}
 800316a:	bf00      	nop
 800316c:	3708      	adds	r7, #8
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	08012718 	.word	0x08012718
 8003178:	40020000 	.word	0x40020000
 800317c:	200009c4 	.word	0x200009c4
 8003180:	200008b8 	.word	0x200008b8
 8003184:	200008b9 	.word	0x200008b9
 8003188:	20000a60 	.word	0x20000a60
 800318c:	20000a5c 	.word	0x20000a5c
 8003190:	200008dc 	.word	0x200008dc
 8003194:	20000a5f 	.word	0x20000a5f

08003198 <writeKeybitPacket>:
	}
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
	ADF_set_Tx_mode();
}

void writeKeybitPacket(device *ptrdev, uint8_t keybit_type){
 8003198:	b580      	push	{r7, lr}
 800319a:	b08e      	sub	sp, #56	; 0x38
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
 80031a0:	460b      	mov	r3, r1
 80031a2:	70fb      	strb	r3, [r7, #3]
	// Packet length (1byte), packet type (1byte), dest_ID, source_ID (1byte), RSSI byte (1byte)
	uint8_t packet_total_length = 5;
 80031a4:	2305      	movs	r3, #5
 80031a6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	if(keybit_type == packet_type_keybit_chosen){
 80031aa:	22aa      	movs	r2, #170	; 0xaa
 80031ac:	78fb      	ldrb	r3, [r7, #3]
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d129      	bne.n	8003206 <writeKeybitPacket+0x6e>
		uint8_t header[] = {0x10, packet_total_length, packet_type_keybit_chosen, dest_ID = source_ID , source_ID};
 80031b2:	2310      	movs	r3, #16
 80031b4:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 80031b8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80031bc:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
 80031c0:	23aa      	movs	r3, #170	; 0xaa
 80031c2:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 80031c6:	2201      	movs	r2, #1
 80031c8:	4b6d      	ldr	r3, [pc, #436]	; (8003380 <writeKeybitPacket+0x1e8>)
 80031ca:	701a      	strb	r2, [r3, #0]
 80031cc:	4b6c      	ldr	r3, [pc, #432]	; (8003380 <writeKeybitPacket+0x1e8>)
 80031ce:	781b      	ldrb	r3, [r3, #0]
 80031d0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80031d4:	2301      	movs	r3, #1
 80031d6:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
		// Write data to packet RAM
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80031da:	2200      	movs	r2, #0
 80031dc:	2104      	movs	r1, #4
 80031de:	4869      	ldr	r0, [pc, #420]	; (8003384 <writeKeybitPacket+0x1ec>)
 80031e0:	f003 f8f0 	bl	80063c4 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, packet_total_length);
 80031e4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80031e8:	b29a      	uxth	r2, r3
 80031ea:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80031ee:	4619      	mov	r1, r3
 80031f0:	4865      	ldr	r0, [pc, #404]	; (8003388 <writeKeybitPacket+0x1f0>)
 80031f2:	f008 f8c3 	bl	800b37c <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80031f6:	2201      	movs	r2, #1
 80031f8:	2104      	movs	r1, #4
 80031fa:	4862      	ldr	r0, [pc, #392]	; (8003384 <writeKeybitPacket+0x1ec>)
 80031fc:	f003 f8e2 	bl	80063c4 <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 8003200:	f7fd ff52 	bl	80010a8 <ADF_set_Tx_mode>
		HAL_SPI_Transmit_IT(&hspi1, header, packet_total_length);
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
		ADF_set_Tx_mode();
	}

}
 8003204:	e0b8      	b.n	8003378 <writeKeybitPacket+0x1e0>
	else if(keybit_type == packet_type_keybit_chosen_Hamming){
 8003206:	22ab      	movs	r2, #171	; 0xab
 8003208:	78fb      	ldrb	r3, [r7, #3]
 800320a:	4293      	cmp	r3, r2
 800320c:	d136      	bne.n	800327c <writeKeybitPacket+0xe4>
		packet_total_length++;
 800320e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003212:	3301      	adds	r3, #1
 8003214:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		uint8_t Hamming_code = 0x11;
 8003218:	2311      	movs	r3, #17
 800321a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
		uint8_t header[] = {0x10, packet_total_length, packet_type_keybit_chosen_Hamming, dest_ID = ptrdev->ID , source_ID, Hamming_code};
 800321e:	2310      	movs	r3, #16
 8003220:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 8003224:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003228:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 800322c:	23ab      	movs	r3, #171	; 0xab
 800322e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	781a      	ldrb	r2, [r3, #0]
 8003236:	4b52      	ldr	r3, [pc, #328]	; (8003380 <writeKeybitPacket+0x1e8>)
 8003238:	701a      	strb	r2, [r3, #0]
 800323a:	4b51      	ldr	r3, [pc, #324]	; (8003380 <writeKeybitPacket+0x1e8>)
 800323c:	781b      	ldrb	r3, [r3, #0]
 800323e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003242:	2301      	movs	r3, #1
 8003244:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8003248:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800324c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8003250:	2200      	movs	r2, #0
 8003252:	2104      	movs	r1, #4
 8003254:	484b      	ldr	r0, [pc, #300]	; (8003384 <writeKeybitPacket+0x1ec>)
 8003256:	f003 f8b5 	bl	80063c4 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, packet_total_length);
 800325a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800325e:	b29a      	uxth	r2, r3
 8003260:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003264:	4619      	mov	r1, r3
 8003266:	4848      	ldr	r0, [pc, #288]	; (8003388 <writeKeybitPacket+0x1f0>)
 8003268:	f008 f888 	bl	800b37c <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800326c:	2201      	movs	r2, #1
 800326e:	2104      	movs	r1, #4
 8003270:	4844      	ldr	r0, [pc, #272]	; (8003384 <writeKeybitPacket+0x1ec>)
 8003272:	f003 f8a7 	bl	80063c4 <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 8003276:	f7fd ff17 	bl	80010a8 <ADF_set_Tx_mode>
}
 800327a:	e07d      	b.n	8003378 <writeKeybitPacket+0x1e0>
	else if(keybit_type == packet_type_keybit_chosen_CRC){
 800327c:	22ac      	movs	r2, #172	; 0xac
 800327e:	78fb      	ldrb	r3, [r7, #3]
 8003280:	4293      	cmp	r3, r2
 8003282:	d126      	bne.n	80032d2 <writeKeybitPacket+0x13a>
		uint8_t header[] = {0x10, packet_total_length, packet_type_keybit_chosen_CRC, dest_ID = ptrdev->ID , source_ID};
 8003284:	2310      	movs	r3, #16
 8003286:	773b      	strb	r3, [r7, #28]
 8003288:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800328c:	777b      	strb	r3, [r7, #29]
 800328e:	23ac      	movs	r3, #172	; 0xac
 8003290:	77bb      	strb	r3, [r7, #30]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	781a      	ldrb	r2, [r3, #0]
 8003296:	4b3a      	ldr	r3, [pc, #232]	; (8003380 <writeKeybitPacket+0x1e8>)
 8003298:	701a      	strb	r2, [r3, #0]
 800329a:	4b39      	ldr	r3, [pc, #228]	; (8003380 <writeKeybitPacket+0x1e8>)
 800329c:	781b      	ldrb	r3, [r3, #0]
 800329e:	77fb      	strb	r3, [r7, #31]
 80032a0:	2301      	movs	r3, #1
 80032a2:	f887 3020 	strb.w	r3, [r7, #32]
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80032a6:	2200      	movs	r2, #0
 80032a8:	2104      	movs	r1, #4
 80032aa:	4836      	ldr	r0, [pc, #216]	; (8003384 <writeKeybitPacket+0x1ec>)
 80032ac:	f003 f88a 	bl	80063c4 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, packet_total_length);
 80032b0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80032b4:	b29a      	uxth	r2, r3
 80032b6:	f107 031c 	add.w	r3, r7, #28
 80032ba:	4619      	mov	r1, r3
 80032bc:	4832      	ldr	r0, [pc, #200]	; (8003388 <writeKeybitPacket+0x1f0>)
 80032be:	f008 f85d 	bl	800b37c <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80032c2:	2201      	movs	r2, #1
 80032c4:	2104      	movs	r1, #4
 80032c6:	482f      	ldr	r0, [pc, #188]	; (8003384 <writeKeybitPacket+0x1ec>)
 80032c8:	f003 f87c 	bl	80063c4 <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 80032cc:	f7fd feec 	bl	80010a8 <ADF_set_Tx_mode>
}
 80032d0:	e052      	b.n	8003378 <writeKeybitPacket+0x1e0>
	else if(keybit_type == packet_type_keybit_CRC_ok){
 80032d2:	22a0      	movs	r2, #160	; 0xa0
 80032d4:	78fb      	ldrb	r3, [r7, #3]
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d125      	bne.n	8003326 <writeKeybitPacket+0x18e>
		uint8_t header[] = {0x10, packet_total_length, packet_type_keybit_CRC_ok, dest_ID = ptrdev->ID , source_ID};
 80032da:	2310      	movs	r3, #16
 80032dc:	753b      	strb	r3, [r7, #20]
 80032de:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80032e2:	757b      	strb	r3, [r7, #21]
 80032e4:	23a0      	movs	r3, #160	; 0xa0
 80032e6:	75bb      	strb	r3, [r7, #22]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	781a      	ldrb	r2, [r3, #0]
 80032ec:	4b24      	ldr	r3, [pc, #144]	; (8003380 <writeKeybitPacket+0x1e8>)
 80032ee:	701a      	strb	r2, [r3, #0]
 80032f0:	4b23      	ldr	r3, [pc, #140]	; (8003380 <writeKeybitPacket+0x1e8>)
 80032f2:	781b      	ldrb	r3, [r3, #0]
 80032f4:	75fb      	strb	r3, [r7, #23]
 80032f6:	2301      	movs	r3, #1
 80032f8:	763b      	strb	r3, [r7, #24]
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80032fa:	2200      	movs	r2, #0
 80032fc:	2104      	movs	r1, #4
 80032fe:	4821      	ldr	r0, [pc, #132]	; (8003384 <writeKeybitPacket+0x1ec>)
 8003300:	f003 f860 	bl	80063c4 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, packet_total_length);
 8003304:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003308:	b29a      	uxth	r2, r3
 800330a:	f107 0314 	add.w	r3, r7, #20
 800330e:	4619      	mov	r1, r3
 8003310:	481d      	ldr	r0, [pc, #116]	; (8003388 <writeKeybitPacket+0x1f0>)
 8003312:	f008 f833 	bl	800b37c <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003316:	2201      	movs	r2, #1
 8003318:	2104      	movs	r1, #4
 800331a:	481a      	ldr	r0, [pc, #104]	; (8003384 <writeKeybitPacket+0x1ec>)
 800331c:	f003 f852 	bl	80063c4 <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 8003320:	f7fd fec2 	bl	80010a8 <ADF_set_Tx_mode>
}
 8003324:	e028      	b.n	8003378 <writeKeybitPacket+0x1e0>
	else if(keybit_type == packet_type_reply){
 8003326:	220f      	movs	r2, #15
 8003328:	78fb      	ldrb	r3, [r7, #3]
 800332a:	4293      	cmp	r3, r2
 800332c:	d124      	bne.n	8003378 <writeKeybitPacket+0x1e0>
		uint8_t header[] = {0x10, packet_total_length, packet_type_keybit_CRC_ok, dest_ID = ptrdev->ID , source_ID};
 800332e:	2310      	movs	r3, #16
 8003330:	733b      	strb	r3, [r7, #12]
 8003332:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003336:	737b      	strb	r3, [r7, #13]
 8003338:	23a0      	movs	r3, #160	; 0xa0
 800333a:	73bb      	strb	r3, [r7, #14]
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	781a      	ldrb	r2, [r3, #0]
 8003340:	4b0f      	ldr	r3, [pc, #60]	; (8003380 <writeKeybitPacket+0x1e8>)
 8003342:	701a      	strb	r2, [r3, #0]
 8003344:	4b0e      	ldr	r3, [pc, #56]	; (8003380 <writeKeybitPacket+0x1e8>)
 8003346:	781b      	ldrb	r3, [r3, #0]
 8003348:	73fb      	strb	r3, [r7, #15]
 800334a:	2301      	movs	r3, #1
 800334c:	743b      	strb	r3, [r7, #16]
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 800334e:	2200      	movs	r2, #0
 8003350:	2104      	movs	r1, #4
 8003352:	480c      	ldr	r0, [pc, #48]	; (8003384 <writeKeybitPacket+0x1ec>)
 8003354:	f003 f836 	bl	80063c4 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, packet_total_length);
 8003358:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800335c:	b29a      	uxth	r2, r3
 800335e:	f107 030c 	add.w	r3, r7, #12
 8003362:	4619      	mov	r1, r3
 8003364:	4808      	ldr	r0, [pc, #32]	; (8003388 <writeKeybitPacket+0x1f0>)
 8003366:	f008 f809 	bl	800b37c <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800336a:	2201      	movs	r2, #1
 800336c:	2104      	movs	r1, #4
 800336e:	4805      	ldr	r0, [pc, #20]	; (8003384 <writeKeybitPacket+0x1ec>)
 8003370:	f003 f828 	bl	80063c4 <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 8003374:	f7fd fe98 	bl	80010a8 <ADF_set_Tx_mode>
}
 8003378:	bf00      	nop
 800337a:	3738      	adds	r7, #56	; 0x38
 800337c:	46bd      	mov	sp, r7
 800337e:	bd80      	pop	{r7, pc}
 8003380:	20000041 	.word	0x20000041
 8003384:	40020000 	.word	0x40020000
 8003388:	200009c4 	.word	0x200009c4

0800338c <playAudio>:

void playAudio(){
 800338c:	b580      	push	{r7, lr}
 800338e:	b082      	sub	sp, #8
 8003390:	af00      	add	r7, sp, #0
	uint16_t sample;
	uint8_t cbuf_ret = 0;
 8003392:	2300      	movs	r3, #0
 8003394:	71fb      	strb	r3, [r7, #7]
	cbuf_size = circular_buf_size(audio_buffer_handle_t);
 8003396:	4b10      	ldr	r3, [pc, #64]	; (80033d8 <playAudio+0x4c>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4618      	mov	r0, r3
 800339c:	f7fe f80e 	bl	80013bc <circular_buf_size>
 80033a0:	4603      	mov	r3, r0
 80033a2:	b29a      	uxth	r2, r3
 80033a4:	4b0d      	ldr	r3, [pc, #52]	; (80033dc <playAudio+0x50>)
 80033a6:	801a      	strh	r2, [r3, #0]
	// Check if circular buffer is filled with samples
	if(cbuf_size){
 80033a8:	4b0c      	ldr	r3, [pc, #48]	; (80033dc <playAudio+0x50>)
 80033aa:	881b      	ldrh	r3, [r3, #0]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d00e      	beq.n	80033ce <playAudio+0x42>
		cbuf_ret = circular_buf_get(audio_buffer_handle_t, &sample);
 80033b0:	4b09      	ldr	r3, [pc, #36]	; (80033d8 <playAudio+0x4c>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	1d3a      	adds	r2, r7, #4
 80033b6:	4611      	mov	r1, r2
 80033b8:	4618      	mov	r0, r3
 80033ba:	f7fe f85f 	bl	800147c <circular_buf_get>
 80033be:	4603      	mov	r3, r0
 80033c0:	71fb      	strb	r3, [r7, #7]
		HAL_DAC_SetValue(&hdac, DAC1_CHANNEL_1, DAC_ALIGN_8B_R, sample);
 80033c2:	88bb      	ldrh	r3, [r7, #4]
 80033c4:	2208      	movs	r2, #8
 80033c6:	2100      	movs	r1, #0
 80033c8:	4805      	ldr	r0, [pc, #20]	; (80033e0 <playAudio+0x54>)
 80033ca:	f002 fde9 	bl	8005fa0 <HAL_DAC_SetValue>
	}
}
 80033ce:	bf00      	nop
 80033d0:	3708      	adds	r7, #8
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}
 80033d6:	bf00      	nop
 80033d8:	20000750 	.word	0x20000750
 80033dc:	20000280 	.word	0x20000280
 80033e0:	200008a4 	.word	0x200008a4

080033e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80033e4:	b480      	push	{r7}
 80033e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80033e8:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80033ea:	e7fe      	b.n	80033ea <Error_Handler+0x6>

080033ec <SSD1306_Init>:
            if(byte & 0x80) SSD1306_DrawPixel(x+i, y, color);
        }
    }
}

uint8_t SSD1306_Init(void) {
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b082      	sub	sp, #8
 80033f0:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 80033f2:	f000 fa25 	bl	8003840 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 80033f6:	f644 6320 	movw	r3, #20000	; 0x4e20
 80033fa:	2201      	movs	r2, #1
 80033fc:	2178      	movs	r1, #120	; 0x78
 80033fe:	4856      	ldr	r0, [pc, #344]	; (8003558 <SSD1306_Init+0x16c>)
 8003400:	f003 fa48 	bl	8006894 <HAL_I2C_IsDeviceReady>
 8003404:	4603      	mov	r3, r0
 8003406:	2b00      	cmp	r3, #0
 8003408:	d001      	beq.n	800340e <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 800340a:	2300      	movs	r3, #0
 800340c:	e09f      	b.n	800354e <SSD1306_Init+0x162>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 800340e:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8003412:	607b      	str	r3, [r7, #4]
	while(p>0)
 8003414:	e002      	b.n	800341c <SSD1306_Init+0x30>
		p--;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	3b01      	subs	r3, #1
 800341a:	607b      	str	r3, [r7, #4]
	while(p>0)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d1f9      	bne.n	8003416 <SSD1306_Init+0x2a>
	
	/* Init LCD same as Arduino code*/
	SSD1306_WRITECOMMAND(0xAE); //display off
 8003422:	22ae      	movs	r2, #174	; 0xae
 8003424:	2100      	movs	r1, #0
 8003426:	2078      	movs	r0, #120	; 0x78
 8003428:	f000 fa1e 	bl	8003868 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 800342c:	22d5      	movs	r2, #213	; 0xd5
 800342e:	2100      	movs	r1, #0
 8003430:	2078      	movs	r0, #120	; 0x78
 8003432:	f000 fa19 	bl	8003868 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio (Standard 0x80)
 8003436:	22f0      	movs	r2, #240	; 0xf0
 8003438:	2100      	movs	r1, #0
 800343a:	2078      	movs	r0, #120	; 0x78
 800343c:	f000 fa14 	bl	8003868 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8003440:	22a8      	movs	r2, #168	; 0xa8
 8003442:	2100      	movs	r1, #0
 8003444:	2078      	movs	r0, #120	; 0x78
 8003446:	f000 fa0f 	bl	8003868 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F);
 800344a:	223f      	movs	r2, #63	; 0x3f
 800344c:	2100      	movs	r1, #0
 800344e:	2078      	movs	r0, #120	; 0x78
 8003450:	f000 fa0a 	bl	8003868 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8003454:	22d3      	movs	r2, #211	; 0xd3
 8003456:	2100      	movs	r1, #0
 8003458:	2078      	movs	r0, #120	; 0x78
 800345a:	f000 fa05 	bl	8003868 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 800345e:	2200      	movs	r2, #0
 8003460:	2100      	movs	r1, #0
 8003462:	2078      	movs	r0, #120	; 0x78
 8003464:	f000 fa00 	bl	8003868 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8003468:	2240      	movs	r2, #64	; 0x40
 800346a:	2100      	movs	r1, #0
 800346c:	2078      	movs	r0, #120	; 0x78
 800346e:	f000 f9fb 	bl	8003868 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8003472:	228d      	movs	r2, #141	; 0x8d
 8003474:	2100      	movs	r1, #0
 8003476:	2078      	movs	r0, #120	; 0x78
 8003478:	f000 f9f6 	bl	8003868 <ssd1306_I2C_Write>
	
	SSD1306_WRITECOMMAND(0x14);
 800347c:	2214      	movs	r2, #20
 800347e:	2100      	movs	r1, #0
 8003480:	2078      	movs	r0, #120	; 0x78
 8003482:	f000 f9f1 	bl	8003868 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8003486:	2220      	movs	r2, #32
 8003488:	2100      	movs	r1, #0
 800348a:	2078      	movs	r0, #120	; 0x78
 800348c:	f000 f9ec 	bl	8003868 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8003490:	2200      	movs	r2, #0
 8003492:	2100      	movs	r1, #0
 8003494:	2078      	movs	r0, #120	; 0x78
 8003496:	f000 f9e7 	bl	8003868 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB1);
 800349a:	22b1      	movs	r2, #177	; 0xb1
 800349c:	2100      	movs	r1, #0
 800349e:	2078      	movs	r0, #120	; 0x78
 80034a0:	f000 f9e2 	bl	8003868 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 80034a4:	22c8      	movs	r2, #200	; 0xc8
 80034a6:	2100      	movs	r1, #0
 80034a8:	2078      	movs	r0, #120	; 0x78
 80034aa:	f000 f9dd 	bl	8003868 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 80034ae:	22da      	movs	r2, #218	; 0xda
 80034b0:	2100      	movs	r1, #0
 80034b2:	2078      	movs	r0, #120	; 0x78
 80034b4:	f000 f9d8 	bl	8003868 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 80034b8:	2212      	movs	r2, #18
 80034ba:	2100      	movs	r1, #0
 80034bc:	2078      	movs	r0, #120	; 0x78
 80034be:	f000 f9d3 	bl	8003868 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 80034c2:	2281      	movs	r2, #129	; 0x81
 80034c4:	2100      	movs	r1, #0
 80034c6:	2078      	movs	r0, #120	; 0x78
 80034c8:	f000 f9ce 	bl	8003868 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xCF);
 80034cc:	22cf      	movs	r2, #207	; 0xcf
 80034ce:	2100      	movs	r1, #0
 80034d0:	2078      	movs	r0, #120	; 0x78
 80034d2:	f000 f9c9 	bl	8003868 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 80034d6:	22d9      	movs	r2, #217	; 0xd9
 80034d8:	2100      	movs	r1, #0
 80034da:	2078      	movs	r0, #120	; 0x78
 80034dc:	f000 f9c4 	bl	8003868 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF1);
 80034e0:	22f1      	movs	r2, #241	; 0xf1
 80034e2:	2100      	movs	r1, #0
 80034e4:	2078      	movs	r0, #120	; 0x78
 80034e6:	f000 f9bf 	bl	8003868 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 80034ea:	22db      	movs	r2, #219	; 0xdb
 80034ec:	2100      	movs	r1, #0
 80034ee:	2078      	movs	r0, #120	; 0x78
 80034f0:	f000 f9ba 	bl	8003868 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40);
 80034f4:	2240      	movs	r2, #64	; 0x40
 80034f6:	2100      	movs	r1, #0
 80034f8:	2078      	movs	r0, #120	; 0x78
 80034fa:	f000 f9b5 	bl	8003868 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80034fe:	22a4      	movs	r2, #164	; 0xa4
 8003500:	2100      	movs	r1, #0
 8003502:	2078      	movs	r0, #120	; 0x78
 8003504:	f000 f9b0 	bl	8003868 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8003508:	22a6      	movs	r2, #166	; 0xa6
 800350a:	2100      	movs	r1, #0
 800350c:	2078      	movs	r0, #120	; 0x78
 800350e:	f000 f9ab 	bl	8003868 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x2E);
 8003512:	222e      	movs	r2, #46	; 0x2e
 8003514:	2100      	movs	r1, #0
 8003516:	2078      	movs	r0, #120	; 0x78
 8003518:	f000 f9a6 	bl	8003868 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0xA1);
 800351c:	22a1      	movs	r2, #161	; 0xa1
 800351e:	2100      	movs	r1, #0
 8003520:	2078      	movs	r0, #120	; 0x78
 8003522:	f000 f9a1 	bl	8003868 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8003526:	22af      	movs	r2, #175	; 0xaf
 8003528:	2100      	movs	r1, #0
 800352a:	2078      	movs	r0, #120	; 0x78
 800352c:	f000 f99c 	bl	8003868 <ssd1306_I2C_Write>




	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8003530:	2000      	movs	r0, #0
 8003532:	f000 f851 	bl	80035d8 <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 8003536:	f000 f813 	bl	8003560 <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 800353a:	4b08      	ldr	r3, [pc, #32]	; (800355c <SSD1306_Init+0x170>)
 800353c:	2200      	movs	r2, #0
 800353e:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8003540:	4b06      	ldr	r3, [pc, #24]	; (800355c <SSD1306_Init+0x170>)
 8003542:	2200      	movs	r2, #0
 8003544:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 8003546:	4b05      	ldr	r3, [pc, #20]	; (800355c <SSD1306_Init+0x170>)
 8003548:	2201      	movs	r2, #1
 800354a:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 800354c:	2301      	movs	r3, #1
}
 800354e:	4618      	mov	r0, r3
 8003550:	3708      	adds	r7, #8
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}
 8003556:	bf00      	nop
 8003558:	200006f8 	.word	0x200006f8
 800355c:	20000684 	.word	0x20000684

08003560 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8003560:	b580      	push	{r7, lr}
 8003562:	b082      	sub	sp, #8
 8003564:	af00      	add	r7, sp, #0
	/* Test (Werkt!)*/
	SSD1306_WRITECOMMAND(0x22);
 8003566:	2222      	movs	r2, #34	; 0x22
 8003568:	2100      	movs	r1, #0
 800356a:	2078      	movs	r0, #120	; 0x78
 800356c:	f000 f97c 	bl	8003868 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00);
 8003570:	2200      	movs	r2, #0
 8003572:	2100      	movs	r1, #0
 8003574:	2078      	movs	r0, #120	; 0x78
 8003576:	f000 f977 	bl	8003868 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 800357a:	22ff      	movs	r2, #255	; 0xff
 800357c:	2100      	movs	r1, #0
 800357e:	2078      	movs	r0, #120	; 0x78
 8003580:	f000 f972 	bl	8003868 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0x21);
 8003584:	2221      	movs	r2, #33	; 0x21
 8003586:	2100      	movs	r1, #0
 8003588:	2078      	movs	r0, #120	; 0x78
 800358a:	f000 f96d 	bl	8003868 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00);
 800358e:	2200      	movs	r2, #0
 8003590:	2100      	movs	r1, #0
 8003592:	2078      	movs	r0, #120	; 0x78
 8003594:	f000 f968 	bl	8003868 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x7F);
 8003598:	227f      	movs	r2, #127	; 0x7f
 800359a:	2100      	movs	r1, #0
 800359c:	2078      	movs	r0, #120	; 0x78
 800359e:	f000 f963 	bl	8003868 <ssd1306_I2C_Write>
	
	uint16_t count = SSD1306_WIDTH * ((SSD1306_HEIGHT + 7) / 8);
 80035a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80035a6:	80fb      	strh	r3, [r7, #6]
	uint8_t *ptr = SSD1306_Buffer;
 80035a8:	4b0a      	ldr	r3, [pc, #40]	; (80035d4 <SSD1306_UpdateScreen+0x74>)
 80035aa:	603b      	str	r3, [r7, #0]

	while(count--){
 80035ac:	e008      	b.n	80035c0 <SSD1306_UpdateScreen+0x60>
		SSD1306_WRITEDATA(*ptr++);
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	1c5a      	adds	r2, r3, #1
 80035b2:	603a      	str	r2, [r7, #0]
 80035b4:	781b      	ldrb	r3, [r3, #0]
 80035b6:	461a      	mov	r2, r3
 80035b8:	2140      	movs	r1, #64	; 0x40
 80035ba:	2078      	movs	r0, #120	; 0x78
 80035bc:	f000 f954 	bl	8003868 <ssd1306_I2C_Write>
	while(count--){
 80035c0:	88fb      	ldrh	r3, [r7, #6]
 80035c2:	1e5a      	subs	r2, r3, #1
 80035c4:	80fa      	strh	r2, [r7, #6]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d1f1      	bne.n	80035ae <SSD1306_UpdateScreen+0x4e>
	}
}
 80035ca:	bf00      	nop
 80035cc:	3708      	adds	r7, #8
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}
 80035d2:	bf00      	nop
 80035d4:	20000284 	.word	0x20000284

080035d8 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 80035d8:	b580      	push	{r7, lr}
 80035da:	b082      	sub	sp, #8
 80035dc:	af00      	add	r7, sp, #0
 80035de:	4603      	mov	r3, r0
 80035e0:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80035e2:	79fb      	ldrb	r3, [r7, #7]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d101      	bne.n	80035ec <SSD1306_Fill+0x14>
 80035e8:	2300      	movs	r3, #0
 80035ea:	e000      	b.n	80035ee <SSD1306_Fill+0x16>
 80035ec:	23ff      	movs	r3, #255	; 0xff
 80035ee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80035f2:	4619      	mov	r1, r3
 80035f4:	4803      	ldr	r0, [pc, #12]	; (8003604 <SSD1306_Fill+0x2c>)
 80035f6:	f00d feff 	bl	80113f8 <memset>
}
 80035fa:	bf00      	nop
 80035fc:	3708      	adds	r7, #8
 80035fe:	46bd      	mov	sp, r7
 8003600:	bd80      	pop	{r7, pc}
 8003602:	bf00      	nop
 8003604:	20000284 	.word	0x20000284

08003608 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8003608:	b480      	push	{r7}
 800360a:	b083      	sub	sp, #12
 800360c:	af00      	add	r7, sp, #0
 800360e:	4603      	mov	r3, r0
 8003610:	80fb      	strh	r3, [r7, #6]
 8003612:	460b      	mov	r3, r1
 8003614:	80bb      	strh	r3, [r7, #4]
 8003616:	4613      	mov	r3, r2
 8003618:	70fb      	strb	r3, [r7, #3]
	if (
 800361a:	88fb      	ldrh	r3, [r7, #6]
 800361c:	2b7f      	cmp	r3, #127	; 0x7f
 800361e:	d848      	bhi.n	80036b2 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8003620:	88bb      	ldrh	r3, [r7, #4]
 8003622:	2b3f      	cmp	r3, #63	; 0x3f
 8003624:	d845      	bhi.n	80036b2 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8003626:	4b26      	ldr	r3, [pc, #152]	; (80036c0 <SSD1306_DrawPixel+0xb8>)
 8003628:	791b      	ldrb	r3, [r3, #4]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d006      	beq.n	800363c <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 800362e:	78fb      	ldrb	r3, [r7, #3]
 8003630:	2b00      	cmp	r3, #0
 8003632:	bf0c      	ite	eq
 8003634:	2301      	moveq	r3, #1
 8003636:	2300      	movne	r3, #0
 8003638:	b2db      	uxtb	r3, r3
 800363a:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 800363c:	78fb      	ldrb	r3, [r7, #3]
 800363e:	2b01      	cmp	r3, #1
 8003640:	d11a      	bne.n	8003678 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8003642:	88fa      	ldrh	r2, [r7, #6]
 8003644:	88bb      	ldrh	r3, [r7, #4]
 8003646:	08db      	lsrs	r3, r3, #3
 8003648:	b298      	uxth	r0, r3
 800364a:	4603      	mov	r3, r0
 800364c:	01db      	lsls	r3, r3, #7
 800364e:	4413      	add	r3, r2
 8003650:	4a1c      	ldr	r2, [pc, #112]	; (80036c4 <SSD1306_DrawPixel+0xbc>)
 8003652:	5cd3      	ldrb	r3, [r2, r3]
 8003654:	b25a      	sxtb	r2, r3
 8003656:	88bb      	ldrh	r3, [r7, #4]
 8003658:	f003 0307 	and.w	r3, r3, #7
 800365c:	2101      	movs	r1, #1
 800365e:	fa01 f303 	lsl.w	r3, r1, r3
 8003662:	b25b      	sxtb	r3, r3
 8003664:	4313      	orrs	r3, r2
 8003666:	b259      	sxtb	r1, r3
 8003668:	88fa      	ldrh	r2, [r7, #6]
 800366a:	4603      	mov	r3, r0
 800366c:	01db      	lsls	r3, r3, #7
 800366e:	4413      	add	r3, r2
 8003670:	b2c9      	uxtb	r1, r1
 8003672:	4a14      	ldr	r2, [pc, #80]	; (80036c4 <SSD1306_DrawPixel+0xbc>)
 8003674:	54d1      	strb	r1, [r2, r3]
 8003676:	e01d      	b.n	80036b4 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8003678:	88fa      	ldrh	r2, [r7, #6]
 800367a:	88bb      	ldrh	r3, [r7, #4]
 800367c:	08db      	lsrs	r3, r3, #3
 800367e:	b298      	uxth	r0, r3
 8003680:	4603      	mov	r3, r0
 8003682:	01db      	lsls	r3, r3, #7
 8003684:	4413      	add	r3, r2
 8003686:	4a0f      	ldr	r2, [pc, #60]	; (80036c4 <SSD1306_DrawPixel+0xbc>)
 8003688:	5cd3      	ldrb	r3, [r2, r3]
 800368a:	b25a      	sxtb	r2, r3
 800368c:	88bb      	ldrh	r3, [r7, #4]
 800368e:	f003 0307 	and.w	r3, r3, #7
 8003692:	2101      	movs	r1, #1
 8003694:	fa01 f303 	lsl.w	r3, r1, r3
 8003698:	b25b      	sxtb	r3, r3
 800369a:	43db      	mvns	r3, r3
 800369c:	b25b      	sxtb	r3, r3
 800369e:	4013      	ands	r3, r2
 80036a0:	b259      	sxtb	r1, r3
 80036a2:	88fa      	ldrh	r2, [r7, #6]
 80036a4:	4603      	mov	r3, r0
 80036a6:	01db      	lsls	r3, r3, #7
 80036a8:	4413      	add	r3, r2
 80036aa:	b2c9      	uxtb	r1, r1
 80036ac:	4a05      	ldr	r2, [pc, #20]	; (80036c4 <SSD1306_DrawPixel+0xbc>)
 80036ae:	54d1      	strb	r1, [r2, r3]
 80036b0:	e000      	b.n	80036b4 <SSD1306_DrawPixel+0xac>
		return;
 80036b2:	bf00      	nop
	}
}
 80036b4:	370c      	adds	r7, #12
 80036b6:	46bd      	mov	sp, r7
 80036b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036bc:	4770      	bx	lr
 80036be:	bf00      	nop
 80036c0:	20000684 	.word	0x20000684
 80036c4:	20000284 	.word	0x20000284

080036c8 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 80036c8:	b480      	push	{r7}
 80036ca:	b083      	sub	sp, #12
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	4603      	mov	r3, r0
 80036d0:	460a      	mov	r2, r1
 80036d2:	80fb      	strh	r3, [r7, #6]
 80036d4:	4613      	mov	r3, r2
 80036d6:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 80036d8:	4a05      	ldr	r2, [pc, #20]	; (80036f0 <SSD1306_GotoXY+0x28>)
 80036da:	88fb      	ldrh	r3, [r7, #6]
 80036dc:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 80036de:	4a04      	ldr	r2, [pc, #16]	; (80036f0 <SSD1306_GotoXY+0x28>)
 80036e0:	88bb      	ldrh	r3, [r7, #4]
 80036e2:	8053      	strh	r3, [r2, #2]
}
 80036e4:	bf00      	nop
 80036e6:	370c      	adds	r7, #12
 80036e8:	46bd      	mov	sp, r7
 80036ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ee:	4770      	bx	lr
 80036f0:	20000684 	.word	0x20000684

080036f4 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b086      	sub	sp, #24
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	4603      	mov	r3, r0
 80036fc:	6039      	str	r1, [r7, #0]
 80036fe:	71fb      	strb	r3, [r7, #7]
 8003700:	4613      	mov	r3, r2
 8003702:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8003704:	4b3a      	ldr	r3, [pc, #232]	; (80037f0 <SSD1306_Putc+0xfc>)
 8003706:	881b      	ldrh	r3, [r3, #0]
 8003708:	461a      	mov	r2, r3
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	781b      	ldrb	r3, [r3, #0]
 800370e:	4413      	add	r3, r2
	if (
 8003710:	2b7f      	cmp	r3, #127	; 0x7f
 8003712:	dc07      	bgt.n	8003724 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8003714:	4b36      	ldr	r3, [pc, #216]	; (80037f0 <SSD1306_Putc+0xfc>)
 8003716:	885b      	ldrh	r3, [r3, #2]
 8003718:	461a      	mov	r2, r3
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	785b      	ldrb	r3, [r3, #1]
 800371e:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8003720:	2b3f      	cmp	r3, #63	; 0x3f
 8003722:	dd01      	ble.n	8003728 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8003724:	2300      	movs	r3, #0
 8003726:	e05e      	b.n	80037e6 <SSD1306_Putc+0xf2>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8003728:	2300      	movs	r3, #0
 800372a:	617b      	str	r3, [r7, #20]
 800372c:	e04b      	b.n	80037c6 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	685a      	ldr	r2, [r3, #4]
 8003732:	79fb      	ldrb	r3, [r7, #7]
 8003734:	3b20      	subs	r3, #32
 8003736:	6839      	ldr	r1, [r7, #0]
 8003738:	7849      	ldrb	r1, [r1, #1]
 800373a:	fb01 f303 	mul.w	r3, r1, r3
 800373e:	4619      	mov	r1, r3
 8003740:	697b      	ldr	r3, [r7, #20]
 8003742:	440b      	add	r3, r1
 8003744:	005b      	lsls	r3, r3, #1
 8003746:	4413      	add	r3, r2
 8003748:	881b      	ldrh	r3, [r3, #0]
 800374a:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 800374c:	2300      	movs	r3, #0
 800374e:	613b      	str	r3, [r7, #16]
 8003750:	e030      	b.n	80037b4 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8003752:	68fa      	ldr	r2, [r7, #12]
 8003754:	693b      	ldr	r3, [r7, #16]
 8003756:	fa02 f303 	lsl.w	r3, r2, r3
 800375a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800375e:	2b00      	cmp	r3, #0
 8003760:	d010      	beq.n	8003784 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8003762:	4b23      	ldr	r3, [pc, #140]	; (80037f0 <SSD1306_Putc+0xfc>)
 8003764:	881a      	ldrh	r2, [r3, #0]
 8003766:	693b      	ldr	r3, [r7, #16]
 8003768:	b29b      	uxth	r3, r3
 800376a:	4413      	add	r3, r2
 800376c:	b298      	uxth	r0, r3
 800376e:	4b20      	ldr	r3, [pc, #128]	; (80037f0 <SSD1306_Putc+0xfc>)
 8003770:	885a      	ldrh	r2, [r3, #2]
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	b29b      	uxth	r3, r3
 8003776:	4413      	add	r3, r2
 8003778:	b29b      	uxth	r3, r3
 800377a:	79ba      	ldrb	r2, [r7, #6]
 800377c:	4619      	mov	r1, r3
 800377e:	f7ff ff43 	bl	8003608 <SSD1306_DrawPixel>
 8003782:	e014      	b.n	80037ae <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8003784:	4b1a      	ldr	r3, [pc, #104]	; (80037f0 <SSD1306_Putc+0xfc>)
 8003786:	881a      	ldrh	r2, [r3, #0]
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	b29b      	uxth	r3, r3
 800378c:	4413      	add	r3, r2
 800378e:	b298      	uxth	r0, r3
 8003790:	4b17      	ldr	r3, [pc, #92]	; (80037f0 <SSD1306_Putc+0xfc>)
 8003792:	885a      	ldrh	r2, [r3, #2]
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	b29b      	uxth	r3, r3
 8003798:	4413      	add	r3, r2
 800379a:	b299      	uxth	r1, r3
 800379c:	79bb      	ldrb	r3, [r7, #6]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	bf0c      	ite	eq
 80037a2:	2301      	moveq	r3, #1
 80037a4:	2300      	movne	r3, #0
 80037a6:	b2db      	uxtb	r3, r3
 80037a8:	461a      	mov	r2, r3
 80037aa:	f7ff ff2d 	bl	8003608 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	3301      	adds	r3, #1
 80037b2:	613b      	str	r3, [r7, #16]
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	781b      	ldrb	r3, [r3, #0]
 80037b8:	461a      	mov	r2, r3
 80037ba:	693b      	ldr	r3, [r7, #16]
 80037bc:	4293      	cmp	r3, r2
 80037be:	d3c8      	bcc.n	8003752 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 80037c0:	697b      	ldr	r3, [r7, #20]
 80037c2:	3301      	adds	r3, #1
 80037c4:	617b      	str	r3, [r7, #20]
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	785b      	ldrb	r3, [r3, #1]
 80037ca:	461a      	mov	r2, r3
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d3ad      	bcc.n	800372e <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 80037d2:	4b07      	ldr	r3, [pc, #28]	; (80037f0 <SSD1306_Putc+0xfc>)
 80037d4:	881a      	ldrh	r2, [r3, #0]
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	781b      	ldrb	r3, [r3, #0]
 80037da:	b29b      	uxth	r3, r3
 80037dc:	4413      	add	r3, r2
 80037de:	b29a      	uxth	r2, r3
 80037e0:	4b03      	ldr	r3, [pc, #12]	; (80037f0 <SSD1306_Putc+0xfc>)
 80037e2:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 80037e4:	79fb      	ldrb	r3, [r7, #7]
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	3718      	adds	r7, #24
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}
 80037ee:	bf00      	nop
 80037f0:	20000684 	.word	0x20000684

080037f4 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b084      	sub	sp, #16
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	60f8      	str	r0, [r7, #12]
 80037fc:	60b9      	str	r1, [r7, #8]
 80037fe:	4613      	mov	r3, r2
 8003800:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8003802:	e012      	b.n	800382a <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	781b      	ldrb	r3, [r3, #0]
 8003808:	79fa      	ldrb	r2, [r7, #7]
 800380a:	68b9      	ldr	r1, [r7, #8]
 800380c:	4618      	mov	r0, r3
 800380e:	f7ff ff71 	bl	80036f4 <SSD1306_Putc>
 8003812:	4603      	mov	r3, r0
 8003814:	461a      	mov	r2, r3
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	781b      	ldrb	r3, [r3, #0]
 800381a:	429a      	cmp	r2, r3
 800381c:	d002      	beq.n	8003824 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	781b      	ldrb	r3, [r3, #0]
 8003822:	e008      	b.n	8003836 <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	3301      	adds	r3, #1
 8003828:	60fb      	str	r3, [r7, #12]
	while (*str) {
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	781b      	ldrb	r3, [r3, #0]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d1e8      	bne.n	8003804 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	781b      	ldrb	r3, [r3, #0]
}
 8003836:	4618      	mov	r0, r3
 8003838:	3710      	adds	r7, #16
 800383a:	46bd      	mov	sp, r7
 800383c:	bd80      	pop	{r7, pc}
	...

08003840 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8003840:	b480      	push	{r7}
 8003842:	b083      	sub	sp, #12
 8003844:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8003846:	4b07      	ldr	r3, [pc, #28]	; (8003864 <ssd1306_I2C_Init+0x24>)
 8003848:	607b      	str	r3, [r7, #4]
	while(p>0)
 800384a:	e002      	b.n	8003852 <ssd1306_I2C_Init+0x12>
		p--;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	3b01      	subs	r3, #1
 8003850:	607b      	str	r3, [r7, #4]
	while(p>0)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d1f9      	bne.n	800384c <ssd1306_I2C_Init+0xc>
}
 8003858:	bf00      	nop
 800385a:	370c      	adds	r7, #12
 800385c:	46bd      	mov	sp, r7
 800385e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003862:	4770      	bx	lr
 8003864:	0003d090 	.word	0x0003d090

08003868 <ssd1306_I2C_Write>:
dt[i+1] = data[i];
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
}


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8003868:	b580      	push	{r7, lr}
 800386a:	b086      	sub	sp, #24
 800386c:	af02      	add	r7, sp, #8
 800386e:	4603      	mov	r3, r0
 8003870:	71fb      	strb	r3, [r7, #7]
 8003872:	460b      	mov	r3, r1
 8003874:	71bb      	strb	r3, [r7, #6]
 8003876:	4613      	mov	r3, r2
 8003878:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 800387a:	79bb      	ldrb	r3, [r7, #6]
 800387c:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 800387e:	797b      	ldrb	r3, [r7, #5]
 8003880:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8003882:	79fb      	ldrb	r3, [r7, #7]
 8003884:	b299      	uxth	r1, r3
 8003886:	f107 020c 	add.w	r2, r7, #12
 800388a:	230a      	movs	r3, #10
 800388c:	9300      	str	r3, [sp, #0]
 800388e:	2302      	movs	r3, #2
 8003890:	4803      	ldr	r0, [pc, #12]	; (80038a0 <ssd1306_I2C_Write+0x38>)
 8003892:	f002 ff01 	bl	8006698 <HAL_I2C_Master_Transmit>
}
 8003896:	bf00      	nop
 8003898:	3710      	adds	r7, #16
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}
 800389e:	bf00      	nop
 80038a0:	200006f8 	.word	0x200006f8

080038a4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80038a4:	b480      	push	{r7}
 80038a6:	b083      	sub	sp, #12
 80038a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038aa:	2300      	movs	r3, #0
 80038ac:	607b      	str	r3, [r7, #4]
 80038ae:	4b10      	ldr	r3, [pc, #64]	; (80038f0 <HAL_MspInit+0x4c>)
 80038b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038b2:	4a0f      	ldr	r2, [pc, #60]	; (80038f0 <HAL_MspInit+0x4c>)
 80038b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80038b8:	6453      	str	r3, [r2, #68]	; 0x44
 80038ba:	4b0d      	ldr	r3, [pc, #52]	; (80038f0 <HAL_MspInit+0x4c>)
 80038bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80038c2:	607b      	str	r3, [r7, #4]
 80038c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80038c6:	2300      	movs	r3, #0
 80038c8:	603b      	str	r3, [r7, #0]
 80038ca:	4b09      	ldr	r3, [pc, #36]	; (80038f0 <HAL_MspInit+0x4c>)
 80038cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ce:	4a08      	ldr	r2, [pc, #32]	; (80038f0 <HAL_MspInit+0x4c>)
 80038d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038d4:	6413      	str	r3, [r2, #64]	; 0x40
 80038d6:	4b06      	ldr	r3, [pc, #24]	; (80038f0 <HAL_MspInit+0x4c>)
 80038d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038de:	603b      	str	r3, [r7, #0]
 80038e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80038e2:	bf00      	nop
 80038e4:	370c      	adds	r7, #12
 80038e6:	46bd      	mov	sp, r7
 80038e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ec:	4770      	bx	lr
 80038ee:	bf00      	nop
 80038f0:	40023800 	.word	0x40023800

080038f4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b08a      	sub	sp, #40	; 0x28
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038fc:	f107 0314 	add.w	r3, r7, #20
 8003900:	2200      	movs	r2, #0
 8003902:	601a      	str	r2, [r3, #0]
 8003904:	605a      	str	r2, [r3, #4]
 8003906:	609a      	str	r2, [r3, #8]
 8003908:	60da      	str	r2, [r3, #12]
 800390a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a1b      	ldr	r2, [pc, #108]	; (8003980 <HAL_ADC_MspInit+0x8c>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d12f      	bne.n	8003976 <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003916:	2300      	movs	r3, #0
 8003918:	613b      	str	r3, [r7, #16]
 800391a:	4b1a      	ldr	r3, [pc, #104]	; (8003984 <HAL_ADC_MspInit+0x90>)
 800391c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800391e:	4a19      	ldr	r2, [pc, #100]	; (8003984 <HAL_ADC_MspInit+0x90>)
 8003920:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003924:	6453      	str	r3, [r2, #68]	; 0x44
 8003926:	4b17      	ldr	r3, [pc, #92]	; (8003984 <HAL_ADC_MspInit+0x90>)
 8003928:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800392a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800392e:	613b      	str	r3, [r7, #16]
 8003930:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003932:	2300      	movs	r3, #0
 8003934:	60fb      	str	r3, [r7, #12]
 8003936:	4b13      	ldr	r3, [pc, #76]	; (8003984 <HAL_ADC_MspInit+0x90>)
 8003938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800393a:	4a12      	ldr	r2, [pc, #72]	; (8003984 <HAL_ADC_MspInit+0x90>)
 800393c:	f043 0301 	orr.w	r3, r3, #1
 8003940:	6313      	str	r3, [r2, #48]	; 0x30
 8003942:	4b10      	ldr	r3, [pc, #64]	; (8003984 <HAL_ADC_MspInit+0x90>)
 8003944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003946:	f003 0301 	and.w	r3, r3, #1
 800394a:	60fb      	str	r3, [r7, #12]
 800394c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800394e:	2308      	movs	r3, #8
 8003950:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003952:	2303      	movs	r3, #3
 8003954:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003956:	2300      	movs	r3, #0
 8003958:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800395a:	f107 0314 	add.w	r3, r7, #20
 800395e:	4619      	mov	r1, r3
 8003960:	4809      	ldr	r0, [pc, #36]	; (8003988 <HAL_ADC_MspInit+0x94>)
 8003962:	f002 fb7d 	bl	8006060 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8003966:	2200      	movs	r2, #0
 8003968:	2100      	movs	r1, #0
 800396a:	2012      	movs	r0, #18
 800396c:	f001 fb55 	bl	800501a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8003970:	2012      	movs	r0, #18
 8003972:	f001 fb6e 	bl	8005052 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003976:	bf00      	nop
 8003978:	3728      	adds	r7, #40	; 0x28
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}
 800397e:	bf00      	nop
 8003980:	40012000 	.word	0x40012000
 8003984:	40023800 	.word	0x40023800
 8003988:	40020000 	.word	0x40020000

0800398c <HAL_CRYP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcryp: CRYP handle pointer
* @retval None
*/
void HAL_CRYP_MspInit(CRYP_HandleTypeDef* hcryp)
{
 800398c:	b480      	push	{r7}
 800398e:	b085      	sub	sp, #20
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
  if(hcryp->Instance==CRYP)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a0b      	ldr	r2, [pc, #44]	; (80039c8 <HAL_CRYP_MspInit+0x3c>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d10d      	bne.n	80039ba <HAL_CRYP_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRYP_MspInit 0 */

  /* USER CODE END CRYP_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRYP_CLK_ENABLE();
 800399e:	2300      	movs	r3, #0
 80039a0:	60fb      	str	r3, [r7, #12]
 80039a2:	4b0a      	ldr	r3, [pc, #40]	; (80039cc <HAL_CRYP_MspInit+0x40>)
 80039a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039a6:	4a09      	ldr	r2, [pc, #36]	; (80039cc <HAL_CRYP_MspInit+0x40>)
 80039a8:	f043 0310 	orr.w	r3, r3, #16
 80039ac:	6353      	str	r3, [r2, #52]	; 0x34
 80039ae:	4b07      	ldr	r3, [pc, #28]	; (80039cc <HAL_CRYP_MspInit+0x40>)
 80039b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039b2:	f003 0310 	and.w	r3, r3, #16
 80039b6:	60fb      	str	r3, [r7, #12]
 80039b8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRYP_MspInit 1 */

  /* USER CODE END CRYP_MspInit 1 */
  }

}
 80039ba:	bf00      	nop
 80039bc:	3714      	adds	r7, #20
 80039be:	46bd      	mov	sp, r7
 80039c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c4:	4770      	bx	lr
 80039c6:	bf00      	nop
 80039c8:	50060000 	.word	0x50060000
 80039cc:	40023800 	.word	0x40023800

080039d0 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b08a      	sub	sp, #40	; 0x28
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039d8:	f107 0314 	add.w	r3, r7, #20
 80039dc:	2200      	movs	r2, #0
 80039de:	601a      	str	r2, [r3, #0]
 80039e0:	605a      	str	r2, [r3, #4]
 80039e2:	609a      	str	r2, [r3, #8]
 80039e4:	60da      	str	r2, [r3, #12]
 80039e6:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a1b      	ldr	r2, [pc, #108]	; (8003a5c <HAL_DAC_MspInit+0x8c>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d12f      	bne.n	8003a52 <HAL_DAC_MspInit+0x82>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80039f2:	2300      	movs	r3, #0
 80039f4:	613b      	str	r3, [r7, #16]
 80039f6:	4b1a      	ldr	r3, [pc, #104]	; (8003a60 <HAL_DAC_MspInit+0x90>)
 80039f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039fa:	4a19      	ldr	r2, [pc, #100]	; (8003a60 <HAL_DAC_MspInit+0x90>)
 80039fc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003a00:	6413      	str	r3, [r2, #64]	; 0x40
 8003a02:	4b17      	ldr	r3, [pc, #92]	; (8003a60 <HAL_DAC_MspInit+0x90>)
 8003a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a06:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003a0a:	613b      	str	r3, [r7, #16]
 8003a0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a0e:	2300      	movs	r3, #0
 8003a10:	60fb      	str	r3, [r7, #12]
 8003a12:	4b13      	ldr	r3, [pc, #76]	; (8003a60 <HAL_DAC_MspInit+0x90>)
 8003a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a16:	4a12      	ldr	r2, [pc, #72]	; (8003a60 <HAL_DAC_MspInit+0x90>)
 8003a18:	f043 0301 	orr.w	r3, r3, #1
 8003a1c:	6313      	str	r3, [r2, #48]	; 0x30
 8003a1e:	4b10      	ldr	r3, [pc, #64]	; (8003a60 <HAL_DAC_MspInit+0x90>)
 8003a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a22:	f003 0301 	and.w	r3, r3, #1
 8003a26:	60fb      	str	r3, [r7, #12]
 8003a28:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003a2a:	2310      	movs	r3, #16
 8003a2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003a2e:	2303      	movs	r3, #3
 8003a30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a32:	2300      	movs	r3, #0
 8003a34:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a36:	f107 0314 	add.w	r3, r7, #20
 8003a3a:	4619      	mov	r1, r3
 8003a3c:	4809      	ldr	r0, [pc, #36]	; (8003a64 <HAL_DAC_MspInit+0x94>)
 8003a3e:	f002 fb0f 	bl	8006060 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8003a42:	2200      	movs	r2, #0
 8003a44:	2101      	movs	r1, #1
 8003a46:	2036      	movs	r0, #54	; 0x36
 8003a48:	f001 fae7 	bl	800501a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003a4c:	2036      	movs	r0, #54	; 0x36
 8003a4e:	f001 fb00 	bl	8005052 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8003a52:	bf00      	nop
 8003a54:	3728      	adds	r7, #40	; 0x28
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd80      	pop	{r7, pc}
 8003a5a:	bf00      	nop
 8003a5c:	40007400 	.word	0x40007400
 8003a60:	40023800 	.word	0x40023800
 8003a64:	40020000 	.word	0x40020000

08003a68 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b08a      	sub	sp, #40	; 0x28
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a70:	f107 0314 	add.w	r3, r7, #20
 8003a74:	2200      	movs	r2, #0
 8003a76:	601a      	str	r2, [r3, #0]
 8003a78:	605a      	str	r2, [r3, #4]
 8003a7a:	609a      	str	r2, [r3, #8]
 8003a7c:	60da      	str	r2, [r3, #12]
 8003a7e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a21      	ldr	r2, [pc, #132]	; (8003b0c <HAL_I2C_MspInit+0xa4>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d13b      	bne.n	8003b02 <HAL_I2C_MspInit+0x9a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	613b      	str	r3, [r7, #16]
 8003a8e:	4b20      	ldr	r3, [pc, #128]	; (8003b10 <HAL_I2C_MspInit+0xa8>)
 8003a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a92:	4a1f      	ldr	r2, [pc, #124]	; (8003b10 <HAL_I2C_MspInit+0xa8>)
 8003a94:	f043 0302 	orr.w	r3, r3, #2
 8003a98:	6313      	str	r3, [r2, #48]	; 0x30
 8003a9a:	4b1d      	ldr	r3, [pc, #116]	; (8003b10 <HAL_I2C_MspInit+0xa8>)
 8003a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a9e:	f003 0302 	and.w	r3, r3, #2
 8003aa2:	613b      	str	r3, [r7, #16]
 8003aa4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin;
 8003aa6:	23c0      	movs	r3, #192	; 0xc0
 8003aa8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003aaa:	2312      	movs	r3, #18
 8003aac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ab2:	2303      	movs	r3, #3
 8003ab4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003ab6:	2304      	movs	r3, #4
 8003ab8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003aba:	f107 0314 	add.w	r3, r7, #20
 8003abe:	4619      	mov	r1, r3
 8003ac0:	4814      	ldr	r0, [pc, #80]	; (8003b14 <HAL_I2C_MspInit+0xac>)
 8003ac2:	f002 facd 	bl	8006060 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	60fb      	str	r3, [r7, #12]
 8003aca:	4b11      	ldr	r3, [pc, #68]	; (8003b10 <HAL_I2C_MspInit+0xa8>)
 8003acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ace:	4a10      	ldr	r2, [pc, #64]	; (8003b10 <HAL_I2C_MspInit+0xa8>)
 8003ad0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003ad4:	6413      	str	r3, [r2, #64]	; 0x40
 8003ad6:	4b0e      	ldr	r3, [pc, #56]	; (8003b10 <HAL_I2C_MspInit+0xa8>)
 8003ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ada:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ade:	60fb      	str	r3, [r7, #12]
 8003ae0:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	2100      	movs	r1, #0
 8003ae6:	201f      	movs	r0, #31
 8003ae8:	f001 fa97 	bl	800501a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8003aec:	201f      	movs	r0, #31
 8003aee:	f001 fab0 	bl	8005052 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8003af2:	2200      	movs	r2, #0
 8003af4:	2100      	movs	r1, #0
 8003af6:	2020      	movs	r0, #32
 8003af8:	f001 fa8f 	bl	800501a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8003afc:	2020      	movs	r0, #32
 8003afe:	f001 faa8 	bl	8005052 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003b02:	bf00      	nop
 8003b04:	3728      	adds	r7, #40	; 0x28
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}
 8003b0a:	bf00      	nop
 8003b0c:	40005400 	.word	0x40005400
 8003b10:	40023800 	.word	0x40023800
 8003b14:	40020400 	.word	0x40020400

08003b18 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b083      	sub	sp, #12
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a05      	ldr	r2, [pc, #20]	; (8003b3c <HAL_RTC_MspInit+0x24>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d102      	bne.n	8003b30 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003b2a:	4b05      	ldr	r3, [pc, #20]	; (8003b40 <HAL_RTC_MspInit+0x28>)
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003b30:	bf00      	nop
 8003b32:	370c      	adds	r7, #12
 8003b34:	46bd      	mov	sp, r7
 8003b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3a:	4770      	bx	lr
 8003b3c:	40002800 	.word	0x40002800
 8003b40:	42470e3c 	.word	0x42470e3c

08003b44 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b08c      	sub	sp, #48	; 0x30
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b4c:	f107 031c 	add.w	r3, r7, #28
 8003b50:	2200      	movs	r2, #0
 8003b52:	601a      	str	r2, [r3, #0]
 8003b54:	605a      	str	r2, [r3, #4]
 8003b56:	609a      	str	r2, [r3, #8]
 8003b58:	60da      	str	r2, [r3, #12]
 8003b5a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4a45      	ldr	r2, [pc, #276]	; (8003c78 <HAL_SPI_MspInit+0x134>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d134      	bne.n	8003bd0 <HAL_SPI_MspInit+0x8c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003b66:	2300      	movs	r3, #0
 8003b68:	61bb      	str	r3, [r7, #24]
 8003b6a:	4b44      	ldr	r3, [pc, #272]	; (8003c7c <HAL_SPI_MspInit+0x138>)
 8003b6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b6e:	4a43      	ldr	r2, [pc, #268]	; (8003c7c <HAL_SPI_MspInit+0x138>)
 8003b70:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003b74:	6453      	str	r3, [r2, #68]	; 0x44
 8003b76:	4b41      	ldr	r3, [pc, #260]	; (8003c7c <HAL_SPI_MspInit+0x138>)
 8003b78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b7a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b7e:	61bb      	str	r3, [r7, #24]
 8003b80:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b82:	2300      	movs	r3, #0
 8003b84:	617b      	str	r3, [r7, #20]
 8003b86:	4b3d      	ldr	r3, [pc, #244]	; (8003c7c <HAL_SPI_MspInit+0x138>)
 8003b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b8a:	4a3c      	ldr	r2, [pc, #240]	; (8003c7c <HAL_SPI_MspInit+0x138>)
 8003b8c:	f043 0301 	orr.w	r3, r3, #1
 8003b90:	6313      	str	r3, [r2, #48]	; 0x30
 8003b92:	4b3a      	ldr	r3, [pc, #232]	; (8003c7c <HAL_SPI_MspInit+0x138>)
 8003b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b96:	f003 0301 	and.w	r3, r3, #1
 8003b9a:	617b      	str	r3, [r7, #20]
 8003b9c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ADF7242_SCK_Pin|ADF7242_MISO_Pin|ADF7242_MOSI_Pin;
 8003b9e:	23e0      	movs	r3, #224	; 0xe0
 8003ba0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ba2:	2302      	movs	r3, #2
 8003ba4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003baa:	2303      	movs	r3, #3
 8003bac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003bae:	2305      	movs	r3, #5
 8003bb0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bb2:	f107 031c 	add.w	r3, r7, #28
 8003bb6:	4619      	mov	r1, r3
 8003bb8:	4831      	ldr	r0, [pc, #196]	; (8003c80 <HAL_SPI_MspInit+0x13c>)
 8003bba:	f002 fa51 	bl	8006060 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	2100      	movs	r1, #0
 8003bc2:	2023      	movs	r0, #35	; 0x23
 8003bc4:	f001 fa29 	bl	800501a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8003bc8:	2023      	movs	r0, #35	; 0x23
 8003bca:	f001 fa42 	bl	8005052 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003bce:	e04f      	b.n	8003c70 <HAL_SPI_MspInit+0x12c>
  else if(hspi->Instance==SPI2)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a2b      	ldr	r2, [pc, #172]	; (8003c84 <HAL_SPI_MspInit+0x140>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d14a      	bne.n	8003c70 <HAL_SPI_MspInit+0x12c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003bda:	2300      	movs	r3, #0
 8003bdc:	613b      	str	r3, [r7, #16]
 8003bde:	4b27      	ldr	r3, [pc, #156]	; (8003c7c <HAL_SPI_MspInit+0x138>)
 8003be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be2:	4a26      	ldr	r2, [pc, #152]	; (8003c7c <HAL_SPI_MspInit+0x138>)
 8003be4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003be8:	6413      	str	r3, [r2, #64]	; 0x40
 8003bea:	4b24      	ldr	r3, [pc, #144]	; (8003c7c <HAL_SPI_MspInit+0x138>)
 8003bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003bf2:	613b      	str	r3, [r7, #16]
 8003bf4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	60fb      	str	r3, [r7, #12]
 8003bfa:	4b20      	ldr	r3, [pc, #128]	; (8003c7c <HAL_SPI_MspInit+0x138>)
 8003bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bfe:	4a1f      	ldr	r2, [pc, #124]	; (8003c7c <HAL_SPI_MspInit+0x138>)
 8003c00:	f043 0304 	orr.w	r3, r3, #4
 8003c04:	6313      	str	r3, [r2, #48]	; 0x30
 8003c06:	4b1d      	ldr	r3, [pc, #116]	; (8003c7c <HAL_SPI_MspInit+0x138>)
 8003c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c0a:	f003 0304 	and.w	r3, r3, #4
 8003c0e:	60fb      	str	r3, [r7, #12]
 8003c10:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c12:	2300      	movs	r3, #0
 8003c14:	60bb      	str	r3, [r7, #8]
 8003c16:	4b19      	ldr	r3, [pc, #100]	; (8003c7c <HAL_SPI_MspInit+0x138>)
 8003c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c1a:	4a18      	ldr	r2, [pc, #96]	; (8003c7c <HAL_SPI_MspInit+0x138>)
 8003c1c:	f043 0302 	orr.w	r3, r3, #2
 8003c20:	6313      	str	r3, [r2, #48]	; 0x30
 8003c22:	4b16      	ldr	r3, [pc, #88]	; (8003c7c <HAL_SPI_MspInit+0x138>)
 8003c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c26:	f003 0302 	and.w	r3, r3, #2
 8003c2a:	60bb      	str	r3, [r7, #8]
 8003c2c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = DPOT_MOSI_Pin;
 8003c2e:	2308      	movs	r3, #8
 8003c30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c32:	2302      	movs	r3, #2
 8003c34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c36:	2300      	movs	r3, #0
 8003c38:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c3a:	2303      	movs	r3, #3
 8003c3c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003c3e:	2305      	movs	r3, #5
 8003c40:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DPOT_MOSI_GPIO_Port, &GPIO_InitStruct);
 8003c42:	f107 031c 	add.w	r3, r7, #28
 8003c46:	4619      	mov	r1, r3
 8003c48:	480f      	ldr	r0, [pc, #60]	; (8003c88 <HAL_SPI_MspInit+0x144>)
 8003c4a:	f002 fa09 	bl	8006060 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DPOT_SCK_Pin;
 8003c4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003c52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c54:	2302      	movs	r3, #2
 8003c56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c58:	2300      	movs	r3, #0
 8003c5a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c5c:	2303      	movs	r3, #3
 8003c5e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003c60:	2305      	movs	r3, #5
 8003c62:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DPOT_SCK_GPIO_Port, &GPIO_InitStruct);
 8003c64:	f107 031c 	add.w	r3, r7, #28
 8003c68:	4619      	mov	r1, r3
 8003c6a:	4808      	ldr	r0, [pc, #32]	; (8003c8c <HAL_SPI_MspInit+0x148>)
 8003c6c:	f002 f9f8 	bl	8006060 <HAL_GPIO_Init>
}
 8003c70:	bf00      	nop
 8003c72:	3730      	adds	r7, #48	; 0x30
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}
 8003c78:	40013000 	.word	0x40013000
 8003c7c:	40023800 	.word	0x40023800
 8003c80:	40020000 	.word	0x40020000
 8003c84:	40003800 	.word	0x40003800
 8003c88:	40020800 	.word	0x40020800
 8003c8c:	40020400 	.word	0x40020400

08003c90 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b08a      	sub	sp, #40	; 0x28
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a62      	ldr	r2, [pc, #392]	; (8003e28 <HAL_TIM_Base_MspInit+0x198>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d126      	bne.n	8003cf0 <HAL_TIM_Base_MspInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	627b      	str	r3, [r7, #36]	; 0x24
 8003ca6:	4b61      	ldr	r3, [pc, #388]	; (8003e2c <HAL_TIM_Base_MspInit+0x19c>)
 8003ca8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003caa:	4a60      	ldr	r2, [pc, #384]	; (8003e2c <HAL_TIM_Base_MspInit+0x19c>)
 8003cac:	f043 0301 	orr.w	r3, r3, #1
 8003cb0:	6453      	str	r3, [r2, #68]	; 0x44
 8003cb2:	4b5e      	ldr	r3, [pc, #376]	; (8003e2c <HAL_TIM_Base_MspInit+0x19c>)
 8003cb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cb6:	f003 0301 	and.w	r3, r3, #1
 8003cba:	627b      	str	r3, [r7, #36]	; 0x24
 8003cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	2100      	movs	r1, #0
 8003cc2:	2018      	movs	r0, #24
 8003cc4:	f001 f9a9 	bl	800501a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8003cc8:	2018      	movs	r0, #24
 8003cca:	f001 f9c2 	bl	8005052 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8003cce:	2200      	movs	r2, #0
 8003cd0:	2100      	movs	r1, #0
 8003cd2:	2019      	movs	r0, #25
 8003cd4:	f001 f9a1 	bl	800501a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003cd8:	2019      	movs	r0, #25
 8003cda:	f001 f9ba 	bl	8005052 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 1, 0);
 8003cde:	2200      	movs	r2, #0
 8003ce0:	2101      	movs	r1, #1
 8003ce2:	201a      	movs	r0, #26
 8003ce4:	f001 f999 	bl	800501a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8003ce8:	201a      	movs	r0, #26
 8003cea:	f001 f9b2 	bl	8005052 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8003cee:	e096      	b.n	8003e1e <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM2)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cf8:	d116      	bne.n	8003d28 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	623b      	str	r3, [r7, #32]
 8003cfe:	4b4b      	ldr	r3, [pc, #300]	; (8003e2c <HAL_TIM_Base_MspInit+0x19c>)
 8003d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d02:	4a4a      	ldr	r2, [pc, #296]	; (8003e2c <HAL_TIM_Base_MspInit+0x19c>)
 8003d04:	f043 0301 	orr.w	r3, r3, #1
 8003d08:	6413      	str	r3, [r2, #64]	; 0x40
 8003d0a:	4b48      	ldr	r3, [pc, #288]	; (8003e2c <HAL_TIM_Base_MspInit+0x19c>)
 8003d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d0e:	f003 0301 	and.w	r3, r3, #1
 8003d12:	623b      	str	r3, [r7, #32]
 8003d14:	6a3b      	ldr	r3, [r7, #32]
    HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 8003d16:	2200      	movs	r2, #0
 8003d18:	2103      	movs	r1, #3
 8003d1a:	201c      	movs	r0, #28
 8003d1c:	f001 f97d 	bl	800501a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003d20:	201c      	movs	r0, #28
 8003d22:	f001 f996 	bl	8005052 <HAL_NVIC_EnableIRQ>
}
 8003d26:	e07a      	b.n	8003e1e <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM3)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a40      	ldr	r2, [pc, #256]	; (8003e30 <HAL_TIM_Base_MspInit+0x1a0>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d10e      	bne.n	8003d50 <HAL_TIM_Base_MspInit+0xc0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003d32:	2300      	movs	r3, #0
 8003d34:	61fb      	str	r3, [r7, #28]
 8003d36:	4b3d      	ldr	r3, [pc, #244]	; (8003e2c <HAL_TIM_Base_MspInit+0x19c>)
 8003d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d3a:	4a3c      	ldr	r2, [pc, #240]	; (8003e2c <HAL_TIM_Base_MspInit+0x19c>)
 8003d3c:	f043 0302 	orr.w	r3, r3, #2
 8003d40:	6413      	str	r3, [r2, #64]	; 0x40
 8003d42:	4b3a      	ldr	r3, [pc, #232]	; (8003e2c <HAL_TIM_Base_MspInit+0x19c>)
 8003d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d46:	f003 0302 	and.w	r3, r3, #2
 8003d4a:	61fb      	str	r3, [r7, #28]
 8003d4c:	69fb      	ldr	r3, [r7, #28]
}
 8003d4e:	e066      	b.n	8003e1e <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM5)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4a37      	ldr	r2, [pc, #220]	; (8003e34 <HAL_TIM_Base_MspInit+0x1a4>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d116      	bne.n	8003d88 <HAL_TIM_Base_MspInit+0xf8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	61bb      	str	r3, [r7, #24]
 8003d5e:	4b33      	ldr	r3, [pc, #204]	; (8003e2c <HAL_TIM_Base_MspInit+0x19c>)
 8003d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d62:	4a32      	ldr	r2, [pc, #200]	; (8003e2c <HAL_TIM_Base_MspInit+0x19c>)
 8003d64:	f043 0308 	orr.w	r3, r3, #8
 8003d68:	6413      	str	r3, [r2, #64]	; 0x40
 8003d6a:	4b30      	ldr	r3, [pc, #192]	; (8003e2c <HAL_TIM_Base_MspInit+0x19c>)
 8003d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d6e:	f003 0308 	and.w	r3, r3, #8
 8003d72:	61bb      	str	r3, [r7, #24]
 8003d74:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM5_IRQn, 3, 0);
 8003d76:	2200      	movs	r2, #0
 8003d78:	2103      	movs	r1, #3
 8003d7a:	2032      	movs	r0, #50	; 0x32
 8003d7c:	f001 f94d 	bl	800501a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8003d80:	2032      	movs	r0, #50	; 0x32
 8003d82:	f001 f966 	bl	8005052 <HAL_NVIC_EnableIRQ>
}
 8003d86:	e04a      	b.n	8003e1e <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM7)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4a2a      	ldr	r2, [pc, #168]	; (8003e38 <HAL_TIM_Base_MspInit+0x1a8>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d10e      	bne.n	8003db0 <HAL_TIM_Base_MspInit+0x120>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003d92:	2300      	movs	r3, #0
 8003d94:	617b      	str	r3, [r7, #20]
 8003d96:	4b25      	ldr	r3, [pc, #148]	; (8003e2c <HAL_TIM_Base_MspInit+0x19c>)
 8003d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d9a:	4a24      	ldr	r2, [pc, #144]	; (8003e2c <HAL_TIM_Base_MspInit+0x19c>)
 8003d9c:	f043 0320 	orr.w	r3, r3, #32
 8003da0:	6413      	str	r3, [r2, #64]	; 0x40
 8003da2:	4b22      	ldr	r3, [pc, #136]	; (8003e2c <HAL_TIM_Base_MspInit+0x19c>)
 8003da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003da6:	f003 0320 	and.w	r3, r3, #32
 8003daa:	617b      	str	r3, [r7, #20]
 8003dac:	697b      	ldr	r3, [r7, #20]
}
 8003dae:	e036      	b.n	8003e1e <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM9)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a21      	ldr	r2, [pc, #132]	; (8003e3c <HAL_TIM_Base_MspInit+0x1ac>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d116      	bne.n	8003de8 <HAL_TIM_Base_MspInit+0x158>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8003dba:	2300      	movs	r3, #0
 8003dbc:	613b      	str	r3, [r7, #16]
 8003dbe:	4b1b      	ldr	r3, [pc, #108]	; (8003e2c <HAL_TIM_Base_MspInit+0x19c>)
 8003dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dc2:	4a1a      	ldr	r2, [pc, #104]	; (8003e2c <HAL_TIM_Base_MspInit+0x19c>)
 8003dc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003dc8:	6453      	str	r3, [r2, #68]	; 0x44
 8003dca:	4b18      	ldr	r3, [pc, #96]	; (8003e2c <HAL_TIM_Base_MspInit+0x19c>)
 8003dcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003dd2:	613b      	str	r3, [r7, #16]
 8003dd4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	2100      	movs	r1, #0
 8003dda:	2018      	movs	r0, #24
 8003ddc:	f001 f91d 	bl	800501a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8003de0:	2018      	movs	r0, #24
 8003de2:	f001 f936 	bl	8005052 <HAL_NVIC_EnableIRQ>
}
 8003de6:	e01a      	b.n	8003e1e <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM11)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a14      	ldr	r2, [pc, #80]	; (8003e40 <HAL_TIM_Base_MspInit+0x1b0>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d115      	bne.n	8003e1e <HAL_TIM_Base_MspInit+0x18e>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8003df2:	2300      	movs	r3, #0
 8003df4:	60fb      	str	r3, [r7, #12]
 8003df6:	4b0d      	ldr	r3, [pc, #52]	; (8003e2c <HAL_TIM_Base_MspInit+0x19c>)
 8003df8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dfa:	4a0c      	ldr	r2, [pc, #48]	; (8003e2c <HAL_TIM_Base_MspInit+0x19c>)
 8003dfc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003e00:	6453      	str	r3, [r2, #68]	; 0x44
 8003e02:	4b0a      	ldr	r3, [pc, #40]	; (8003e2c <HAL_TIM_Base_MspInit+0x19c>)
 8003e04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e06:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e0a:	60fb      	str	r3, [r7, #12]
 8003e0c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 1, 0);
 8003e0e:	2200      	movs	r2, #0
 8003e10:	2101      	movs	r1, #1
 8003e12:	201a      	movs	r0, #26
 8003e14:	f001 f901 	bl	800501a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8003e18:	201a      	movs	r0, #26
 8003e1a:	f001 f91a 	bl	8005052 <HAL_NVIC_EnableIRQ>
}
 8003e1e:	bf00      	nop
 8003e20:	3728      	adds	r7, #40	; 0x28
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}
 8003e26:	bf00      	nop
 8003e28:	40010000 	.word	0x40010000
 8003e2c:	40023800 	.word	0x40023800
 8003e30:	40000400 	.word	0x40000400
 8003e34:	40000c00 	.word	0x40000c00
 8003e38:	40001400 	.word	0x40001400
 8003e3c:	40014000 	.word	0x40014000
 8003e40:	40014800 	.word	0x40014800

08003e44 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b08a      	sub	sp, #40	; 0x28
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e4c:	f107 0314 	add.w	r3, r7, #20
 8003e50:	2200      	movs	r2, #0
 8003e52:	601a      	str	r2, [r3, #0]
 8003e54:	605a      	str	r2, [r3, #4]
 8003e56:	609a      	str	r2, [r3, #8]
 8003e58:	60da      	str	r2, [r3, #12]
 8003e5a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a25      	ldr	r2, [pc, #148]	; (8003ef8 <HAL_TIM_MspPostInit+0xb4>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d11f      	bne.n	8003ea6 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e66:	2300      	movs	r3, #0
 8003e68:	613b      	str	r3, [r7, #16]
 8003e6a:	4b24      	ldr	r3, [pc, #144]	; (8003efc <HAL_TIM_MspPostInit+0xb8>)
 8003e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e6e:	4a23      	ldr	r2, [pc, #140]	; (8003efc <HAL_TIM_MspPostInit+0xb8>)
 8003e70:	f043 0301 	orr.w	r3, r3, #1
 8003e74:	6313      	str	r3, [r2, #48]	; 0x30
 8003e76:	4b21      	ldr	r3, [pc, #132]	; (8003efc <HAL_TIM_MspPostInit+0xb8>)
 8003e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e7a:	f003 0301 	and.w	r3, r3, #1
 8003e7e:	613b      	str	r3, [r7, #16]
 8003e80:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = LED_RGB_RED_Pin;
 8003e82:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003e86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e88:	2302      	movs	r3, #2
 8003e8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e90:	2300      	movs	r3, #0
 8003e92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003e94:	2301      	movs	r3, #1
 8003e96:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(LED_RGB_RED_GPIO_Port, &GPIO_InitStruct);
 8003e98:	f107 0314 	add.w	r3, r7, #20
 8003e9c:	4619      	mov	r1, r3
 8003e9e:	4818      	ldr	r0, [pc, #96]	; (8003f00 <HAL_TIM_MspPostInit+0xbc>)
 8003ea0:	f002 f8de 	bl	8006060 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003ea4:	e023      	b.n	8003eee <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM3)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a16      	ldr	r2, [pc, #88]	; (8003f04 <HAL_TIM_MspPostInit+0xc0>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d11e      	bne.n	8003eee <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	60fb      	str	r3, [r7, #12]
 8003eb4:	4b11      	ldr	r3, [pc, #68]	; (8003efc <HAL_TIM_MspPostInit+0xb8>)
 8003eb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eb8:	4a10      	ldr	r2, [pc, #64]	; (8003efc <HAL_TIM_MspPostInit+0xb8>)
 8003eba:	f043 0304 	orr.w	r3, r3, #4
 8003ebe:	6313      	str	r3, [r2, #48]	; 0x30
 8003ec0:	4b0e      	ldr	r3, [pc, #56]	; (8003efc <HAL_TIM_MspPostInit+0xb8>)
 8003ec2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ec4:	f003 0304 	and.w	r3, r3, #4
 8003ec8:	60fb      	str	r3, [r7, #12]
 8003eca:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED_RGB_BLUE_Pin|LED_RGB_GREEN_Pin;
 8003ecc:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003ed0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ed2:	2302      	movs	r3, #2
 8003ed4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003eda:	2300      	movs	r3, #0
 8003edc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003ede:	2302      	movs	r3, #2
 8003ee0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ee2:	f107 0314 	add.w	r3, r7, #20
 8003ee6:	4619      	mov	r1, r3
 8003ee8:	4807      	ldr	r0, [pc, #28]	; (8003f08 <HAL_TIM_MspPostInit+0xc4>)
 8003eea:	f002 f8b9 	bl	8006060 <HAL_GPIO_Init>
}
 8003eee:	bf00      	nop
 8003ef0:	3728      	adds	r7, #40	; 0x28
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bd80      	pop	{r7, pc}
 8003ef6:	bf00      	nop
 8003ef8:	40010000 	.word	0x40010000
 8003efc:	40023800 	.word	0x40023800
 8003f00:	40020000 	.word	0x40020000
 8003f04:	40000400 	.word	0x40000400
 8003f08:	40020800 	.word	0x40020800

08003f0c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b08a      	sub	sp, #40	; 0x28
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f14:	f107 0314 	add.w	r3, r7, #20
 8003f18:	2200      	movs	r2, #0
 8003f1a:	601a      	str	r2, [r3, #0]
 8003f1c:	605a      	str	r2, [r3, #4]
 8003f1e:	609a      	str	r2, [r3, #8]
 8003f20:	60da      	str	r2, [r3, #12]
 8003f22:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4a28      	ldr	r2, [pc, #160]	; (8003fcc <HAL_UART_MspInit+0xc0>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d14a      	bne.n	8003fc4 <HAL_UART_MspInit+0xb8>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8003f2e:	2300      	movs	r3, #0
 8003f30:	613b      	str	r3, [r7, #16]
 8003f32:	4b27      	ldr	r3, [pc, #156]	; (8003fd0 <HAL_UART_MspInit+0xc4>)
 8003f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f36:	4a26      	ldr	r2, [pc, #152]	; (8003fd0 <HAL_UART_MspInit+0xc4>)
 8003f38:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f3c:	6413      	str	r3, [r2, #64]	; 0x40
 8003f3e:	4b24      	ldr	r3, [pc, #144]	; (8003fd0 <HAL_UART_MspInit+0xc4>)
 8003f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f42:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f46:	613b      	str	r3, [r7, #16]
 8003f48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	60fb      	str	r3, [r7, #12]
 8003f4e:	4b20      	ldr	r3, [pc, #128]	; (8003fd0 <HAL_UART_MspInit+0xc4>)
 8003f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f52:	4a1f      	ldr	r2, [pc, #124]	; (8003fd0 <HAL_UART_MspInit+0xc4>)
 8003f54:	f043 0304 	orr.w	r3, r3, #4
 8003f58:	6313      	str	r3, [r2, #48]	; 0x30
 8003f5a:	4b1d      	ldr	r3, [pc, #116]	; (8003fd0 <HAL_UART_MspInit+0xc4>)
 8003f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f5e:	f003 0304 	and.w	r3, r3, #4
 8003f62:	60fb      	str	r3, [r7, #12]
 8003f64:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f66:	2300      	movs	r3, #0
 8003f68:	60bb      	str	r3, [r7, #8]
 8003f6a:	4b19      	ldr	r3, [pc, #100]	; (8003fd0 <HAL_UART_MspInit+0xc4>)
 8003f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f6e:	4a18      	ldr	r2, [pc, #96]	; (8003fd0 <HAL_UART_MspInit+0xc4>)
 8003f70:	f043 0308 	orr.w	r3, r3, #8
 8003f74:	6313      	str	r3, [r2, #48]	; 0x30
 8003f76:	4b16      	ldr	r3, [pc, #88]	; (8003fd0 <HAL_UART_MspInit+0xc4>)
 8003f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f7a:	f003 0308 	and.w	r3, r3, #8
 8003f7e:	60bb      	str	r3, [r7, #8]
 8003f80:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003f82:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003f86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f88:	2302      	movs	r3, #2
 8003f8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f90:	2303      	movs	r3, #3
 8003f92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8003f94:	2308      	movs	r3, #8
 8003f96:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f98:	f107 0314 	add.w	r3, r7, #20
 8003f9c:	4619      	mov	r1, r3
 8003f9e:	480d      	ldr	r0, [pc, #52]	; (8003fd4 <HAL_UART_MspInit+0xc8>)
 8003fa0:	f002 f85e 	bl	8006060 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003fa4:	2304      	movs	r3, #4
 8003fa6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fa8:	2302      	movs	r3, #2
 8003faa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003fac:	2301      	movs	r3, #1
 8003fae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fb0:	2303      	movs	r3, #3
 8003fb2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8003fb4:	2308      	movs	r3, #8
 8003fb6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003fb8:	f107 0314 	add.w	r3, r7, #20
 8003fbc:	4619      	mov	r1, r3
 8003fbe:	4806      	ldr	r0, [pc, #24]	; (8003fd8 <HAL_UART_MspInit+0xcc>)
 8003fc0:	f002 f84e 	bl	8006060 <HAL_GPIO_Init>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }

}
 8003fc4:	bf00      	nop
 8003fc6:	3728      	adds	r7, #40	; 0x28
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bd80      	pop	{r7, pc}
 8003fcc:	40005000 	.word	0x40005000
 8003fd0:	40023800 	.word	0x40023800
 8003fd4:	40020800 	.word	0x40020800
 8003fd8:	40020c00 	.word	0x40020c00

08003fdc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8003fe0:	f006 fa24 	bl	800a42c <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003fe4:	e7fe      	b.n	8003fe4 <NMI_Handler+0x8>

08003fe6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003fe6:	b480      	push	{r7}
 8003fe8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003fea:	e7fe      	b.n	8003fea <HardFault_Handler+0x4>

08003fec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003fec:	b480      	push	{r7}
 8003fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003ff0:	e7fe      	b.n	8003ff0 <MemManage_Handler+0x4>

08003ff2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003ff2:	b480      	push	{r7}
 8003ff4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003ff6:	e7fe      	b.n	8003ff6 <BusFault_Handler+0x4>

08003ff8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003ffc:	e7fe      	b.n	8003ffc <UsageFault_Handler+0x4>

08003ffe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003ffe:	b480      	push	{r7}
 8004000:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004002:	bf00      	nop
 8004004:	46bd      	mov	sp, r7
 8004006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400a:	4770      	bx	lr

0800400c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800400c:	b480      	push	{r7}
 800400e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004010:	bf00      	nop
 8004012:	46bd      	mov	sp, r7
 8004014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004018:	4770      	bx	lr

0800401a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800401a:	b480      	push	{r7}
 800401c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800401e:	bf00      	nop
 8004020:	46bd      	mov	sp, r7
 8004022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004026:	4770      	bx	lr

08004028 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800402c:	f000 f9fc 	bl	8004428 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004030:	bf00      	nop
 8004032:	bd80      	pop	{r7, pc}

08004034 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8004038:	2002      	movs	r0, #2
 800403a:	f002 f9dd 	bl	80063f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800403e:	bf00      	nop
 8004040:	bd80      	pop	{r7, pc}

08004042 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8004042:	b580      	push	{r7, lr}
 8004044:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8004046:	2010      	movs	r0, #16
 8004048:	f002 f9d6 	bl	80063f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800404c:	bf00      	nop
 800404e:	bd80      	pop	{r7, pc}

08004050 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004054:	4802      	ldr	r0, [pc, #8]	; (8004060 <ADC_IRQHandler+0x10>)
 8004056:	f000 fb7a 	bl	800474e <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800405a:	bf00      	nop
 800405c:	bd80      	pop	{r7, pc}
 800405e:	bf00      	nop
 8004060:	20000818 	.word	0x20000818

08004064 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8004068:	2040      	movs	r0, #64	; 0x40
 800406a:	f002 f9c5 	bl	80063f8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 800406e:	2080      	movs	r0, #128	; 0x80
 8004070:	f002 f9c2 	bl	80063f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004074:	bf00      	nop
 8004076:	bd80      	pop	{r7, pc}

08004078 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800407c:	4803      	ldr	r0, [pc, #12]	; (800408c <TIM1_BRK_TIM9_IRQHandler+0x14>)
 800407e:	f008 f9b5 	bl	800c3ec <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 8004082:	4803      	ldr	r0, [pc, #12]	; (8004090 <TIM1_BRK_TIM9_IRQHandler+0x18>)
 8004084:	f008 f9b2 	bl	800c3ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8004088:	bf00      	nop
 800408a:	bd80      	pop	{r7, pc}
 800408c:	2000090c 	.word	0x2000090c
 8004090:	2000094c 	.word	0x2000094c

08004094 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004098:	4802      	ldr	r0, [pc, #8]	; (80040a4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800409a:	f008 f9a7 	bl	800c3ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800409e:	bf00      	nop
 80040a0:	bd80      	pop	{r7, pc}
 80040a2:	bf00      	nop
 80040a4:	2000090c 	.word	0x2000090c

080040a8 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80040ac:	4803      	ldr	r0, [pc, #12]	; (80040bc <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 80040ae:	f008 f99d 	bl	800c3ec <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 80040b2:	4803      	ldr	r0, [pc, #12]	; (80040c0 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 80040b4:	f008 f99a 	bl	800c3ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80040b8:	bf00      	nop
 80040ba:	bd80      	pop	{r7, pc}
 80040bc:	2000090c 	.word	0x2000090c
 80040c0:	20000864 	.word	0x20000864

080040c4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80040c8:	4802      	ldr	r0, [pc, #8]	; (80040d4 <TIM2_IRQHandler+0x10>)
 80040ca:	f008 f98f 	bl	800c3ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80040ce:	bf00      	nop
 80040d0:	bd80      	pop	{r7, pc}
 80040d2:	bf00      	nop
 80040d4:	20000a1c 	.word	0x20000a1c

080040d8 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80040dc:	4802      	ldr	r0, [pc, #8]	; (80040e8 <I2C1_EV_IRQHandler+0x10>)
 80040de:	f002 fd07 	bl	8006af0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80040e2:	bf00      	nop
 80040e4:	bd80      	pop	{r7, pc}
 80040e6:	bf00      	nop
 80040e8:	200006f8 	.word	0x200006f8

080040ec <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80040f0:	4802      	ldr	r0, [pc, #8]	; (80040fc <I2C1_ER_IRQHandler+0x10>)
 80040f2:	f002 fe6a 	bl	8006dca <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80040f6:	bf00      	nop
 80040f8:	bd80      	pop	{r7, pc}
 80040fa:	bf00      	nop
 80040fc:	200006f8 	.word	0x200006f8

08004100 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8004104:	4802      	ldr	r0, [pc, #8]	; (8004110 <SPI1_IRQHandler+0x10>)
 8004106:	f007 fae5 	bl	800b6d4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800410a:	bf00      	nop
 800410c:	bd80      	pop	{r7, pc}
 800410e:	bf00      	nop
 8004110:	200009c4 	.word	0x200009c4

08004114 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8004118:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800411c:	f002 f96c 	bl	80063f8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8004120:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004124:	f002 f968 	bl	80063f8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8004128:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800412c:	f002 f964 	bl	80063f8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8004130:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004134:	f002 f960 	bl	80063f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004138:	bf00      	nop
 800413a:	bd80      	pop	{r7, pc}

0800413c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8004140:	4802      	ldr	r0, [pc, #8]	; (800414c <TIM5_IRQHandler+0x10>)
 8004142:	f008 f953 	bl	800c3ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8004146:	bf00      	nop
 8004148:	bd80      	pop	{r7, pc}
 800414a:	bf00      	nop
 800414c:	20000758 	.word	0x20000758

08004150 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8004154:	4802      	ldr	r0, [pc, #8]	; (8004160 <TIM6_DAC_IRQHandler+0x10>)
 8004156:	f001 fe82 	bl	8005e5e <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800415a:	bf00      	nop
 800415c:	bd80      	pop	{r7, pc}
 800415e:	bf00      	nop
 8004160:	200008a4 	.word	0x200008a4

08004164 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8004168:	4802      	ldr	r0, [pc, #8]	; (8004174 <OTG_FS_IRQHandler+0x10>)
 800416a:	f004 fccf 	bl	8008b0c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800416e:	bf00      	nop
 8004170:	bd80      	pop	{r7, pc}
 8004172:	bf00      	nop
 8004174:	20001fe0 	.word	0x20001fe0

08004178 <_getpid>:
 8004178:	b480      	push	{r7}
 800417a:	af00      	add	r7, sp, #0
 800417c:	2301      	movs	r3, #1
 800417e:	4618      	mov	r0, r3
 8004180:	46bd      	mov	sp, r7
 8004182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004186:	4770      	bx	lr

08004188 <_kill>:
 8004188:	b580      	push	{r7, lr}
 800418a:	b082      	sub	sp, #8
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
 8004190:	6039      	str	r1, [r7, #0]
 8004192:	f00d f8e5 	bl	8011360 <__errno>
 8004196:	4602      	mov	r2, r0
 8004198:	2316      	movs	r3, #22
 800419a:	6013      	str	r3, [r2, #0]
 800419c:	f04f 33ff 	mov.w	r3, #4294967295
 80041a0:	4618      	mov	r0, r3
 80041a2:	3708      	adds	r7, #8
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd80      	pop	{r7, pc}

080041a8 <_exit>:
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b082      	sub	sp, #8
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
 80041b0:	f04f 31ff 	mov.w	r1, #4294967295
 80041b4:	6878      	ldr	r0, [r7, #4]
 80041b6:	f7ff ffe7 	bl	8004188 <_kill>
 80041ba:	e7fe      	b.n	80041ba <_exit+0x12>

080041bc <_read>:
 80041bc:	b580      	push	{r7, lr}
 80041be:	b086      	sub	sp, #24
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	60f8      	str	r0, [r7, #12]
 80041c4:	60b9      	str	r1, [r7, #8]
 80041c6:	607a      	str	r2, [r7, #4]
 80041c8:	2300      	movs	r3, #0
 80041ca:	617b      	str	r3, [r7, #20]
 80041cc:	e00a      	b.n	80041e4 <_read+0x28>
 80041ce:	f3af 8000 	nop.w
 80041d2:	4601      	mov	r1, r0
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	1c5a      	adds	r2, r3, #1
 80041d8:	60ba      	str	r2, [r7, #8]
 80041da:	b2ca      	uxtb	r2, r1
 80041dc:	701a      	strb	r2, [r3, #0]
 80041de:	697b      	ldr	r3, [r7, #20]
 80041e0:	3301      	adds	r3, #1
 80041e2:	617b      	str	r3, [r7, #20]
 80041e4:	697a      	ldr	r2, [r7, #20]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	429a      	cmp	r2, r3
 80041ea:	dbf0      	blt.n	80041ce <_read+0x12>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	4618      	mov	r0, r3
 80041f0:	3718      	adds	r7, #24
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}

080041f6 <_write>:
 80041f6:	b580      	push	{r7, lr}
 80041f8:	b086      	sub	sp, #24
 80041fa:	af00      	add	r7, sp, #0
 80041fc:	60f8      	str	r0, [r7, #12]
 80041fe:	60b9      	str	r1, [r7, #8]
 8004200:	607a      	str	r2, [r7, #4]
 8004202:	2300      	movs	r3, #0
 8004204:	617b      	str	r3, [r7, #20]
 8004206:	e009      	b.n	800421c <_write+0x26>
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	1c5a      	adds	r2, r3, #1
 800420c:	60ba      	str	r2, [r7, #8]
 800420e:	781b      	ldrb	r3, [r3, #0]
 8004210:	4618      	mov	r0, r3
 8004212:	f3af 8000 	nop.w
 8004216:	697b      	ldr	r3, [r7, #20]
 8004218:	3301      	adds	r3, #1
 800421a:	617b      	str	r3, [r7, #20]
 800421c:	697a      	ldr	r2, [r7, #20]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	429a      	cmp	r2, r3
 8004222:	dbf1      	blt.n	8004208 <_write+0x12>
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	4618      	mov	r0, r3
 8004228:	3718      	adds	r7, #24
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}

0800422e <_close>:
 800422e:	b480      	push	{r7}
 8004230:	b083      	sub	sp, #12
 8004232:	af00      	add	r7, sp, #0
 8004234:	6078      	str	r0, [r7, #4]
 8004236:	f04f 33ff 	mov.w	r3, #4294967295
 800423a:	4618      	mov	r0, r3
 800423c:	370c      	adds	r7, #12
 800423e:	46bd      	mov	sp, r7
 8004240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004244:	4770      	bx	lr

08004246 <_fstat>:
 8004246:	b480      	push	{r7}
 8004248:	b083      	sub	sp, #12
 800424a:	af00      	add	r7, sp, #0
 800424c:	6078      	str	r0, [r7, #4]
 800424e:	6039      	str	r1, [r7, #0]
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004256:	605a      	str	r2, [r3, #4]
 8004258:	2300      	movs	r3, #0
 800425a:	4618      	mov	r0, r3
 800425c:	370c      	adds	r7, #12
 800425e:	46bd      	mov	sp, r7
 8004260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004264:	4770      	bx	lr

08004266 <_isatty>:
 8004266:	b480      	push	{r7}
 8004268:	b083      	sub	sp, #12
 800426a:	af00      	add	r7, sp, #0
 800426c:	6078      	str	r0, [r7, #4]
 800426e:	2301      	movs	r3, #1
 8004270:	4618      	mov	r0, r3
 8004272:	370c      	adds	r7, #12
 8004274:	46bd      	mov	sp, r7
 8004276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427a:	4770      	bx	lr

0800427c <_lseek>:
 800427c:	b480      	push	{r7}
 800427e:	b085      	sub	sp, #20
 8004280:	af00      	add	r7, sp, #0
 8004282:	60f8      	str	r0, [r7, #12]
 8004284:	60b9      	str	r1, [r7, #8]
 8004286:	607a      	str	r2, [r7, #4]
 8004288:	2300      	movs	r3, #0
 800428a:	4618      	mov	r0, r3
 800428c:	3714      	adds	r7, #20
 800428e:	46bd      	mov	sp, r7
 8004290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004294:	4770      	bx	lr
	...

08004298 <_sbrk>:
 8004298:	b580      	push	{r7, lr}
 800429a:	b086      	sub	sp, #24
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
 80042a0:	4a14      	ldr	r2, [pc, #80]	; (80042f4 <_sbrk+0x5c>)
 80042a2:	4b15      	ldr	r3, [pc, #84]	; (80042f8 <_sbrk+0x60>)
 80042a4:	1ad3      	subs	r3, r2, r3
 80042a6:	617b      	str	r3, [r7, #20]
 80042a8:	697b      	ldr	r3, [r7, #20]
 80042aa:	613b      	str	r3, [r7, #16]
 80042ac:	4b13      	ldr	r3, [pc, #76]	; (80042fc <_sbrk+0x64>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d102      	bne.n	80042ba <_sbrk+0x22>
 80042b4:	4b11      	ldr	r3, [pc, #68]	; (80042fc <_sbrk+0x64>)
 80042b6:	4a12      	ldr	r2, [pc, #72]	; (8004300 <_sbrk+0x68>)
 80042b8:	601a      	str	r2, [r3, #0]
 80042ba:	4b10      	ldr	r3, [pc, #64]	; (80042fc <_sbrk+0x64>)
 80042bc:	681a      	ldr	r2, [r3, #0]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	4413      	add	r3, r2
 80042c2:	693a      	ldr	r2, [r7, #16]
 80042c4:	429a      	cmp	r2, r3
 80042c6:	d207      	bcs.n	80042d8 <_sbrk+0x40>
 80042c8:	f00d f84a 	bl	8011360 <__errno>
 80042cc:	4602      	mov	r2, r0
 80042ce:	230c      	movs	r3, #12
 80042d0:	6013      	str	r3, [r2, #0]
 80042d2:	f04f 33ff 	mov.w	r3, #4294967295
 80042d6:	e009      	b.n	80042ec <_sbrk+0x54>
 80042d8:	4b08      	ldr	r3, [pc, #32]	; (80042fc <_sbrk+0x64>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	60fb      	str	r3, [r7, #12]
 80042de:	4b07      	ldr	r3, [pc, #28]	; (80042fc <_sbrk+0x64>)
 80042e0:	681a      	ldr	r2, [r3, #0]
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	4413      	add	r3, r2
 80042e6:	4a05      	ldr	r2, [pc, #20]	; (80042fc <_sbrk+0x64>)
 80042e8:	6013      	str	r3, [r2, #0]
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	4618      	mov	r0, r3
 80042ee:	3718      	adds	r7, #24
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bd80      	pop	{r7, pc}
 80042f4:	20020000 	.word	0x20020000
 80042f8:	00000400 	.word	0x00000400
 80042fc:	2000068c 	.word	0x2000068c
 8004300:	200023f0 	.word	0x200023f0

08004304 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004304:	b480      	push	{r7}
 8004306:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004308:	4b08      	ldr	r3, [pc, #32]	; (800432c <SystemInit+0x28>)
 800430a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800430e:	4a07      	ldr	r2, [pc, #28]	; (800432c <SystemInit+0x28>)
 8004310:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004314:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004318:	4b04      	ldr	r3, [pc, #16]	; (800432c <SystemInit+0x28>)
 800431a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800431e:	609a      	str	r2, [r3, #8]
#endif
}
 8004320:	bf00      	nop
 8004322:	46bd      	mov	sp, r7
 8004324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004328:	4770      	bx	lr
 800432a:	bf00      	nop
 800432c:	e000ed00 	.word	0xe000ed00

08004330 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004330:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004368 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004334:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004336:	e003      	b.n	8004340 <LoopCopyDataInit>

08004338 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004338:	4b0c      	ldr	r3, [pc, #48]	; (800436c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800433a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800433c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800433e:	3104      	adds	r1, #4

08004340 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004340:	480b      	ldr	r0, [pc, #44]	; (8004370 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004342:	4b0c      	ldr	r3, [pc, #48]	; (8004374 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004344:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004346:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004348:	d3f6      	bcc.n	8004338 <CopyDataInit>
  ldr  r2, =_sbss
 800434a:	4a0b      	ldr	r2, [pc, #44]	; (8004378 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800434c:	e002      	b.n	8004354 <LoopFillZerobss>

0800434e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800434e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004350:	f842 3b04 	str.w	r3, [r2], #4

08004354 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004354:	4b09      	ldr	r3, [pc, #36]	; (800437c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004356:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004358:	d3f9      	bcc.n	800434e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800435a:	f7ff ffd3 	bl	8004304 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800435e:	f00d f817 	bl	8011390 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004362:	f7fd f91f 	bl	80015a4 <main>
  bx  lr    
 8004366:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004368:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800436c:	08013094 	.word	0x08013094
  ldr  r0, =_sdata
 8004370:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004374:	2000024c 	.word	0x2000024c
  ldr  r2, =_sbss
 8004378:	2000024c 	.word	0x2000024c
  ldr  r3, = _ebss
 800437c:	200023ec 	.word	0x200023ec

08004380 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004380:	e7fe      	b.n	8004380 <CAN1_RX0_IRQHandler>
	...

08004384 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004388:	4b0e      	ldr	r3, [pc, #56]	; (80043c4 <HAL_Init+0x40>)
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4a0d      	ldr	r2, [pc, #52]	; (80043c4 <HAL_Init+0x40>)
 800438e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004392:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004394:	4b0b      	ldr	r3, [pc, #44]	; (80043c4 <HAL_Init+0x40>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4a0a      	ldr	r2, [pc, #40]	; (80043c4 <HAL_Init+0x40>)
 800439a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800439e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80043a0:	4b08      	ldr	r3, [pc, #32]	; (80043c4 <HAL_Init+0x40>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4a07      	ldr	r2, [pc, #28]	; (80043c4 <HAL_Init+0x40>)
 80043a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80043ac:	2003      	movs	r0, #3
 80043ae:	f000 fe29 	bl	8005004 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80043b2:	2000      	movs	r0, #0
 80043b4:	f000 f808 	bl	80043c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80043b8:	f7ff fa74 	bl	80038a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80043bc:	2300      	movs	r3, #0
}
 80043be:	4618      	mov	r0, r3
 80043c0:	bd80      	pop	{r7, pc}
 80043c2:	bf00      	nop
 80043c4:	40023c00 	.word	0x40023c00

080043c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b082      	sub	sp, #8
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80043d0:	4b12      	ldr	r3, [pc, #72]	; (800441c <HAL_InitTick+0x54>)
 80043d2:	681a      	ldr	r2, [r3, #0]
 80043d4:	4b12      	ldr	r3, [pc, #72]	; (8004420 <HAL_InitTick+0x58>)
 80043d6:	781b      	ldrb	r3, [r3, #0]
 80043d8:	4619      	mov	r1, r3
 80043da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80043de:	fbb3 f3f1 	udiv	r3, r3, r1
 80043e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80043e6:	4618      	mov	r0, r3
 80043e8:	f000 fe41 	bl	800506e <HAL_SYSTICK_Config>
 80043ec:	4603      	mov	r3, r0
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d001      	beq.n	80043f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80043f2:	2301      	movs	r3, #1
 80043f4:	e00e      	b.n	8004414 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2b0f      	cmp	r3, #15
 80043fa:	d80a      	bhi.n	8004412 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80043fc:	2200      	movs	r2, #0
 80043fe:	6879      	ldr	r1, [r7, #4]
 8004400:	f04f 30ff 	mov.w	r0, #4294967295
 8004404:	f000 fe09 	bl	800501a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004408:	4a06      	ldr	r2, [pc, #24]	; (8004424 <HAL_InitTick+0x5c>)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800440e:	2300      	movs	r3, #0
 8004410:	e000      	b.n	8004414 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004412:	2301      	movs	r3, #1
}
 8004414:	4618      	mov	r0, r3
 8004416:	3708      	adds	r7, #8
 8004418:	46bd      	mov	sp, r7
 800441a:	bd80      	pop	{r7, pc}
 800441c:	20000068 	.word	0x20000068
 8004420:	20000070 	.word	0x20000070
 8004424:	2000006c 	.word	0x2000006c

08004428 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004428:	b480      	push	{r7}
 800442a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800442c:	4b06      	ldr	r3, [pc, #24]	; (8004448 <HAL_IncTick+0x20>)
 800442e:	781b      	ldrb	r3, [r3, #0]
 8004430:	461a      	mov	r2, r3
 8004432:	4b06      	ldr	r3, [pc, #24]	; (800444c <HAL_IncTick+0x24>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4413      	add	r3, r2
 8004438:	4a04      	ldr	r2, [pc, #16]	; (800444c <HAL_IncTick+0x24>)
 800443a:	6013      	str	r3, [r2, #0]
}
 800443c:	bf00      	nop
 800443e:	46bd      	mov	sp, r7
 8004440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004444:	4770      	bx	lr
 8004446:	bf00      	nop
 8004448:	20000070 	.word	0x20000070
 800444c:	20000b04 	.word	0x20000b04

08004450 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004450:	b480      	push	{r7}
 8004452:	af00      	add	r7, sp, #0
  return uwTick;
 8004454:	4b03      	ldr	r3, [pc, #12]	; (8004464 <HAL_GetTick+0x14>)
 8004456:	681b      	ldr	r3, [r3, #0]
}
 8004458:	4618      	mov	r0, r3
 800445a:	46bd      	mov	sp, r7
 800445c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004460:	4770      	bx	lr
 8004462:	bf00      	nop
 8004464:	20000b04 	.word	0x20000b04

08004468 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b084      	sub	sp, #16
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004470:	f7ff ffee 	bl	8004450 <HAL_GetTick>
 8004474:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004480:	d005      	beq.n	800448e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004482:	4b09      	ldr	r3, [pc, #36]	; (80044a8 <HAL_Delay+0x40>)
 8004484:	781b      	ldrb	r3, [r3, #0]
 8004486:	461a      	mov	r2, r3
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	4413      	add	r3, r2
 800448c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800448e:	bf00      	nop
 8004490:	f7ff ffde 	bl	8004450 <HAL_GetTick>
 8004494:	4602      	mov	r2, r0
 8004496:	68bb      	ldr	r3, [r7, #8]
 8004498:	1ad3      	subs	r3, r2, r3
 800449a:	68fa      	ldr	r2, [r7, #12]
 800449c:	429a      	cmp	r2, r3
 800449e:	d8f7      	bhi.n	8004490 <HAL_Delay+0x28>
  {
  }
}
 80044a0:	bf00      	nop
 80044a2:	3710      	adds	r7, #16
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}
 80044a8:	20000070 	.word	0x20000070

080044ac <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b084      	sub	sp, #16
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80044b4:	2300      	movs	r3, #0
 80044b6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d101      	bne.n	80044c2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	e033      	b.n	800452a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d109      	bne.n	80044de <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80044ca:	6878      	ldr	r0, [r7, #4]
 80044cc:	f7ff fa12 	bl	80038f4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2200      	movs	r2, #0
 80044d4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2200      	movs	r2, #0
 80044da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044e2:	f003 0310 	and.w	r3, r3, #16
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d118      	bne.n	800451c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044ee:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80044f2:	f023 0302 	bic.w	r3, r3, #2
 80044f6:	f043 0202 	orr.w	r2, r3, #2
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80044fe:	6878      	ldr	r0, [r7, #4]
 8004500:	f000 fbaa 	bl	8004c58 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2200      	movs	r2, #0
 8004508:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800450e:	f023 0303 	bic.w	r3, r3, #3
 8004512:	f043 0201 	orr.w	r2, r3, #1
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	641a      	str	r2, [r3, #64]	; 0x40
 800451a:	e001      	b.n	8004520 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800451c:	2301      	movs	r3, #1
 800451e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2200      	movs	r2, #0
 8004524:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004528:	7bfb      	ldrb	r3, [r7, #15]
}
 800452a:	4618      	mov	r0, r3
 800452c:	3710      	adds	r7, #16
 800452e:	46bd      	mov	sp, r7
 8004530:	bd80      	pop	{r7, pc}
	...

08004534 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8004534:	b480      	push	{r7}
 8004536:	b085      	sub	sp, #20
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800453c:	2300      	movs	r3, #0
 800453e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004546:	2b01      	cmp	r3, #1
 8004548:	d101      	bne.n	800454e <HAL_ADC_Start_IT+0x1a>
 800454a:	2302      	movs	r3, #2
 800454c:	e0b0      	b.n	80046b0 <HAL_ADC_Start_IT+0x17c>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2201      	movs	r2, #1
 8004552:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	689b      	ldr	r3, [r3, #8]
 800455c:	f003 0301 	and.w	r3, r3, #1
 8004560:	2b01      	cmp	r3, #1
 8004562:	d018      	beq.n	8004596 <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	689a      	ldr	r2, [r3, #8]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f042 0201 	orr.w	r2, r2, #1
 8004572:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004574:	4b51      	ldr	r3, [pc, #324]	; (80046bc <HAL_ADC_Start_IT+0x188>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	4a51      	ldr	r2, [pc, #324]	; (80046c0 <HAL_ADC_Start_IT+0x18c>)
 800457a:	fba2 2303 	umull	r2, r3, r2, r3
 800457e:	0c9a      	lsrs	r2, r3, #18
 8004580:	4613      	mov	r3, r2
 8004582:	005b      	lsls	r3, r3, #1
 8004584:	4413      	add	r3, r2
 8004586:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004588:	e002      	b.n	8004590 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 800458a:	68bb      	ldr	r3, [r7, #8]
 800458c:	3b01      	subs	r3, #1
 800458e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d1f9      	bne.n	800458a <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	f003 0301 	and.w	r3, r3, #1
 80045a0:	2b01      	cmp	r3, #1
 80045a2:	f040 8084 	bne.w	80046ae <HAL_ADC_Start_IT+0x17a>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045aa:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80045ae:	f023 0301 	bic.w	r3, r3, #1
 80045b2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d007      	beq.n	80045d8 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045cc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80045d0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80045e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045e4:	d106      	bne.n	80045f4 <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045ea:	f023 0206 	bic.w	r2, r3, #6
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	645a      	str	r2, [r3, #68]	; 0x44
 80045f2:	e002      	b.n	80045fa <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2200      	movs	r2, #0
 80045f8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2200      	movs	r2, #0
 80045fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004602:	4b30      	ldr	r3, [pc, #192]	; (80046c4 <HAL_ADC_Start_IT+0x190>)
 8004604:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800460e:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	685b      	ldr	r3, [r3, #4]
 8004616:	687a      	ldr	r2, [r7, #4]
 8004618:	6812      	ldr	r2, [r2, #0]
 800461a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800461e:	f043 0320 	orr.w	r3, r3, #32
 8004622:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	f003 031f 	and.w	r3, r3, #31
 800462c:	2b00      	cmp	r3, #0
 800462e:	d12a      	bne.n	8004686 <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a24      	ldr	r2, [pc, #144]	; (80046c8 <HAL_ADC_Start_IT+0x194>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d015      	beq.n	8004666 <HAL_ADC_Start_IT+0x132>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4a23      	ldr	r2, [pc, #140]	; (80046cc <HAL_ADC_Start_IT+0x198>)
 8004640:	4293      	cmp	r3, r2
 8004642:	d105      	bne.n	8004650 <HAL_ADC_Start_IT+0x11c>
 8004644:	4b1f      	ldr	r3, [pc, #124]	; (80046c4 <HAL_ADC_Start_IT+0x190>)
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	f003 031f 	and.w	r3, r3, #31
 800464c:	2b00      	cmp	r3, #0
 800464e:	d00a      	beq.n	8004666 <HAL_ADC_Start_IT+0x132>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a1e      	ldr	r2, [pc, #120]	; (80046d0 <HAL_ADC_Start_IT+0x19c>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d129      	bne.n	80046ae <HAL_ADC_Start_IT+0x17a>
 800465a:	4b1a      	ldr	r3, [pc, #104]	; (80046c4 <HAL_ADC_Start_IT+0x190>)
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	f003 031f 	and.w	r3, r3, #31
 8004662:	2b0f      	cmp	r3, #15
 8004664:	d823      	bhi.n	80046ae <HAL_ADC_Start_IT+0x17a>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	689b      	ldr	r3, [r3, #8]
 800466c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004670:	2b00      	cmp	r3, #0
 8004672:	d11c      	bne.n	80046ae <HAL_ADC_Start_IT+0x17a>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	689a      	ldr	r2, [r3, #8]
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004682:	609a      	str	r2, [r3, #8]
 8004684:	e013      	b.n	80046ae <HAL_ADC_Start_IT+0x17a>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4a0f      	ldr	r2, [pc, #60]	; (80046c8 <HAL_ADC_Start_IT+0x194>)
 800468c:	4293      	cmp	r3, r2
 800468e:	d10e      	bne.n	80046ae <HAL_ADC_Start_IT+0x17a>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	689b      	ldr	r3, [r3, #8]
 8004696:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800469a:	2b00      	cmp	r3, #0
 800469c:	d107      	bne.n	80046ae <HAL_ADC_Start_IT+0x17a>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	689a      	ldr	r2, [r3, #8]
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80046ac:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80046ae:	2300      	movs	r3, #0
}
 80046b0:	4618      	mov	r0, r3
 80046b2:	3714      	adds	r7, #20
 80046b4:	46bd      	mov	sp, r7
 80046b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ba:	4770      	bx	lr
 80046bc:	20000068 	.word	0x20000068
 80046c0:	431bde83 	.word	0x431bde83
 80046c4:	40012300 	.word	0x40012300
 80046c8:	40012000 	.word	0x40012000
 80046cc:	40012100 	.word	0x40012100
 80046d0:	40012200 	.word	0x40012200

080046d4 <HAL_ADC_Stop_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc)
{
 80046d4:	b480      	push	{r7}
 80046d6:	b083      	sub	sp, #12
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046e2:	2b01      	cmp	r3, #1
 80046e4:	d101      	bne.n	80046ea <HAL_ADC_Stop_IT+0x16>
 80046e6:	2302      	movs	r3, #2
 80046e8:	e02b      	b.n	8004742 <HAL_ADC_Stop_IT+0x6e>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2201      	movs	r2, #1
 80046ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	689a      	ldr	r2, [r3, #8]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f022 0201 	bic.w	r2, r2, #1
 8004700:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	689b      	ldr	r3, [r3, #8]
 8004708:	f003 0301 	and.w	r3, r3, #1
 800470c:	2b00      	cmp	r3, #0
 800470e:	d113      	bne.n	8004738 <HAL_ADC_Stop_IT+0x64>
  {
  	/* Disable ADC end of conversion interrupt for regular group */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	687a      	ldr	r2, [r7, #4]
 8004718:	6812      	ldr	r2, [r2, #0]
 800471a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800471e:	f023 0320 	bic.w	r3, r3, #32
 8004722:	6053      	str	r3, [r2, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004728:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800472c:	f023 0301 	bic.w	r3, r3, #1
 8004730:	f043 0201 	orr.w	r2, r3, #1
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2200      	movs	r2, #0
 800473c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004740:	2300      	movs	r3, #0
}
 8004742:	4618      	mov	r0, r3
 8004744:	370c      	adds	r7, #12
 8004746:	46bd      	mov	sp, r7
 8004748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474c:	4770      	bx	lr

0800474e <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800474e:	b580      	push	{r7, lr}
 8004750:	b084      	sub	sp, #16
 8004752:	af00      	add	r7, sp, #0
 8004754:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8004756:	2300      	movs	r3, #0
 8004758:	60fb      	str	r3, [r7, #12]
 800475a:	2300      	movs	r3, #0
 800475c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f003 0302 	and.w	r3, r3, #2
 8004768:	2b02      	cmp	r3, #2
 800476a:	bf0c      	ite	eq
 800476c:	2301      	moveq	r3, #1
 800476e:	2300      	movne	r3, #0
 8004770:	b2db      	uxtb	r3, r3
 8004772:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	f003 0320 	and.w	r3, r3, #32
 800477e:	2b20      	cmp	r3, #32
 8004780:	bf0c      	ite	eq
 8004782:	2301      	moveq	r3, #1
 8004784:	2300      	movne	r3, #0
 8004786:	b2db      	uxtb	r3, r3
 8004788:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d049      	beq.n	8004824 <HAL_ADC_IRQHandler+0xd6>
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d046      	beq.n	8004824 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800479a:	f003 0310 	and.w	r3, r3, #16
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d105      	bne.n	80047ae <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047a6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	689b      	ldr	r3, [r3, #8]
 80047b4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d12b      	bne.n	8004814 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d127      	bne.n	8004814 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ca:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d006      	beq.n	80047e0 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	689b      	ldr	r3, [r3, #8]
 80047d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d119      	bne.n	8004814 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	685a      	ldr	r2, [r3, #4]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f022 0220 	bic.w	r2, r2, #32
 80047ee:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047f4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004800:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004804:	2b00      	cmp	r3, #0
 8004806:	d105      	bne.n	8004814 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800480c:	f043 0201 	orr.w	r2, r3, #1
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004814:	6878      	ldr	r0, [r7, #4]
 8004816:	f7fe fa13 	bl	8002c40 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f06f 0212 	mvn.w	r2, #18
 8004822:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f003 0304 	and.w	r3, r3, #4
 800482e:	2b04      	cmp	r3, #4
 8004830:	bf0c      	ite	eq
 8004832:	2301      	moveq	r3, #1
 8004834:	2300      	movne	r3, #0
 8004836:	b2db      	uxtb	r3, r3
 8004838:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004844:	2b80      	cmp	r3, #128	; 0x80
 8004846:	bf0c      	ite	eq
 8004848:	2301      	moveq	r3, #1
 800484a:	2300      	movne	r3, #0
 800484c:	b2db      	uxtb	r3, r3
 800484e:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d057      	beq.n	8004906 <HAL_ADC_IRQHandler+0x1b8>
 8004856:	68bb      	ldr	r3, [r7, #8]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d054      	beq.n	8004906 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004860:	f003 0310 	and.w	r3, r3, #16
 8004864:	2b00      	cmp	r3, #0
 8004866:	d105      	bne.n	8004874 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800486c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	689b      	ldr	r3, [r3, #8]
 800487a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800487e:	2b00      	cmp	r3, #0
 8004880:	d139      	bne.n	80048f6 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004888:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800488c:	2b00      	cmp	r3, #0
 800488e:	d006      	beq.n	800489e <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	689b      	ldr	r3, [r3, #8]
 8004896:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800489a:	2b00      	cmp	r3, #0
 800489c:	d12b      	bne.n	80048f6 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d124      	bne.n	80048f6 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	689b      	ldr	r3, [r3, #8]
 80048b2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d11d      	bne.n	80048f6 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d119      	bne.n	80048f6 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	685a      	ldr	r2, [r3, #4]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80048d0:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048d6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d105      	bne.n	80048f6 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ee:	f043 0201 	orr.w	r2, r3, #1
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80048f6:	6878      	ldr	r0, [r7, #4]
 80048f8:	f000 faaa 	bl	8004e50 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f06f 020c 	mvn.w	r2, #12
 8004904:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f003 0301 	and.w	r3, r3, #1
 8004910:	2b01      	cmp	r3, #1
 8004912:	bf0c      	ite	eq
 8004914:	2301      	moveq	r3, #1
 8004916:	2300      	movne	r3, #0
 8004918:	b2db      	uxtb	r3, r3
 800491a:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004926:	2b40      	cmp	r3, #64	; 0x40
 8004928:	bf0c      	ite	eq
 800492a:	2301      	moveq	r3, #1
 800492c:	2300      	movne	r3, #0
 800492e:	b2db      	uxtb	r3, r3
 8004930:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d017      	beq.n	8004968 <HAL_ADC_IRQHandler+0x21a>
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d014      	beq.n	8004968 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f003 0301 	and.w	r3, r3, #1
 8004948:	2b01      	cmp	r3, #1
 800494a:	d10d      	bne.n	8004968 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004950:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004958:	6878      	ldr	r0, [r7, #4]
 800495a:	f000 f846 	bl	80049ea <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f06f 0201 	mvn.w	r2, #1
 8004966:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f003 0320 	and.w	r3, r3, #32
 8004972:	2b20      	cmp	r3, #32
 8004974:	bf0c      	ite	eq
 8004976:	2301      	moveq	r3, #1
 8004978:	2300      	movne	r3, #0
 800497a:	b2db      	uxtb	r3, r3
 800497c:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	685b      	ldr	r3, [r3, #4]
 8004984:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004988:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800498c:	bf0c      	ite	eq
 800498e:	2301      	moveq	r3, #1
 8004990:	2300      	movne	r3, #0
 8004992:	b2db      	uxtb	r3, r3
 8004994:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d015      	beq.n	80049c8 <HAL_ADC_IRQHandler+0x27a>
 800499c:	68bb      	ldr	r3, [r7, #8]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d012      	beq.n	80049c8 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049a6:	f043 0202 	orr.w	r2, r3, #2
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f06f 0220 	mvn.w	r2, #32
 80049b6:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80049b8:	6878      	ldr	r0, [r7, #4]
 80049ba:	f000 f820 	bl	80049fe <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f06f 0220 	mvn.w	r2, #32
 80049c6:	601a      	str	r2, [r3, #0]
  }
}
 80049c8:	bf00      	nop
 80049ca:	3710      	adds	r7, #16
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bd80      	pop	{r7, pc}

080049d0 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80049d0:	b480      	push	{r7}
 80049d2:	b083      	sub	sp, #12
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80049de:	4618      	mov	r0, r3
 80049e0:	370c      	adds	r7, #12
 80049e2:	46bd      	mov	sp, r7
 80049e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e8:	4770      	bx	lr

080049ea <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80049ea:	b480      	push	{r7}
 80049ec:	b083      	sub	sp, #12
 80049ee:	af00      	add	r7, sp, #0
 80049f0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80049f2:	bf00      	nop
 80049f4:	370c      	adds	r7, #12
 80049f6:	46bd      	mov	sp, r7
 80049f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fc:	4770      	bx	lr

080049fe <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80049fe:	b480      	push	{r7}
 8004a00:	b083      	sub	sp, #12
 8004a02:	af00      	add	r7, sp, #0
 8004a04:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8004a06:	bf00      	nop
 8004a08:	370c      	adds	r7, #12
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a10:	4770      	bx	lr
	...

08004a14 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004a14:	b480      	push	{r7}
 8004a16:	b085      	sub	sp, #20
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
 8004a1c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004a1e:	2300      	movs	r3, #0
 8004a20:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a28:	2b01      	cmp	r3, #1
 8004a2a:	d101      	bne.n	8004a30 <HAL_ADC_ConfigChannel+0x1c>
 8004a2c:	2302      	movs	r3, #2
 8004a2e:	e105      	b.n	8004c3c <HAL_ADC_ConfigChannel+0x228>
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2201      	movs	r2, #1
 8004a34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	2b09      	cmp	r3, #9
 8004a3e:	d925      	bls.n	8004a8c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	68d9      	ldr	r1, [r3, #12]
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	b29b      	uxth	r3, r3
 8004a4c:	461a      	mov	r2, r3
 8004a4e:	4613      	mov	r3, r2
 8004a50:	005b      	lsls	r3, r3, #1
 8004a52:	4413      	add	r3, r2
 8004a54:	3b1e      	subs	r3, #30
 8004a56:	2207      	movs	r2, #7
 8004a58:	fa02 f303 	lsl.w	r3, r2, r3
 8004a5c:	43da      	mvns	r2, r3
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	400a      	ands	r2, r1
 8004a64:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	68d9      	ldr	r1, [r3, #12]
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	689a      	ldr	r2, [r3, #8]
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	b29b      	uxth	r3, r3
 8004a76:	4618      	mov	r0, r3
 8004a78:	4603      	mov	r3, r0
 8004a7a:	005b      	lsls	r3, r3, #1
 8004a7c:	4403      	add	r3, r0
 8004a7e:	3b1e      	subs	r3, #30
 8004a80:	409a      	lsls	r2, r3
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	430a      	orrs	r2, r1
 8004a88:	60da      	str	r2, [r3, #12]
 8004a8a:	e022      	b.n	8004ad2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	6919      	ldr	r1, [r3, #16]
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	b29b      	uxth	r3, r3
 8004a98:	461a      	mov	r2, r3
 8004a9a:	4613      	mov	r3, r2
 8004a9c:	005b      	lsls	r3, r3, #1
 8004a9e:	4413      	add	r3, r2
 8004aa0:	2207      	movs	r2, #7
 8004aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8004aa6:	43da      	mvns	r2, r3
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	400a      	ands	r2, r1
 8004aae:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	6919      	ldr	r1, [r3, #16]
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	689a      	ldr	r2, [r3, #8]
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	b29b      	uxth	r3, r3
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	005b      	lsls	r3, r3, #1
 8004ac6:	4403      	add	r3, r0
 8004ac8:	409a      	lsls	r2, r3
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	430a      	orrs	r2, r1
 8004ad0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	2b06      	cmp	r3, #6
 8004ad8:	d824      	bhi.n	8004b24 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	685a      	ldr	r2, [r3, #4]
 8004ae4:	4613      	mov	r3, r2
 8004ae6:	009b      	lsls	r3, r3, #2
 8004ae8:	4413      	add	r3, r2
 8004aea:	3b05      	subs	r3, #5
 8004aec:	221f      	movs	r2, #31
 8004aee:	fa02 f303 	lsl.w	r3, r2, r3
 8004af2:	43da      	mvns	r2, r3
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	400a      	ands	r2, r1
 8004afa:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	b29b      	uxth	r3, r3
 8004b08:	4618      	mov	r0, r3
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	685a      	ldr	r2, [r3, #4]
 8004b0e:	4613      	mov	r3, r2
 8004b10:	009b      	lsls	r3, r3, #2
 8004b12:	4413      	add	r3, r2
 8004b14:	3b05      	subs	r3, #5
 8004b16:	fa00 f203 	lsl.w	r2, r0, r3
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	430a      	orrs	r2, r1
 8004b20:	635a      	str	r2, [r3, #52]	; 0x34
 8004b22:	e04c      	b.n	8004bbe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	2b0c      	cmp	r3, #12
 8004b2a:	d824      	bhi.n	8004b76 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	685a      	ldr	r2, [r3, #4]
 8004b36:	4613      	mov	r3, r2
 8004b38:	009b      	lsls	r3, r3, #2
 8004b3a:	4413      	add	r3, r2
 8004b3c:	3b23      	subs	r3, #35	; 0x23
 8004b3e:	221f      	movs	r2, #31
 8004b40:	fa02 f303 	lsl.w	r3, r2, r3
 8004b44:	43da      	mvns	r2, r3
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	400a      	ands	r2, r1
 8004b4c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	b29b      	uxth	r3, r3
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	685a      	ldr	r2, [r3, #4]
 8004b60:	4613      	mov	r3, r2
 8004b62:	009b      	lsls	r3, r3, #2
 8004b64:	4413      	add	r3, r2
 8004b66:	3b23      	subs	r3, #35	; 0x23
 8004b68:	fa00 f203 	lsl.w	r2, r0, r3
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	430a      	orrs	r2, r1
 8004b72:	631a      	str	r2, [r3, #48]	; 0x30
 8004b74:	e023      	b.n	8004bbe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	685a      	ldr	r2, [r3, #4]
 8004b80:	4613      	mov	r3, r2
 8004b82:	009b      	lsls	r3, r3, #2
 8004b84:	4413      	add	r3, r2
 8004b86:	3b41      	subs	r3, #65	; 0x41
 8004b88:	221f      	movs	r2, #31
 8004b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b8e:	43da      	mvns	r2, r3
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	400a      	ands	r2, r1
 8004b96:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	b29b      	uxth	r3, r3
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	685a      	ldr	r2, [r3, #4]
 8004baa:	4613      	mov	r3, r2
 8004bac:	009b      	lsls	r3, r3, #2
 8004bae:	4413      	add	r3, r2
 8004bb0:	3b41      	subs	r3, #65	; 0x41
 8004bb2:	fa00 f203 	lsl.w	r2, r0, r3
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	430a      	orrs	r2, r1
 8004bbc:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004bbe:	4b22      	ldr	r3, [pc, #136]	; (8004c48 <HAL_ADC_ConfigChannel+0x234>)
 8004bc0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	4a21      	ldr	r2, [pc, #132]	; (8004c4c <HAL_ADC_ConfigChannel+0x238>)
 8004bc8:	4293      	cmp	r3, r2
 8004bca:	d109      	bne.n	8004be0 <HAL_ADC_ConfigChannel+0x1cc>
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	2b12      	cmp	r3, #18
 8004bd2:	d105      	bne.n	8004be0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a19      	ldr	r2, [pc, #100]	; (8004c4c <HAL_ADC_ConfigChannel+0x238>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d123      	bne.n	8004c32 <HAL_ADC_ConfigChannel+0x21e>
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	2b10      	cmp	r3, #16
 8004bf0:	d003      	beq.n	8004bfa <HAL_ADC_ConfigChannel+0x1e6>
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	2b11      	cmp	r3, #17
 8004bf8:	d11b      	bne.n	8004c32 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	685b      	ldr	r3, [r3, #4]
 8004bfe:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	2b10      	cmp	r3, #16
 8004c0c:	d111      	bne.n	8004c32 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004c0e:	4b10      	ldr	r3, [pc, #64]	; (8004c50 <HAL_ADC_ConfigChannel+0x23c>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4a10      	ldr	r2, [pc, #64]	; (8004c54 <HAL_ADC_ConfigChannel+0x240>)
 8004c14:	fba2 2303 	umull	r2, r3, r2, r3
 8004c18:	0c9a      	lsrs	r2, r3, #18
 8004c1a:	4613      	mov	r3, r2
 8004c1c:	009b      	lsls	r3, r3, #2
 8004c1e:	4413      	add	r3, r2
 8004c20:	005b      	lsls	r3, r3, #1
 8004c22:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004c24:	e002      	b.n	8004c2c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8004c26:	68bb      	ldr	r3, [r7, #8]
 8004c28:	3b01      	subs	r3, #1
 8004c2a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004c2c:	68bb      	ldr	r3, [r7, #8]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d1f9      	bne.n	8004c26 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2200      	movs	r2, #0
 8004c36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004c3a:	2300      	movs	r3, #0
}
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	3714      	adds	r7, #20
 8004c40:	46bd      	mov	sp, r7
 8004c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c46:	4770      	bx	lr
 8004c48:	40012300 	.word	0x40012300
 8004c4c:	40012000 	.word	0x40012000
 8004c50:	20000068 	.word	0x20000068
 8004c54:	431bde83 	.word	0x431bde83

08004c58 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004c58:	b480      	push	{r7}
 8004c5a:	b085      	sub	sp, #20
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004c60:	4b79      	ldr	r3, [pc, #484]	; (8004e48 <ADC_Init+0x1f0>)
 8004c62:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	685a      	ldr	r2, [r3, #4]
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	685b      	ldr	r3, [r3, #4]
 8004c78:	431a      	orrs	r2, r3
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	685a      	ldr	r2, [r3, #4]
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004c8c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	6859      	ldr	r1, [r3, #4]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	691b      	ldr	r3, [r3, #16]
 8004c98:	021a      	lsls	r2, r3, #8
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	430a      	orrs	r2, r1
 8004ca0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	685a      	ldr	r2, [r3, #4]
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004cb0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	6859      	ldr	r1, [r3, #4]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	689a      	ldr	r2, [r3, #8]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	430a      	orrs	r2, r1
 8004cc2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	689a      	ldr	r2, [r3, #8]
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004cd2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	6899      	ldr	r1, [r3, #8]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	68da      	ldr	r2, [r3, #12]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	430a      	orrs	r2, r1
 8004ce4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cea:	4a58      	ldr	r2, [pc, #352]	; (8004e4c <ADC_Init+0x1f4>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d022      	beq.n	8004d36 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	689a      	ldr	r2, [r3, #8]
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004cfe:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	6899      	ldr	r1, [r3, #8]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	430a      	orrs	r2, r1
 8004d10:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	689a      	ldr	r2, [r3, #8]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004d20:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	6899      	ldr	r1, [r3, #8]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	430a      	orrs	r2, r1
 8004d32:	609a      	str	r2, [r3, #8]
 8004d34:	e00f      	b.n	8004d56 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	689a      	ldr	r2, [r3, #8]
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004d44:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	689a      	ldr	r2, [r3, #8]
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004d54:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	689a      	ldr	r2, [r3, #8]
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f022 0202 	bic.w	r2, r2, #2
 8004d64:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	6899      	ldr	r1, [r3, #8]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	7e1b      	ldrb	r3, [r3, #24]
 8004d70:	005a      	lsls	r2, r3, #1
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	430a      	orrs	r2, r1
 8004d78:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d01b      	beq.n	8004dbc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	685a      	ldr	r2, [r3, #4]
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d92:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	685a      	ldr	r2, [r3, #4]
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004da2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	6859      	ldr	r1, [r3, #4]
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dae:	3b01      	subs	r3, #1
 8004db0:	035a      	lsls	r2, r3, #13
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	430a      	orrs	r2, r1
 8004db8:	605a      	str	r2, [r3, #4]
 8004dba:	e007      	b.n	8004dcc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	685a      	ldr	r2, [r3, #4]
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004dca:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004dda:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	69db      	ldr	r3, [r3, #28]
 8004de6:	3b01      	subs	r3, #1
 8004de8:	051a      	lsls	r2, r3, #20
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	430a      	orrs	r2, r1
 8004df0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	689a      	ldr	r2, [r3, #8]
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004e00:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	6899      	ldr	r1, [r3, #8]
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004e0e:	025a      	lsls	r2, r3, #9
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	430a      	orrs	r2, r1
 8004e16:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	689a      	ldr	r2, [r3, #8]
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e26:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	6899      	ldr	r1, [r3, #8]
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	695b      	ldr	r3, [r3, #20]
 8004e32:	029a      	lsls	r2, r3, #10
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	430a      	orrs	r2, r1
 8004e3a:	609a      	str	r2, [r3, #8]
}
 8004e3c:	bf00      	nop
 8004e3e:	3714      	adds	r7, #20
 8004e40:	46bd      	mov	sp, r7
 8004e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e46:	4770      	bx	lr
 8004e48:	40012300 	.word	0x40012300
 8004e4c:	0f000001 	.word	0x0f000001

08004e50 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004e50:	b480      	push	{r7}
 8004e52:	b083      	sub	sp, #12
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8004e58:	bf00      	nop
 8004e5a:	370c      	adds	r7, #12
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e62:	4770      	bx	lr

08004e64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b085      	sub	sp, #20
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	f003 0307 	and.w	r3, r3, #7
 8004e72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004e74:	4b0c      	ldr	r3, [pc, #48]	; (8004ea8 <__NVIC_SetPriorityGrouping+0x44>)
 8004e76:	68db      	ldr	r3, [r3, #12]
 8004e78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004e7a:	68ba      	ldr	r2, [r7, #8]
 8004e7c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004e80:	4013      	ands	r3, r2
 8004e82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004e88:	68bb      	ldr	r3, [r7, #8]
 8004e8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004e8c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004e90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004e94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004e96:	4a04      	ldr	r2, [pc, #16]	; (8004ea8 <__NVIC_SetPriorityGrouping+0x44>)
 8004e98:	68bb      	ldr	r3, [r7, #8]
 8004e9a:	60d3      	str	r3, [r2, #12]
}
 8004e9c:	bf00      	nop
 8004e9e:	3714      	adds	r7, #20
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea6:	4770      	bx	lr
 8004ea8:	e000ed00 	.word	0xe000ed00

08004eac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004eac:	b480      	push	{r7}
 8004eae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004eb0:	4b04      	ldr	r3, [pc, #16]	; (8004ec4 <__NVIC_GetPriorityGrouping+0x18>)
 8004eb2:	68db      	ldr	r3, [r3, #12]
 8004eb4:	0a1b      	lsrs	r3, r3, #8
 8004eb6:	f003 0307 	and.w	r3, r3, #7
}
 8004eba:	4618      	mov	r0, r3
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec2:	4770      	bx	lr
 8004ec4:	e000ed00 	.word	0xe000ed00

08004ec8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ec8:	b480      	push	{r7}
 8004eca:	b083      	sub	sp, #12
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	4603      	mov	r3, r0
 8004ed0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	db0b      	blt.n	8004ef2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004eda:	79fb      	ldrb	r3, [r7, #7]
 8004edc:	f003 021f 	and.w	r2, r3, #31
 8004ee0:	4907      	ldr	r1, [pc, #28]	; (8004f00 <__NVIC_EnableIRQ+0x38>)
 8004ee2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ee6:	095b      	lsrs	r3, r3, #5
 8004ee8:	2001      	movs	r0, #1
 8004eea:	fa00 f202 	lsl.w	r2, r0, r2
 8004eee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004ef2:	bf00      	nop
 8004ef4:	370c      	adds	r7, #12
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efc:	4770      	bx	lr
 8004efe:	bf00      	nop
 8004f00:	e000e100 	.word	0xe000e100

08004f04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004f04:	b480      	push	{r7}
 8004f06:	b083      	sub	sp, #12
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	6039      	str	r1, [r7, #0]
 8004f0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	db0a      	blt.n	8004f2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	b2da      	uxtb	r2, r3
 8004f1c:	490c      	ldr	r1, [pc, #48]	; (8004f50 <__NVIC_SetPriority+0x4c>)
 8004f1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f22:	0112      	lsls	r2, r2, #4
 8004f24:	b2d2      	uxtb	r2, r2
 8004f26:	440b      	add	r3, r1
 8004f28:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004f2c:	e00a      	b.n	8004f44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	b2da      	uxtb	r2, r3
 8004f32:	4908      	ldr	r1, [pc, #32]	; (8004f54 <__NVIC_SetPriority+0x50>)
 8004f34:	79fb      	ldrb	r3, [r7, #7]
 8004f36:	f003 030f 	and.w	r3, r3, #15
 8004f3a:	3b04      	subs	r3, #4
 8004f3c:	0112      	lsls	r2, r2, #4
 8004f3e:	b2d2      	uxtb	r2, r2
 8004f40:	440b      	add	r3, r1
 8004f42:	761a      	strb	r2, [r3, #24]
}
 8004f44:	bf00      	nop
 8004f46:	370c      	adds	r7, #12
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4e:	4770      	bx	lr
 8004f50:	e000e100 	.word	0xe000e100
 8004f54:	e000ed00 	.word	0xe000ed00

08004f58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b089      	sub	sp, #36	; 0x24
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	60f8      	str	r0, [r7, #12]
 8004f60:	60b9      	str	r1, [r7, #8]
 8004f62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	f003 0307 	and.w	r3, r3, #7
 8004f6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004f6c:	69fb      	ldr	r3, [r7, #28]
 8004f6e:	f1c3 0307 	rsb	r3, r3, #7
 8004f72:	2b04      	cmp	r3, #4
 8004f74:	bf28      	it	cs
 8004f76:	2304      	movcs	r3, #4
 8004f78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004f7a:	69fb      	ldr	r3, [r7, #28]
 8004f7c:	3304      	adds	r3, #4
 8004f7e:	2b06      	cmp	r3, #6
 8004f80:	d902      	bls.n	8004f88 <NVIC_EncodePriority+0x30>
 8004f82:	69fb      	ldr	r3, [r7, #28]
 8004f84:	3b03      	subs	r3, #3
 8004f86:	e000      	b.n	8004f8a <NVIC_EncodePriority+0x32>
 8004f88:	2300      	movs	r3, #0
 8004f8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004f8c:	f04f 32ff 	mov.w	r2, #4294967295
 8004f90:	69bb      	ldr	r3, [r7, #24]
 8004f92:	fa02 f303 	lsl.w	r3, r2, r3
 8004f96:	43da      	mvns	r2, r3
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	401a      	ands	r2, r3
 8004f9c:	697b      	ldr	r3, [r7, #20]
 8004f9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004fa0:	f04f 31ff 	mov.w	r1, #4294967295
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	fa01 f303 	lsl.w	r3, r1, r3
 8004faa:	43d9      	mvns	r1, r3
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004fb0:	4313      	orrs	r3, r2
         );
}
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	3724      	adds	r7, #36	; 0x24
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbc:	4770      	bx	lr
	...

08004fc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b082      	sub	sp, #8
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	3b01      	subs	r3, #1
 8004fcc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004fd0:	d301      	bcc.n	8004fd6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	e00f      	b.n	8004ff6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004fd6:	4a0a      	ldr	r2, [pc, #40]	; (8005000 <SysTick_Config+0x40>)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	3b01      	subs	r3, #1
 8004fdc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004fde:	210f      	movs	r1, #15
 8004fe0:	f04f 30ff 	mov.w	r0, #4294967295
 8004fe4:	f7ff ff8e 	bl	8004f04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004fe8:	4b05      	ldr	r3, [pc, #20]	; (8005000 <SysTick_Config+0x40>)
 8004fea:	2200      	movs	r2, #0
 8004fec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004fee:	4b04      	ldr	r3, [pc, #16]	; (8005000 <SysTick_Config+0x40>)
 8004ff0:	2207      	movs	r2, #7
 8004ff2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004ff4:	2300      	movs	r3, #0
}
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	3708      	adds	r7, #8
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	bd80      	pop	{r7, pc}
 8004ffe:	bf00      	nop
 8005000:	e000e010 	.word	0xe000e010

08005004 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b082      	sub	sp, #8
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800500c:	6878      	ldr	r0, [r7, #4]
 800500e:	f7ff ff29 	bl	8004e64 <__NVIC_SetPriorityGrouping>
}
 8005012:	bf00      	nop
 8005014:	3708      	adds	r7, #8
 8005016:	46bd      	mov	sp, r7
 8005018:	bd80      	pop	{r7, pc}

0800501a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800501a:	b580      	push	{r7, lr}
 800501c:	b086      	sub	sp, #24
 800501e:	af00      	add	r7, sp, #0
 8005020:	4603      	mov	r3, r0
 8005022:	60b9      	str	r1, [r7, #8]
 8005024:	607a      	str	r2, [r7, #4]
 8005026:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005028:	2300      	movs	r3, #0
 800502a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800502c:	f7ff ff3e 	bl	8004eac <__NVIC_GetPriorityGrouping>
 8005030:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005032:	687a      	ldr	r2, [r7, #4]
 8005034:	68b9      	ldr	r1, [r7, #8]
 8005036:	6978      	ldr	r0, [r7, #20]
 8005038:	f7ff ff8e 	bl	8004f58 <NVIC_EncodePriority>
 800503c:	4602      	mov	r2, r0
 800503e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005042:	4611      	mov	r1, r2
 8005044:	4618      	mov	r0, r3
 8005046:	f7ff ff5d 	bl	8004f04 <__NVIC_SetPriority>
}
 800504a:	bf00      	nop
 800504c:	3718      	adds	r7, #24
 800504e:	46bd      	mov	sp, r7
 8005050:	bd80      	pop	{r7, pc}

08005052 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005052:	b580      	push	{r7, lr}
 8005054:	b082      	sub	sp, #8
 8005056:	af00      	add	r7, sp, #0
 8005058:	4603      	mov	r3, r0
 800505a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800505c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005060:	4618      	mov	r0, r3
 8005062:	f7ff ff31 	bl	8004ec8 <__NVIC_EnableIRQ>
}
 8005066:	bf00      	nop
 8005068:	3708      	adds	r7, #8
 800506a:	46bd      	mov	sp, r7
 800506c:	bd80      	pop	{r7, pc}

0800506e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800506e:	b580      	push	{r7, lr}
 8005070:	b082      	sub	sp, #8
 8005072:	af00      	add	r7, sp, #0
 8005074:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005076:	6878      	ldr	r0, [r7, #4]
 8005078:	f7ff ffa2 	bl	8004fc0 <SysTick_Config>
 800507c:	4603      	mov	r3, r0
}
 800507e:	4618      	mov	r0, r3
 8005080:	3708      	adds	r7, #8
 8005082:	46bd      	mov	sp, r7
 8005084:	bd80      	pop	{r7, pc}

08005086 <HAL_CRYP_Init>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Init(CRYP_HandleTypeDef *hcryp)
{
 8005086:	b580      	push	{r7, lr}
 8005088:	b082      	sub	sp, #8
 800508a:	af00      	add	r7, sp, #0
 800508c:	6078      	str	r0, [r7, #4]
  /* Check the CRYP handle allocation */
  if (hcryp == NULL)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d101      	bne.n	8005098 <HAL_CRYP_Init+0x12>
  {
    return HAL_ERROR;
 8005094:	2301      	movs	r3, #1
 8005096:	e02a      	b.n	80050ee <HAL_CRYP_Init+0x68>

    /* Init the low level hardware */
    hcryp->MspInitCallback(hcryp);
  }
#else
  if (hcryp->State == HAL_CRYP_STATE_RESET)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800509e:	b2db      	uxtb	r3, r3
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d106      	bne.n	80050b2 <HAL_CRYP_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcryp->Lock = HAL_UNLOCKED;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2200      	movs	r2, #0
 80050a8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /* Init the low level hardware */
    HAL_CRYP_MspInit(hcryp);
 80050ac:	6878      	ldr	r0, [r7, #4]
 80050ae:	f7fe fc6d 	bl	800398c <HAL_CRYP_MspInit>
#endif /* (USE_HAL_CRYP_REGISTER_CALLBACKS) */

  /* Set the key size(This bit field is dont care in the DES or TDES modes) data type and Algorithm */
#if defined (CRYP)

  MODIFY_REG(hcryp->Instance->CR, CRYP_CR_DATATYPE | CRYP_CR_KEYSIZE | CRYP_CR_ALGOMODE,
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80050bc:	f423 737e 	bic.w	r3, r3, #1016	; 0x3f8
 80050c0:	687a      	ldr	r2, [r7, #4]
 80050c2:	6851      	ldr	r1, [r2, #4]
 80050c4:	687a      	ldr	r2, [r7, #4]
 80050c6:	6892      	ldr	r2, [r2, #8]
 80050c8:	4311      	orrs	r1, r2
 80050ca:	687a      	ldr	r2, [r7, #4]
 80050cc:	6952      	ldr	r2, [r2, #20]
 80050ce:	4311      	orrs	r1, r2
 80050d0:	687a      	ldr	r2, [r7, #4]
 80050d2:	6812      	ldr	r2, [r2, #0]
 80050d4:	430b      	orrs	r3, r1
 80050d6:	6013      	str	r3, [r2, #0]
             hcryp->Init.DataType | hcryp->Init.KeySize | hcryp->Init.Algorithm);

#endif  /* End AES or CRYP*/

  /* Reset Error Code field */
  hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2200      	movs	r2, #0
 80050dc:	651a      	str	r2, [r3, #80]	; 0x50

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2201      	movs	r2, #1
 80050e2:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Set the default CRYP phase */
  hcryp->Phase = CRYP_PHASE_READY;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2201      	movs	r2, #1
 80050ea:	641a      	str	r2, [r3, #64]	; 0x40

  /* Return function status */
  return HAL_OK;
 80050ec:	2300      	movs	r3, #0
}
 80050ee:	4618      	mov	r0, r3
 80050f0:	3708      	adds	r7, #8
 80050f2:	46bd      	mov	sp, r7
 80050f4:	bd80      	pop	{r7, pc}
	...

080050f8 <HAL_CRYP_Encrypt>:
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Encrypt(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output,
                                   uint32_t Timeout)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b086      	sub	sp, #24
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	60f8      	str	r0, [r7, #12]
 8005100:	60b9      	str	r1, [r7, #8]
 8005102:	603b      	str	r3, [r7, #0]
 8005104:	4613      	mov	r3, r2
 8005106:	80fb      	strh	r3, [r7, #6]
  uint32_t algo;
  HAL_StatusTypeDef status;

  if (hcryp->State == HAL_CRYP_STATE_READY)
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800510e:	b2db      	uxtb	r3, r3
 8005110:	2b01      	cmp	r3, #1
 8005112:	f040 8114 	bne.w	800533e <HAL_CRYP_Encrypt+0x246>
  {
    /* Change state Busy */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	2202      	movs	r2, #2
 800511a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process locked */
    __HAL_LOCK(hcryp);
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8005124:	2b01      	cmp	r3, #1
 8005126:	d101      	bne.n	800512c <HAL_CRYP_Encrypt+0x34>
 8005128:	2302      	movs	r3, #2
 800512a:	e111      	b.n	8005350 <HAL_CRYP_Encrypt+0x258>
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2201      	movs	r2, #1
 8005130:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /*  Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr parameters*/
    hcryp->CrypInCount = 0U;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	2200      	movs	r2, #0
 8005138:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->CrypOutCount = 0U;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	2200      	movs	r2, #0
 800513e:	879a      	strh	r2, [r3, #60]	; 0x3c
    hcryp->pCrypInBuffPtr = Input;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	68ba      	ldr	r2, [r7, #8]
 8005144:	631a      	str	r2, [r3, #48]	; 0x30
    hcryp->pCrypOutBuffPtr = Output;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	683a      	ldr	r2, [r7, #0]
 800514a:	635a      	str	r2, [r3, #52]	; 0x34

    /*  Calculate Size parameter in Byte*/
    if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD)
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005150:	2b00      	cmp	r3, #0
 8005152:	d105      	bne.n	8005160 <HAL_CRYP_Encrypt+0x68>
    {
      hcryp->Size = Size * 4U;
 8005154:	88fb      	ldrh	r3, [r7, #6]
 8005156:	009b      	lsls	r3, r3, #2
 8005158:	b29a      	uxth	r2, r3
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800515e:	e002      	b.n	8005166 <HAL_CRYP_Encrypt+0x6e>
    }
    else
    {
      hcryp->Size = Size;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	88fa      	ldrh	r2, [r7, #6]
 8005164:	87da      	strh	r2, [r3, #62]	; 0x3e
    }

#if defined (CRYP)
    /* Set Encryption operating mode*/
    MODIFY_REG(hcryp->Instance->CR, CRYP_CR_ALGODIR, CRYP_OPERATINGMODE_ENCRYPT);
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	681a      	ldr	r2, [r3, #0]
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f022 0204 	bic.w	r2, r2, #4
 8005174:	601a      	str	r2, [r3, #0]

    /* algo get algorithm selected */
    algo = hcryp->Instance->CR & CRYP_CR_ALGOMODE;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	681a      	ldr	r2, [r3, #0]
 800517c:	4b76      	ldr	r3, [pc, #472]	; (8005358 <HAL_CRYP_Encrypt+0x260>)
 800517e:	4013      	ands	r3, r2
 8005180:	613b      	str	r3, [r7, #16]

    switch (algo)
 8005182:	693b      	ldr	r3, [r7, #16]
 8005184:	2b30      	cmp	r3, #48	; 0x30
 8005186:	f200 80be 	bhi.w	8005306 <HAL_CRYP_Encrypt+0x20e>
 800518a:	a201      	add	r2, pc, #4	; (adr r2, 8005190 <HAL_CRYP_Encrypt+0x98>)
 800518c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005190:	08005255 	.word	0x08005255
 8005194:	08005307 	.word	0x08005307
 8005198:	08005307 	.word	0x08005307
 800519c:	08005307 	.word	0x08005307
 80051a0:	08005307 	.word	0x08005307
 80051a4:	08005307 	.word	0x08005307
 80051a8:	08005307 	.word	0x08005307
 80051ac:	08005307 	.word	0x08005307
 80051b0:	08005255 	.word	0x08005255
 80051b4:	08005307 	.word	0x08005307
 80051b8:	08005307 	.word	0x08005307
 80051bc:	08005307 	.word	0x08005307
 80051c0:	08005307 	.word	0x08005307
 80051c4:	08005307 	.word	0x08005307
 80051c8:	08005307 	.word	0x08005307
 80051cc:	08005307 	.word	0x08005307
 80051d0:	08005255 	.word	0x08005255
 80051d4:	08005307 	.word	0x08005307
 80051d8:	08005307 	.word	0x08005307
 80051dc:	08005307 	.word	0x08005307
 80051e0:	08005307 	.word	0x08005307
 80051e4:	08005307 	.word	0x08005307
 80051e8:	08005307 	.word	0x08005307
 80051ec:	08005307 	.word	0x08005307
 80051f0:	08005255 	.word	0x08005255
 80051f4:	08005307 	.word	0x08005307
 80051f8:	08005307 	.word	0x08005307
 80051fc:	08005307 	.word	0x08005307
 8005200:	08005307 	.word	0x08005307
 8005204:	08005307 	.word	0x08005307
 8005208:	08005307 	.word	0x08005307
 800520c:	08005307 	.word	0x08005307
 8005210:	080052f9 	.word	0x080052f9
 8005214:	08005307 	.word	0x08005307
 8005218:	08005307 	.word	0x08005307
 800521c:	08005307 	.word	0x08005307
 8005220:	08005307 	.word	0x08005307
 8005224:	08005307 	.word	0x08005307
 8005228:	08005307 	.word	0x08005307
 800522c:	08005307 	.word	0x08005307
 8005230:	080052f9 	.word	0x080052f9
 8005234:	08005307 	.word	0x08005307
 8005238:	08005307 	.word	0x08005307
 800523c:	08005307 	.word	0x08005307
 8005240:	08005307 	.word	0x08005307
 8005244:	08005307 	.word	0x08005307
 8005248:	08005307 	.word	0x08005307
 800524c:	08005307 	.word	0x08005307
 8005250:	080052f9 	.word	0x080052f9
      case CRYP_DES_CBC:
      case CRYP_TDES_ECB:
      case CRYP_TDES_CBC:

        /*Set Key */
        hcryp->Instance->K1LR = *(uint32_t *)(hcryp->Init.pKey);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	68da      	ldr	r2, [r3, #12]
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	6812      	ldr	r2, [r2, #0]
 800525e:	629a      	str	r2, [r3, #40]	; 0x28
        hcryp->Instance->K1RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	68da      	ldr	r2, [r3, #12]
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	6852      	ldr	r2, [r2, #4]
 800526a:	62da      	str	r2, [r3, #44]	; 0x2c
        if ((hcryp->Init.Algorithm == CRYP_TDES_ECB) || (hcryp->Init.Algorithm == CRYP_TDES_CBC))
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	695b      	ldr	r3, [r3, #20]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d003      	beq.n	800527c <HAL_CRYP_Encrypt+0x184>
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	695b      	ldr	r3, [r3, #20]
 8005278:	2b08      	cmp	r3, #8
 800527a:	d117      	bne.n	80052ac <HAL_CRYP_Encrypt+0x1b4>
        {
          hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	68da      	ldr	r2, [r3, #12]
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	6892      	ldr	r2, [r2, #8]
 8005286:	631a      	str	r2, [r3, #48]	; 0x30
          hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	68da      	ldr	r2, [r3, #12]
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	68d2      	ldr	r2, [r2, #12]
 8005292:	635a      	str	r2, [r3, #52]	; 0x34
          hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 4);
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	68da      	ldr	r2, [r3, #12]
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	6912      	ldr	r2, [r2, #16]
 800529e:	639a      	str	r2, [r3, #56]	; 0x38
          hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 5);
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	68da      	ldr	r2, [r3, #12]
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	6952      	ldr	r2, [r2, #20]
 80052aa:	63da      	str	r2, [r3, #60]	; 0x3c
        }

        /*Set Initialization Vector (IV)*/
        if ((hcryp->Init.Algorithm == CRYP_DES_CBC) || (hcryp->Init.Algorithm == CRYP_TDES_CBC))
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	695b      	ldr	r3, [r3, #20]
 80052b0:	2b18      	cmp	r3, #24
 80052b2:	d003      	beq.n	80052bc <HAL_CRYP_Encrypt+0x1c4>
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	695b      	ldr	r3, [r3, #20]
 80052b8:	2b08      	cmp	r3, #8
 80052ba:	d10b      	bne.n	80052d4 <HAL_CRYP_Encrypt+0x1dc>
        {
          hcryp->Instance->IV0LR = *(uint32_t *)(hcryp->Init.pInitVect);
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	691a      	ldr	r2, [r3, #16]
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	6812      	ldr	r2, [r2, #0]
 80052c6:	641a      	str	r2, [r3, #64]	; 0x40
          hcryp->Instance->IV0RR = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	691a      	ldr	r2, [r3, #16]
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	6852      	ldr	r2, [r2, #4]
 80052d2:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Flush FIFO */
        HAL_CRYP_FIFO_FLUSH(hcryp);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	681a      	ldr	r2, [r3, #0]
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80052e2:	601a      	str	r2, [r3, #0]

        /* Set the phase */
        hcryp->Phase = CRYP_PHASE_PROCESS;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	2202      	movs	r2, #2
 80052e8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Statrt DES/TDES encryption process */
        status = CRYP_TDES_Process(hcryp, Timeout);
 80052ea:	6a39      	ldr	r1, [r7, #32]
 80052ec:	68f8      	ldr	r0, [r7, #12]
 80052ee:	f000 f971 	bl	80055d4 <CRYP_TDES_Process>
 80052f2:	4603      	mov	r3, r0
 80052f4:	75fb      	strb	r3, [r7, #23]
        break;
 80052f6:	e016      	b.n	8005326 <HAL_CRYP_Encrypt+0x22e>
      case CRYP_AES_ECB:
      case CRYP_AES_CBC:
      case CRYP_AES_CTR:

        /* AES encryption */
        status = CRYP_AES_Encrypt(hcryp, Timeout);
 80052f8:	6a39      	ldr	r1, [r7, #32]
 80052fa:	68f8      	ldr	r0, [r7, #12]
 80052fc:	f000 fa41 	bl	8005782 <CRYP_AES_Encrypt>
 8005300:	4603      	mov	r3, r0
 8005302:	75fb      	strb	r3, [r7, #23]
        break;
 8005304:	e00f      	b.n	8005326 <HAL_CRYP_Encrypt+0x22e>
        /* AES CCM encryption */
        status = CRYP_AESCCM_Process(hcryp, Timeout);
        break;
        #endif /* GCM CCM defined*/
      default:
        hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800530a:	f043 0220 	orr.w	r2, r3, #32
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	651a      	str	r2, [r3, #80]	; 0x50
        /* Change the CRYP peripheral state */
        hcryp->State = HAL_CRYP_STATE_READY;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	2201      	movs	r2, #1
 8005316:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	2200      	movs	r2, #0
 800531e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 8005322:	2301      	movs	r3, #1
 8005324:	e014      	b.n	8005350 <HAL_CRYP_Encrypt+0x258>
        __HAL_UNLOCK(hcryp);
        return HAL_ERROR;
    }
#endif /*end AES or CRYP */

    if (status == HAL_OK)
 8005326:	7dfb      	ldrb	r3, [r7, #23]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d110      	bne.n	800534e <HAL_CRYP_Encrypt+0x256>
    {
      /* Change the CRYP peripheral state */
      hcryp->State = HAL_CRYP_STATE_READY;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	2201      	movs	r2, #1
 8005330:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2200      	movs	r2, #0
 8005338:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 800533c:	e007      	b.n	800534e <HAL_CRYP_Encrypt+0x256>
    }
  }
  else
  {
    /* Busy error code field */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005342:	f043 0208 	orr.w	r2, r3, #8
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	651a      	str	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 800534a:	2301      	movs	r3, #1
 800534c:	e000      	b.n	8005350 <HAL_CRYP_Encrypt+0x258>
  }

  /* Return function status */
  return HAL_OK;
 800534e:	2300      	movs	r3, #0
}
 8005350:	4618      	mov	r0, r3
 8005352:	3718      	adds	r7, #24
 8005354:	46bd      	mov	sp, r7
 8005356:	bd80      	pop	{r7, pc}
 8005358:	00080038 	.word	0x00080038

0800535c <HAL_CRYP_Decrypt>:
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Decrypt(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output,
                                   uint32_t Timeout)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b086      	sub	sp, #24
 8005360:	af00      	add	r7, sp, #0
 8005362:	60f8      	str	r0, [r7, #12]
 8005364:	60b9      	str	r1, [r7, #8]
 8005366:	603b      	str	r3, [r7, #0]
 8005368:	4613      	mov	r3, r2
 800536a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;
  uint32_t algo;

  if (hcryp->State == HAL_CRYP_STATE_READY)
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8005372:	b2db      	uxtb	r3, r3
 8005374:	2b01      	cmp	r3, #1
 8005376:	f040 8114 	bne.w	80055a2 <HAL_CRYP_Decrypt+0x246>
  {
    /* Change state Busy */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	2202      	movs	r2, #2
 800537e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process locked */
    __HAL_LOCK(hcryp);
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8005388:	2b01      	cmp	r3, #1
 800538a:	d101      	bne.n	8005390 <HAL_CRYP_Decrypt+0x34>
 800538c:	2302      	movs	r3, #2
 800538e:	e111      	b.n	80055b4 <HAL_CRYP_Decrypt+0x258>
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	2201      	movs	r2, #1
 8005394:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /*  Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr  parameters*/
    hcryp->CrypInCount = 0U;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	2200      	movs	r2, #0
 800539c:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->CrypOutCount = 0U;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	2200      	movs	r2, #0
 80053a2:	879a      	strh	r2, [r3, #60]	; 0x3c
    hcryp->pCrypInBuffPtr = Input;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	68ba      	ldr	r2, [r7, #8]
 80053a8:	631a      	str	r2, [r3, #48]	; 0x30
    hcryp->pCrypOutBuffPtr = Output;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	683a      	ldr	r2, [r7, #0]
 80053ae:	635a      	str	r2, [r3, #52]	; 0x34

    /*  Calculate Size parameter in Byte*/
    if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD)
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d105      	bne.n	80053c4 <HAL_CRYP_Decrypt+0x68>
    {
      hcryp->Size = Size * 4U;
 80053b8:	88fb      	ldrh	r3, [r7, #6]
 80053ba:	009b      	lsls	r3, r3, #2
 80053bc:	b29a      	uxth	r2, r3
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80053c2:	e002      	b.n	80053ca <HAL_CRYP_Decrypt+0x6e>
    }
    else
    {
      hcryp->Size = Size;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	88fa      	ldrh	r2, [r7, #6]
 80053c8:	87da      	strh	r2, [r3, #62]	; 0x3e
    }

#if defined (CRYP)

    /* Set Decryption operating mode*/
    MODIFY_REG(hcryp->Instance->CR, CRYP_CR_ALGODIR, CRYP_OPERATINGMODE_DECRYPT);
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	681a      	ldr	r2, [r3, #0]
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f042 0204 	orr.w	r2, r2, #4
 80053d8:	601a      	str	r2, [r3, #0]

    /* algo get algorithm selected */
    algo = hcryp->Instance->CR & CRYP_CR_ALGOMODE;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	681a      	ldr	r2, [r3, #0]
 80053e0:	4b76      	ldr	r3, [pc, #472]	; (80055bc <HAL_CRYP_Decrypt+0x260>)
 80053e2:	4013      	ands	r3, r2
 80053e4:	613b      	str	r3, [r7, #16]

    switch (algo)
 80053e6:	693b      	ldr	r3, [r7, #16]
 80053e8:	2b30      	cmp	r3, #48	; 0x30
 80053ea:	f200 80be 	bhi.w	800556a <HAL_CRYP_Decrypt+0x20e>
 80053ee:	a201      	add	r2, pc, #4	; (adr r2, 80053f4 <HAL_CRYP_Decrypt+0x98>)
 80053f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053f4:	080054b9 	.word	0x080054b9
 80053f8:	0800556b 	.word	0x0800556b
 80053fc:	0800556b 	.word	0x0800556b
 8005400:	0800556b 	.word	0x0800556b
 8005404:	0800556b 	.word	0x0800556b
 8005408:	0800556b 	.word	0x0800556b
 800540c:	0800556b 	.word	0x0800556b
 8005410:	0800556b 	.word	0x0800556b
 8005414:	080054b9 	.word	0x080054b9
 8005418:	0800556b 	.word	0x0800556b
 800541c:	0800556b 	.word	0x0800556b
 8005420:	0800556b 	.word	0x0800556b
 8005424:	0800556b 	.word	0x0800556b
 8005428:	0800556b 	.word	0x0800556b
 800542c:	0800556b 	.word	0x0800556b
 8005430:	0800556b 	.word	0x0800556b
 8005434:	080054b9 	.word	0x080054b9
 8005438:	0800556b 	.word	0x0800556b
 800543c:	0800556b 	.word	0x0800556b
 8005440:	0800556b 	.word	0x0800556b
 8005444:	0800556b 	.word	0x0800556b
 8005448:	0800556b 	.word	0x0800556b
 800544c:	0800556b 	.word	0x0800556b
 8005450:	0800556b 	.word	0x0800556b
 8005454:	080054b9 	.word	0x080054b9
 8005458:	0800556b 	.word	0x0800556b
 800545c:	0800556b 	.word	0x0800556b
 8005460:	0800556b 	.word	0x0800556b
 8005464:	0800556b 	.word	0x0800556b
 8005468:	0800556b 	.word	0x0800556b
 800546c:	0800556b 	.word	0x0800556b
 8005470:	0800556b 	.word	0x0800556b
 8005474:	0800555d 	.word	0x0800555d
 8005478:	0800556b 	.word	0x0800556b
 800547c:	0800556b 	.word	0x0800556b
 8005480:	0800556b 	.word	0x0800556b
 8005484:	0800556b 	.word	0x0800556b
 8005488:	0800556b 	.word	0x0800556b
 800548c:	0800556b 	.word	0x0800556b
 8005490:	0800556b 	.word	0x0800556b
 8005494:	0800555d 	.word	0x0800555d
 8005498:	0800556b 	.word	0x0800556b
 800549c:	0800556b 	.word	0x0800556b
 80054a0:	0800556b 	.word	0x0800556b
 80054a4:	0800556b 	.word	0x0800556b
 80054a8:	0800556b 	.word	0x0800556b
 80054ac:	0800556b 	.word	0x0800556b
 80054b0:	0800556b 	.word	0x0800556b
 80054b4:	0800555d 	.word	0x0800555d
      case CRYP_DES_CBC:
      case CRYP_TDES_ECB:
      case CRYP_TDES_CBC:

        /*Set Key */
        hcryp->Instance->K1LR = *(uint32_t *)(hcryp->Init.pKey);
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	68da      	ldr	r2, [r3, #12]
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	6812      	ldr	r2, [r2, #0]
 80054c2:	629a      	str	r2, [r3, #40]	; 0x28
        hcryp->Instance->K1RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	68da      	ldr	r2, [r3, #12]
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	6852      	ldr	r2, [r2, #4]
 80054ce:	62da      	str	r2, [r3, #44]	; 0x2c
        if ((hcryp->Init.Algorithm == CRYP_TDES_ECB) || (hcryp->Init.Algorithm == CRYP_TDES_CBC))
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	695b      	ldr	r3, [r3, #20]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d003      	beq.n	80054e0 <HAL_CRYP_Decrypt+0x184>
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	695b      	ldr	r3, [r3, #20]
 80054dc:	2b08      	cmp	r3, #8
 80054de:	d117      	bne.n	8005510 <HAL_CRYP_Decrypt+0x1b4>
        {
          hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	68da      	ldr	r2, [r3, #12]
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	6892      	ldr	r2, [r2, #8]
 80054ea:	631a      	str	r2, [r3, #48]	; 0x30
          hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	68da      	ldr	r2, [r3, #12]
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	68d2      	ldr	r2, [r2, #12]
 80054f6:	635a      	str	r2, [r3, #52]	; 0x34
          hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 4);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	68da      	ldr	r2, [r3, #12]
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	6912      	ldr	r2, [r2, #16]
 8005502:	639a      	str	r2, [r3, #56]	; 0x38
          hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 5);
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	68da      	ldr	r2, [r3, #12]
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	6952      	ldr	r2, [r2, #20]
 800550e:	63da      	str	r2, [r3, #60]	; 0x3c
        }

        /*Set Initialization Vector (IV)*/
        if ((hcryp->Init.Algorithm == CRYP_DES_CBC) || (hcryp->Init.Algorithm == CRYP_TDES_CBC))
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	695b      	ldr	r3, [r3, #20]
 8005514:	2b18      	cmp	r3, #24
 8005516:	d003      	beq.n	8005520 <HAL_CRYP_Decrypt+0x1c4>
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	695b      	ldr	r3, [r3, #20]
 800551c:	2b08      	cmp	r3, #8
 800551e:	d10b      	bne.n	8005538 <HAL_CRYP_Decrypt+0x1dc>
        {
          hcryp->Instance->IV0LR = *(uint32_t *)(hcryp->Init.pInitVect);
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	691a      	ldr	r2, [r3, #16]
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	6812      	ldr	r2, [r2, #0]
 800552a:	641a      	str	r2, [r3, #64]	; 0x40
          hcryp->Instance->IV0RR = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	691a      	ldr	r2, [r3, #16]
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	6852      	ldr	r2, [r2, #4]
 8005536:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Flush FIFO */
        HAL_CRYP_FIFO_FLUSH(hcryp);
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	681a      	ldr	r2, [r3, #0]
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005546:	601a      	str	r2, [r3, #0]

        /* Set the phase */
        hcryp->Phase = CRYP_PHASE_PROCESS;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	2202      	movs	r2, #2
 800554c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Start DES/TDES decryption process */
        status = CRYP_TDES_Process(hcryp, Timeout);
 800554e:	6a39      	ldr	r1, [r7, #32]
 8005550:	68f8      	ldr	r0, [r7, #12]
 8005552:	f000 f83f 	bl	80055d4 <CRYP_TDES_Process>
 8005556:	4603      	mov	r3, r0
 8005558:	75fb      	strb	r3, [r7, #23]

        break;
 800555a:	e016      	b.n	800558a <HAL_CRYP_Decrypt+0x22e>
      case CRYP_AES_ECB:
      case CRYP_AES_CBC:
      case CRYP_AES_CTR:

        /* AES decryption */
        status = CRYP_AES_Decrypt(hcryp, Timeout);
 800555c:	6a39      	ldr	r1, [r7, #32]
 800555e:	68f8      	ldr	r0, [r7, #12]
 8005560:	f000 f980 	bl	8005864 <CRYP_AES_Decrypt>
 8005564:	4603      	mov	r3, r0
 8005566:	75fb      	strb	r3, [r7, #23]
        break;
 8005568:	e00f      	b.n	800558a <HAL_CRYP_Decrypt+0x22e>
        /* AES CCM decryption */
        status = CRYP_AESCCM_Process(hcryp, Timeout);
        break;
        #endif /* GCM CCM defined*/
      default:
        hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800556e:	f043 0220 	orr.w	r2, r3, #32
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	651a      	str	r2, [r3, #80]	; 0x50
        /* Change the CRYP peripheral state */
        hcryp->State = HAL_CRYP_STATE_READY;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	2201      	movs	r2, #1
 800557a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	2200      	movs	r2, #0
 8005582:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 8005586:	2301      	movs	r3, #1
 8005588:	e014      	b.n	80055b4 <HAL_CRYP_Decrypt+0x258>
        __HAL_UNLOCK(hcryp);
        return HAL_ERROR;
    }
#endif /* End AES or CRYP */

    if (status == HAL_OK)
 800558a:	7dfb      	ldrb	r3, [r7, #23]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d110      	bne.n	80055b2 <HAL_CRYP_Decrypt+0x256>
    {
      /* Change the CRYP peripheral state */
      hcryp->State = HAL_CRYP_STATE_READY;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	2201      	movs	r2, #1
 8005594:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	2200      	movs	r2, #0
 800559c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 80055a0:	e007      	b.n	80055b2 <HAL_CRYP_Decrypt+0x256>
    }
  }
  else
  {
    /* Busy error code field */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055a6:	f043 0208 	orr.w	r2, r3, #8
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	651a      	str	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 80055ae:	2301      	movs	r3, #1
 80055b0:	e000      	b.n	80055b4 <HAL_CRYP_Decrypt+0x258>
  }

  /* Return function status */
  return HAL_OK;
 80055b2:	2300      	movs	r3, #0
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	3718      	adds	r7, #24
 80055b8:	46bd      	mov	sp, r7
 80055ba:	bd80      	pop	{r7, pc}
 80055bc:	00080038 	.word	0x00080038

080055c0 <HAL_CRYP_ErrorCallback>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module.
  * @retval None
  */
__weak void HAL_CRYP_ErrorCallback(CRYP_HandleTypeDef *hcryp)
{
 80055c0:	b480      	push	{r7}
 80055c2:	b083      	sub	sp, #12
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
  UNUSED(hcryp);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CRYP_ErrorCallback could be implemented in the user file
   */
}
 80055c8:	bf00      	nop
 80055ca:	370c      	adds	r7, #12
 80055cc:	46bd      	mov	sp, r7
 80055ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d2:	4770      	bx	lr

080055d4 <CRYP_TDES_Process>:
  *         the configuration information for CRYP module
  * @param  Timeout: specify Timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_TDES_Process(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b088      	sub	sp, #32
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
 80055dc:	6039      	str	r1, [r7, #0]
  uint16_t incount; /* Temporary CrypInCount Value */
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t i;

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	681a      	ldr	r2, [r3, #0]
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80055ec:	601a      	str	r2, [r3, #0]
  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80055f2:	83fb      	strh	r3, [r7, #30]

  /*Start processing*/
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 80055f4:	e0a3      	b.n	800573e <CRYP_TDES_Process+0x16a>
  {
    /* Temporary CrypInCount Value */
    incount = hcryp->CrypInCount;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80055fa:	82fb      	strh	r3, [r7, #22]
    /* Write plain data and get cipher data */
    if (((hcryp->Instance->SR & CRYP_FLAG_IFNF) != 0x0U) && (incount < (hcryp->Size / 4U)))
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	685b      	ldr	r3, [r3, #4]
 8005602:	f003 0302 	and.w	r3, r3, #2
 8005606:	2b00      	cmp	r3, #0
 8005608:	d02a      	beq.n	8005660 <CRYP_TDES_Process+0x8c>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800560e:	089b      	lsrs	r3, r3, #2
 8005610:	b29b      	uxth	r3, r3
 8005612:	8afa      	ldrh	r2, [r7, #22]
 8005614:	429a      	cmp	r2, r3
 8005616:	d223      	bcs.n	8005660 <CRYP_TDES_Process+0x8c>
    {
      /* Write the input block in the IN FIFO */
      hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005620:	b29b      	uxth	r3, r3
 8005622:	009b      	lsls	r3, r3, #2
 8005624:	441a      	add	r2, r3
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	6812      	ldr	r2, [r2, #0]
 800562c:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005632:	b29b      	uxth	r3, r3
 8005634:	3301      	adds	r3, #1
 8005636:	b29a      	uxth	r2, r3
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	875a      	strh	r2, [r3, #58]	; 0x3a
      hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005644:	b29b      	uxth	r3, r3
 8005646:	009b      	lsls	r3, r3, #2
 8005648:	441a      	add	r2, r3
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	6812      	ldr	r2, [r2, #0]
 8005650:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005656:	b29b      	uxth	r3, r3
 8005658:	3301      	adds	r3, #1
 800565a:	b29a      	uxth	r2, r3
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	875a      	strh	r2, [r3, #58]	; 0x3a
    }

    /* Wait for OFNE flag to be raised */
    if (CRYP_WaitOnOFNEFlag(hcryp, Timeout) != HAL_OK)
 8005660:	6839      	ldr	r1, [r7, #0]
 8005662:	6878      	ldr	r0, [r7, #4]
 8005664:	f000 fb32 	bl	8005ccc <CRYP_WaitOnOFNEFlag>
 8005668:	4603      	mov	r3, r0
 800566a:	2b00      	cmp	r3, #0
 800566c:	d018      	beq.n	80056a0 <CRYP_TDES_Process+0xcc>
    {
      /* Disable the CRYP peripheral clock */
      __HAL_CRYP_DISABLE(hcryp);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	681a      	ldr	r2, [r3, #0]
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800567c:	601a      	str	r2, [r3, #0]

      /* Change state & errorCode*/
      hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005682:	f043 0210 	orr.w	r2, r3, #16
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	651a      	str	r2, [r3, #80]	; 0x50
      hcryp->State = HAL_CRYP_STATE_READY;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2201      	movs	r2, #1
 800568e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2200      	movs	r2, #0
 8005696:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1)
      /*Call registered error callback*/
      hcryp->ErrorCallback(hcryp);
#else
      /*Call legacy weak error callback*/
      HAL_CRYP_ErrorCallback(hcryp);
 800569a:	6878      	ldr	r0, [r7, #4]
 800569c:	f7ff ff90 	bl	80055c0 <HAL_CRYP_ErrorCallback>
#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
    }

    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80056a4:	83fb      	strh	r3, [r7, #30]

    if (((hcryp->Instance->SR & CRYP_FLAG_OFNE) != 0x0U) && (outcount < (hcryp->Size / 4U)))
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	f003 0304 	and.w	r3, r3, #4
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d041      	beq.n	8005738 <CRYP_TDES_Process+0x164>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056b8:	089b      	lsrs	r3, r3, #2
 80056ba:	b29b      	uxth	r3, r3
 80056bc:	8bfa      	ldrh	r2, [r7, #30]
 80056be:	429a      	cmp	r2, r3
 80056c0:	d23a      	bcs.n	8005738 <CRYP_TDES_Process+0x164>
    {
      /* Read the output block from the Output FIFO and put them in temporary Buffer then get CrypOutBuff from temporary buffer  */
      for (i = 0U; i < 2U; i++)
 80056c2:	2300      	movs	r3, #0
 80056c4:	61bb      	str	r3, [r7, #24]
 80056c6:	e00c      	b.n	80056e2 <CRYP_TDES_Process+0x10e>
      {
        temp[i] = hcryp->Instance->DOUT;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	68da      	ldr	r2, [r3, #12]
 80056ce:	69bb      	ldr	r3, [r7, #24]
 80056d0:	009b      	lsls	r3, r3, #2
 80056d2:	f107 0120 	add.w	r1, r7, #32
 80056d6:	440b      	add	r3, r1
 80056d8:	f843 2c14 	str.w	r2, [r3, #-20]
      for (i = 0U; i < 2U; i++)
 80056dc:	69bb      	ldr	r3, [r7, #24]
 80056de:	3301      	adds	r3, #1
 80056e0:	61bb      	str	r3, [r7, #24]
 80056e2:	69bb      	ldr	r3, [r7, #24]
 80056e4:	2b01      	cmp	r3, #1
 80056e6:	d9ef      	bls.n	80056c8 <CRYP_TDES_Process+0xf4>
      }
      i = 0U;
 80056e8:	2300      	movs	r3, #0
 80056ea:	61bb      	str	r3, [r7, #24]
      while (((hcryp->CrypOutCount < ((hcryp->Size) / 4U))) && (i < 2U))
 80056ec:	e018      	b.n	8005720 <CRYP_TDES_Process+0x14c>
      {
        *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[i];
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80056f6:	b29b      	uxth	r3, r3
 80056f8:	009b      	lsls	r3, r3, #2
 80056fa:	441a      	add	r2, r3
 80056fc:	69bb      	ldr	r3, [r7, #24]
 80056fe:	009b      	lsls	r3, r3, #2
 8005700:	f107 0120 	add.w	r1, r7, #32
 8005704:	440b      	add	r3, r1
 8005706:	f853 3c14 	ldr.w	r3, [r3, #-20]
 800570a:	6013      	str	r3, [r2, #0]
        hcryp->CrypOutCount++;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005710:	b29b      	uxth	r3, r3
 8005712:	3301      	adds	r3, #1
 8005714:	b29a      	uxth	r2, r3
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	879a      	strh	r2, [r3, #60]	; 0x3c
        i++;
 800571a:	69bb      	ldr	r3, [r7, #24]
 800571c:	3301      	adds	r3, #1
 800571e:	61bb      	str	r3, [r7, #24]
      while (((hcryp->CrypOutCount < ((hcryp->Size) / 4U))) && (i < 2U))
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005724:	b29a      	uxth	r2, r3
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800572a:	089b      	lsrs	r3, r3, #2
 800572c:	b29b      	uxth	r3, r3
 800572e:	429a      	cmp	r2, r3
 8005730:	d202      	bcs.n	8005738 <CRYP_TDES_Process+0x164>
 8005732:	69bb      	ldr	r3, [r7, #24]
 8005734:	2b01      	cmp	r3, #1
 8005736:	d9da      	bls.n	80056ee <CRYP_TDES_Process+0x11a>
      }
    }
    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800573c:	83fb      	strh	r3, [r7, #30]
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005742:	b29a      	uxth	r2, r3
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005748:	089b      	lsrs	r3, r3, #2
 800574a:	b29b      	uxth	r3, r3
 800574c:	429a      	cmp	r2, r3
 800574e:	d207      	bcs.n	8005760 <CRYP_TDES_Process+0x18c>
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005754:	089b      	lsrs	r3, r3, #2
 8005756:	b29b      	uxth	r3, r3
 8005758:	8bfa      	ldrh	r2, [r7, #30]
 800575a:	429a      	cmp	r2, r3
 800575c:	f4ff af4b 	bcc.w	80055f6 <CRYP_TDES_Process+0x22>
  }
  /* Disable CRYP */
  __HAL_CRYP_DISABLE(hcryp);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	681a      	ldr	r2, [r3, #0]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800576e:	601a      	str	r2, [r3, #0]
  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2201      	movs	r2, #1
 8005774:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Return function status */
  return HAL_OK;
 8005778:	2300      	movs	r3, #0
}
 800577a:	4618      	mov	r0, r3
 800577c:	3720      	adds	r7, #32
 800577e:	46bd      	mov	sp, r7
 8005780:	bd80      	pop	{r7, pc}

08005782 <CRYP_AES_Encrypt>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure
  * @param  Timeout: specify Timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AES_Encrypt(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8005782:	b580      	push	{r7, lr}
 8005784:	b084      	sub	sp, #16
 8005786:	af00      	add	r7, sp, #0
 8005788:	6078      	str	r0, [r7, #4]
 800578a:	6039      	str	r1, [r7, #0]
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 800578c:	2301      	movs	r3, #1
 800578e:	60bb      	str	r3, [r7, #8]

  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005794:	2b01      	cmp	r3, #1
 8005796:	d109      	bne.n	80057ac <CRYP_AES_Encrypt+0x2a>
  {
    if (hcryp->KeyIVConfig == 1U)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800579c:	2b01      	cmp	r3, #1
 800579e:	d102      	bne.n	80057a6 <CRYP_AES_Encrypt+0x24>
    {
      /* If the Key and IV configuration has to be done only once
      and if it has already been done, skip it */
      DoKeyIVConfig = 0U;
 80057a0:	2300      	movs	r3, #0
 80057a2:	60bb      	str	r3, [r7, #8]
 80057a4:	e002      	b.n	80057ac <CRYP_AES_Encrypt+0x2a>
    else
    {
      /* If the Key and IV configuration has to be done only once
      and if it has not been done already, do it and set KeyIVConfig
      to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2201      	movs	r2, #1
 80057aa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }

  if (DoKeyIVConfig == 1U)
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	2b01      	cmp	r3, #1
 80057b0:	d121      	bne.n	80057f6 <CRYP_AES_Encrypt+0x74>
  {

    /*  Set the Key*/
    CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	689b      	ldr	r3, [r3, #8]
 80057b6:	4619      	mov	r1, r3
 80057b8:	6878      	ldr	r0, [r7, #4]
 80057ba:	f000 f9dd 	bl	8005b78 <CRYP_SetKey>

    if (hcryp->Init.Algorithm != CRYP_AES_ECB)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	695b      	ldr	r3, [r3, #20]
 80057c2:	2b20      	cmp	r3, #32
 80057c4:	d017      	beq.n	80057f6 <CRYP_AES_Encrypt+0x74>
      hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
      hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1);
      hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2);
      hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3);
#else /* CRYP */
      hcryp->Instance->IV0LR = *(uint32_t *)(hcryp->Init.pInitVect);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	691a      	ldr	r2, [r3, #16]
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	6812      	ldr	r2, [r2, #0]
 80057d0:	641a      	str	r2, [r3, #64]	; 0x40
      hcryp->Instance->IV0RR = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	691a      	ldr	r2, [r3, #16]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	6852      	ldr	r2, [r2, #4]
 80057dc:	645a      	str	r2, [r3, #68]	; 0x44
      hcryp->Instance->IV1LR = *(uint32_t *)(hcryp->Init.pInitVect + 2);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	691a      	ldr	r2, [r3, #16]
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	6892      	ldr	r2, [r2, #8]
 80057e8:	649a      	str	r2, [r3, #72]	; 0x48
      hcryp->Instance->IV1RR = *(uint32_t *)(hcryp->Init.pInitVect + 3);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	691a      	ldr	r2, [r3, #16]
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	68d2      	ldr	r2, [r2, #12]
 80057f4:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* End AES or CRYP */
    }
  } /* if (DoKeyIVConfig == 1U) */

  /* Set the phase */
  hcryp->Phase = CRYP_PHASE_PROCESS;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2202      	movs	r2, #2
 80057fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	681a      	ldr	r2, [r3, #0]
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800580a:	601a      	str	r2, [r3, #0]

  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005810:	81fb      	strh	r3, [r7, #14]

  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 8005812:	e006      	b.n	8005822 <CRYP_AES_Encrypt+0xa0>
  {
    /* Write plain Ddta and get cipher data */
    CRYP_AES_ProcessData(hcryp, Timeout);
 8005814:	6839      	ldr	r1, [r7, #0]
 8005816:	6878      	ldr	r0, [r7, #4]
 8005818:	f000 f8e0 	bl	80059dc <CRYP_AES_ProcessData>
    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005820:	81fb      	strh	r3, [r7, #14]
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005826:	b29a      	uxth	r2, r3
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800582c:	089b      	lsrs	r3, r3, #2
 800582e:	b29b      	uxth	r3, r3
 8005830:	429a      	cmp	r2, r3
 8005832:	d206      	bcs.n	8005842 <CRYP_AES_Encrypt+0xc0>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005838:	089b      	lsrs	r3, r3, #2
 800583a:	b29b      	uxth	r3, r3
 800583c:	89fa      	ldrh	r2, [r7, #14]
 800583e:	429a      	cmp	r2, r3
 8005840:	d3e8      	bcc.n	8005814 <CRYP_AES_Encrypt+0x92>
  }

  /* Disable CRYP */
  __HAL_CRYP_DISABLE(hcryp);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	681a      	ldr	r2, [r3, #0]
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005850:	601a      	str	r2, [r3, #0]

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2201      	movs	r2, #1
 8005856:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Return function status */
  return HAL_OK;
 800585a:	2300      	movs	r3, #0
}
 800585c:	4618      	mov	r0, r3
 800585e:	3710      	adds	r7, #16
 8005860:	46bd      	mov	sp, r7
 8005862:	bd80      	pop	{r7, pc}

08005864 <CRYP_AES_Decrypt>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AES_Decrypt(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b084      	sub	sp, #16
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
 800586c:	6039      	str	r1, [r7, #0]
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 800586e:	2301      	movs	r3, #1
 8005870:	60bb      	str	r3, [r7, #8]

  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005876:	2b01      	cmp	r3, #1
 8005878:	d109      	bne.n	800588e <CRYP_AES_Decrypt+0x2a>
  {
    if (hcryp->KeyIVConfig == 1U)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800587e:	2b01      	cmp	r3, #1
 8005880:	d102      	bne.n	8005888 <CRYP_AES_Decrypt+0x24>
    {
      /* If the Key and IV configuration has to be done only once
      and if it has already been done, skip it */
      DoKeyIVConfig = 0U;
 8005882:	2300      	movs	r3, #0
 8005884:	60bb      	str	r3, [r7, #8]
 8005886:	e002      	b.n	800588e <CRYP_AES_Decrypt+0x2a>
    else
    {
      /* If the Key and IV configuration has to be done only once
      and if it has not been done already, do it and set KeyIVConfig
      to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2201      	movs	r2, #1
 800588c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }

  if (DoKeyIVConfig == 1U)
 800588e:	68bb      	ldr	r3, [r7, #8]
 8005890:	2b01      	cmp	r3, #1
 8005892:	d16c      	bne.n	800596e <CRYP_AES_Decrypt+0x10a>
  {
    /*  Key preparation for ECB/CBC */
    if (hcryp->Init.Algorithm != CRYP_AES_CTR)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	695b      	ldr	r3, [r3, #20]
 8005898:	2b30      	cmp	r3, #48	; 0x30
 800589a:	d046      	beq.n	800592a <CRYP_AES_Decrypt+0xc6>
        /* Set decryption & Key preparation operating mode*/
        MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_KEYDERIVATION_DECRYPT);
      }
#else /* CRYP */
      /* change ALGOMODE to key preparation for decryption*/
      MODIFY_REG(hcryp->Instance->CR, CRYP_CR_ALGOMODE, CRYP_CR_ALGOMODE_AES_KEY);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80058a6:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 80058aa:	687a      	ldr	r2, [r7, #4]
 80058ac:	6812      	ldr	r2, [r2, #0]
 80058ae:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 80058b2:	6013      	str	r3, [r2, #0]

      /*  Set the Key*/
      CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	689b      	ldr	r3, [r3, #8]
 80058b8:	4619      	mov	r1, r3
 80058ba:	6878      	ldr	r0, [r7, #4]
 80058bc:	f000 f95c 	bl	8005b78 <CRYP_SetKey>

      /* Enable CRYP */
      __HAL_CRYP_ENABLE(hcryp);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	681a      	ldr	r2, [r3, #0]
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80058ce:	601a      	str	r2, [r3, #0]

      /* Wait for BUSY flag to be raised */
      if (CRYP_WaitOnBUSYFlag(hcryp, Timeout) != HAL_OK)
 80058d0:	6839      	ldr	r1, [r7, #0]
 80058d2:	6878      	ldr	r0, [r7, #4]
 80058d4:	f000 f9d4 	bl	8005c80 <CRYP_WaitOnBUSYFlag>
 80058d8:	4603      	mov	r3, r0
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d017      	beq.n	800590e <CRYP_AES_Decrypt+0xaa>
      {
        /* Disable the CRYP peripheral clock */
        __HAL_CRYP_DISABLE(hcryp);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	681a      	ldr	r2, [r3, #0]
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80058ec:	601a      	str	r2, [r3, #0]

        /* Change state */
        hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058f2:	f043 0210 	orr.w	r2, r3, #16
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	651a      	str	r2, [r3, #80]	; 0x50
        hcryp->State = HAL_CRYP_STATE_READY;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2201      	movs	r2, #1
 80058fe:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2200      	movs	r2, #0
 8005906:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 800590a:	2301      	movs	r3, #1
 800590c:	e062      	b.n	80059d4 <CRYP_AES_Decrypt+0x170>
      }
      /* Turn back to ALGOMODE of the configuration */
      MODIFY_REG(hcryp->Instance->CR, CRYP_CR_ALGOMODE, hcryp->Init.Algorithm);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8005918:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 800591c:	687a      	ldr	r2, [r7, #4]
 800591e:	6951      	ldr	r1, [r2, #20]
 8005920:	687a      	ldr	r2, [r7, #4]
 8005922:	6812      	ldr	r2, [r2, #0]
 8005924:	430b      	orrs	r3, r1
 8005926:	6013      	str	r3, [r2, #0]
 8005928:	e005      	b.n	8005936 <CRYP_AES_Decrypt+0xd2>
#endif /* End AES or CRYP  */
    }
    else  /*Algorithm CTR */
    {
      /*  Set the Key*/
      CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	689b      	ldr	r3, [r3, #8]
 800592e:	4619      	mov	r1, r3
 8005930:	6878      	ldr	r0, [r7, #4]
 8005932:	f000 f921 	bl	8005b78 <CRYP_SetKey>
    }

    /* Set IV */
    if (hcryp->Init.Algorithm != CRYP_AES_ECB)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	695b      	ldr	r3, [r3, #20]
 800593a:	2b20      	cmp	r3, #32
 800593c:	d017      	beq.n	800596e <CRYP_AES_Decrypt+0x10a>
      hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
      hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1);
      hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2);
      hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3);
#else /* CRYP */
      hcryp->Instance->IV0LR = *(uint32_t *)(hcryp->Init.pInitVect);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	691a      	ldr	r2, [r3, #16]
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	6812      	ldr	r2, [r2, #0]
 8005948:	641a      	str	r2, [r3, #64]	; 0x40
      hcryp->Instance->IV0RR = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	691a      	ldr	r2, [r3, #16]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	6852      	ldr	r2, [r2, #4]
 8005954:	645a      	str	r2, [r3, #68]	; 0x44
      hcryp->Instance->IV1LR = *(uint32_t *)(hcryp->Init.pInitVect + 2);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	691a      	ldr	r2, [r3, #16]
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	6892      	ldr	r2, [r2, #8]
 8005960:	649a      	str	r2, [r3, #72]	; 0x48
      hcryp->Instance->IV1RR = *(uint32_t *)(hcryp->Init.pInitVect + 3);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	691a      	ldr	r2, [r3, #16]
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	68d2      	ldr	r2, [r2, #12]
 800596c:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* End AES or CRYP */
    }
  } /* if (DoKeyIVConfig == 1U) */
  /* Set the phase */
  hcryp->Phase = CRYP_PHASE_PROCESS;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2202      	movs	r2, #2
 8005972:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	681a      	ldr	r2, [r3, #0]
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005982:	601a      	str	r2, [r3, #0]

  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005988:	81fb      	strh	r3, [r7, #14]

  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 800598a:	e006      	b.n	800599a <CRYP_AES_Decrypt+0x136>
  {
    /* Write plain data and get cipher data */
    CRYP_AES_ProcessData(hcryp, Timeout);
 800598c:	6839      	ldr	r1, [r7, #0]
 800598e:	6878      	ldr	r0, [r7, #4]
 8005990:	f000 f824 	bl	80059dc <CRYP_AES_ProcessData>
    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005998:	81fb      	strh	r3, [r7, #14]
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800599e:	b29a      	uxth	r2, r3
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059a4:	089b      	lsrs	r3, r3, #2
 80059a6:	b29b      	uxth	r3, r3
 80059a8:	429a      	cmp	r2, r3
 80059aa:	d206      	bcs.n	80059ba <CRYP_AES_Decrypt+0x156>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059b0:	089b      	lsrs	r3, r3, #2
 80059b2:	b29b      	uxth	r3, r3
 80059b4:	89fa      	ldrh	r2, [r7, #14]
 80059b6:	429a      	cmp	r2, r3
 80059b8:	d3e8      	bcc.n	800598c <CRYP_AES_Decrypt+0x128>
  }

  /* Disable CRYP */
  __HAL_CRYP_DISABLE(hcryp);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	681a      	ldr	r2, [r3, #0]
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80059c8:	601a      	str	r2, [r3, #0]

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2201      	movs	r2, #1
 80059ce:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Return function status */
  return HAL_OK;
 80059d2:	2300      	movs	r3, #0
}
 80059d4:	4618      	mov	r0, r3
 80059d6:	3710      	adds	r7, #16
 80059d8:	46bd      	mov	sp, r7
 80059da:	bd80      	pop	{r7, pc}

080059dc <CRYP_AES_ProcessData>:
  *         the configuration information for CRYP module
  * @param  Timeout: Specify Timeout value
  * @retval None
  */
static void CRYP_AES_ProcessData(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b088      	sub	sp, #32
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
 80059e4:	6039      	str	r1, [r7, #0]
#endif

#if defined (CRYP)

  /*Temporary CrypOutCount Value*/
  incount = hcryp->CrypInCount;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80059ea:	837b      	strh	r3, [r7, #26]

  if (((hcryp->Instance->SR & CRYP_FLAG_IFNF) != 0x0U) && (incount < (hcryp->Size / 4U)))
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	685b      	ldr	r3, [r3, #4]
 80059f2:	f003 0302 	and.w	r3, r3, #2
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d04e      	beq.n	8005a98 <CRYP_AES_ProcessData+0xbc>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059fe:	089b      	lsrs	r3, r3, #2
 8005a00:	b29b      	uxth	r3, r3
 8005a02:	8b7a      	ldrh	r2, [r7, #26]
 8005a04:	429a      	cmp	r2, r3
 8005a06:	d247      	bcs.n	8005a98 <CRYP_AES_ProcessData+0xbc>
  {
    /* Write the input block in the IN FIFO */
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005a10:	b29b      	uxth	r3, r3
 8005a12:	009b      	lsls	r3, r3, #2
 8005a14:	441a      	add	r2, r3
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	6812      	ldr	r2, [r2, #0]
 8005a1c:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005a22:	b29b      	uxth	r3, r3
 8005a24:	3301      	adds	r3, #1
 8005a26:	b29a      	uxth	r2, r3
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005a34:	b29b      	uxth	r3, r3
 8005a36:	009b      	lsls	r3, r3, #2
 8005a38:	441a      	add	r2, r3
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	6812      	ldr	r2, [r2, #0]
 8005a40:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005a46:	b29b      	uxth	r3, r3
 8005a48:	3301      	adds	r3, #1
 8005a4a:	b29a      	uxth	r2, r3
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005a58:	b29b      	uxth	r3, r3
 8005a5a:	009b      	lsls	r3, r3, #2
 8005a5c:	441a      	add	r2, r3
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	6812      	ldr	r2, [r2, #0]
 8005a64:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005a6a:	b29b      	uxth	r3, r3
 8005a6c:	3301      	adds	r3, #1
 8005a6e:	b29a      	uxth	r2, r3
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005a7c:	b29b      	uxth	r3, r3
 8005a7e:	009b      	lsls	r3, r3, #2
 8005a80:	441a      	add	r2, r3
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	6812      	ldr	r2, [r2, #0]
 8005a88:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005a8e:	b29b      	uxth	r3, r3
 8005a90:	3301      	adds	r3, #1
 8005a92:	b29a      	uxth	r2, r3
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	875a      	strh	r2, [r3, #58]	; 0x3a
  }

  /* Wait for OFNE flag to be raised */
  if (CRYP_WaitOnOFNEFlag(hcryp, Timeout) != HAL_OK)
 8005a98:	6839      	ldr	r1, [r7, #0]
 8005a9a:	6878      	ldr	r0, [r7, #4]
 8005a9c:	f000 f916 	bl	8005ccc <CRYP_WaitOnOFNEFlag>
 8005aa0:	4603      	mov	r3, r0
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d018      	beq.n	8005ad8 <CRYP_AES_ProcessData+0xfc>
  {
    /* Disable the CRYP peripheral clock */
    __HAL_CRYP_DISABLE(hcryp);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	681a      	ldr	r2, [r3, #0]
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005ab4:	601a      	str	r2, [r3, #0]

    /* Change state & error code*/
    hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005aba:	f043 0210 	orr.w	r2, r3, #16
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	651a      	str	r2, [r3, #80]	; 0x50
    hcryp->State = HAL_CRYP_STATE_READY;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2201      	movs	r2, #1
 8005ac6:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process unlocked */
    __HAL_UNLOCK(hcryp);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2200      	movs	r2, #0
 8005ace:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hcryp->ErrorCallback(hcryp);
#else
    /*Call legacy weak error callback*/
    HAL_CRYP_ErrorCallback(hcryp);
 8005ad2:	6878      	ldr	r0, [r7, #4]
 8005ad4:	f7ff fd74 	bl	80055c0 <HAL_CRYP_ErrorCallback>
#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
  }

  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005adc:	833b      	strh	r3, [r7, #24]

  if (((hcryp->Instance->SR & CRYP_FLAG_OFNE) != 0x0U) && (outcount < (hcryp->Size / 4U)))
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	685b      	ldr	r3, [r3, #4]
 8005ae4:	f003 0304 	and.w	r3, r3, #4
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d041      	beq.n	8005b70 <CRYP_AES_ProcessData+0x194>
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005af0:	089b      	lsrs	r3, r3, #2
 8005af2:	b29b      	uxth	r3, r3
 8005af4:	8b3a      	ldrh	r2, [r7, #24]
 8005af6:	429a      	cmp	r2, r3
 8005af8:	d23a      	bcs.n	8005b70 <CRYP_AES_ProcessData+0x194>
  {
    /* Read the output block from the Output FIFO and put them in temporary buffer then get CrypOutBuff from temporary buffer  */
    for (i = 0U; i < 4U; i++)
 8005afa:	2300      	movs	r3, #0
 8005afc:	61fb      	str	r3, [r7, #28]
 8005afe:	e00c      	b.n	8005b1a <CRYP_AES_ProcessData+0x13e>
    {
      temp[i] = hcryp->Instance->DOUT;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	68da      	ldr	r2, [r3, #12]
 8005b06:	69fb      	ldr	r3, [r7, #28]
 8005b08:	009b      	lsls	r3, r3, #2
 8005b0a:	f107 0120 	add.w	r1, r7, #32
 8005b0e:	440b      	add	r3, r1
 8005b10:	f843 2c18 	str.w	r2, [r3, #-24]
    for (i = 0U; i < 4U; i++)
 8005b14:	69fb      	ldr	r3, [r7, #28]
 8005b16:	3301      	adds	r3, #1
 8005b18:	61fb      	str	r3, [r7, #28]
 8005b1a:	69fb      	ldr	r3, [r7, #28]
 8005b1c:	2b03      	cmp	r3, #3
 8005b1e:	d9ef      	bls.n	8005b00 <CRYP_AES_ProcessData+0x124>
    }
    i = 0U;
 8005b20:	2300      	movs	r3, #0
 8005b22:	61fb      	str	r3, [r7, #28]
    while (((hcryp->CrypOutCount < ((hcryp->Size) / 4U))) && (i < 4U))
 8005b24:	e018      	b.n	8005b58 <CRYP_AES_ProcessData+0x17c>
    {
      *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[i];
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005b2e:	b29b      	uxth	r3, r3
 8005b30:	009b      	lsls	r3, r3, #2
 8005b32:	441a      	add	r2, r3
 8005b34:	69fb      	ldr	r3, [r7, #28]
 8005b36:	009b      	lsls	r3, r3, #2
 8005b38:	f107 0120 	add.w	r1, r7, #32
 8005b3c:	440b      	add	r3, r1
 8005b3e:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8005b42:	6013      	str	r3, [r2, #0]
      hcryp->CrypOutCount++;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005b48:	b29b      	uxth	r3, r3
 8005b4a:	3301      	adds	r3, #1
 8005b4c:	b29a      	uxth	r2, r3
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	879a      	strh	r2, [r3, #60]	; 0x3c
      i++;
 8005b52:	69fb      	ldr	r3, [r7, #28]
 8005b54:	3301      	adds	r3, #1
 8005b56:	61fb      	str	r3, [r7, #28]
    while (((hcryp->CrypOutCount < ((hcryp->Size) / 4U))) && (i < 4U))
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005b5c:	b29a      	uxth	r2, r3
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b62:	089b      	lsrs	r3, r3, #2
 8005b64:	b29b      	uxth	r3, r3
 8005b66:	429a      	cmp	r2, r3
 8005b68:	d202      	bcs.n	8005b70 <CRYP_AES_ProcessData+0x194>
 8005b6a:	69fb      	ldr	r3, [r7, #28]
 8005b6c:	2b03      	cmp	r3, #3
 8005b6e:	d9da      	bls.n	8005b26 <CRYP_AES_ProcessData+0x14a>
    *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[i];
    hcryp->CrypOutCount++;
    i++;
  }
#endif /* End AES or CRYP */
}
 8005b70:	bf00      	nop
 8005b72:	3720      	adds	r7, #32
 8005b74:	46bd      	mov	sp, r7
 8005b76:	bd80      	pop	{r7, pc}

08005b78 <CRYP_SetKey>:
  *         the configuration information for CRYP module
  * @param  KeySize: Size of Key
  * @retval None
  */
static void CRYP_SetKey(CRYP_HandleTypeDef *hcryp, uint32_t KeySize)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b083      	sub	sp, #12
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
 8005b80:	6039      	str	r1, [r7, #0]
#if defined (CRYP)

  switch (KeySize)
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b88:	d036      	beq.n	8005bf8 <CRYP_SetKey+0x80>
 8005b8a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b8e:	d002      	beq.n	8005b96 <CRYP_SetKey+0x1e>
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d056      	beq.n	8005c42 <CRYP_SetKey+0xca>
      hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 2);
      hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 3);

      break;
    default:
      break;
 8005b94:	e06e      	b.n	8005c74 <CRYP_SetKey+0xfc>
      hcryp->Instance->K0LR = *(uint32_t *)(hcryp->Init.pKey);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	68da      	ldr	r2, [r3, #12]
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	6812      	ldr	r2, [r2, #0]
 8005ba0:	621a      	str	r2, [r3, #32]
      hcryp->Instance->K0RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	68da      	ldr	r2, [r3, #12]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	6852      	ldr	r2, [r2, #4]
 8005bac:	625a      	str	r2, [r3, #36]	; 0x24
      hcryp->Instance->K1LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	68da      	ldr	r2, [r3, #12]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	6892      	ldr	r2, [r2, #8]
 8005bb8:	629a      	str	r2, [r3, #40]	; 0x28
      hcryp->Instance->K1RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	68da      	ldr	r2, [r3, #12]
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	68d2      	ldr	r2, [r2, #12]
 8005bc4:	62da      	str	r2, [r3, #44]	; 0x2c
      hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey + 4);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	68da      	ldr	r2, [r3, #12]
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	6912      	ldr	r2, [r2, #16]
 8005bd0:	631a      	str	r2, [r3, #48]	; 0x30
      hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 5);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	68da      	ldr	r2, [r3, #12]
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	6952      	ldr	r2, [r2, #20]
 8005bdc:	635a      	str	r2, [r3, #52]	; 0x34
      hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 6);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	68da      	ldr	r2, [r3, #12]
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	6992      	ldr	r2, [r2, #24]
 8005be8:	639a      	str	r2, [r3, #56]	; 0x38
      hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 7);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	68da      	ldr	r2, [r3, #12]
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	69d2      	ldr	r2, [r2, #28]
 8005bf4:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 8005bf6:	e03d      	b.n	8005c74 <CRYP_SetKey+0xfc>
      hcryp->Instance->K1LR = *(uint32_t *)(hcryp->Init.pKey);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	68da      	ldr	r2, [r3, #12]
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	6812      	ldr	r2, [r2, #0]
 8005c02:	629a      	str	r2, [r3, #40]	; 0x28
      hcryp->Instance->K1RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	68da      	ldr	r2, [r3, #12]
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	6852      	ldr	r2, [r2, #4]
 8005c0e:	62da      	str	r2, [r3, #44]	; 0x2c
      hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	68da      	ldr	r2, [r3, #12]
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	6892      	ldr	r2, [r2, #8]
 8005c1a:	631a      	str	r2, [r3, #48]	; 0x30
      hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	68da      	ldr	r2, [r3, #12]
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	68d2      	ldr	r2, [r2, #12]
 8005c26:	635a      	str	r2, [r3, #52]	; 0x34
      hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 4);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	68da      	ldr	r2, [r3, #12]
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	6912      	ldr	r2, [r2, #16]
 8005c32:	639a      	str	r2, [r3, #56]	; 0x38
      hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 5);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	68da      	ldr	r2, [r3, #12]
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	6952      	ldr	r2, [r2, #20]
 8005c3e:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 8005c40:	e018      	b.n	8005c74 <CRYP_SetKey+0xfc>
      hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	68da      	ldr	r2, [r3, #12]
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	6812      	ldr	r2, [r2, #0]
 8005c4c:	631a      	str	r2, [r3, #48]	; 0x30
      hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	68da      	ldr	r2, [r3, #12]
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	6852      	ldr	r2, [r2, #4]
 8005c58:	635a      	str	r2, [r3, #52]	; 0x34
      hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	68da      	ldr	r2, [r3, #12]
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	6892      	ldr	r2, [r2, #8]
 8005c64:	639a      	str	r2, [r3, #56]	; 0x38
      hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	68da      	ldr	r2, [r3, #12]
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	68d2      	ldr	r2, [r2, #12]
 8005c70:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 8005c72:	bf00      	nop
      break;
    default:
      break;
  }
#endif /* End AES or CRYP  */
}
 8005c74:	bf00      	nop
 8005c76:	370c      	adds	r7, #12
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7e:	4770      	bx	lr

08005c80 <CRYP_WaitOnBUSYFlag>:
  *         the configuration information for CRYP module.
  * @param  Timeout: Timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_WaitOnBUSYFlag(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b084      	sub	sp, #16
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
 8005c88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8005c8a:	f7fe fbe1 	bl	8004450 <HAL_GetTick>
 8005c8e:	60f8      	str	r0, [r7, #12]

  while (HAL_IS_BIT_SET(hcryp->Instance->SR, CRYP_FLAG_BUSY))
 8005c90:	e010      	b.n	8005cb4 <CRYP_WaitOnBUSYFlag+0x34>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c98:	d00c      	beq.n	8005cb4 <CRYP_WaitOnBUSYFlag+0x34>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005c9a:	f7fe fbd9 	bl	8004450 <HAL_GetTick>
 8005c9e:	4602      	mov	r2, r0
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	1ad3      	subs	r3, r2, r3
 8005ca4:	683a      	ldr	r2, [r7, #0]
 8005ca6:	429a      	cmp	r2, r3
 8005ca8:	d302      	bcc.n	8005cb0 <CRYP_WaitOnBUSYFlag+0x30>
 8005caa:	683b      	ldr	r3, [r7, #0]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d101      	bne.n	8005cb4 <CRYP_WaitOnBUSYFlag+0x34>
      {
        return HAL_ERROR;
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	e007      	b.n	8005cc4 <CRYP_WaitOnBUSYFlag+0x44>
  while (HAL_IS_BIT_SET(hcryp->Instance->SR, CRYP_FLAG_BUSY))
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	685b      	ldr	r3, [r3, #4]
 8005cba:	f003 0310 	and.w	r3, r3, #16
 8005cbe:	2b10      	cmp	r3, #16
 8005cc0:	d0e7      	beq.n	8005c92 <CRYP_WaitOnBUSYFlag+0x12>
      }
    }
  }
  return HAL_OK;
 8005cc2:	2300      	movs	r3, #0
}
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	3710      	adds	r7, #16
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	bd80      	pop	{r7, pc}

08005ccc <CRYP_WaitOnOFNEFlag>:
  *         the configuration information for CRYP module.
  * @param  Timeout: Timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_WaitOnOFNEFlag(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	b084      	sub	sp, #16
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
 8005cd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8005cd6:	f7fe fbbb 	bl	8004450 <HAL_GetTick>
 8005cda:	60f8      	str	r0, [r7, #12]

  while (HAL_IS_BIT_CLR(hcryp->Instance->SR, CRYP_FLAG_OFNE))
 8005cdc:	e010      	b.n	8005d00 <CRYP_WaitOnOFNEFlag+0x34>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ce4:	d00c      	beq.n	8005d00 <CRYP_WaitOnOFNEFlag+0x34>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005ce6:	f7fe fbb3 	bl	8004450 <HAL_GetTick>
 8005cea:	4602      	mov	r2, r0
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	1ad3      	subs	r3, r2, r3
 8005cf0:	683a      	ldr	r2, [r7, #0]
 8005cf2:	429a      	cmp	r2, r3
 8005cf4:	d302      	bcc.n	8005cfc <CRYP_WaitOnOFNEFlag+0x30>
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d101      	bne.n	8005d00 <CRYP_WaitOnOFNEFlag+0x34>
      {
        return HAL_ERROR;
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	e007      	b.n	8005d10 <CRYP_WaitOnOFNEFlag+0x44>
  while (HAL_IS_BIT_CLR(hcryp->Instance->SR, CRYP_FLAG_OFNE))
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	685b      	ldr	r3, [r3, #4]
 8005d06:	f003 0304 	and.w	r3, r3, #4
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d0e7      	beq.n	8005cde <CRYP_WaitOnOFNEFlag+0x12>
      }
    }
  }
  return HAL_OK;
 8005d0e:	2300      	movs	r3, #0
}
 8005d10:	4618      	mov	r0, r3
 8005d12:	3710      	adds	r7, #16
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bd80      	pop	{r7, pc}

08005d18 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b082      	sub	sp, #8
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d101      	bne.n	8005d2a <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8005d26:	2301      	movs	r3, #1
 8005d28:	e014      	b.n	8005d54 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	791b      	ldrb	r3, [r3, #4]
 8005d2e:	b2db      	uxtb	r3, r3
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d105      	bne.n	8005d40 <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2200      	movs	r2, #0
 8005d38:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8005d3a:	6878      	ldr	r0, [r7, #4]
 8005d3c:	f7fd fe48 	bl	80039d0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2202      	movs	r2, #2
 8005d44:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2200      	movs	r2, #0
 8005d4a:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2201      	movs	r2, #1
 8005d50:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8005d52:	2300      	movs	r3, #0
}
 8005d54:	4618      	mov	r0, r3
 8005d56:	3708      	adds	r7, #8
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bd80      	pop	{r7, pc}

08005d5c <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b085      	sub	sp, #20
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
 8005d64:	6039      	str	r1, [r7, #0]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8005d66:	2300      	movs	r3, #0
 8005d68:	60fb      	str	r3, [r7, #12]
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	795b      	ldrb	r3, [r3, #5]
 8005d72:	2b01      	cmp	r3, #1
 8005d74:	d101      	bne.n	8005d7a <HAL_DAC_Start+0x1e>
 8005d76:	2302      	movs	r3, #2
 8005d78:	e050      	b.n	8005e1c <HAL_DAC_Start+0xc0>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2201      	movs	r2, #1
 8005d7e:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2202      	movs	r2, #2
 8005d84:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	6819      	ldr	r1, [r3, #0]
 8005d8c:	2201      	movs	r2, #1
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	409a      	lsls	r2, r3
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	430a      	orrs	r2, r1
 8005d98:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d11a      	bne.n	8005dd6 <HAL_DAC_Start+0x7a>
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN1;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f003 0304 	and.w	r3, r3, #4
 8005daa:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL1;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005db6:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 ==  DAC_CR_TEN1) && (tmp2 ==  DAC_CR_TSEL1))
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	2b04      	cmp	r3, #4
 8005dbc:	d127      	bne.n	8005e0e <HAL_DAC_Start+0xb2>
 8005dbe:	68bb      	ldr	r3, [r7, #8]
 8005dc0:	2b38      	cmp	r3, #56	; 0x38
 8005dc2:	d124      	bne.n	8005e0e <HAL_DAC_Start+0xb2>
    {
      /* Enable the selected DAC software conversion */
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG1;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	685a      	ldr	r2, [r3, #4]
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f042 0201 	orr.w	r2, r2, #1
 8005dd2:	605a      	str	r2, [r3, #4]
 8005dd4:	e01b      	b.n	8005e0e <HAL_DAC_Start+0xb2>
    }
  }
  else
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN2;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005de0:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL2;    
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f403 1360 	and.w	r3, r3, #3670016	; 0x380000
 8005dec:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 == DAC_CR_TEN2) && (tmp2 == DAC_CR_TSEL2))
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005df4:	d10b      	bne.n	8005e0e <HAL_DAC_Start+0xb2>
 8005df6:	68bb      	ldr	r3, [r7, #8]
 8005df8:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 8005dfc:	d107      	bne.n	8005e0e <HAL_DAC_Start+0xb2>
    {
      /* Enable the selected DAC software conversion*/
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG2;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	685a      	ldr	r2, [r3, #4]
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f042 0202 	orr.w	r2, r2, #2
 8005e0c:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2201      	movs	r2, #1
 8005e12:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2200      	movs	r2, #0
 8005e18:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 8005e1a:	2300      	movs	r3, #0
}
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	3714      	adds	r7, #20
 8005e20:	46bd      	mov	sp, r7
 8005e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e26:	4770      	bx	lr

08005e28 <HAL_DAC_Stop>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8005e28:	b480      	push	{r7}
 8005e2a:	b083      	sub	sp, #12
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
 8005e30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	6819      	ldr	r1, [r3, #0]
 8005e38:	2201      	movs	r2, #1
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8005e40:	43da      	mvns	r2, r3
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	400a      	ands	r2, r1
 8005e48:	601a      	str	r2, [r3, #0]
 
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2201      	movs	r2, #1
 8005e4e:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8005e50:	2300      	movs	r3, #0
}
 8005e52:	4618      	mov	r0, r3
 8005e54:	370c      	adds	r7, #12
 8005e56:	46bd      	mov	sp, r7
 8005e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5c:	4770      	bx	lr

08005e5e <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef* hdac)
{
 8005e5e:	b580      	push	{r7, lr}
 8005e60:	b082      	sub	sp, #8
 8005e62:	af00      	add	r7, sp, #0
 8005e64:	6078      	str	r0, [r7, #4]
  /* Check underrun channel 1 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e6c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005e70:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e74:	d118      	bne.n	8005ea8 <HAL_DAC_IRQHandler+0x4a>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2204      	movs	r2, #4
 8005e7a:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel1 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	691b      	ldr	r3, [r3, #16]
 8005e80:	f043 0201 	orr.w	r2, r3, #1
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005e90:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	681a      	ldr	r2, [r3, #0]
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005ea0:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
    HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8005ea2:	6878      	ldr	r0, [r7, #4]
 8005ea4:	f000 f825 	bl	8005ef2 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  /* Check underrun channel 2 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005eae:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005eb2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005eb6:	d118      	bne.n	8005eea <HAL_DAC_IRQHandler+0x8c>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2204      	movs	r2, #4
 8005ebc:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel2 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH2;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	691b      	ldr	r3, [r3, #16]
 8005ec2:	f043 0202 	orr.w	r2, r3, #2
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8005ed2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	681a      	ldr	r2, [r3, #0]
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8005ee2:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8005ee4:	6878      	ldr	r0, [r7, #4]
 8005ee6:	f000 f880 	bl	8005fea <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
}
 8005eea:	bf00      	nop
 8005eec:	3708      	adds	r7, #8
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	bd80      	pop	{r7, pc}

08005ef2 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005ef2:	b480      	push	{r7}
 8005ef4:	b083      	sub	sp, #12
 8005ef6:	af00      	add	r7, sp, #0
 8005ef8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8005efa:	bf00      	nop
 8005efc:	370c      	adds	r7, #12
 8005efe:	46bd      	mov	sp, r7
 8005f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f04:	4770      	bx	lr

08005f06 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8005f06:	b480      	push	{r7}
 8005f08:	b087      	sub	sp, #28
 8005f0a:	af00      	add	r7, sp, #0
 8005f0c:	60f8      	str	r0, [r7, #12]
 8005f0e:	60b9      	str	r1, [r7, #8]
 8005f10:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8005f12:	2300      	movs	r3, #0
 8005f14:	617b      	str	r3, [r7, #20]
 8005f16:	2300      	movs	r3, #0
 8005f18:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	795b      	ldrb	r3, [r3, #5]
 8005f1e:	2b01      	cmp	r3, #1
 8005f20:	d101      	bne.n	8005f26 <HAL_DAC_ConfigChannel+0x20>
 8005f22:	2302      	movs	r3, #2
 8005f24:	e036      	b.n	8005f94 <HAL_DAC_ConfigChannel+0x8e>
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	2201      	movs	r2, #1
 8005f2a:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	2202      	movs	r2, #2
 8005f30:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8005f3a:	f640 72fe 	movw	r2, #4094	; 0xffe
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	fa02 f303 	lsl.w	r3, r2, r3
 8005f44:	43db      	mvns	r3, r3
 8005f46:	697a      	ldr	r2, [r7, #20]
 8005f48:	4013      	ands	r3, r2
 8005f4a:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8005f4c:	68bb      	ldr	r3, [r7, #8]
 8005f4e:	681a      	ldr	r2, [r3, #0]
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	685b      	ldr	r3, [r3, #4]
 8005f54:	4313      	orrs	r3, r2
 8005f56:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8005f58:	693a      	ldr	r2, [r7, #16]
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f60:	697a      	ldr	r2, [r7, #20]
 8005f62:	4313      	orrs	r3, r2
 8005f64:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	697a      	ldr	r2, [r7, #20]
 8005f6c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	6819      	ldr	r1, [r3, #0]
 8005f74:	22c0      	movs	r2, #192	; 0xc0
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	fa02 f303 	lsl.w	r3, r2, r3
 8005f7c:	43da      	mvns	r2, r3
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	400a      	ands	r2, r1
 8005f84:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	2201      	movs	r2, #1
 8005f8a:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	2200      	movs	r2, #0
 8005f90:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8005f92:	2300      	movs	r3, #0
}
 8005f94:	4618      	mov	r0, r3
 8005f96:	371c      	adds	r7, #28
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9e:	4770      	bx	lr

08005fa0 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{  
 8005fa0:	b480      	push	{r7}
 8005fa2:	b087      	sub	sp, #28
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	60f8      	str	r0, [r7, #12]
 8005fa8:	60b9      	str	r1, [r7, #8]
 8005faa:	607a      	str	r2, [r7, #4]
 8005fac:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0U;
 8005fae:	2300      	movs	r3, #0
 8005fb0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)hdac->Instance; 
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	617b      	str	r3, [r7, #20]
  if(Channel == DAC_CHANNEL_1)
 8005fb8:	68bb      	ldr	r3, [r7, #8]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d105      	bne.n	8005fca <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8005fbe:	697a      	ldr	r2, [r7, #20]
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	4413      	add	r3, r2
 8005fc4:	3308      	adds	r3, #8
 8005fc6:	617b      	str	r3, [r7, #20]
 8005fc8:	e004      	b.n	8005fd4 <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8005fca:	697a      	ldr	r2, [r7, #20]
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	4413      	add	r3, r2
 8005fd0:	3314      	adds	r3, #20
 8005fd2:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8005fd4:	697b      	ldr	r3, [r7, #20]
 8005fd6:	461a      	mov	r2, r3
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	6013      	str	r3, [r2, #0]
  
  /* Return function status */
  return HAL_OK;
 8005fdc:	2300      	movs	r3, #0
}
 8005fde:	4618      	mov	r0, r3
 8005fe0:	371c      	adds	r7, #28
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe8:	4770      	bx	lr

08005fea <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005fea:	b480      	push	{r7}
 8005fec:	b083      	sub	sp, #12
 8005fee:	af00      	add	r7, sp, #0
 8005ff0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8005ff2:	bf00      	nop
 8005ff4:	370c      	adds	r7, #12
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffc:	4770      	bx	lr

08005ffe <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005ffe:	b480      	push	{r7}
 8006000:	b083      	sub	sp, #12
 8006002:	af00      	add	r7, sp, #0
 8006004:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800600c:	b2db      	uxtb	r3, r3
 800600e:	2b02      	cmp	r3, #2
 8006010:	d004      	beq.n	800601c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2280      	movs	r2, #128	; 0x80
 8006016:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006018:	2301      	movs	r3, #1
 800601a:	e00c      	b.n	8006036 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2205      	movs	r2, #5
 8006020:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	681a      	ldr	r2, [r3, #0]
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f022 0201 	bic.w	r2, r2, #1
 8006032:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006034:	2300      	movs	r3, #0
}
 8006036:	4618      	mov	r0, r3
 8006038:	370c      	adds	r7, #12
 800603a:	46bd      	mov	sp, r7
 800603c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006040:	4770      	bx	lr

08006042 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8006042:	b480      	push	{r7}
 8006044:	b083      	sub	sp, #12
 8006046:	af00      	add	r7, sp, #0
 8006048:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006050:	b2db      	uxtb	r3, r3
}
 8006052:	4618      	mov	r0, r3
 8006054:	370c      	adds	r7, #12
 8006056:	46bd      	mov	sp, r7
 8006058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605c:	4770      	bx	lr
	...

08006060 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006060:	b480      	push	{r7}
 8006062:	b089      	sub	sp, #36	; 0x24
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
 8006068:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800606a:	2300      	movs	r3, #0
 800606c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800606e:	2300      	movs	r3, #0
 8006070:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006072:	2300      	movs	r3, #0
 8006074:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006076:	2300      	movs	r3, #0
 8006078:	61fb      	str	r3, [r7, #28]
 800607a:	e16b      	b.n	8006354 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800607c:	2201      	movs	r2, #1
 800607e:	69fb      	ldr	r3, [r7, #28]
 8006080:	fa02 f303 	lsl.w	r3, r2, r3
 8006084:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	697a      	ldr	r2, [r7, #20]
 800608c:	4013      	ands	r3, r2
 800608e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006090:	693a      	ldr	r2, [r7, #16]
 8006092:	697b      	ldr	r3, [r7, #20]
 8006094:	429a      	cmp	r2, r3
 8006096:	f040 815a 	bne.w	800634e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	685b      	ldr	r3, [r3, #4]
 800609e:	2b01      	cmp	r3, #1
 80060a0:	d00b      	beq.n	80060ba <HAL_GPIO_Init+0x5a>
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	2b02      	cmp	r3, #2
 80060a8:	d007      	beq.n	80060ba <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80060ae:	2b11      	cmp	r3, #17
 80060b0:	d003      	beq.n	80060ba <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	685b      	ldr	r3, [r3, #4]
 80060b6:	2b12      	cmp	r3, #18
 80060b8:	d130      	bne.n	800611c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	689b      	ldr	r3, [r3, #8]
 80060be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80060c0:	69fb      	ldr	r3, [r7, #28]
 80060c2:	005b      	lsls	r3, r3, #1
 80060c4:	2203      	movs	r2, #3
 80060c6:	fa02 f303 	lsl.w	r3, r2, r3
 80060ca:	43db      	mvns	r3, r3
 80060cc:	69ba      	ldr	r2, [r7, #24]
 80060ce:	4013      	ands	r3, r2
 80060d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	68da      	ldr	r2, [r3, #12]
 80060d6:	69fb      	ldr	r3, [r7, #28]
 80060d8:	005b      	lsls	r3, r3, #1
 80060da:	fa02 f303 	lsl.w	r3, r2, r3
 80060de:	69ba      	ldr	r2, [r7, #24]
 80060e0:	4313      	orrs	r3, r2
 80060e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	69ba      	ldr	r2, [r7, #24]
 80060e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	685b      	ldr	r3, [r3, #4]
 80060ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80060f0:	2201      	movs	r2, #1
 80060f2:	69fb      	ldr	r3, [r7, #28]
 80060f4:	fa02 f303 	lsl.w	r3, r2, r3
 80060f8:	43db      	mvns	r3, r3
 80060fa:	69ba      	ldr	r2, [r7, #24]
 80060fc:	4013      	ands	r3, r2
 80060fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	685b      	ldr	r3, [r3, #4]
 8006104:	091b      	lsrs	r3, r3, #4
 8006106:	f003 0201 	and.w	r2, r3, #1
 800610a:	69fb      	ldr	r3, [r7, #28]
 800610c:	fa02 f303 	lsl.w	r3, r2, r3
 8006110:	69ba      	ldr	r2, [r7, #24]
 8006112:	4313      	orrs	r3, r2
 8006114:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	69ba      	ldr	r2, [r7, #24]
 800611a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	68db      	ldr	r3, [r3, #12]
 8006120:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006122:	69fb      	ldr	r3, [r7, #28]
 8006124:	005b      	lsls	r3, r3, #1
 8006126:	2203      	movs	r2, #3
 8006128:	fa02 f303 	lsl.w	r3, r2, r3
 800612c:	43db      	mvns	r3, r3
 800612e:	69ba      	ldr	r2, [r7, #24]
 8006130:	4013      	ands	r3, r2
 8006132:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	689a      	ldr	r2, [r3, #8]
 8006138:	69fb      	ldr	r3, [r7, #28]
 800613a:	005b      	lsls	r3, r3, #1
 800613c:	fa02 f303 	lsl.w	r3, r2, r3
 8006140:	69ba      	ldr	r2, [r7, #24]
 8006142:	4313      	orrs	r3, r2
 8006144:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	69ba      	ldr	r2, [r7, #24]
 800614a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	685b      	ldr	r3, [r3, #4]
 8006150:	2b02      	cmp	r3, #2
 8006152:	d003      	beq.n	800615c <HAL_GPIO_Init+0xfc>
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	685b      	ldr	r3, [r3, #4]
 8006158:	2b12      	cmp	r3, #18
 800615a:	d123      	bne.n	80061a4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800615c:	69fb      	ldr	r3, [r7, #28]
 800615e:	08da      	lsrs	r2, r3, #3
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	3208      	adds	r2, #8
 8006164:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006168:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800616a:	69fb      	ldr	r3, [r7, #28]
 800616c:	f003 0307 	and.w	r3, r3, #7
 8006170:	009b      	lsls	r3, r3, #2
 8006172:	220f      	movs	r2, #15
 8006174:	fa02 f303 	lsl.w	r3, r2, r3
 8006178:	43db      	mvns	r3, r3
 800617a:	69ba      	ldr	r2, [r7, #24]
 800617c:	4013      	ands	r3, r2
 800617e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	691a      	ldr	r2, [r3, #16]
 8006184:	69fb      	ldr	r3, [r7, #28]
 8006186:	f003 0307 	and.w	r3, r3, #7
 800618a:	009b      	lsls	r3, r3, #2
 800618c:	fa02 f303 	lsl.w	r3, r2, r3
 8006190:	69ba      	ldr	r2, [r7, #24]
 8006192:	4313      	orrs	r3, r2
 8006194:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006196:	69fb      	ldr	r3, [r7, #28]
 8006198:	08da      	lsrs	r2, r3, #3
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	3208      	adds	r2, #8
 800619e:	69b9      	ldr	r1, [r7, #24]
 80061a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80061aa:	69fb      	ldr	r3, [r7, #28]
 80061ac:	005b      	lsls	r3, r3, #1
 80061ae:	2203      	movs	r2, #3
 80061b0:	fa02 f303 	lsl.w	r3, r2, r3
 80061b4:	43db      	mvns	r3, r3
 80061b6:	69ba      	ldr	r2, [r7, #24]
 80061b8:	4013      	ands	r3, r2
 80061ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	685b      	ldr	r3, [r3, #4]
 80061c0:	f003 0203 	and.w	r2, r3, #3
 80061c4:	69fb      	ldr	r3, [r7, #28]
 80061c6:	005b      	lsls	r3, r3, #1
 80061c8:	fa02 f303 	lsl.w	r3, r2, r3
 80061cc:	69ba      	ldr	r2, [r7, #24]
 80061ce:	4313      	orrs	r3, r2
 80061d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	69ba      	ldr	r2, [r7, #24]
 80061d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	685b      	ldr	r3, [r3, #4]
 80061dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	f000 80b4 	beq.w	800634e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80061e6:	2300      	movs	r3, #0
 80061e8:	60fb      	str	r3, [r7, #12]
 80061ea:	4b5f      	ldr	r3, [pc, #380]	; (8006368 <HAL_GPIO_Init+0x308>)
 80061ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061ee:	4a5e      	ldr	r2, [pc, #376]	; (8006368 <HAL_GPIO_Init+0x308>)
 80061f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80061f4:	6453      	str	r3, [r2, #68]	; 0x44
 80061f6:	4b5c      	ldr	r3, [pc, #368]	; (8006368 <HAL_GPIO_Init+0x308>)
 80061f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80061fe:	60fb      	str	r3, [r7, #12]
 8006200:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006202:	4a5a      	ldr	r2, [pc, #360]	; (800636c <HAL_GPIO_Init+0x30c>)
 8006204:	69fb      	ldr	r3, [r7, #28]
 8006206:	089b      	lsrs	r3, r3, #2
 8006208:	3302      	adds	r3, #2
 800620a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800620e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006210:	69fb      	ldr	r3, [r7, #28]
 8006212:	f003 0303 	and.w	r3, r3, #3
 8006216:	009b      	lsls	r3, r3, #2
 8006218:	220f      	movs	r2, #15
 800621a:	fa02 f303 	lsl.w	r3, r2, r3
 800621e:	43db      	mvns	r3, r3
 8006220:	69ba      	ldr	r2, [r7, #24]
 8006222:	4013      	ands	r3, r2
 8006224:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	4a51      	ldr	r2, [pc, #324]	; (8006370 <HAL_GPIO_Init+0x310>)
 800622a:	4293      	cmp	r3, r2
 800622c:	d02b      	beq.n	8006286 <HAL_GPIO_Init+0x226>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	4a50      	ldr	r2, [pc, #320]	; (8006374 <HAL_GPIO_Init+0x314>)
 8006232:	4293      	cmp	r3, r2
 8006234:	d025      	beq.n	8006282 <HAL_GPIO_Init+0x222>
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	4a4f      	ldr	r2, [pc, #316]	; (8006378 <HAL_GPIO_Init+0x318>)
 800623a:	4293      	cmp	r3, r2
 800623c:	d01f      	beq.n	800627e <HAL_GPIO_Init+0x21e>
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	4a4e      	ldr	r2, [pc, #312]	; (800637c <HAL_GPIO_Init+0x31c>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d019      	beq.n	800627a <HAL_GPIO_Init+0x21a>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	4a4d      	ldr	r2, [pc, #308]	; (8006380 <HAL_GPIO_Init+0x320>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d013      	beq.n	8006276 <HAL_GPIO_Init+0x216>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	4a4c      	ldr	r2, [pc, #304]	; (8006384 <HAL_GPIO_Init+0x324>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d00d      	beq.n	8006272 <HAL_GPIO_Init+0x212>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	4a4b      	ldr	r2, [pc, #300]	; (8006388 <HAL_GPIO_Init+0x328>)
 800625a:	4293      	cmp	r3, r2
 800625c:	d007      	beq.n	800626e <HAL_GPIO_Init+0x20e>
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	4a4a      	ldr	r2, [pc, #296]	; (800638c <HAL_GPIO_Init+0x32c>)
 8006262:	4293      	cmp	r3, r2
 8006264:	d101      	bne.n	800626a <HAL_GPIO_Init+0x20a>
 8006266:	2307      	movs	r3, #7
 8006268:	e00e      	b.n	8006288 <HAL_GPIO_Init+0x228>
 800626a:	2308      	movs	r3, #8
 800626c:	e00c      	b.n	8006288 <HAL_GPIO_Init+0x228>
 800626e:	2306      	movs	r3, #6
 8006270:	e00a      	b.n	8006288 <HAL_GPIO_Init+0x228>
 8006272:	2305      	movs	r3, #5
 8006274:	e008      	b.n	8006288 <HAL_GPIO_Init+0x228>
 8006276:	2304      	movs	r3, #4
 8006278:	e006      	b.n	8006288 <HAL_GPIO_Init+0x228>
 800627a:	2303      	movs	r3, #3
 800627c:	e004      	b.n	8006288 <HAL_GPIO_Init+0x228>
 800627e:	2302      	movs	r3, #2
 8006280:	e002      	b.n	8006288 <HAL_GPIO_Init+0x228>
 8006282:	2301      	movs	r3, #1
 8006284:	e000      	b.n	8006288 <HAL_GPIO_Init+0x228>
 8006286:	2300      	movs	r3, #0
 8006288:	69fa      	ldr	r2, [r7, #28]
 800628a:	f002 0203 	and.w	r2, r2, #3
 800628e:	0092      	lsls	r2, r2, #2
 8006290:	4093      	lsls	r3, r2
 8006292:	69ba      	ldr	r2, [r7, #24]
 8006294:	4313      	orrs	r3, r2
 8006296:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006298:	4934      	ldr	r1, [pc, #208]	; (800636c <HAL_GPIO_Init+0x30c>)
 800629a:	69fb      	ldr	r3, [r7, #28]
 800629c:	089b      	lsrs	r3, r3, #2
 800629e:	3302      	adds	r3, #2
 80062a0:	69ba      	ldr	r2, [r7, #24]
 80062a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80062a6:	4b3a      	ldr	r3, [pc, #232]	; (8006390 <HAL_GPIO_Init+0x330>)
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80062ac:	693b      	ldr	r3, [r7, #16]
 80062ae:	43db      	mvns	r3, r3
 80062b0:	69ba      	ldr	r2, [r7, #24]
 80062b2:	4013      	ands	r3, r2
 80062b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	685b      	ldr	r3, [r3, #4]
 80062ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d003      	beq.n	80062ca <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80062c2:	69ba      	ldr	r2, [r7, #24]
 80062c4:	693b      	ldr	r3, [r7, #16]
 80062c6:	4313      	orrs	r3, r2
 80062c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80062ca:	4a31      	ldr	r2, [pc, #196]	; (8006390 <HAL_GPIO_Init+0x330>)
 80062cc:	69bb      	ldr	r3, [r7, #24]
 80062ce:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80062d0:	4b2f      	ldr	r3, [pc, #188]	; (8006390 <HAL_GPIO_Init+0x330>)
 80062d2:	685b      	ldr	r3, [r3, #4]
 80062d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80062d6:	693b      	ldr	r3, [r7, #16]
 80062d8:	43db      	mvns	r3, r3
 80062da:	69ba      	ldr	r2, [r7, #24]
 80062dc:	4013      	ands	r3, r2
 80062de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	685b      	ldr	r3, [r3, #4]
 80062e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d003      	beq.n	80062f4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80062ec:	69ba      	ldr	r2, [r7, #24]
 80062ee:	693b      	ldr	r3, [r7, #16]
 80062f0:	4313      	orrs	r3, r2
 80062f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80062f4:	4a26      	ldr	r2, [pc, #152]	; (8006390 <HAL_GPIO_Init+0x330>)
 80062f6:	69bb      	ldr	r3, [r7, #24]
 80062f8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80062fa:	4b25      	ldr	r3, [pc, #148]	; (8006390 <HAL_GPIO_Init+0x330>)
 80062fc:	689b      	ldr	r3, [r3, #8]
 80062fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006300:	693b      	ldr	r3, [r7, #16]
 8006302:	43db      	mvns	r3, r3
 8006304:	69ba      	ldr	r2, [r7, #24]
 8006306:	4013      	ands	r3, r2
 8006308:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	685b      	ldr	r3, [r3, #4]
 800630e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006312:	2b00      	cmp	r3, #0
 8006314:	d003      	beq.n	800631e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8006316:	69ba      	ldr	r2, [r7, #24]
 8006318:	693b      	ldr	r3, [r7, #16]
 800631a:	4313      	orrs	r3, r2
 800631c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800631e:	4a1c      	ldr	r2, [pc, #112]	; (8006390 <HAL_GPIO_Init+0x330>)
 8006320:	69bb      	ldr	r3, [r7, #24]
 8006322:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006324:	4b1a      	ldr	r3, [pc, #104]	; (8006390 <HAL_GPIO_Init+0x330>)
 8006326:	68db      	ldr	r3, [r3, #12]
 8006328:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800632a:	693b      	ldr	r3, [r7, #16]
 800632c:	43db      	mvns	r3, r3
 800632e:	69ba      	ldr	r2, [r7, #24]
 8006330:	4013      	ands	r3, r2
 8006332:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	685b      	ldr	r3, [r3, #4]
 8006338:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800633c:	2b00      	cmp	r3, #0
 800633e:	d003      	beq.n	8006348 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006340:	69ba      	ldr	r2, [r7, #24]
 8006342:	693b      	ldr	r3, [r7, #16]
 8006344:	4313      	orrs	r3, r2
 8006346:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006348:	4a11      	ldr	r2, [pc, #68]	; (8006390 <HAL_GPIO_Init+0x330>)
 800634a:	69bb      	ldr	r3, [r7, #24]
 800634c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800634e:	69fb      	ldr	r3, [r7, #28]
 8006350:	3301      	adds	r3, #1
 8006352:	61fb      	str	r3, [r7, #28]
 8006354:	69fb      	ldr	r3, [r7, #28]
 8006356:	2b0f      	cmp	r3, #15
 8006358:	f67f ae90 	bls.w	800607c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800635c:	bf00      	nop
 800635e:	3724      	adds	r7, #36	; 0x24
 8006360:	46bd      	mov	sp, r7
 8006362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006366:	4770      	bx	lr
 8006368:	40023800 	.word	0x40023800
 800636c:	40013800 	.word	0x40013800
 8006370:	40020000 	.word	0x40020000
 8006374:	40020400 	.word	0x40020400
 8006378:	40020800 	.word	0x40020800
 800637c:	40020c00 	.word	0x40020c00
 8006380:	40021000 	.word	0x40021000
 8006384:	40021400 	.word	0x40021400
 8006388:	40021800 	.word	0x40021800
 800638c:	40021c00 	.word	0x40021c00
 8006390:	40013c00 	.word	0x40013c00

08006394 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006394:	b480      	push	{r7}
 8006396:	b085      	sub	sp, #20
 8006398:	af00      	add	r7, sp, #0
 800639a:	6078      	str	r0, [r7, #4]
 800639c:	460b      	mov	r3, r1
 800639e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	691a      	ldr	r2, [r3, #16]
 80063a4:	887b      	ldrh	r3, [r7, #2]
 80063a6:	4013      	ands	r3, r2
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d002      	beq.n	80063b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80063ac:	2301      	movs	r3, #1
 80063ae:	73fb      	strb	r3, [r7, #15]
 80063b0:	e001      	b.n	80063b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80063b2:	2300      	movs	r3, #0
 80063b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80063b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80063b8:	4618      	mov	r0, r3
 80063ba:	3714      	adds	r7, #20
 80063bc:	46bd      	mov	sp, r7
 80063be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c2:	4770      	bx	lr

080063c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80063c4:	b480      	push	{r7}
 80063c6:	b083      	sub	sp, #12
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
 80063cc:	460b      	mov	r3, r1
 80063ce:	807b      	strh	r3, [r7, #2]
 80063d0:	4613      	mov	r3, r2
 80063d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80063d4:	787b      	ldrb	r3, [r7, #1]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d003      	beq.n	80063e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80063da:	887a      	ldrh	r2, [r7, #2]
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80063e0:	e003      	b.n	80063ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80063e2:	887b      	ldrh	r3, [r7, #2]
 80063e4:	041a      	lsls	r2, r3, #16
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	619a      	str	r2, [r3, #24]
}
 80063ea:	bf00      	nop
 80063ec:	370c      	adds	r7, #12
 80063ee:	46bd      	mov	sp, r7
 80063f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f4:	4770      	bx	lr
	...

080063f8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b082      	sub	sp, #8
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	4603      	mov	r3, r0
 8006400:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006402:	4b08      	ldr	r3, [pc, #32]	; (8006424 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006404:	695a      	ldr	r2, [r3, #20]
 8006406:	88fb      	ldrh	r3, [r7, #6]
 8006408:	4013      	ands	r3, r2
 800640a:	2b00      	cmp	r3, #0
 800640c:	d006      	beq.n	800641c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800640e:	4a05      	ldr	r2, [pc, #20]	; (8006424 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006410:	88fb      	ldrh	r3, [r7, #6]
 8006412:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006414:	88fb      	ldrh	r3, [r7, #6]
 8006416:	4618      	mov	r0, r3
 8006418:	f7fc fa7c 	bl	8002914 <HAL_GPIO_EXTI_Callback>
  }
}
 800641c:	bf00      	nop
 800641e:	3708      	adds	r7, #8
 8006420:	46bd      	mov	sp, r7
 8006422:	bd80      	pop	{r7, pc}
 8006424:	40013c00 	.word	0x40013c00

08006428 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006428:	b580      	push	{r7, lr}
 800642a:	b084      	sub	sp, #16
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d101      	bne.n	800643a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006436:	2301      	movs	r3, #1
 8006438:	e11f      	b.n	800667a <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006440:	b2db      	uxtb	r3, r3
 8006442:	2b00      	cmp	r3, #0
 8006444:	d106      	bne.n	8006454 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2200      	movs	r2, #0
 800644a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800644e:	6878      	ldr	r0, [r7, #4]
 8006450:	f7fd fb0a 	bl	8003a68 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2224      	movs	r2, #36	; 0x24
 8006458:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	681a      	ldr	r2, [r3, #0]
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f022 0201 	bic.w	r2, r2, #1
 800646a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	681a      	ldr	r2, [r3, #0]
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800647a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	681a      	ldr	r2, [r3, #0]
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800648a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800648c:	f003 ffa6 	bl	800a3dc <HAL_RCC_GetPCLK1Freq>
 8006490:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	685b      	ldr	r3, [r3, #4]
 8006496:	4a7b      	ldr	r2, [pc, #492]	; (8006684 <HAL_I2C_Init+0x25c>)
 8006498:	4293      	cmp	r3, r2
 800649a:	d807      	bhi.n	80064ac <HAL_I2C_Init+0x84>
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	4a7a      	ldr	r2, [pc, #488]	; (8006688 <HAL_I2C_Init+0x260>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	bf94      	ite	ls
 80064a4:	2301      	movls	r3, #1
 80064a6:	2300      	movhi	r3, #0
 80064a8:	b2db      	uxtb	r3, r3
 80064aa:	e006      	b.n	80064ba <HAL_I2C_Init+0x92>
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	4a77      	ldr	r2, [pc, #476]	; (800668c <HAL_I2C_Init+0x264>)
 80064b0:	4293      	cmp	r3, r2
 80064b2:	bf94      	ite	ls
 80064b4:	2301      	movls	r3, #1
 80064b6:	2300      	movhi	r3, #0
 80064b8:	b2db      	uxtb	r3, r3
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d001      	beq.n	80064c2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80064be:	2301      	movs	r3, #1
 80064c0:	e0db      	b.n	800667a <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	4a72      	ldr	r2, [pc, #456]	; (8006690 <HAL_I2C_Init+0x268>)
 80064c6:	fba2 2303 	umull	r2, r3, r2, r3
 80064ca:	0c9b      	lsrs	r3, r3, #18
 80064cc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	685b      	ldr	r3, [r3, #4]
 80064d4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	68ba      	ldr	r2, [r7, #8]
 80064de:	430a      	orrs	r2, r1
 80064e0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	6a1b      	ldr	r3, [r3, #32]
 80064e8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	685b      	ldr	r3, [r3, #4]
 80064f0:	4a64      	ldr	r2, [pc, #400]	; (8006684 <HAL_I2C_Init+0x25c>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d802      	bhi.n	80064fc <HAL_I2C_Init+0xd4>
 80064f6:	68bb      	ldr	r3, [r7, #8]
 80064f8:	3301      	adds	r3, #1
 80064fa:	e009      	b.n	8006510 <HAL_I2C_Init+0xe8>
 80064fc:	68bb      	ldr	r3, [r7, #8]
 80064fe:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006502:	fb02 f303 	mul.w	r3, r2, r3
 8006506:	4a63      	ldr	r2, [pc, #396]	; (8006694 <HAL_I2C_Init+0x26c>)
 8006508:	fba2 2303 	umull	r2, r3, r2, r3
 800650c:	099b      	lsrs	r3, r3, #6
 800650e:	3301      	adds	r3, #1
 8006510:	687a      	ldr	r2, [r7, #4]
 8006512:	6812      	ldr	r2, [r2, #0]
 8006514:	430b      	orrs	r3, r1
 8006516:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	69db      	ldr	r3, [r3, #28]
 800651e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006522:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	685b      	ldr	r3, [r3, #4]
 800652a:	4956      	ldr	r1, [pc, #344]	; (8006684 <HAL_I2C_Init+0x25c>)
 800652c:	428b      	cmp	r3, r1
 800652e:	d80d      	bhi.n	800654c <HAL_I2C_Init+0x124>
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	1e59      	subs	r1, r3, #1
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	005b      	lsls	r3, r3, #1
 800653a:	fbb1 f3f3 	udiv	r3, r1, r3
 800653e:	3301      	adds	r3, #1
 8006540:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006544:	2b04      	cmp	r3, #4
 8006546:	bf38      	it	cc
 8006548:	2304      	movcc	r3, #4
 800654a:	e04f      	b.n	80065ec <HAL_I2C_Init+0x1c4>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	689b      	ldr	r3, [r3, #8]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d111      	bne.n	8006578 <HAL_I2C_Init+0x150>
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	1e58      	subs	r0, r3, #1
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	6859      	ldr	r1, [r3, #4]
 800655c:	460b      	mov	r3, r1
 800655e:	005b      	lsls	r3, r3, #1
 8006560:	440b      	add	r3, r1
 8006562:	fbb0 f3f3 	udiv	r3, r0, r3
 8006566:	3301      	adds	r3, #1
 8006568:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800656c:	2b00      	cmp	r3, #0
 800656e:	bf0c      	ite	eq
 8006570:	2301      	moveq	r3, #1
 8006572:	2300      	movne	r3, #0
 8006574:	b2db      	uxtb	r3, r3
 8006576:	e012      	b.n	800659e <HAL_I2C_Init+0x176>
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	1e58      	subs	r0, r3, #1
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6859      	ldr	r1, [r3, #4]
 8006580:	460b      	mov	r3, r1
 8006582:	009b      	lsls	r3, r3, #2
 8006584:	440b      	add	r3, r1
 8006586:	0099      	lsls	r1, r3, #2
 8006588:	440b      	add	r3, r1
 800658a:	fbb0 f3f3 	udiv	r3, r0, r3
 800658e:	3301      	adds	r3, #1
 8006590:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006594:	2b00      	cmp	r3, #0
 8006596:	bf0c      	ite	eq
 8006598:	2301      	moveq	r3, #1
 800659a:	2300      	movne	r3, #0
 800659c:	b2db      	uxtb	r3, r3
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d001      	beq.n	80065a6 <HAL_I2C_Init+0x17e>
 80065a2:	2301      	movs	r3, #1
 80065a4:	e022      	b.n	80065ec <HAL_I2C_Init+0x1c4>
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	689b      	ldr	r3, [r3, #8]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d10e      	bne.n	80065cc <HAL_I2C_Init+0x1a4>
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	1e58      	subs	r0, r3, #1
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6859      	ldr	r1, [r3, #4]
 80065b6:	460b      	mov	r3, r1
 80065b8:	005b      	lsls	r3, r3, #1
 80065ba:	440b      	add	r3, r1
 80065bc:	fbb0 f3f3 	udiv	r3, r0, r3
 80065c0:	3301      	adds	r3, #1
 80065c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80065c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80065ca:	e00f      	b.n	80065ec <HAL_I2C_Init+0x1c4>
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	1e58      	subs	r0, r3, #1
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6859      	ldr	r1, [r3, #4]
 80065d4:	460b      	mov	r3, r1
 80065d6:	009b      	lsls	r3, r3, #2
 80065d8:	440b      	add	r3, r1
 80065da:	0099      	lsls	r1, r3, #2
 80065dc:	440b      	add	r3, r1
 80065de:	fbb0 f3f3 	udiv	r3, r0, r3
 80065e2:	3301      	adds	r3, #1
 80065e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80065e8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80065ec:	6879      	ldr	r1, [r7, #4]
 80065ee:	6809      	ldr	r1, [r1, #0]
 80065f0:	4313      	orrs	r3, r2
 80065f2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	69da      	ldr	r2, [r3, #28]
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6a1b      	ldr	r3, [r3, #32]
 8006606:	431a      	orrs	r2, r3
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	430a      	orrs	r2, r1
 800660e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	689b      	ldr	r3, [r3, #8]
 8006616:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800661a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800661e:	687a      	ldr	r2, [r7, #4]
 8006620:	6911      	ldr	r1, [r2, #16]
 8006622:	687a      	ldr	r2, [r7, #4]
 8006624:	68d2      	ldr	r2, [r2, #12]
 8006626:	4311      	orrs	r1, r2
 8006628:	687a      	ldr	r2, [r7, #4]
 800662a:	6812      	ldr	r2, [r2, #0]
 800662c:	430b      	orrs	r3, r1
 800662e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	68db      	ldr	r3, [r3, #12]
 8006636:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	695a      	ldr	r2, [r3, #20]
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	699b      	ldr	r3, [r3, #24]
 8006642:	431a      	orrs	r2, r3
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	430a      	orrs	r2, r1
 800664a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	681a      	ldr	r2, [r3, #0]
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f042 0201 	orr.w	r2, r2, #1
 800665a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2200      	movs	r2, #0
 8006660:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2220      	movs	r2, #32
 8006666:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2200      	movs	r2, #0
 800666e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2200      	movs	r2, #0
 8006674:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006678:	2300      	movs	r3, #0
}
 800667a:	4618      	mov	r0, r3
 800667c:	3710      	adds	r7, #16
 800667e:	46bd      	mov	sp, r7
 8006680:	bd80      	pop	{r7, pc}
 8006682:	bf00      	nop
 8006684:	000186a0 	.word	0x000186a0
 8006688:	001e847f 	.word	0x001e847f
 800668c:	003d08ff 	.word	0x003d08ff
 8006690:	431bde83 	.word	0x431bde83
 8006694:	10624dd3 	.word	0x10624dd3

08006698 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006698:	b580      	push	{r7, lr}
 800669a:	b088      	sub	sp, #32
 800669c:	af02      	add	r7, sp, #8
 800669e:	60f8      	str	r0, [r7, #12]
 80066a0:	607a      	str	r2, [r7, #4]
 80066a2:	461a      	mov	r2, r3
 80066a4:	460b      	mov	r3, r1
 80066a6:	817b      	strh	r3, [r7, #10]
 80066a8:	4613      	mov	r3, r2
 80066aa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80066ac:	f7fd fed0 	bl	8004450 <HAL_GetTick>
 80066b0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066b8:	b2db      	uxtb	r3, r3
 80066ba:	2b20      	cmp	r3, #32
 80066bc:	f040 80e0 	bne.w	8006880 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80066c0:	697b      	ldr	r3, [r7, #20]
 80066c2:	9300      	str	r3, [sp, #0]
 80066c4:	2319      	movs	r3, #25
 80066c6:	2201      	movs	r2, #1
 80066c8:	4970      	ldr	r1, [pc, #448]	; (800688c <HAL_I2C_Master_Transmit+0x1f4>)
 80066ca:	68f8      	ldr	r0, [r7, #12]
 80066cc:	f001 fefa 	bl	80084c4 <I2C_WaitOnFlagUntilTimeout>
 80066d0:	4603      	mov	r3, r0
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d001      	beq.n	80066da <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80066d6:	2302      	movs	r3, #2
 80066d8:	e0d3      	b.n	8006882 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066e0:	2b01      	cmp	r3, #1
 80066e2:	d101      	bne.n	80066e8 <HAL_I2C_Master_Transmit+0x50>
 80066e4:	2302      	movs	r3, #2
 80066e6:	e0cc      	b.n	8006882 <HAL_I2C_Master_Transmit+0x1ea>
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	2201      	movs	r2, #1
 80066ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f003 0301 	and.w	r3, r3, #1
 80066fa:	2b01      	cmp	r3, #1
 80066fc:	d007      	beq.n	800670e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	681a      	ldr	r2, [r3, #0]
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f042 0201 	orr.w	r2, r2, #1
 800670c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	681a      	ldr	r2, [r3, #0]
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800671c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	2221      	movs	r2, #33	; 0x21
 8006722:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	2210      	movs	r2, #16
 800672a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	2200      	movs	r2, #0
 8006732:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	687a      	ldr	r2, [r7, #4]
 8006738:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	893a      	ldrh	r2, [r7, #8]
 800673e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006744:	b29a      	uxth	r2, r3
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	4a50      	ldr	r2, [pc, #320]	; (8006890 <HAL_I2C_Master_Transmit+0x1f8>)
 800674e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006750:	8979      	ldrh	r1, [r7, #10]
 8006752:	697b      	ldr	r3, [r7, #20]
 8006754:	6a3a      	ldr	r2, [r7, #32]
 8006756:	68f8      	ldr	r0, [r7, #12]
 8006758:	f001 fd8a 	bl	8008270 <I2C_MasterRequestWrite>
 800675c:	4603      	mov	r3, r0
 800675e:	2b00      	cmp	r3, #0
 8006760:	d001      	beq.n	8006766 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8006762:	2301      	movs	r3, #1
 8006764:	e08d      	b.n	8006882 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006766:	2300      	movs	r3, #0
 8006768:	613b      	str	r3, [r7, #16]
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	695b      	ldr	r3, [r3, #20]
 8006770:	613b      	str	r3, [r7, #16]
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	699b      	ldr	r3, [r3, #24]
 8006778:	613b      	str	r3, [r7, #16]
 800677a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800677c:	e066      	b.n	800684c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800677e:	697a      	ldr	r2, [r7, #20]
 8006780:	6a39      	ldr	r1, [r7, #32]
 8006782:	68f8      	ldr	r0, [r7, #12]
 8006784:	f001 ff74 	bl	8008670 <I2C_WaitOnTXEFlagUntilTimeout>
 8006788:	4603      	mov	r3, r0
 800678a:	2b00      	cmp	r3, #0
 800678c:	d00d      	beq.n	80067aa <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006792:	2b04      	cmp	r3, #4
 8006794:	d107      	bne.n	80067a6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	681a      	ldr	r2, [r3, #0]
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80067a4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80067a6:	2301      	movs	r3, #1
 80067a8:	e06b      	b.n	8006882 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067ae:	781a      	ldrb	r2, [r3, #0]
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067ba:	1c5a      	adds	r2, r3, #1
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067c4:	b29b      	uxth	r3, r3
 80067c6:	3b01      	subs	r3, #1
 80067c8:	b29a      	uxth	r2, r3
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067d2:	3b01      	subs	r3, #1
 80067d4:	b29a      	uxth	r2, r3
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	695b      	ldr	r3, [r3, #20]
 80067e0:	f003 0304 	and.w	r3, r3, #4
 80067e4:	2b04      	cmp	r3, #4
 80067e6:	d11b      	bne.n	8006820 <HAL_I2C_Master_Transmit+0x188>
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d017      	beq.n	8006820 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067f4:	781a      	ldrb	r2, [r3, #0]
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006800:	1c5a      	adds	r2, r3, #1
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800680a:	b29b      	uxth	r3, r3
 800680c:	3b01      	subs	r3, #1
 800680e:	b29a      	uxth	r2, r3
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006818:	3b01      	subs	r3, #1
 800681a:	b29a      	uxth	r2, r3
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006820:	697a      	ldr	r2, [r7, #20]
 8006822:	6a39      	ldr	r1, [r7, #32]
 8006824:	68f8      	ldr	r0, [r7, #12]
 8006826:	f001 ff64 	bl	80086f2 <I2C_WaitOnBTFFlagUntilTimeout>
 800682a:	4603      	mov	r3, r0
 800682c:	2b00      	cmp	r3, #0
 800682e:	d00d      	beq.n	800684c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006834:	2b04      	cmp	r3, #4
 8006836:	d107      	bne.n	8006848 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	681a      	ldr	r2, [r3, #0]
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006846:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006848:	2301      	movs	r3, #1
 800684a:	e01a      	b.n	8006882 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006850:	2b00      	cmp	r3, #0
 8006852:	d194      	bne.n	800677e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	681a      	ldr	r2, [r3, #0]
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006862:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	2220      	movs	r2, #32
 8006868:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	2200      	movs	r2, #0
 8006870:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	2200      	movs	r2, #0
 8006878:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800687c:	2300      	movs	r3, #0
 800687e:	e000      	b.n	8006882 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8006880:	2302      	movs	r3, #2
  }
}
 8006882:	4618      	mov	r0, r3
 8006884:	3718      	adds	r7, #24
 8006886:	46bd      	mov	sp, r7
 8006888:	bd80      	pop	{r7, pc}
 800688a:	bf00      	nop
 800688c:	00100002 	.word	0x00100002
 8006890:	ffff0000 	.word	0xffff0000

08006894 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8006894:	b580      	push	{r7, lr}
 8006896:	b08a      	sub	sp, #40	; 0x28
 8006898:	af02      	add	r7, sp, #8
 800689a:	60f8      	str	r0, [r7, #12]
 800689c:	607a      	str	r2, [r7, #4]
 800689e:	603b      	str	r3, [r7, #0]
 80068a0:	460b      	mov	r3, r1
 80068a2:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80068a4:	f7fd fdd4 	bl	8004450 <HAL_GetTick>
 80068a8:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 80068aa:	2301      	movs	r3, #1
 80068ac:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068b4:	b2db      	uxtb	r3, r3
 80068b6:	2b20      	cmp	r3, #32
 80068b8:	f040 8111 	bne.w	8006ade <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80068bc:	69fb      	ldr	r3, [r7, #28]
 80068be:	9300      	str	r3, [sp, #0]
 80068c0:	2319      	movs	r3, #25
 80068c2:	2201      	movs	r2, #1
 80068c4:	4988      	ldr	r1, [pc, #544]	; (8006ae8 <HAL_I2C_IsDeviceReady+0x254>)
 80068c6:	68f8      	ldr	r0, [r7, #12]
 80068c8:	f001 fdfc 	bl	80084c4 <I2C_WaitOnFlagUntilTimeout>
 80068cc:	4603      	mov	r3, r0
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d001      	beq.n	80068d6 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80068d2:	2302      	movs	r3, #2
 80068d4:	e104      	b.n	8006ae0 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80068dc:	2b01      	cmp	r3, #1
 80068de:	d101      	bne.n	80068e4 <HAL_I2C_IsDeviceReady+0x50>
 80068e0:	2302      	movs	r3, #2
 80068e2:	e0fd      	b.n	8006ae0 <HAL_I2C_IsDeviceReady+0x24c>
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	2201      	movs	r2, #1
 80068e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f003 0301 	and.w	r3, r3, #1
 80068f6:	2b01      	cmp	r3, #1
 80068f8:	d007      	beq.n	800690a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	681a      	ldr	r2, [r3, #0]
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f042 0201 	orr.w	r2, r2, #1
 8006908:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	681a      	ldr	r2, [r3, #0]
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006918:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	2224      	movs	r2, #36	; 0x24
 800691e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	2200      	movs	r2, #0
 8006926:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	4a70      	ldr	r2, [pc, #448]	; (8006aec <HAL_I2C_IsDeviceReady+0x258>)
 800692c:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	681a      	ldr	r2, [r3, #0]
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800693c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800693e:	69fb      	ldr	r3, [r7, #28]
 8006940:	9300      	str	r3, [sp, #0]
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	2200      	movs	r2, #0
 8006946:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800694a:	68f8      	ldr	r0, [r7, #12]
 800694c:	f001 fdba 	bl	80084c4 <I2C_WaitOnFlagUntilTimeout>
 8006950:	4603      	mov	r3, r0
 8006952:	2b00      	cmp	r3, #0
 8006954:	d00d      	beq.n	8006972 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006960:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006964:	d103      	bne.n	800696e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	f44f 7200 	mov.w	r2, #512	; 0x200
 800696c:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800696e:	2303      	movs	r3, #3
 8006970:	e0b6      	b.n	8006ae0 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006972:	897b      	ldrh	r3, [r7, #10]
 8006974:	b2db      	uxtb	r3, r3
 8006976:	461a      	mov	r2, r3
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006980:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8006982:	f7fd fd65 	bl	8004450 <HAL_GetTick>
 8006986:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	695b      	ldr	r3, [r3, #20]
 800698e:	f003 0302 	and.w	r3, r3, #2
 8006992:	2b02      	cmp	r3, #2
 8006994:	bf0c      	ite	eq
 8006996:	2301      	moveq	r3, #1
 8006998:	2300      	movne	r3, #0
 800699a:	b2db      	uxtb	r3, r3
 800699c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	695b      	ldr	r3, [r3, #20]
 80069a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80069a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80069ac:	bf0c      	ite	eq
 80069ae:	2301      	moveq	r3, #1
 80069b0:	2300      	movne	r3, #0
 80069b2:	b2db      	uxtb	r3, r3
 80069b4:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80069b6:	e025      	b.n	8006a04 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80069b8:	f7fd fd4a 	bl	8004450 <HAL_GetTick>
 80069bc:	4602      	mov	r2, r0
 80069be:	69fb      	ldr	r3, [r7, #28]
 80069c0:	1ad3      	subs	r3, r2, r3
 80069c2:	683a      	ldr	r2, [r7, #0]
 80069c4:	429a      	cmp	r2, r3
 80069c6:	d302      	bcc.n	80069ce <HAL_I2C_IsDeviceReady+0x13a>
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d103      	bne.n	80069d6 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	22a0      	movs	r2, #160	; 0xa0
 80069d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	695b      	ldr	r3, [r3, #20]
 80069dc:	f003 0302 	and.w	r3, r3, #2
 80069e0:	2b02      	cmp	r3, #2
 80069e2:	bf0c      	ite	eq
 80069e4:	2301      	moveq	r3, #1
 80069e6:	2300      	movne	r3, #0
 80069e8:	b2db      	uxtb	r3, r3
 80069ea:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	695b      	ldr	r3, [r3, #20]
 80069f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80069f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80069fa:	bf0c      	ite	eq
 80069fc:	2301      	moveq	r3, #1
 80069fe:	2300      	movne	r3, #0
 8006a00:	b2db      	uxtb	r3, r3
 8006a02:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a0a:	b2db      	uxtb	r3, r3
 8006a0c:	2ba0      	cmp	r3, #160	; 0xa0
 8006a0e:	d005      	beq.n	8006a1c <HAL_I2C_IsDeviceReady+0x188>
 8006a10:	7dfb      	ldrb	r3, [r7, #23]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d102      	bne.n	8006a1c <HAL_I2C_IsDeviceReady+0x188>
 8006a16:	7dbb      	ldrb	r3, [r7, #22]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d0cd      	beq.n	80069b8 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	2220      	movs	r2, #32
 8006a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	695b      	ldr	r3, [r3, #20]
 8006a2a:	f003 0302 	and.w	r3, r3, #2
 8006a2e:	2b02      	cmp	r3, #2
 8006a30:	d129      	bne.n	8006a86 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	681a      	ldr	r2, [r3, #0]
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a40:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006a42:	2300      	movs	r3, #0
 8006a44:	613b      	str	r3, [r7, #16]
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	695b      	ldr	r3, [r3, #20]
 8006a4c:	613b      	str	r3, [r7, #16]
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	699b      	ldr	r3, [r3, #24]
 8006a54:	613b      	str	r3, [r7, #16]
 8006a56:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006a58:	69fb      	ldr	r3, [r7, #28]
 8006a5a:	9300      	str	r3, [sp, #0]
 8006a5c:	2319      	movs	r3, #25
 8006a5e:	2201      	movs	r2, #1
 8006a60:	4921      	ldr	r1, [pc, #132]	; (8006ae8 <HAL_I2C_IsDeviceReady+0x254>)
 8006a62:	68f8      	ldr	r0, [r7, #12]
 8006a64:	f001 fd2e 	bl	80084c4 <I2C_WaitOnFlagUntilTimeout>
 8006a68:	4603      	mov	r3, r0
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d001      	beq.n	8006a72 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8006a6e:	2301      	movs	r3, #1
 8006a70:	e036      	b.n	8006ae0 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	2220      	movs	r2, #32
 8006a76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8006a82:	2300      	movs	r3, #0
 8006a84:	e02c      	b.n	8006ae0 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	681a      	ldr	r2, [r3, #0]
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a94:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006a9e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006aa0:	69fb      	ldr	r3, [r7, #28]
 8006aa2:	9300      	str	r3, [sp, #0]
 8006aa4:	2319      	movs	r3, #25
 8006aa6:	2201      	movs	r2, #1
 8006aa8:	490f      	ldr	r1, [pc, #60]	; (8006ae8 <HAL_I2C_IsDeviceReady+0x254>)
 8006aaa:	68f8      	ldr	r0, [r7, #12]
 8006aac:	f001 fd0a 	bl	80084c4 <I2C_WaitOnFlagUntilTimeout>
 8006ab0:	4603      	mov	r3, r0
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d001      	beq.n	8006aba <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	e012      	b.n	8006ae0 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8006aba:	69bb      	ldr	r3, [r7, #24]
 8006abc:	3301      	adds	r3, #1
 8006abe:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8006ac0:	69ba      	ldr	r2, [r7, #24]
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	429a      	cmp	r2, r3
 8006ac6:	f4ff af32 	bcc.w	800692e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	2220      	movs	r2, #32
 8006ace:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006ada:	2301      	movs	r3, #1
 8006adc:	e000      	b.n	8006ae0 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8006ade:	2302      	movs	r3, #2
  }
}
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	3720      	adds	r7, #32
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	bd80      	pop	{r7, pc}
 8006ae8:	00100002 	.word	0x00100002
 8006aec:	ffff0000 	.word	0xffff0000

08006af0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b088      	sub	sp, #32
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8006af8:	2300      	movs	r3, #0
 8006afa:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	685b      	ldr	r3, [r3, #4]
 8006b02:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b08:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006b10:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b18:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8006b1a:	7bfb      	ldrb	r3, [r7, #15]
 8006b1c:	2b10      	cmp	r3, #16
 8006b1e:	d003      	beq.n	8006b28 <HAL_I2C_EV_IRQHandler+0x38>
 8006b20:	7bfb      	ldrb	r3, [r7, #15]
 8006b22:	2b40      	cmp	r3, #64	; 0x40
 8006b24:	f040 80bd 	bne.w	8006ca2 <HAL_I2C_EV_IRQHandler+0x1b2>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	699b      	ldr	r3, [r3, #24]
 8006b2e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	695b      	ldr	r3, [r3, #20]
 8006b36:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8006b38:	69fb      	ldr	r3, [r7, #28]
 8006b3a:	f003 0301 	and.w	r3, r3, #1
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d10d      	bne.n	8006b5e <HAL_I2C_EV_IRQHandler+0x6e>
 8006b42:	693b      	ldr	r3, [r7, #16]
 8006b44:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006b48:	d003      	beq.n	8006b52 <HAL_I2C_EV_IRQHandler+0x62>
 8006b4a:	693b      	ldr	r3, [r7, #16]
 8006b4c:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006b50:	d101      	bne.n	8006b56 <HAL_I2C_EV_IRQHandler+0x66>
 8006b52:	2301      	movs	r3, #1
 8006b54:	e000      	b.n	8006b58 <HAL_I2C_EV_IRQHandler+0x68>
 8006b56:	2300      	movs	r3, #0
 8006b58:	2b01      	cmp	r3, #1
 8006b5a:	f000 812e 	beq.w	8006dba <HAL_I2C_EV_IRQHandler+0x2ca>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006b5e:	69fb      	ldr	r3, [r7, #28]
 8006b60:	f003 0301 	and.w	r3, r3, #1
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d00c      	beq.n	8006b82 <HAL_I2C_EV_IRQHandler+0x92>
 8006b68:	697b      	ldr	r3, [r7, #20]
 8006b6a:	0a5b      	lsrs	r3, r3, #9
 8006b6c:	f003 0301 	and.w	r3, r3, #1
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d006      	beq.n	8006b82 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8006b74:	6878      	ldr	r0, [r7, #4]
 8006b76:	f001 fe5e 	bl	8008836 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8006b7a:	6878      	ldr	r0, [r7, #4]
 8006b7c:	f000 fd62 	bl	8007644 <I2C_Master_SB>
 8006b80:	e08e      	b.n	8006ca0 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006b82:	69fb      	ldr	r3, [r7, #28]
 8006b84:	08db      	lsrs	r3, r3, #3
 8006b86:	f003 0301 	and.w	r3, r3, #1
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d009      	beq.n	8006ba2 <HAL_I2C_EV_IRQHandler+0xb2>
 8006b8e:	697b      	ldr	r3, [r7, #20]
 8006b90:	0a5b      	lsrs	r3, r3, #9
 8006b92:	f003 0301 	and.w	r3, r3, #1
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d003      	beq.n	8006ba2 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8006b9a:	6878      	ldr	r0, [r7, #4]
 8006b9c:	f000 fdd8 	bl	8007750 <I2C_Master_ADD10>
 8006ba0:	e07e      	b.n	8006ca0 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006ba2:	69fb      	ldr	r3, [r7, #28]
 8006ba4:	085b      	lsrs	r3, r3, #1
 8006ba6:	f003 0301 	and.w	r3, r3, #1
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d009      	beq.n	8006bc2 <HAL_I2C_EV_IRQHandler+0xd2>
 8006bae:	697b      	ldr	r3, [r7, #20]
 8006bb0:	0a5b      	lsrs	r3, r3, #9
 8006bb2:	f003 0301 	and.w	r3, r3, #1
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d003      	beq.n	8006bc2 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8006bba:	6878      	ldr	r0, [r7, #4]
 8006bbc:	f000 fdf2 	bl	80077a4 <I2C_Master_ADDR>
 8006bc0:	e06e      	b.n	8006ca0 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8006bc2:	69bb      	ldr	r3, [r7, #24]
 8006bc4:	089b      	lsrs	r3, r3, #2
 8006bc6:	f003 0301 	and.w	r3, r3, #1
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d037      	beq.n	8006c3e <HAL_I2C_EV_IRQHandler+0x14e>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	685b      	ldr	r3, [r3, #4]
 8006bd4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006bd8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006bdc:	f000 80ef 	beq.w	8006dbe <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006be0:	69fb      	ldr	r3, [r7, #28]
 8006be2:	09db      	lsrs	r3, r3, #7
 8006be4:	f003 0301 	and.w	r3, r3, #1
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d00f      	beq.n	8006c0c <HAL_I2C_EV_IRQHandler+0x11c>
 8006bec:	697b      	ldr	r3, [r7, #20]
 8006bee:	0a9b      	lsrs	r3, r3, #10
 8006bf0:	f003 0301 	and.w	r3, r3, #1
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d009      	beq.n	8006c0c <HAL_I2C_EV_IRQHandler+0x11c>
 8006bf8:	69fb      	ldr	r3, [r7, #28]
 8006bfa:	089b      	lsrs	r3, r3, #2
 8006bfc:	f003 0301 	and.w	r3, r3, #1
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d103      	bne.n	8006c0c <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8006c04:	6878      	ldr	r0, [r7, #4]
 8006c06:	f000 f9ef 	bl	8006fe8 <I2C_MasterTransmit_TXE>
 8006c0a:	e049      	b.n	8006ca0 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006c0c:	69fb      	ldr	r3, [r7, #28]
 8006c0e:	089b      	lsrs	r3, r3, #2
 8006c10:	f003 0301 	and.w	r3, r3, #1
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	f000 80d2 	beq.w	8006dbe <HAL_I2C_EV_IRQHandler+0x2ce>
 8006c1a:	697b      	ldr	r3, [r7, #20]
 8006c1c:	0a5b      	lsrs	r3, r3, #9
 8006c1e:	f003 0301 	and.w	r3, r3, #1
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	f000 80cb 	beq.w	8006dbe <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          if (CurrentMode == HAL_I2C_MODE_MASTER)
 8006c28:	7bfb      	ldrb	r3, [r7, #15]
 8006c2a:	2b10      	cmp	r3, #16
 8006c2c:	d103      	bne.n	8006c36 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8006c2e:	6878      	ldr	r0, [r7, #4]
 8006c30:	f000 fa76 	bl	8007120 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006c34:	e0c3      	b.n	8006dbe <HAL_I2C_EV_IRQHandler+0x2ce>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006c36:	6878      	ldr	r0, [r7, #4]
 8006c38:	f000 fada 	bl	80071f0 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006c3c:	e0bf      	b.n	8006dbe <HAL_I2C_EV_IRQHandler+0x2ce>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	685b      	ldr	r3, [r3, #4]
 8006c44:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006c48:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006c4c:	f000 80b7 	beq.w	8006dbe <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006c50:	69fb      	ldr	r3, [r7, #28]
 8006c52:	099b      	lsrs	r3, r3, #6
 8006c54:	f003 0301 	and.w	r3, r3, #1
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d00f      	beq.n	8006c7c <HAL_I2C_EV_IRQHandler+0x18c>
 8006c5c:	697b      	ldr	r3, [r7, #20]
 8006c5e:	0a9b      	lsrs	r3, r3, #10
 8006c60:	f003 0301 	and.w	r3, r3, #1
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d009      	beq.n	8006c7c <HAL_I2C_EV_IRQHandler+0x18c>
 8006c68:	69fb      	ldr	r3, [r7, #28]
 8006c6a:	089b      	lsrs	r3, r3, #2
 8006c6c:	f003 0301 	and.w	r3, r3, #1
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d103      	bne.n	8006c7c <HAL_I2C_EV_IRQHandler+0x18c>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8006c74:	6878      	ldr	r0, [r7, #4]
 8006c76:	f000 fb4a 	bl	800730e <I2C_MasterReceive_RXNE>
 8006c7a:	e011      	b.n	8006ca0 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006c7c:	69fb      	ldr	r3, [r7, #28]
 8006c7e:	089b      	lsrs	r3, r3, #2
 8006c80:	f003 0301 	and.w	r3, r3, #1
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	f000 809a 	beq.w	8006dbe <HAL_I2C_EV_IRQHandler+0x2ce>
 8006c8a:	697b      	ldr	r3, [r7, #20]
 8006c8c:	0a5b      	lsrs	r3, r3, #9
 8006c8e:	f003 0301 	and.w	r3, r3, #1
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	f000 8093 	beq.w	8006dbe <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          I2C_MasterReceive_BTF(hi2c);
 8006c98:	6878      	ldr	r0, [r7, #4]
 8006c9a:	f000 fbe9 	bl	8007470 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006c9e:	e08e      	b.n	8006dbe <HAL_I2C_EV_IRQHandler+0x2ce>
 8006ca0:	e08d      	b.n	8006dbe <HAL_I2C_EV_IRQHandler+0x2ce>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d004      	beq.n	8006cb4 <HAL_I2C_EV_IRQHandler+0x1c4>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	695b      	ldr	r3, [r3, #20]
 8006cb0:	61fb      	str	r3, [r7, #28]
 8006cb2:	e007      	b.n	8006cc4 <HAL_I2C_EV_IRQHandler+0x1d4>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	699b      	ldr	r3, [r3, #24]
 8006cba:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	695b      	ldr	r3, [r3, #20]
 8006cc2:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006cc4:	69fb      	ldr	r3, [r7, #28]
 8006cc6:	085b      	lsrs	r3, r3, #1
 8006cc8:	f003 0301 	and.w	r3, r3, #1
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d012      	beq.n	8006cf6 <HAL_I2C_EV_IRQHandler+0x206>
 8006cd0:	697b      	ldr	r3, [r7, #20]
 8006cd2:	0a5b      	lsrs	r3, r3, #9
 8006cd4:	f003 0301 	and.w	r3, r3, #1
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d00c      	beq.n	8006cf6 <HAL_I2C_EV_IRQHandler+0x206>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d003      	beq.n	8006cec <HAL_I2C_EV_IRQHandler+0x1fc>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	699b      	ldr	r3, [r3, #24]
 8006cea:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8006cec:	69b9      	ldr	r1, [r7, #24]
 8006cee:	6878      	ldr	r0, [r7, #4]
 8006cf0:	f000 ffa7 	bl	8007c42 <I2C_Slave_ADDR>
 8006cf4:	e066      	b.n	8006dc4 <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006cf6:	69fb      	ldr	r3, [r7, #28]
 8006cf8:	091b      	lsrs	r3, r3, #4
 8006cfa:	f003 0301 	and.w	r3, r3, #1
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d009      	beq.n	8006d16 <HAL_I2C_EV_IRQHandler+0x226>
 8006d02:	697b      	ldr	r3, [r7, #20]
 8006d04:	0a5b      	lsrs	r3, r3, #9
 8006d06:	f003 0301 	and.w	r3, r3, #1
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d003      	beq.n	8006d16 <HAL_I2C_EV_IRQHandler+0x226>
    {
      I2C_Slave_STOPF(hi2c);
 8006d0e:	6878      	ldr	r0, [r7, #4]
 8006d10:	f000 ffdc 	bl	8007ccc <I2C_Slave_STOPF>
 8006d14:	e056      	b.n	8006dc4 <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006d16:	7bbb      	ldrb	r3, [r7, #14]
 8006d18:	2b21      	cmp	r3, #33	; 0x21
 8006d1a:	d002      	beq.n	8006d22 <HAL_I2C_EV_IRQHandler+0x232>
 8006d1c:	7bbb      	ldrb	r3, [r7, #14]
 8006d1e:	2b29      	cmp	r3, #41	; 0x29
 8006d20:	d125      	bne.n	8006d6e <HAL_I2C_EV_IRQHandler+0x27e>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006d22:	69fb      	ldr	r3, [r7, #28]
 8006d24:	09db      	lsrs	r3, r3, #7
 8006d26:	f003 0301 	and.w	r3, r3, #1
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d00f      	beq.n	8006d4e <HAL_I2C_EV_IRQHandler+0x25e>
 8006d2e:	697b      	ldr	r3, [r7, #20]
 8006d30:	0a9b      	lsrs	r3, r3, #10
 8006d32:	f003 0301 	and.w	r3, r3, #1
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d009      	beq.n	8006d4e <HAL_I2C_EV_IRQHandler+0x25e>
 8006d3a:	69fb      	ldr	r3, [r7, #28]
 8006d3c:	089b      	lsrs	r3, r3, #2
 8006d3e:	f003 0301 	and.w	r3, r3, #1
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d103      	bne.n	8006d4e <HAL_I2C_EV_IRQHandler+0x25e>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8006d46:	6878      	ldr	r0, [r7, #4]
 8006d48:	f000 febd 	bl	8007ac6 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006d4c:	e039      	b.n	8006dc2 <HAL_I2C_EV_IRQHandler+0x2d2>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006d4e:	69fb      	ldr	r3, [r7, #28]
 8006d50:	089b      	lsrs	r3, r3, #2
 8006d52:	f003 0301 	and.w	r3, r3, #1
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d033      	beq.n	8006dc2 <HAL_I2C_EV_IRQHandler+0x2d2>
 8006d5a:	697b      	ldr	r3, [r7, #20]
 8006d5c:	0a5b      	lsrs	r3, r3, #9
 8006d5e:	f003 0301 	and.w	r3, r3, #1
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d02d      	beq.n	8006dc2 <HAL_I2C_EV_IRQHandler+0x2d2>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8006d66:	6878      	ldr	r0, [r7, #4]
 8006d68:	f000 feea 	bl	8007b40 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006d6c:	e029      	b.n	8006dc2 <HAL_I2C_EV_IRQHandler+0x2d2>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006d6e:	69fb      	ldr	r3, [r7, #28]
 8006d70:	099b      	lsrs	r3, r3, #6
 8006d72:	f003 0301 	and.w	r3, r3, #1
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d00f      	beq.n	8006d9a <HAL_I2C_EV_IRQHandler+0x2aa>
 8006d7a:	697b      	ldr	r3, [r7, #20]
 8006d7c:	0a9b      	lsrs	r3, r3, #10
 8006d7e:	f003 0301 	and.w	r3, r3, #1
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d009      	beq.n	8006d9a <HAL_I2C_EV_IRQHandler+0x2aa>
 8006d86:	69fb      	ldr	r3, [r7, #28]
 8006d88:	089b      	lsrs	r3, r3, #2
 8006d8a:	f003 0301 	and.w	r3, r3, #1
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d103      	bne.n	8006d9a <HAL_I2C_EV_IRQHandler+0x2aa>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8006d92:	6878      	ldr	r0, [r7, #4]
 8006d94:	f000 fef5 	bl	8007b82 <I2C_SlaveReceive_RXNE>
 8006d98:	e014      	b.n	8006dc4 <HAL_I2C_EV_IRQHandler+0x2d4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006d9a:	69fb      	ldr	r3, [r7, #28]
 8006d9c:	089b      	lsrs	r3, r3, #2
 8006d9e:	f003 0301 	and.w	r3, r3, #1
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d00e      	beq.n	8006dc4 <HAL_I2C_EV_IRQHandler+0x2d4>
 8006da6:	697b      	ldr	r3, [r7, #20]
 8006da8:	0a5b      	lsrs	r3, r3, #9
 8006daa:	f003 0301 	and.w	r3, r3, #1
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d008      	beq.n	8006dc4 <HAL_I2C_EV_IRQHandler+0x2d4>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8006db2:	6878      	ldr	r0, [r7, #4]
 8006db4:	f000 ff23 	bl	8007bfe <I2C_SlaveReceive_BTF>
 8006db8:	e004      	b.n	8006dc4 <HAL_I2C_EV_IRQHandler+0x2d4>
      return;
 8006dba:	bf00      	nop
 8006dbc:	e002      	b.n	8006dc4 <HAL_I2C_EV_IRQHandler+0x2d4>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006dbe:	bf00      	nop
 8006dc0:	e000      	b.n	8006dc4 <HAL_I2C_EV_IRQHandler+0x2d4>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006dc2:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8006dc4:	3720      	adds	r7, #32
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	bd80      	pop	{r7, pc}

08006dca <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006dca:	b580      	push	{r7, lr}
 8006dcc:	b08a      	sub	sp, #40	; 0x28
 8006dce:	af00      	add	r7, sp, #0
 8006dd0:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	695b      	ldr	r3, [r3, #20]
 8006dd8:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	685b      	ldr	r3, [r3, #4]
 8006de0:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8006de2:	2300      	movs	r3, #0
 8006de4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006dec:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006dee:	6a3b      	ldr	r3, [r7, #32]
 8006df0:	0a1b      	lsrs	r3, r3, #8
 8006df2:	f003 0301 	and.w	r3, r3, #1
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d00e      	beq.n	8006e18 <HAL_I2C_ER_IRQHandler+0x4e>
 8006dfa:	69fb      	ldr	r3, [r7, #28]
 8006dfc:	0a1b      	lsrs	r3, r3, #8
 8006dfe:	f003 0301 	and.w	r3, r3, #1
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d008      	beq.n	8006e18 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8006e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e08:	f043 0301 	orr.w	r3, r3, #1
 8006e0c:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006e16:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006e18:	6a3b      	ldr	r3, [r7, #32]
 8006e1a:	0a5b      	lsrs	r3, r3, #9
 8006e1c:	f003 0301 	and.w	r3, r3, #1
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d00e      	beq.n	8006e42 <HAL_I2C_ER_IRQHandler+0x78>
 8006e24:	69fb      	ldr	r3, [r7, #28]
 8006e26:	0a1b      	lsrs	r3, r3, #8
 8006e28:	f003 0301 	and.w	r3, r3, #1
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d008      	beq.n	8006e42 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8006e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e32:	f043 0302 	orr.w	r3, r3, #2
 8006e36:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8006e40:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006e42:	6a3b      	ldr	r3, [r7, #32]
 8006e44:	0a9b      	lsrs	r3, r3, #10
 8006e46:	f003 0301 	and.w	r3, r3, #1
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d03f      	beq.n	8006ece <HAL_I2C_ER_IRQHandler+0x104>
 8006e4e:	69fb      	ldr	r3, [r7, #28]
 8006e50:	0a1b      	lsrs	r3, r3, #8
 8006e52:	f003 0301 	and.w	r3, r3, #1
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d039      	beq.n	8006ece <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8006e5a:	7efb      	ldrb	r3, [r7, #27]
 8006e5c:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e62:	b29b      	uxth	r3, r3
 8006e64:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e6c:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e72:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8006e74:	7ebb      	ldrb	r3, [r7, #26]
 8006e76:	2b20      	cmp	r3, #32
 8006e78:	d112      	bne.n	8006ea0 <HAL_I2C_ER_IRQHandler+0xd6>
 8006e7a:	697b      	ldr	r3, [r7, #20]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d10f      	bne.n	8006ea0 <HAL_I2C_ER_IRQHandler+0xd6>
 8006e80:	7cfb      	ldrb	r3, [r7, #19]
 8006e82:	2b21      	cmp	r3, #33	; 0x21
 8006e84:	d008      	beq.n	8006e98 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8006e86:	7cfb      	ldrb	r3, [r7, #19]
 8006e88:	2b29      	cmp	r3, #41	; 0x29
 8006e8a:	d005      	beq.n	8006e98 <HAL_I2C_ER_IRQHandler+0xce>
 8006e8c:	7cfb      	ldrb	r3, [r7, #19]
 8006e8e:	2b28      	cmp	r3, #40	; 0x28
 8006e90:	d106      	bne.n	8006ea0 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	2b21      	cmp	r3, #33	; 0x21
 8006e96:	d103      	bne.n	8006ea0 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8006e98:	6878      	ldr	r0, [r7, #4]
 8006e9a:	f001 f847 	bl	8007f2c <I2C_Slave_AF>
 8006e9e:	e016      	b.n	8006ece <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006ea8:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8006eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eac:	f043 0304 	orr.w	r3, r3, #4
 8006eb0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8006eb2:	7efb      	ldrb	r3, [r7, #27]
 8006eb4:	2b10      	cmp	r3, #16
 8006eb6:	d002      	beq.n	8006ebe <HAL_I2C_ER_IRQHandler+0xf4>
 8006eb8:	7efb      	ldrb	r3, [r7, #27]
 8006eba:	2b40      	cmp	r3, #64	; 0x40
 8006ebc:	d107      	bne.n	8006ece <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	681a      	ldr	r2, [r3, #0]
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ecc:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006ece:	6a3b      	ldr	r3, [r7, #32]
 8006ed0:	0adb      	lsrs	r3, r3, #11
 8006ed2:	f003 0301 	and.w	r3, r3, #1
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d00e      	beq.n	8006ef8 <HAL_I2C_ER_IRQHandler+0x12e>
 8006eda:	69fb      	ldr	r3, [r7, #28]
 8006edc:	0a1b      	lsrs	r3, r3, #8
 8006ede:	f003 0301 	and.w	r3, r3, #1
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d008      	beq.n	8006ef8 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8006ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ee8:	f043 0308 	orr.w	r3, r3, #8
 8006eec:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8006ef6:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8006ef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d008      	beq.n	8006f10 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f04:	431a      	orrs	r2, r3
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8006f0a:	6878      	ldr	r0, [r7, #4]
 8006f0c:	f001 f87e 	bl	800800c <I2C_ITError>
  }
}
 8006f10:	bf00      	nop
 8006f12:	3728      	adds	r7, #40	; 0x28
 8006f14:	46bd      	mov	sp, r7
 8006f16:	bd80      	pop	{r7, pc}

08006f18 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006f18:	b480      	push	{r7}
 8006f1a:	b083      	sub	sp, #12
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8006f20:	bf00      	nop
 8006f22:	370c      	adds	r7, #12
 8006f24:	46bd      	mov	sp, r7
 8006f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2a:	4770      	bx	lr

08006f2c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006f2c:	b480      	push	{r7}
 8006f2e:	b083      	sub	sp, #12
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8006f34:	bf00      	nop
 8006f36:	370c      	adds	r7, #12
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3e:	4770      	bx	lr

08006f40 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006f40:	b480      	push	{r7}
 8006f42:	b083      	sub	sp, #12
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8006f48:	bf00      	nop
 8006f4a:	370c      	adds	r7, #12
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f52:	4770      	bx	lr

08006f54 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006f54:	b480      	push	{r7}
 8006f56:	b083      	sub	sp, #12
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8006f5c:	bf00      	nop
 8006f5e:	370c      	adds	r7, #12
 8006f60:	46bd      	mov	sp, r7
 8006f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f66:	4770      	bx	lr

08006f68 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8006f68:	b480      	push	{r7}
 8006f6a:	b083      	sub	sp, #12
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	6078      	str	r0, [r7, #4]
 8006f70:	460b      	mov	r3, r1
 8006f72:	70fb      	strb	r3, [r7, #3]
 8006f74:	4613      	mov	r3, r2
 8006f76:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8006f78:	bf00      	nop
 8006f7a:	370c      	adds	r7, #12
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f82:	4770      	bx	lr

08006f84 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006f84:	b480      	push	{r7}
 8006f86:	b083      	sub	sp, #12
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8006f8c:	bf00      	nop
 8006f8e:	370c      	adds	r7, #12
 8006f90:	46bd      	mov	sp, r7
 8006f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f96:	4770      	bx	lr

08006f98 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006f98:	b480      	push	{r7}
 8006f9a:	b083      	sub	sp, #12
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8006fa0:	bf00      	nop
 8006fa2:	370c      	adds	r7, #12
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006faa:	4770      	bx	lr

08006fac <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006fac:	b480      	push	{r7}
 8006fae:	b083      	sub	sp, #12
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8006fb4:	bf00      	nop
 8006fb6:	370c      	adds	r7, #12
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbe:	4770      	bx	lr

08006fc0 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006fc0:	b480      	push	{r7}
 8006fc2:	b083      	sub	sp, #12
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8006fc8:	bf00      	nop
 8006fca:	370c      	adds	r7, #12
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd2:	4770      	bx	lr

08006fd4 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006fd4:	b480      	push	{r7}
 8006fd6:	b083      	sub	sp, #12
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8006fdc:	bf00      	nop
 8006fde:	370c      	adds	r7, #12
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe6:	4770      	bx	lr

08006fe8 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b084      	sub	sp, #16
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ff6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006ffe:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007004:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800700a:	2b00      	cmp	r3, #0
 800700c:	d150      	bne.n	80070b0 <I2C_MasterTransmit_TXE+0xc8>
 800700e:	7bfb      	ldrb	r3, [r7, #15]
 8007010:	2b21      	cmp	r3, #33	; 0x21
 8007012:	d14d      	bne.n	80070b0 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007014:	68bb      	ldr	r3, [r7, #8]
 8007016:	2b08      	cmp	r3, #8
 8007018:	d01d      	beq.n	8007056 <I2C_MasterTransmit_TXE+0x6e>
 800701a:	68bb      	ldr	r3, [r7, #8]
 800701c:	2b20      	cmp	r3, #32
 800701e:	d01a      	beq.n	8007056 <I2C_MasterTransmit_TXE+0x6e>
 8007020:	68bb      	ldr	r3, [r7, #8]
 8007022:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007026:	d016      	beq.n	8007056 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	685a      	ldr	r2, [r3, #4]
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007036:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2211      	movs	r2, #17
 800703c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	2200      	movs	r2, #0
 8007042:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2220      	movs	r2, #32
 800704a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800704e:	6878      	ldr	r0, [r7, #4]
 8007050:	f7ff ff62 	bl	8006f18 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007054:	e060      	b.n	8007118 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	685a      	ldr	r2, [r3, #4]
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007064:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	681a      	ldr	r2, [r3, #0]
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007074:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	2200      	movs	r2, #0
 800707a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2220      	movs	r2, #32
 8007080:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800708a:	b2db      	uxtb	r3, r3
 800708c:	2b40      	cmp	r3, #64	; 0x40
 800708e:	d107      	bne.n	80070a0 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2200      	movs	r2, #0
 8007094:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8007098:	6878      	ldr	r0, [r7, #4]
 800709a:	f7ff ff7d 	bl	8006f98 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800709e:	e03b      	b.n	8007118 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2200      	movs	r2, #0
 80070a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80070a8:	6878      	ldr	r0, [r7, #4]
 80070aa:	f7ff ff35 	bl	8006f18 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80070ae:	e033      	b.n	8007118 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80070b0:	7bfb      	ldrb	r3, [r7, #15]
 80070b2:	2b21      	cmp	r3, #33	; 0x21
 80070b4:	d005      	beq.n	80070c2 <I2C_MasterTransmit_TXE+0xda>
 80070b6:	7bbb      	ldrb	r3, [r7, #14]
 80070b8:	2b40      	cmp	r3, #64	; 0x40
 80070ba:	d12d      	bne.n	8007118 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80070bc:	7bfb      	ldrb	r3, [r7, #15]
 80070be:	2b22      	cmp	r3, #34	; 0x22
 80070c0:	d12a      	bne.n	8007118 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070c6:	b29b      	uxth	r3, r3
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d108      	bne.n	80070de <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	685a      	ldr	r2, [r3, #4]
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80070da:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80070dc:	e01c      	b.n	8007118 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80070e4:	b2db      	uxtb	r3, r3
 80070e6:	2b40      	cmp	r3, #64	; 0x40
 80070e8:	d103      	bne.n	80070f2 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80070ea:	6878      	ldr	r0, [r7, #4]
 80070ec:	f000 f880 	bl	80071f0 <I2C_MemoryTransmit_TXE_BTF>
}
 80070f0:	e012      	b.n	8007118 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070f6:	781a      	ldrb	r2, [r3, #0]
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007102:	1c5a      	adds	r2, r3, #1
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800710c:	b29b      	uxth	r3, r3
 800710e:	3b01      	subs	r3, #1
 8007110:	b29a      	uxth	r2, r3
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007116:	e7ff      	b.n	8007118 <I2C_MasterTransmit_TXE+0x130>
 8007118:	bf00      	nop
 800711a:	3710      	adds	r7, #16
 800711c:	46bd      	mov	sp, r7
 800711e:	bd80      	pop	{r7, pc}

08007120 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8007120:	b580      	push	{r7, lr}
 8007122:	b084      	sub	sp, #16
 8007124:	af00      	add	r7, sp, #0
 8007126:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800712c:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007134:	b2db      	uxtb	r3, r3
 8007136:	2b21      	cmp	r3, #33	; 0x21
 8007138:	d156      	bne.n	80071e8 <I2C_MasterTransmit_BTF+0xc8>
  {
    if (hi2c->XferCount != 0U)
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800713e:	b29b      	uxth	r3, r3
 8007140:	2b00      	cmp	r3, #0
 8007142:	d012      	beq.n	800716a <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007148:	781a      	ldrb	r2, [r3, #0]
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007154:	1c5a      	adds	r2, r3, #1
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800715e:	b29b      	uxth	r3, r3
 8007160:	3b01      	subs	r3, #1
 8007162:	b29a      	uxth	r2, r3
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8007168:	e03e      	b.n	80071e8 <I2C_MasterTransmit_BTF+0xc8>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	2b08      	cmp	r3, #8
 800716e:	d01d      	beq.n	80071ac <I2C_MasterTransmit_BTF+0x8c>
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	2b20      	cmp	r3, #32
 8007174:	d01a      	beq.n	80071ac <I2C_MasterTransmit_BTF+0x8c>
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800717c:	d016      	beq.n	80071ac <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	685a      	ldr	r2, [r3, #4]
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800718c:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2211      	movs	r2, #17
 8007192:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	2200      	movs	r2, #0
 8007198:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2220      	movs	r2, #32
 80071a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80071a4:	6878      	ldr	r0, [r7, #4]
 80071a6:	f7ff feb7 	bl	8006f18 <HAL_I2C_MasterTxCpltCallback>
}
 80071aa:	e01d      	b.n	80071e8 <I2C_MasterTransmit_BTF+0xc8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	685a      	ldr	r2, [r3, #4]
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80071ba:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	681a      	ldr	r2, [r3, #0]
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80071ca:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2200      	movs	r2, #0
 80071d0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	2220      	movs	r2, #32
 80071d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2200      	movs	r2, #0
 80071de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80071e2:	6878      	ldr	r0, [r7, #4]
 80071e4:	f7ff fe98 	bl	8006f18 <HAL_I2C_MasterTxCpltCallback>
}
 80071e8:	bf00      	nop
 80071ea:	3710      	adds	r7, #16
 80071ec:	46bd      	mov	sp, r7
 80071ee:	bd80      	pop	{r7, pc}

080071f0 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	b084      	sub	sp, #16
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071fe:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007204:	2b00      	cmp	r3, #0
 8007206:	d11d      	bne.n	8007244 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800720c:	2b01      	cmp	r3, #1
 800720e:	d10b      	bne.n	8007228 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007214:	b2da      	uxtb	r2, r3
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007220:	1c9a      	adds	r2, r3, #2
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8007226:	e06e      	b.n	8007306 <I2C_MemoryTransmit_TXE_BTF+0x116>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800722c:	b29b      	uxth	r3, r3
 800722e:	121b      	asrs	r3, r3, #8
 8007230:	b2da      	uxtb	r2, r3
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800723c:	1c5a      	adds	r2, r3, #1
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007242:	e060      	b.n	8007306 <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 1U)
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007248:	2b01      	cmp	r3, #1
 800724a:	d10b      	bne.n	8007264 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007250:	b2da      	uxtb	r2, r3
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800725c:	1c5a      	adds	r2, r3, #1
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007262:	e050      	b.n	8007306 <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 2U)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007268:	2b02      	cmp	r3, #2
 800726a:	d14c      	bne.n	8007306 <I2C_MemoryTransmit_TXE_BTF+0x116>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800726c:	7bfb      	ldrb	r3, [r7, #15]
 800726e:	2b22      	cmp	r3, #34	; 0x22
 8007270:	d108      	bne.n	8007284 <I2C_MemoryTransmit_TXE_BTF+0x94>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	681a      	ldr	r2, [r3, #0]
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007280:	601a      	str	r2, [r3, #0]
}
 8007282:	e040      	b.n	8007306 <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007288:	b29b      	uxth	r3, r3
 800728a:	2b00      	cmp	r3, #0
 800728c:	d015      	beq.n	80072ba <I2C_MemoryTransmit_TXE_BTF+0xca>
 800728e:	7bfb      	ldrb	r3, [r7, #15]
 8007290:	2b21      	cmp	r3, #33	; 0x21
 8007292:	d112      	bne.n	80072ba <I2C_MemoryTransmit_TXE_BTF+0xca>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007298:	781a      	ldrb	r2, [r3, #0]
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072a4:	1c5a      	adds	r2, r3, #1
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072ae:	b29b      	uxth	r3, r3
 80072b0:	3b01      	subs	r3, #1
 80072b2:	b29a      	uxth	r2, r3
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80072b8:	e025      	b.n	8007306 <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072be:	b29b      	uxth	r3, r3
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d120      	bne.n	8007306 <I2C_MemoryTransmit_TXE_BTF+0x116>
 80072c4:	7bfb      	ldrb	r3, [r7, #15]
 80072c6:	2b21      	cmp	r3, #33	; 0x21
 80072c8:	d11d      	bne.n	8007306 <I2C_MemoryTransmit_TXE_BTF+0x116>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	685a      	ldr	r2, [r3, #4]
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80072d8:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	681a      	ldr	r2, [r3, #0]
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80072e8:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2200      	movs	r2, #0
 80072ee:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2220      	movs	r2, #32
 80072f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2200      	movs	r2, #0
 80072fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8007300:	6878      	ldr	r0, [r7, #4]
 8007302:	f7ff fe49 	bl	8006f98 <HAL_I2C_MemTxCpltCallback>
}
 8007306:	bf00      	nop
 8007308:	3710      	adds	r7, #16
 800730a:	46bd      	mov	sp, r7
 800730c:	bd80      	pop	{r7, pc}

0800730e <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800730e:	b580      	push	{r7, lr}
 8007310:	b084      	sub	sp, #16
 8007312:	af00      	add	r7, sp, #0
 8007314:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800731c:	b2db      	uxtb	r3, r3
 800731e:	2b22      	cmp	r3, #34	; 0x22
 8007320:	f040 80a2 	bne.w	8007468 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007328:	b29b      	uxth	r3, r3
 800732a:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	2b03      	cmp	r3, #3
 8007330:	d921      	bls.n	8007376 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	691a      	ldr	r2, [r3, #16]
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800733c:	b2d2      	uxtb	r2, r2
 800733e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007344:	1c5a      	adds	r2, r3, #1
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800734e:	b29b      	uxth	r3, r3
 8007350:	3b01      	subs	r3, #1
 8007352:	b29a      	uxth	r2, r3
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800735c:	b29b      	uxth	r3, r3
 800735e:	2b03      	cmp	r3, #3
 8007360:	f040 8082 	bne.w	8007468 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	685a      	ldr	r2, [r3, #4]
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007372:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8007374:	e078      	b.n	8007468 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800737a:	2b02      	cmp	r3, #2
 800737c:	d074      	beq.n	8007468 <I2C_MasterReceive_RXNE+0x15a>
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	2b01      	cmp	r3, #1
 8007382:	d002      	beq.n	800738a <I2C_MasterReceive_RXNE+0x7c>
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	2b00      	cmp	r3, #0
 8007388:	d16e      	bne.n	8007468 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800738a:	6878      	ldr	r0, [r7, #4]
 800738c:	f001 f9f2 	bl	8008774 <I2C_WaitOnSTOPRequestThroughIT>
 8007390:	4603      	mov	r3, r0
 8007392:	2b00      	cmp	r3, #0
 8007394:	d142      	bne.n	800741c <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	681a      	ldr	r2, [r3, #0]
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80073a4:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	685a      	ldr	r2, [r3, #4]
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80073b4:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	691a      	ldr	r2, [r3, #16]
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073c0:	b2d2      	uxtb	r2, r2
 80073c2:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073c8:	1c5a      	adds	r2, r3, #1
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073d2:	b29b      	uxth	r3, r3
 80073d4:	3b01      	subs	r3, #1
 80073d6:	b29a      	uxth	r2, r3
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2220      	movs	r2, #32
 80073e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80073ea:	b2db      	uxtb	r3, r3
 80073ec:	2b40      	cmp	r3, #64	; 0x40
 80073ee:	d10a      	bne.n	8007406 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2200      	movs	r2, #0
 80073f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	2200      	movs	r2, #0
 80073fc:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80073fe:	6878      	ldr	r0, [r7, #4]
 8007400:	f7ff fdd4 	bl	8006fac <HAL_I2C_MemRxCpltCallback>
}
 8007404:	e030      	b.n	8007468 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2200      	movs	r2, #0
 800740a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2212      	movs	r2, #18
 8007412:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8007414:	6878      	ldr	r0, [r7, #4]
 8007416:	f7ff fd89 	bl	8006f2c <HAL_I2C_MasterRxCpltCallback>
}
 800741a:	e025      	b.n	8007468 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	685a      	ldr	r2, [r3, #4]
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800742a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	691a      	ldr	r2, [r3, #16]
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007436:	b2d2      	uxtb	r2, r2
 8007438:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800743e:	1c5a      	adds	r2, r3, #1
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007448:	b29b      	uxth	r3, r3
 800744a:	3b01      	subs	r3, #1
 800744c:	b29a      	uxth	r2, r3
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	2220      	movs	r2, #32
 8007456:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2200      	movs	r2, #0
 800745e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8007462:	6878      	ldr	r0, [r7, #4]
 8007464:	f7ff fdac 	bl	8006fc0 <HAL_I2C_ErrorCallback>
}
 8007468:	bf00      	nop
 800746a:	3710      	adds	r7, #16
 800746c:	46bd      	mov	sp, r7
 800746e:	bd80      	pop	{r7, pc}

08007470 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8007470:	b580      	push	{r7, lr}
 8007472:	b084      	sub	sp, #16
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800747c:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007482:	b29b      	uxth	r3, r3
 8007484:	2b04      	cmp	r3, #4
 8007486:	d11b      	bne.n	80074c0 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	685a      	ldr	r2, [r3, #4]
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007496:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	691a      	ldr	r2, [r3, #16]
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074a2:	b2d2      	uxtb	r2, r2
 80074a4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074aa:	1c5a      	adds	r2, r3, #1
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074b4:	b29b      	uxth	r3, r3
 80074b6:	3b01      	subs	r3, #1
 80074b8:	b29a      	uxth	r2, r3
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80074be:	e0bd      	b.n	800763c <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074c4:	b29b      	uxth	r3, r3
 80074c6:	2b03      	cmp	r3, #3
 80074c8:	d129      	bne.n	800751e <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	685a      	ldr	r2, [r3, #4]
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80074d8:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	2b04      	cmp	r3, #4
 80074de:	d00a      	beq.n	80074f6 <I2C_MasterReceive_BTF+0x86>
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	2b02      	cmp	r3, #2
 80074e4:	d007      	beq.n	80074f6 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	681a      	ldr	r2, [r3, #0]
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80074f4:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	691a      	ldr	r2, [r3, #16]
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007500:	b2d2      	uxtb	r2, r2
 8007502:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007508:	1c5a      	adds	r2, r3, #1
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007512:	b29b      	uxth	r3, r3
 8007514:	3b01      	subs	r3, #1
 8007516:	b29a      	uxth	r2, r3
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800751c:	e08e      	b.n	800763c <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007522:	b29b      	uxth	r3, r3
 8007524:	2b02      	cmp	r3, #2
 8007526:	d176      	bne.n	8007616 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	2b01      	cmp	r3, #1
 800752c:	d002      	beq.n	8007534 <I2C_MasterReceive_BTF+0xc4>
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	2b10      	cmp	r3, #16
 8007532:	d108      	bne.n	8007546 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	681a      	ldr	r2, [r3, #0]
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007542:	601a      	str	r2, [r3, #0]
 8007544:	e019      	b.n	800757a <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	2b04      	cmp	r3, #4
 800754a:	d002      	beq.n	8007552 <I2C_MasterReceive_BTF+0xe2>
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	2b02      	cmp	r3, #2
 8007550:	d108      	bne.n	8007564 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	681a      	ldr	r2, [r3, #0]
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007560:	601a      	str	r2, [r3, #0]
 8007562:	e00a      	b.n	800757a <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	2b10      	cmp	r3, #16
 8007568:	d007      	beq.n	800757a <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	681a      	ldr	r2, [r3, #0]
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007578:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	691a      	ldr	r2, [r3, #16]
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007584:	b2d2      	uxtb	r2, r2
 8007586:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800758c:	1c5a      	adds	r2, r3, #1
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007596:	b29b      	uxth	r3, r3
 8007598:	3b01      	subs	r3, #1
 800759a:	b29a      	uxth	r2, r3
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	691a      	ldr	r2, [r3, #16]
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075aa:	b2d2      	uxtb	r2, r2
 80075ac:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075b2:	1c5a      	adds	r2, r3, #1
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075bc:	b29b      	uxth	r3, r3
 80075be:	3b01      	subs	r3, #1
 80075c0:	b29a      	uxth	r2, r3
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	685a      	ldr	r2, [r3, #4]
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80075d4:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	2220      	movs	r2, #32
 80075da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80075e4:	b2db      	uxtb	r3, r3
 80075e6:	2b40      	cmp	r3, #64	; 0x40
 80075e8:	d10a      	bne.n	8007600 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2200      	movs	r2, #0
 80075ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	2200      	movs	r2, #0
 80075f6:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80075f8:	6878      	ldr	r0, [r7, #4]
 80075fa:	f7ff fcd7 	bl	8006fac <HAL_I2C_MemRxCpltCallback>
}
 80075fe:	e01d      	b.n	800763c <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2200      	movs	r2, #0
 8007604:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2212      	movs	r2, #18
 800760c:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800760e:	6878      	ldr	r0, [r7, #4]
 8007610:	f7ff fc8c 	bl	8006f2c <HAL_I2C_MasterRxCpltCallback>
}
 8007614:	e012      	b.n	800763c <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	691a      	ldr	r2, [r3, #16]
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007620:	b2d2      	uxtb	r2, r2
 8007622:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007628:	1c5a      	adds	r2, r3, #1
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007632:	b29b      	uxth	r3, r3
 8007634:	3b01      	subs	r3, #1
 8007636:	b29a      	uxth	r2, r3
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800763c:	bf00      	nop
 800763e:	3710      	adds	r7, #16
 8007640:	46bd      	mov	sp, r7
 8007642:	bd80      	pop	{r7, pc}

08007644 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8007644:	b480      	push	{r7}
 8007646:	b083      	sub	sp, #12
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007652:	b2db      	uxtb	r3, r3
 8007654:	2b40      	cmp	r3, #64	; 0x40
 8007656:	d117      	bne.n	8007688 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800765c:	2b00      	cmp	r3, #0
 800765e:	d109      	bne.n	8007674 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007664:	b2db      	uxtb	r3, r3
 8007666:	461a      	mov	r2, r3
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007670:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8007672:	e067      	b.n	8007744 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007678:	b2db      	uxtb	r3, r3
 800767a:	f043 0301 	orr.w	r3, r3, #1
 800767e:	b2da      	uxtb	r2, r3
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	611a      	str	r2, [r3, #16]
}
 8007686:	e05d      	b.n	8007744 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	691b      	ldr	r3, [r3, #16]
 800768c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007690:	d133      	bne.n	80076fa <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007698:	b2db      	uxtb	r3, r3
 800769a:	2b21      	cmp	r3, #33	; 0x21
 800769c:	d109      	bne.n	80076b2 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076a2:	b2db      	uxtb	r3, r3
 80076a4:	461a      	mov	r2, r3
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80076ae:	611a      	str	r2, [r3, #16]
 80076b0:	e008      	b.n	80076c4 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076b6:	b2db      	uxtb	r3, r3
 80076b8:	f043 0301 	orr.w	r3, r3, #1
 80076bc:	b2da      	uxtb	r2, r3
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d004      	beq.n	80076d6 <I2C_Master_SB+0x92>
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80076d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d108      	bne.n	80076e8 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d032      	beq.n	8007744 <I2C_Master_SB+0x100>
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d02d      	beq.n	8007744 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	685a      	ldr	r2, [r3, #4]
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80076f6:	605a      	str	r2, [r3, #4]
}
 80076f8:	e024      	b.n	8007744 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d10e      	bne.n	8007720 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007706:	b29b      	uxth	r3, r3
 8007708:	11db      	asrs	r3, r3, #7
 800770a:	b2db      	uxtb	r3, r3
 800770c:	f003 0306 	and.w	r3, r3, #6
 8007710:	b2db      	uxtb	r3, r3
 8007712:	f063 030f 	orn	r3, r3, #15
 8007716:	b2da      	uxtb	r2, r3
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	611a      	str	r2, [r3, #16]
}
 800771e:	e011      	b.n	8007744 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007724:	2b01      	cmp	r3, #1
 8007726:	d10d      	bne.n	8007744 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800772c:	b29b      	uxth	r3, r3
 800772e:	11db      	asrs	r3, r3, #7
 8007730:	b2db      	uxtb	r3, r3
 8007732:	f003 0306 	and.w	r3, r3, #6
 8007736:	b2db      	uxtb	r3, r3
 8007738:	f063 030e 	orn	r3, r3, #14
 800773c:	b2da      	uxtb	r2, r3
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	611a      	str	r2, [r3, #16]
}
 8007744:	bf00      	nop
 8007746:	370c      	adds	r7, #12
 8007748:	46bd      	mov	sp, r7
 800774a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774e:	4770      	bx	lr

08007750 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8007750:	b480      	push	{r7}
 8007752:	b083      	sub	sp, #12
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800775c:	b2da      	uxtb	r2, r3
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	611a      	str	r2, [r3, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007768:	2b00      	cmp	r3, #0
 800776a:	d103      	bne.n	8007774 <I2C_Master_ADD10+0x24>
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007770:	2b00      	cmp	r3, #0
 8007772:	d011      	beq.n	8007798 <I2C_Master_ADD10+0x48>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007778:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800777a:	2b00      	cmp	r3, #0
 800777c:	d104      	bne.n	8007788 <I2C_Master_ADD10+0x38>
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007782:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007784:	2b00      	cmp	r3, #0
 8007786:	d007      	beq.n	8007798 <I2C_Master_ADD10+0x48>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	685a      	ldr	r2, [r3, #4]
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007796:	605a      	str	r2, [r3, #4]
    }
  }
}
 8007798:	bf00      	nop
 800779a:	370c      	adds	r7, #12
 800779c:	46bd      	mov	sp, r7
 800779e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a2:	4770      	bx	lr

080077a4 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80077a4:	b480      	push	{r7}
 80077a6:	b091      	sub	sp, #68	; 0x44
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80077b2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077ba:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077c0:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80077c8:	b2db      	uxtb	r3, r3
 80077ca:	2b22      	cmp	r3, #34	; 0x22
 80077cc:	f040 8169 	bne.w	8007aa2 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d10f      	bne.n	80077f8 <I2C_Master_ADDR+0x54>
 80077d8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80077dc:	2b40      	cmp	r3, #64	; 0x40
 80077de:	d10b      	bne.n	80077f8 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80077e0:	2300      	movs	r3, #0
 80077e2:	633b      	str	r3, [r7, #48]	; 0x30
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	695b      	ldr	r3, [r3, #20]
 80077ea:	633b      	str	r3, [r7, #48]	; 0x30
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	699b      	ldr	r3, [r3, #24]
 80077f2:	633b      	str	r3, [r7, #48]	; 0x30
 80077f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077f6:	e160      	b.n	8007aba <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d11d      	bne.n	800783c <I2C_Master_ADDR+0x98>
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	691b      	ldr	r3, [r3, #16]
 8007804:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007808:	d118      	bne.n	800783c <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800780a:	2300      	movs	r3, #0
 800780c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	695b      	ldr	r3, [r3, #20]
 8007814:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	699b      	ldr	r3, [r3, #24]
 800781c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800781e:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	681a      	ldr	r2, [r3, #0]
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800782e:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007834:	1c5a      	adds	r2, r3, #1
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	651a      	str	r2, [r3, #80]	; 0x50
 800783a:	e13e      	b.n	8007aba <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007840:	b29b      	uxth	r3, r3
 8007842:	2b00      	cmp	r3, #0
 8007844:	d113      	bne.n	800786e <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007846:	2300      	movs	r3, #0
 8007848:	62bb      	str	r3, [r7, #40]	; 0x28
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	695b      	ldr	r3, [r3, #20]
 8007850:	62bb      	str	r3, [r7, #40]	; 0x28
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	699b      	ldr	r3, [r3, #24]
 8007858:	62bb      	str	r3, [r7, #40]	; 0x28
 800785a:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	681a      	ldr	r2, [r3, #0]
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800786a:	601a      	str	r2, [r3, #0]
 800786c:	e115      	b.n	8007a9a <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007872:	b29b      	uxth	r3, r3
 8007874:	2b01      	cmp	r3, #1
 8007876:	f040 808a 	bne.w	800798e <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800787a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800787c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007880:	d137      	bne.n	80078f2 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	681a      	ldr	r2, [r3, #0]
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007890:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	685b      	ldr	r3, [r3, #4]
 8007898:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800789c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80078a0:	d113      	bne.n	80078ca <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	681a      	ldr	r2, [r3, #0]
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80078b0:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80078b2:	2300      	movs	r3, #0
 80078b4:	627b      	str	r3, [r7, #36]	; 0x24
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	695b      	ldr	r3, [r3, #20]
 80078bc:	627b      	str	r3, [r7, #36]	; 0x24
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	699b      	ldr	r3, [r3, #24]
 80078c4:	627b      	str	r3, [r7, #36]	; 0x24
 80078c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078c8:	e0e7      	b.n	8007a9a <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80078ca:	2300      	movs	r3, #0
 80078cc:	623b      	str	r3, [r7, #32]
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	695b      	ldr	r3, [r3, #20]
 80078d4:	623b      	str	r3, [r7, #32]
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	699b      	ldr	r3, [r3, #24]
 80078dc:	623b      	str	r3, [r7, #32]
 80078de:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	681a      	ldr	r2, [r3, #0]
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80078ee:	601a      	str	r2, [r3, #0]
 80078f0:	e0d3      	b.n	8007a9a <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80078f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078f4:	2b08      	cmp	r3, #8
 80078f6:	d02e      	beq.n	8007956 <I2C_Master_ADDR+0x1b2>
 80078f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078fa:	2b20      	cmp	r3, #32
 80078fc:	d02b      	beq.n	8007956 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80078fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007900:	2b12      	cmp	r3, #18
 8007902:	d102      	bne.n	800790a <I2C_Master_ADDR+0x166>
 8007904:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007906:	2b01      	cmp	r3, #1
 8007908:	d125      	bne.n	8007956 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800790a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800790c:	2b04      	cmp	r3, #4
 800790e:	d00e      	beq.n	800792e <I2C_Master_ADDR+0x18a>
 8007910:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007912:	2b02      	cmp	r3, #2
 8007914:	d00b      	beq.n	800792e <I2C_Master_ADDR+0x18a>
 8007916:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007918:	2b10      	cmp	r3, #16
 800791a:	d008      	beq.n	800792e <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	681a      	ldr	r2, [r3, #0]
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800792a:	601a      	str	r2, [r3, #0]
 800792c:	e007      	b.n	800793e <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	681a      	ldr	r2, [r3, #0]
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800793c:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800793e:	2300      	movs	r3, #0
 8007940:	61fb      	str	r3, [r7, #28]
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	695b      	ldr	r3, [r3, #20]
 8007948:	61fb      	str	r3, [r7, #28]
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	699b      	ldr	r3, [r3, #24]
 8007950:	61fb      	str	r3, [r7, #28]
 8007952:	69fb      	ldr	r3, [r7, #28]
 8007954:	e0a1      	b.n	8007a9a <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	681a      	ldr	r2, [r3, #0]
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007964:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007966:	2300      	movs	r3, #0
 8007968:	61bb      	str	r3, [r7, #24]
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	695b      	ldr	r3, [r3, #20]
 8007970:	61bb      	str	r3, [r7, #24]
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	699b      	ldr	r3, [r3, #24]
 8007978:	61bb      	str	r3, [r7, #24]
 800797a:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	681a      	ldr	r2, [r3, #0]
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800798a:	601a      	str	r2, [r3, #0]
 800798c:	e085      	b.n	8007a9a <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007992:	b29b      	uxth	r3, r3
 8007994:	2b02      	cmp	r3, #2
 8007996:	d14d      	bne.n	8007a34 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8007998:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800799a:	2b04      	cmp	r3, #4
 800799c:	d016      	beq.n	80079cc <I2C_Master_ADDR+0x228>
 800799e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079a0:	2b02      	cmp	r3, #2
 80079a2:	d013      	beq.n	80079cc <I2C_Master_ADDR+0x228>
 80079a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079a6:	2b10      	cmp	r3, #16
 80079a8:	d010      	beq.n	80079cc <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	681a      	ldr	r2, [r3, #0]
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80079b8:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	681a      	ldr	r2, [r3, #0]
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80079c8:	601a      	str	r2, [r3, #0]
 80079ca:	e007      	b.n	80079dc <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	681a      	ldr	r2, [r3, #0]
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80079da:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	685b      	ldr	r3, [r3, #4]
 80079e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80079e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80079ea:	d117      	bne.n	8007a1c <I2C_Master_ADDR+0x278>
 80079ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079ee:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80079f2:	d00b      	beq.n	8007a0c <I2C_Master_ADDR+0x268>
 80079f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079f6:	2b01      	cmp	r3, #1
 80079f8:	d008      	beq.n	8007a0c <I2C_Master_ADDR+0x268>
 80079fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079fc:	2b08      	cmp	r3, #8
 80079fe:	d005      	beq.n	8007a0c <I2C_Master_ADDR+0x268>
 8007a00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a02:	2b10      	cmp	r3, #16
 8007a04:	d002      	beq.n	8007a0c <I2C_Master_ADDR+0x268>
 8007a06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a08:	2b20      	cmp	r3, #32
 8007a0a:	d107      	bne.n	8007a1c <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	685a      	ldr	r2, [r3, #4]
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007a1a:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	617b      	str	r3, [r7, #20]
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	695b      	ldr	r3, [r3, #20]
 8007a26:	617b      	str	r3, [r7, #20]
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	699b      	ldr	r3, [r3, #24]
 8007a2e:	617b      	str	r3, [r7, #20]
 8007a30:	697b      	ldr	r3, [r7, #20]
 8007a32:	e032      	b.n	8007a9a <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	681a      	ldr	r2, [r3, #0]
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007a42:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	685b      	ldr	r3, [r3, #4]
 8007a4a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007a4e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007a52:	d117      	bne.n	8007a84 <I2C_Master_ADDR+0x2e0>
 8007a54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a56:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007a5a:	d00b      	beq.n	8007a74 <I2C_Master_ADDR+0x2d0>
 8007a5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a5e:	2b01      	cmp	r3, #1
 8007a60:	d008      	beq.n	8007a74 <I2C_Master_ADDR+0x2d0>
 8007a62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a64:	2b08      	cmp	r3, #8
 8007a66:	d005      	beq.n	8007a74 <I2C_Master_ADDR+0x2d0>
 8007a68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a6a:	2b10      	cmp	r3, #16
 8007a6c:	d002      	beq.n	8007a74 <I2C_Master_ADDR+0x2d0>
 8007a6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a70:	2b20      	cmp	r3, #32
 8007a72:	d107      	bne.n	8007a84 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	685a      	ldr	r2, [r3, #4]
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007a82:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a84:	2300      	movs	r3, #0
 8007a86:	613b      	str	r3, [r7, #16]
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	695b      	ldr	r3, [r3, #20]
 8007a8e:	613b      	str	r3, [r7, #16]
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	699b      	ldr	r3, [r3, #24]
 8007a96:	613b      	str	r3, [r7, #16]
 8007a98:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	2200      	movs	r2, #0
 8007a9e:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8007aa0:	e00b      	b.n	8007aba <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	60fb      	str	r3, [r7, #12]
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	695b      	ldr	r3, [r3, #20]
 8007aac:	60fb      	str	r3, [r7, #12]
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	699b      	ldr	r3, [r3, #24]
 8007ab4:	60fb      	str	r3, [r7, #12]
 8007ab6:	68fb      	ldr	r3, [r7, #12]
}
 8007ab8:	e7ff      	b.n	8007aba <I2C_Master_ADDR+0x316>
 8007aba:	bf00      	nop
 8007abc:	3744      	adds	r7, #68	; 0x44
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac4:	4770      	bx	lr

08007ac6 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8007ac6:	b580      	push	{r7, lr}
 8007ac8:	b084      	sub	sp, #16
 8007aca:	af00      	add	r7, sp, #0
 8007acc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ad4:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ada:	b29b      	uxth	r3, r3
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d02b      	beq.n	8007b38 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ae4:	781a      	ldrb	r2, [r3, #0]
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007af0:	1c5a      	adds	r2, r3, #1
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007afa:	b29b      	uxth	r3, r3
 8007afc:	3b01      	subs	r3, #1
 8007afe:	b29a      	uxth	r2, r3
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b08:	b29b      	uxth	r3, r3
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d114      	bne.n	8007b38 <I2C_SlaveTransmit_TXE+0x72>
 8007b0e:	7bfb      	ldrb	r3, [r7, #15]
 8007b10:	2b29      	cmp	r3, #41	; 0x29
 8007b12:	d111      	bne.n	8007b38 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	685a      	ldr	r2, [r3, #4]
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007b22:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2221      	movs	r2, #33	; 0x21
 8007b28:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2228      	movs	r2, #40	; 0x28
 8007b2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007b32:	6878      	ldr	r0, [r7, #4]
 8007b34:	f7ff fa04 	bl	8006f40 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8007b38:	bf00      	nop
 8007b3a:	3710      	adds	r7, #16
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	bd80      	pop	{r7, pc}

08007b40 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8007b40:	b480      	push	{r7}
 8007b42:	b083      	sub	sp, #12
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b4c:	b29b      	uxth	r3, r3
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d011      	beq.n	8007b76 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b56:	781a      	ldrb	r2, [r3, #0]
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b62:	1c5a      	adds	r2, r3, #1
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b6c:	b29b      	uxth	r3, r3
 8007b6e:	3b01      	subs	r3, #1
 8007b70:	b29a      	uxth	r2, r3
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8007b76:	bf00      	nop
 8007b78:	370c      	adds	r7, #12
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b80:	4770      	bx	lr

08007b82 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8007b82:	b580      	push	{r7, lr}
 8007b84:	b084      	sub	sp, #16
 8007b86:	af00      	add	r7, sp, #0
 8007b88:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b90:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b96:	b29b      	uxth	r3, r3
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d02c      	beq.n	8007bf6 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	691a      	ldr	r2, [r3, #16]
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ba6:	b2d2      	uxtb	r2, r2
 8007ba8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bae:	1c5a      	adds	r2, r3, #1
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bb8:	b29b      	uxth	r3, r3
 8007bba:	3b01      	subs	r3, #1
 8007bbc:	b29a      	uxth	r2, r3
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bc6:	b29b      	uxth	r3, r3
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d114      	bne.n	8007bf6 <I2C_SlaveReceive_RXNE+0x74>
 8007bcc:	7bfb      	ldrb	r3, [r7, #15]
 8007bce:	2b2a      	cmp	r3, #42	; 0x2a
 8007bd0:	d111      	bne.n	8007bf6 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	685a      	ldr	r2, [r3, #4]
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007be0:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	2222      	movs	r2, #34	; 0x22
 8007be6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2228      	movs	r2, #40	; 0x28
 8007bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007bf0:	6878      	ldr	r0, [r7, #4]
 8007bf2:	f7ff f9af 	bl	8006f54 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8007bf6:	bf00      	nop
 8007bf8:	3710      	adds	r7, #16
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	bd80      	pop	{r7, pc}

08007bfe <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8007bfe:	b480      	push	{r7}
 8007c00:	b083      	sub	sp, #12
 8007c02:	af00      	add	r7, sp, #0
 8007c04:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c0a:	b29b      	uxth	r3, r3
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d012      	beq.n	8007c36 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	691a      	ldr	r2, [r3, #16]
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c1a:	b2d2      	uxtb	r2, r2
 8007c1c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c22:	1c5a      	adds	r2, r3, #1
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c2c:	b29b      	uxth	r3, r3
 8007c2e:	3b01      	subs	r3, #1
 8007c30:	b29a      	uxth	r2, r3
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8007c36:	bf00      	nop
 8007c38:	370c      	adds	r7, #12
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c40:	4770      	bx	lr

08007c42 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8007c42:	b580      	push	{r7, lr}
 8007c44:	b084      	sub	sp, #16
 8007c46:	af00      	add	r7, sp, #0
 8007c48:	6078      	str	r0, [r7, #4]
 8007c4a:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c56:	b2db      	uxtb	r3, r3
 8007c58:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007c5c:	2b28      	cmp	r3, #40	; 0x28
 8007c5e:	d127      	bne.n	8007cb0 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	685a      	ldr	r2, [r3, #4]
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007c6e:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	089b      	lsrs	r3, r3, #2
 8007c74:	f003 0301 	and.w	r3, r3, #1
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d101      	bne.n	8007c80 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8007c7c:	2301      	movs	r3, #1
 8007c7e:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	09db      	lsrs	r3, r3, #7
 8007c84:	f003 0301 	and.w	r3, r3, #1
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d103      	bne.n	8007c94 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	68db      	ldr	r3, [r3, #12]
 8007c90:	81bb      	strh	r3, [r7, #12]
 8007c92:	e002      	b.n	8007c9a <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	699b      	ldr	r3, [r3, #24]
 8007c98:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	2200      	movs	r2, #0
 8007c9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8007ca2:	89ba      	ldrh	r2, [r7, #12]
 8007ca4:	7bfb      	ldrb	r3, [r7, #15]
 8007ca6:	4619      	mov	r1, r3
 8007ca8:	6878      	ldr	r0, [r7, #4]
 8007caa:	f7ff f95d 	bl	8006f68 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8007cae:	e008      	b.n	8007cc2 <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	f06f 0202 	mvn.w	r2, #2
 8007cb8:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8007cc2:	bf00      	nop
 8007cc4:	3710      	adds	r7, #16
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	bd80      	pop	{r7, pc}
	...

08007ccc <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b084      	sub	sp, #16
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007cda:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	685a      	ldr	r2, [r3, #4]
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007cea:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8007cec:	2300      	movs	r3, #0
 8007cee:	60bb      	str	r3, [r7, #8]
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	695b      	ldr	r3, [r3, #20]
 8007cf6:	60bb      	str	r3, [r7, #8]
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	681a      	ldr	r2, [r3, #0]
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	f042 0201 	orr.w	r2, r2, #1
 8007d06:	601a      	str	r2, [r3, #0]
 8007d08:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	681a      	ldr	r2, [r3, #0]
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007d18:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	685b      	ldr	r3, [r3, #4]
 8007d20:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007d24:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d28:	d172      	bne.n	8007e10 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007d2a:	7bfb      	ldrb	r3, [r7, #15]
 8007d2c:	2b22      	cmp	r3, #34	; 0x22
 8007d2e:	d002      	beq.n	8007d36 <I2C_Slave_STOPF+0x6a>
 8007d30:	7bfb      	ldrb	r3, [r7, #15]
 8007d32:	2b2a      	cmp	r3, #42	; 0x2a
 8007d34:	d135      	bne.n	8007da2 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	685b      	ldr	r3, [r3, #4]
 8007d3e:	b29a      	uxth	r2, r3
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d48:	b29b      	uxth	r3, r3
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d005      	beq.n	8007d5a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d52:	f043 0204 	orr.w	r2, r3, #4
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	685a      	ldr	r2, [r3, #4]
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007d68:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d6e:	4618      	mov	r0, r3
 8007d70:	f7fe f967 	bl	8006042 <HAL_DMA_GetState>
 8007d74:	4603      	mov	r3, r0
 8007d76:	2b01      	cmp	r3, #1
 8007d78:	d049      	beq.n	8007e0e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d7e:	4a69      	ldr	r2, [pc, #420]	; (8007f24 <I2C_Slave_STOPF+0x258>)
 8007d80:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d86:	4618      	mov	r0, r3
 8007d88:	f7fe f939 	bl	8005ffe <HAL_DMA_Abort_IT>
 8007d8c:	4603      	mov	r3, r0
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d03d      	beq.n	8007e0e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d96:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d98:	687a      	ldr	r2, [r7, #4]
 8007d9a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007d9c:	4610      	mov	r0, r2
 8007d9e:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007da0:	e035      	b.n	8007e0e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	685b      	ldr	r3, [r3, #4]
 8007daa:	b29a      	uxth	r2, r3
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007db4:	b29b      	uxth	r3, r3
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d005      	beq.n	8007dc6 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dbe:	f043 0204 	orr.w	r2, r3, #4
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	685a      	ldr	r2, [r3, #4]
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007dd4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007dda:	4618      	mov	r0, r3
 8007ddc:	f7fe f931 	bl	8006042 <HAL_DMA_GetState>
 8007de0:	4603      	mov	r3, r0
 8007de2:	2b01      	cmp	r3, #1
 8007de4:	d014      	beq.n	8007e10 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007dea:	4a4e      	ldr	r2, [pc, #312]	; (8007f24 <I2C_Slave_STOPF+0x258>)
 8007dec:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007df2:	4618      	mov	r0, r3
 8007df4:	f7fe f903 	bl	8005ffe <HAL_DMA_Abort_IT>
 8007df8:	4603      	mov	r3, r0
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d008      	beq.n	8007e10 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e04:	687a      	ldr	r2, [r7, #4]
 8007e06:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007e08:	4610      	mov	r0, r2
 8007e0a:	4798      	blx	r3
 8007e0c:	e000      	b.n	8007e10 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007e0e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e14:	b29b      	uxth	r3, r3
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d03e      	beq.n	8007e98 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	695b      	ldr	r3, [r3, #20]
 8007e20:	f003 0304 	and.w	r3, r3, #4
 8007e24:	2b04      	cmp	r3, #4
 8007e26:	d112      	bne.n	8007e4e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	691a      	ldr	r2, [r3, #16]
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e32:	b2d2      	uxtb	r2, r2
 8007e34:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e3a:	1c5a      	adds	r2, r3, #1
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e44:	b29b      	uxth	r3, r3
 8007e46:	3b01      	subs	r3, #1
 8007e48:	b29a      	uxth	r2, r3
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	695b      	ldr	r3, [r3, #20]
 8007e54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e58:	2b40      	cmp	r3, #64	; 0x40
 8007e5a:	d112      	bne.n	8007e82 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	691a      	ldr	r2, [r3, #16]
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e66:	b2d2      	uxtb	r2, r2
 8007e68:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e6e:	1c5a      	adds	r2, r3, #1
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e78:	b29b      	uxth	r3, r3
 8007e7a:	3b01      	subs	r3, #1
 8007e7c:	b29a      	uxth	r2, r3
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e86:	b29b      	uxth	r3, r3
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d005      	beq.n	8007e98 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e90:	f043 0204 	orr.w	r2, r3, #4
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d003      	beq.n	8007ea8 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8007ea0:	6878      	ldr	r0, [r7, #4]
 8007ea2:	f000 f8b3 	bl	800800c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8007ea6:	e039      	b.n	8007f1c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007ea8:	7bfb      	ldrb	r3, [r7, #15]
 8007eaa:	2b2a      	cmp	r3, #42	; 0x2a
 8007eac:	d109      	bne.n	8007ec2 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2228      	movs	r2, #40	; 0x28
 8007eb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007ebc:	6878      	ldr	r0, [r7, #4]
 8007ebe:	f7ff f849 	bl	8006f54 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ec8:	b2db      	uxtb	r3, r3
 8007eca:	2b28      	cmp	r3, #40	; 0x28
 8007ecc:	d111      	bne.n	8007ef2 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	4a15      	ldr	r2, [pc, #84]	; (8007f28 <I2C_Slave_STOPF+0x25c>)
 8007ed2:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	2220      	movs	r2, #32
 8007ede:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8007eea:	6878      	ldr	r0, [r7, #4]
 8007eec:	f7ff f84a 	bl	8006f84 <HAL_I2C_ListenCpltCallback>
}
 8007ef0:	e014      	b.n	8007f1c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ef6:	2b22      	cmp	r3, #34	; 0x22
 8007ef8:	d002      	beq.n	8007f00 <I2C_Slave_STOPF+0x234>
 8007efa:	7bfb      	ldrb	r3, [r7, #15]
 8007efc:	2b22      	cmp	r3, #34	; 0x22
 8007efe:	d10d      	bne.n	8007f1c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2200      	movs	r2, #0
 8007f04:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	2220      	movs	r2, #32
 8007f0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	2200      	movs	r2, #0
 8007f12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007f16:	6878      	ldr	r0, [r7, #4]
 8007f18:	f7ff f81c 	bl	8006f54 <HAL_I2C_SlaveRxCpltCallback>
}
 8007f1c:	bf00      	nop
 8007f1e:	3710      	adds	r7, #16
 8007f20:	46bd      	mov	sp, r7
 8007f22:	bd80      	pop	{r7, pc}
 8007f24:	08008375 	.word	0x08008375
 8007f28:	ffff0000 	.word	0xffff0000

08007f2c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8007f2c:	b580      	push	{r7, lr}
 8007f2e:	b084      	sub	sp, #16
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f3a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f40:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8007f42:	68bb      	ldr	r3, [r7, #8]
 8007f44:	2b08      	cmp	r3, #8
 8007f46:	d002      	beq.n	8007f4e <I2C_Slave_AF+0x22>
 8007f48:	68bb      	ldr	r3, [r7, #8]
 8007f4a:	2b20      	cmp	r3, #32
 8007f4c:	d129      	bne.n	8007fa2 <I2C_Slave_AF+0x76>
 8007f4e:	7bfb      	ldrb	r3, [r7, #15]
 8007f50:	2b28      	cmp	r3, #40	; 0x28
 8007f52:	d126      	bne.n	8007fa2 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	4a2c      	ldr	r2, [pc, #176]	; (8008008 <I2C_Slave_AF+0xdc>)
 8007f58:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	685a      	ldr	r2, [r3, #4]
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007f68:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007f72:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	681a      	ldr	r2, [r3, #0]
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007f82:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	2200      	movs	r2, #0
 8007f88:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	2220      	movs	r2, #32
 8007f8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	2200      	movs	r2, #0
 8007f96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8007f9a:	6878      	ldr	r0, [r7, #4]
 8007f9c:	f7fe fff2 	bl	8006f84 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8007fa0:	e02e      	b.n	8008000 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8007fa2:	7bfb      	ldrb	r3, [r7, #15]
 8007fa4:	2b21      	cmp	r3, #33	; 0x21
 8007fa6:	d126      	bne.n	8007ff6 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	4a17      	ldr	r2, [pc, #92]	; (8008008 <I2C_Slave_AF+0xdc>)
 8007fac:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	2221      	movs	r2, #33	; 0x21
 8007fb2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	2220      	movs	r2, #32
 8007fb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	685a      	ldr	r2, [r3, #4]
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007fd2:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007fdc:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	681a      	ldr	r2, [r3, #0]
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007fec:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007fee:	6878      	ldr	r0, [r7, #4]
 8007ff0:	f7fe ffa6 	bl	8006f40 <HAL_I2C_SlaveTxCpltCallback>
}
 8007ff4:	e004      	b.n	8008000 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007ffe:	615a      	str	r2, [r3, #20]
}
 8008000:	bf00      	nop
 8008002:	3710      	adds	r7, #16
 8008004:	46bd      	mov	sp, r7
 8008006:	bd80      	pop	{r7, pc}
 8008008:	ffff0000 	.word	0xffff0000

0800800c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800800c:	b580      	push	{r7, lr}
 800800e:	b084      	sub	sp, #16
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800801a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008022:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8008024:	7bbb      	ldrb	r3, [r7, #14]
 8008026:	2b10      	cmp	r3, #16
 8008028:	d002      	beq.n	8008030 <I2C_ITError+0x24>
 800802a:	7bbb      	ldrb	r3, [r7, #14]
 800802c:	2b40      	cmp	r3, #64	; 0x40
 800802e:	d10a      	bne.n	8008046 <I2C_ITError+0x3a>
 8008030:	7bfb      	ldrb	r3, [r7, #15]
 8008032:	2b22      	cmp	r3, #34	; 0x22
 8008034:	d107      	bne.n	8008046 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	681a      	ldr	r2, [r3, #0]
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008044:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008046:	7bfb      	ldrb	r3, [r7, #15]
 8008048:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800804c:	2b28      	cmp	r3, #40	; 0x28
 800804e:	d107      	bne.n	8008060 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	2200      	movs	r2, #0
 8008054:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	2228      	movs	r2, #40	; 0x28
 800805a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800805e:	e015      	b.n	800808c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	685b      	ldr	r3, [r3, #4]
 8008066:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800806a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800806e:	d00a      	beq.n	8008086 <I2C_ITError+0x7a>
 8008070:	7bfb      	ldrb	r3, [r7, #15]
 8008072:	2b60      	cmp	r3, #96	; 0x60
 8008074:	d007      	beq.n	8008086 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	2220      	movs	r2, #32
 800807a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	2200      	movs	r2, #0
 8008082:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	2200      	movs	r2, #0
 800808a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	685b      	ldr	r3, [r3, #4]
 8008092:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008096:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800809a:	d162      	bne.n	8008162 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	685a      	ldr	r2, [r3, #4]
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80080aa:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80080b0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80080b4:	b2db      	uxtb	r3, r3
 80080b6:	2b01      	cmp	r3, #1
 80080b8:	d020      	beq.n	80080fc <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80080be:	4a6a      	ldr	r2, [pc, #424]	; (8008268 <I2C_ITError+0x25c>)
 80080c0:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80080c6:	4618      	mov	r0, r3
 80080c8:	f7fd ff99 	bl	8005ffe <HAL_DMA_Abort_IT>
 80080cc:	4603      	mov	r3, r0
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	f000 8089 	beq.w	80081e6 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	681a      	ldr	r2, [r3, #0]
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	f022 0201 	bic.w	r2, r2, #1
 80080e2:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	2220      	movs	r2, #32
 80080e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80080f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80080f2:	687a      	ldr	r2, [r7, #4]
 80080f4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80080f6:	4610      	mov	r0, r2
 80080f8:	4798      	blx	r3
 80080fa:	e074      	b.n	80081e6 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008100:	4a59      	ldr	r2, [pc, #356]	; (8008268 <I2C_ITError+0x25c>)
 8008102:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008108:	4618      	mov	r0, r3
 800810a:	f7fd ff78 	bl	8005ffe <HAL_DMA_Abort_IT>
 800810e:	4603      	mov	r3, r0
 8008110:	2b00      	cmp	r3, #0
 8008112:	d068      	beq.n	80081e6 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	695b      	ldr	r3, [r3, #20]
 800811a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800811e:	2b40      	cmp	r3, #64	; 0x40
 8008120:	d10b      	bne.n	800813a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	691a      	ldr	r2, [r3, #16]
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800812c:	b2d2      	uxtb	r2, r2
 800812e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008134:	1c5a      	adds	r2, r3, #1
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	681a      	ldr	r2, [r3, #0]
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	f022 0201 	bic.w	r2, r2, #1
 8008148:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	2220      	movs	r2, #32
 800814e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008156:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008158:	687a      	ldr	r2, [r7, #4]
 800815a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800815c:	4610      	mov	r0, r2
 800815e:	4798      	blx	r3
 8008160:	e041      	b.n	80081e6 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008168:	b2db      	uxtb	r3, r3
 800816a:	2b60      	cmp	r3, #96	; 0x60
 800816c:	d125      	bne.n	80081ba <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	2220      	movs	r2, #32
 8008172:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	2200      	movs	r2, #0
 800817a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	695b      	ldr	r3, [r3, #20]
 8008182:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008186:	2b40      	cmp	r3, #64	; 0x40
 8008188:	d10b      	bne.n	80081a2 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	691a      	ldr	r2, [r3, #16]
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008194:	b2d2      	uxtb	r2, r2
 8008196:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800819c:	1c5a      	adds	r2, r3, #1
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	681a      	ldr	r2, [r3, #0]
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	f022 0201 	bic.w	r2, r2, #1
 80081b0:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80081b2:	6878      	ldr	r0, [r7, #4]
 80081b4:	f7fe ff0e 	bl	8006fd4 <HAL_I2C_AbortCpltCallback>
 80081b8:	e015      	b.n	80081e6 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	695b      	ldr	r3, [r3, #20]
 80081c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081c4:	2b40      	cmp	r3, #64	; 0x40
 80081c6:	d10b      	bne.n	80081e0 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	691a      	ldr	r2, [r3, #16]
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081d2:	b2d2      	uxtb	r2, r2
 80081d4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081da:	1c5a      	adds	r2, r3, #1
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80081e0:	6878      	ldr	r0, [r7, #4]
 80081e2:	f7fe feed 	bl	8006fc0 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081ea:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80081ec:	68bb      	ldr	r3, [r7, #8]
 80081ee:	f003 0301 	and.w	r3, r3, #1
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d10e      	bne.n	8008214 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80081f6:	68bb      	ldr	r3, [r7, #8]
 80081f8:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d109      	bne.n	8008214 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8008200:	68bb      	ldr	r3, [r7, #8]
 8008202:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8008206:	2b00      	cmp	r3, #0
 8008208:	d104      	bne.n	8008214 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800820a:	68bb      	ldr	r3, [r7, #8]
 800820c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8008210:	2b00      	cmp	r3, #0
 8008212:	d007      	beq.n	8008224 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	685a      	ldr	r2, [r3, #4]
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008222:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800822a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008230:	f003 0304 	and.w	r3, r3, #4
 8008234:	2b04      	cmp	r3, #4
 8008236:	d113      	bne.n	8008260 <I2C_ITError+0x254>
 8008238:	7bfb      	ldrb	r3, [r7, #15]
 800823a:	2b28      	cmp	r3, #40	; 0x28
 800823c:	d110      	bne.n	8008260 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	4a0a      	ldr	r2, [pc, #40]	; (800826c <I2C_ITError+0x260>)
 8008242:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	2200      	movs	r2, #0
 8008248:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	2220      	movs	r2, #32
 800824e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	2200      	movs	r2, #0
 8008256:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800825a:	6878      	ldr	r0, [r7, #4]
 800825c:	f7fe fe92 	bl	8006f84 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008260:	bf00      	nop
 8008262:	3710      	adds	r7, #16
 8008264:	46bd      	mov	sp, r7
 8008266:	bd80      	pop	{r7, pc}
 8008268:	08008375 	.word	0x08008375
 800826c:	ffff0000 	.word	0xffff0000

08008270 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8008270:	b580      	push	{r7, lr}
 8008272:	b088      	sub	sp, #32
 8008274:	af02      	add	r7, sp, #8
 8008276:	60f8      	str	r0, [r7, #12]
 8008278:	607a      	str	r2, [r7, #4]
 800827a:	603b      	str	r3, [r7, #0]
 800827c:	460b      	mov	r3, r1
 800827e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008284:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8008286:	697b      	ldr	r3, [r7, #20]
 8008288:	2b08      	cmp	r3, #8
 800828a:	d006      	beq.n	800829a <I2C_MasterRequestWrite+0x2a>
 800828c:	697b      	ldr	r3, [r7, #20]
 800828e:	2b01      	cmp	r3, #1
 8008290:	d003      	beq.n	800829a <I2C_MasterRequestWrite+0x2a>
 8008292:	697b      	ldr	r3, [r7, #20]
 8008294:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008298:	d108      	bne.n	80082ac <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	681a      	ldr	r2, [r3, #0]
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80082a8:	601a      	str	r2, [r3, #0]
 80082aa:	e00b      	b.n	80082c4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082b0:	2b12      	cmp	r3, #18
 80082b2:	d107      	bne.n	80082c4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	681a      	ldr	r2, [r3, #0]
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80082c2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	9300      	str	r3, [sp, #0]
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	2200      	movs	r2, #0
 80082cc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80082d0:	68f8      	ldr	r0, [r7, #12]
 80082d2:	f000 f8f7 	bl	80084c4 <I2C_WaitOnFlagUntilTimeout>
 80082d6:	4603      	mov	r3, r0
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d00d      	beq.n	80082f8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80082ea:	d103      	bne.n	80082f4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 80082f2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80082f4:	2303      	movs	r3, #3
 80082f6:	e035      	b.n	8008364 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	691b      	ldr	r3, [r3, #16]
 80082fc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008300:	d108      	bne.n	8008314 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008302:	897b      	ldrh	r3, [r7, #10]
 8008304:	b2db      	uxtb	r3, r3
 8008306:	461a      	mov	r2, r3
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008310:	611a      	str	r2, [r3, #16]
 8008312:	e01b      	b.n	800834c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8008314:	897b      	ldrh	r3, [r7, #10]
 8008316:	11db      	asrs	r3, r3, #7
 8008318:	b2db      	uxtb	r3, r3
 800831a:	f003 0306 	and.w	r3, r3, #6
 800831e:	b2db      	uxtb	r3, r3
 8008320:	f063 030f 	orn	r3, r3, #15
 8008324:	b2da      	uxtb	r2, r3
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800832c:	683b      	ldr	r3, [r7, #0]
 800832e:	687a      	ldr	r2, [r7, #4]
 8008330:	490e      	ldr	r1, [pc, #56]	; (800836c <I2C_MasterRequestWrite+0xfc>)
 8008332:	68f8      	ldr	r0, [r7, #12]
 8008334:	f000 f91d 	bl	8008572 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008338:	4603      	mov	r3, r0
 800833a:	2b00      	cmp	r3, #0
 800833c:	d001      	beq.n	8008342 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800833e:	2301      	movs	r3, #1
 8008340:	e010      	b.n	8008364 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8008342:	897b      	ldrh	r3, [r7, #10]
 8008344:	b2da      	uxtb	r2, r3
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800834c:	683b      	ldr	r3, [r7, #0]
 800834e:	687a      	ldr	r2, [r7, #4]
 8008350:	4907      	ldr	r1, [pc, #28]	; (8008370 <I2C_MasterRequestWrite+0x100>)
 8008352:	68f8      	ldr	r0, [r7, #12]
 8008354:	f000 f90d 	bl	8008572 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008358:	4603      	mov	r3, r0
 800835a:	2b00      	cmp	r3, #0
 800835c:	d001      	beq.n	8008362 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800835e:	2301      	movs	r3, #1
 8008360:	e000      	b.n	8008364 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8008362:	2300      	movs	r3, #0
}
 8008364:	4618      	mov	r0, r3
 8008366:	3718      	adds	r7, #24
 8008368:	46bd      	mov	sp, r7
 800836a:	bd80      	pop	{r7, pc}
 800836c:	00010008 	.word	0x00010008
 8008370:	00010002 	.word	0x00010002

08008374 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8008374:	b580      	push	{r7, lr}
 8008376:	b086      	sub	sp, #24
 8008378:	af00      	add	r7, sp, #0
 800837a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800837c:	2300      	movs	r3, #0
 800837e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008384:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008386:	697b      	ldr	r3, [r7, #20]
 8008388:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800838c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800838e:	4b4b      	ldr	r3, [pc, #300]	; (80084bc <I2C_DMAAbort+0x148>)
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	08db      	lsrs	r3, r3, #3
 8008394:	4a4a      	ldr	r2, [pc, #296]	; (80084c0 <I2C_DMAAbort+0x14c>)
 8008396:	fba2 2303 	umull	r2, r3, r2, r3
 800839a:	0a1a      	lsrs	r2, r3, #8
 800839c:	4613      	mov	r3, r2
 800839e:	009b      	lsls	r3, r3, #2
 80083a0:	4413      	add	r3, r2
 80083a2:	00da      	lsls	r2, r3, #3
 80083a4:	1ad3      	subs	r3, r2, r3
 80083a6:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d106      	bne.n	80083bc <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80083ae:	697b      	ldr	r3, [r7, #20]
 80083b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083b2:	f043 0220 	orr.w	r2, r3, #32
 80083b6:	697b      	ldr	r3, [r7, #20]
 80083b8:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80083ba:	e00a      	b.n	80083d2 <I2C_DMAAbort+0x5e>
    }
    count--;
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	3b01      	subs	r3, #1
 80083c0:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80083c2:	697b      	ldr	r3, [r7, #20]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80083cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80083d0:	d0ea      	beq.n	80083a8 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80083d2:	697b      	ldr	r3, [r7, #20]
 80083d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d003      	beq.n	80083e2 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80083da:	697b      	ldr	r3, [r7, #20]
 80083dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80083de:	2200      	movs	r2, #0
 80083e0:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80083e2:	697b      	ldr	r3, [r7, #20]
 80083e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d003      	beq.n	80083f2 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80083ea:	697b      	ldr	r3, [r7, #20]
 80083ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083ee:	2200      	movs	r2, #0
 80083f0:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80083f2:	697b      	ldr	r3, [r7, #20]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	681a      	ldr	r2, [r3, #0]
 80083f8:	697b      	ldr	r3, [r7, #20]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008400:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8008402:	697b      	ldr	r3, [r7, #20]
 8008404:	2200      	movs	r2, #0
 8008406:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8008408:	697b      	ldr	r3, [r7, #20]
 800840a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800840c:	2b00      	cmp	r3, #0
 800840e:	d003      	beq.n	8008418 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8008410:	697b      	ldr	r3, [r7, #20]
 8008412:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008414:	2200      	movs	r2, #0
 8008416:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8008418:	697b      	ldr	r3, [r7, #20]
 800841a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800841c:	2b00      	cmp	r3, #0
 800841e:	d003      	beq.n	8008428 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8008420:	697b      	ldr	r3, [r7, #20]
 8008422:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008424:	2200      	movs	r2, #0
 8008426:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8008428:	697b      	ldr	r3, [r7, #20]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	681a      	ldr	r2, [r3, #0]
 800842e:	697b      	ldr	r3, [r7, #20]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	f022 0201 	bic.w	r2, r2, #1
 8008436:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8008438:	697b      	ldr	r3, [r7, #20]
 800843a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800843e:	b2db      	uxtb	r3, r3
 8008440:	2b60      	cmp	r3, #96	; 0x60
 8008442:	d10e      	bne.n	8008462 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8008444:	697b      	ldr	r3, [r7, #20]
 8008446:	2220      	movs	r2, #32
 8008448:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800844c:	697b      	ldr	r3, [r7, #20]
 800844e:	2200      	movs	r2, #0
 8008450:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8008454:	697b      	ldr	r3, [r7, #20]
 8008456:	2200      	movs	r2, #0
 8008458:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800845a:	6978      	ldr	r0, [r7, #20]
 800845c:	f7fe fdba 	bl	8006fd4 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008460:	e027      	b.n	80084b2 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008462:	7cfb      	ldrb	r3, [r7, #19]
 8008464:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008468:	2b28      	cmp	r3, #40	; 0x28
 800846a:	d117      	bne.n	800849c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 800846c:	697b      	ldr	r3, [r7, #20]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	681a      	ldr	r2, [r3, #0]
 8008472:	697b      	ldr	r3, [r7, #20]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	f042 0201 	orr.w	r2, r2, #1
 800847a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800847c:	697b      	ldr	r3, [r7, #20]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	681a      	ldr	r2, [r3, #0]
 8008482:	697b      	ldr	r3, [r7, #20]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800848a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800848c:	697b      	ldr	r3, [r7, #20]
 800848e:	2200      	movs	r2, #0
 8008490:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008492:	697b      	ldr	r3, [r7, #20]
 8008494:	2228      	movs	r2, #40	; 0x28
 8008496:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800849a:	e007      	b.n	80084ac <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800849c:	697b      	ldr	r3, [r7, #20]
 800849e:	2220      	movs	r2, #32
 80084a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80084a4:	697b      	ldr	r3, [r7, #20]
 80084a6:	2200      	movs	r2, #0
 80084a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80084ac:	6978      	ldr	r0, [r7, #20]
 80084ae:	f7fe fd87 	bl	8006fc0 <HAL_I2C_ErrorCallback>
}
 80084b2:	bf00      	nop
 80084b4:	3718      	adds	r7, #24
 80084b6:	46bd      	mov	sp, r7
 80084b8:	bd80      	pop	{r7, pc}
 80084ba:	bf00      	nop
 80084bc:	20000068 	.word	0x20000068
 80084c0:	14f8b589 	.word	0x14f8b589

080084c4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80084c4:	b580      	push	{r7, lr}
 80084c6:	b084      	sub	sp, #16
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	60f8      	str	r0, [r7, #12]
 80084cc:	60b9      	str	r1, [r7, #8]
 80084ce:	603b      	str	r3, [r7, #0]
 80084d0:	4613      	mov	r3, r2
 80084d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80084d4:	e025      	b.n	8008522 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80084d6:	683b      	ldr	r3, [r7, #0]
 80084d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084dc:	d021      	beq.n	8008522 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80084de:	f7fb ffb7 	bl	8004450 <HAL_GetTick>
 80084e2:	4602      	mov	r2, r0
 80084e4:	69bb      	ldr	r3, [r7, #24]
 80084e6:	1ad3      	subs	r3, r2, r3
 80084e8:	683a      	ldr	r2, [r7, #0]
 80084ea:	429a      	cmp	r2, r3
 80084ec:	d302      	bcc.n	80084f4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80084ee:	683b      	ldr	r3, [r7, #0]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d116      	bne.n	8008522 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	2200      	movs	r2, #0
 80084f8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	2220      	movs	r2, #32
 80084fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	2200      	movs	r2, #0
 8008506:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800850e:	f043 0220 	orr.w	r2, r3, #32
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	2200      	movs	r2, #0
 800851a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800851e:	2301      	movs	r3, #1
 8008520:	e023      	b.n	800856a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008522:	68bb      	ldr	r3, [r7, #8]
 8008524:	0c1b      	lsrs	r3, r3, #16
 8008526:	b2db      	uxtb	r3, r3
 8008528:	2b01      	cmp	r3, #1
 800852a:	d10d      	bne.n	8008548 <I2C_WaitOnFlagUntilTimeout+0x84>
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	695b      	ldr	r3, [r3, #20]
 8008532:	43da      	mvns	r2, r3
 8008534:	68bb      	ldr	r3, [r7, #8]
 8008536:	4013      	ands	r3, r2
 8008538:	b29b      	uxth	r3, r3
 800853a:	2b00      	cmp	r3, #0
 800853c:	bf0c      	ite	eq
 800853e:	2301      	moveq	r3, #1
 8008540:	2300      	movne	r3, #0
 8008542:	b2db      	uxtb	r3, r3
 8008544:	461a      	mov	r2, r3
 8008546:	e00c      	b.n	8008562 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	699b      	ldr	r3, [r3, #24]
 800854e:	43da      	mvns	r2, r3
 8008550:	68bb      	ldr	r3, [r7, #8]
 8008552:	4013      	ands	r3, r2
 8008554:	b29b      	uxth	r3, r3
 8008556:	2b00      	cmp	r3, #0
 8008558:	bf0c      	ite	eq
 800855a:	2301      	moveq	r3, #1
 800855c:	2300      	movne	r3, #0
 800855e:	b2db      	uxtb	r3, r3
 8008560:	461a      	mov	r2, r3
 8008562:	79fb      	ldrb	r3, [r7, #7]
 8008564:	429a      	cmp	r2, r3
 8008566:	d0b6      	beq.n	80084d6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008568:	2300      	movs	r3, #0
}
 800856a:	4618      	mov	r0, r3
 800856c:	3710      	adds	r7, #16
 800856e:	46bd      	mov	sp, r7
 8008570:	bd80      	pop	{r7, pc}

08008572 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008572:	b580      	push	{r7, lr}
 8008574:	b084      	sub	sp, #16
 8008576:	af00      	add	r7, sp, #0
 8008578:	60f8      	str	r0, [r7, #12]
 800857a:	60b9      	str	r1, [r7, #8]
 800857c:	607a      	str	r2, [r7, #4]
 800857e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008580:	e051      	b.n	8008626 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	695b      	ldr	r3, [r3, #20]
 8008588:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800858c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008590:	d123      	bne.n	80085da <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	681a      	ldr	r2, [r3, #0]
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80085a0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80085aa:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	2200      	movs	r2, #0
 80085b0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	2220      	movs	r2, #32
 80085b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	2200      	movs	r2, #0
 80085be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085c6:	f043 0204 	orr.w	r2, r3, #4
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	2200      	movs	r2, #0
 80085d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80085d6:	2301      	movs	r3, #1
 80085d8:	e046      	b.n	8008668 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085e0:	d021      	beq.n	8008626 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80085e2:	f7fb ff35 	bl	8004450 <HAL_GetTick>
 80085e6:	4602      	mov	r2, r0
 80085e8:	683b      	ldr	r3, [r7, #0]
 80085ea:	1ad3      	subs	r3, r2, r3
 80085ec:	687a      	ldr	r2, [r7, #4]
 80085ee:	429a      	cmp	r2, r3
 80085f0:	d302      	bcc.n	80085f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d116      	bne.n	8008626 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	2200      	movs	r2, #0
 80085fc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	2220      	movs	r2, #32
 8008602:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	2200      	movs	r2, #0
 800860a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008612:	f043 0220 	orr.w	r2, r3, #32
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	2200      	movs	r2, #0
 800861e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008622:	2301      	movs	r3, #1
 8008624:	e020      	b.n	8008668 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008626:	68bb      	ldr	r3, [r7, #8]
 8008628:	0c1b      	lsrs	r3, r3, #16
 800862a:	b2db      	uxtb	r3, r3
 800862c:	2b01      	cmp	r3, #1
 800862e:	d10c      	bne.n	800864a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	695b      	ldr	r3, [r3, #20]
 8008636:	43da      	mvns	r2, r3
 8008638:	68bb      	ldr	r3, [r7, #8]
 800863a:	4013      	ands	r3, r2
 800863c:	b29b      	uxth	r3, r3
 800863e:	2b00      	cmp	r3, #0
 8008640:	bf14      	ite	ne
 8008642:	2301      	movne	r3, #1
 8008644:	2300      	moveq	r3, #0
 8008646:	b2db      	uxtb	r3, r3
 8008648:	e00b      	b.n	8008662 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	699b      	ldr	r3, [r3, #24]
 8008650:	43da      	mvns	r2, r3
 8008652:	68bb      	ldr	r3, [r7, #8]
 8008654:	4013      	ands	r3, r2
 8008656:	b29b      	uxth	r3, r3
 8008658:	2b00      	cmp	r3, #0
 800865a:	bf14      	ite	ne
 800865c:	2301      	movne	r3, #1
 800865e:	2300      	moveq	r3, #0
 8008660:	b2db      	uxtb	r3, r3
 8008662:	2b00      	cmp	r3, #0
 8008664:	d18d      	bne.n	8008582 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8008666:	2300      	movs	r3, #0
}
 8008668:	4618      	mov	r0, r3
 800866a:	3710      	adds	r7, #16
 800866c:	46bd      	mov	sp, r7
 800866e:	bd80      	pop	{r7, pc}

08008670 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008670:	b580      	push	{r7, lr}
 8008672:	b084      	sub	sp, #16
 8008674:	af00      	add	r7, sp, #0
 8008676:	60f8      	str	r0, [r7, #12]
 8008678:	60b9      	str	r1, [r7, #8]
 800867a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800867c:	e02d      	b.n	80086da <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800867e:	68f8      	ldr	r0, [r7, #12]
 8008680:	f000 f8aa 	bl	80087d8 <I2C_IsAcknowledgeFailed>
 8008684:	4603      	mov	r3, r0
 8008686:	2b00      	cmp	r3, #0
 8008688:	d001      	beq.n	800868e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800868a:	2301      	movs	r3, #1
 800868c:	e02d      	b.n	80086ea <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800868e:	68bb      	ldr	r3, [r7, #8]
 8008690:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008694:	d021      	beq.n	80086da <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008696:	f7fb fedb 	bl	8004450 <HAL_GetTick>
 800869a:	4602      	mov	r2, r0
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	1ad3      	subs	r3, r2, r3
 80086a0:	68ba      	ldr	r2, [r7, #8]
 80086a2:	429a      	cmp	r2, r3
 80086a4:	d302      	bcc.n	80086ac <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80086a6:	68bb      	ldr	r3, [r7, #8]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d116      	bne.n	80086da <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	2200      	movs	r2, #0
 80086b0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	2220      	movs	r2, #32
 80086b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	2200      	movs	r2, #0
 80086be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086c6:	f043 0220 	orr.w	r2, r3, #32
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	2200      	movs	r2, #0
 80086d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80086d6:	2301      	movs	r3, #1
 80086d8:	e007      	b.n	80086ea <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	695b      	ldr	r3, [r3, #20]
 80086e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086e4:	2b80      	cmp	r3, #128	; 0x80
 80086e6:	d1ca      	bne.n	800867e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80086e8:	2300      	movs	r3, #0
}
 80086ea:	4618      	mov	r0, r3
 80086ec:	3710      	adds	r7, #16
 80086ee:	46bd      	mov	sp, r7
 80086f0:	bd80      	pop	{r7, pc}

080086f2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80086f2:	b580      	push	{r7, lr}
 80086f4:	b084      	sub	sp, #16
 80086f6:	af00      	add	r7, sp, #0
 80086f8:	60f8      	str	r0, [r7, #12]
 80086fa:	60b9      	str	r1, [r7, #8]
 80086fc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80086fe:	e02d      	b.n	800875c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008700:	68f8      	ldr	r0, [r7, #12]
 8008702:	f000 f869 	bl	80087d8 <I2C_IsAcknowledgeFailed>
 8008706:	4603      	mov	r3, r0
 8008708:	2b00      	cmp	r3, #0
 800870a:	d001      	beq.n	8008710 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800870c:	2301      	movs	r3, #1
 800870e:	e02d      	b.n	800876c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008710:	68bb      	ldr	r3, [r7, #8]
 8008712:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008716:	d021      	beq.n	800875c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008718:	f7fb fe9a 	bl	8004450 <HAL_GetTick>
 800871c:	4602      	mov	r2, r0
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	1ad3      	subs	r3, r2, r3
 8008722:	68ba      	ldr	r2, [r7, #8]
 8008724:	429a      	cmp	r2, r3
 8008726:	d302      	bcc.n	800872e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008728:	68bb      	ldr	r3, [r7, #8]
 800872a:	2b00      	cmp	r3, #0
 800872c:	d116      	bne.n	800875c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	2200      	movs	r2, #0
 8008732:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	2220      	movs	r2, #32
 8008738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	2200      	movs	r2, #0
 8008740:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008748:	f043 0220 	orr.w	r2, r3, #32
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	2200      	movs	r2, #0
 8008754:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008758:	2301      	movs	r3, #1
 800875a:	e007      	b.n	800876c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	695b      	ldr	r3, [r3, #20]
 8008762:	f003 0304 	and.w	r3, r3, #4
 8008766:	2b04      	cmp	r3, #4
 8008768:	d1ca      	bne.n	8008700 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800876a:	2300      	movs	r3, #0
}
 800876c:	4618      	mov	r0, r3
 800876e:	3710      	adds	r7, #16
 8008770:	46bd      	mov	sp, r7
 8008772:	bd80      	pop	{r7, pc}

08008774 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8008774:	b480      	push	{r7}
 8008776:	b085      	sub	sp, #20
 8008778:	af00      	add	r7, sp, #0
 800877a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800877c:	2300      	movs	r3, #0
 800877e:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8008780:	4b13      	ldr	r3, [pc, #76]	; (80087d0 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	08db      	lsrs	r3, r3, #3
 8008786:	4a13      	ldr	r2, [pc, #76]	; (80087d4 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8008788:	fba2 2303 	umull	r2, r3, r2, r3
 800878c:	0a1a      	lsrs	r2, r3, #8
 800878e:	4613      	mov	r3, r2
 8008790:	009b      	lsls	r3, r3, #2
 8008792:	4413      	add	r3, r2
 8008794:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	3b01      	subs	r3, #1
 800879a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d107      	bne.n	80087b2 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087a6:	f043 0220 	orr.w	r2, r3, #32
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80087ae:	2301      	movs	r3, #1
 80087b0:	e008      	b.n	80087c4 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80087bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80087c0:	d0e9      	beq.n	8008796 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80087c2:	2300      	movs	r3, #0
}
 80087c4:	4618      	mov	r0, r3
 80087c6:	3714      	adds	r7, #20
 80087c8:	46bd      	mov	sp, r7
 80087ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ce:	4770      	bx	lr
 80087d0:	20000068 	.word	0x20000068
 80087d4:	14f8b589 	.word	0x14f8b589

080087d8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80087d8:	b480      	push	{r7}
 80087da:	b083      	sub	sp, #12
 80087dc:	af00      	add	r7, sp, #0
 80087de:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	695b      	ldr	r3, [r3, #20]
 80087e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80087ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80087ee:	d11b      	bne.n	8008828 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80087f8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	2200      	movs	r2, #0
 80087fe:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	2220      	movs	r2, #32
 8008804:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	2200      	movs	r2, #0
 800880c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008814:	f043 0204 	orr.w	r2, r3, #4
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	2200      	movs	r2, #0
 8008820:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8008824:	2301      	movs	r3, #1
 8008826:	e000      	b.n	800882a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008828:	2300      	movs	r3, #0
}
 800882a:	4618      	mov	r0, r3
 800882c:	370c      	adds	r7, #12
 800882e:	46bd      	mov	sp, r7
 8008830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008834:	4770      	bx	lr

08008836 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8008836:	b480      	push	{r7}
 8008838:	b083      	sub	sp, #12
 800883a:	af00      	add	r7, sp, #0
 800883c:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008842:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8008846:	d103      	bne.n	8008850 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	2201      	movs	r2, #1
 800884c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800884e:	e007      	b.n	8008860 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008854:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8008858:	d102      	bne.n	8008860 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	2208      	movs	r2, #8
 800885e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8008860:	bf00      	nop
 8008862:	370c      	adds	r7, #12
 8008864:	46bd      	mov	sp, r7
 8008866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886a:	4770      	bx	lr

0800886c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800886c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800886e:	b08f      	sub	sp, #60	; 0x3c
 8008870:	af0a      	add	r7, sp, #40	; 0x28
 8008872:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2b00      	cmp	r3, #0
 8008878:	d101      	bne.n	800887e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800887a:	2301      	movs	r3, #1
 800887c:	e10f      	b.n	8008a9e <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800888a:	b2db      	uxtb	r3, r3
 800888c:	2b00      	cmp	r3, #0
 800888e:	d106      	bne.n	800889e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	2200      	movs	r2, #0
 8008894:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8008898:	6878      	ldr	r0, [r7, #4]
 800889a:	f008 fa39 	bl	8010d10 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	2203      	movs	r2, #3
 80088a2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80088a6:	68bb      	ldr	r3, [r7, #8]
 80088a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d102      	bne.n	80088b8 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	2200      	movs	r2, #0
 80088b6:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	4618      	mov	r0, r3
 80088be:	f005 f974 	bl	800dbaa <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	603b      	str	r3, [r7, #0]
 80088c8:	687e      	ldr	r6, [r7, #4]
 80088ca:	466d      	mov	r5, sp
 80088cc:	f106 0410 	add.w	r4, r6, #16
 80088d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80088d2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80088d4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80088d6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80088d8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80088dc:	e885 0003 	stmia.w	r5, {r0, r1}
 80088e0:	1d33      	adds	r3, r6, #4
 80088e2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80088e4:	6838      	ldr	r0, [r7, #0]
 80088e6:	f005 f84b 	bl	800d980 <USB_CoreInit>
 80088ea:	4603      	mov	r3, r0
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d005      	beq.n	80088fc <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	2202      	movs	r2, #2
 80088f4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80088f8:	2301      	movs	r3, #1
 80088fa:	e0d0      	b.n	8008a9e <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	2100      	movs	r1, #0
 8008902:	4618      	mov	r0, r3
 8008904:	f005 f962 	bl	800dbcc <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008908:	2300      	movs	r3, #0
 800890a:	73fb      	strb	r3, [r7, #15]
 800890c:	e04a      	b.n	80089a4 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800890e:	7bfa      	ldrb	r2, [r7, #15]
 8008910:	6879      	ldr	r1, [r7, #4]
 8008912:	4613      	mov	r3, r2
 8008914:	00db      	lsls	r3, r3, #3
 8008916:	1a9b      	subs	r3, r3, r2
 8008918:	009b      	lsls	r3, r3, #2
 800891a:	440b      	add	r3, r1
 800891c:	333d      	adds	r3, #61	; 0x3d
 800891e:	2201      	movs	r2, #1
 8008920:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8008922:	7bfa      	ldrb	r2, [r7, #15]
 8008924:	6879      	ldr	r1, [r7, #4]
 8008926:	4613      	mov	r3, r2
 8008928:	00db      	lsls	r3, r3, #3
 800892a:	1a9b      	subs	r3, r3, r2
 800892c:	009b      	lsls	r3, r3, #2
 800892e:	440b      	add	r3, r1
 8008930:	333c      	adds	r3, #60	; 0x3c
 8008932:	7bfa      	ldrb	r2, [r7, #15]
 8008934:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8008936:	7bfa      	ldrb	r2, [r7, #15]
 8008938:	7bfb      	ldrb	r3, [r7, #15]
 800893a:	b298      	uxth	r0, r3
 800893c:	6879      	ldr	r1, [r7, #4]
 800893e:	4613      	mov	r3, r2
 8008940:	00db      	lsls	r3, r3, #3
 8008942:	1a9b      	subs	r3, r3, r2
 8008944:	009b      	lsls	r3, r3, #2
 8008946:	440b      	add	r3, r1
 8008948:	3342      	adds	r3, #66	; 0x42
 800894a:	4602      	mov	r2, r0
 800894c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800894e:	7bfa      	ldrb	r2, [r7, #15]
 8008950:	6879      	ldr	r1, [r7, #4]
 8008952:	4613      	mov	r3, r2
 8008954:	00db      	lsls	r3, r3, #3
 8008956:	1a9b      	subs	r3, r3, r2
 8008958:	009b      	lsls	r3, r3, #2
 800895a:	440b      	add	r3, r1
 800895c:	333f      	adds	r3, #63	; 0x3f
 800895e:	2200      	movs	r2, #0
 8008960:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8008962:	7bfa      	ldrb	r2, [r7, #15]
 8008964:	6879      	ldr	r1, [r7, #4]
 8008966:	4613      	mov	r3, r2
 8008968:	00db      	lsls	r3, r3, #3
 800896a:	1a9b      	subs	r3, r3, r2
 800896c:	009b      	lsls	r3, r3, #2
 800896e:	440b      	add	r3, r1
 8008970:	3344      	adds	r3, #68	; 0x44
 8008972:	2200      	movs	r2, #0
 8008974:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8008976:	7bfa      	ldrb	r2, [r7, #15]
 8008978:	6879      	ldr	r1, [r7, #4]
 800897a:	4613      	mov	r3, r2
 800897c:	00db      	lsls	r3, r3, #3
 800897e:	1a9b      	subs	r3, r3, r2
 8008980:	009b      	lsls	r3, r3, #2
 8008982:	440b      	add	r3, r1
 8008984:	3348      	adds	r3, #72	; 0x48
 8008986:	2200      	movs	r2, #0
 8008988:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800898a:	7bfa      	ldrb	r2, [r7, #15]
 800898c:	6879      	ldr	r1, [r7, #4]
 800898e:	4613      	mov	r3, r2
 8008990:	00db      	lsls	r3, r3, #3
 8008992:	1a9b      	subs	r3, r3, r2
 8008994:	009b      	lsls	r3, r3, #2
 8008996:	440b      	add	r3, r1
 8008998:	3350      	adds	r3, #80	; 0x50
 800899a:	2200      	movs	r2, #0
 800899c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800899e:	7bfb      	ldrb	r3, [r7, #15]
 80089a0:	3301      	adds	r3, #1
 80089a2:	73fb      	strb	r3, [r7, #15]
 80089a4:	7bfa      	ldrb	r2, [r7, #15]
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	685b      	ldr	r3, [r3, #4]
 80089aa:	429a      	cmp	r2, r3
 80089ac:	d3af      	bcc.n	800890e <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80089ae:	2300      	movs	r3, #0
 80089b0:	73fb      	strb	r3, [r7, #15]
 80089b2:	e044      	b.n	8008a3e <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80089b4:	7bfa      	ldrb	r2, [r7, #15]
 80089b6:	6879      	ldr	r1, [r7, #4]
 80089b8:	4613      	mov	r3, r2
 80089ba:	00db      	lsls	r3, r3, #3
 80089bc:	1a9b      	subs	r3, r3, r2
 80089be:	009b      	lsls	r3, r3, #2
 80089c0:	440b      	add	r3, r1
 80089c2:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80089c6:	2200      	movs	r2, #0
 80089c8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80089ca:	7bfa      	ldrb	r2, [r7, #15]
 80089cc:	6879      	ldr	r1, [r7, #4]
 80089ce:	4613      	mov	r3, r2
 80089d0:	00db      	lsls	r3, r3, #3
 80089d2:	1a9b      	subs	r3, r3, r2
 80089d4:	009b      	lsls	r3, r3, #2
 80089d6:	440b      	add	r3, r1
 80089d8:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80089dc:	7bfa      	ldrb	r2, [r7, #15]
 80089de:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80089e0:	7bfa      	ldrb	r2, [r7, #15]
 80089e2:	6879      	ldr	r1, [r7, #4]
 80089e4:	4613      	mov	r3, r2
 80089e6:	00db      	lsls	r3, r3, #3
 80089e8:	1a9b      	subs	r3, r3, r2
 80089ea:	009b      	lsls	r3, r3, #2
 80089ec:	440b      	add	r3, r1
 80089ee:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80089f2:	2200      	movs	r2, #0
 80089f4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80089f6:	7bfa      	ldrb	r2, [r7, #15]
 80089f8:	6879      	ldr	r1, [r7, #4]
 80089fa:	4613      	mov	r3, r2
 80089fc:	00db      	lsls	r3, r3, #3
 80089fe:	1a9b      	subs	r3, r3, r2
 8008a00:	009b      	lsls	r3, r3, #2
 8008a02:	440b      	add	r3, r1
 8008a04:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8008a08:	2200      	movs	r2, #0
 8008a0a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8008a0c:	7bfa      	ldrb	r2, [r7, #15]
 8008a0e:	6879      	ldr	r1, [r7, #4]
 8008a10:	4613      	mov	r3, r2
 8008a12:	00db      	lsls	r3, r3, #3
 8008a14:	1a9b      	subs	r3, r3, r2
 8008a16:	009b      	lsls	r3, r3, #2
 8008a18:	440b      	add	r3, r1
 8008a1a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8008a1e:	2200      	movs	r2, #0
 8008a20:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8008a22:	7bfa      	ldrb	r2, [r7, #15]
 8008a24:	6879      	ldr	r1, [r7, #4]
 8008a26:	4613      	mov	r3, r2
 8008a28:	00db      	lsls	r3, r3, #3
 8008a2a:	1a9b      	subs	r3, r3, r2
 8008a2c:	009b      	lsls	r3, r3, #2
 8008a2e:	440b      	add	r3, r1
 8008a30:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8008a34:	2200      	movs	r2, #0
 8008a36:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008a38:	7bfb      	ldrb	r3, [r7, #15]
 8008a3a:	3301      	adds	r3, #1
 8008a3c:	73fb      	strb	r3, [r7, #15]
 8008a3e:	7bfa      	ldrb	r2, [r7, #15]
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	685b      	ldr	r3, [r3, #4]
 8008a44:	429a      	cmp	r2, r3
 8008a46:	d3b5      	bcc.n	80089b4 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	603b      	str	r3, [r7, #0]
 8008a4e:	687e      	ldr	r6, [r7, #4]
 8008a50:	466d      	mov	r5, sp
 8008a52:	f106 0410 	add.w	r4, r6, #16
 8008a56:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008a58:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008a5a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008a5c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008a5e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8008a62:	e885 0003 	stmia.w	r5, {r0, r1}
 8008a66:	1d33      	adds	r3, r6, #4
 8008a68:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008a6a:	6838      	ldr	r0, [r7, #0]
 8008a6c:	f005 f8d8 	bl	800dc20 <USB_DevInit>
 8008a70:	4603      	mov	r3, r0
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d005      	beq.n	8008a82 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	2202      	movs	r2, #2
 8008a7a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8008a7e:	2301      	movs	r3, #1
 8008a80:	e00d      	b.n	8008a9e <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	2200      	movs	r2, #0
 8008a86:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	2201      	movs	r2, #1
 8008a8e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	4618      	mov	r0, r3
 8008a98:	f006 f920 	bl	800ecdc <USB_DevDisconnect>

  return HAL_OK;
 8008a9c:	2300      	movs	r3, #0
}
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	3714      	adds	r7, #20
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008aa6 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8008aa6:	b580      	push	{r7, lr}
 8008aa8:	b084      	sub	sp, #16
 8008aaa:	af00      	add	r7, sp, #0
 8008aac:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8008aba:	2b01      	cmp	r3, #1
 8008abc:	d101      	bne.n	8008ac2 <HAL_PCD_Start+0x1c>
 8008abe:	2302      	movs	r3, #2
 8008ac0:	e020      	b.n	8008b04 <HAL_PCD_Start+0x5e>
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	2201      	movs	r2, #1
 8008ac6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ace:	2b01      	cmp	r3, #1
 8008ad0:	d109      	bne.n	8008ae6 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8008ad6:	2b01      	cmp	r3, #1
 8008ad8:	d005      	beq.n	8008ae6 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ade:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	4618      	mov	r0, r3
 8008aec:	f005 f84c 	bl	800db88 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	4618      	mov	r0, r3
 8008af6:	f006 f8d0 	bl	800ec9a <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	2200      	movs	r2, #0
 8008afe:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8008b02:	2300      	movs	r3, #0
}
 8008b04:	4618      	mov	r0, r3
 8008b06:	3710      	adds	r7, #16
 8008b08:	46bd      	mov	sp, r7
 8008b0a:	bd80      	pop	{r7, pc}

08008b0c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8008b0c:	b590      	push	{r4, r7, lr}
 8008b0e:	b08d      	sub	sp, #52	; 0x34
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b1a:	6a3b      	ldr	r3, [r7, #32]
 8008b1c:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	4618      	mov	r0, r3
 8008b24:	f006 f98e 	bl	800ee44 <USB_GetMode>
 8008b28:	4603      	mov	r3, r0
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	f040 839d 	bne.w	800926a <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	4618      	mov	r0, r3
 8008b36:	f006 f8f2 	bl	800ed1e <USB_ReadInterrupts>
 8008b3a:	4603      	mov	r3, r0
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	f000 8393 	beq.w	8009268 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	4618      	mov	r0, r3
 8008b48:	f006 f8e9 	bl	800ed1e <USB_ReadInterrupts>
 8008b4c:	4603      	mov	r3, r0
 8008b4e:	f003 0302 	and.w	r3, r3, #2
 8008b52:	2b02      	cmp	r3, #2
 8008b54:	d107      	bne.n	8008b66 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	695a      	ldr	r2, [r3, #20]
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	f002 0202 	and.w	r2, r2, #2
 8008b64:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	4618      	mov	r0, r3
 8008b6c:	f006 f8d7 	bl	800ed1e <USB_ReadInterrupts>
 8008b70:	4603      	mov	r3, r0
 8008b72:	f003 0310 	and.w	r3, r3, #16
 8008b76:	2b10      	cmp	r3, #16
 8008b78:	d161      	bne.n	8008c3e <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	699a      	ldr	r2, [r3, #24]
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	f022 0210 	bic.w	r2, r2, #16
 8008b88:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8008b8a:	6a3b      	ldr	r3, [r7, #32]
 8008b8c:	6a1b      	ldr	r3, [r3, #32]
 8008b8e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8008b90:	69bb      	ldr	r3, [r7, #24]
 8008b92:	f003 020f 	and.w	r2, r3, #15
 8008b96:	4613      	mov	r3, r2
 8008b98:	00db      	lsls	r3, r3, #3
 8008b9a:	1a9b      	subs	r3, r3, r2
 8008b9c:	009b      	lsls	r3, r3, #2
 8008b9e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8008ba2:	687a      	ldr	r2, [r7, #4]
 8008ba4:	4413      	add	r3, r2
 8008ba6:	3304      	adds	r3, #4
 8008ba8:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8008baa:	69bb      	ldr	r3, [r7, #24]
 8008bac:	0c5b      	lsrs	r3, r3, #17
 8008bae:	f003 030f 	and.w	r3, r3, #15
 8008bb2:	2b02      	cmp	r3, #2
 8008bb4:	d124      	bne.n	8008c00 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8008bb6:	69ba      	ldr	r2, [r7, #24]
 8008bb8:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8008bbc:	4013      	ands	r3, r2
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d035      	beq.n	8008c2e <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8008bc2:	697b      	ldr	r3, [r7, #20]
 8008bc4:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8008bc6:	69bb      	ldr	r3, [r7, #24]
 8008bc8:	091b      	lsrs	r3, r3, #4
 8008bca:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8008bcc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008bd0:	b29b      	uxth	r3, r3
 8008bd2:	461a      	mov	r2, r3
 8008bd4:	6a38      	ldr	r0, [r7, #32]
 8008bd6:	f005 ff3d 	bl	800ea54 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008bda:	697b      	ldr	r3, [r7, #20]
 8008bdc:	68da      	ldr	r2, [r3, #12]
 8008bde:	69bb      	ldr	r3, [r7, #24]
 8008be0:	091b      	lsrs	r3, r3, #4
 8008be2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008be6:	441a      	add	r2, r3
 8008be8:	697b      	ldr	r3, [r7, #20]
 8008bea:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008bec:	697b      	ldr	r3, [r7, #20]
 8008bee:	699a      	ldr	r2, [r3, #24]
 8008bf0:	69bb      	ldr	r3, [r7, #24]
 8008bf2:	091b      	lsrs	r3, r3, #4
 8008bf4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008bf8:	441a      	add	r2, r3
 8008bfa:	697b      	ldr	r3, [r7, #20]
 8008bfc:	619a      	str	r2, [r3, #24]
 8008bfe:	e016      	b.n	8008c2e <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8008c00:	69bb      	ldr	r3, [r7, #24]
 8008c02:	0c5b      	lsrs	r3, r3, #17
 8008c04:	f003 030f 	and.w	r3, r3, #15
 8008c08:	2b06      	cmp	r3, #6
 8008c0a:	d110      	bne.n	8008c2e <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008c12:	2208      	movs	r2, #8
 8008c14:	4619      	mov	r1, r3
 8008c16:	6a38      	ldr	r0, [r7, #32]
 8008c18:	f005 ff1c 	bl	800ea54 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008c1c:	697b      	ldr	r3, [r7, #20]
 8008c1e:	699a      	ldr	r2, [r3, #24]
 8008c20:	69bb      	ldr	r3, [r7, #24]
 8008c22:	091b      	lsrs	r3, r3, #4
 8008c24:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008c28:	441a      	add	r2, r3
 8008c2a:	697b      	ldr	r3, [r7, #20]
 8008c2c:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	699a      	ldr	r2, [r3, #24]
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	f042 0210 	orr.w	r2, r2, #16
 8008c3c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	4618      	mov	r0, r3
 8008c44:	f006 f86b 	bl	800ed1e <USB_ReadInterrupts>
 8008c48:	4603      	mov	r3, r0
 8008c4a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008c4e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008c52:	d16e      	bne.n	8008d32 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8008c54:	2300      	movs	r3, #0
 8008c56:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	f006 f871 	bl	800ed44 <USB_ReadDevAllOutEpInterrupt>
 8008c62:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8008c64:	e062      	b.n	8008d2c <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8008c66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c68:	f003 0301 	and.w	r3, r3, #1
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d057      	beq.n	8008d20 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c76:	b2d2      	uxtb	r2, r2
 8008c78:	4611      	mov	r1, r2
 8008c7a:	4618      	mov	r0, r3
 8008c7c:	f006 f896 	bl	800edac <USB_ReadDevOutEPInterrupt>
 8008c80:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8008c82:	693b      	ldr	r3, [r7, #16]
 8008c84:	f003 0301 	and.w	r3, r3, #1
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d00c      	beq.n	8008ca6 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8008c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c8e:	015a      	lsls	r2, r3, #5
 8008c90:	69fb      	ldr	r3, [r7, #28]
 8008c92:	4413      	add	r3, r2
 8008c94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c98:	461a      	mov	r2, r3
 8008c9a:	2301      	movs	r3, #1
 8008c9c:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8008c9e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008ca0:	6878      	ldr	r0, [r7, #4]
 8008ca2:	f000 fdb1 	bl	8009808 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8008ca6:	693b      	ldr	r3, [r7, #16]
 8008ca8:	f003 0308 	and.w	r3, r3, #8
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d00c      	beq.n	8008cca <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8008cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cb2:	015a      	lsls	r2, r3, #5
 8008cb4:	69fb      	ldr	r3, [r7, #28]
 8008cb6:	4413      	add	r3, r2
 8008cb8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008cbc:	461a      	mov	r2, r3
 8008cbe:	2308      	movs	r3, #8
 8008cc0:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8008cc2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008cc4:	6878      	ldr	r0, [r7, #4]
 8008cc6:	f000 feab 	bl	8009a20 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8008cca:	693b      	ldr	r3, [r7, #16]
 8008ccc:	f003 0310 	and.w	r3, r3, #16
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d008      	beq.n	8008ce6 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8008cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cd6:	015a      	lsls	r2, r3, #5
 8008cd8:	69fb      	ldr	r3, [r7, #28]
 8008cda:	4413      	add	r3, r2
 8008cdc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ce0:	461a      	mov	r2, r3
 8008ce2:	2310      	movs	r3, #16
 8008ce4:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8008ce6:	693b      	ldr	r3, [r7, #16]
 8008ce8:	f003 0320 	and.w	r3, r3, #32
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d008      	beq.n	8008d02 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cf2:	015a      	lsls	r2, r3, #5
 8008cf4:	69fb      	ldr	r3, [r7, #28]
 8008cf6:	4413      	add	r3, r2
 8008cf8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008cfc:	461a      	mov	r2, r3
 8008cfe:	2320      	movs	r3, #32
 8008d00:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8008d02:	693b      	ldr	r3, [r7, #16]
 8008d04:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d009      	beq.n	8008d20 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8008d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d0e:	015a      	lsls	r2, r3, #5
 8008d10:	69fb      	ldr	r3, [r7, #28]
 8008d12:	4413      	add	r3, r2
 8008d14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d18:	461a      	mov	r2, r3
 8008d1a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008d1e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8008d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d22:	3301      	adds	r3, #1
 8008d24:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8008d26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d28:	085b      	lsrs	r3, r3, #1
 8008d2a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8008d2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d199      	bne.n	8008c66 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	4618      	mov	r0, r3
 8008d38:	f005 fff1 	bl	800ed1e <USB_ReadInterrupts>
 8008d3c:	4603      	mov	r3, r0
 8008d3e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008d42:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008d46:	f040 80c0 	bne.w	8008eca <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	4618      	mov	r0, r3
 8008d50:	f006 f812 	bl	800ed78 <USB_ReadDevAllInEpInterrupt>
 8008d54:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8008d56:	2300      	movs	r3, #0
 8008d58:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8008d5a:	e0b2      	b.n	8008ec2 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8008d5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d5e:	f003 0301 	and.w	r3, r3, #1
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	f000 80a7 	beq.w	8008eb6 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d6e:	b2d2      	uxtb	r2, r2
 8008d70:	4611      	mov	r1, r2
 8008d72:	4618      	mov	r0, r3
 8008d74:	f006 f838 	bl	800ede8 <USB_ReadDevInEPInterrupt>
 8008d78:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8008d7a:	693b      	ldr	r3, [r7, #16]
 8008d7c:	f003 0301 	and.w	r3, r3, #1
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d057      	beq.n	8008e34 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d86:	f003 030f 	and.w	r3, r3, #15
 8008d8a:	2201      	movs	r2, #1
 8008d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8008d90:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008d92:	69fb      	ldr	r3, [r7, #28]
 8008d94:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d98:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	43db      	mvns	r3, r3
 8008d9e:	69f9      	ldr	r1, [r7, #28]
 8008da0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008da4:	4013      	ands	r3, r2
 8008da6:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8008da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008daa:	015a      	lsls	r2, r3, #5
 8008dac:	69fb      	ldr	r3, [r7, #28]
 8008dae:	4413      	add	r3, r2
 8008db0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008db4:	461a      	mov	r2, r3
 8008db6:	2301      	movs	r3, #1
 8008db8:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	691b      	ldr	r3, [r3, #16]
 8008dbe:	2b01      	cmp	r3, #1
 8008dc0:	d132      	bne.n	8008e28 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8008dc2:	6879      	ldr	r1, [r7, #4]
 8008dc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008dc6:	4613      	mov	r3, r2
 8008dc8:	00db      	lsls	r3, r3, #3
 8008dca:	1a9b      	subs	r3, r3, r2
 8008dcc:	009b      	lsls	r3, r3, #2
 8008dce:	440b      	add	r3, r1
 8008dd0:	3348      	adds	r3, #72	; 0x48
 8008dd2:	6819      	ldr	r1, [r3, #0]
 8008dd4:	6878      	ldr	r0, [r7, #4]
 8008dd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008dd8:	4613      	mov	r3, r2
 8008dda:	00db      	lsls	r3, r3, #3
 8008ddc:	1a9b      	subs	r3, r3, r2
 8008dde:	009b      	lsls	r3, r3, #2
 8008de0:	4403      	add	r3, r0
 8008de2:	3344      	adds	r3, #68	; 0x44
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	4419      	add	r1, r3
 8008de8:	6878      	ldr	r0, [r7, #4]
 8008dea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008dec:	4613      	mov	r3, r2
 8008dee:	00db      	lsls	r3, r3, #3
 8008df0:	1a9b      	subs	r3, r3, r2
 8008df2:	009b      	lsls	r3, r3, #2
 8008df4:	4403      	add	r3, r0
 8008df6:	3348      	adds	r3, #72	; 0x48
 8008df8:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8008dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d113      	bne.n	8008e28 <HAL_PCD_IRQHandler+0x31c>
 8008e00:	6879      	ldr	r1, [r7, #4]
 8008e02:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e04:	4613      	mov	r3, r2
 8008e06:	00db      	lsls	r3, r3, #3
 8008e08:	1a9b      	subs	r3, r3, r2
 8008e0a:	009b      	lsls	r3, r3, #2
 8008e0c:	440b      	add	r3, r1
 8008e0e:	3350      	adds	r3, #80	; 0x50
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d108      	bne.n	8008e28 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	6818      	ldr	r0, [r3, #0]
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008e20:	461a      	mov	r2, r3
 8008e22:	2101      	movs	r1, #1
 8008e24:	f006 f840 	bl	800eea8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8008e28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e2a:	b2db      	uxtb	r3, r3
 8008e2c:	4619      	mov	r1, r3
 8008e2e:	6878      	ldr	r0, [r7, #4]
 8008e30:	f007 fffd 	bl	8010e2e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8008e34:	693b      	ldr	r3, [r7, #16]
 8008e36:	f003 0308 	and.w	r3, r3, #8
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d008      	beq.n	8008e50 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8008e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e40:	015a      	lsls	r2, r3, #5
 8008e42:	69fb      	ldr	r3, [r7, #28]
 8008e44:	4413      	add	r3, r2
 8008e46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e4a:	461a      	mov	r2, r3
 8008e4c:	2308      	movs	r3, #8
 8008e4e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8008e50:	693b      	ldr	r3, [r7, #16]
 8008e52:	f003 0310 	and.w	r3, r3, #16
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d008      	beq.n	8008e6c <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8008e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e5c:	015a      	lsls	r2, r3, #5
 8008e5e:	69fb      	ldr	r3, [r7, #28]
 8008e60:	4413      	add	r3, r2
 8008e62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e66:	461a      	mov	r2, r3
 8008e68:	2310      	movs	r3, #16
 8008e6a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8008e6c:	693b      	ldr	r3, [r7, #16]
 8008e6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d008      	beq.n	8008e88 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8008e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e78:	015a      	lsls	r2, r3, #5
 8008e7a:	69fb      	ldr	r3, [r7, #28]
 8008e7c:	4413      	add	r3, r2
 8008e7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e82:	461a      	mov	r2, r3
 8008e84:	2340      	movs	r3, #64	; 0x40
 8008e86:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8008e88:	693b      	ldr	r3, [r7, #16]
 8008e8a:	f003 0302 	and.w	r3, r3, #2
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d008      	beq.n	8008ea4 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8008e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e94:	015a      	lsls	r2, r3, #5
 8008e96:	69fb      	ldr	r3, [r7, #28]
 8008e98:	4413      	add	r3, r2
 8008e9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e9e:	461a      	mov	r2, r3
 8008ea0:	2302      	movs	r3, #2
 8008ea2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8008ea4:	693b      	ldr	r3, [r7, #16]
 8008ea6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d003      	beq.n	8008eb6 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8008eae:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008eb0:	6878      	ldr	r0, [r7, #4]
 8008eb2:	f000 fc1b 	bl	80096ec <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8008eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008eb8:	3301      	adds	r3, #1
 8008eba:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8008ebc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ebe:	085b      	lsrs	r3, r3, #1
 8008ec0:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8008ec2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	f47f af49 	bne.w	8008d5c <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	4618      	mov	r0, r3
 8008ed0:	f005 ff25 	bl	800ed1e <USB_ReadInterrupts>
 8008ed4:	4603      	mov	r3, r0
 8008ed6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008eda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008ede:	d122      	bne.n	8008f26 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008ee0:	69fb      	ldr	r3, [r7, #28]
 8008ee2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ee6:	685b      	ldr	r3, [r3, #4]
 8008ee8:	69fa      	ldr	r2, [r7, #28]
 8008eea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008eee:	f023 0301 	bic.w	r3, r3, #1
 8008ef2:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8008efa:	2b01      	cmp	r3, #1
 8008efc:	d108      	bne.n	8008f10 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	2200      	movs	r2, #0
 8008f02:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8008f06:	2100      	movs	r1, #0
 8008f08:	6878      	ldr	r0, [r7, #4]
 8008f0a:	f000 fe27 	bl	8009b5c <HAL_PCDEx_LPM_Callback>
 8008f0e:	e002      	b.n	8008f16 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8008f10:	6878      	ldr	r0, [r7, #4]
 8008f12:	f008 f803 	bl	8010f1c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	695a      	ldr	r2, [r3, #20]
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8008f24:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	4618      	mov	r0, r3
 8008f2c:	f005 fef7 	bl	800ed1e <USB_ReadInterrupts>
 8008f30:	4603      	mov	r3, r0
 8008f32:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008f36:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008f3a:	d112      	bne.n	8008f62 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8008f3c:	69fb      	ldr	r3, [r7, #28]
 8008f3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f42:	689b      	ldr	r3, [r3, #8]
 8008f44:	f003 0301 	and.w	r3, r3, #1
 8008f48:	2b01      	cmp	r3, #1
 8008f4a:	d102      	bne.n	8008f52 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8008f4c:	6878      	ldr	r0, [r7, #4]
 8008f4e:	f007 ffbf 	bl	8010ed0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	695a      	ldr	r2, [r3, #20]
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8008f60:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	4618      	mov	r0, r3
 8008f68:	f005 fed9 	bl	800ed1e <USB_ReadInterrupts>
 8008f6c:	4603      	mov	r3, r0
 8008f6e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008f72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008f76:	f040 80c7 	bne.w	8009108 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008f7a:	69fb      	ldr	r3, [r7, #28]
 8008f7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f80:	685b      	ldr	r3, [r3, #4]
 8008f82:	69fa      	ldr	r2, [r7, #28]
 8008f84:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008f88:	f023 0301 	bic.w	r3, r3, #1
 8008f8c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	2110      	movs	r1, #16
 8008f94:	4618      	mov	r0, r3
 8008f96:	f004 ffa7 	bl	800dee8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008f9a:	2300      	movs	r3, #0
 8008f9c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008f9e:	e056      	b.n	800904e <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8008fa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008fa2:	015a      	lsls	r2, r3, #5
 8008fa4:	69fb      	ldr	r3, [r7, #28]
 8008fa6:	4413      	add	r3, r2
 8008fa8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008fac:	461a      	mov	r2, r3
 8008fae:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008fb2:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008fb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008fb6:	015a      	lsls	r2, r3, #5
 8008fb8:	69fb      	ldr	r3, [r7, #28]
 8008fba:	4413      	add	r3, r2
 8008fbc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008fc4:	0151      	lsls	r1, r2, #5
 8008fc6:	69fa      	ldr	r2, [r7, #28]
 8008fc8:	440a      	add	r2, r1
 8008fca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008fce:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008fd2:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008fd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008fd6:	015a      	lsls	r2, r3, #5
 8008fd8:	69fb      	ldr	r3, [r7, #28]
 8008fda:	4413      	add	r3, r2
 8008fdc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008fe4:	0151      	lsls	r1, r2, #5
 8008fe6:	69fa      	ldr	r2, [r7, #28]
 8008fe8:	440a      	add	r2, r1
 8008fea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008fee:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008ff2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8008ff4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ff6:	015a      	lsls	r2, r3, #5
 8008ff8:	69fb      	ldr	r3, [r7, #28]
 8008ffa:	4413      	add	r3, r2
 8008ffc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009000:	461a      	mov	r2, r3
 8009002:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009006:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009008:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800900a:	015a      	lsls	r2, r3, #5
 800900c:	69fb      	ldr	r3, [r7, #28]
 800900e:	4413      	add	r3, r2
 8009010:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009018:	0151      	lsls	r1, r2, #5
 800901a:	69fa      	ldr	r2, [r7, #28]
 800901c:	440a      	add	r2, r1
 800901e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009022:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009026:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009028:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800902a:	015a      	lsls	r2, r3, #5
 800902c:	69fb      	ldr	r3, [r7, #28]
 800902e:	4413      	add	r3, r2
 8009030:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009038:	0151      	lsls	r1, r2, #5
 800903a:	69fa      	ldr	r2, [r7, #28]
 800903c:	440a      	add	r2, r1
 800903e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009042:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009046:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009048:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800904a:	3301      	adds	r3, #1
 800904c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	685b      	ldr	r3, [r3, #4]
 8009052:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009054:	429a      	cmp	r2, r3
 8009056:	d3a3      	bcc.n	8008fa0 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8009058:	69fb      	ldr	r3, [r7, #28]
 800905a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800905e:	69db      	ldr	r3, [r3, #28]
 8009060:	69fa      	ldr	r2, [r7, #28]
 8009062:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009066:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800906a:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009070:	2b00      	cmp	r3, #0
 8009072:	d016      	beq.n	80090a2 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8009074:	69fb      	ldr	r3, [r7, #28]
 8009076:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800907a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800907e:	69fa      	ldr	r2, [r7, #28]
 8009080:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009084:	f043 030b 	orr.w	r3, r3, #11
 8009088:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800908c:	69fb      	ldr	r3, [r7, #28]
 800908e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009092:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009094:	69fa      	ldr	r2, [r7, #28]
 8009096:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800909a:	f043 030b 	orr.w	r3, r3, #11
 800909e:	6453      	str	r3, [r2, #68]	; 0x44
 80090a0:	e015      	b.n	80090ce <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80090a2:	69fb      	ldr	r3, [r7, #28]
 80090a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80090a8:	695b      	ldr	r3, [r3, #20]
 80090aa:	69fa      	ldr	r2, [r7, #28]
 80090ac:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80090b0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80090b4:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80090b8:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80090ba:	69fb      	ldr	r3, [r7, #28]
 80090bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80090c0:	691b      	ldr	r3, [r3, #16]
 80090c2:	69fa      	ldr	r2, [r7, #28]
 80090c4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80090c8:	f043 030b 	orr.w	r3, r3, #11
 80090cc:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80090ce:	69fb      	ldr	r3, [r7, #28]
 80090d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	69fa      	ldr	r2, [r7, #28]
 80090d8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80090dc:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80090e0:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	6818      	ldr	r0, [r3, #0]
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	691b      	ldr	r3, [r3, #16]
 80090ea:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80090f2:	461a      	mov	r2, r3
 80090f4:	f005 fed8 	bl	800eea8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	695a      	ldr	r2, [r3, #20]
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8009106:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	4618      	mov	r0, r3
 800910e:	f005 fe06 	bl	800ed1e <USB_ReadInterrupts>
 8009112:	4603      	mov	r3, r0
 8009114:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009118:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800911c:	d124      	bne.n	8009168 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	4618      	mov	r0, r3
 8009124:	f005 fe9c 	bl	800ee60 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	4618      	mov	r0, r3
 800912e:	f004 ff3c 	bl	800dfaa <USB_GetDevSpeed>
 8009132:	4603      	mov	r3, r0
 8009134:	461a      	mov	r2, r3
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681c      	ldr	r4, [r3, #0]
 800913e:	f001 f941 	bl	800a3c4 <HAL_RCC_GetHCLKFreq>
 8009142:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8009148:	b2db      	uxtb	r3, r3
 800914a:	461a      	mov	r2, r3
 800914c:	4620      	mov	r0, r4
 800914e:	f004 fc79 	bl	800da44 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8009152:	6878      	ldr	r0, [r7, #4]
 8009154:	f007 fe93 	bl	8010e7e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	695a      	ldr	r2, [r3, #20]
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8009166:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	4618      	mov	r0, r3
 800916e:	f005 fdd6 	bl	800ed1e <USB_ReadInterrupts>
 8009172:	4603      	mov	r3, r0
 8009174:	f003 0308 	and.w	r3, r3, #8
 8009178:	2b08      	cmp	r3, #8
 800917a:	d10a      	bne.n	8009192 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800917c:	6878      	ldr	r0, [r7, #4]
 800917e:	f007 fe70 	bl	8010e62 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	695a      	ldr	r2, [r3, #20]
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	f002 0208 	and.w	r2, r2, #8
 8009190:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	4618      	mov	r0, r3
 8009198:	f005 fdc1 	bl	800ed1e <USB_ReadInterrupts>
 800919c:	4603      	mov	r3, r0
 800919e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80091a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80091a6:	d10f      	bne.n	80091c8 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80091a8:	2300      	movs	r3, #0
 80091aa:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80091ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091ae:	b2db      	uxtb	r3, r3
 80091b0:	4619      	mov	r1, r3
 80091b2:	6878      	ldr	r0, [r7, #4]
 80091b4:	f007 fed2 	bl	8010f5c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	695a      	ldr	r2, [r3, #20]
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80091c6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	4618      	mov	r0, r3
 80091ce:	f005 fda6 	bl	800ed1e <USB_ReadInterrupts>
 80091d2:	4603      	mov	r3, r0
 80091d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80091d8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80091dc:	d10f      	bne.n	80091fe <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80091de:	2300      	movs	r3, #0
 80091e0:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80091e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091e4:	b2db      	uxtb	r3, r3
 80091e6:	4619      	mov	r1, r3
 80091e8:	6878      	ldr	r0, [r7, #4]
 80091ea:	f007 fea5 	bl	8010f38 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	695a      	ldr	r2, [r3, #20]
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80091fc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	4618      	mov	r0, r3
 8009204:	f005 fd8b 	bl	800ed1e <USB_ReadInterrupts>
 8009208:	4603      	mov	r3, r0
 800920a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800920e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009212:	d10a      	bne.n	800922a <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8009214:	6878      	ldr	r0, [r7, #4]
 8009216:	f007 feb3 	bl	8010f80 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	695a      	ldr	r2, [r3, #20]
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8009228:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	4618      	mov	r0, r3
 8009230:	f005 fd75 	bl	800ed1e <USB_ReadInterrupts>
 8009234:	4603      	mov	r3, r0
 8009236:	f003 0304 	and.w	r3, r3, #4
 800923a:	2b04      	cmp	r3, #4
 800923c:	d115      	bne.n	800926a <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	685b      	ldr	r3, [r3, #4]
 8009244:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8009246:	69bb      	ldr	r3, [r7, #24]
 8009248:	f003 0304 	and.w	r3, r3, #4
 800924c:	2b00      	cmp	r3, #0
 800924e:	d002      	beq.n	8009256 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8009250:	6878      	ldr	r0, [r7, #4]
 8009252:	f007 fea3 	bl	8010f9c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	6859      	ldr	r1, [r3, #4]
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	69ba      	ldr	r2, [r7, #24]
 8009262:	430a      	orrs	r2, r1
 8009264:	605a      	str	r2, [r3, #4]
 8009266:	e000      	b.n	800926a <HAL_PCD_IRQHandler+0x75e>
      return;
 8009268:	bf00      	nop
    }
  }
}
 800926a:	3734      	adds	r7, #52	; 0x34
 800926c:	46bd      	mov	sp, r7
 800926e:	bd90      	pop	{r4, r7, pc}

08009270 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8009270:	b580      	push	{r7, lr}
 8009272:	b082      	sub	sp, #8
 8009274:	af00      	add	r7, sp, #0
 8009276:	6078      	str	r0, [r7, #4]
 8009278:	460b      	mov	r3, r1
 800927a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8009282:	2b01      	cmp	r3, #1
 8009284:	d101      	bne.n	800928a <HAL_PCD_SetAddress+0x1a>
 8009286:	2302      	movs	r3, #2
 8009288:	e013      	b.n	80092b2 <HAL_PCD_SetAddress+0x42>
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	2201      	movs	r2, #1
 800928e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	78fa      	ldrb	r2, [r7, #3]
 8009296:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	78fa      	ldrb	r2, [r7, #3]
 80092a0:	4611      	mov	r1, r2
 80092a2:	4618      	mov	r0, r3
 80092a4:	f005 fcd3 	bl	800ec4e <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	2200      	movs	r2, #0
 80092ac:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80092b0:	2300      	movs	r3, #0
}
 80092b2:	4618      	mov	r0, r3
 80092b4:	3708      	adds	r7, #8
 80092b6:	46bd      	mov	sp, r7
 80092b8:	bd80      	pop	{r7, pc}

080092ba <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80092ba:	b580      	push	{r7, lr}
 80092bc:	b084      	sub	sp, #16
 80092be:	af00      	add	r7, sp, #0
 80092c0:	6078      	str	r0, [r7, #4]
 80092c2:	4608      	mov	r0, r1
 80092c4:	4611      	mov	r1, r2
 80092c6:	461a      	mov	r2, r3
 80092c8:	4603      	mov	r3, r0
 80092ca:	70fb      	strb	r3, [r7, #3]
 80092cc:	460b      	mov	r3, r1
 80092ce:	803b      	strh	r3, [r7, #0]
 80092d0:	4613      	mov	r3, r2
 80092d2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80092d4:	2300      	movs	r3, #0
 80092d6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80092d8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	da0f      	bge.n	8009300 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80092e0:	78fb      	ldrb	r3, [r7, #3]
 80092e2:	f003 020f 	and.w	r2, r3, #15
 80092e6:	4613      	mov	r3, r2
 80092e8:	00db      	lsls	r3, r3, #3
 80092ea:	1a9b      	subs	r3, r3, r2
 80092ec:	009b      	lsls	r3, r3, #2
 80092ee:	3338      	adds	r3, #56	; 0x38
 80092f0:	687a      	ldr	r2, [r7, #4]
 80092f2:	4413      	add	r3, r2
 80092f4:	3304      	adds	r3, #4
 80092f6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	2201      	movs	r2, #1
 80092fc:	705a      	strb	r2, [r3, #1]
 80092fe:	e00f      	b.n	8009320 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009300:	78fb      	ldrb	r3, [r7, #3]
 8009302:	f003 020f 	and.w	r2, r3, #15
 8009306:	4613      	mov	r3, r2
 8009308:	00db      	lsls	r3, r3, #3
 800930a:	1a9b      	subs	r3, r3, r2
 800930c:	009b      	lsls	r3, r3, #2
 800930e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009312:	687a      	ldr	r2, [r7, #4]
 8009314:	4413      	add	r3, r2
 8009316:	3304      	adds	r3, #4
 8009318:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	2200      	movs	r2, #0
 800931e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8009320:	78fb      	ldrb	r3, [r7, #3]
 8009322:	f003 030f 	and.w	r3, r3, #15
 8009326:	b2da      	uxtb	r2, r3
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800932c:	883a      	ldrh	r2, [r7, #0]
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	78ba      	ldrb	r2, [r7, #2]
 8009336:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	785b      	ldrb	r3, [r3, #1]
 800933c:	2b00      	cmp	r3, #0
 800933e:	d004      	beq.n	800934a <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	781b      	ldrb	r3, [r3, #0]
 8009344:	b29a      	uxth	r2, r3
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800934a:	78bb      	ldrb	r3, [r7, #2]
 800934c:	2b02      	cmp	r3, #2
 800934e:	d102      	bne.n	8009356 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	2200      	movs	r2, #0
 8009354:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800935c:	2b01      	cmp	r3, #1
 800935e:	d101      	bne.n	8009364 <HAL_PCD_EP_Open+0xaa>
 8009360:	2302      	movs	r3, #2
 8009362:	e00e      	b.n	8009382 <HAL_PCD_EP_Open+0xc8>
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	2201      	movs	r2, #1
 8009368:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	68f9      	ldr	r1, [r7, #12]
 8009372:	4618      	mov	r0, r3
 8009374:	f004 fe3e 	bl	800dff4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	2200      	movs	r2, #0
 800937c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8009380:	7afb      	ldrb	r3, [r7, #11]
}
 8009382:	4618      	mov	r0, r3
 8009384:	3710      	adds	r7, #16
 8009386:	46bd      	mov	sp, r7
 8009388:	bd80      	pop	{r7, pc}

0800938a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800938a:	b580      	push	{r7, lr}
 800938c:	b084      	sub	sp, #16
 800938e:	af00      	add	r7, sp, #0
 8009390:	6078      	str	r0, [r7, #4]
 8009392:	460b      	mov	r3, r1
 8009394:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009396:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800939a:	2b00      	cmp	r3, #0
 800939c:	da0f      	bge.n	80093be <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800939e:	78fb      	ldrb	r3, [r7, #3]
 80093a0:	f003 020f 	and.w	r2, r3, #15
 80093a4:	4613      	mov	r3, r2
 80093a6:	00db      	lsls	r3, r3, #3
 80093a8:	1a9b      	subs	r3, r3, r2
 80093aa:	009b      	lsls	r3, r3, #2
 80093ac:	3338      	adds	r3, #56	; 0x38
 80093ae:	687a      	ldr	r2, [r7, #4]
 80093b0:	4413      	add	r3, r2
 80093b2:	3304      	adds	r3, #4
 80093b4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	2201      	movs	r2, #1
 80093ba:	705a      	strb	r2, [r3, #1]
 80093bc:	e00f      	b.n	80093de <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80093be:	78fb      	ldrb	r3, [r7, #3]
 80093c0:	f003 020f 	and.w	r2, r3, #15
 80093c4:	4613      	mov	r3, r2
 80093c6:	00db      	lsls	r3, r3, #3
 80093c8:	1a9b      	subs	r3, r3, r2
 80093ca:	009b      	lsls	r3, r3, #2
 80093cc:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80093d0:	687a      	ldr	r2, [r7, #4]
 80093d2:	4413      	add	r3, r2
 80093d4:	3304      	adds	r3, #4
 80093d6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	2200      	movs	r2, #0
 80093dc:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80093de:	78fb      	ldrb	r3, [r7, #3]
 80093e0:	f003 030f 	and.w	r3, r3, #15
 80093e4:	b2da      	uxtb	r2, r3
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80093f0:	2b01      	cmp	r3, #1
 80093f2:	d101      	bne.n	80093f8 <HAL_PCD_EP_Close+0x6e>
 80093f4:	2302      	movs	r3, #2
 80093f6:	e00e      	b.n	8009416 <HAL_PCD_EP_Close+0x8c>
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	2201      	movs	r2, #1
 80093fc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	68f9      	ldr	r1, [r7, #12]
 8009406:	4618      	mov	r0, r3
 8009408:	f004 fe7c 	bl	800e104 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	2200      	movs	r2, #0
 8009410:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8009414:	2300      	movs	r3, #0
}
 8009416:	4618      	mov	r0, r3
 8009418:	3710      	adds	r7, #16
 800941a:	46bd      	mov	sp, r7
 800941c:	bd80      	pop	{r7, pc}

0800941e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800941e:	b580      	push	{r7, lr}
 8009420:	b086      	sub	sp, #24
 8009422:	af00      	add	r7, sp, #0
 8009424:	60f8      	str	r0, [r7, #12]
 8009426:	607a      	str	r2, [r7, #4]
 8009428:	603b      	str	r3, [r7, #0]
 800942a:	460b      	mov	r3, r1
 800942c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800942e:	7afb      	ldrb	r3, [r7, #11]
 8009430:	f003 020f 	and.w	r2, r3, #15
 8009434:	4613      	mov	r3, r2
 8009436:	00db      	lsls	r3, r3, #3
 8009438:	1a9b      	subs	r3, r3, r2
 800943a:	009b      	lsls	r3, r3, #2
 800943c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009440:	68fa      	ldr	r2, [r7, #12]
 8009442:	4413      	add	r3, r2
 8009444:	3304      	adds	r3, #4
 8009446:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009448:	697b      	ldr	r3, [r7, #20]
 800944a:	687a      	ldr	r2, [r7, #4]
 800944c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800944e:	697b      	ldr	r3, [r7, #20]
 8009450:	683a      	ldr	r2, [r7, #0]
 8009452:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8009454:	697b      	ldr	r3, [r7, #20]
 8009456:	2200      	movs	r2, #0
 8009458:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 800945a:	697b      	ldr	r3, [r7, #20]
 800945c:	2200      	movs	r2, #0
 800945e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009460:	7afb      	ldrb	r3, [r7, #11]
 8009462:	f003 030f 	and.w	r3, r3, #15
 8009466:	b2da      	uxtb	r2, r3
 8009468:	697b      	ldr	r3, [r7, #20]
 800946a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	691b      	ldr	r3, [r3, #16]
 8009470:	2b01      	cmp	r3, #1
 8009472:	d102      	bne.n	800947a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8009474:	687a      	ldr	r2, [r7, #4]
 8009476:	697b      	ldr	r3, [r7, #20]
 8009478:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800947a:	7afb      	ldrb	r3, [r7, #11]
 800947c:	f003 030f 	and.w	r3, r3, #15
 8009480:	2b00      	cmp	r3, #0
 8009482:	d109      	bne.n	8009498 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	6818      	ldr	r0, [r3, #0]
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	691b      	ldr	r3, [r3, #16]
 800948c:	b2db      	uxtb	r3, r3
 800948e:	461a      	mov	r2, r3
 8009490:	6979      	ldr	r1, [r7, #20]
 8009492:	f005 f957 	bl	800e744 <USB_EP0StartXfer>
 8009496:	e008      	b.n	80094aa <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	6818      	ldr	r0, [r3, #0]
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	691b      	ldr	r3, [r3, #16]
 80094a0:	b2db      	uxtb	r3, r3
 80094a2:	461a      	mov	r2, r3
 80094a4:	6979      	ldr	r1, [r7, #20]
 80094a6:	f004 ff09 	bl	800e2bc <USB_EPStartXfer>
  }

  return HAL_OK;
 80094aa:	2300      	movs	r3, #0
}
 80094ac:	4618      	mov	r0, r3
 80094ae:	3718      	adds	r7, #24
 80094b0:	46bd      	mov	sp, r7
 80094b2:	bd80      	pop	{r7, pc}

080094b4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80094b4:	b480      	push	{r7}
 80094b6:	b083      	sub	sp, #12
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	6078      	str	r0, [r7, #4]
 80094bc:	460b      	mov	r3, r1
 80094be:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80094c0:	78fb      	ldrb	r3, [r7, #3]
 80094c2:	f003 020f 	and.w	r2, r3, #15
 80094c6:	6879      	ldr	r1, [r7, #4]
 80094c8:	4613      	mov	r3, r2
 80094ca:	00db      	lsls	r3, r3, #3
 80094cc:	1a9b      	subs	r3, r3, r2
 80094ce:	009b      	lsls	r3, r3, #2
 80094d0:	440b      	add	r3, r1
 80094d2:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80094d6:	681b      	ldr	r3, [r3, #0]
}
 80094d8:	4618      	mov	r0, r3
 80094da:	370c      	adds	r7, #12
 80094dc:	46bd      	mov	sp, r7
 80094de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e2:	4770      	bx	lr

080094e4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80094e4:	b580      	push	{r7, lr}
 80094e6:	b086      	sub	sp, #24
 80094e8:	af00      	add	r7, sp, #0
 80094ea:	60f8      	str	r0, [r7, #12]
 80094ec:	607a      	str	r2, [r7, #4]
 80094ee:	603b      	str	r3, [r7, #0]
 80094f0:	460b      	mov	r3, r1
 80094f2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80094f4:	7afb      	ldrb	r3, [r7, #11]
 80094f6:	f003 020f 	and.w	r2, r3, #15
 80094fa:	4613      	mov	r3, r2
 80094fc:	00db      	lsls	r3, r3, #3
 80094fe:	1a9b      	subs	r3, r3, r2
 8009500:	009b      	lsls	r3, r3, #2
 8009502:	3338      	adds	r3, #56	; 0x38
 8009504:	68fa      	ldr	r2, [r7, #12]
 8009506:	4413      	add	r3, r2
 8009508:	3304      	adds	r3, #4
 800950a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800950c:	697b      	ldr	r3, [r7, #20]
 800950e:	687a      	ldr	r2, [r7, #4]
 8009510:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8009512:	697b      	ldr	r3, [r7, #20]
 8009514:	683a      	ldr	r2, [r7, #0]
 8009516:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8009518:	697b      	ldr	r3, [r7, #20]
 800951a:	2200      	movs	r2, #0
 800951c:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 800951e:	697b      	ldr	r3, [r7, #20]
 8009520:	2201      	movs	r2, #1
 8009522:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009524:	7afb      	ldrb	r3, [r7, #11]
 8009526:	f003 030f 	and.w	r3, r3, #15
 800952a:	b2da      	uxtb	r2, r3
 800952c:	697b      	ldr	r3, [r7, #20]
 800952e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	691b      	ldr	r3, [r3, #16]
 8009534:	2b01      	cmp	r3, #1
 8009536:	d102      	bne.n	800953e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8009538:	687a      	ldr	r2, [r7, #4]
 800953a:	697b      	ldr	r3, [r7, #20]
 800953c:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800953e:	7afb      	ldrb	r3, [r7, #11]
 8009540:	f003 030f 	and.w	r3, r3, #15
 8009544:	2b00      	cmp	r3, #0
 8009546:	d109      	bne.n	800955c <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	6818      	ldr	r0, [r3, #0]
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	691b      	ldr	r3, [r3, #16]
 8009550:	b2db      	uxtb	r3, r3
 8009552:	461a      	mov	r2, r3
 8009554:	6979      	ldr	r1, [r7, #20]
 8009556:	f005 f8f5 	bl	800e744 <USB_EP0StartXfer>
 800955a:	e008      	b.n	800956e <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	6818      	ldr	r0, [r3, #0]
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	691b      	ldr	r3, [r3, #16]
 8009564:	b2db      	uxtb	r3, r3
 8009566:	461a      	mov	r2, r3
 8009568:	6979      	ldr	r1, [r7, #20]
 800956a:	f004 fea7 	bl	800e2bc <USB_EPStartXfer>
  }

  return HAL_OK;
 800956e:	2300      	movs	r3, #0
}
 8009570:	4618      	mov	r0, r3
 8009572:	3718      	adds	r7, #24
 8009574:	46bd      	mov	sp, r7
 8009576:	bd80      	pop	{r7, pc}

08009578 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009578:	b580      	push	{r7, lr}
 800957a:	b084      	sub	sp, #16
 800957c:	af00      	add	r7, sp, #0
 800957e:	6078      	str	r0, [r7, #4]
 8009580:	460b      	mov	r3, r1
 8009582:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8009584:	78fb      	ldrb	r3, [r7, #3]
 8009586:	f003 020f 	and.w	r2, r3, #15
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	685b      	ldr	r3, [r3, #4]
 800958e:	429a      	cmp	r2, r3
 8009590:	d901      	bls.n	8009596 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8009592:	2301      	movs	r3, #1
 8009594:	e050      	b.n	8009638 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009596:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800959a:	2b00      	cmp	r3, #0
 800959c:	da0f      	bge.n	80095be <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800959e:	78fb      	ldrb	r3, [r7, #3]
 80095a0:	f003 020f 	and.w	r2, r3, #15
 80095a4:	4613      	mov	r3, r2
 80095a6:	00db      	lsls	r3, r3, #3
 80095a8:	1a9b      	subs	r3, r3, r2
 80095aa:	009b      	lsls	r3, r3, #2
 80095ac:	3338      	adds	r3, #56	; 0x38
 80095ae:	687a      	ldr	r2, [r7, #4]
 80095b0:	4413      	add	r3, r2
 80095b2:	3304      	adds	r3, #4
 80095b4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	2201      	movs	r2, #1
 80095ba:	705a      	strb	r2, [r3, #1]
 80095bc:	e00d      	b.n	80095da <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80095be:	78fa      	ldrb	r2, [r7, #3]
 80095c0:	4613      	mov	r3, r2
 80095c2:	00db      	lsls	r3, r3, #3
 80095c4:	1a9b      	subs	r3, r3, r2
 80095c6:	009b      	lsls	r3, r3, #2
 80095c8:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80095cc:	687a      	ldr	r2, [r7, #4]
 80095ce:	4413      	add	r3, r2
 80095d0:	3304      	adds	r3, #4
 80095d2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	2200      	movs	r2, #0
 80095d8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	2201      	movs	r2, #1
 80095de:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80095e0:	78fb      	ldrb	r3, [r7, #3]
 80095e2:	f003 030f 	and.w	r3, r3, #15
 80095e6:	b2da      	uxtb	r2, r3
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80095f2:	2b01      	cmp	r3, #1
 80095f4:	d101      	bne.n	80095fa <HAL_PCD_EP_SetStall+0x82>
 80095f6:	2302      	movs	r3, #2
 80095f8:	e01e      	b.n	8009638 <HAL_PCD_EP_SetStall+0xc0>
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	2201      	movs	r2, #1
 80095fe:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	68f9      	ldr	r1, [r7, #12]
 8009608:	4618      	mov	r0, r3
 800960a:	f005 fa4c 	bl	800eaa6 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800960e:	78fb      	ldrb	r3, [r7, #3]
 8009610:	f003 030f 	and.w	r3, r3, #15
 8009614:	2b00      	cmp	r3, #0
 8009616:	d10a      	bne.n	800962e <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	6818      	ldr	r0, [r3, #0]
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	691b      	ldr	r3, [r3, #16]
 8009620:	b2d9      	uxtb	r1, r3
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009628:	461a      	mov	r2, r3
 800962a:	f005 fc3d 	bl	800eea8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	2200      	movs	r2, #0
 8009632:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8009636:	2300      	movs	r3, #0
}
 8009638:	4618      	mov	r0, r3
 800963a:	3710      	adds	r7, #16
 800963c:	46bd      	mov	sp, r7
 800963e:	bd80      	pop	{r7, pc}

08009640 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009640:	b580      	push	{r7, lr}
 8009642:	b084      	sub	sp, #16
 8009644:	af00      	add	r7, sp, #0
 8009646:	6078      	str	r0, [r7, #4]
 8009648:	460b      	mov	r3, r1
 800964a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800964c:	78fb      	ldrb	r3, [r7, #3]
 800964e:	f003 020f 	and.w	r2, r3, #15
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	685b      	ldr	r3, [r3, #4]
 8009656:	429a      	cmp	r2, r3
 8009658:	d901      	bls.n	800965e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800965a:	2301      	movs	r3, #1
 800965c:	e042      	b.n	80096e4 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800965e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009662:	2b00      	cmp	r3, #0
 8009664:	da0f      	bge.n	8009686 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009666:	78fb      	ldrb	r3, [r7, #3]
 8009668:	f003 020f 	and.w	r2, r3, #15
 800966c:	4613      	mov	r3, r2
 800966e:	00db      	lsls	r3, r3, #3
 8009670:	1a9b      	subs	r3, r3, r2
 8009672:	009b      	lsls	r3, r3, #2
 8009674:	3338      	adds	r3, #56	; 0x38
 8009676:	687a      	ldr	r2, [r7, #4]
 8009678:	4413      	add	r3, r2
 800967a:	3304      	adds	r3, #4
 800967c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	2201      	movs	r2, #1
 8009682:	705a      	strb	r2, [r3, #1]
 8009684:	e00f      	b.n	80096a6 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009686:	78fb      	ldrb	r3, [r7, #3]
 8009688:	f003 020f 	and.w	r2, r3, #15
 800968c:	4613      	mov	r3, r2
 800968e:	00db      	lsls	r3, r3, #3
 8009690:	1a9b      	subs	r3, r3, r2
 8009692:	009b      	lsls	r3, r3, #2
 8009694:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009698:	687a      	ldr	r2, [r7, #4]
 800969a:	4413      	add	r3, r2
 800969c:	3304      	adds	r3, #4
 800969e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	2200      	movs	r2, #0
 80096a4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	2200      	movs	r2, #0
 80096aa:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80096ac:	78fb      	ldrb	r3, [r7, #3]
 80096ae:	f003 030f 	and.w	r3, r3, #15
 80096b2:	b2da      	uxtb	r2, r3
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80096be:	2b01      	cmp	r3, #1
 80096c0:	d101      	bne.n	80096c6 <HAL_PCD_EP_ClrStall+0x86>
 80096c2:	2302      	movs	r3, #2
 80096c4:	e00e      	b.n	80096e4 <HAL_PCD_EP_ClrStall+0xa4>
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	2201      	movs	r2, #1
 80096ca:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	68f9      	ldr	r1, [r7, #12]
 80096d4:	4618      	mov	r0, r3
 80096d6:	f005 fa54 	bl	800eb82 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	2200      	movs	r2, #0
 80096de:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80096e2:	2300      	movs	r3, #0
}
 80096e4:	4618      	mov	r0, r3
 80096e6:	3710      	adds	r7, #16
 80096e8:	46bd      	mov	sp, r7
 80096ea:	bd80      	pop	{r7, pc}

080096ec <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80096ec:	b580      	push	{r7, lr}
 80096ee:	b08a      	sub	sp, #40	; 0x28
 80096f0:	af02      	add	r7, sp, #8
 80096f2:	6078      	str	r0, [r7, #4]
 80096f4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80096fc:	697b      	ldr	r3, [r7, #20]
 80096fe:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8009700:	683a      	ldr	r2, [r7, #0]
 8009702:	4613      	mov	r3, r2
 8009704:	00db      	lsls	r3, r3, #3
 8009706:	1a9b      	subs	r3, r3, r2
 8009708:	009b      	lsls	r3, r3, #2
 800970a:	3338      	adds	r3, #56	; 0x38
 800970c:	687a      	ldr	r2, [r7, #4]
 800970e:	4413      	add	r3, r2
 8009710:	3304      	adds	r3, #4
 8009712:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	699a      	ldr	r2, [r3, #24]
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	695b      	ldr	r3, [r3, #20]
 800971c:	429a      	cmp	r2, r3
 800971e:	d901      	bls.n	8009724 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8009720:	2301      	movs	r3, #1
 8009722:	e06c      	b.n	80097fe <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	695a      	ldr	r2, [r3, #20]
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	699b      	ldr	r3, [r3, #24]
 800972c:	1ad3      	subs	r3, r2, r3
 800972e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	689b      	ldr	r3, [r3, #8]
 8009734:	69fa      	ldr	r2, [r7, #28]
 8009736:	429a      	cmp	r2, r3
 8009738:	d902      	bls.n	8009740 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	689b      	ldr	r3, [r3, #8]
 800973e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8009740:	69fb      	ldr	r3, [r7, #28]
 8009742:	3303      	adds	r3, #3
 8009744:	089b      	lsrs	r3, r3, #2
 8009746:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009748:	e02b      	b.n	80097a2 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	695a      	ldr	r2, [r3, #20]
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	699b      	ldr	r3, [r3, #24]
 8009752:	1ad3      	subs	r3, r2, r3
 8009754:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	689b      	ldr	r3, [r3, #8]
 800975a:	69fa      	ldr	r2, [r7, #28]
 800975c:	429a      	cmp	r2, r3
 800975e:	d902      	bls.n	8009766 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	689b      	ldr	r3, [r3, #8]
 8009764:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8009766:	69fb      	ldr	r3, [r7, #28]
 8009768:	3303      	adds	r3, #3
 800976a:	089b      	lsrs	r3, r3, #2
 800976c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	68d9      	ldr	r1, [r3, #12]
 8009772:	683b      	ldr	r3, [r7, #0]
 8009774:	b2da      	uxtb	r2, r3
 8009776:	69fb      	ldr	r3, [r7, #28]
 8009778:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800977e:	b2db      	uxtb	r3, r3
 8009780:	9300      	str	r3, [sp, #0]
 8009782:	4603      	mov	r3, r0
 8009784:	6978      	ldr	r0, [r7, #20]
 8009786:	f005 f930 	bl	800e9ea <USB_WritePacket>

    ep->xfer_buff  += len;
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	68da      	ldr	r2, [r3, #12]
 800978e:	69fb      	ldr	r3, [r7, #28]
 8009790:	441a      	add	r2, r3
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	699a      	ldr	r2, [r3, #24]
 800979a:	69fb      	ldr	r3, [r7, #28]
 800979c:	441a      	add	r2, r3
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80097a2:	683b      	ldr	r3, [r7, #0]
 80097a4:	015a      	lsls	r2, r3, #5
 80097a6:	693b      	ldr	r3, [r7, #16]
 80097a8:	4413      	add	r3, r2
 80097aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097ae:	699b      	ldr	r3, [r3, #24]
 80097b0:	b29b      	uxth	r3, r3
 80097b2:	69ba      	ldr	r2, [r7, #24]
 80097b4:	429a      	cmp	r2, r3
 80097b6:	d809      	bhi.n	80097cc <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	699a      	ldr	r2, [r3, #24]
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80097c0:	429a      	cmp	r2, r3
 80097c2:	d203      	bcs.n	80097cc <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	695b      	ldr	r3, [r3, #20]
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d1be      	bne.n	800974a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	695a      	ldr	r2, [r3, #20]
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	699b      	ldr	r3, [r3, #24]
 80097d4:	429a      	cmp	r2, r3
 80097d6:	d811      	bhi.n	80097fc <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80097d8:	683b      	ldr	r3, [r7, #0]
 80097da:	f003 030f 	and.w	r3, r3, #15
 80097de:	2201      	movs	r2, #1
 80097e0:	fa02 f303 	lsl.w	r3, r2, r3
 80097e4:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80097e6:	693b      	ldr	r3, [r7, #16]
 80097e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80097ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80097ee:	68bb      	ldr	r3, [r7, #8]
 80097f0:	43db      	mvns	r3, r3
 80097f2:	6939      	ldr	r1, [r7, #16]
 80097f4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80097f8:	4013      	ands	r3, r2
 80097fa:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80097fc:	2300      	movs	r3, #0
}
 80097fe:	4618      	mov	r0, r3
 8009800:	3720      	adds	r7, #32
 8009802:	46bd      	mov	sp, r7
 8009804:	bd80      	pop	{r7, pc}
	...

08009808 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009808:	b580      	push	{r7, lr}
 800980a:	b086      	sub	sp, #24
 800980c:	af00      	add	r7, sp, #0
 800980e:	6078      	str	r0, [r7, #4]
 8009810:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009818:	697b      	ldr	r3, [r7, #20]
 800981a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800981c:	697b      	ldr	r3, [r7, #20]
 800981e:	333c      	adds	r3, #60	; 0x3c
 8009820:	3304      	adds	r3, #4
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8009826:	683b      	ldr	r3, [r7, #0]
 8009828:	015a      	lsls	r2, r3, #5
 800982a:	693b      	ldr	r3, [r7, #16]
 800982c:	4413      	add	r3, r2
 800982e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009832:	689b      	ldr	r3, [r3, #8]
 8009834:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	691b      	ldr	r3, [r3, #16]
 800983a:	2b01      	cmp	r3, #1
 800983c:	f040 80a0 	bne.w	8009980 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8009840:	68bb      	ldr	r3, [r7, #8]
 8009842:	f003 0308 	and.w	r3, r3, #8
 8009846:	2b00      	cmp	r3, #0
 8009848:	d015      	beq.n	8009876 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	4a72      	ldr	r2, [pc, #456]	; (8009a18 <PCD_EP_OutXfrComplete_int+0x210>)
 800984e:	4293      	cmp	r3, r2
 8009850:	f240 80dd 	bls.w	8009a0e <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009854:	68bb      	ldr	r3, [r7, #8]
 8009856:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800985a:	2b00      	cmp	r3, #0
 800985c:	f000 80d7 	beq.w	8009a0e <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009860:	683b      	ldr	r3, [r7, #0]
 8009862:	015a      	lsls	r2, r3, #5
 8009864:	693b      	ldr	r3, [r7, #16]
 8009866:	4413      	add	r3, r2
 8009868:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800986c:	461a      	mov	r2, r3
 800986e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009872:	6093      	str	r3, [r2, #8]
 8009874:	e0cb      	b.n	8009a0e <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8009876:	68bb      	ldr	r3, [r7, #8]
 8009878:	f003 0320 	and.w	r3, r3, #32
 800987c:	2b00      	cmp	r3, #0
 800987e:	d009      	beq.n	8009894 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009880:	683b      	ldr	r3, [r7, #0]
 8009882:	015a      	lsls	r2, r3, #5
 8009884:	693b      	ldr	r3, [r7, #16]
 8009886:	4413      	add	r3, r2
 8009888:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800988c:	461a      	mov	r2, r3
 800988e:	2320      	movs	r3, #32
 8009890:	6093      	str	r3, [r2, #8]
 8009892:	e0bc      	b.n	8009a0e <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8009894:	68bb      	ldr	r3, [r7, #8]
 8009896:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800989a:	2b00      	cmp	r3, #0
 800989c:	f040 80b7 	bne.w	8009a0e <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	4a5d      	ldr	r2, [pc, #372]	; (8009a18 <PCD_EP_OutXfrComplete_int+0x210>)
 80098a4:	4293      	cmp	r3, r2
 80098a6:	d90f      	bls.n	80098c8 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80098a8:	68bb      	ldr	r3, [r7, #8]
 80098aa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d00a      	beq.n	80098c8 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80098b2:	683b      	ldr	r3, [r7, #0]
 80098b4:	015a      	lsls	r2, r3, #5
 80098b6:	693b      	ldr	r3, [r7, #16]
 80098b8:	4413      	add	r3, r2
 80098ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098be:	461a      	mov	r2, r3
 80098c0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80098c4:	6093      	str	r3, [r2, #8]
 80098c6:	e0a2      	b.n	8009a0e <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 80098c8:	6879      	ldr	r1, [r7, #4]
 80098ca:	683a      	ldr	r2, [r7, #0]
 80098cc:	4613      	mov	r3, r2
 80098ce:	00db      	lsls	r3, r3, #3
 80098d0:	1a9b      	subs	r3, r3, r2
 80098d2:	009b      	lsls	r3, r3, #2
 80098d4:	440b      	add	r3, r1
 80098d6:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80098da:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80098dc:	683b      	ldr	r3, [r7, #0]
 80098de:	0159      	lsls	r1, r3, #5
 80098e0:	693b      	ldr	r3, [r7, #16]
 80098e2:	440b      	add	r3, r1
 80098e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098e8:	691b      	ldr	r3, [r3, #16]
 80098ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 80098ee:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 80098f0:	6878      	ldr	r0, [r7, #4]
 80098f2:	683a      	ldr	r2, [r7, #0]
 80098f4:	4613      	mov	r3, r2
 80098f6:	00db      	lsls	r3, r3, #3
 80098f8:	1a9b      	subs	r3, r3, r2
 80098fa:	009b      	lsls	r3, r3, #2
 80098fc:	4403      	add	r3, r0
 80098fe:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8009902:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8009904:	6879      	ldr	r1, [r7, #4]
 8009906:	683a      	ldr	r2, [r7, #0]
 8009908:	4613      	mov	r3, r2
 800990a:	00db      	lsls	r3, r3, #3
 800990c:	1a9b      	subs	r3, r3, r2
 800990e:	009b      	lsls	r3, r3, #2
 8009910:	440b      	add	r3, r1
 8009912:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8009916:	6819      	ldr	r1, [r3, #0]
 8009918:	6878      	ldr	r0, [r7, #4]
 800991a:	683a      	ldr	r2, [r7, #0]
 800991c:	4613      	mov	r3, r2
 800991e:	00db      	lsls	r3, r3, #3
 8009920:	1a9b      	subs	r3, r3, r2
 8009922:	009b      	lsls	r3, r3, #2
 8009924:	4403      	add	r3, r0
 8009926:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	4419      	add	r1, r3
 800992e:	6878      	ldr	r0, [r7, #4]
 8009930:	683a      	ldr	r2, [r7, #0]
 8009932:	4613      	mov	r3, r2
 8009934:	00db      	lsls	r3, r3, #3
 8009936:	1a9b      	subs	r3, r3, r2
 8009938:	009b      	lsls	r3, r3, #2
 800993a:	4403      	add	r3, r0
 800993c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8009940:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8009942:	683b      	ldr	r3, [r7, #0]
 8009944:	2b00      	cmp	r3, #0
 8009946:	d114      	bne.n	8009972 <PCD_EP_OutXfrComplete_int+0x16a>
 8009948:	6879      	ldr	r1, [r7, #4]
 800994a:	683a      	ldr	r2, [r7, #0]
 800994c:	4613      	mov	r3, r2
 800994e:	00db      	lsls	r3, r3, #3
 8009950:	1a9b      	subs	r3, r3, r2
 8009952:	009b      	lsls	r3, r3, #2
 8009954:	440b      	add	r3, r1
 8009956:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	2b00      	cmp	r3, #0
 800995e:	d108      	bne.n	8009972 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	6818      	ldr	r0, [r3, #0]
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800996a:	461a      	mov	r2, r3
 800996c:	2101      	movs	r1, #1
 800996e:	f005 fa9b 	bl	800eea8 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009972:	683b      	ldr	r3, [r7, #0]
 8009974:	b2db      	uxtb	r3, r3
 8009976:	4619      	mov	r1, r3
 8009978:	6878      	ldr	r0, [r7, #4]
 800997a:	f007 fa3d 	bl	8010df8 <HAL_PCD_DataOutStageCallback>
 800997e:	e046      	b.n	8009a0e <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	4a26      	ldr	r2, [pc, #152]	; (8009a1c <PCD_EP_OutXfrComplete_int+0x214>)
 8009984:	4293      	cmp	r3, r2
 8009986:	d124      	bne.n	80099d2 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8009988:	68bb      	ldr	r3, [r7, #8]
 800998a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800998e:	2b00      	cmp	r3, #0
 8009990:	d00a      	beq.n	80099a8 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009992:	683b      	ldr	r3, [r7, #0]
 8009994:	015a      	lsls	r2, r3, #5
 8009996:	693b      	ldr	r3, [r7, #16]
 8009998:	4413      	add	r3, r2
 800999a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800999e:	461a      	mov	r2, r3
 80099a0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80099a4:	6093      	str	r3, [r2, #8]
 80099a6:	e032      	b.n	8009a0e <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80099a8:	68bb      	ldr	r3, [r7, #8]
 80099aa:	f003 0320 	and.w	r3, r3, #32
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d008      	beq.n	80099c4 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80099b2:	683b      	ldr	r3, [r7, #0]
 80099b4:	015a      	lsls	r2, r3, #5
 80099b6:	693b      	ldr	r3, [r7, #16]
 80099b8:	4413      	add	r3, r2
 80099ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099be:	461a      	mov	r2, r3
 80099c0:	2320      	movs	r3, #32
 80099c2:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80099c4:	683b      	ldr	r3, [r7, #0]
 80099c6:	b2db      	uxtb	r3, r3
 80099c8:	4619      	mov	r1, r3
 80099ca:	6878      	ldr	r0, [r7, #4]
 80099cc:	f007 fa14 	bl	8010df8 <HAL_PCD_DataOutStageCallback>
 80099d0:	e01d      	b.n	8009a0e <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80099d2:	683b      	ldr	r3, [r7, #0]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d114      	bne.n	8009a02 <PCD_EP_OutXfrComplete_int+0x1fa>
 80099d8:	6879      	ldr	r1, [r7, #4]
 80099da:	683a      	ldr	r2, [r7, #0]
 80099dc:	4613      	mov	r3, r2
 80099de:	00db      	lsls	r3, r3, #3
 80099e0:	1a9b      	subs	r3, r3, r2
 80099e2:	009b      	lsls	r3, r3, #2
 80099e4:	440b      	add	r3, r1
 80099e6:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d108      	bne.n	8009a02 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	6818      	ldr	r0, [r3, #0]
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80099fa:	461a      	mov	r2, r3
 80099fc:	2100      	movs	r1, #0
 80099fe:	f005 fa53 	bl	800eea8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009a02:	683b      	ldr	r3, [r7, #0]
 8009a04:	b2db      	uxtb	r3, r3
 8009a06:	4619      	mov	r1, r3
 8009a08:	6878      	ldr	r0, [r7, #4]
 8009a0a:	f007 f9f5 	bl	8010df8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8009a0e:	2300      	movs	r3, #0
}
 8009a10:	4618      	mov	r0, r3
 8009a12:	3718      	adds	r7, #24
 8009a14:	46bd      	mov	sp, r7
 8009a16:	bd80      	pop	{r7, pc}
 8009a18:	4f54300a 	.word	0x4f54300a
 8009a1c:	4f54310a 	.word	0x4f54310a

08009a20 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009a20:	b580      	push	{r7, lr}
 8009a22:	b086      	sub	sp, #24
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]
 8009a28:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a30:	697b      	ldr	r3, [r7, #20]
 8009a32:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009a34:	697b      	ldr	r3, [r7, #20]
 8009a36:	333c      	adds	r3, #60	; 0x3c
 8009a38:	3304      	adds	r3, #4
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8009a3e:	683b      	ldr	r3, [r7, #0]
 8009a40:	015a      	lsls	r2, r3, #5
 8009a42:	693b      	ldr	r3, [r7, #16]
 8009a44:	4413      	add	r3, r2
 8009a46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a4a:	689b      	ldr	r3, [r3, #8]
 8009a4c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	4a15      	ldr	r2, [pc, #84]	; (8009aa8 <PCD_EP_OutSetupPacket_int+0x88>)
 8009a52:	4293      	cmp	r3, r2
 8009a54:	d90e      	bls.n	8009a74 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009a56:	68bb      	ldr	r3, [r7, #8]
 8009a58:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d009      	beq.n	8009a74 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009a60:	683b      	ldr	r3, [r7, #0]
 8009a62:	015a      	lsls	r2, r3, #5
 8009a64:	693b      	ldr	r3, [r7, #16]
 8009a66:	4413      	add	r3, r2
 8009a68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a6c:	461a      	mov	r2, r3
 8009a6e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009a72:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8009a74:	6878      	ldr	r0, [r7, #4]
 8009a76:	f007 f9ad 	bl	8010dd4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	4a0a      	ldr	r2, [pc, #40]	; (8009aa8 <PCD_EP_OutSetupPacket_int+0x88>)
 8009a7e:	4293      	cmp	r3, r2
 8009a80:	d90c      	bls.n	8009a9c <PCD_EP_OutSetupPacket_int+0x7c>
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	691b      	ldr	r3, [r3, #16]
 8009a86:	2b01      	cmp	r3, #1
 8009a88:	d108      	bne.n	8009a9c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	6818      	ldr	r0, [r3, #0]
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009a94:	461a      	mov	r2, r3
 8009a96:	2101      	movs	r1, #1
 8009a98:	f005 fa06 	bl	800eea8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8009a9c:	2300      	movs	r3, #0
}
 8009a9e:	4618      	mov	r0, r3
 8009aa0:	3718      	adds	r7, #24
 8009aa2:	46bd      	mov	sp, r7
 8009aa4:	bd80      	pop	{r7, pc}
 8009aa6:	bf00      	nop
 8009aa8:	4f54300a 	.word	0x4f54300a

08009aac <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8009aac:	b480      	push	{r7}
 8009aae:	b085      	sub	sp, #20
 8009ab0:	af00      	add	r7, sp, #0
 8009ab2:	6078      	str	r0, [r7, #4]
 8009ab4:	460b      	mov	r3, r1
 8009ab6:	70fb      	strb	r3, [r7, #3]
 8009ab8:	4613      	mov	r3, r2
 8009aba:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ac2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8009ac4:	78fb      	ldrb	r3, [r7, #3]
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d107      	bne.n	8009ada <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8009aca:	883b      	ldrh	r3, [r7, #0]
 8009acc:	0419      	lsls	r1, r3, #16
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	68ba      	ldr	r2, [r7, #8]
 8009ad4:	430a      	orrs	r2, r1
 8009ad6:	629a      	str	r2, [r3, #40]	; 0x28
 8009ad8:	e028      	b.n	8009b2c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ae0:	0c1b      	lsrs	r3, r3, #16
 8009ae2:	68ba      	ldr	r2, [r7, #8]
 8009ae4:	4413      	add	r3, r2
 8009ae6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009ae8:	2300      	movs	r3, #0
 8009aea:	73fb      	strb	r3, [r7, #15]
 8009aec:	e00d      	b.n	8009b0a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	681a      	ldr	r2, [r3, #0]
 8009af2:	7bfb      	ldrb	r3, [r7, #15]
 8009af4:	3340      	adds	r3, #64	; 0x40
 8009af6:	009b      	lsls	r3, r3, #2
 8009af8:	4413      	add	r3, r2
 8009afa:	685b      	ldr	r3, [r3, #4]
 8009afc:	0c1b      	lsrs	r3, r3, #16
 8009afe:	68ba      	ldr	r2, [r7, #8]
 8009b00:	4413      	add	r3, r2
 8009b02:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009b04:	7bfb      	ldrb	r3, [r7, #15]
 8009b06:	3301      	adds	r3, #1
 8009b08:	73fb      	strb	r3, [r7, #15]
 8009b0a:	7bfa      	ldrb	r2, [r7, #15]
 8009b0c:	78fb      	ldrb	r3, [r7, #3]
 8009b0e:	3b01      	subs	r3, #1
 8009b10:	429a      	cmp	r2, r3
 8009b12:	d3ec      	bcc.n	8009aee <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8009b14:	883b      	ldrh	r3, [r7, #0]
 8009b16:	0418      	lsls	r0, r3, #16
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	6819      	ldr	r1, [r3, #0]
 8009b1c:	78fb      	ldrb	r3, [r7, #3]
 8009b1e:	3b01      	subs	r3, #1
 8009b20:	68ba      	ldr	r2, [r7, #8]
 8009b22:	4302      	orrs	r2, r0
 8009b24:	3340      	adds	r3, #64	; 0x40
 8009b26:	009b      	lsls	r3, r3, #2
 8009b28:	440b      	add	r3, r1
 8009b2a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8009b2c:	2300      	movs	r3, #0
}
 8009b2e:	4618      	mov	r0, r3
 8009b30:	3714      	adds	r7, #20
 8009b32:	46bd      	mov	sp, r7
 8009b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b38:	4770      	bx	lr

08009b3a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8009b3a:	b480      	push	{r7}
 8009b3c:	b083      	sub	sp, #12
 8009b3e:	af00      	add	r7, sp, #0
 8009b40:	6078      	str	r0, [r7, #4]
 8009b42:	460b      	mov	r3, r1
 8009b44:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	887a      	ldrh	r2, [r7, #2]
 8009b4c:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8009b4e:	2300      	movs	r3, #0
}
 8009b50:	4618      	mov	r0, r3
 8009b52:	370c      	adds	r7, #12
 8009b54:	46bd      	mov	sp, r7
 8009b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b5a:	4770      	bx	lr

08009b5c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8009b5c:	b480      	push	{r7}
 8009b5e:	b083      	sub	sp, #12
 8009b60:	af00      	add	r7, sp, #0
 8009b62:	6078      	str	r0, [r7, #4]
 8009b64:	460b      	mov	r3, r1
 8009b66:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8009b68:	bf00      	nop
 8009b6a:	370c      	adds	r7, #12
 8009b6c:	46bd      	mov	sp, r7
 8009b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b72:	4770      	bx	lr

08009b74 <HAL_PWR_DisableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 8009b74:	b480      	push	{r7}
 8009b76:	b083      	sub	sp, #12
 8009b78:	af00      	add	r7, sp, #0
 8009b7a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));  

  /* Disable the wake up pin */
  CLEAR_BIT(PWR->CSR, WakeUpPinx);
 8009b7c:	4b06      	ldr	r3, [pc, #24]	; (8009b98 <HAL_PWR_DisableWakeUpPin+0x24>)
 8009b7e:	685a      	ldr	r2, [r3, #4]
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	43db      	mvns	r3, r3
 8009b84:	4904      	ldr	r1, [pc, #16]	; (8009b98 <HAL_PWR_DisableWakeUpPin+0x24>)
 8009b86:	4013      	ands	r3, r2
 8009b88:	604b      	str	r3, [r1, #4]
}
 8009b8a:	bf00      	nop
 8009b8c:	370c      	adds	r7, #12
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b94:	4770      	bx	lr
 8009b96:	bf00      	nop
 8009b98:	40007000 	.word	0x40007000

08009b9c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009b9c:	b580      	push	{r7, lr}
 8009b9e:	b086      	sub	sp, #24
 8009ba0:	af00      	add	r7, sp, #0
 8009ba2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d101      	bne.n	8009bae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009baa:	2301      	movs	r3, #1
 8009bac:	e25b      	b.n	800a066 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	f003 0301 	and.w	r3, r3, #1
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d075      	beq.n	8009ca6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009bba:	4ba3      	ldr	r3, [pc, #652]	; (8009e48 <HAL_RCC_OscConfig+0x2ac>)
 8009bbc:	689b      	ldr	r3, [r3, #8]
 8009bbe:	f003 030c 	and.w	r3, r3, #12
 8009bc2:	2b04      	cmp	r3, #4
 8009bc4:	d00c      	beq.n	8009be0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009bc6:	4ba0      	ldr	r3, [pc, #640]	; (8009e48 <HAL_RCC_OscConfig+0x2ac>)
 8009bc8:	689b      	ldr	r3, [r3, #8]
 8009bca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009bce:	2b08      	cmp	r3, #8
 8009bd0:	d112      	bne.n	8009bf8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009bd2:	4b9d      	ldr	r3, [pc, #628]	; (8009e48 <HAL_RCC_OscConfig+0x2ac>)
 8009bd4:	685b      	ldr	r3, [r3, #4]
 8009bd6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009bda:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009bde:	d10b      	bne.n	8009bf8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009be0:	4b99      	ldr	r3, [pc, #612]	; (8009e48 <HAL_RCC_OscConfig+0x2ac>)
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d05b      	beq.n	8009ca4 <HAL_RCC_OscConfig+0x108>
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	685b      	ldr	r3, [r3, #4]
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d157      	bne.n	8009ca4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009bf4:	2301      	movs	r3, #1
 8009bf6:	e236      	b.n	800a066 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	685b      	ldr	r3, [r3, #4]
 8009bfc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009c00:	d106      	bne.n	8009c10 <HAL_RCC_OscConfig+0x74>
 8009c02:	4b91      	ldr	r3, [pc, #580]	; (8009e48 <HAL_RCC_OscConfig+0x2ac>)
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	4a90      	ldr	r2, [pc, #576]	; (8009e48 <HAL_RCC_OscConfig+0x2ac>)
 8009c08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009c0c:	6013      	str	r3, [r2, #0]
 8009c0e:	e01d      	b.n	8009c4c <HAL_RCC_OscConfig+0xb0>
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	685b      	ldr	r3, [r3, #4]
 8009c14:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009c18:	d10c      	bne.n	8009c34 <HAL_RCC_OscConfig+0x98>
 8009c1a:	4b8b      	ldr	r3, [pc, #556]	; (8009e48 <HAL_RCC_OscConfig+0x2ac>)
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	4a8a      	ldr	r2, [pc, #552]	; (8009e48 <HAL_RCC_OscConfig+0x2ac>)
 8009c20:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009c24:	6013      	str	r3, [r2, #0]
 8009c26:	4b88      	ldr	r3, [pc, #544]	; (8009e48 <HAL_RCC_OscConfig+0x2ac>)
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	4a87      	ldr	r2, [pc, #540]	; (8009e48 <HAL_RCC_OscConfig+0x2ac>)
 8009c2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009c30:	6013      	str	r3, [r2, #0]
 8009c32:	e00b      	b.n	8009c4c <HAL_RCC_OscConfig+0xb0>
 8009c34:	4b84      	ldr	r3, [pc, #528]	; (8009e48 <HAL_RCC_OscConfig+0x2ac>)
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	4a83      	ldr	r2, [pc, #524]	; (8009e48 <HAL_RCC_OscConfig+0x2ac>)
 8009c3a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009c3e:	6013      	str	r3, [r2, #0]
 8009c40:	4b81      	ldr	r3, [pc, #516]	; (8009e48 <HAL_RCC_OscConfig+0x2ac>)
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	4a80      	ldr	r2, [pc, #512]	; (8009e48 <HAL_RCC_OscConfig+0x2ac>)
 8009c46:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009c4a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	685b      	ldr	r3, [r3, #4]
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d013      	beq.n	8009c7c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009c54:	f7fa fbfc 	bl	8004450 <HAL_GetTick>
 8009c58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009c5a:	e008      	b.n	8009c6e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009c5c:	f7fa fbf8 	bl	8004450 <HAL_GetTick>
 8009c60:	4602      	mov	r2, r0
 8009c62:	693b      	ldr	r3, [r7, #16]
 8009c64:	1ad3      	subs	r3, r2, r3
 8009c66:	2b64      	cmp	r3, #100	; 0x64
 8009c68:	d901      	bls.n	8009c6e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009c6a:	2303      	movs	r3, #3
 8009c6c:	e1fb      	b.n	800a066 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009c6e:	4b76      	ldr	r3, [pc, #472]	; (8009e48 <HAL_RCC_OscConfig+0x2ac>)
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d0f0      	beq.n	8009c5c <HAL_RCC_OscConfig+0xc0>
 8009c7a:	e014      	b.n	8009ca6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009c7c:	f7fa fbe8 	bl	8004450 <HAL_GetTick>
 8009c80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009c82:	e008      	b.n	8009c96 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009c84:	f7fa fbe4 	bl	8004450 <HAL_GetTick>
 8009c88:	4602      	mov	r2, r0
 8009c8a:	693b      	ldr	r3, [r7, #16]
 8009c8c:	1ad3      	subs	r3, r2, r3
 8009c8e:	2b64      	cmp	r3, #100	; 0x64
 8009c90:	d901      	bls.n	8009c96 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009c92:	2303      	movs	r3, #3
 8009c94:	e1e7      	b.n	800a066 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009c96:	4b6c      	ldr	r3, [pc, #432]	; (8009e48 <HAL_RCC_OscConfig+0x2ac>)
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d1f0      	bne.n	8009c84 <HAL_RCC_OscConfig+0xe8>
 8009ca2:	e000      	b.n	8009ca6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009ca4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	f003 0302 	and.w	r3, r3, #2
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d063      	beq.n	8009d7a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009cb2:	4b65      	ldr	r3, [pc, #404]	; (8009e48 <HAL_RCC_OscConfig+0x2ac>)
 8009cb4:	689b      	ldr	r3, [r3, #8]
 8009cb6:	f003 030c 	and.w	r3, r3, #12
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d00b      	beq.n	8009cd6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009cbe:	4b62      	ldr	r3, [pc, #392]	; (8009e48 <HAL_RCC_OscConfig+0x2ac>)
 8009cc0:	689b      	ldr	r3, [r3, #8]
 8009cc2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009cc6:	2b08      	cmp	r3, #8
 8009cc8:	d11c      	bne.n	8009d04 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009cca:	4b5f      	ldr	r3, [pc, #380]	; (8009e48 <HAL_RCC_OscConfig+0x2ac>)
 8009ccc:	685b      	ldr	r3, [r3, #4]
 8009cce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d116      	bne.n	8009d04 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009cd6:	4b5c      	ldr	r3, [pc, #368]	; (8009e48 <HAL_RCC_OscConfig+0x2ac>)
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	f003 0302 	and.w	r3, r3, #2
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d005      	beq.n	8009cee <HAL_RCC_OscConfig+0x152>
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	68db      	ldr	r3, [r3, #12]
 8009ce6:	2b01      	cmp	r3, #1
 8009ce8:	d001      	beq.n	8009cee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8009cea:	2301      	movs	r3, #1
 8009cec:	e1bb      	b.n	800a066 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009cee:	4b56      	ldr	r3, [pc, #344]	; (8009e48 <HAL_RCC_OscConfig+0x2ac>)
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	691b      	ldr	r3, [r3, #16]
 8009cfa:	00db      	lsls	r3, r3, #3
 8009cfc:	4952      	ldr	r1, [pc, #328]	; (8009e48 <HAL_RCC_OscConfig+0x2ac>)
 8009cfe:	4313      	orrs	r3, r2
 8009d00:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009d02:	e03a      	b.n	8009d7a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	68db      	ldr	r3, [r3, #12]
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d020      	beq.n	8009d4e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009d0c:	4b4f      	ldr	r3, [pc, #316]	; (8009e4c <HAL_RCC_OscConfig+0x2b0>)
 8009d0e:	2201      	movs	r2, #1
 8009d10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d12:	f7fa fb9d 	bl	8004450 <HAL_GetTick>
 8009d16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009d18:	e008      	b.n	8009d2c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009d1a:	f7fa fb99 	bl	8004450 <HAL_GetTick>
 8009d1e:	4602      	mov	r2, r0
 8009d20:	693b      	ldr	r3, [r7, #16]
 8009d22:	1ad3      	subs	r3, r2, r3
 8009d24:	2b02      	cmp	r3, #2
 8009d26:	d901      	bls.n	8009d2c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8009d28:	2303      	movs	r3, #3
 8009d2a:	e19c      	b.n	800a066 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009d2c:	4b46      	ldr	r3, [pc, #280]	; (8009e48 <HAL_RCC_OscConfig+0x2ac>)
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	f003 0302 	and.w	r3, r3, #2
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d0f0      	beq.n	8009d1a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009d38:	4b43      	ldr	r3, [pc, #268]	; (8009e48 <HAL_RCC_OscConfig+0x2ac>)
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	691b      	ldr	r3, [r3, #16]
 8009d44:	00db      	lsls	r3, r3, #3
 8009d46:	4940      	ldr	r1, [pc, #256]	; (8009e48 <HAL_RCC_OscConfig+0x2ac>)
 8009d48:	4313      	orrs	r3, r2
 8009d4a:	600b      	str	r3, [r1, #0]
 8009d4c:	e015      	b.n	8009d7a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009d4e:	4b3f      	ldr	r3, [pc, #252]	; (8009e4c <HAL_RCC_OscConfig+0x2b0>)
 8009d50:	2200      	movs	r2, #0
 8009d52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d54:	f7fa fb7c 	bl	8004450 <HAL_GetTick>
 8009d58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009d5a:	e008      	b.n	8009d6e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009d5c:	f7fa fb78 	bl	8004450 <HAL_GetTick>
 8009d60:	4602      	mov	r2, r0
 8009d62:	693b      	ldr	r3, [r7, #16]
 8009d64:	1ad3      	subs	r3, r2, r3
 8009d66:	2b02      	cmp	r3, #2
 8009d68:	d901      	bls.n	8009d6e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8009d6a:	2303      	movs	r3, #3
 8009d6c:	e17b      	b.n	800a066 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009d6e:	4b36      	ldr	r3, [pc, #216]	; (8009e48 <HAL_RCC_OscConfig+0x2ac>)
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	f003 0302 	and.w	r3, r3, #2
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d1f0      	bne.n	8009d5c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	f003 0308 	and.w	r3, r3, #8
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d030      	beq.n	8009de8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	695b      	ldr	r3, [r3, #20]
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d016      	beq.n	8009dbc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009d8e:	4b30      	ldr	r3, [pc, #192]	; (8009e50 <HAL_RCC_OscConfig+0x2b4>)
 8009d90:	2201      	movs	r2, #1
 8009d92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009d94:	f7fa fb5c 	bl	8004450 <HAL_GetTick>
 8009d98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009d9a:	e008      	b.n	8009dae <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009d9c:	f7fa fb58 	bl	8004450 <HAL_GetTick>
 8009da0:	4602      	mov	r2, r0
 8009da2:	693b      	ldr	r3, [r7, #16]
 8009da4:	1ad3      	subs	r3, r2, r3
 8009da6:	2b02      	cmp	r3, #2
 8009da8:	d901      	bls.n	8009dae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8009daa:	2303      	movs	r3, #3
 8009dac:	e15b      	b.n	800a066 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009dae:	4b26      	ldr	r3, [pc, #152]	; (8009e48 <HAL_RCC_OscConfig+0x2ac>)
 8009db0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009db2:	f003 0302 	and.w	r3, r3, #2
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d0f0      	beq.n	8009d9c <HAL_RCC_OscConfig+0x200>
 8009dba:	e015      	b.n	8009de8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009dbc:	4b24      	ldr	r3, [pc, #144]	; (8009e50 <HAL_RCC_OscConfig+0x2b4>)
 8009dbe:	2200      	movs	r2, #0
 8009dc0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009dc2:	f7fa fb45 	bl	8004450 <HAL_GetTick>
 8009dc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009dc8:	e008      	b.n	8009ddc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009dca:	f7fa fb41 	bl	8004450 <HAL_GetTick>
 8009dce:	4602      	mov	r2, r0
 8009dd0:	693b      	ldr	r3, [r7, #16]
 8009dd2:	1ad3      	subs	r3, r2, r3
 8009dd4:	2b02      	cmp	r3, #2
 8009dd6:	d901      	bls.n	8009ddc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8009dd8:	2303      	movs	r3, #3
 8009dda:	e144      	b.n	800a066 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009ddc:	4b1a      	ldr	r3, [pc, #104]	; (8009e48 <HAL_RCC_OscConfig+0x2ac>)
 8009dde:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009de0:	f003 0302 	and.w	r3, r3, #2
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d1f0      	bne.n	8009dca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	f003 0304 	and.w	r3, r3, #4
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	f000 80a0 	beq.w	8009f36 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009df6:	2300      	movs	r3, #0
 8009df8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009dfa:	4b13      	ldr	r3, [pc, #76]	; (8009e48 <HAL_RCC_OscConfig+0x2ac>)
 8009dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009dfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d10f      	bne.n	8009e26 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009e06:	2300      	movs	r3, #0
 8009e08:	60bb      	str	r3, [r7, #8]
 8009e0a:	4b0f      	ldr	r3, [pc, #60]	; (8009e48 <HAL_RCC_OscConfig+0x2ac>)
 8009e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e0e:	4a0e      	ldr	r2, [pc, #56]	; (8009e48 <HAL_RCC_OscConfig+0x2ac>)
 8009e10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009e14:	6413      	str	r3, [r2, #64]	; 0x40
 8009e16:	4b0c      	ldr	r3, [pc, #48]	; (8009e48 <HAL_RCC_OscConfig+0x2ac>)
 8009e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009e1e:	60bb      	str	r3, [r7, #8]
 8009e20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009e22:	2301      	movs	r3, #1
 8009e24:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009e26:	4b0b      	ldr	r3, [pc, #44]	; (8009e54 <HAL_RCC_OscConfig+0x2b8>)
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d121      	bne.n	8009e76 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009e32:	4b08      	ldr	r3, [pc, #32]	; (8009e54 <HAL_RCC_OscConfig+0x2b8>)
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	4a07      	ldr	r2, [pc, #28]	; (8009e54 <HAL_RCC_OscConfig+0x2b8>)
 8009e38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009e3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009e3e:	f7fa fb07 	bl	8004450 <HAL_GetTick>
 8009e42:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009e44:	e011      	b.n	8009e6a <HAL_RCC_OscConfig+0x2ce>
 8009e46:	bf00      	nop
 8009e48:	40023800 	.word	0x40023800
 8009e4c:	42470000 	.word	0x42470000
 8009e50:	42470e80 	.word	0x42470e80
 8009e54:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009e58:	f7fa fafa 	bl	8004450 <HAL_GetTick>
 8009e5c:	4602      	mov	r2, r0
 8009e5e:	693b      	ldr	r3, [r7, #16]
 8009e60:	1ad3      	subs	r3, r2, r3
 8009e62:	2b02      	cmp	r3, #2
 8009e64:	d901      	bls.n	8009e6a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8009e66:	2303      	movs	r3, #3
 8009e68:	e0fd      	b.n	800a066 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009e6a:	4b81      	ldr	r3, [pc, #516]	; (800a070 <HAL_RCC_OscConfig+0x4d4>)
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d0f0      	beq.n	8009e58 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	689b      	ldr	r3, [r3, #8]
 8009e7a:	2b01      	cmp	r3, #1
 8009e7c:	d106      	bne.n	8009e8c <HAL_RCC_OscConfig+0x2f0>
 8009e7e:	4b7d      	ldr	r3, [pc, #500]	; (800a074 <HAL_RCC_OscConfig+0x4d8>)
 8009e80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009e82:	4a7c      	ldr	r2, [pc, #496]	; (800a074 <HAL_RCC_OscConfig+0x4d8>)
 8009e84:	f043 0301 	orr.w	r3, r3, #1
 8009e88:	6713      	str	r3, [r2, #112]	; 0x70
 8009e8a:	e01c      	b.n	8009ec6 <HAL_RCC_OscConfig+0x32a>
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	689b      	ldr	r3, [r3, #8]
 8009e90:	2b05      	cmp	r3, #5
 8009e92:	d10c      	bne.n	8009eae <HAL_RCC_OscConfig+0x312>
 8009e94:	4b77      	ldr	r3, [pc, #476]	; (800a074 <HAL_RCC_OscConfig+0x4d8>)
 8009e96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009e98:	4a76      	ldr	r2, [pc, #472]	; (800a074 <HAL_RCC_OscConfig+0x4d8>)
 8009e9a:	f043 0304 	orr.w	r3, r3, #4
 8009e9e:	6713      	str	r3, [r2, #112]	; 0x70
 8009ea0:	4b74      	ldr	r3, [pc, #464]	; (800a074 <HAL_RCC_OscConfig+0x4d8>)
 8009ea2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ea4:	4a73      	ldr	r2, [pc, #460]	; (800a074 <HAL_RCC_OscConfig+0x4d8>)
 8009ea6:	f043 0301 	orr.w	r3, r3, #1
 8009eaa:	6713      	str	r3, [r2, #112]	; 0x70
 8009eac:	e00b      	b.n	8009ec6 <HAL_RCC_OscConfig+0x32a>
 8009eae:	4b71      	ldr	r3, [pc, #452]	; (800a074 <HAL_RCC_OscConfig+0x4d8>)
 8009eb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009eb2:	4a70      	ldr	r2, [pc, #448]	; (800a074 <HAL_RCC_OscConfig+0x4d8>)
 8009eb4:	f023 0301 	bic.w	r3, r3, #1
 8009eb8:	6713      	str	r3, [r2, #112]	; 0x70
 8009eba:	4b6e      	ldr	r3, [pc, #440]	; (800a074 <HAL_RCC_OscConfig+0x4d8>)
 8009ebc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ebe:	4a6d      	ldr	r2, [pc, #436]	; (800a074 <HAL_RCC_OscConfig+0x4d8>)
 8009ec0:	f023 0304 	bic.w	r3, r3, #4
 8009ec4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	689b      	ldr	r3, [r3, #8]
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d015      	beq.n	8009efa <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009ece:	f7fa fabf 	bl	8004450 <HAL_GetTick>
 8009ed2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009ed4:	e00a      	b.n	8009eec <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009ed6:	f7fa fabb 	bl	8004450 <HAL_GetTick>
 8009eda:	4602      	mov	r2, r0
 8009edc:	693b      	ldr	r3, [r7, #16]
 8009ede:	1ad3      	subs	r3, r2, r3
 8009ee0:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ee4:	4293      	cmp	r3, r2
 8009ee6:	d901      	bls.n	8009eec <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8009ee8:	2303      	movs	r3, #3
 8009eea:	e0bc      	b.n	800a066 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009eec:	4b61      	ldr	r3, [pc, #388]	; (800a074 <HAL_RCC_OscConfig+0x4d8>)
 8009eee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ef0:	f003 0302 	and.w	r3, r3, #2
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d0ee      	beq.n	8009ed6 <HAL_RCC_OscConfig+0x33a>
 8009ef8:	e014      	b.n	8009f24 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009efa:	f7fa faa9 	bl	8004450 <HAL_GetTick>
 8009efe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009f00:	e00a      	b.n	8009f18 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009f02:	f7fa faa5 	bl	8004450 <HAL_GetTick>
 8009f06:	4602      	mov	r2, r0
 8009f08:	693b      	ldr	r3, [r7, #16]
 8009f0a:	1ad3      	subs	r3, r2, r3
 8009f0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009f10:	4293      	cmp	r3, r2
 8009f12:	d901      	bls.n	8009f18 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8009f14:	2303      	movs	r3, #3
 8009f16:	e0a6      	b.n	800a066 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009f18:	4b56      	ldr	r3, [pc, #344]	; (800a074 <HAL_RCC_OscConfig+0x4d8>)
 8009f1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f1c:	f003 0302 	and.w	r3, r3, #2
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d1ee      	bne.n	8009f02 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009f24:	7dfb      	ldrb	r3, [r7, #23]
 8009f26:	2b01      	cmp	r3, #1
 8009f28:	d105      	bne.n	8009f36 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009f2a:	4b52      	ldr	r3, [pc, #328]	; (800a074 <HAL_RCC_OscConfig+0x4d8>)
 8009f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f2e:	4a51      	ldr	r2, [pc, #324]	; (800a074 <HAL_RCC_OscConfig+0x4d8>)
 8009f30:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009f34:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	699b      	ldr	r3, [r3, #24]
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	f000 8092 	beq.w	800a064 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009f40:	4b4c      	ldr	r3, [pc, #304]	; (800a074 <HAL_RCC_OscConfig+0x4d8>)
 8009f42:	689b      	ldr	r3, [r3, #8]
 8009f44:	f003 030c 	and.w	r3, r3, #12
 8009f48:	2b08      	cmp	r3, #8
 8009f4a:	d05c      	beq.n	800a006 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	699b      	ldr	r3, [r3, #24]
 8009f50:	2b02      	cmp	r3, #2
 8009f52:	d141      	bne.n	8009fd8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009f54:	4b48      	ldr	r3, [pc, #288]	; (800a078 <HAL_RCC_OscConfig+0x4dc>)
 8009f56:	2200      	movs	r2, #0
 8009f58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009f5a:	f7fa fa79 	bl	8004450 <HAL_GetTick>
 8009f5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009f60:	e008      	b.n	8009f74 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009f62:	f7fa fa75 	bl	8004450 <HAL_GetTick>
 8009f66:	4602      	mov	r2, r0
 8009f68:	693b      	ldr	r3, [r7, #16]
 8009f6a:	1ad3      	subs	r3, r2, r3
 8009f6c:	2b02      	cmp	r3, #2
 8009f6e:	d901      	bls.n	8009f74 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8009f70:	2303      	movs	r3, #3
 8009f72:	e078      	b.n	800a066 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009f74:	4b3f      	ldr	r3, [pc, #252]	; (800a074 <HAL_RCC_OscConfig+0x4d8>)
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d1f0      	bne.n	8009f62 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	69da      	ldr	r2, [r3, #28]
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	6a1b      	ldr	r3, [r3, #32]
 8009f88:	431a      	orrs	r2, r3
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f8e:	019b      	lsls	r3, r3, #6
 8009f90:	431a      	orrs	r2, r3
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f96:	085b      	lsrs	r3, r3, #1
 8009f98:	3b01      	subs	r3, #1
 8009f9a:	041b      	lsls	r3, r3, #16
 8009f9c:	431a      	orrs	r2, r3
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fa2:	061b      	lsls	r3, r3, #24
 8009fa4:	4933      	ldr	r1, [pc, #204]	; (800a074 <HAL_RCC_OscConfig+0x4d8>)
 8009fa6:	4313      	orrs	r3, r2
 8009fa8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009faa:	4b33      	ldr	r3, [pc, #204]	; (800a078 <HAL_RCC_OscConfig+0x4dc>)
 8009fac:	2201      	movs	r2, #1
 8009fae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009fb0:	f7fa fa4e 	bl	8004450 <HAL_GetTick>
 8009fb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009fb6:	e008      	b.n	8009fca <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009fb8:	f7fa fa4a 	bl	8004450 <HAL_GetTick>
 8009fbc:	4602      	mov	r2, r0
 8009fbe:	693b      	ldr	r3, [r7, #16]
 8009fc0:	1ad3      	subs	r3, r2, r3
 8009fc2:	2b02      	cmp	r3, #2
 8009fc4:	d901      	bls.n	8009fca <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8009fc6:	2303      	movs	r3, #3
 8009fc8:	e04d      	b.n	800a066 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009fca:	4b2a      	ldr	r3, [pc, #168]	; (800a074 <HAL_RCC_OscConfig+0x4d8>)
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d0f0      	beq.n	8009fb8 <HAL_RCC_OscConfig+0x41c>
 8009fd6:	e045      	b.n	800a064 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009fd8:	4b27      	ldr	r3, [pc, #156]	; (800a078 <HAL_RCC_OscConfig+0x4dc>)
 8009fda:	2200      	movs	r2, #0
 8009fdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009fde:	f7fa fa37 	bl	8004450 <HAL_GetTick>
 8009fe2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009fe4:	e008      	b.n	8009ff8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009fe6:	f7fa fa33 	bl	8004450 <HAL_GetTick>
 8009fea:	4602      	mov	r2, r0
 8009fec:	693b      	ldr	r3, [r7, #16]
 8009fee:	1ad3      	subs	r3, r2, r3
 8009ff0:	2b02      	cmp	r3, #2
 8009ff2:	d901      	bls.n	8009ff8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8009ff4:	2303      	movs	r3, #3
 8009ff6:	e036      	b.n	800a066 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009ff8:	4b1e      	ldr	r3, [pc, #120]	; (800a074 <HAL_RCC_OscConfig+0x4d8>)
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a000:	2b00      	cmp	r3, #0
 800a002:	d1f0      	bne.n	8009fe6 <HAL_RCC_OscConfig+0x44a>
 800a004:	e02e      	b.n	800a064 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	699b      	ldr	r3, [r3, #24]
 800a00a:	2b01      	cmp	r3, #1
 800a00c:	d101      	bne.n	800a012 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800a00e:	2301      	movs	r3, #1
 800a010:	e029      	b.n	800a066 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800a012:	4b18      	ldr	r3, [pc, #96]	; (800a074 <HAL_RCC_OscConfig+0x4d8>)
 800a014:	685b      	ldr	r3, [r3, #4]
 800a016:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	69db      	ldr	r3, [r3, #28]
 800a022:	429a      	cmp	r2, r3
 800a024:	d11c      	bne.n	800a060 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a030:	429a      	cmp	r2, r3
 800a032:	d115      	bne.n	800a060 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800a034:	68fa      	ldr	r2, [r7, #12]
 800a036:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800a03a:	4013      	ands	r3, r2
 800a03c:	687a      	ldr	r2, [r7, #4]
 800a03e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a040:	4293      	cmp	r3, r2
 800a042:	d10d      	bne.n	800a060 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800a04e:	429a      	cmp	r2, r3
 800a050:	d106      	bne.n	800a060 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800a05c:	429a      	cmp	r2, r3
 800a05e:	d001      	beq.n	800a064 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800a060:	2301      	movs	r3, #1
 800a062:	e000      	b.n	800a066 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800a064:	2300      	movs	r3, #0
}
 800a066:	4618      	mov	r0, r3
 800a068:	3718      	adds	r7, #24
 800a06a:	46bd      	mov	sp, r7
 800a06c:	bd80      	pop	{r7, pc}
 800a06e:	bf00      	nop
 800a070:	40007000 	.word	0x40007000
 800a074:	40023800 	.word	0x40023800
 800a078:	42470060 	.word	0x42470060

0800a07c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a07c:	b580      	push	{r7, lr}
 800a07e:	b084      	sub	sp, #16
 800a080:	af00      	add	r7, sp, #0
 800a082:	6078      	str	r0, [r7, #4]
 800a084:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d101      	bne.n	800a090 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a08c:	2301      	movs	r3, #1
 800a08e:	e0cc      	b.n	800a22a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a090:	4b68      	ldr	r3, [pc, #416]	; (800a234 <HAL_RCC_ClockConfig+0x1b8>)
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	f003 030f 	and.w	r3, r3, #15
 800a098:	683a      	ldr	r2, [r7, #0]
 800a09a:	429a      	cmp	r2, r3
 800a09c:	d90c      	bls.n	800a0b8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a09e:	4b65      	ldr	r3, [pc, #404]	; (800a234 <HAL_RCC_ClockConfig+0x1b8>)
 800a0a0:	683a      	ldr	r2, [r7, #0]
 800a0a2:	b2d2      	uxtb	r2, r2
 800a0a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a0a6:	4b63      	ldr	r3, [pc, #396]	; (800a234 <HAL_RCC_ClockConfig+0x1b8>)
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	f003 030f 	and.w	r3, r3, #15
 800a0ae:	683a      	ldr	r2, [r7, #0]
 800a0b0:	429a      	cmp	r2, r3
 800a0b2:	d001      	beq.n	800a0b8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800a0b4:	2301      	movs	r3, #1
 800a0b6:	e0b8      	b.n	800a22a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	f003 0302 	and.w	r3, r3, #2
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d020      	beq.n	800a106 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	f003 0304 	and.w	r3, r3, #4
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d005      	beq.n	800a0dc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a0d0:	4b59      	ldr	r3, [pc, #356]	; (800a238 <HAL_RCC_ClockConfig+0x1bc>)
 800a0d2:	689b      	ldr	r3, [r3, #8]
 800a0d4:	4a58      	ldr	r2, [pc, #352]	; (800a238 <HAL_RCC_ClockConfig+0x1bc>)
 800a0d6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800a0da:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	f003 0308 	and.w	r3, r3, #8
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d005      	beq.n	800a0f4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a0e8:	4b53      	ldr	r3, [pc, #332]	; (800a238 <HAL_RCC_ClockConfig+0x1bc>)
 800a0ea:	689b      	ldr	r3, [r3, #8]
 800a0ec:	4a52      	ldr	r2, [pc, #328]	; (800a238 <HAL_RCC_ClockConfig+0x1bc>)
 800a0ee:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800a0f2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a0f4:	4b50      	ldr	r3, [pc, #320]	; (800a238 <HAL_RCC_ClockConfig+0x1bc>)
 800a0f6:	689b      	ldr	r3, [r3, #8]
 800a0f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	689b      	ldr	r3, [r3, #8]
 800a100:	494d      	ldr	r1, [pc, #308]	; (800a238 <HAL_RCC_ClockConfig+0x1bc>)
 800a102:	4313      	orrs	r3, r2
 800a104:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	f003 0301 	and.w	r3, r3, #1
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d044      	beq.n	800a19c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	685b      	ldr	r3, [r3, #4]
 800a116:	2b01      	cmp	r3, #1
 800a118:	d107      	bne.n	800a12a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a11a:	4b47      	ldr	r3, [pc, #284]	; (800a238 <HAL_RCC_ClockConfig+0x1bc>)
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a122:	2b00      	cmp	r3, #0
 800a124:	d119      	bne.n	800a15a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a126:	2301      	movs	r3, #1
 800a128:	e07f      	b.n	800a22a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	685b      	ldr	r3, [r3, #4]
 800a12e:	2b02      	cmp	r3, #2
 800a130:	d003      	beq.n	800a13a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a136:	2b03      	cmp	r3, #3
 800a138:	d107      	bne.n	800a14a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a13a:	4b3f      	ldr	r3, [pc, #252]	; (800a238 <HAL_RCC_ClockConfig+0x1bc>)
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a142:	2b00      	cmp	r3, #0
 800a144:	d109      	bne.n	800a15a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a146:	2301      	movs	r3, #1
 800a148:	e06f      	b.n	800a22a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a14a:	4b3b      	ldr	r3, [pc, #236]	; (800a238 <HAL_RCC_ClockConfig+0x1bc>)
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	f003 0302 	and.w	r3, r3, #2
 800a152:	2b00      	cmp	r3, #0
 800a154:	d101      	bne.n	800a15a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a156:	2301      	movs	r3, #1
 800a158:	e067      	b.n	800a22a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a15a:	4b37      	ldr	r3, [pc, #220]	; (800a238 <HAL_RCC_ClockConfig+0x1bc>)
 800a15c:	689b      	ldr	r3, [r3, #8]
 800a15e:	f023 0203 	bic.w	r2, r3, #3
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	685b      	ldr	r3, [r3, #4]
 800a166:	4934      	ldr	r1, [pc, #208]	; (800a238 <HAL_RCC_ClockConfig+0x1bc>)
 800a168:	4313      	orrs	r3, r2
 800a16a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800a16c:	f7fa f970 	bl	8004450 <HAL_GetTick>
 800a170:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a172:	e00a      	b.n	800a18a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a174:	f7fa f96c 	bl	8004450 <HAL_GetTick>
 800a178:	4602      	mov	r2, r0
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	1ad3      	subs	r3, r2, r3
 800a17e:	f241 3288 	movw	r2, #5000	; 0x1388
 800a182:	4293      	cmp	r3, r2
 800a184:	d901      	bls.n	800a18a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800a186:	2303      	movs	r3, #3
 800a188:	e04f      	b.n	800a22a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a18a:	4b2b      	ldr	r3, [pc, #172]	; (800a238 <HAL_RCC_ClockConfig+0x1bc>)
 800a18c:	689b      	ldr	r3, [r3, #8]
 800a18e:	f003 020c 	and.w	r2, r3, #12
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	685b      	ldr	r3, [r3, #4]
 800a196:	009b      	lsls	r3, r3, #2
 800a198:	429a      	cmp	r2, r3
 800a19a:	d1eb      	bne.n	800a174 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a19c:	4b25      	ldr	r3, [pc, #148]	; (800a234 <HAL_RCC_ClockConfig+0x1b8>)
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	f003 030f 	and.w	r3, r3, #15
 800a1a4:	683a      	ldr	r2, [r7, #0]
 800a1a6:	429a      	cmp	r2, r3
 800a1a8:	d20c      	bcs.n	800a1c4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a1aa:	4b22      	ldr	r3, [pc, #136]	; (800a234 <HAL_RCC_ClockConfig+0x1b8>)
 800a1ac:	683a      	ldr	r2, [r7, #0]
 800a1ae:	b2d2      	uxtb	r2, r2
 800a1b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a1b2:	4b20      	ldr	r3, [pc, #128]	; (800a234 <HAL_RCC_ClockConfig+0x1b8>)
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	f003 030f 	and.w	r3, r3, #15
 800a1ba:	683a      	ldr	r2, [r7, #0]
 800a1bc:	429a      	cmp	r2, r3
 800a1be:	d001      	beq.n	800a1c4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800a1c0:	2301      	movs	r3, #1
 800a1c2:	e032      	b.n	800a22a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	f003 0304 	and.w	r3, r3, #4
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d008      	beq.n	800a1e2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a1d0:	4b19      	ldr	r3, [pc, #100]	; (800a238 <HAL_RCC_ClockConfig+0x1bc>)
 800a1d2:	689b      	ldr	r3, [r3, #8]
 800a1d4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	68db      	ldr	r3, [r3, #12]
 800a1dc:	4916      	ldr	r1, [pc, #88]	; (800a238 <HAL_RCC_ClockConfig+0x1bc>)
 800a1de:	4313      	orrs	r3, r2
 800a1e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	f003 0308 	and.w	r3, r3, #8
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d009      	beq.n	800a202 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a1ee:	4b12      	ldr	r3, [pc, #72]	; (800a238 <HAL_RCC_ClockConfig+0x1bc>)
 800a1f0:	689b      	ldr	r3, [r3, #8]
 800a1f2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	691b      	ldr	r3, [r3, #16]
 800a1fa:	00db      	lsls	r3, r3, #3
 800a1fc:	490e      	ldr	r1, [pc, #56]	; (800a238 <HAL_RCC_ClockConfig+0x1bc>)
 800a1fe:	4313      	orrs	r3, r2
 800a200:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800a202:	f000 f82d 	bl	800a260 <HAL_RCC_GetSysClockFreq>
 800a206:	4601      	mov	r1, r0
 800a208:	4b0b      	ldr	r3, [pc, #44]	; (800a238 <HAL_RCC_ClockConfig+0x1bc>)
 800a20a:	689b      	ldr	r3, [r3, #8]
 800a20c:	091b      	lsrs	r3, r3, #4
 800a20e:	f003 030f 	and.w	r3, r3, #15
 800a212:	4a0a      	ldr	r2, [pc, #40]	; (800a23c <HAL_RCC_ClockConfig+0x1c0>)
 800a214:	5cd3      	ldrb	r3, [r2, r3]
 800a216:	fa21 f303 	lsr.w	r3, r1, r3
 800a21a:	4a09      	ldr	r2, [pc, #36]	; (800a240 <HAL_RCC_ClockConfig+0x1c4>)
 800a21c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800a21e:	4b09      	ldr	r3, [pc, #36]	; (800a244 <HAL_RCC_ClockConfig+0x1c8>)
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	4618      	mov	r0, r3
 800a224:	f7fa f8d0 	bl	80043c8 <HAL_InitTick>

  return HAL_OK;
 800a228:	2300      	movs	r3, #0
}
 800a22a:	4618      	mov	r0, r3
 800a22c:	3710      	adds	r7, #16
 800a22e:	46bd      	mov	sp, r7
 800a230:	bd80      	pop	{r7, pc}
 800a232:	bf00      	nop
 800a234:	40023c00 	.word	0x40023c00
 800a238:	40023800 	.word	0x40023800
 800a23c:	08012f98 	.word	0x08012f98
 800a240:	20000068 	.word	0x20000068
 800a244:	2000006c 	.word	0x2000006c

0800a248 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 800a248:	b480      	push	{r7}
 800a24a:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 800a24c:	4b03      	ldr	r3, [pc, #12]	; (800a25c <HAL_RCC_EnableCSS+0x14>)
 800a24e:	2201      	movs	r2, #1
 800a250:	601a      	str	r2, [r3, #0]
}
 800a252:	bf00      	nop
 800a254:	46bd      	mov	sp, r7
 800a256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a25a:	4770      	bx	lr
 800a25c:	4247004c 	.word	0x4247004c

0800a260 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a260:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a262:	b085      	sub	sp, #20
 800a264:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800a266:	2300      	movs	r3, #0
 800a268:	607b      	str	r3, [r7, #4]
 800a26a:	2300      	movs	r3, #0
 800a26c:	60fb      	str	r3, [r7, #12]
 800a26e:	2300      	movs	r3, #0
 800a270:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800a272:	2300      	movs	r3, #0
 800a274:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a276:	4b50      	ldr	r3, [pc, #320]	; (800a3b8 <HAL_RCC_GetSysClockFreq+0x158>)
 800a278:	689b      	ldr	r3, [r3, #8]
 800a27a:	f003 030c 	and.w	r3, r3, #12
 800a27e:	2b04      	cmp	r3, #4
 800a280:	d007      	beq.n	800a292 <HAL_RCC_GetSysClockFreq+0x32>
 800a282:	2b08      	cmp	r3, #8
 800a284:	d008      	beq.n	800a298 <HAL_RCC_GetSysClockFreq+0x38>
 800a286:	2b00      	cmp	r3, #0
 800a288:	f040 808d 	bne.w	800a3a6 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800a28c:	4b4b      	ldr	r3, [pc, #300]	; (800a3bc <HAL_RCC_GetSysClockFreq+0x15c>)
 800a28e:	60bb      	str	r3, [r7, #8]
       break;
 800a290:	e08c      	b.n	800a3ac <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800a292:	4b4b      	ldr	r3, [pc, #300]	; (800a3c0 <HAL_RCC_GetSysClockFreq+0x160>)
 800a294:	60bb      	str	r3, [r7, #8]
      break;
 800a296:	e089      	b.n	800a3ac <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a298:	4b47      	ldr	r3, [pc, #284]	; (800a3b8 <HAL_RCC_GetSysClockFreq+0x158>)
 800a29a:	685b      	ldr	r3, [r3, #4]
 800a29c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a2a0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800a2a2:	4b45      	ldr	r3, [pc, #276]	; (800a3b8 <HAL_RCC_GetSysClockFreq+0x158>)
 800a2a4:	685b      	ldr	r3, [r3, #4]
 800a2a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d023      	beq.n	800a2f6 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a2ae:	4b42      	ldr	r3, [pc, #264]	; (800a3b8 <HAL_RCC_GetSysClockFreq+0x158>)
 800a2b0:	685b      	ldr	r3, [r3, #4]
 800a2b2:	099b      	lsrs	r3, r3, #6
 800a2b4:	f04f 0400 	mov.w	r4, #0
 800a2b8:	f240 11ff 	movw	r1, #511	; 0x1ff
 800a2bc:	f04f 0200 	mov.w	r2, #0
 800a2c0:	ea03 0501 	and.w	r5, r3, r1
 800a2c4:	ea04 0602 	and.w	r6, r4, r2
 800a2c8:	4a3d      	ldr	r2, [pc, #244]	; (800a3c0 <HAL_RCC_GetSysClockFreq+0x160>)
 800a2ca:	fb02 f106 	mul.w	r1, r2, r6
 800a2ce:	2200      	movs	r2, #0
 800a2d0:	fb02 f205 	mul.w	r2, r2, r5
 800a2d4:	440a      	add	r2, r1
 800a2d6:	493a      	ldr	r1, [pc, #232]	; (800a3c0 <HAL_RCC_GetSysClockFreq+0x160>)
 800a2d8:	fba5 0101 	umull	r0, r1, r5, r1
 800a2dc:	1853      	adds	r3, r2, r1
 800a2de:	4619      	mov	r1, r3
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	f04f 0400 	mov.w	r4, #0
 800a2e6:	461a      	mov	r2, r3
 800a2e8:	4623      	mov	r3, r4
 800a2ea:	f7f6 fbb7 	bl	8000a5c <__aeabi_uldivmod>
 800a2ee:	4603      	mov	r3, r0
 800a2f0:	460c      	mov	r4, r1
 800a2f2:	60fb      	str	r3, [r7, #12]
 800a2f4:	e049      	b.n	800a38a <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a2f6:	4b30      	ldr	r3, [pc, #192]	; (800a3b8 <HAL_RCC_GetSysClockFreq+0x158>)
 800a2f8:	685b      	ldr	r3, [r3, #4]
 800a2fa:	099b      	lsrs	r3, r3, #6
 800a2fc:	f04f 0400 	mov.w	r4, #0
 800a300:	f240 11ff 	movw	r1, #511	; 0x1ff
 800a304:	f04f 0200 	mov.w	r2, #0
 800a308:	ea03 0501 	and.w	r5, r3, r1
 800a30c:	ea04 0602 	and.w	r6, r4, r2
 800a310:	4629      	mov	r1, r5
 800a312:	4632      	mov	r2, r6
 800a314:	f04f 0300 	mov.w	r3, #0
 800a318:	f04f 0400 	mov.w	r4, #0
 800a31c:	0154      	lsls	r4, r2, #5
 800a31e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800a322:	014b      	lsls	r3, r1, #5
 800a324:	4619      	mov	r1, r3
 800a326:	4622      	mov	r2, r4
 800a328:	1b49      	subs	r1, r1, r5
 800a32a:	eb62 0206 	sbc.w	r2, r2, r6
 800a32e:	f04f 0300 	mov.w	r3, #0
 800a332:	f04f 0400 	mov.w	r4, #0
 800a336:	0194      	lsls	r4, r2, #6
 800a338:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800a33c:	018b      	lsls	r3, r1, #6
 800a33e:	1a5b      	subs	r3, r3, r1
 800a340:	eb64 0402 	sbc.w	r4, r4, r2
 800a344:	f04f 0100 	mov.w	r1, #0
 800a348:	f04f 0200 	mov.w	r2, #0
 800a34c:	00e2      	lsls	r2, r4, #3
 800a34e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800a352:	00d9      	lsls	r1, r3, #3
 800a354:	460b      	mov	r3, r1
 800a356:	4614      	mov	r4, r2
 800a358:	195b      	adds	r3, r3, r5
 800a35a:	eb44 0406 	adc.w	r4, r4, r6
 800a35e:	f04f 0100 	mov.w	r1, #0
 800a362:	f04f 0200 	mov.w	r2, #0
 800a366:	02a2      	lsls	r2, r4, #10
 800a368:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800a36c:	0299      	lsls	r1, r3, #10
 800a36e:	460b      	mov	r3, r1
 800a370:	4614      	mov	r4, r2
 800a372:	4618      	mov	r0, r3
 800a374:	4621      	mov	r1, r4
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	f04f 0400 	mov.w	r4, #0
 800a37c:	461a      	mov	r2, r3
 800a37e:	4623      	mov	r3, r4
 800a380:	f7f6 fb6c 	bl	8000a5c <__aeabi_uldivmod>
 800a384:	4603      	mov	r3, r0
 800a386:	460c      	mov	r4, r1
 800a388:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800a38a:	4b0b      	ldr	r3, [pc, #44]	; (800a3b8 <HAL_RCC_GetSysClockFreq+0x158>)
 800a38c:	685b      	ldr	r3, [r3, #4]
 800a38e:	0c1b      	lsrs	r3, r3, #16
 800a390:	f003 0303 	and.w	r3, r3, #3
 800a394:	3301      	adds	r3, #1
 800a396:	005b      	lsls	r3, r3, #1
 800a398:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800a39a:	68fa      	ldr	r2, [r7, #12]
 800a39c:	683b      	ldr	r3, [r7, #0]
 800a39e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a3a2:	60bb      	str	r3, [r7, #8]
      break;
 800a3a4:	e002      	b.n	800a3ac <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a3a6:	4b05      	ldr	r3, [pc, #20]	; (800a3bc <HAL_RCC_GetSysClockFreq+0x15c>)
 800a3a8:	60bb      	str	r3, [r7, #8]
      break;
 800a3aa:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a3ac:	68bb      	ldr	r3, [r7, #8]
}
 800a3ae:	4618      	mov	r0, r3
 800a3b0:	3714      	adds	r7, #20
 800a3b2:	46bd      	mov	sp, r7
 800a3b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a3b6:	bf00      	nop
 800a3b8:	40023800 	.word	0x40023800
 800a3bc:	00f42400 	.word	0x00f42400
 800a3c0:	017d7840 	.word	0x017d7840

0800a3c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a3c4:	b480      	push	{r7}
 800a3c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a3c8:	4b03      	ldr	r3, [pc, #12]	; (800a3d8 <HAL_RCC_GetHCLKFreq+0x14>)
 800a3ca:	681b      	ldr	r3, [r3, #0]
}
 800a3cc:	4618      	mov	r0, r3
 800a3ce:	46bd      	mov	sp, r7
 800a3d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d4:	4770      	bx	lr
 800a3d6:	bf00      	nop
 800a3d8:	20000068 	.word	0x20000068

0800a3dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a3dc:	b580      	push	{r7, lr}
 800a3de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800a3e0:	f7ff fff0 	bl	800a3c4 <HAL_RCC_GetHCLKFreq>
 800a3e4:	4601      	mov	r1, r0
 800a3e6:	4b05      	ldr	r3, [pc, #20]	; (800a3fc <HAL_RCC_GetPCLK1Freq+0x20>)
 800a3e8:	689b      	ldr	r3, [r3, #8]
 800a3ea:	0a9b      	lsrs	r3, r3, #10
 800a3ec:	f003 0307 	and.w	r3, r3, #7
 800a3f0:	4a03      	ldr	r2, [pc, #12]	; (800a400 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a3f2:	5cd3      	ldrb	r3, [r2, r3]
 800a3f4:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a3f8:	4618      	mov	r0, r3
 800a3fa:	bd80      	pop	{r7, pc}
 800a3fc:	40023800 	.word	0x40023800
 800a400:	08012fa8 	.word	0x08012fa8

0800a404 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a404:	b580      	push	{r7, lr}
 800a406:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800a408:	f7ff ffdc 	bl	800a3c4 <HAL_RCC_GetHCLKFreq>
 800a40c:	4601      	mov	r1, r0
 800a40e:	4b05      	ldr	r3, [pc, #20]	; (800a424 <HAL_RCC_GetPCLK2Freq+0x20>)
 800a410:	689b      	ldr	r3, [r3, #8]
 800a412:	0b5b      	lsrs	r3, r3, #13
 800a414:	f003 0307 	and.w	r3, r3, #7
 800a418:	4a03      	ldr	r2, [pc, #12]	; (800a428 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a41a:	5cd3      	ldrb	r3, [r2, r3]
 800a41c:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a420:	4618      	mov	r0, r3
 800a422:	bd80      	pop	{r7, pc}
 800a424:	40023800 	.word	0x40023800
 800a428:	08012fa8 	.word	0x08012fa8

0800a42c <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 800a42c:	b580      	push	{r7, lr}
 800a42e:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 800a430:	4b06      	ldr	r3, [pc, #24]	; (800a44c <HAL_RCC_NMI_IRQHandler+0x20>)
 800a432:	68db      	ldr	r3, [r3, #12]
 800a434:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a438:	2b80      	cmp	r3, #128	; 0x80
 800a43a:	d104      	bne.n	800a446 <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 800a43c:	f000 f80a 	bl	800a454 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 800a440:	4b03      	ldr	r3, [pc, #12]	; (800a450 <HAL_RCC_NMI_IRQHandler+0x24>)
 800a442:	2280      	movs	r2, #128	; 0x80
 800a444:	701a      	strb	r2, [r3, #0]
  }
}
 800a446:	bf00      	nop
 800a448:	bd80      	pop	{r7, pc}
 800a44a:	bf00      	nop
 800a44c:	40023800 	.word	0x40023800
 800a450:	4002380e 	.word	0x4002380e

0800a454 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 800a454:	b480      	push	{r7}
 800a456:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 800a458:	bf00      	nop
 800a45a:	46bd      	mov	sp, r7
 800a45c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a460:	4770      	bx	lr
	...

0800a464 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a464:	b580      	push	{r7, lr}
 800a466:	b086      	sub	sp, #24
 800a468:	af00      	add	r7, sp, #0
 800a46a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a46c:	2300      	movs	r3, #0
 800a46e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800a470:	2300      	movs	r3, #0
 800a472:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	f003 0301 	and.w	r3, r3, #1
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d105      	bne.n	800a48c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d035      	beq.n	800a4f8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800a48c:	4b62      	ldr	r3, [pc, #392]	; (800a618 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800a48e:	2200      	movs	r2, #0
 800a490:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a492:	f7f9 ffdd 	bl	8004450 <HAL_GetTick>
 800a496:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a498:	e008      	b.n	800a4ac <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a49a:	f7f9 ffd9 	bl	8004450 <HAL_GetTick>
 800a49e:	4602      	mov	r2, r0
 800a4a0:	697b      	ldr	r3, [r7, #20]
 800a4a2:	1ad3      	subs	r3, r2, r3
 800a4a4:	2b02      	cmp	r3, #2
 800a4a6:	d901      	bls.n	800a4ac <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a4a8:	2303      	movs	r3, #3
 800a4aa:	e0b0      	b.n	800a60e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a4ac:	4b5b      	ldr	r3, [pc, #364]	; (800a61c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d1f0      	bne.n	800a49a <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	685b      	ldr	r3, [r3, #4]
 800a4bc:	019a      	lsls	r2, r3, #6
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	689b      	ldr	r3, [r3, #8]
 800a4c2:	071b      	lsls	r3, r3, #28
 800a4c4:	4955      	ldr	r1, [pc, #340]	; (800a61c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a4c6:	4313      	orrs	r3, r2
 800a4c8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800a4cc:	4b52      	ldr	r3, [pc, #328]	; (800a618 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800a4ce:	2201      	movs	r2, #1
 800a4d0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a4d2:	f7f9 ffbd 	bl	8004450 <HAL_GetTick>
 800a4d6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a4d8:	e008      	b.n	800a4ec <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a4da:	f7f9 ffb9 	bl	8004450 <HAL_GetTick>
 800a4de:	4602      	mov	r2, r0
 800a4e0:	697b      	ldr	r3, [r7, #20]
 800a4e2:	1ad3      	subs	r3, r2, r3
 800a4e4:	2b02      	cmp	r3, #2
 800a4e6:	d901      	bls.n	800a4ec <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a4e8:	2303      	movs	r3, #3
 800a4ea:	e090      	b.n	800a60e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a4ec:	4b4b      	ldr	r3, [pc, #300]	; (800a61c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d0f0      	beq.n	800a4da <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	f003 0302 	and.w	r3, r3, #2
 800a500:	2b00      	cmp	r3, #0
 800a502:	f000 8083 	beq.w	800a60c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800a506:	2300      	movs	r3, #0
 800a508:	60fb      	str	r3, [r7, #12]
 800a50a:	4b44      	ldr	r3, [pc, #272]	; (800a61c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a50c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a50e:	4a43      	ldr	r2, [pc, #268]	; (800a61c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a510:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a514:	6413      	str	r3, [r2, #64]	; 0x40
 800a516:	4b41      	ldr	r3, [pc, #260]	; (800a61c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a51a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a51e:	60fb      	str	r3, [r7, #12]
 800a520:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800a522:	4b3f      	ldr	r3, [pc, #252]	; (800a620 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	4a3e      	ldr	r2, [pc, #248]	; (800a620 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a528:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a52c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a52e:	f7f9 ff8f 	bl	8004450 <HAL_GetTick>
 800a532:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a534:	e008      	b.n	800a548 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800a536:	f7f9 ff8b 	bl	8004450 <HAL_GetTick>
 800a53a:	4602      	mov	r2, r0
 800a53c:	697b      	ldr	r3, [r7, #20]
 800a53e:	1ad3      	subs	r3, r2, r3
 800a540:	2b02      	cmp	r3, #2
 800a542:	d901      	bls.n	800a548 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800a544:	2303      	movs	r3, #3
 800a546:	e062      	b.n	800a60e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a548:	4b35      	ldr	r3, [pc, #212]	; (800a620 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a550:	2b00      	cmp	r3, #0
 800a552:	d0f0      	beq.n	800a536 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800a554:	4b31      	ldr	r3, [pc, #196]	; (800a61c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a556:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a558:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a55c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a55e:	693b      	ldr	r3, [r7, #16]
 800a560:	2b00      	cmp	r3, #0
 800a562:	d02f      	beq.n	800a5c4 <HAL_RCCEx_PeriphCLKConfig+0x160>
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	68db      	ldr	r3, [r3, #12]
 800a568:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a56c:	693a      	ldr	r2, [r7, #16]
 800a56e:	429a      	cmp	r2, r3
 800a570:	d028      	beq.n	800a5c4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a572:	4b2a      	ldr	r3, [pc, #168]	; (800a61c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a574:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a576:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a57a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800a57c:	4b29      	ldr	r3, [pc, #164]	; (800a624 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800a57e:	2201      	movs	r2, #1
 800a580:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a582:	4b28      	ldr	r3, [pc, #160]	; (800a624 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800a584:	2200      	movs	r2, #0
 800a586:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800a588:	4a24      	ldr	r2, [pc, #144]	; (800a61c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a58a:	693b      	ldr	r3, [r7, #16]
 800a58c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800a58e:	4b23      	ldr	r3, [pc, #140]	; (800a61c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a590:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a592:	f003 0301 	and.w	r3, r3, #1
 800a596:	2b01      	cmp	r3, #1
 800a598:	d114      	bne.n	800a5c4 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800a59a:	f7f9 ff59 	bl	8004450 <HAL_GetTick>
 800a59e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a5a0:	e00a      	b.n	800a5b8 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a5a2:	f7f9 ff55 	bl	8004450 <HAL_GetTick>
 800a5a6:	4602      	mov	r2, r0
 800a5a8:	697b      	ldr	r3, [r7, #20]
 800a5aa:	1ad3      	subs	r3, r2, r3
 800a5ac:	f241 3288 	movw	r2, #5000	; 0x1388
 800a5b0:	4293      	cmp	r3, r2
 800a5b2:	d901      	bls.n	800a5b8 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800a5b4:	2303      	movs	r3, #3
 800a5b6:	e02a      	b.n	800a60e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a5b8:	4b18      	ldr	r3, [pc, #96]	; (800a61c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a5ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a5bc:	f003 0302 	and.w	r3, r3, #2
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d0ee      	beq.n	800a5a2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	68db      	ldr	r3, [r3, #12]
 800a5c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a5cc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a5d0:	d10d      	bne.n	800a5ee <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800a5d2:	4b12      	ldr	r3, [pc, #72]	; (800a61c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a5d4:	689b      	ldr	r3, [r3, #8]
 800a5d6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	68db      	ldr	r3, [r3, #12]
 800a5de:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800a5e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a5e6:	490d      	ldr	r1, [pc, #52]	; (800a61c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a5e8:	4313      	orrs	r3, r2
 800a5ea:	608b      	str	r3, [r1, #8]
 800a5ec:	e005      	b.n	800a5fa <HAL_RCCEx_PeriphCLKConfig+0x196>
 800a5ee:	4b0b      	ldr	r3, [pc, #44]	; (800a61c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a5f0:	689b      	ldr	r3, [r3, #8]
 800a5f2:	4a0a      	ldr	r2, [pc, #40]	; (800a61c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a5f4:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800a5f8:	6093      	str	r3, [r2, #8]
 800a5fa:	4b08      	ldr	r3, [pc, #32]	; (800a61c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a5fc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	68db      	ldr	r3, [r3, #12]
 800a602:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a606:	4905      	ldr	r1, [pc, #20]	; (800a61c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a608:	4313      	orrs	r3, r2
 800a60a:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800a60c:	2300      	movs	r3, #0
}
 800a60e:	4618      	mov	r0, r3
 800a610:	3718      	adds	r7, #24
 800a612:	46bd      	mov	sp, r7
 800a614:	bd80      	pop	{r7, pc}
 800a616:	bf00      	nop
 800a618:	42470068 	.word	0x42470068
 800a61c:	40023800 	.word	0x40023800
 800a620:	40007000 	.word	0x40007000
 800a624:	42470e40 	.word	0x42470e40

0800a628 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800a628:	b580      	push	{r7, lr}
 800a62a:	b082      	sub	sp, #8
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	2b00      	cmp	r3, #0
 800a634:	d101      	bne.n	800a63a <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800a636:	2301      	movs	r3, #1
 800a638:	e083      	b.n	800a742 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	7f5b      	ldrb	r3, [r3, #29]
 800a63e:	b2db      	uxtb	r3, r3
 800a640:	2b00      	cmp	r3, #0
 800a642:	d105      	bne.n	800a650 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	2200      	movs	r2, #0
 800a648:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800a64a:	6878      	ldr	r0, [r7, #4]
 800a64c:	f7f9 fa64 	bl	8003b18 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	2202      	movs	r2, #2
 800a654:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	22ca      	movs	r2, #202	; 0xca
 800a65c:	625a      	str	r2, [r3, #36]	; 0x24
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	2253      	movs	r2, #83	; 0x53
 800a664:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800a666:	6878      	ldr	r0, [r7, #4]
 800a668:	f000 f9fb 	bl	800aa62 <RTC_EnterInitMode>
 800a66c:	4603      	mov	r3, r0
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d008      	beq.n	800a684 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	22ff      	movs	r2, #255	; 0xff
 800a678:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	2204      	movs	r2, #4
 800a67e:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800a680:	2301      	movs	r3, #1
 800a682:	e05e      	b.n	800a742 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	689b      	ldr	r3, [r3, #8]
 800a68a:	687a      	ldr	r2, [r7, #4]
 800a68c:	6812      	ldr	r2, [r2, #0]
 800a68e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a692:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a696:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	6899      	ldr	r1, [r3, #8]
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	685a      	ldr	r2, [r3, #4]
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	691b      	ldr	r3, [r3, #16]
 800a6a6:	431a      	orrs	r2, r3
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	695b      	ldr	r3, [r3, #20]
 800a6ac:	431a      	orrs	r2, r3
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	430a      	orrs	r2, r1
 800a6b4:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	687a      	ldr	r2, [r7, #4]
 800a6bc:	68d2      	ldr	r2, [r2, #12]
 800a6be:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	6919      	ldr	r1, [r3, #16]
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	689b      	ldr	r3, [r3, #8]
 800a6ca:	041a      	lsls	r2, r3, #16
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	430a      	orrs	r2, r1
 800a6d2:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	68da      	ldr	r2, [r3, #12]
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a6e2:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	689b      	ldr	r3, [r3, #8]
 800a6ea:	f003 0320 	and.w	r3, r3, #32
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d10e      	bne.n	800a710 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a6f2:	6878      	ldr	r0, [r7, #4]
 800a6f4:	f000 f98d 	bl	800aa12 <HAL_RTC_WaitForSynchro>
 800a6f8:	4603      	mov	r3, r0
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d008      	beq.n	800a710 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	22ff      	movs	r2, #255	; 0xff
 800a704:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	2204      	movs	r2, #4
 800a70a:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800a70c:	2301      	movs	r3, #1
 800a70e:	e018      	b.n	800a742 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a71e:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	699a      	ldr	r2, [r3, #24]
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	430a      	orrs	r2, r1
 800a730:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	22ff      	movs	r2, #255	; 0xff
 800a738:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	2201      	movs	r2, #1
 800a73e:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800a740:	2300      	movs	r3, #0
  }
}
 800a742:	4618      	mov	r0, r3
 800a744:	3708      	adds	r7, #8
 800a746:	46bd      	mov	sp, r7
 800a748:	bd80      	pop	{r7, pc}

0800a74a <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800a74a:	b590      	push	{r4, r7, lr}
 800a74c:	b087      	sub	sp, #28
 800a74e:	af00      	add	r7, sp, #0
 800a750:	60f8      	str	r0, [r7, #12]
 800a752:	60b9      	str	r1, [r7, #8]
 800a754:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800a756:	2300      	movs	r3, #0
 800a758:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	7f1b      	ldrb	r3, [r3, #28]
 800a75e:	2b01      	cmp	r3, #1
 800a760:	d101      	bne.n	800a766 <HAL_RTC_SetTime+0x1c>
 800a762:	2302      	movs	r3, #2
 800a764:	e0aa      	b.n	800a8bc <HAL_RTC_SetTime+0x172>
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	2201      	movs	r2, #1
 800a76a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	2202      	movs	r2, #2
 800a770:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	2b00      	cmp	r3, #0
 800a776:	d126      	bne.n	800a7c6 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	689b      	ldr	r3, [r3, #8]
 800a77e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a782:	2b00      	cmp	r3, #0
 800a784:	d102      	bne.n	800a78c <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800a786:	68bb      	ldr	r3, [r7, #8]
 800a788:	2200      	movs	r2, #0
 800a78a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800a78c:	68bb      	ldr	r3, [r7, #8]
 800a78e:	781b      	ldrb	r3, [r3, #0]
 800a790:	4618      	mov	r0, r3
 800a792:	f000 f992 	bl	800aaba <RTC_ByteToBcd2>
 800a796:	4603      	mov	r3, r0
 800a798:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800a79a:	68bb      	ldr	r3, [r7, #8]
 800a79c:	785b      	ldrb	r3, [r3, #1]
 800a79e:	4618      	mov	r0, r3
 800a7a0:	f000 f98b 	bl	800aaba <RTC_ByteToBcd2>
 800a7a4:	4603      	mov	r3, r0
 800a7a6:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800a7a8:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800a7aa:	68bb      	ldr	r3, [r7, #8]
 800a7ac:	789b      	ldrb	r3, [r3, #2]
 800a7ae:	4618      	mov	r0, r3
 800a7b0:	f000 f983 	bl	800aaba <RTC_ByteToBcd2>
 800a7b4:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800a7b6:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800a7ba:	68bb      	ldr	r3, [r7, #8]
 800a7bc:	78db      	ldrb	r3, [r3, #3]
 800a7be:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800a7c0:	4313      	orrs	r3, r2
 800a7c2:	617b      	str	r3, [r7, #20]
 800a7c4:	e018      	b.n	800a7f8 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	689b      	ldr	r3, [r3, #8]
 800a7cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d102      	bne.n	800a7da <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800a7d4:	68bb      	ldr	r3, [r7, #8]
 800a7d6:	2200      	movs	r2, #0
 800a7d8:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800a7da:	68bb      	ldr	r3, [r7, #8]
 800a7dc:	781b      	ldrb	r3, [r3, #0]
 800a7de:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800a7e0:	68bb      	ldr	r3, [r7, #8]
 800a7e2:	785b      	ldrb	r3, [r3, #1]
 800a7e4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800a7e6:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800a7e8:	68ba      	ldr	r2, [r7, #8]
 800a7ea:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800a7ec:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800a7ee:	68bb      	ldr	r3, [r7, #8]
 800a7f0:	78db      	ldrb	r3, [r3, #3]
 800a7f2:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800a7f4:	4313      	orrs	r3, r2
 800a7f6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	22ca      	movs	r2, #202	; 0xca
 800a7fe:	625a      	str	r2, [r3, #36]	; 0x24
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	2253      	movs	r2, #83	; 0x53
 800a806:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800a808:	68f8      	ldr	r0, [r7, #12]
 800a80a:	f000 f92a 	bl	800aa62 <RTC_EnterInitMode>
 800a80e:	4603      	mov	r3, r0
 800a810:	2b00      	cmp	r3, #0
 800a812:	d00b      	beq.n	800a82c <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	22ff      	movs	r2, #255	; 0xff
 800a81a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	2204      	movs	r2, #4
 800a820:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	2200      	movs	r2, #0
 800a826:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800a828:	2301      	movs	r3, #1
 800a82a:	e047      	b.n	800a8bc <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	681a      	ldr	r2, [r3, #0]
 800a830:	697b      	ldr	r3, [r7, #20]
 800a832:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800a836:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800a83a:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	689a      	ldr	r2, [r3, #8]
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a84a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	6899      	ldr	r1, [r3, #8]
 800a852:	68bb      	ldr	r3, [r7, #8]
 800a854:	68da      	ldr	r2, [r3, #12]
 800a856:	68bb      	ldr	r3, [r7, #8]
 800a858:	691b      	ldr	r3, [r3, #16]
 800a85a:	431a      	orrs	r2, r3
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	430a      	orrs	r2, r1
 800a862:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	68da      	ldr	r2, [r3, #12]
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a872:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	689b      	ldr	r3, [r3, #8]
 800a87a:	f003 0320 	and.w	r3, r3, #32
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d111      	bne.n	800a8a6 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a882:	68f8      	ldr	r0, [r7, #12]
 800a884:	f000 f8c5 	bl	800aa12 <HAL_RTC_WaitForSynchro>
 800a888:	4603      	mov	r3, r0
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d00b      	beq.n	800a8a6 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	22ff      	movs	r2, #255	; 0xff
 800a894:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	2204      	movs	r2, #4
 800a89a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	2200      	movs	r2, #0
 800a8a0:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800a8a2:	2301      	movs	r3, #1
 800a8a4:	e00a      	b.n	800a8bc <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	22ff      	movs	r2, #255	; 0xff
 800a8ac:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	2201      	movs	r2, #1
 800a8b2:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	2200      	movs	r2, #0
 800a8b8:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800a8ba:	2300      	movs	r3, #0
  }
}
 800a8bc:	4618      	mov	r0, r3
 800a8be:	371c      	adds	r7, #28
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	bd90      	pop	{r4, r7, pc}

0800a8c4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800a8c4:	b590      	push	{r4, r7, lr}
 800a8c6:	b087      	sub	sp, #28
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	60f8      	str	r0, [r7, #12]
 800a8cc:	60b9      	str	r1, [r7, #8]
 800a8ce:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800a8d0:	2300      	movs	r3, #0
 800a8d2:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	7f1b      	ldrb	r3, [r3, #28]
 800a8d8:	2b01      	cmp	r3, #1
 800a8da:	d101      	bne.n	800a8e0 <HAL_RTC_SetDate+0x1c>
 800a8dc:	2302      	movs	r3, #2
 800a8de:	e094      	b.n	800aa0a <HAL_RTC_SetDate+0x146>
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	2201      	movs	r2, #1
 800a8e4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	2202      	movs	r2, #2
 800a8ea:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d10e      	bne.n	800a910 <HAL_RTC_SetDate+0x4c>
 800a8f2:	68bb      	ldr	r3, [r7, #8]
 800a8f4:	785b      	ldrb	r3, [r3, #1]
 800a8f6:	f003 0310 	and.w	r3, r3, #16
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d008      	beq.n	800a910 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800a8fe:	68bb      	ldr	r3, [r7, #8]
 800a900:	785b      	ldrb	r3, [r3, #1]
 800a902:	f023 0310 	bic.w	r3, r3, #16
 800a906:	b2db      	uxtb	r3, r3
 800a908:	330a      	adds	r3, #10
 800a90a:	b2da      	uxtb	r2, r3
 800a90c:	68bb      	ldr	r3, [r7, #8]
 800a90e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	2b00      	cmp	r3, #0
 800a914:	d11c      	bne.n	800a950 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800a916:	68bb      	ldr	r3, [r7, #8]
 800a918:	78db      	ldrb	r3, [r3, #3]
 800a91a:	4618      	mov	r0, r3
 800a91c:	f000 f8cd 	bl	800aaba <RTC_ByteToBcd2>
 800a920:	4603      	mov	r3, r0
 800a922:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800a924:	68bb      	ldr	r3, [r7, #8]
 800a926:	785b      	ldrb	r3, [r3, #1]
 800a928:	4618      	mov	r0, r3
 800a92a:	f000 f8c6 	bl	800aaba <RTC_ByteToBcd2>
 800a92e:	4603      	mov	r3, r0
 800a930:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800a932:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800a934:	68bb      	ldr	r3, [r7, #8]
 800a936:	789b      	ldrb	r3, [r3, #2]
 800a938:	4618      	mov	r0, r3
 800a93a:	f000 f8be 	bl	800aaba <RTC_ByteToBcd2>
 800a93e:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800a940:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 800a944:	68bb      	ldr	r3, [r7, #8]
 800a946:	781b      	ldrb	r3, [r3, #0]
 800a948:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800a94a:	4313      	orrs	r3, r2
 800a94c:	617b      	str	r3, [r7, #20]
 800a94e:	e00e      	b.n	800a96e <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800a950:	68bb      	ldr	r3, [r7, #8]
 800a952:	78db      	ldrb	r3, [r3, #3]
 800a954:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800a956:	68bb      	ldr	r3, [r7, #8]
 800a958:	785b      	ldrb	r3, [r3, #1]
 800a95a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800a95c:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800a95e:	68ba      	ldr	r2, [r7, #8]
 800a960:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800a962:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800a964:	68bb      	ldr	r3, [r7, #8]
 800a966:	781b      	ldrb	r3, [r3, #0]
 800a968:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800a96a:	4313      	orrs	r3, r2
 800a96c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	22ca      	movs	r2, #202	; 0xca
 800a974:	625a      	str	r2, [r3, #36]	; 0x24
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	2253      	movs	r2, #83	; 0x53
 800a97c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800a97e:	68f8      	ldr	r0, [r7, #12]
 800a980:	f000 f86f 	bl	800aa62 <RTC_EnterInitMode>
 800a984:	4603      	mov	r3, r0
 800a986:	2b00      	cmp	r3, #0
 800a988:	d00b      	beq.n	800a9a2 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	22ff      	movs	r2, #255	; 0xff
 800a990:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	2204      	movs	r2, #4
 800a996:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	2200      	movs	r2, #0
 800a99c:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800a99e:	2301      	movs	r3, #1
 800a9a0:	e033      	b.n	800aa0a <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	681a      	ldr	r2, [r3, #0]
 800a9a6:	697b      	ldr	r3, [r7, #20]
 800a9a8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800a9ac:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800a9b0:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	68da      	ldr	r2, [r3, #12]
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a9c0:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	689b      	ldr	r3, [r3, #8]
 800a9c8:	f003 0320 	and.w	r3, r3, #32
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d111      	bne.n	800a9f4 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a9d0:	68f8      	ldr	r0, [r7, #12]
 800a9d2:	f000 f81e 	bl	800aa12 <HAL_RTC_WaitForSynchro>
 800a9d6:	4603      	mov	r3, r0
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d00b      	beq.n	800a9f4 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	22ff      	movs	r2, #255	; 0xff
 800a9e2:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	2204      	movs	r2, #4
 800a9e8:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	2200      	movs	r2, #0
 800a9ee:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800a9f0:	2301      	movs	r3, #1
 800a9f2:	e00a      	b.n	800aa0a <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	22ff      	movs	r2, #255	; 0xff
 800a9fa:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800a9fc:	68fb      	ldr	r3, [r7, #12]
 800a9fe:	2201      	movs	r2, #1
 800aa00:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	2200      	movs	r2, #0
 800aa06:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800aa08:	2300      	movs	r3, #0
  }
}
 800aa0a:	4618      	mov	r0, r3
 800aa0c:	371c      	adds	r7, #28
 800aa0e:	46bd      	mov	sp, r7
 800aa10:	bd90      	pop	{r4, r7, pc}

0800aa12 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800aa12:	b580      	push	{r7, lr}
 800aa14:	b084      	sub	sp, #16
 800aa16:	af00      	add	r7, sp, #0
 800aa18:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800aa1a:	2300      	movs	r3, #0
 800aa1c:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	68da      	ldr	r2, [r3, #12]
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800aa2c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800aa2e:	f7f9 fd0f 	bl	8004450 <HAL_GetTick>
 800aa32:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800aa34:	e009      	b.n	800aa4a <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800aa36:	f7f9 fd0b 	bl	8004450 <HAL_GetTick>
 800aa3a:	4602      	mov	r2, r0
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	1ad3      	subs	r3, r2, r3
 800aa40:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800aa44:	d901      	bls.n	800aa4a <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800aa46:	2303      	movs	r3, #3
 800aa48:	e007      	b.n	800aa5a <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	68db      	ldr	r3, [r3, #12]
 800aa50:	f003 0320 	and.w	r3, r3, #32
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d0ee      	beq.n	800aa36 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800aa58:	2300      	movs	r3, #0
}
 800aa5a:	4618      	mov	r0, r3
 800aa5c:	3710      	adds	r7, #16
 800aa5e:	46bd      	mov	sp, r7
 800aa60:	bd80      	pop	{r7, pc}

0800aa62 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800aa62:	b580      	push	{r7, lr}
 800aa64:	b084      	sub	sp, #16
 800aa66:	af00      	add	r7, sp, #0
 800aa68:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800aa6a:	2300      	movs	r3, #0
 800aa6c:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	68db      	ldr	r3, [r3, #12]
 800aa74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d119      	bne.n	800aab0 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	f04f 32ff 	mov.w	r2, #4294967295
 800aa84:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800aa86:	f7f9 fce3 	bl	8004450 <HAL_GetTick>
 800aa8a:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800aa8c:	e009      	b.n	800aaa2 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800aa8e:	f7f9 fcdf 	bl	8004450 <HAL_GetTick>
 800aa92:	4602      	mov	r2, r0
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	1ad3      	subs	r3, r2, r3
 800aa98:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800aa9c:	d901      	bls.n	800aaa2 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800aa9e:	2303      	movs	r3, #3
 800aaa0:	e007      	b.n	800aab2 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	68db      	ldr	r3, [r3, #12]
 800aaa8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d0ee      	beq.n	800aa8e <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800aab0:	2300      	movs	r3, #0
}
 800aab2:	4618      	mov	r0, r3
 800aab4:	3710      	adds	r7, #16
 800aab6:	46bd      	mov	sp, r7
 800aab8:	bd80      	pop	{r7, pc}

0800aaba <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800aaba:	b480      	push	{r7}
 800aabc:	b085      	sub	sp, #20
 800aabe:	af00      	add	r7, sp, #0
 800aac0:	4603      	mov	r3, r0
 800aac2:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800aac4:	2300      	movs	r3, #0
 800aac6:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 800aac8:	e005      	b.n	800aad6 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	3301      	adds	r3, #1
 800aace:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800aad0:	79fb      	ldrb	r3, [r7, #7]
 800aad2:	3b0a      	subs	r3, #10
 800aad4:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 800aad6:	79fb      	ldrb	r3, [r7, #7]
 800aad8:	2b09      	cmp	r3, #9
 800aada:	d8f6      	bhi.n	800aaca <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	b2db      	uxtb	r3, r3
 800aae0:	011b      	lsls	r3, r3, #4
 800aae2:	b2da      	uxtb	r2, r3
 800aae4:	79fb      	ldrb	r3, [r7, #7]
 800aae6:	4313      	orrs	r3, r2
 800aae8:	b2db      	uxtb	r3, r3
}
 800aaea:	4618      	mov	r0, r3
 800aaec:	3714      	adds	r7, #20
 800aaee:	46bd      	mov	sp, r7
 800aaf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf4:	4770      	bx	lr

0800aaf6 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800aaf6:	b580      	push	{r7, lr}
 800aaf8:	b082      	sub	sp, #8
 800aafa:	af00      	add	r7, sp, #0
 800aafc:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d101      	bne.n	800ab08 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800ab04:	2301      	movs	r3, #1
 800ab06:	e056      	b.n	800abb6 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	2200      	movs	r2, #0
 800ab0c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ab14:	b2db      	uxtb	r3, r3
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d106      	bne.n	800ab28 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	2200      	movs	r2, #0
 800ab1e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800ab22:	6878      	ldr	r0, [r7, #4]
 800ab24:	f7f9 f80e 	bl	8003b44 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	2202      	movs	r2, #2
 800ab2c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	681a      	ldr	r2, [r3, #0]
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ab3e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	685a      	ldr	r2, [r3, #4]
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	689b      	ldr	r3, [r3, #8]
 800ab48:	431a      	orrs	r2, r3
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	68db      	ldr	r3, [r3, #12]
 800ab4e:	431a      	orrs	r2, r3
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	691b      	ldr	r3, [r3, #16]
 800ab54:	431a      	orrs	r2, r3
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	695b      	ldr	r3, [r3, #20]
 800ab5a:	431a      	orrs	r2, r3
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	699b      	ldr	r3, [r3, #24]
 800ab60:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ab64:	431a      	orrs	r2, r3
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	69db      	ldr	r3, [r3, #28]
 800ab6a:	431a      	orrs	r2, r3
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	6a1b      	ldr	r3, [r3, #32]
 800ab70:	ea42 0103 	orr.w	r1, r2, r3
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	430a      	orrs	r2, r1
 800ab7e:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	699b      	ldr	r3, [r3, #24]
 800ab84:	0c1b      	lsrs	r3, r3, #16
 800ab86:	f003 0104 	and.w	r1, r3, #4
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	430a      	orrs	r2, r1
 800ab94:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	69da      	ldr	r2, [r3, #28]
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800aba4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	2200      	movs	r2, #0
 800abaa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	2201      	movs	r2, #1
 800abb0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800abb4:	2300      	movs	r3, #0
}
 800abb6:	4618      	mov	r0, r3
 800abb8:	3708      	adds	r7, #8
 800abba:	46bd      	mov	sp, r7
 800abbc:	bd80      	pop	{r7, pc}

0800abbe <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800abbe:	b580      	push	{r7, lr}
 800abc0:	b088      	sub	sp, #32
 800abc2:	af00      	add	r7, sp, #0
 800abc4:	60f8      	str	r0, [r7, #12]
 800abc6:	60b9      	str	r1, [r7, #8]
 800abc8:	603b      	str	r3, [r7, #0]
 800abca:	4613      	mov	r3, r2
 800abcc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800abce:	2300      	movs	r3, #0
 800abd0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800abd8:	2b01      	cmp	r3, #1
 800abda:	d101      	bne.n	800abe0 <HAL_SPI_Transmit+0x22>
 800abdc:	2302      	movs	r3, #2
 800abde:	e11e      	b.n	800ae1e <HAL_SPI_Transmit+0x260>
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	2201      	movs	r2, #1
 800abe4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800abe8:	f7f9 fc32 	bl	8004450 <HAL_GetTick>
 800abec:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800abee:	88fb      	ldrh	r3, [r7, #6]
 800abf0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800abf8:	b2db      	uxtb	r3, r3
 800abfa:	2b01      	cmp	r3, #1
 800abfc:	d002      	beq.n	800ac04 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800abfe:	2302      	movs	r3, #2
 800ac00:	77fb      	strb	r3, [r7, #31]
    goto error;
 800ac02:	e103      	b.n	800ae0c <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800ac04:	68bb      	ldr	r3, [r7, #8]
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d002      	beq.n	800ac10 <HAL_SPI_Transmit+0x52>
 800ac0a:	88fb      	ldrh	r3, [r7, #6]
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d102      	bne.n	800ac16 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800ac10:	2301      	movs	r3, #1
 800ac12:	77fb      	strb	r3, [r7, #31]
    goto error;
 800ac14:	e0fa      	b.n	800ae0c <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	2203      	movs	r2, #3
 800ac1a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	2200      	movs	r2, #0
 800ac22:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	68ba      	ldr	r2, [r7, #8]
 800ac28:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	88fa      	ldrh	r2, [r7, #6]
 800ac2e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	88fa      	ldrh	r2, [r7, #6]
 800ac34:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	2200      	movs	r2, #0
 800ac3a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	2200      	movs	r2, #0
 800ac40:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	2200      	movs	r2, #0
 800ac46:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	2200      	movs	r2, #0
 800ac4c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	2200      	movs	r2, #0
 800ac52:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	689b      	ldr	r3, [r3, #8]
 800ac58:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ac5c:	d107      	bne.n	800ac6e <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	681a      	ldr	r2, [r3, #0]
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ac6c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac78:	2b40      	cmp	r3, #64	; 0x40
 800ac7a:	d007      	beq.n	800ac8c <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	681a      	ldr	r2, [r3, #0]
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ac8a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	68db      	ldr	r3, [r3, #12]
 800ac90:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ac94:	d14b      	bne.n	800ad2e <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	685b      	ldr	r3, [r3, #4]
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d002      	beq.n	800aca4 <HAL_SPI_Transmit+0xe6>
 800ac9e:	8afb      	ldrh	r3, [r7, #22]
 800aca0:	2b01      	cmp	r3, #1
 800aca2:	d13e      	bne.n	800ad22 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aca8:	881a      	ldrh	r2, [r3, #0]
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800acb4:	1c9a      	adds	r2, r3, #2
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800acbe:	b29b      	uxth	r3, r3
 800acc0:	3b01      	subs	r3, #1
 800acc2:	b29a      	uxth	r2, r3
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800acc8:	e02b      	b.n	800ad22 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800acca:	68fb      	ldr	r3, [r7, #12]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	689b      	ldr	r3, [r3, #8]
 800acd0:	f003 0302 	and.w	r3, r3, #2
 800acd4:	2b02      	cmp	r3, #2
 800acd6:	d112      	bne.n	800acfe <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800acdc:	881a      	ldrh	r2, [r3, #0]
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ace8:	1c9a      	adds	r2, r3, #2
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800acf2:	b29b      	uxth	r3, r3
 800acf4:	3b01      	subs	r3, #1
 800acf6:	b29a      	uxth	r2, r3
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	86da      	strh	r2, [r3, #54]	; 0x36
 800acfc:	e011      	b.n	800ad22 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800acfe:	f7f9 fba7 	bl	8004450 <HAL_GetTick>
 800ad02:	4602      	mov	r2, r0
 800ad04:	69bb      	ldr	r3, [r7, #24]
 800ad06:	1ad3      	subs	r3, r2, r3
 800ad08:	683a      	ldr	r2, [r7, #0]
 800ad0a:	429a      	cmp	r2, r3
 800ad0c:	d803      	bhi.n	800ad16 <HAL_SPI_Transmit+0x158>
 800ad0e:	683b      	ldr	r3, [r7, #0]
 800ad10:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad14:	d102      	bne.n	800ad1c <HAL_SPI_Transmit+0x15e>
 800ad16:	683b      	ldr	r3, [r7, #0]
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d102      	bne.n	800ad22 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800ad1c:	2303      	movs	r3, #3
 800ad1e:	77fb      	strb	r3, [r7, #31]
          goto error;
 800ad20:	e074      	b.n	800ae0c <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ad26:	b29b      	uxth	r3, r3
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d1ce      	bne.n	800acca <HAL_SPI_Transmit+0x10c>
 800ad2c:	e04c      	b.n	800adc8 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	685b      	ldr	r3, [r3, #4]
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d002      	beq.n	800ad3c <HAL_SPI_Transmit+0x17e>
 800ad36:	8afb      	ldrh	r3, [r7, #22]
 800ad38:	2b01      	cmp	r3, #1
 800ad3a:	d140      	bne.n	800adbe <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	330c      	adds	r3, #12
 800ad46:	7812      	ldrb	r2, [r2, #0]
 800ad48:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad4e:	1c5a      	adds	r2, r3, #1
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ad58:	b29b      	uxth	r3, r3
 800ad5a:	3b01      	subs	r3, #1
 800ad5c:	b29a      	uxth	r2, r3
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800ad62:	e02c      	b.n	800adbe <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	689b      	ldr	r3, [r3, #8]
 800ad6a:	f003 0302 	and.w	r3, r3, #2
 800ad6e:	2b02      	cmp	r3, #2
 800ad70:	d113      	bne.n	800ad9a <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	330c      	adds	r3, #12
 800ad7c:	7812      	ldrb	r2, [r2, #0]
 800ad7e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad84:	1c5a      	adds	r2, r3, #1
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ad8e:	b29b      	uxth	r3, r3
 800ad90:	3b01      	subs	r3, #1
 800ad92:	b29a      	uxth	r2, r3
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	86da      	strh	r2, [r3, #54]	; 0x36
 800ad98:	e011      	b.n	800adbe <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ad9a:	f7f9 fb59 	bl	8004450 <HAL_GetTick>
 800ad9e:	4602      	mov	r2, r0
 800ada0:	69bb      	ldr	r3, [r7, #24]
 800ada2:	1ad3      	subs	r3, r2, r3
 800ada4:	683a      	ldr	r2, [r7, #0]
 800ada6:	429a      	cmp	r2, r3
 800ada8:	d803      	bhi.n	800adb2 <HAL_SPI_Transmit+0x1f4>
 800adaa:	683b      	ldr	r3, [r7, #0]
 800adac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adb0:	d102      	bne.n	800adb8 <HAL_SPI_Transmit+0x1fa>
 800adb2:	683b      	ldr	r3, [r7, #0]
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d102      	bne.n	800adbe <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800adb8:	2303      	movs	r3, #3
 800adba:	77fb      	strb	r3, [r7, #31]
          goto error;
 800adbc:	e026      	b.n	800ae0c <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800adc2:	b29b      	uxth	r3, r3
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d1cd      	bne.n	800ad64 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800adc8:	69ba      	ldr	r2, [r7, #24]
 800adca:	6839      	ldr	r1, [r7, #0]
 800adcc:	68f8      	ldr	r0, [r7, #12]
 800adce:	f000 ffdb 	bl	800bd88 <SPI_EndRxTxTransaction>
 800add2:	4603      	mov	r3, r0
 800add4:	2b00      	cmp	r3, #0
 800add6:	d002      	beq.n	800adde <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	2220      	movs	r2, #32
 800addc:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	689b      	ldr	r3, [r3, #8]
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d10a      	bne.n	800adfc <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ade6:	2300      	movs	r3, #0
 800ade8:	613b      	str	r3, [r7, #16]
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	68db      	ldr	r3, [r3, #12]
 800adf0:	613b      	str	r3, [r7, #16]
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	689b      	ldr	r3, [r3, #8]
 800adf8:	613b      	str	r3, [r7, #16]
 800adfa:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d002      	beq.n	800ae0a <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800ae04:	2301      	movs	r3, #1
 800ae06:	77fb      	strb	r3, [r7, #31]
 800ae08:	e000      	b.n	800ae0c <HAL_SPI_Transmit+0x24e>
  }

error:
 800ae0a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	2201      	movs	r2, #1
 800ae10:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	2200      	movs	r2, #0
 800ae18:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800ae1c:	7ffb      	ldrb	r3, [r7, #31]
}
 800ae1e:	4618      	mov	r0, r3
 800ae20:	3720      	adds	r7, #32
 800ae22:	46bd      	mov	sp, r7
 800ae24:	bd80      	pop	{r7, pc}

0800ae26 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ae26:	b580      	push	{r7, lr}
 800ae28:	b088      	sub	sp, #32
 800ae2a:	af02      	add	r7, sp, #8
 800ae2c:	60f8      	str	r0, [r7, #12]
 800ae2e:	60b9      	str	r1, [r7, #8]
 800ae30:	603b      	str	r3, [r7, #0]
 800ae32:	4613      	mov	r3, r2
 800ae34:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800ae36:	2300      	movs	r3, #0
 800ae38:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	685b      	ldr	r3, [r3, #4]
 800ae3e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ae42:	d112      	bne.n	800ae6a <HAL_SPI_Receive+0x44>
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	689b      	ldr	r3, [r3, #8]
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d10e      	bne.n	800ae6a <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	2204      	movs	r2, #4
 800ae50:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800ae54:	88fa      	ldrh	r2, [r7, #6]
 800ae56:	683b      	ldr	r3, [r7, #0]
 800ae58:	9300      	str	r3, [sp, #0]
 800ae5a:	4613      	mov	r3, r2
 800ae5c:	68ba      	ldr	r2, [r7, #8]
 800ae5e:	68b9      	ldr	r1, [r7, #8]
 800ae60:	68f8      	ldr	r0, [r7, #12]
 800ae62:	f000 f8e9 	bl	800b038 <HAL_SPI_TransmitReceive>
 800ae66:	4603      	mov	r3, r0
 800ae68:	e0e2      	b.n	800b030 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ae70:	2b01      	cmp	r3, #1
 800ae72:	d101      	bne.n	800ae78 <HAL_SPI_Receive+0x52>
 800ae74:	2302      	movs	r3, #2
 800ae76:	e0db      	b.n	800b030 <HAL_SPI_Receive+0x20a>
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	2201      	movs	r2, #1
 800ae7c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ae80:	f7f9 fae6 	bl	8004450 <HAL_GetTick>
 800ae84:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ae8c:	b2db      	uxtb	r3, r3
 800ae8e:	2b01      	cmp	r3, #1
 800ae90:	d002      	beq.n	800ae98 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800ae92:	2302      	movs	r3, #2
 800ae94:	75fb      	strb	r3, [r7, #23]
    goto error;
 800ae96:	e0c2      	b.n	800b01e <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800ae98:	68bb      	ldr	r3, [r7, #8]
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d002      	beq.n	800aea4 <HAL_SPI_Receive+0x7e>
 800ae9e:	88fb      	ldrh	r3, [r7, #6]
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d102      	bne.n	800aeaa <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800aea4:	2301      	movs	r3, #1
 800aea6:	75fb      	strb	r3, [r7, #23]
    goto error;
 800aea8:	e0b9      	b.n	800b01e <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	2204      	movs	r2, #4
 800aeae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	2200      	movs	r2, #0
 800aeb6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	68ba      	ldr	r2, [r7, #8]
 800aebc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	88fa      	ldrh	r2, [r7, #6]
 800aec2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	88fa      	ldrh	r2, [r7, #6]
 800aec8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	2200      	movs	r2, #0
 800aece:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	2200      	movs	r2, #0
 800aed4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	2200      	movs	r2, #0
 800aeda:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	2200      	movs	r2, #0
 800aee0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	2200      	movs	r2, #0
 800aee6:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	689b      	ldr	r3, [r3, #8]
 800aeec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aef0:	d107      	bne.n	800af02 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	681a      	ldr	r2, [r3, #0]
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800af00:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800af0c:	2b40      	cmp	r3, #64	; 0x40
 800af0e:	d007      	beq.n	800af20 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	681a      	ldr	r2, [r3, #0]
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	681b      	ldr	r3, [r3, #0]
 800af1a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800af1e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	68db      	ldr	r3, [r3, #12]
 800af24:	2b00      	cmp	r3, #0
 800af26:	d162      	bne.n	800afee <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800af28:	e02e      	b.n	800af88 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	689b      	ldr	r3, [r3, #8]
 800af30:	f003 0301 	and.w	r3, r3, #1
 800af34:	2b01      	cmp	r3, #1
 800af36:	d115      	bne.n	800af64 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	f103 020c 	add.w	r2, r3, #12
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af44:	7812      	ldrb	r2, [r2, #0]
 800af46:	b2d2      	uxtb	r2, r2
 800af48:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af4e:	1c5a      	adds	r2, r3, #1
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800af58:	b29b      	uxth	r3, r3
 800af5a:	3b01      	subs	r3, #1
 800af5c:	b29a      	uxth	r2, r3
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	87da      	strh	r2, [r3, #62]	; 0x3e
 800af62:	e011      	b.n	800af88 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800af64:	f7f9 fa74 	bl	8004450 <HAL_GetTick>
 800af68:	4602      	mov	r2, r0
 800af6a:	693b      	ldr	r3, [r7, #16]
 800af6c:	1ad3      	subs	r3, r2, r3
 800af6e:	683a      	ldr	r2, [r7, #0]
 800af70:	429a      	cmp	r2, r3
 800af72:	d803      	bhi.n	800af7c <HAL_SPI_Receive+0x156>
 800af74:	683b      	ldr	r3, [r7, #0]
 800af76:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af7a:	d102      	bne.n	800af82 <HAL_SPI_Receive+0x15c>
 800af7c:	683b      	ldr	r3, [r7, #0]
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d102      	bne.n	800af88 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800af82:	2303      	movs	r3, #3
 800af84:	75fb      	strb	r3, [r7, #23]
          goto error;
 800af86:	e04a      	b.n	800b01e <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800af8c:	b29b      	uxth	r3, r3
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d1cb      	bne.n	800af2a <HAL_SPI_Receive+0x104>
 800af92:	e031      	b.n	800aff8 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	689b      	ldr	r3, [r3, #8]
 800af9a:	f003 0301 	and.w	r3, r3, #1
 800af9e:	2b01      	cmp	r3, #1
 800afa0:	d113      	bne.n	800afca <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	68da      	ldr	r2, [r3, #12]
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800afac:	b292      	uxth	r2, r2
 800afae:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800afb4:	1c9a      	adds	r2, r3, #2
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800afbe:	b29b      	uxth	r3, r3
 800afc0:	3b01      	subs	r3, #1
 800afc2:	b29a      	uxth	r2, r3
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	87da      	strh	r2, [r3, #62]	; 0x3e
 800afc8:	e011      	b.n	800afee <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800afca:	f7f9 fa41 	bl	8004450 <HAL_GetTick>
 800afce:	4602      	mov	r2, r0
 800afd0:	693b      	ldr	r3, [r7, #16]
 800afd2:	1ad3      	subs	r3, r2, r3
 800afd4:	683a      	ldr	r2, [r7, #0]
 800afd6:	429a      	cmp	r2, r3
 800afd8:	d803      	bhi.n	800afe2 <HAL_SPI_Receive+0x1bc>
 800afda:	683b      	ldr	r3, [r7, #0]
 800afdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afe0:	d102      	bne.n	800afe8 <HAL_SPI_Receive+0x1c2>
 800afe2:	683b      	ldr	r3, [r7, #0]
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d102      	bne.n	800afee <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800afe8:	2303      	movs	r3, #3
 800afea:	75fb      	strb	r3, [r7, #23]
          goto error;
 800afec:	e017      	b.n	800b01e <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800afee:	68fb      	ldr	r3, [r7, #12]
 800aff0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aff2:	b29b      	uxth	r3, r3
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d1cd      	bne.n	800af94 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800aff8:	693a      	ldr	r2, [r7, #16]
 800affa:	6839      	ldr	r1, [r7, #0]
 800affc:	68f8      	ldr	r0, [r7, #12]
 800affe:	f000 fe5d 	bl	800bcbc <SPI_EndRxTransaction>
 800b002:	4603      	mov	r3, r0
 800b004:	2b00      	cmp	r3, #0
 800b006:	d002      	beq.n	800b00e <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	2220      	movs	r2, #32
 800b00c:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b012:	2b00      	cmp	r3, #0
 800b014:	d002      	beq.n	800b01c <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800b016:	2301      	movs	r3, #1
 800b018:	75fb      	strb	r3, [r7, #23]
 800b01a:	e000      	b.n	800b01e <HAL_SPI_Receive+0x1f8>
  }

error :
 800b01c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	2201      	movs	r2, #1
 800b022:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	2200      	movs	r2, #0
 800b02a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b02e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b030:	4618      	mov	r0, r3
 800b032:	3718      	adds	r7, #24
 800b034:	46bd      	mov	sp, r7
 800b036:	bd80      	pop	{r7, pc}

0800b038 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800b038:	b580      	push	{r7, lr}
 800b03a:	b08c      	sub	sp, #48	; 0x30
 800b03c:	af00      	add	r7, sp, #0
 800b03e:	60f8      	str	r0, [r7, #12]
 800b040:	60b9      	str	r1, [r7, #8]
 800b042:	607a      	str	r2, [r7, #4]
 800b044:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800b046:	2301      	movs	r3, #1
 800b048:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800b04a:	2300      	movs	r3, #0
 800b04c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b056:	2b01      	cmp	r3, #1
 800b058:	d101      	bne.n	800b05e <HAL_SPI_TransmitReceive+0x26>
 800b05a:	2302      	movs	r3, #2
 800b05c:	e18a      	b.n	800b374 <HAL_SPI_TransmitReceive+0x33c>
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	2201      	movs	r2, #1
 800b062:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b066:	f7f9 f9f3 	bl	8004450 <HAL_GetTick>
 800b06a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b072:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	685b      	ldr	r3, [r3, #4]
 800b07a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800b07c:	887b      	ldrh	r3, [r7, #2]
 800b07e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800b080:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b084:	2b01      	cmp	r3, #1
 800b086:	d00f      	beq.n	800b0a8 <HAL_SPI_TransmitReceive+0x70>
 800b088:	69fb      	ldr	r3, [r7, #28]
 800b08a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b08e:	d107      	bne.n	800b0a0 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	689b      	ldr	r3, [r3, #8]
 800b094:	2b00      	cmp	r3, #0
 800b096:	d103      	bne.n	800b0a0 <HAL_SPI_TransmitReceive+0x68>
 800b098:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b09c:	2b04      	cmp	r3, #4
 800b09e:	d003      	beq.n	800b0a8 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800b0a0:	2302      	movs	r3, #2
 800b0a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800b0a6:	e15b      	b.n	800b360 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b0a8:	68bb      	ldr	r3, [r7, #8]
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d005      	beq.n	800b0ba <HAL_SPI_TransmitReceive+0x82>
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d002      	beq.n	800b0ba <HAL_SPI_TransmitReceive+0x82>
 800b0b4:	887b      	ldrh	r3, [r7, #2]
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d103      	bne.n	800b0c2 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800b0ba:	2301      	movs	r3, #1
 800b0bc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800b0c0:	e14e      	b.n	800b360 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b0c8:	b2db      	uxtb	r3, r3
 800b0ca:	2b04      	cmp	r3, #4
 800b0cc:	d003      	beq.n	800b0d6 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	2205      	movs	r2, #5
 800b0d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	2200      	movs	r2, #0
 800b0da:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b0dc:	68fb      	ldr	r3, [r7, #12]
 800b0de:	687a      	ldr	r2, [r7, #4]
 800b0e0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	887a      	ldrh	r2, [r7, #2]
 800b0e6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	887a      	ldrh	r2, [r7, #2]
 800b0ec:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	68ba      	ldr	r2, [r7, #8]
 800b0f2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	887a      	ldrh	r2, [r7, #2]
 800b0f8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	887a      	ldrh	r2, [r7, #2]
 800b0fe:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	2200      	movs	r2, #0
 800b104:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	2200      	movs	r2, #0
 800b10a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b116:	2b40      	cmp	r3, #64	; 0x40
 800b118:	d007      	beq.n	800b12a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	681a      	ldr	r2, [r3, #0]
 800b120:	68fb      	ldr	r3, [r7, #12]
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b128:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	68db      	ldr	r3, [r3, #12]
 800b12e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b132:	d178      	bne.n	800b226 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	685b      	ldr	r3, [r3, #4]
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d002      	beq.n	800b142 <HAL_SPI_TransmitReceive+0x10a>
 800b13c:	8b7b      	ldrh	r3, [r7, #26]
 800b13e:	2b01      	cmp	r3, #1
 800b140:	d166      	bne.n	800b210 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b146:	881a      	ldrh	r2, [r3, #0]
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b152:	1c9a      	adds	r2, r3, #2
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b15c:	b29b      	uxth	r3, r3
 800b15e:	3b01      	subs	r3, #1
 800b160:	b29a      	uxth	r2, r3
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b166:	e053      	b.n	800b210 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	689b      	ldr	r3, [r3, #8]
 800b16e:	f003 0302 	and.w	r3, r3, #2
 800b172:	2b02      	cmp	r3, #2
 800b174:	d11b      	bne.n	800b1ae <HAL_SPI_TransmitReceive+0x176>
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b17a:	b29b      	uxth	r3, r3
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d016      	beq.n	800b1ae <HAL_SPI_TransmitReceive+0x176>
 800b180:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b182:	2b01      	cmp	r3, #1
 800b184:	d113      	bne.n	800b1ae <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b18a:	881a      	ldrh	r2, [r3, #0]
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b196:	1c9a      	adds	r2, r3, #2
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b1a0:	b29b      	uxth	r3, r3
 800b1a2:	3b01      	subs	r3, #1
 800b1a4:	b29a      	uxth	r2, r3
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b1aa:	2300      	movs	r3, #0
 800b1ac:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	689b      	ldr	r3, [r3, #8]
 800b1b4:	f003 0301 	and.w	r3, r3, #1
 800b1b8:	2b01      	cmp	r3, #1
 800b1ba:	d119      	bne.n	800b1f0 <HAL_SPI_TransmitReceive+0x1b8>
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b1c0:	b29b      	uxth	r3, r3
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d014      	beq.n	800b1f0 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	68da      	ldr	r2, [r3, #12]
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1d0:	b292      	uxth	r2, r2
 800b1d2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1d8:	1c9a      	adds	r2, r3, #2
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b1e2:	b29b      	uxth	r3, r3
 800b1e4:	3b01      	subs	r3, #1
 800b1e6:	b29a      	uxth	r2, r3
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b1ec:	2301      	movs	r3, #1
 800b1ee:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800b1f0:	f7f9 f92e 	bl	8004450 <HAL_GetTick>
 800b1f4:	4602      	mov	r2, r0
 800b1f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1f8:	1ad3      	subs	r3, r2, r3
 800b1fa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b1fc:	429a      	cmp	r2, r3
 800b1fe:	d807      	bhi.n	800b210 <HAL_SPI_TransmitReceive+0x1d8>
 800b200:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b202:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b206:	d003      	beq.n	800b210 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800b208:	2303      	movs	r3, #3
 800b20a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800b20e:	e0a7      	b.n	800b360 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b214:	b29b      	uxth	r3, r3
 800b216:	2b00      	cmp	r3, #0
 800b218:	d1a6      	bne.n	800b168 <HAL_SPI_TransmitReceive+0x130>
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b21e:	b29b      	uxth	r3, r3
 800b220:	2b00      	cmp	r3, #0
 800b222:	d1a1      	bne.n	800b168 <HAL_SPI_TransmitReceive+0x130>
 800b224:	e07c      	b.n	800b320 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	685b      	ldr	r3, [r3, #4]
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d002      	beq.n	800b234 <HAL_SPI_TransmitReceive+0x1fc>
 800b22e:	8b7b      	ldrh	r3, [r7, #26]
 800b230:	2b01      	cmp	r3, #1
 800b232:	d16b      	bne.n	800b30c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	330c      	adds	r3, #12
 800b23e:	7812      	ldrb	r2, [r2, #0]
 800b240:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b246:	1c5a      	adds	r2, r3, #1
 800b248:	68fb      	ldr	r3, [r7, #12]
 800b24a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b250:	b29b      	uxth	r3, r3
 800b252:	3b01      	subs	r3, #1
 800b254:	b29a      	uxth	r2, r3
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b25a:	e057      	b.n	800b30c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	689b      	ldr	r3, [r3, #8]
 800b262:	f003 0302 	and.w	r3, r3, #2
 800b266:	2b02      	cmp	r3, #2
 800b268:	d11c      	bne.n	800b2a4 <HAL_SPI_TransmitReceive+0x26c>
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b26e:	b29b      	uxth	r3, r3
 800b270:	2b00      	cmp	r3, #0
 800b272:	d017      	beq.n	800b2a4 <HAL_SPI_TransmitReceive+0x26c>
 800b274:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b276:	2b01      	cmp	r3, #1
 800b278:	d114      	bne.n	800b2a4 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	330c      	adds	r3, #12
 800b284:	7812      	ldrb	r2, [r2, #0]
 800b286:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b28c:	1c5a      	adds	r2, r3, #1
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b296:	b29b      	uxth	r3, r3
 800b298:	3b01      	subs	r3, #1
 800b29a:	b29a      	uxth	r2, r3
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b2a0:	2300      	movs	r3, #0
 800b2a2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	689b      	ldr	r3, [r3, #8]
 800b2aa:	f003 0301 	and.w	r3, r3, #1
 800b2ae:	2b01      	cmp	r3, #1
 800b2b0:	d119      	bne.n	800b2e6 <HAL_SPI_TransmitReceive+0x2ae>
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b2b6:	b29b      	uxth	r3, r3
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d014      	beq.n	800b2e6 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	68da      	ldr	r2, [r3, #12]
 800b2c2:	68fb      	ldr	r3, [r7, #12]
 800b2c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b2c6:	b2d2      	uxtb	r2, r2
 800b2c8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800b2ca:	68fb      	ldr	r3, [r7, #12]
 800b2cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b2ce:	1c5a      	adds	r2, r3, #1
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800b2d4:	68fb      	ldr	r3, [r7, #12]
 800b2d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b2d8:	b29b      	uxth	r3, r3
 800b2da:	3b01      	subs	r3, #1
 800b2dc:	b29a      	uxth	r2, r3
 800b2de:	68fb      	ldr	r3, [r7, #12]
 800b2e0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b2e2:	2301      	movs	r3, #1
 800b2e4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800b2e6:	f7f9 f8b3 	bl	8004450 <HAL_GetTick>
 800b2ea:	4602      	mov	r2, r0
 800b2ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2ee:	1ad3      	subs	r3, r2, r3
 800b2f0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b2f2:	429a      	cmp	r2, r3
 800b2f4:	d803      	bhi.n	800b2fe <HAL_SPI_TransmitReceive+0x2c6>
 800b2f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2fc:	d102      	bne.n	800b304 <HAL_SPI_TransmitReceive+0x2cc>
 800b2fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b300:	2b00      	cmp	r3, #0
 800b302:	d103      	bne.n	800b30c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800b304:	2303      	movs	r3, #3
 800b306:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800b30a:	e029      	b.n	800b360 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b310:	b29b      	uxth	r3, r3
 800b312:	2b00      	cmp	r3, #0
 800b314:	d1a2      	bne.n	800b25c <HAL_SPI_TransmitReceive+0x224>
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b31a:	b29b      	uxth	r3, r3
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d19d      	bne.n	800b25c <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b320:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b322:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b324:	68f8      	ldr	r0, [r7, #12]
 800b326:	f000 fd2f 	bl	800bd88 <SPI_EndRxTxTransaction>
 800b32a:	4603      	mov	r3, r0
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d006      	beq.n	800b33e <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800b330:	2301      	movs	r3, #1
 800b332:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	2220      	movs	r2, #32
 800b33a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800b33c:	e010      	b.n	800b360 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	689b      	ldr	r3, [r3, #8]
 800b342:	2b00      	cmp	r3, #0
 800b344:	d10b      	bne.n	800b35e <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b346:	2300      	movs	r3, #0
 800b348:	617b      	str	r3, [r7, #20]
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	68db      	ldr	r3, [r3, #12]
 800b350:	617b      	str	r3, [r7, #20]
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	689b      	ldr	r3, [r3, #8]
 800b358:	617b      	str	r3, [r7, #20]
 800b35a:	697b      	ldr	r3, [r7, #20]
 800b35c:	e000      	b.n	800b360 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800b35e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	2201      	movs	r2, #1
 800b364:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	2200      	movs	r2, #0
 800b36c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b370:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800b374:	4618      	mov	r0, r3
 800b376:	3730      	adds	r7, #48	; 0x30
 800b378:	46bd      	mov	sp, r7
 800b37a:	bd80      	pop	{r7, pc}

0800b37c <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800b37c:	b480      	push	{r7}
 800b37e:	b087      	sub	sp, #28
 800b380:	af00      	add	r7, sp, #0
 800b382:	60f8      	str	r0, [r7, #12]
 800b384:	60b9      	str	r1, [r7, #8]
 800b386:	4613      	mov	r3, r2
 800b388:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b38a:	2300      	movs	r3, #0
 800b38c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b394:	2b01      	cmp	r3, #1
 800b396:	d101      	bne.n	800b39c <HAL_SPI_Transmit_IT+0x20>
 800b398:	2302      	movs	r3, #2
 800b39a:	e067      	b.n	800b46c <HAL_SPI_Transmit_IT+0xf0>
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	2201      	movs	r2, #1
 800b3a0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if ((pData == NULL) || (Size == 0U))
 800b3a4:	68bb      	ldr	r3, [r7, #8]
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d002      	beq.n	800b3b0 <HAL_SPI_Transmit_IT+0x34>
 800b3aa:	88fb      	ldrh	r3, [r7, #6]
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d102      	bne.n	800b3b6 <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 800b3b0:	2301      	movs	r3, #1
 800b3b2:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b3b4:	e055      	b.n	800b462 <HAL_SPI_Transmit_IT+0xe6>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b3bc:	b2db      	uxtb	r3, r3
 800b3be:	2b01      	cmp	r3, #1
 800b3c0:	d002      	beq.n	800b3c8 <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 800b3c2:	2302      	movs	r3, #2
 800b3c4:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b3c6:	e04c      	b.n	800b462 <HAL_SPI_Transmit_IT+0xe6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	2203      	movs	r2, #3
 800b3cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	2200      	movs	r2, #0
 800b3d4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	68ba      	ldr	r2, [r7, #8]
 800b3da:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	88fa      	ldrh	r2, [r7, #6]
 800b3e0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	88fa      	ldrh	r2, [r7, #6]
 800b3e6:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	2200      	movs	r2, #0
 800b3ec:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	2200      	movs	r2, #0
 800b3f2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	2200      	movs	r2, #0
 800b3f8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	2200      	movs	r2, #0
 800b3fe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	68db      	ldr	r3, [r3, #12]
 800b404:	2b00      	cmp	r3, #0
 800b406:	d003      	beq.n	800b410 <HAL_SPI_Transmit_IT+0x94>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	4a1b      	ldr	r2, [pc, #108]	; (800b478 <HAL_SPI_Transmit_IT+0xfc>)
 800b40c:	645a      	str	r2, [r3, #68]	; 0x44
 800b40e:	e002      	b.n	800b416 <HAL_SPI_Transmit_IT+0x9a>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	4a1a      	ldr	r2, [pc, #104]	; (800b47c <HAL_SPI_Transmit_IT+0x100>)
 800b414:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	689b      	ldr	r3, [r3, #8]
 800b41a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b41e:	d107      	bne.n	800b430 <HAL_SPI_Transmit_IT+0xb4>
  {
    SPI_1LINE_TX(hspi);
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	681a      	ldr	r2, [r3, #0]
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b42e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	685a      	ldr	r2, [r3, #4]
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 800b43e:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b44a:	2b40      	cmp	r3, #64	; 0x40
 800b44c:	d008      	beq.n	800b460 <HAL_SPI_Transmit_IT+0xe4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	681a      	ldr	r2, [r3, #0]
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b45c:	601a      	str	r2, [r3, #0]
 800b45e:	e000      	b.n	800b462 <HAL_SPI_Transmit_IT+0xe6>
  }

error :
 800b460:	bf00      	nop
  __HAL_UNLOCK(hspi);
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	2200      	movs	r2, #0
 800b466:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b46a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b46c:	4618      	mov	r0, r3
 800b46e:	371c      	adds	r7, #28
 800b470:	46bd      	mov	sp, r7
 800b472:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b476:	4770      	bx	lr
 800b478:	0800bba5 	.word	0x0800bba5
 800b47c:	0800bb5f 	.word	0x0800bb5f

0800b480 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800b480:	b580      	push	{r7, lr}
 800b482:	b086      	sub	sp, #24
 800b484:	af00      	add	r7, sp, #0
 800b486:	60f8      	str	r0, [r7, #12]
 800b488:	60b9      	str	r1, [r7, #8]
 800b48a:	4613      	mov	r3, r2
 800b48c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b48e:	2300      	movs	r3, #0
 800b490:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	689b      	ldr	r3, [r3, #8]
 800b496:	2b00      	cmp	r3, #0
 800b498:	d110      	bne.n	800b4bc <HAL_SPI_Receive_IT+0x3c>
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	685b      	ldr	r3, [r3, #4]
 800b49e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b4a2:	d10b      	bne.n	800b4bc <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	2204      	movs	r2, #4
 800b4a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 800b4ac:	88fb      	ldrh	r3, [r7, #6]
 800b4ae:	68ba      	ldr	r2, [r7, #8]
 800b4b0:	68b9      	ldr	r1, [r7, #8]
 800b4b2:	68f8      	ldr	r0, [r7, #12]
 800b4b4:	f000 f87a 	bl	800b5ac <HAL_SPI_TransmitReceive_IT>
 800b4b8:	4603      	mov	r3, r0
 800b4ba:	e06e      	b.n	800b59a <HAL_SPI_Receive_IT+0x11a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b4bc:	68fb      	ldr	r3, [r7, #12]
 800b4be:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b4c2:	2b01      	cmp	r3, #1
 800b4c4:	d101      	bne.n	800b4ca <HAL_SPI_Receive_IT+0x4a>
 800b4c6:	2302      	movs	r3, #2
 800b4c8:	e067      	b.n	800b59a <HAL_SPI_Receive_IT+0x11a>
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	2201      	movs	r2, #1
 800b4ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b4d8:	b2db      	uxtb	r3, r3
 800b4da:	2b01      	cmp	r3, #1
 800b4dc:	d002      	beq.n	800b4e4 <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 800b4de:	2302      	movs	r3, #2
 800b4e0:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b4e2:	e055      	b.n	800b590 <HAL_SPI_Receive_IT+0x110>
  }

  if ((pData == NULL) || (Size == 0U))
 800b4e4:	68bb      	ldr	r3, [r7, #8]
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d002      	beq.n	800b4f0 <HAL_SPI_Receive_IT+0x70>
 800b4ea:	88fb      	ldrh	r3, [r7, #6]
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d102      	bne.n	800b4f6 <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 800b4f0:	2301      	movs	r3, #1
 800b4f2:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b4f4:	e04c      	b.n	800b590 <HAL_SPI_Receive_IT+0x110>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	2204      	movs	r2, #4
 800b4fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	2200      	movs	r2, #0
 800b502:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	68ba      	ldr	r2, [r7, #8]
 800b508:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	88fa      	ldrh	r2, [r7, #6]
 800b50e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	88fa      	ldrh	r2, [r7, #6]
 800b514:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	2200      	movs	r2, #0
 800b51a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	2200      	movs	r2, #0
 800b520:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	2200      	movs	r2, #0
 800b526:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxISR       = NULL;
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	2200      	movs	r2, #0
 800b52c:	645a      	str	r2, [r3, #68]	; 0x44

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	68db      	ldr	r3, [r3, #12]
 800b532:	2b00      	cmp	r3, #0
 800b534:	d003      	beq.n	800b53e <HAL_SPI_Receive_IT+0xbe>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	4a1a      	ldr	r2, [pc, #104]	; (800b5a4 <HAL_SPI_Receive_IT+0x124>)
 800b53a:	641a      	str	r2, [r3, #64]	; 0x40
 800b53c:	e002      	b.n	800b544 <HAL_SPI_Receive_IT+0xc4>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	4a19      	ldr	r2, [pc, #100]	; (800b5a8 <HAL_SPI_Receive_IT+0x128>)
 800b542:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	689b      	ldr	r3, [r3, #8]
 800b548:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b54c:	d107      	bne.n	800b55e <HAL_SPI_Receive_IT+0xde>
  {
    SPI_1LINE_RX(hspi);
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	681a      	ldr	r2, [r3, #0]
 800b554:	68fb      	ldr	r3, [r7, #12]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800b55c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	685a      	ldr	r2, [r3, #4]
 800b564:	68fb      	ldr	r3, [r7, #12]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800b56c:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b578:	2b40      	cmp	r3, #64	; 0x40
 800b57a:	d008      	beq.n	800b58e <HAL_SPI_Receive_IT+0x10e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	681a      	ldr	r2, [r3, #0]
 800b582:	68fb      	ldr	r3, [r7, #12]
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b58a:	601a      	str	r2, [r3, #0]
 800b58c:	e000      	b.n	800b590 <HAL_SPI_Receive_IT+0x110>
  }

error :
 800b58e:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	2200      	movs	r2, #0
 800b594:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b598:	7dfb      	ldrb	r3, [r7, #23]
}
 800b59a:	4618      	mov	r0, r3
 800b59c:	3718      	adds	r7, #24
 800b59e:	46bd      	mov	sp, r7
 800b5a0:	bd80      	pop	{r7, pc}
 800b5a2:	bf00      	nop
 800b5a4:	0800bb19 	.word	0x0800bb19
 800b5a8:	0800bacf 	.word	0x0800bacf

0800b5ac <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 800b5ac:	b480      	push	{r7}
 800b5ae:	b087      	sub	sp, #28
 800b5b0:	af00      	add	r7, sp, #0
 800b5b2:	60f8      	str	r0, [r7, #12]
 800b5b4:	60b9      	str	r1, [r7, #8]
 800b5b6:	607a      	str	r2, [r7, #4]
 800b5b8:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800b5ba:	2300      	movs	r3, #0
 800b5bc:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b5c4:	2b01      	cmp	r3, #1
 800b5c6:	d101      	bne.n	800b5cc <HAL_SPI_TransmitReceive_IT+0x20>
 800b5c8:	2302      	movs	r3, #2
 800b5ca:	e075      	b.n	800b6b8 <HAL_SPI_TransmitReceive_IT+0x10c>
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	2201      	movs	r2, #1
 800b5d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800b5d4:	68fb      	ldr	r3, [r7, #12]
 800b5d6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b5da:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	685b      	ldr	r3, [r3, #4]
 800b5e0:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800b5e2:	7dbb      	ldrb	r3, [r7, #22]
 800b5e4:	2b01      	cmp	r3, #1
 800b5e6:	d00d      	beq.n	800b604 <HAL_SPI_TransmitReceive_IT+0x58>
 800b5e8:	693b      	ldr	r3, [r7, #16]
 800b5ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b5ee:	d106      	bne.n	800b5fe <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	689b      	ldr	r3, [r3, #8]
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d102      	bne.n	800b5fe <HAL_SPI_TransmitReceive_IT+0x52>
 800b5f8:	7dbb      	ldrb	r3, [r7, #22]
 800b5fa:	2b04      	cmp	r3, #4
 800b5fc:	d002      	beq.n	800b604 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 800b5fe:	2302      	movs	r3, #2
 800b600:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b602:	e054      	b.n	800b6ae <HAL_SPI_TransmitReceive_IT+0x102>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b604:	68bb      	ldr	r3, [r7, #8]
 800b606:	2b00      	cmp	r3, #0
 800b608:	d005      	beq.n	800b616 <HAL_SPI_TransmitReceive_IT+0x6a>
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d002      	beq.n	800b616 <HAL_SPI_TransmitReceive_IT+0x6a>
 800b610:	887b      	ldrh	r3, [r7, #2]
 800b612:	2b00      	cmp	r3, #0
 800b614:	d102      	bne.n	800b61c <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 800b616:	2301      	movs	r3, #1
 800b618:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b61a:	e048      	b.n	800b6ae <HAL_SPI_TransmitReceive_IT+0x102>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b622:	b2db      	uxtb	r3, r3
 800b624:	2b04      	cmp	r3, #4
 800b626:	d003      	beq.n	800b630 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	2205      	movs	r2, #5
 800b62c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	2200      	movs	r2, #0
 800b634:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800b636:	68fb      	ldr	r3, [r7, #12]
 800b638:	68ba      	ldr	r2, [r7, #8]
 800b63a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	887a      	ldrh	r2, [r7, #2]
 800b640:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	887a      	ldrh	r2, [r7, #2]
 800b646:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	687a      	ldr	r2, [r7, #4]
 800b64c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800b64e:	68fb      	ldr	r3, [r7, #12]
 800b650:	887a      	ldrh	r2, [r7, #2]
 800b652:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800b654:	68fb      	ldr	r3, [r7, #12]
 800b656:	887a      	ldrh	r2, [r7, #2]
 800b658:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	68db      	ldr	r3, [r3, #12]
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d006      	beq.n	800b670 <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	4a17      	ldr	r2, [pc, #92]	; (800b6c4 <HAL_SPI_TransmitReceive_IT+0x118>)
 800b666:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	4a17      	ldr	r2, [pc, #92]	; (800b6c8 <HAL_SPI_TransmitReceive_IT+0x11c>)
 800b66c:	645a      	str	r2, [r3, #68]	; 0x44
 800b66e:	e005      	b.n	800b67c <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	4a16      	ldr	r2, [pc, #88]	; (800b6cc <HAL_SPI_TransmitReceive_IT+0x120>)
 800b674:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	4a15      	ldr	r2, [pc, #84]	; (800b6d0 <HAL_SPI_TransmitReceive_IT+0x124>)
 800b67a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	685a      	ldr	r2, [r3, #4]
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 800b68a:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b696:	2b40      	cmp	r3, #64	; 0x40
 800b698:	d008      	beq.n	800b6ac <HAL_SPI_TransmitReceive_IT+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	681a      	ldr	r2, [r3, #0]
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b6a8:	601a      	str	r2, [r3, #0]
 800b6aa:	e000      	b.n	800b6ae <HAL_SPI_TransmitReceive_IT+0x102>
  }

error :
 800b6ac:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	2200      	movs	r2, #0
 800b6b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b6b6:	7dfb      	ldrb	r3, [r7, #23]
}
 800b6b8:	4618      	mov	r0, r3
 800b6ba:	371c      	adds	r7, #28
 800b6bc:	46bd      	mov	sp, r7
 800b6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c2:	4770      	bx	lr
 800b6c4:	0800ba11 	.word	0x0800ba11
 800b6c8:	0800ba71 	.word	0x0800ba71
 800b6cc:	0800b94d 	.word	0x0800b94d
 800b6d0:	0800b9b1 	.word	0x0800b9b1

0800b6d4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800b6d4:	b580      	push	{r7, lr}
 800b6d6:	b088      	sub	sp, #32
 800b6d8:	af00      	add	r7, sp, #0
 800b6da:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	685b      	ldr	r3, [r3, #4]
 800b6e2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	689b      	ldr	r3, [r3, #8]
 800b6ea:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800b6ec:	69bb      	ldr	r3, [r7, #24]
 800b6ee:	099b      	lsrs	r3, r3, #6
 800b6f0:	f003 0301 	and.w	r3, r3, #1
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d10f      	bne.n	800b718 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800b6f8:	69bb      	ldr	r3, [r7, #24]
 800b6fa:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d00a      	beq.n	800b718 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800b702:	69fb      	ldr	r3, [r7, #28]
 800b704:	099b      	lsrs	r3, r3, #6
 800b706:	f003 0301 	and.w	r3, r3, #1
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d004      	beq.n	800b718 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b712:	6878      	ldr	r0, [r7, #4]
 800b714:	4798      	blx	r3
    return;
 800b716:	e0d8      	b.n	800b8ca <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800b718:	69bb      	ldr	r3, [r7, #24]
 800b71a:	085b      	lsrs	r3, r3, #1
 800b71c:	f003 0301 	and.w	r3, r3, #1
 800b720:	2b00      	cmp	r3, #0
 800b722:	d00a      	beq.n	800b73a <HAL_SPI_IRQHandler+0x66>
 800b724:	69fb      	ldr	r3, [r7, #28]
 800b726:	09db      	lsrs	r3, r3, #7
 800b728:	f003 0301 	and.w	r3, r3, #1
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d004      	beq.n	800b73a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b734:	6878      	ldr	r0, [r7, #4]
 800b736:	4798      	blx	r3
    return;
 800b738:	e0c7      	b.n	800b8ca <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800b73a:	69bb      	ldr	r3, [r7, #24]
 800b73c:	095b      	lsrs	r3, r3, #5
 800b73e:	f003 0301 	and.w	r3, r3, #1
 800b742:	2b00      	cmp	r3, #0
 800b744:	d10c      	bne.n	800b760 <HAL_SPI_IRQHandler+0x8c>
 800b746:	69bb      	ldr	r3, [r7, #24]
 800b748:	099b      	lsrs	r3, r3, #6
 800b74a:	f003 0301 	and.w	r3, r3, #1
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d106      	bne.n	800b760 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800b752:	69bb      	ldr	r3, [r7, #24]
 800b754:	0a1b      	lsrs	r3, r3, #8
 800b756:	f003 0301 	and.w	r3, r3, #1
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	f000 80b5 	beq.w	800b8ca <HAL_SPI_IRQHandler+0x1f6>
 800b760:	69fb      	ldr	r3, [r7, #28]
 800b762:	095b      	lsrs	r3, r3, #5
 800b764:	f003 0301 	and.w	r3, r3, #1
 800b768:	2b00      	cmp	r3, #0
 800b76a:	f000 80ae 	beq.w	800b8ca <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800b76e:	69bb      	ldr	r3, [r7, #24]
 800b770:	099b      	lsrs	r3, r3, #6
 800b772:	f003 0301 	and.w	r3, r3, #1
 800b776:	2b00      	cmp	r3, #0
 800b778:	d023      	beq.n	800b7c2 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b780:	b2db      	uxtb	r3, r3
 800b782:	2b03      	cmp	r3, #3
 800b784:	d011      	beq.n	800b7aa <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b78a:	f043 0204 	orr.w	r2, r3, #4
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b792:	2300      	movs	r3, #0
 800b794:	617b      	str	r3, [r7, #20]
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	68db      	ldr	r3, [r3, #12]
 800b79c:	617b      	str	r3, [r7, #20]
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	689b      	ldr	r3, [r3, #8]
 800b7a4:	617b      	str	r3, [r7, #20]
 800b7a6:	697b      	ldr	r3, [r7, #20]
 800b7a8:	e00b      	b.n	800b7c2 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b7aa:	2300      	movs	r3, #0
 800b7ac:	613b      	str	r3, [r7, #16]
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	68db      	ldr	r3, [r3, #12]
 800b7b4:	613b      	str	r3, [r7, #16]
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	689b      	ldr	r3, [r3, #8]
 800b7bc:	613b      	str	r3, [r7, #16]
 800b7be:	693b      	ldr	r3, [r7, #16]
        return;
 800b7c0:	e083      	b.n	800b8ca <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800b7c2:	69bb      	ldr	r3, [r7, #24]
 800b7c4:	095b      	lsrs	r3, r3, #5
 800b7c6:	f003 0301 	and.w	r3, r3, #1
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d014      	beq.n	800b7f8 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b7d2:	f043 0201 	orr.w	r2, r3, #1
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800b7da:	2300      	movs	r3, #0
 800b7dc:	60fb      	str	r3, [r7, #12]
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	689b      	ldr	r3, [r3, #8]
 800b7e4:	60fb      	str	r3, [r7, #12]
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	681a      	ldr	r2, [r3, #0]
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b7f4:	601a      	str	r2, [r3, #0]
 800b7f6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800b7f8:	69bb      	ldr	r3, [r7, #24]
 800b7fa:	0a1b      	lsrs	r3, r3, #8
 800b7fc:	f003 0301 	and.w	r3, r3, #1
 800b800:	2b00      	cmp	r3, #0
 800b802:	d00c      	beq.n	800b81e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b808:	f043 0208 	orr.w	r2, r3, #8
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800b810:	2300      	movs	r3, #0
 800b812:	60bb      	str	r3, [r7, #8]
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	689b      	ldr	r3, [r3, #8]
 800b81a:	60bb      	str	r3, [r7, #8]
 800b81c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b822:	2b00      	cmp	r3, #0
 800b824:	d050      	beq.n	800b8c8 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	685a      	ldr	r2, [r3, #4]
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800b834:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	2201      	movs	r2, #1
 800b83a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800b83e:	69fb      	ldr	r3, [r7, #28]
 800b840:	f003 0302 	and.w	r3, r3, #2
 800b844:	2b00      	cmp	r3, #0
 800b846:	d104      	bne.n	800b852 <HAL_SPI_IRQHandler+0x17e>
 800b848:	69fb      	ldr	r3, [r7, #28]
 800b84a:	f003 0301 	and.w	r3, r3, #1
 800b84e:	2b00      	cmp	r3, #0
 800b850:	d034      	beq.n	800b8bc <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	685a      	ldr	r2, [r3, #4]
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	f022 0203 	bic.w	r2, r2, #3
 800b860:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b866:	2b00      	cmp	r3, #0
 800b868:	d011      	beq.n	800b88e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b86e:	4a18      	ldr	r2, [pc, #96]	; (800b8d0 <HAL_SPI_IRQHandler+0x1fc>)
 800b870:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b876:	4618      	mov	r0, r3
 800b878:	f7fa fbc1 	bl	8005ffe <HAL_DMA_Abort_IT>
 800b87c:	4603      	mov	r3, r0
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d005      	beq.n	800b88e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b886:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b892:	2b00      	cmp	r3, #0
 800b894:	d016      	beq.n	800b8c4 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b89a:	4a0d      	ldr	r2, [pc, #52]	; (800b8d0 <HAL_SPI_IRQHandler+0x1fc>)
 800b89c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b8a2:	4618      	mov	r0, r3
 800b8a4:	f7fa fbab 	bl	8005ffe <HAL_DMA_Abort_IT>
 800b8a8:	4603      	mov	r3, r0
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d00a      	beq.n	800b8c4 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b8b2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800b8ba:	e003      	b.n	800b8c4 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800b8bc:	6878      	ldr	r0, [r7, #4]
 800b8be:	f000 f827 	bl	800b910 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800b8c2:	e000      	b.n	800b8c6 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800b8c4:	bf00      	nop
    return;
 800b8c6:	bf00      	nop
 800b8c8:	bf00      	nop
  }
}
 800b8ca:	3720      	adds	r7, #32
 800b8cc:	46bd      	mov	sp, r7
 800b8ce:	bd80      	pop	{r7, pc}
 800b8d0:	0800b925 	.word	0x0800b925

0800b8d4 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800b8d4:	b480      	push	{r7}
 800b8d6:	b083      	sub	sp, #12
 800b8d8:	af00      	add	r7, sp, #0
 800b8da:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800b8dc:	bf00      	nop
 800b8de:	370c      	adds	r7, #12
 800b8e0:	46bd      	mov	sp, r7
 800b8e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e6:	4770      	bx	lr

0800b8e8 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800b8e8:	b480      	push	{r7}
 800b8ea:	b083      	sub	sp, #12
 800b8ec:	af00      	add	r7, sp, #0
 800b8ee:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800b8f0:	bf00      	nop
 800b8f2:	370c      	adds	r7, #12
 800b8f4:	46bd      	mov	sp, r7
 800b8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8fa:	4770      	bx	lr

0800b8fc <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800b8fc:	b480      	push	{r7}
 800b8fe:	b083      	sub	sp, #12
 800b900:	af00      	add	r7, sp, #0
 800b902:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800b904:	bf00      	nop
 800b906:	370c      	adds	r7, #12
 800b908:	46bd      	mov	sp, r7
 800b90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b90e:	4770      	bx	lr

0800b910 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800b910:	b480      	push	{r7}
 800b912:	b083      	sub	sp, #12
 800b914:	af00      	add	r7, sp, #0
 800b916:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800b918:	bf00      	nop
 800b91a:	370c      	adds	r7, #12
 800b91c:	46bd      	mov	sp, r7
 800b91e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b922:	4770      	bx	lr

0800b924 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b924:	b580      	push	{r7, lr}
 800b926:	b084      	sub	sp, #16
 800b928:	af00      	add	r7, sp, #0
 800b92a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b930:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	2200      	movs	r2, #0
 800b936:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	2200      	movs	r2, #0
 800b93c:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800b93e:	68f8      	ldr	r0, [r7, #12]
 800b940:	f7ff ffe6 	bl	800b910 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b944:	bf00      	nop
 800b946:	3710      	adds	r7, #16
 800b948:	46bd      	mov	sp, r7
 800b94a:	bd80      	pop	{r7, pc}

0800b94c <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800b94c:	b580      	push	{r7, lr}
 800b94e:	b082      	sub	sp, #8
 800b950:	af00      	add	r7, sp, #0
 800b952:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	681b      	ldr	r3, [r3, #0]
 800b958:	f103 020c 	add.w	r2, r3, #12
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b960:	7812      	ldrb	r2, [r2, #0]
 800b962:	b2d2      	uxtb	r2, r2
 800b964:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b96a:	1c5a      	adds	r2, r3, #1
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b974:	b29b      	uxth	r3, r3
 800b976:	3b01      	subs	r3, #1
 800b978:	b29a      	uxth	r2, r3
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b982:	b29b      	uxth	r3, r3
 800b984:	2b00      	cmp	r3, #0
 800b986:	d10f      	bne.n	800b9a8 <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	685a      	ldr	r2, [r3, #4]
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800b996:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b99c:	b29b      	uxth	r3, r3
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d102      	bne.n	800b9a8 <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 800b9a2:	6878      	ldr	r0, [r7, #4]
 800b9a4:	f000 fa32 	bl	800be0c <SPI_CloseRxTx_ISR>
    }
  }
}
 800b9a8:	bf00      	nop
 800b9aa:	3708      	adds	r7, #8
 800b9ac:	46bd      	mov	sp, r7
 800b9ae:	bd80      	pop	{r7, pc}

0800b9b0 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800b9b0:	b580      	push	{r7, lr}
 800b9b2:	b082      	sub	sp, #8
 800b9b4:	af00      	add	r7, sp, #0
 800b9b6:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	330c      	adds	r3, #12
 800b9c2:	7812      	ldrb	r2, [r2, #0]
 800b9c4:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b9ca:	1c5a      	adds	r2, r3, #1
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b9d4:	b29b      	uxth	r3, r3
 800b9d6:	3b01      	subs	r3, #1
 800b9d8:	b29a      	uxth	r2, r3
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b9e2:	b29b      	uxth	r3, r3
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d10f      	bne.n	800ba08 <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	681b      	ldr	r3, [r3, #0]
 800b9ec:	685a      	ldr	r2, [r3, #4]
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b9f6:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b9fc:	b29b      	uxth	r3, r3
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d102      	bne.n	800ba08 <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800ba02:	6878      	ldr	r0, [r7, #4]
 800ba04:	f000 fa02 	bl	800be0c <SPI_CloseRxTx_ISR>
    }
  }
}
 800ba08:	bf00      	nop
 800ba0a:	3708      	adds	r7, #8
 800ba0c:	46bd      	mov	sp, r7
 800ba0e:	bd80      	pop	{r7, pc}

0800ba10 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800ba10:	b580      	push	{r7, lr}
 800ba12:	b082      	sub	sp, #8
 800ba14:	af00      	add	r7, sp, #0
 800ba16:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	68da      	ldr	r2, [r3, #12]
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba22:	b292      	uxth	r2, r2
 800ba24:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba2a:	1c9a      	adds	r2, r3, #2
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ba34:	b29b      	uxth	r3, r3
 800ba36:	3b01      	subs	r3, #1
 800ba38:	b29a      	uxth	r2, r3
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ba42:	b29b      	uxth	r3, r3
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d10f      	bne.n	800ba68 <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	685a      	ldr	r2, [r3, #4]
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ba56:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ba5c:	b29b      	uxth	r3, r3
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d102      	bne.n	800ba68 <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800ba62:	6878      	ldr	r0, [r7, #4]
 800ba64:	f000 f9d2 	bl	800be0c <SPI_CloseRxTx_ISR>
    }
  }
}
 800ba68:	bf00      	nop
 800ba6a:	3708      	adds	r7, #8
 800ba6c:	46bd      	mov	sp, r7
 800ba6e:	bd80      	pop	{r7, pc}

0800ba70 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800ba70:	b580      	push	{r7, lr}
 800ba72:	b082      	sub	sp, #8
 800ba74:	af00      	add	r7, sp, #0
 800ba76:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba7c:	881a      	ldrh	r2, [r3, #0]
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba88:	1c9a      	adds	r2, r3, #2
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ba92:	b29b      	uxth	r3, r3
 800ba94:	3b01      	subs	r3, #1
 800ba96:	b29a      	uxth	r2, r3
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800baa0:	b29b      	uxth	r3, r3
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d10f      	bne.n	800bac6 <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	685a      	ldr	r2, [r3, #4]
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800bab4:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800baba:	b29b      	uxth	r3, r3
 800babc:	2b00      	cmp	r3, #0
 800babe:	d102      	bne.n	800bac6 <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 800bac0:	6878      	ldr	r0, [r7, #4]
 800bac2:	f000 f9a3 	bl	800be0c <SPI_CloseRxTx_ISR>
    }
  }
}
 800bac6:	bf00      	nop
 800bac8:	3708      	adds	r7, #8
 800baca:	46bd      	mov	sp, r7
 800bacc:	bd80      	pop	{r7, pc}

0800bace <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800bace:	b580      	push	{r7, lr}
 800bad0:	b082      	sub	sp, #8
 800bad2:	af00      	add	r7, sp, #0
 800bad4:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	f103 020c 	add.w	r2, r3, #12
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bae2:	7812      	ldrb	r2, [r2, #0]
 800bae4:	b2d2      	uxtb	r2, r2
 800bae6:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800baec:	1c5a      	adds	r2, r3, #1
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800baf6:	b29b      	uxth	r3, r3
 800baf8:	3b01      	subs	r3, #1
 800bafa:	b29a      	uxth	r2, r3
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb04:	b29b      	uxth	r3, r3
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d102      	bne.n	800bb10 <SPI_RxISR_8BIT+0x42>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800bb0a:	6878      	ldr	r0, [r7, #4]
 800bb0c:	f000 f9f2 	bl	800bef4 <SPI_CloseRx_ISR>
  }
}
 800bb10:	bf00      	nop
 800bb12:	3708      	adds	r7, #8
 800bb14:	46bd      	mov	sp, r7
 800bb16:	bd80      	pop	{r7, pc}

0800bb18 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800bb18:	b580      	push	{r7, lr}
 800bb1a:	b082      	sub	sp, #8
 800bb1c:	af00      	add	r7, sp, #0
 800bb1e:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	68da      	ldr	r2, [r3, #12]
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb2a:	b292      	uxth	r2, r2
 800bb2c:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb32:	1c9a      	adds	r2, r3, #2
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb3c:	b29b      	uxth	r3, r3
 800bb3e:	3b01      	subs	r3, #1
 800bb40:	b29a      	uxth	r2, r3
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb4a:	b29b      	uxth	r3, r3
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d102      	bne.n	800bb56 <SPI_RxISR_16BIT+0x3e>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800bb50:	6878      	ldr	r0, [r7, #4]
 800bb52:	f000 f9cf 	bl	800bef4 <SPI_CloseRx_ISR>
  }
}
 800bb56:	bf00      	nop
 800bb58:	3708      	adds	r7, #8
 800bb5a:	46bd      	mov	sp, r7
 800bb5c:	bd80      	pop	{r7, pc}

0800bb5e <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800bb5e:	b580      	push	{r7, lr}
 800bb60:	b082      	sub	sp, #8
 800bb62:	af00      	add	r7, sp, #0
 800bb64:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	330c      	adds	r3, #12
 800bb70:	7812      	ldrb	r2, [r2, #0]
 800bb72:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb78:	1c5a      	adds	r2, r3, #1
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bb82:	b29b      	uxth	r3, r3
 800bb84:	3b01      	subs	r3, #1
 800bb86:	b29a      	uxth	r2, r3
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bb90:	b29b      	uxth	r3, r3
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d102      	bne.n	800bb9c <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800bb96:	6878      	ldr	r0, [r7, #4]
 800bb98:	f000 f9ec 	bl	800bf74 <SPI_CloseTx_ISR>
  }
}
 800bb9c:	bf00      	nop
 800bb9e:	3708      	adds	r7, #8
 800bba0:	46bd      	mov	sp, r7
 800bba2:	bd80      	pop	{r7, pc}

0800bba4 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800bba4:	b580      	push	{r7, lr}
 800bba6:	b082      	sub	sp, #8
 800bba8:	af00      	add	r7, sp, #0
 800bbaa:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bbb0:	881a      	ldrh	r2, [r3, #0]
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bbbc:	1c9a      	adds	r2, r3, #2
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bbc6:	b29b      	uxth	r3, r3
 800bbc8:	3b01      	subs	r3, #1
 800bbca:	b29a      	uxth	r2, r3
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bbd4:	b29b      	uxth	r3, r3
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d102      	bne.n	800bbe0 <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800bbda:	6878      	ldr	r0, [r7, #4]
 800bbdc:	f000 f9ca 	bl	800bf74 <SPI_CloseTx_ISR>
  }
}
 800bbe0:	bf00      	nop
 800bbe2:	3708      	adds	r7, #8
 800bbe4:	46bd      	mov	sp, r7
 800bbe6:	bd80      	pop	{r7, pc}

0800bbe8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800bbe8:	b580      	push	{r7, lr}
 800bbea:	b084      	sub	sp, #16
 800bbec:	af00      	add	r7, sp, #0
 800bbee:	60f8      	str	r0, [r7, #12]
 800bbf0:	60b9      	str	r1, [r7, #8]
 800bbf2:	603b      	str	r3, [r7, #0]
 800bbf4:	4613      	mov	r3, r2
 800bbf6:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800bbf8:	e04c      	b.n	800bc94 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800bbfa:	683b      	ldr	r3, [r7, #0]
 800bbfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc00:	d048      	beq.n	800bc94 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800bc02:	f7f8 fc25 	bl	8004450 <HAL_GetTick>
 800bc06:	4602      	mov	r2, r0
 800bc08:	69bb      	ldr	r3, [r7, #24]
 800bc0a:	1ad3      	subs	r3, r2, r3
 800bc0c:	683a      	ldr	r2, [r7, #0]
 800bc0e:	429a      	cmp	r2, r3
 800bc10:	d902      	bls.n	800bc18 <SPI_WaitFlagStateUntilTimeout+0x30>
 800bc12:	683b      	ldr	r3, [r7, #0]
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d13d      	bne.n	800bc94 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	685a      	ldr	r2, [r3, #4]
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800bc26:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	685b      	ldr	r3, [r3, #4]
 800bc2c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bc30:	d111      	bne.n	800bc56 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	689b      	ldr	r3, [r3, #8]
 800bc36:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bc3a:	d004      	beq.n	800bc46 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bc3c:	68fb      	ldr	r3, [r7, #12]
 800bc3e:	689b      	ldr	r3, [r3, #8]
 800bc40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bc44:	d107      	bne.n	800bc56 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800bc46:	68fb      	ldr	r3, [r7, #12]
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	681a      	ldr	r2, [r3, #0]
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bc54:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800bc56:	68fb      	ldr	r3, [r7, #12]
 800bc58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bc5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bc5e:	d10f      	bne.n	800bc80 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	681a      	ldr	r2, [r3, #0]
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800bc6e:	601a      	str	r2, [r3, #0]
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	681a      	ldr	r2, [r3, #0]
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800bc7e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800bc80:	68fb      	ldr	r3, [r7, #12]
 800bc82:	2201      	movs	r2, #1
 800bc84:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	2200      	movs	r2, #0
 800bc8c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800bc90:	2303      	movs	r3, #3
 800bc92:	e00f      	b.n	800bcb4 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800bc94:	68fb      	ldr	r3, [r7, #12]
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	689a      	ldr	r2, [r3, #8]
 800bc9a:	68bb      	ldr	r3, [r7, #8]
 800bc9c:	4013      	ands	r3, r2
 800bc9e:	68ba      	ldr	r2, [r7, #8]
 800bca0:	429a      	cmp	r2, r3
 800bca2:	bf0c      	ite	eq
 800bca4:	2301      	moveq	r3, #1
 800bca6:	2300      	movne	r3, #0
 800bca8:	b2db      	uxtb	r3, r3
 800bcaa:	461a      	mov	r2, r3
 800bcac:	79fb      	ldrb	r3, [r7, #7]
 800bcae:	429a      	cmp	r2, r3
 800bcb0:	d1a3      	bne.n	800bbfa <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800bcb2:	2300      	movs	r3, #0
}
 800bcb4:	4618      	mov	r0, r3
 800bcb6:	3710      	adds	r7, #16
 800bcb8:	46bd      	mov	sp, r7
 800bcba:	bd80      	pop	{r7, pc}

0800bcbc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800bcbc:	b580      	push	{r7, lr}
 800bcbe:	b086      	sub	sp, #24
 800bcc0:	af02      	add	r7, sp, #8
 800bcc2:	60f8      	str	r0, [r7, #12]
 800bcc4:	60b9      	str	r1, [r7, #8]
 800bcc6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	685b      	ldr	r3, [r3, #4]
 800bccc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bcd0:	d111      	bne.n	800bcf6 <SPI_EndRxTransaction+0x3a>
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	689b      	ldr	r3, [r3, #8]
 800bcd6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bcda:	d004      	beq.n	800bce6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	689b      	ldr	r3, [r3, #8]
 800bce0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bce4:	d107      	bne.n	800bcf6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800bce6:	68fb      	ldr	r3, [r7, #12]
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	681a      	ldr	r2, [r3, #0]
 800bcec:	68fb      	ldr	r3, [r7, #12]
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bcf4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	685b      	ldr	r3, [r3, #4]
 800bcfa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bcfe:	d12a      	bne.n	800bd56 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800bd00:	68fb      	ldr	r3, [r7, #12]
 800bd02:	689b      	ldr	r3, [r3, #8]
 800bd04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bd08:	d012      	beq.n	800bd30 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	9300      	str	r3, [sp, #0]
 800bd0e:	68bb      	ldr	r3, [r7, #8]
 800bd10:	2200      	movs	r2, #0
 800bd12:	2180      	movs	r1, #128	; 0x80
 800bd14:	68f8      	ldr	r0, [r7, #12]
 800bd16:	f7ff ff67 	bl	800bbe8 <SPI_WaitFlagStateUntilTimeout>
 800bd1a:	4603      	mov	r3, r0
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d02d      	beq.n	800bd7c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd24:	f043 0220 	orr.w	r2, r3, #32
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800bd2c:	2303      	movs	r3, #3
 800bd2e:	e026      	b.n	800bd7e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	9300      	str	r3, [sp, #0]
 800bd34:	68bb      	ldr	r3, [r7, #8]
 800bd36:	2200      	movs	r2, #0
 800bd38:	2101      	movs	r1, #1
 800bd3a:	68f8      	ldr	r0, [r7, #12]
 800bd3c:	f7ff ff54 	bl	800bbe8 <SPI_WaitFlagStateUntilTimeout>
 800bd40:	4603      	mov	r3, r0
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d01a      	beq.n	800bd7c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bd46:	68fb      	ldr	r3, [r7, #12]
 800bd48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd4a:	f043 0220 	orr.w	r2, r3, #32
 800bd4e:	68fb      	ldr	r3, [r7, #12]
 800bd50:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800bd52:	2303      	movs	r3, #3
 800bd54:	e013      	b.n	800bd7e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	9300      	str	r3, [sp, #0]
 800bd5a:	68bb      	ldr	r3, [r7, #8]
 800bd5c:	2200      	movs	r2, #0
 800bd5e:	2101      	movs	r1, #1
 800bd60:	68f8      	ldr	r0, [r7, #12]
 800bd62:	f7ff ff41 	bl	800bbe8 <SPI_WaitFlagStateUntilTimeout>
 800bd66:	4603      	mov	r3, r0
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d007      	beq.n	800bd7c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bd6c:	68fb      	ldr	r3, [r7, #12]
 800bd6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd70:	f043 0220 	orr.w	r2, r3, #32
 800bd74:	68fb      	ldr	r3, [r7, #12]
 800bd76:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800bd78:	2303      	movs	r3, #3
 800bd7a:	e000      	b.n	800bd7e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800bd7c:	2300      	movs	r3, #0
}
 800bd7e:	4618      	mov	r0, r3
 800bd80:	3710      	adds	r7, #16
 800bd82:	46bd      	mov	sp, r7
 800bd84:	bd80      	pop	{r7, pc}
	...

0800bd88 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800bd88:	b580      	push	{r7, lr}
 800bd8a:	b088      	sub	sp, #32
 800bd8c:	af02      	add	r7, sp, #8
 800bd8e:	60f8      	str	r0, [r7, #12]
 800bd90:	60b9      	str	r1, [r7, #8]
 800bd92:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800bd94:	4b1b      	ldr	r3, [pc, #108]	; (800be04 <SPI_EndRxTxTransaction+0x7c>)
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	4a1b      	ldr	r2, [pc, #108]	; (800be08 <SPI_EndRxTxTransaction+0x80>)
 800bd9a:	fba2 2303 	umull	r2, r3, r2, r3
 800bd9e:	0d5b      	lsrs	r3, r3, #21
 800bda0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800bda4:	fb02 f303 	mul.w	r3, r2, r3
 800bda8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	685b      	ldr	r3, [r3, #4]
 800bdae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bdb2:	d112      	bne.n	800bdda <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	9300      	str	r3, [sp, #0]
 800bdb8:	68bb      	ldr	r3, [r7, #8]
 800bdba:	2200      	movs	r2, #0
 800bdbc:	2180      	movs	r1, #128	; 0x80
 800bdbe:	68f8      	ldr	r0, [r7, #12]
 800bdc0:	f7ff ff12 	bl	800bbe8 <SPI_WaitFlagStateUntilTimeout>
 800bdc4:	4603      	mov	r3, r0
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d016      	beq.n	800bdf8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bdca:	68fb      	ldr	r3, [r7, #12]
 800bdcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bdce:	f043 0220 	orr.w	r2, r3, #32
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800bdd6:	2303      	movs	r3, #3
 800bdd8:	e00f      	b.n	800bdfa <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800bdda:	697b      	ldr	r3, [r7, #20]
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d00a      	beq.n	800bdf6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800bde0:	697b      	ldr	r3, [r7, #20]
 800bde2:	3b01      	subs	r3, #1
 800bde4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	689b      	ldr	r3, [r3, #8]
 800bdec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bdf0:	2b80      	cmp	r3, #128	; 0x80
 800bdf2:	d0f2      	beq.n	800bdda <SPI_EndRxTxTransaction+0x52>
 800bdf4:	e000      	b.n	800bdf8 <SPI_EndRxTxTransaction+0x70>
        break;
 800bdf6:	bf00      	nop
  }

  return HAL_OK;
 800bdf8:	2300      	movs	r3, #0
}
 800bdfa:	4618      	mov	r0, r3
 800bdfc:	3718      	adds	r7, #24
 800bdfe:	46bd      	mov	sp, r7
 800be00:	bd80      	pop	{r7, pc}
 800be02:	bf00      	nop
 800be04:	20000068 	.word	0x20000068
 800be08:	165e9f81 	.word	0x165e9f81

0800be0c <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 800be0c:	b580      	push	{r7, lr}
 800be0e:	b086      	sub	sp, #24
 800be10:	af00      	add	r7, sp, #0
 800be12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800be14:	4b35      	ldr	r3, [pc, #212]	; (800beec <SPI_CloseRxTx_ISR+0xe0>)
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	4a35      	ldr	r2, [pc, #212]	; (800bef0 <SPI_CloseRxTx_ISR+0xe4>)
 800be1a:	fba2 2303 	umull	r2, r3, r2, r3
 800be1e:	0a5b      	lsrs	r3, r3, #9
 800be20:	2264      	movs	r2, #100	; 0x64
 800be22:	fb02 f303 	mul.w	r3, r2, r3
 800be26:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800be28:	f7f8 fb12 	bl	8004450 <HAL_GetTick>
 800be2c:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	685a      	ldr	r2, [r3, #4]
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	f022 0220 	bic.w	r2, r2, #32
 800be3c:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800be3e:	693b      	ldr	r3, [r7, #16]
 800be40:	2b00      	cmp	r3, #0
 800be42:	d106      	bne.n	800be52 <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800be48:	f043 0220 	orr.w	r2, r3, #32
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800be50:	e009      	b.n	800be66 <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 800be52:	693b      	ldr	r3, [r7, #16]
 800be54:	3b01      	subs	r3, #1
 800be56:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	689b      	ldr	r3, [r3, #8]
 800be5e:	f003 0302 	and.w	r3, r3, #2
 800be62:	2b00      	cmp	r3, #0
 800be64:	d0eb      	beq.n	800be3e <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800be66:	697a      	ldr	r2, [r7, #20]
 800be68:	2164      	movs	r1, #100	; 0x64
 800be6a:	6878      	ldr	r0, [r7, #4]
 800be6c:	f7ff ff8c 	bl	800bd88 <SPI_EndRxTxTransaction>
 800be70:	4603      	mov	r3, r0
 800be72:	2b00      	cmp	r3, #0
 800be74:	d005      	beq.n	800be82 <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800be7a:	f043 0220 	orr.w	r2, r3, #32
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	689b      	ldr	r3, [r3, #8]
 800be86:	2b00      	cmp	r3, #0
 800be88:	d10a      	bne.n	800bea0 <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800be8a:	2300      	movs	r3, #0
 800be8c:	60fb      	str	r3, [r7, #12]
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	681b      	ldr	r3, [r3, #0]
 800be92:	68db      	ldr	r3, [r3, #12]
 800be94:	60fb      	str	r3, [r7, #12]
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	689b      	ldr	r3, [r3, #8]
 800be9c:	60fb      	str	r3, [r7, #12]
 800be9e:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d115      	bne.n	800bed4 <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800beae:	b2db      	uxtb	r3, r3
 800beb0:	2b04      	cmp	r3, #4
 800beb2:	d107      	bne.n	800bec4 <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	2201      	movs	r2, #1
 800beb8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 800bebc:	6878      	ldr	r0, [r7, #4]
 800bebe:	f7ff fd13 	bl	800b8e8 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800bec2:	e00e      	b.n	800bee2 <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	2201      	movs	r2, #1
 800bec8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 800becc:	6878      	ldr	r0, [r7, #4]
 800bece:	f7ff fd15 	bl	800b8fc <HAL_SPI_TxRxCpltCallback>
}
 800bed2:	e006      	b.n	800bee2 <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	2201      	movs	r2, #1
 800bed8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 800bedc:	6878      	ldr	r0, [r7, #4]
 800bede:	f7ff fd17 	bl	800b910 <HAL_SPI_ErrorCallback>
}
 800bee2:	bf00      	nop
 800bee4:	3718      	adds	r7, #24
 800bee6:	46bd      	mov	sp, r7
 800bee8:	bd80      	pop	{r7, pc}
 800beea:	bf00      	nop
 800beec:	20000068 	.word	0x20000068
 800bef0:	057619f1 	.word	0x057619f1

0800bef4 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 800bef4:	b580      	push	{r7, lr}
 800bef6:	b084      	sub	sp, #16
 800bef8:	af00      	add	r7, sp, #0
 800befa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	681b      	ldr	r3, [r3, #0]
 800bf00:	685a      	ldr	r2, [r3, #4]
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800bf0a:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800bf0c:	f7f8 faa0 	bl	8004450 <HAL_GetTick>
 800bf10:	4603      	mov	r3, r0
 800bf12:	461a      	mov	r2, r3
 800bf14:	2164      	movs	r1, #100	; 0x64
 800bf16:	6878      	ldr	r0, [r7, #4]
 800bf18:	f7ff fed0 	bl	800bcbc <SPI_EndRxTransaction>
 800bf1c:	4603      	mov	r3, r0
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d005      	beq.n	800bf2e <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf26:	f043 0220 	orr.w	r2, r3, #32
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	689b      	ldr	r3, [r3, #8]
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d10a      	bne.n	800bf4c <SPI_CloseRx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bf36:	2300      	movs	r3, #0
 800bf38:	60fb      	str	r3, [r7, #12]
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	68db      	ldr	r3, [r3, #12]
 800bf40:	60fb      	str	r3, [r7, #12]
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	689b      	ldr	r3, [r3, #8]
 800bf48:	60fb      	str	r3, [r7, #12]
 800bf4a:	68fb      	ldr	r3, [r7, #12]
  }
  hspi->State = HAL_SPI_STATE_READY;
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	2201      	movs	r2, #1
 800bf50:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d103      	bne.n	800bf64 <SPI_CloseRx_ISR+0x70>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 800bf5c:	6878      	ldr	r0, [r7, #4]
 800bf5e:	f7ff fcc3 	bl	800b8e8 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800bf62:	e002      	b.n	800bf6a <SPI_CloseRx_ISR+0x76>
      HAL_SPI_ErrorCallback(hspi);
 800bf64:	6878      	ldr	r0, [r7, #4]
 800bf66:	f7ff fcd3 	bl	800b910 <HAL_SPI_ErrorCallback>
}
 800bf6a:	bf00      	nop
 800bf6c:	3710      	adds	r7, #16
 800bf6e:	46bd      	mov	sp, r7
 800bf70:	bd80      	pop	{r7, pc}
	...

0800bf74 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 800bf74:	b580      	push	{r7, lr}
 800bf76:	b086      	sub	sp, #24
 800bf78:	af00      	add	r7, sp, #0
 800bf7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800bf7c:	4b2c      	ldr	r3, [pc, #176]	; (800c030 <SPI_CloseTx_ISR+0xbc>)
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	4a2c      	ldr	r2, [pc, #176]	; (800c034 <SPI_CloseTx_ISR+0xc0>)
 800bf82:	fba2 2303 	umull	r2, r3, r2, r3
 800bf86:	0a5b      	lsrs	r3, r3, #9
 800bf88:	2264      	movs	r2, #100	; 0x64
 800bf8a:	fb02 f303 	mul.w	r3, r2, r3
 800bf8e:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bf90:	f7f8 fa5e 	bl	8004450 <HAL_GetTick>
 800bf94:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800bf96:	693b      	ldr	r3, [r7, #16]
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d106      	bne.n	800bfaa <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bfa0:	f043 0220 	orr.w	r2, r3, #32
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800bfa8:	e009      	b.n	800bfbe <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 800bfaa:	693b      	ldr	r3, [r7, #16]
 800bfac:	3b01      	subs	r3, #1
 800bfae:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	689b      	ldr	r3, [r3, #8]
 800bfb6:	f003 0302 	and.w	r3, r3, #2
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d0eb      	beq.n	800bf96 <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	685a      	ldr	r2, [r3, #4]
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	681b      	ldr	r3, [r3, #0]
 800bfc8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800bfcc:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800bfce:	697a      	ldr	r2, [r7, #20]
 800bfd0:	2164      	movs	r1, #100	; 0x64
 800bfd2:	6878      	ldr	r0, [r7, #4]
 800bfd4:	f7ff fed8 	bl	800bd88 <SPI_EndRxTxTransaction>
 800bfd8:	4603      	mov	r3, r0
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d005      	beq.n	800bfea <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bfe2:	f043 0220 	orr.w	r2, r3, #32
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	689b      	ldr	r3, [r3, #8]
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d10a      	bne.n	800c008 <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bff2:	2300      	movs	r3, #0
 800bff4:	60fb      	str	r3, [r7, #12]
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	68db      	ldr	r3, [r3, #12]
 800bffc:	60fb      	str	r3, [r7, #12]
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	689b      	ldr	r3, [r3, #8]
 800c004:	60fb      	str	r3, [r7, #12]
 800c006:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	2201      	movs	r2, #1
 800c00c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c014:	2b00      	cmp	r3, #0
 800c016:	d003      	beq.n	800c020 <SPI_CloseTx_ISR+0xac>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800c018:	6878      	ldr	r0, [r7, #4]
 800c01a:	f7ff fc79 	bl	800b910 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800c01e:	e002      	b.n	800c026 <SPI_CloseTx_ISR+0xb2>
    HAL_SPI_TxCpltCallback(hspi);
 800c020:	6878      	ldr	r0, [r7, #4]
 800c022:	f7ff fc57 	bl	800b8d4 <HAL_SPI_TxCpltCallback>
}
 800c026:	bf00      	nop
 800c028:	3718      	adds	r7, #24
 800c02a:	46bd      	mov	sp, r7
 800c02c:	bd80      	pop	{r7, pc}
 800c02e:	bf00      	nop
 800c030:	20000068 	.word	0x20000068
 800c034:	057619f1 	.word	0x057619f1

0800c038 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c038:	b580      	push	{r7, lr}
 800c03a:	b082      	sub	sp, #8
 800c03c:	af00      	add	r7, sp, #0
 800c03e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	2b00      	cmp	r3, #0
 800c044:	d101      	bne.n	800c04a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c046:	2301      	movs	r3, #1
 800c048:	e01d      	b.n	800c086 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c050:	b2db      	uxtb	r3, r3
 800c052:	2b00      	cmp	r3, #0
 800c054:	d106      	bne.n	800c064 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	2200      	movs	r2, #0
 800c05a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c05e:	6878      	ldr	r0, [r7, #4]
 800c060:	f7f7 fe16 	bl	8003c90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	2202      	movs	r2, #2
 800c068:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	681a      	ldr	r2, [r3, #0]
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	3304      	adds	r3, #4
 800c074:	4619      	mov	r1, r3
 800c076:	4610      	mov	r0, r2
 800c078:	f000 fcc6 	bl	800ca08 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	2201      	movs	r2, #1
 800c080:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c084:	2300      	movs	r3, #0
}
 800c086:	4618      	mov	r0, r3
 800c088:	3708      	adds	r7, #8
 800c08a:	46bd      	mov	sp, r7
 800c08c:	bd80      	pop	{r7, pc}

0800c08e <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800c08e:	b480      	push	{r7}
 800c090:	b085      	sub	sp, #20
 800c092:	af00      	add	r7, sp, #0
 800c094:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	2202      	movs	r2, #2
 800c09a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	689b      	ldr	r3, [r3, #8]
 800c0a4:	f003 0307 	and.w	r3, r3, #7
 800c0a8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	2b06      	cmp	r3, #6
 800c0ae:	d007      	beq.n	800c0c0 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	681a      	ldr	r2, [r3, #0]
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	f042 0201 	orr.w	r2, r2, #1
 800c0be:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	2201      	movs	r2, #1
 800c0c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800c0c8:	2300      	movs	r3, #0
}
 800c0ca:	4618      	mov	r0, r3
 800c0cc:	3714      	adds	r7, #20
 800c0ce:	46bd      	mov	sp, r7
 800c0d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0d4:	4770      	bx	lr

0800c0d6 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c0d6:	b480      	push	{r7}
 800c0d8:	b085      	sub	sp, #20
 800c0da:	af00      	add	r7, sp, #0
 800c0dc:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	68da      	ldr	r2, [r3, #12]
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	f042 0201 	orr.w	r2, r2, #1
 800c0ec:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	681b      	ldr	r3, [r3, #0]
 800c0f2:	689b      	ldr	r3, [r3, #8]
 800c0f4:	f003 0307 	and.w	r3, r3, #7
 800c0f8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	2b06      	cmp	r3, #6
 800c0fe:	d007      	beq.n	800c110 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	681a      	ldr	r2, [r3, #0]
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	681b      	ldr	r3, [r3, #0]
 800c10a:	f042 0201 	orr.w	r2, r2, #1
 800c10e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c110:	2300      	movs	r3, #0
}
 800c112:	4618      	mov	r0, r3
 800c114:	3714      	adds	r7, #20
 800c116:	46bd      	mov	sp, r7
 800c118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c11c:	4770      	bx	lr

0800c11e <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800c11e:	b480      	push	{r7}
 800c120:	b083      	sub	sp, #12
 800c122:	af00      	add	r7, sp, #0
 800c124:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	68da      	ldr	r2, [r3, #12]
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	f022 0201 	bic.w	r2, r2, #1
 800c134:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	6a1a      	ldr	r2, [r3, #32]
 800c13c:	f241 1311 	movw	r3, #4369	; 0x1111
 800c140:	4013      	ands	r3, r2
 800c142:	2b00      	cmp	r3, #0
 800c144:	d10f      	bne.n	800c166 <HAL_TIM_Base_Stop_IT+0x48>
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	681b      	ldr	r3, [r3, #0]
 800c14a:	6a1a      	ldr	r2, [r3, #32]
 800c14c:	f240 4344 	movw	r3, #1092	; 0x444
 800c150:	4013      	ands	r3, r2
 800c152:	2b00      	cmp	r3, #0
 800c154:	d107      	bne.n	800c166 <HAL_TIM_Base_Stop_IT+0x48>
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	681a      	ldr	r2, [r3, #0]
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	f022 0201 	bic.w	r2, r2, #1
 800c164:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800c166:	2300      	movs	r3, #0
}
 800c168:	4618      	mov	r0, r3
 800c16a:	370c      	adds	r7, #12
 800c16c:	46bd      	mov	sp, r7
 800c16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c172:	4770      	bx	lr

0800c174 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800c174:	b580      	push	{r7, lr}
 800c176:	b082      	sub	sp, #8
 800c178:	af00      	add	r7, sp, #0
 800c17a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d101      	bne.n	800c186 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800c182:	2301      	movs	r3, #1
 800c184:	e01d      	b.n	800c1c2 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c18c:	b2db      	uxtb	r3, r3
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d106      	bne.n	800c1a0 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	2200      	movs	r2, #0
 800c196:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800c19a:	6878      	ldr	r0, [r7, #4]
 800c19c:	f000 f815 	bl	800c1ca <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	2202      	movs	r2, #2
 800c1a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	681a      	ldr	r2, [r3, #0]
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	3304      	adds	r3, #4
 800c1b0:	4619      	mov	r1, r3
 800c1b2:	4610      	mov	r0, r2
 800c1b4:	f000 fc28 	bl	800ca08 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	2201      	movs	r2, #1
 800c1bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c1c0:	2300      	movs	r3, #0
}
 800c1c2:	4618      	mov	r0, r3
 800c1c4:	3708      	adds	r7, #8
 800c1c6:	46bd      	mov	sp, r7
 800c1c8:	bd80      	pop	{r7, pc}

0800c1ca <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800c1ca:	b480      	push	{r7}
 800c1cc:	b083      	sub	sp, #12
 800c1ce:	af00      	add	r7, sp, #0
 800c1d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800c1d2:	bf00      	nop
 800c1d4:	370c      	adds	r7, #12
 800c1d6:	46bd      	mov	sp, r7
 800c1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1dc:	4770      	bx	lr
	...

0800c1e0 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c1e0:	b580      	push	{r7, lr}
 800c1e2:	b084      	sub	sp, #16
 800c1e4:	af00      	add	r7, sp, #0
 800c1e6:	6078      	str	r0, [r7, #4]
 800c1e8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	2201      	movs	r2, #1
 800c1f0:	6839      	ldr	r1, [r7, #0]
 800c1f2:	4618      	mov	r0, r3
 800c1f4:	f000 fef2 	bl	800cfdc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	4a15      	ldr	r2, [pc, #84]	; (800c254 <HAL_TIM_OC_Start+0x74>)
 800c1fe:	4293      	cmp	r3, r2
 800c200:	d004      	beq.n	800c20c <HAL_TIM_OC_Start+0x2c>
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	4a14      	ldr	r2, [pc, #80]	; (800c258 <HAL_TIM_OC_Start+0x78>)
 800c208:	4293      	cmp	r3, r2
 800c20a:	d101      	bne.n	800c210 <HAL_TIM_OC_Start+0x30>
 800c20c:	2301      	movs	r3, #1
 800c20e:	e000      	b.n	800c212 <HAL_TIM_OC_Start+0x32>
 800c210:	2300      	movs	r3, #0
 800c212:	2b00      	cmp	r3, #0
 800c214:	d007      	beq.n	800c226 <HAL_TIM_OC_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c224:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	689b      	ldr	r3, [r3, #8]
 800c22c:	f003 0307 	and.w	r3, r3, #7
 800c230:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	2b06      	cmp	r3, #6
 800c236:	d007      	beq.n	800c248 <HAL_TIM_OC_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	681a      	ldr	r2, [r3, #0]
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	681b      	ldr	r3, [r3, #0]
 800c242:	f042 0201 	orr.w	r2, r2, #1
 800c246:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c248:	2300      	movs	r3, #0
}
 800c24a:	4618      	mov	r0, r3
 800c24c:	3710      	adds	r7, #16
 800c24e:	46bd      	mov	sp, r7
 800c250:	bd80      	pop	{r7, pc}
 800c252:	bf00      	nop
 800c254:	40010000 	.word	0x40010000
 800c258:	40010400 	.word	0x40010400

0800c25c <HAL_TIM_OC_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c25c:	b580      	push	{r7, lr}
 800c25e:	b082      	sub	sp, #8
 800c260:	af00      	add	r7, sp, #0
 800c262:	6078      	str	r0, [r7, #4]
 800c264:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	2200      	movs	r2, #0
 800c26c:	6839      	ldr	r1, [r7, #0]
 800c26e:	4618      	mov	r0, r3
 800c270:	f000 feb4 	bl	800cfdc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	4a20      	ldr	r2, [pc, #128]	; (800c2fc <HAL_TIM_OC_Stop+0xa0>)
 800c27a:	4293      	cmp	r3, r2
 800c27c:	d004      	beq.n	800c288 <HAL_TIM_OC_Stop+0x2c>
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	4a1f      	ldr	r2, [pc, #124]	; (800c300 <HAL_TIM_OC_Stop+0xa4>)
 800c284:	4293      	cmp	r3, r2
 800c286:	d101      	bne.n	800c28c <HAL_TIM_OC_Stop+0x30>
 800c288:	2301      	movs	r3, #1
 800c28a:	e000      	b.n	800c28e <HAL_TIM_OC_Stop+0x32>
 800c28c:	2300      	movs	r3, #0
 800c28e:	2b00      	cmp	r3, #0
 800c290:	d017      	beq.n	800c2c2 <HAL_TIM_OC_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	6a1a      	ldr	r2, [r3, #32]
 800c298:	f241 1311 	movw	r3, #4369	; 0x1111
 800c29c:	4013      	ands	r3, r2
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	d10f      	bne.n	800c2c2 <HAL_TIM_OC_Stop+0x66>
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	6a1a      	ldr	r2, [r3, #32]
 800c2a8:	f240 4344 	movw	r3, #1092	; 0x444
 800c2ac:	4013      	ands	r3, r2
 800c2ae:	2b00      	cmp	r3, #0
 800c2b0:	d107      	bne.n	800c2c2 <HAL_TIM_OC_Stop+0x66>
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800c2c0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	6a1a      	ldr	r2, [r3, #32]
 800c2c8:	f241 1311 	movw	r3, #4369	; 0x1111
 800c2cc:	4013      	ands	r3, r2
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	d10f      	bne.n	800c2f2 <HAL_TIM_OC_Stop+0x96>
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	6a1a      	ldr	r2, [r3, #32]
 800c2d8:	f240 4344 	movw	r3, #1092	; 0x444
 800c2dc:	4013      	ands	r3, r2
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d107      	bne.n	800c2f2 <HAL_TIM_OC_Stop+0x96>
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	681a      	ldr	r2, [r3, #0]
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	f022 0201 	bic.w	r2, r2, #1
 800c2f0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800c2f2:	2300      	movs	r3, #0
}
 800c2f4:	4618      	mov	r0, r3
 800c2f6:	3708      	adds	r7, #8
 800c2f8:	46bd      	mov	sp, r7
 800c2fa:	bd80      	pop	{r7, pc}
 800c2fc:	40010000 	.word	0x40010000
 800c300:	40010400 	.word	0x40010400

0800c304 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c304:	b580      	push	{r7, lr}
 800c306:	b082      	sub	sp, #8
 800c308:	af00      	add	r7, sp, #0
 800c30a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d101      	bne.n	800c316 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c312:	2301      	movs	r3, #1
 800c314:	e01d      	b.n	800c352 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c31c:	b2db      	uxtb	r3, r3
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d106      	bne.n	800c330 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	2200      	movs	r2, #0
 800c326:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c32a:	6878      	ldr	r0, [r7, #4]
 800c32c:	f000 f815 	bl	800c35a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	2202      	movs	r2, #2
 800c334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	681a      	ldr	r2, [r3, #0]
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	3304      	adds	r3, #4
 800c340:	4619      	mov	r1, r3
 800c342:	4610      	mov	r0, r2
 800c344:	f000 fb60 	bl	800ca08 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	2201      	movs	r2, #1
 800c34c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c350:	2300      	movs	r3, #0
}
 800c352:	4618      	mov	r0, r3
 800c354:	3708      	adds	r7, #8
 800c356:	46bd      	mov	sp, r7
 800c358:	bd80      	pop	{r7, pc}

0800c35a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800c35a:	b480      	push	{r7}
 800c35c:	b083      	sub	sp, #12
 800c35e:	af00      	add	r7, sp, #0
 800c360:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800c362:	bf00      	nop
 800c364:	370c      	adds	r7, #12
 800c366:	46bd      	mov	sp, r7
 800c368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c36c:	4770      	bx	lr
	...

0800c370 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c370:	b580      	push	{r7, lr}
 800c372:	b084      	sub	sp, #16
 800c374:	af00      	add	r7, sp, #0
 800c376:	6078      	str	r0, [r7, #4]
 800c378:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	681b      	ldr	r3, [r3, #0]
 800c37e:	2201      	movs	r2, #1
 800c380:	6839      	ldr	r1, [r7, #0]
 800c382:	4618      	mov	r0, r3
 800c384:	f000 fe2a 	bl	800cfdc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	4a15      	ldr	r2, [pc, #84]	; (800c3e4 <HAL_TIM_PWM_Start+0x74>)
 800c38e:	4293      	cmp	r3, r2
 800c390:	d004      	beq.n	800c39c <HAL_TIM_PWM_Start+0x2c>
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	4a14      	ldr	r2, [pc, #80]	; (800c3e8 <HAL_TIM_PWM_Start+0x78>)
 800c398:	4293      	cmp	r3, r2
 800c39a:	d101      	bne.n	800c3a0 <HAL_TIM_PWM_Start+0x30>
 800c39c:	2301      	movs	r3, #1
 800c39e:	e000      	b.n	800c3a2 <HAL_TIM_PWM_Start+0x32>
 800c3a0:	2300      	movs	r3, #0
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d007      	beq.n	800c3b6 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c3b4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	681b      	ldr	r3, [r3, #0]
 800c3ba:	689b      	ldr	r3, [r3, #8]
 800c3bc:	f003 0307 	and.w	r3, r3, #7
 800c3c0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c3c2:	68fb      	ldr	r3, [r7, #12]
 800c3c4:	2b06      	cmp	r3, #6
 800c3c6:	d007      	beq.n	800c3d8 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	681a      	ldr	r2, [r3, #0]
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	f042 0201 	orr.w	r2, r2, #1
 800c3d6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c3d8:	2300      	movs	r3, #0
}
 800c3da:	4618      	mov	r0, r3
 800c3dc:	3710      	adds	r7, #16
 800c3de:	46bd      	mov	sp, r7
 800c3e0:	bd80      	pop	{r7, pc}
 800c3e2:	bf00      	nop
 800c3e4:	40010000 	.word	0x40010000
 800c3e8:	40010400 	.word	0x40010400

0800c3ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c3ec:	b580      	push	{r7, lr}
 800c3ee:	b082      	sub	sp, #8
 800c3f0:	af00      	add	r7, sp, #0
 800c3f2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	681b      	ldr	r3, [r3, #0]
 800c3f8:	691b      	ldr	r3, [r3, #16]
 800c3fa:	f003 0302 	and.w	r3, r3, #2
 800c3fe:	2b02      	cmp	r3, #2
 800c400:	d122      	bne.n	800c448 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	68db      	ldr	r3, [r3, #12]
 800c408:	f003 0302 	and.w	r3, r3, #2
 800c40c:	2b02      	cmp	r3, #2
 800c40e:	d11b      	bne.n	800c448 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	f06f 0202 	mvn.w	r2, #2
 800c418:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	2201      	movs	r2, #1
 800c41e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	699b      	ldr	r3, [r3, #24]
 800c426:	f003 0303 	and.w	r3, r3, #3
 800c42a:	2b00      	cmp	r3, #0
 800c42c:	d003      	beq.n	800c436 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c42e:	6878      	ldr	r0, [r7, #4]
 800c430:	f000 facb 	bl	800c9ca <HAL_TIM_IC_CaptureCallback>
 800c434:	e005      	b.n	800c442 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c436:	6878      	ldr	r0, [r7, #4]
 800c438:	f000 fabd 	bl	800c9b6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c43c:	6878      	ldr	r0, [r7, #4]
 800c43e:	f000 face 	bl	800c9de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	2200      	movs	r2, #0
 800c446:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	691b      	ldr	r3, [r3, #16]
 800c44e:	f003 0304 	and.w	r3, r3, #4
 800c452:	2b04      	cmp	r3, #4
 800c454:	d122      	bne.n	800c49c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	681b      	ldr	r3, [r3, #0]
 800c45a:	68db      	ldr	r3, [r3, #12]
 800c45c:	f003 0304 	and.w	r3, r3, #4
 800c460:	2b04      	cmp	r3, #4
 800c462:	d11b      	bne.n	800c49c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	f06f 0204 	mvn.w	r2, #4
 800c46c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	2202      	movs	r2, #2
 800c472:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	699b      	ldr	r3, [r3, #24]
 800c47a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d003      	beq.n	800c48a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c482:	6878      	ldr	r0, [r7, #4]
 800c484:	f000 faa1 	bl	800c9ca <HAL_TIM_IC_CaptureCallback>
 800c488:	e005      	b.n	800c496 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c48a:	6878      	ldr	r0, [r7, #4]
 800c48c:	f000 fa93 	bl	800c9b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c490:	6878      	ldr	r0, [r7, #4]
 800c492:	f000 faa4 	bl	800c9de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	2200      	movs	r2, #0
 800c49a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	691b      	ldr	r3, [r3, #16]
 800c4a2:	f003 0308 	and.w	r3, r3, #8
 800c4a6:	2b08      	cmp	r3, #8
 800c4a8:	d122      	bne.n	800c4f0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	68db      	ldr	r3, [r3, #12]
 800c4b0:	f003 0308 	and.w	r3, r3, #8
 800c4b4:	2b08      	cmp	r3, #8
 800c4b6:	d11b      	bne.n	800c4f0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	681b      	ldr	r3, [r3, #0]
 800c4bc:	f06f 0208 	mvn.w	r2, #8
 800c4c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	2204      	movs	r2, #4
 800c4c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	681b      	ldr	r3, [r3, #0]
 800c4cc:	69db      	ldr	r3, [r3, #28]
 800c4ce:	f003 0303 	and.w	r3, r3, #3
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	d003      	beq.n	800c4de <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c4d6:	6878      	ldr	r0, [r7, #4]
 800c4d8:	f000 fa77 	bl	800c9ca <HAL_TIM_IC_CaptureCallback>
 800c4dc:	e005      	b.n	800c4ea <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c4de:	6878      	ldr	r0, [r7, #4]
 800c4e0:	f000 fa69 	bl	800c9b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c4e4:	6878      	ldr	r0, [r7, #4]
 800c4e6:	f000 fa7a 	bl	800c9de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	2200      	movs	r2, #0
 800c4ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	691b      	ldr	r3, [r3, #16]
 800c4f6:	f003 0310 	and.w	r3, r3, #16
 800c4fa:	2b10      	cmp	r3, #16
 800c4fc:	d122      	bne.n	800c544 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	68db      	ldr	r3, [r3, #12]
 800c504:	f003 0310 	and.w	r3, r3, #16
 800c508:	2b10      	cmp	r3, #16
 800c50a:	d11b      	bne.n	800c544 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	f06f 0210 	mvn.w	r2, #16
 800c514:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	2208      	movs	r2, #8
 800c51a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	69db      	ldr	r3, [r3, #28]
 800c522:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c526:	2b00      	cmp	r3, #0
 800c528:	d003      	beq.n	800c532 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c52a:	6878      	ldr	r0, [r7, #4]
 800c52c:	f000 fa4d 	bl	800c9ca <HAL_TIM_IC_CaptureCallback>
 800c530:	e005      	b.n	800c53e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c532:	6878      	ldr	r0, [r7, #4]
 800c534:	f000 fa3f 	bl	800c9b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c538:	6878      	ldr	r0, [r7, #4]
 800c53a:	f000 fa50 	bl	800c9de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	2200      	movs	r2, #0
 800c542:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	691b      	ldr	r3, [r3, #16]
 800c54a:	f003 0301 	and.w	r3, r3, #1
 800c54e:	2b01      	cmp	r3, #1
 800c550:	d10e      	bne.n	800c570 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	68db      	ldr	r3, [r3, #12]
 800c558:	f003 0301 	and.w	r3, r3, #1
 800c55c:	2b01      	cmp	r3, #1
 800c55e:	d107      	bne.n	800c570 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	681b      	ldr	r3, [r3, #0]
 800c564:	f06f 0201 	mvn.w	r2, #1
 800c568:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c56a:	6878      	ldr	r0, [r7, #4]
 800c56c:	f7f6 fa6e 	bl	8002a4c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	691b      	ldr	r3, [r3, #16]
 800c576:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c57a:	2b80      	cmp	r3, #128	; 0x80
 800c57c:	d10e      	bne.n	800c59c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	681b      	ldr	r3, [r3, #0]
 800c582:	68db      	ldr	r3, [r3, #12]
 800c584:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c588:	2b80      	cmp	r3, #128	; 0x80
 800c58a:	d107      	bne.n	800c59c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	681b      	ldr	r3, [r3, #0]
 800c590:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800c594:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c596:	6878      	ldr	r0, [r7, #4]
 800c598:	f000 fe1e 	bl	800d1d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	691b      	ldr	r3, [r3, #16]
 800c5a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c5a6:	2b40      	cmp	r3, #64	; 0x40
 800c5a8:	d10e      	bne.n	800c5c8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	681b      	ldr	r3, [r3, #0]
 800c5ae:	68db      	ldr	r3, [r3, #12]
 800c5b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c5b4:	2b40      	cmp	r3, #64	; 0x40
 800c5b6:	d107      	bne.n	800c5c8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	681b      	ldr	r3, [r3, #0]
 800c5bc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c5c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c5c2:	6878      	ldr	r0, [r7, #4]
 800c5c4:	f000 fa15 	bl	800c9f2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	681b      	ldr	r3, [r3, #0]
 800c5cc:	691b      	ldr	r3, [r3, #16]
 800c5ce:	f003 0320 	and.w	r3, r3, #32
 800c5d2:	2b20      	cmp	r3, #32
 800c5d4:	d10e      	bne.n	800c5f4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	68db      	ldr	r3, [r3, #12]
 800c5dc:	f003 0320 	and.w	r3, r3, #32
 800c5e0:	2b20      	cmp	r3, #32
 800c5e2:	d107      	bne.n	800c5f4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	f06f 0220 	mvn.w	r2, #32
 800c5ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c5ee:	6878      	ldr	r0, [r7, #4]
 800c5f0:	f000 fde8 	bl	800d1c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c5f4:	bf00      	nop
 800c5f6:	3708      	adds	r7, #8
 800c5f8:	46bd      	mov	sp, r7
 800c5fa:	bd80      	pop	{r7, pc}

0800c5fc <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800c5fc:	b580      	push	{r7, lr}
 800c5fe:	b084      	sub	sp, #16
 800c600:	af00      	add	r7, sp, #0
 800c602:	60f8      	str	r0, [r7, #12]
 800c604:	60b9      	str	r1, [r7, #8]
 800c606:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c608:	68fb      	ldr	r3, [r7, #12]
 800c60a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c60e:	2b01      	cmp	r3, #1
 800c610:	d101      	bne.n	800c616 <HAL_TIM_OC_ConfigChannel+0x1a>
 800c612:	2302      	movs	r3, #2
 800c614:	e04e      	b.n	800c6b4 <HAL_TIM_OC_ConfigChannel+0xb8>
 800c616:	68fb      	ldr	r3, [r7, #12]
 800c618:	2201      	movs	r2, #1
 800c61a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c61e:	68fb      	ldr	r3, [r7, #12]
 800c620:	2202      	movs	r2, #2
 800c622:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	2b0c      	cmp	r3, #12
 800c62a:	d839      	bhi.n	800c6a0 <HAL_TIM_OC_ConfigChannel+0xa4>
 800c62c:	a201      	add	r2, pc, #4	; (adr r2, 800c634 <HAL_TIM_OC_ConfigChannel+0x38>)
 800c62e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c632:	bf00      	nop
 800c634:	0800c669 	.word	0x0800c669
 800c638:	0800c6a1 	.word	0x0800c6a1
 800c63c:	0800c6a1 	.word	0x0800c6a1
 800c640:	0800c6a1 	.word	0x0800c6a1
 800c644:	0800c677 	.word	0x0800c677
 800c648:	0800c6a1 	.word	0x0800c6a1
 800c64c:	0800c6a1 	.word	0x0800c6a1
 800c650:	0800c6a1 	.word	0x0800c6a1
 800c654:	0800c685 	.word	0x0800c685
 800c658:	0800c6a1 	.word	0x0800c6a1
 800c65c:	0800c6a1 	.word	0x0800c6a1
 800c660:	0800c6a1 	.word	0x0800c6a1
 800c664:	0800c693 	.word	0x0800c693
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c668:	68fb      	ldr	r3, [r7, #12]
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	68b9      	ldr	r1, [r7, #8]
 800c66e:	4618      	mov	r0, r3
 800c670:	f000 fa6a 	bl	800cb48 <TIM_OC1_SetConfig>
      break;
 800c674:	e015      	b.n	800c6a2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	68b9      	ldr	r1, [r7, #8]
 800c67c:	4618      	mov	r0, r3
 800c67e:	f000 fad3 	bl	800cc28 <TIM_OC2_SetConfig>
      break;
 800c682:	e00e      	b.n	800c6a2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	68b9      	ldr	r1, [r7, #8]
 800c68a:	4618      	mov	r0, r3
 800c68c:	f000 fb42 	bl	800cd14 <TIM_OC3_SetConfig>
      break;
 800c690:	e007      	b.n	800c6a2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c692:	68fb      	ldr	r3, [r7, #12]
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	68b9      	ldr	r1, [r7, #8]
 800c698:	4618      	mov	r0, r3
 800c69a:	f000 fbaf 	bl	800cdfc <TIM_OC4_SetConfig>
      break;
 800c69e:	e000      	b.n	800c6a2 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 800c6a0:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	2201      	movs	r2, #1
 800c6a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	2200      	movs	r2, #0
 800c6ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c6b2:	2300      	movs	r3, #0
}
 800c6b4:	4618      	mov	r0, r3
 800c6b6:	3710      	adds	r7, #16
 800c6b8:	46bd      	mov	sp, r7
 800c6ba:	bd80      	pop	{r7, pc}

0800c6bc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c6bc:	b580      	push	{r7, lr}
 800c6be:	b084      	sub	sp, #16
 800c6c0:	af00      	add	r7, sp, #0
 800c6c2:	60f8      	str	r0, [r7, #12]
 800c6c4:	60b9      	str	r1, [r7, #8]
 800c6c6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c6c8:	68fb      	ldr	r3, [r7, #12]
 800c6ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c6ce:	2b01      	cmp	r3, #1
 800c6d0:	d101      	bne.n	800c6d6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800c6d2:	2302      	movs	r3, #2
 800c6d4:	e0b4      	b.n	800c840 <HAL_TIM_PWM_ConfigChannel+0x184>
 800c6d6:	68fb      	ldr	r3, [r7, #12]
 800c6d8:	2201      	movs	r2, #1
 800c6da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	2202      	movs	r2, #2
 800c6e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	2b0c      	cmp	r3, #12
 800c6ea:	f200 809f 	bhi.w	800c82c <HAL_TIM_PWM_ConfigChannel+0x170>
 800c6ee:	a201      	add	r2, pc, #4	; (adr r2, 800c6f4 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800c6f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6f4:	0800c729 	.word	0x0800c729
 800c6f8:	0800c82d 	.word	0x0800c82d
 800c6fc:	0800c82d 	.word	0x0800c82d
 800c700:	0800c82d 	.word	0x0800c82d
 800c704:	0800c769 	.word	0x0800c769
 800c708:	0800c82d 	.word	0x0800c82d
 800c70c:	0800c82d 	.word	0x0800c82d
 800c710:	0800c82d 	.word	0x0800c82d
 800c714:	0800c7ab 	.word	0x0800c7ab
 800c718:	0800c82d 	.word	0x0800c82d
 800c71c:	0800c82d 	.word	0x0800c82d
 800c720:	0800c82d 	.word	0x0800c82d
 800c724:	0800c7eb 	.word	0x0800c7eb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c728:	68fb      	ldr	r3, [r7, #12]
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	68b9      	ldr	r1, [r7, #8]
 800c72e:	4618      	mov	r0, r3
 800c730:	f000 fa0a 	bl	800cb48 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c734:	68fb      	ldr	r3, [r7, #12]
 800c736:	681b      	ldr	r3, [r3, #0]
 800c738:	699a      	ldr	r2, [r3, #24]
 800c73a:	68fb      	ldr	r3, [r7, #12]
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	f042 0208 	orr.w	r2, r2, #8
 800c742:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c744:	68fb      	ldr	r3, [r7, #12]
 800c746:	681b      	ldr	r3, [r3, #0]
 800c748:	699a      	ldr	r2, [r3, #24]
 800c74a:	68fb      	ldr	r3, [r7, #12]
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	f022 0204 	bic.w	r2, r2, #4
 800c752:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c754:	68fb      	ldr	r3, [r7, #12]
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	6999      	ldr	r1, [r3, #24]
 800c75a:	68bb      	ldr	r3, [r7, #8]
 800c75c:	691a      	ldr	r2, [r3, #16]
 800c75e:	68fb      	ldr	r3, [r7, #12]
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	430a      	orrs	r2, r1
 800c764:	619a      	str	r2, [r3, #24]
      break;
 800c766:	e062      	b.n	800c82e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	68b9      	ldr	r1, [r7, #8]
 800c76e:	4618      	mov	r0, r3
 800c770:	f000 fa5a 	bl	800cc28 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	681b      	ldr	r3, [r3, #0]
 800c778:	699a      	ldr	r2, [r3, #24]
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c782:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	681b      	ldr	r3, [r3, #0]
 800c788:	699a      	ldr	r2, [r3, #24]
 800c78a:	68fb      	ldr	r3, [r7, #12]
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c792:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c794:	68fb      	ldr	r3, [r7, #12]
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	6999      	ldr	r1, [r3, #24]
 800c79a:	68bb      	ldr	r3, [r7, #8]
 800c79c:	691b      	ldr	r3, [r3, #16]
 800c79e:	021a      	lsls	r2, r3, #8
 800c7a0:	68fb      	ldr	r3, [r7, #12]
 800c7a2:	681b      	ldr	r3, [r3, #0]
 800c7a4:	430a      	orrs	r2, r1
 800c7a6:	619a      	str	r2, [r3, #24]
      break;
 800c7a8:	e041      	b.n	800c82e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c7aa:	68fb      	ldr	r3, [r7, #12]
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	68b9      	ldr	r1, [r7, #8]
 800c7b0:	4618      	mov	r0, r3
 800c7b2:	f000 faaf 	bl	800cd14 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c7b6:	68fb      	ldr	r3, [r7, #12]
 800c7b8:	681b      	ldr	r3, [r3, #0]
 800c7ba:	69da      	ldr	r2, [r3, #28]
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	681b      	ldr	r3, [r3, #0]
 800c7c0:	f042 0208 	orr.w	r2, r2, #8
 800c7c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c7c6:	68fb      	ldr	r3, [r7, #12]
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	69da      	ldr	r2, [r3, #28]
 800c7cc:	68fb      	ldr	r3, [r7, #12]
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	f022 0204 	bic.w	r2, r2, #4
 800c7d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c7d6:	68fb      	ldr	r3, [r7, #12]
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	69d9      	ldr	r1, [r3, #28]
 800c7dc:	68bb      	ldr	r3, [r7, #8]
 800c7de:	691a      	ldr	r2, [r3, #16]
 800c7e0:	68fb      	ldr	r3, [r7, #12]
 800c7e2:	681b      	ldr	r3, [r3, #0]
 800c7e4:	430a      	orrs	r2, r1
 800c7e6:	61da      	str	r2, [r3, #28]
      break;
 800c7e8:	e021      	b.n	800c82e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c7ea:	68fb      	ldr	r3, [r7, #12]
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	68b9      	ldr	r1, [r7, #8]
 800c7f0:	4618      	mov	r0, r3
 800c7f2:	f000 fb03 	bl	800cdfc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c7f6:	68fb      	ldr	r3, [r7, #12]
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	69da      	ldr	r2, [r3, #28]
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c804:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	69da      	ldr	r2, [r3, #28]
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c814:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c816:	68fb      	ldr	r3, [r7, #12]
 800c818:	681b      	ldr	r3, [r3, #0]
 800c81a:	69d9      	ldr	r1, [r3, #28]
 800c81c:	68bb      	ldr	r3, [r7, #8]
 800c81e:	691b      	ldr	r3, [r3, #16]
 800c820:	021a      	lsls	r2, r3, #8
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	430a      	orrs	r2, r1
 800c828:	61da      	str	r2, [r3, #28]
      break;
 800c82a:	e000      	b.n	800c82e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800c82c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	2201      	movs	r2, #1
 800c832:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c836:	68fb      	ldr	r3, [r7, #12]
 800c838:	2200      	movs	r2, #0
 800c83a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c83e:	2300      	movs	r3, #0
}
 800c840:	4618      	mov	r0, r3
 800c842:	3710      	adds	r7, #16
 800c844:	46bd      	mov	sp, r7
 800c846:	bd80      	pop	{r7, pc}

0800c848 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c848:	b580      	push	{r7, lr}
 800c84a:	b084      	sub	sp, #16
 800c84c:	af00      	add	r7, sp, #0
 800c84e:	6078      	str	r0, [r7, #4]
 800c850:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c858:	2b01      	cmp	r3, #1
 800c85a:	d101      	bne.n	800c860 <HAL_TIM_ConfigClockSource+0x18>
 800c85c:	2302      	movs	r3, #2
 800c85e:	e0a6      	b.n	800c9ae <HAL_TIM_ConfigClockSource+0x166>
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	2201      	movs	r2, #1
 800c864:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	2202      	movs	r2, #2
 800c86c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	689b      	ldr	r3, [r3, #8]
 800c876:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c878:	68fb      	ldr	r3, [r7, #12]
 800c87a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800c87e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c886:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	681b      	ldr	r3, [r3, #0]
 800c88c:	68fa      	ldr	r2, [r7, #12]
 800c88e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c890:	683b      	ldr	r3, [r7, #0]
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	2b40      	cmp	r3, #64	; 0x40
 800c896:	d067      	beq.n	800c968 <HAL_TIM_ConfigClockSource+0x120>
 800c898:	2b40      	cmp	r3, #64	; 0x40
 800c89a:	d80b      	bhi.n	800c8b4 <HAL_TIM_ConfigClockSource+0x6c>
 800c89c:	2b10      	cmp	r3, #16
 800c89e:	d073      	beq.n	800c988 <HAL_TIM_ConfigClockSource+0x140>
 800c8a0:	2b10      	cmp	r3, #16
 800c8a2:	d802      	bhi.n	800c8aa <HAL_TIM_ConfigClockSource+0x62>
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d06f      	beq.n	800c988 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800c8a8:	e078      	b.n	800c99c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800c8aa:	2b20      	cmp	r3, #32
 800c8ac:	d06c      	beq.n	800c988 <HAL_TIM_ConfigClockSource+0x140>
 800c8ae:	2b30      	cmp	r3, #48	; 0x30
 800c8b0:	d06a      	beq.n	800c988 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800c8b2:	e073      	b.n	800c99c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800c8b4:	2b70      	cmp	r3, #112	; 0x70
 800c8b6:	d00d      	beq.n	800c8d4 <HAL_TIM_ConfigClockSource+0x8c>
 800c8b8:	2b70      	cmp	r3, #112	; 0x70
 800c8ba:	d804      	bhi.n	800c8c6 <HAL_TIM_ConfigClockSource+0x7e>
 800c8bc:	2b50      	cmp	r3, #80	; 0x50
 800c8be:	d033      	beq.n	800c928 <HAL_TIM_ConfigClockSource+0xe0>
 800c8c0:	2b60      	cmp	r3, #96	; 0x60
 800c8c2:	d041      	beq.n	800c948 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800c8c4:	e06a      	b.n	800c99c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800c8c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c8ca:	d066      	beq.n	800c99a <HAL_TIM_ConfigClockSource+0x152>
 800c8cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c8d0:	d017      	beq.n	800c902 <HAL_TIM_ConfigClockSource+0xba>
      break;
 800c8d2:	e063      	b.n	800c99c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	6818      	ldr	r0, [r3, #0]
 800c8d8:	683b      	ldr	r3, [r7, #0]
 800c8da:	6899      	ldr	r1, [r3, #8]
 800c8dc:	683b      	ldr	r3, [r7, #0]
 800c8de:	685a      	ldr	r2, [r3, #4]
 800c8e0:	683b      	ldr	r3, [r7, #0]
 800c8e2:	68db      	ldr	r3, [r3, #12]
 800c8e4:	f000 fb5a 	bl	800cf9c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	689b      	ldr	r3, [r3, #8]
 800c8ee:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800c8f6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	681b      	ldr	r3, [r3, #0]
 800c8fc:	68fa      	ldr	r2, [r7, #12]
 800c8fe:	609a      	str	r2, [r3, #8]
      break;
 800c900:	e04c      	b.n	800c99c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	6818      	ldr	r0, [r3, #0]
 800c906:	683b      	ldr	r3, [r7, #0]
 800c908:	6899      	ldr	r1, [r3, #8]
 800c90a:	683b      	ldr	r3, [r7, #0]
 800c90c:	685a      	ldr	r2, [r3, #4]
 800c90e:	683b      	ldr	r3, [r7, #0]
 800c910:	68db      	ldr	r3, [r3, #12]
 800c912:	f000 fb43 	bl	800cf9c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	681b      	ldr	r3, [r3, #0]
 800c91a:	689a      	ldr	r2, [r3, #8]
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c924:	609a      	str	r2, [r3, #8]
      break;
 800c926:	e039      	b.n	800c99c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	6818      	ldr	r0, [r3, #0]
 800c92c:	683b      	ldr	r3, [r7, #0]
 800c92e:	6859      	ldr	r1, [r3, #4]
 800c930:	683b      	ldr	r3, [r7, #0]
 800c932:	68db      	ldr	r3, [r3, #12]
 800c934:	461a      	mov	r2, r3
 800c936:	f000 fab7 	bl	800cea8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	681b      	ldr	r3, [r3, #0]
 800c93e:	2150      	movs	r1, #80	; 0x50
 800c940:	4618      	mov	r0, r3
 800c942:	f000 fb10 	bl	800cf66 <TIM_ITRx_SetConfig>
      break;
 800c946:	e029      	b.n	800c99c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	6818      	ldr	r0, [r3, #0]
 800c94c:	683b      	ldr	r3, [r7, #0]
 800c94e:	6859      	ldr	r1, [r3, #4]
 800c950:	683b      	ldr	r3, [r7, #0]
 800c952:	68db      	ldr	r3, [r3, #12]
 800c954:	461a      	mov	r2, r3
 800c956:	f000 fad6 	bl	800cf06 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	2160      	movs	r1, #96	; 0x60
 800c960:	4618      	mov	r0, r3
 800c962:	f000 fb00 	bl	800cf66 <TIM_ITRx_SetConfig>
      break;
 800c966:	e019      	b.n	800c99c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	6818      	ldr	r0, [r3, #0]
 800c96c:	683b      	ldr	r3, [r7, #0]
 800c96e:	6859      	ldr	r1, [r3, #4]
 800c970:	683b      	ldr	r3, [r7, #0]
 800c972:	68db      	ldr	r3, [r3, #12]
 800c974:	461a      	mov	r2, r3
 800c976:	f000 fa97 	bl	800cea8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	681b      	ldr	r3, [r3, #0]
 800c97e:	2140      	movs	r1, #64	; 0x40
 800c980:	4618      	mov	r0, r3
 800c982:	f000 faf0 	bl	800cf66 <TIM_ITRx_SetConfig>
      break;
 800c986:	e009      	b.n	800c99c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	681a      	ldr	r2, [r3, #0]
 800c98c:	683b      	ldr	r3, [r7, #0]
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	4619      	mov	r1, r3
 800c992:	4610      	mov	r0, r2
 800c994:	f000 fae7 	bl	800cf66 <TIM_ITRx_SetConfig>
      break;
 800c998:	e000      	b.n	800c99c <HAL_TIM_ConfigClockSource+0x154>
      break;
 800c99a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	2201      	movs	r2, #1
 800c9a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	2200      	movs	r2, #0
 800c9a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c9ac:	2300      	movs	r3, #0
}
 800c9ae:	4618      	mov	r0, r3
 800c9b0:	3710      	adds	r7, #16
 800c9b2:	46bd      	mov	sp, r7
 800c9b4:	bd80      	pop	{r7, pc}

0800c9b6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c9b6:	b480      	push	{r7}
 800c9b8:	b083      	sub	sp, #12
 800c9ba:	af00      	add	r7, sp, #0
 800c9bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c9be:	bf00      	nop
 800c9c0:	370c      	adds	r7, #12
 800c9c2:	46bd      	mov	sp, r7
 800c9c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9c8:	4770      	bx	lr

0800c9ca <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c9ca:	b480      	push	{r7}
 800c9cc:	b083      	sub	sp, #12
 800c9ce:	af00      	add	r7, sp, #0
 800c9d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c9d2:	bf00      	nop
 800c9d4:	370c      	adds	r7, #12
 800c9d6:	46bd      	mov	sp, r7
 800c9d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9dc:	4770      	bx	lr

0800c9de <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c9de:	b480      	push	{r7}
 800c9e0:	b083      	sub	sp, #12
 800c9e2:	af00      	add	r7, sp, #0
 800c9e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c9e6:	bf00      	nop
 800c9e8:	370c      	adds	r7, #12
 800c9ea:	46bd      	mov	sp, r7
 800c9ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9f0:	4770      	bx	lr

0800c9f2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c9f2:	b480      	push	{r7}
 800c9f4:	b083      	sub	sp, #12
 800c9f6:	af00      	add	r7, sp, #0
 800c9f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c9fa:	bf00      	nop
 800c9fc:	370c      	adds	r7, #12
 800c9fe:	46bd      	mov	sp, r7
 800ca00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca04:	4770      	bx	lr
	...

0800ca08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800ca08:	b480      	push	{r7}
 800ca0a:	b085      	sub	sp, #20
 800ca0c:	af00      	add	r7, sp, #0
 800ca0e:	6078      	str	r0, [r7, #4]
 800ca10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	4a40      	ldr	r2, [pc, #256]	; (800cb1c <TIM_Base_SetConfig+0x114>)
 800ca1c:	4293      	cmp	r3, r2
 800ca1e:	d013      	beq.n	800ca48 <TIM_Base_SetConfig+0x40>
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ca26:	d00f      	beq.n	800ca48 <TIM_Base_SetConfig+0x40>
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	4a3d      	ldr	r2, [pc, #244]	; (800cb20 <TIM_Base_SetConfig+0x118>)
 800ca2c:	4293      	cmp	r3, r2
 800ca2e:	d00b      	beq.n	800ca48 <TIM_Base_SetConfig+0x40>
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	4a3c      	ldr	r2, [pc, #240]	; (800cb24 <TIM_Base_SetConfig+0x11c>)
 800ca34:	4293      	cmp	r3, r2
 800ca36:	d007      	beq.n	800ca48 <TIM_Base_SetConfig+0x40>
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	4a3b      	ldr	r2, [pc, #236]	; (800cb28 <TIM_Base_SetConfig+0x120>)
 800ca3c:	4293      	cmp	r3, r2
 800ca3e:	d003      	beq.n	800ca48 <TIM_Base_SetConfig+0x40>
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	4a3a      	ldr	r2, [pc, #232]	; (800cb2c <TIM_Base_SetConfig+0x124>)
 800ca44:	4293      	cmp	r3, r2
 800ca46:	d108      	bne.n	800ca5a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ca48:	68fb      	ldr	r3, [r7, #12]
 800ca4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ca4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ca50:	683b      	ldr	r3, [r7, #0]
 800ca52:	685b      	ldr	r3, [r3, #4]
 800ca54:	68fa      	ldr	r2, [r7, #12]
 800ca56:	4313      	orrs	r3, r2
 800ca58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	4a2f      	ldr	r2, [pc, #188]	; (800cb1c <TIM_Base_SetConfig+0x114>)
 800ca5e:	4293      	cmp	r3, r2
 800ca60:	d02b      	beq.n	800caba <TIM_Base_SetConfig+0xb2>
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ca68:	d027      	beq.n	800caba <TIM_Base_SetConfig+0xb2>
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	4a2c      	ldr	r2, [pc, #176]	; (800cb20 <TIM_Base_SetConfig+0x118>)
 800ca6e:	4293      	cmp	r3, r2
 800ca70:	d023      	beq.n	800caba <TIM_Base_SetConfig+0xb2>
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	4a2b      	ldr	r2, [pc, #172]	; (800cb24 <TIM_Base_SetConfig+0x11c>)
 800ca76:	4293      	cmp	r3, r2
 800ca78:	d01f      	beq.n	800caba <TIM_Base_SetConfig+0xb2>
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	4a2a      	ldr	r2, [pc, #168]	; (800cb28 <TIM_Base_SetConfig+0x120>)
 800ca7e:	4293      	cmp	r3, r2
 800ca80:	d01b      	beq.n	800caba <TIM_Base_SetConfig+0xb2>
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	4a29      	ldr	r2, [pc, #164]	; (800cb2c <TIM_Base_SetConfig+0x124>)
 800ca86:	4293      	cmp	r3, r2
 800ca88:	d017      	beq.n	800caba <TIM_Base_SetConfig+0xb2>
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	4a28      	ldr	r2, [pc, #160]	; (800cb30 <TIM_Base_SetConfig+0x128>)
 800ca8e:	4293      	cmp	r3, r2
 800ca90:	d013      	beq.n	800caba <TIM_Base_SetConfig+0xb2>
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	4a27      	ldr	r2, [pc, #156]	; (800cb34 <TIM_Base_SetConfig+0x12c>)
 800ca96:	4293      	cmp	r3, r2
 800ca98:	d00f      	beq.n	800caba <TIM_Base_SetConfig+0xb2>
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	4a26      	ldr	r2, [pc, #152]	; (800cb38 <TIM_Base_SetConfig+0x130>)
 800ca9e:	4293      	cmp	r3, r2
 800caa0:	d00b      	beq.n	800caba <TIM_Base_SetConfig+0xb2>
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	4a25      	ldr	r2, [pc, #148]	; (800cb3c <TIM_Base_SetConfig+0x134>)
 800caa6:	4293      	cmp	r3, r2
 800caa8:	d007      	beq.n	800caba <TIM_Base_SetConfig+0xb2>
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	4a24      	ldr	r2, [pc, #144]	; (800cb40 <TIM_Base_SetConfig+0x138>)
 800caae:	4293      	cmp	r3, r2
 800cab0:	d003      	beq.n	800caba <TIM_Base_SetConfig+0xb2>
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	4a23      	ldr	r2, [pc, #140]	; (800cb44 <TIM_Base_SetConfig+0x13c>)
 800cab6:	4293      	cmp	r3, r2
 800cab8:	d108      	bne.n	800cacc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800caba:	68fb      	ldr	r3, [r7, #12]
 800cabc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cac0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cac2:	683b      	ldr	r3, [r7, #0]
 800cac4:	68db      	ldr	r3, [r3, #12]
 800cac6:	68fa      	ldr	r2, [r7, #12]
 800cac8:	4313      	orrs	r3, r2
 800caca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800cacc:	68fb      	ldr	r3, [r7, #12]
 800cace:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800cad2:	683b      	ldr	r3, [r7, #0]
 800cad4:	695b      	ldr	r3, [r3, #20]
 800cad6:	4313      	orrs	r3, r2
 800cad8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	68fa      	ldr	r2, [r7, #12]
 800cade:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cae0:	683b      	ldr	r3, [r7, #0]
 800cae2:	689a      	ldr	r2, [r3, #8]
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800cae8:	683b      	ldr	r3, [r7, #0]
 800caea:	681a      	ldr	r2, [r3, #0]
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	4a0a      	ldr	r2, [pc, #40]	; (800cb1c <TIM_Base_SetConfig+0x114>)
 800caf4:	4293      	cmp	r3, r2
 800caf6:	d003      	beq.n	800cb00 <TIM_Base_SetConfig+0xf8>
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	4a0c      	ldr	r2, [pc, #48]	; (800cb2c <TIM_Base_SetConfig+0x124>)
 800cafc:	4293      	cmp	r3, r2
 800cafe:	d103      	bne.n	800cb08 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800cb00:	683b      	ldr	r3, [r7, #0]
 800cb02:	691a      	ldr	r2, [r3, #16]
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	2201      	movs	r2, #1
 800cb0c:	615a      	str	r2, [r3, #20]
}
 800cb0e:	bf00      	nop
 800cb10:	3714      	adds	r7, #20
 800cb12:	46bd      	mov	sp, r7
 800cb14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb18:	4770      	bx	lr
 800cb1a:	bf00      	nop
 800cb1c:	40010000 	.word	0x40010000
 800cb20:	40000400 	.word	0x40000400
 800cb24:	40000800 	.word	0x40000800
 800cb28:	40000c00 	.word	0x40000c00
 800cb2c:	40010400 	.word	0x40010400
 800cb30:	40014000 	.word	0x40014000
 800cb34:	40014400 	.word	0x40014400
 800cb38:	40014800 	.word	0x40014800
 800cb3c:	40001800 	.word	0x40001800
 800cb40:	40001c00 	.word	0x40001c00
 800cb44:	40002000 	.word	0x40002000

0800cb48 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cb48:	b480      	push	{r7}
 800cb4a:	b087      	sub	sp, #28
 800cb4c:	af00      	add	r7, sp, #0
 800cb4e:	6078      	str	r0, [r7, #4]
 800cb50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	6a1b      	ldr	r3, [r3, #32]
 800cb56:	f023 0201 	bic.w	r2, r3, #1
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	6a1b      	ldr	r3, [r3, #32]
 800cb62:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	685b      	ldr	r3, [r3, #4]
 800cb68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	699b      	ldr	r3, [r3, #24]
 800cb6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800cb70:	68fb      	ldr	r3, [r7, #12]
 800cb72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cb76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	f023 0303 	bic.w	r3, r3, #3
 800cb7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cb80:	683b      	ldr	r3, [r7, #0]
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	68fa      	ldr	r2, [r7, #12]
 800cb86:	4313      	orrs	r3, r2
 800cb88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800cb8a:	697b      	ldr	r3, [r7, #20]
 800cb8c:	f023 0302 	bic.w	r3, r3, #2
 800cb90:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800cb92:	683b      	ldr	r3, [r7, #0]
 800cb94:	689b      	ldr	r3, [r3, #8]
 800cb96:	697a      	ldr	r2, [r7, #20]
 800cb98:	4313      	orrs	r3, r2
 800cb9a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	4a20      	ldr	r2, [pc, #128]	; (800cc20 <TIM_OC1_SetConfig+0xd8>)
 800cba0:	4293      	cmp	r3, r2
 800cba2:	d003      	beq.n	800cbac <TIM_OC1_SetConfig+0x64>
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	4a1f      	ldr	r2, [pc, #124]	; (800cc24 <TIM_OC1_SetConfig+0xdc>)
 800cba8:	4293      	cmp	r3, r2
 800cbaa:	d10c      	bne.n	800cbc6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800cbac:	697b      	ldr	r3, [r7, #20]
 800cbae:	f023 0308 	bic.w	r3, r3, #8
 800cbb2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800cbb4:	683b      	ldr	r3, [r7, #0]
 800cbb6:	68db      	ldr	r3, [r3, #12]
 800cbb8:	697a      	ldr	r2, [r7, #20]
 800cbba:	4313      	orrs	r3, r2
 800cbbc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800cbbe:	697b      	ldr	r3, [r7, #20]
 800cbc0:	f023 0304 	bic.w	r3, r3, #4
 800cbc4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	4a15      	ldr	r2, [pc, #84]	; (800cc20 <TIM_OC1_SetConfig+0xd8>)
 800cbca:	4293      	cmp	r3, r2
 800cbcc:	d003      	beq.n	800cbd6 <TIM_OC1_SetConfig+0x8e>
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	4a14      	ldr	r2, [pc, #80]	; (800cc24 <TIM_OC1_SetConfig+0xdc>)
 800cbd2:	4293      	cmp	r3, r2
 800cbd4:	d111      	bne.n	800cbfa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800cbd6:	693b      	ldr	r3, [r7, #16]
 800cbd8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800cbdc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800cbde:	693b      	ldr	r3, [r7, #16]
 800cbe0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800cbe4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800cbe6:	683b      	ldr	r3, [r7, #0]
 800cbe8:	695b      	ldr	r3, [r3, #20]
 800cbea:	693a      	ldr	r2, [r7, #16]
 800cbec:	4313      	orrs	r3, r2
 800cbee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800cbf0:	683b      	ldr	r3, [r7, #0]
 800cbf2:	699b      	ldr	r3, [r3, #24]
 800cbf4:	693a      	ldr	r2, [r7, #16]
 800cbf6:	4313      	orrs	r3, r2
 800cbf8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	693a      	ldr	r2, [r7, #16]
 800cbfe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	68fa      	ldr	r2, [r7, #12]
 800cc04:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800cc06:	683b      	ldr	r3, [r7, #0]
 800cc08:	685a      	ldr	r2, [r3, #4]
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	697a      	ldr	r2, [r7, #20]
 800cc12:	621a      	str	r2, [r3, #32]
}
 800cc14:	bf00      	nop
 800cc16:	371c      	adds	r7, #28
 800cc18:	46bd      	mov	sp, r7
 800cc1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc1e:	4770      	bx	lr
 800cc20:	40010000 	.word	0x40010000
 800cc24:	40010400 	.word	0x40010400

0800cc28 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cc28:	b480      	push	{r7}
 800cc2a:	b087      	sub	sp, #28
 800cc2c:	af00      	add	r7, sp, #0
 800cc2e:	6078      	str	r0, [r7, #4]
 800cc30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	6a1b      	ldr	r3, [r3, #32]
 800cc36:	f023 0210 	bic.w	r2, r3, #16
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	6a1b      	ldr	r3, [r3, #32]
 800cc42:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	685b      	ldr	r3, [r3, #4]
 800cc48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	699b      	ldr	r3, [r3, #24]
 800cc4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800cc50:	68fb      	ldr	r3, [r7, #12]
 800cc52:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800cc56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800cc58:	68fb      	ldr	r3, [r7, #12]
 800cc5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cc5e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cc60:	683b      	ldr	r3, [r7, #0]
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	021b      	lsls	r3, r3, #8
 800cc66:	68fa      	ldr	r2, [r7, #12]
 800cc68:	4313      	orrs	r3, r2
 800cc6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800cc6c:	697b      	ldr	r3, [r7, #20]
 800cc6e:	f023 0320 	bic.w	r3, r3, #32
 800cc72:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800cc74:	683b      	ldr	r3, [r7, #0]
 800cc76:	689b      	ldr	r3, [r3, #8]
 800cc78:	011b      	lsls	r3, r3, #4
 800cc7a:	697a      	ldr	r2, [r7, #20]
 800cc7c:	4313      	orrs	r3, r2
 800cc7e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	4a22      	ldr	r2, [pc, #136]	; (800cd0c <TIM_OC2_SetConfig+0xe4>)
 800cc84:	4293      	cmp	r3, r2
 800cc86:	d003      	beq.n	800cc90 <TIM_OC2_SetConfig+0x68>
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	4a21      	ldr	r2, [pc, #132]	; (800cd10 <TIM_OC2_SetConfig+0xe8>)
 800cc8c:	4293      	cmp	r3, r2
 800cc8e:	d10d      	bne.n	800ccac <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800cc90:	697b      	ldr	r3, [r7, #20]
 800cc92:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cc96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800cc98:	683b      	ldr	r3, [r7, #0]
 800cc9a:	68db      	ldr	r3, [r3, #12]
 800cc9c:	011b      	lsls	r3, r3, #4
 800cc9e:	697a      	ldr	r2, [r7, #20]
 800cca0:	4313      	orrs	r3, r2
 800cca2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800cca4:	697b      	ldr	r3, [r7, #20]
 800cca6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ccaa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	4a17      	ldr	r2, [pc, #92]	; (800cd0c <TIM_OC2_SetConfig+0xe4>)
 800ccb0:	4293      	cmp	r3, r2
 800ccb2:	d003      	beq.n	800ccbc <TIM_OC2_SetConfig+0x94>
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	4a16      	ldr	r2, [pc, #88]	; (800cd10 <TIM_OC2_SetConfig+0xe8>)
 800ccb8:	4293      	cmp	r3, r2
 800ccba:	d113      	bne.n	800cce4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ccbc:	693b      	ldr	r3, [r7, #16]
 800ccbe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800ccc2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ccc4:	693b      	ldr	r3, [r7, #16]
 800ccc6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ccca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800cccc:	683b      	ldr	r3, [r7, #0]
 800ccce:	695b      	ldr	r3, [r3, #20]
 800ccd0:	009b      	lsls	r3, r3, #2
 800ccd2:	693a      	ldr	r2, [r7, #16]
 800ccd4:	4313      	orrs	r3, r2
 800ccd6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ccd8:	683b      	ldr	r3, [r7, #0]
 800ccda:	699b      	ldr	r3, [r3, #24]
 800ccdc:	009b      	lsls	r3, r3, #2
 800ccde:	693a      	ldr	r2, [r7, #16]
 800cce0:	4313      	orrs	r3, r2
 800cce2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	693a      	ldr	r2, [r7, #16]
 800cce8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	68fa      	ldr	r2, [r7, #12]
 800ccee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ccf0:	683b      	ldr	r3, [r7, #0]
 800ccf2:	685a      	ldr	r2, [r3, #4]
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	697a      	ldr	r2, [r7, #20]
 800ccfc:	621a      	str	r2, [r3, #32]
}
 800ccfe:	bf00      	nop
 800cd00:	371c      	adds	r7, #28
 800cd02:	46bd      	mov	sp, r7
 800cd04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd08:	4770      	bx	lr
 800cd0a:	bf00      	nop
 800cd0c:	40010000 	.word	0x40010000
 800cd10:	40010400 	.word	0x40010400

0800cd14 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cd14:	b480      	push	{r7}
 800cd16:	b087      	sub	sp, #28
 800cd18:	af00      	add	r7, sp, #0
 800cd1a:	6078      	str	r0, [r7, #4]
 800cd1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	6a1b      	ldr	r3, [r3, #32]
 800cd22:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	6a1b      	ldr	r3, [r3, #32]
 800cd2e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	685b      	ldr	r3, [r3, #4]
 800cd34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	69db      	ldr	r3, [r3, #28]
 800cd3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800cd3c:	68fb      	ldr	r3, [r7, #12]
 800cd3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cd42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800cd44:	68fb      	ldr	r3, [r7, #12]
 800cd46:	f023 0303 	bic.w	r3, r3, #3
 800cd4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cd4c:	683b      	ldr	r3, [r7, #0]
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	68fa      	ldr	r2, [r7, #12]
 800cd52:	4313      	orrs	r3, r2
 800cd54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800cd56:	697b      	ldr	r3, [r7, #20]
 800cd58:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800cd5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800cd5e:	683b      	ldr	r3, [r7, #0]
 800cd60:	689b      	ldr	r3, [r3, #8]
 800cd62:	021b      	lsls	r3, r3, #8
 800cd64:	697a      	ldr	r2, [r7, #20]
 800cd66:	4313      	orrs	r3, r2
 800cd68:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	4a21      	ldr	r2, [pc, #132]	; (800cdf4 <TIM_OC3_SetConfig+0xe0>)
 800cd6e:	4293      	cmp	r3, r2
 800cd70:	d003      	beq.n	800cd7a <TIM_OC3_SetConfig+0x66>
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	4a20      	ldr	r2, [pc, #128]	; (800cdf8 <TIM_OC3_SetConfig+0xe4>)
 800cd76:	4293      	cmp	r3, r2
 800cd78:	d10d      	bne.n	800cd96 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800cd7a:	697b      	ldr	r3, [r7, #20]
 800cd7c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800cd80:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800cd82:	683b      	ldr	r3, [r7, #0]
 800cd84:	68db      	ldr	r3, [r3, #12]
 800cd86:	021b      	lsls	r3, r3, #8
 800cd88:	697a      	ldr	r2, [r7, #20]
 800cd8a:	4313      	orrs	r3, r2
 800cd8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800cd8e:	697b      	ldr	r3, [r7, #20]
 800cd90:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800cd94:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	4a16      	ldr	r2, [pc, #88]	; (800cdf4 <TIM_OC3_SetConfig+0xe0>)
 800cd9a:	4293      	cmp	r3, r2
 800cd9c:	d003      	beq.n	800cda6 <TIM_OC3_SetConfig+0x92>
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	4a15      	ldr	r2, [pc, #84]	; (800cdf8 <TIM_OC3_SetConfig+0xe4>)
 800cda2:	4293      	cmp	r3, r2
 800cda4:	d113      	bne.n	800cdce <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800cda6:	693b      	ldr	r3, [r7, #16]
 800cda8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800cdac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800cdae:	693b      	ldr	r3, [r7, #16]
 800cdb0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800cdb4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800cdb6:	683b      	ldr	r3, [r7, #0]
 800cdb8:	695b      	ldr	r3, [r3, #20]
 800cdba:	011b      	lsls	r3, r3, #4
 800cdbc:	693a      	ldr	r2, [r7, #16]
 800cdbe:	4313      	orrs	r3, r2
 800cdc0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800cdc2:	683b      	ldr	r3, [r7, #0]
 800cdc4:	699b      	ldr	r3, [r3, #24]
 800cdc6:	011b      	lsls	r3, r3, #4
 800cdc8:	693a      	ldr	r2, [r7, #16]
 800cdca:	4313      	orrs	r3, r2
 800cdcc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	693a      	ldr	r2, [r7, #16]
 800cdd2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	68fa      	ldr	r2, [r7, #12]
 800cdd8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800cdda:	683b      	ldr	r3, [r7, #0]
 800cddc:	685a      	ldr	r2, [r3, #4]
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	697a      	ldr	r2, [r7, #20]
 800cde6:	621a      	str	r2, [r3, #32]
}
 800cde8:	bf00      	nop
 800cdea:	371c      	adds	r7, #28
 800cdec:	46bd      	mov	sp, r7
 800cdee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdf2:	4770      	bx	lr
 800cdf4:	40010000 	.word	0x40010000
 800cdf8:	40010400 	.word	0x40010400

0800cdfc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cdfc:	b480      	push	{r7}
 800cdfe:	b087      	sub	sp, #28
 800ce00:	af00      	add	r7, sp, #0
 800ce02:	6078      	str	r0, [r7, #4]
 800ce04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	6a1b      	ldr	r3, [r3, #32]
 800ce0a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	6a1b      	ldr	r3, [r3, #32]
 800ce16:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	685b      	ldr	r3, [r3, #4]
 800ce1c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	69db      	ldr	r3, [r3, #28]
 800ce22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ce2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ce2c:	68fb      	ldr	r3, [r7, #12]
 800ce2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ce32:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ce34:	683b      	ldr	r3, [r7, #0]
 800ce36:	681b      	ldr	r3, [r3, #0]
 800ce38:	021b      	lsls	r3, r3, #8
 800ce3a:	68fa      	ldr	r2, [r7, #12]
 800ce3c:	4313      	orrs	r3, r2
 800ce3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ce40:	693b      	ldr	r3, [r7, #16]
 800ce42:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ce46:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ce48:	683b      	ldr	r3, [r7, #0]
 800ce4a:	689b      	ldr	r3, [r3, #8]
 800ce4c:	031b      	lsls	r3, r3, #12
 800ce4e:	693a      	ldr	r2, [r7, #16]
 800ce50:	4313      	orrs	r3, r2
 800ce52:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	4a12      	ldr	r2, [pc, #72]	; (800cea0 <TIM_OC4_SetConfig+0xa4>)
 800ce58:	4293      	cmp	r3, r2
 800ce5a:	d003      	beq.n	800ce64 <TIM_OC4_SetConfig+0x68>
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	4a11      	ldr	r2, [pc, #68]	; (800cea4 <TIM_OC4_SetConfig+0xa8>)
 800ce60:	4293      	cmp	r3, r2
 800ce62:	d109      	bne.n	800ce78 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ce64:	697b      	ldr	r3, [r7, #20]
 800ce66:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ce6a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ce6c:	683b      	ldr	r3, [r7, #0]
 800ce6e:	695b      	ldr	r3, [r3, #20]
 800ce70:	019b      	lsls	r3, r3, #6
 800ce72:	697a      	ldr	r2, [r7, #20]
 800ce74:	4313      	orrs	r3, r2
 800ce76:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	697a      	ldr	r2, [r7, #20]
 800ce7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	68fa      	ldr	r2, [r7, #12]
 800ce82:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ce84:	683b      	ldr	r3, [r7, #0]
 800ce86:	685a      	ldr	r2, [r3, #4]
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	693a      	ldr	r2, [r7, #16]
 800ce90:	621a      	str	r2, [r3, #32]
}
 800ce92:	bf00      	nop
 800ce94:	371c      	adds	r7, #28
 800ce96:	46bd      	mov	sp, r7
 800ce98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce9c:	4770      	bx	lr
 800ce9e:	bf00      	nop
 800cea0:	40010000 	.word	0x40010000
 800cea4:	40010400 	.word	0x40010400

0800cea8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800cea8:	b480      	push	{r7}
 800ceaa:	b087      	sub	sp, #28
 800ceac:	af00      	add	r7, sp, #0
 800ceae:	60f8      	str	r0, [r7, #12]
 800ceb0:	60b9      	str	r1, [r7, #8]
 800ceb2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ceb4:	68fb      	ldr	r3, [r7, #12]
 800ceb6:	6a1b      	ldr	r3, [r3, #32]
 800ceb8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ceba:	68fb      	ldr	r3, [r7, #12]
 800cebc:	6a1b      	ldr	r3, [r3, #32]
 800cebe:	f023 0201 	bic.w	r2, r3, #1
 800cec2:	68fb      	ldr	r3, [r7, #12]
 800cec4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	699b      	ldr	r3, [r3, #24]
 800ceca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800cecc:	693b      	ldr	r3, [r7, #16]
 800cece:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ced2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	011b      	lsls	r3, r3, #4
 800ced8:	693a      	ldr	r2, [r7, #16]
 800ceda:	4313      	orrs	r3, r2
 800cedc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800cede:	697b      	ldr	r3, [r7, #20]
 800cee0:	f023 030a 	bic.w	r3, r3, #10
 800cee4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800cee6:	697a      	ldr	r2, [r7, #20]
 800cee8:	68bb      	ldr	r3, [r7, #8]
 800ceea:	4313      	orrs	r3, r2
 800ceec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ceee:	68fb      	ldr	r3, [r7, #12]
 800cef0:	693a      	ldr	r2, [r7, #16]
 800cef2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cef4:	68fb      	ldr	r3, [r7, #12]
 800cef6:	697a      	ldr	r2, [r7, #20]
 800cef8:	621a      	str	r2, [r3, #32]
}
 800cefa:	bf00      	nop
 800cefc:	371c      	adds	r7, #28
 800cefe:	46bd      	mov	sp, r7
 800cf00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf04:	4770      	bx	lr

0800cf06 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800cf06:	b480      	push	{r7}
 800cf08:	b087      	sub	sp, #28
 800cf0a:	af00      	add	r7, sp, #0
 800cf0c:	60f8      	str	r0, [r7, #12]
 800cf0e:	60b9      	str	r1, [r7, #8]
 800cf10:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cf12:	68fb      	ldr	r3, [r7, #12]
 800cf14:	6a1b      	ldr	r3, [r3, #32]
 800cf16:	f023 0210 	bic.w	r2, r3, #16
 800cf1a:	68fb      	ldr	r3, [r7, #12]
 800cf1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cf1e:	68fb      	ldr	r3, [r7, #12]
 800cf20:	699b      	ldr	r3, [r3, #24]
 800cf22:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800cf24:	68fb      	ldr	r3, [r7, #12]
 800cf26:	6a1b      	ldr	r3, [r3, #32]
 800cf28:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800cf2a:	697b      	ldr	r3, [r7, #20]
 800cf2c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800cf30:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	031b      	lsls	r3, r3, #12
 800cf36:	697a      	ldr	r2, [r7, #20]
 800cf38:	4313      	orrs	r3, r2
 800cf3a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800cf3c:	693b      	ldr	r3, [r7, #16]
 800cf3e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800cf42:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800cf44:	68bb      	ldr	r3, [r7, #8]
 800cf46:	011b      	lsls	r3, r3, #4
 800cf48:	693a      	ldr	r2, [r7, #16]
 800cf4a:	4313      	orrs	r3, r2
 800cf4c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800cf4e:	68fb      	ldr	r3, [r7, #12]
 800cf50:	697a      	ldr	r2, [r7, #20]
 800cf52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cf54:	68fb      	ldr	r3, [r7, #12]
 800cf56:	693a      	ldr	r2, [r7, #16]
 800cf58:	621a      	str	r2, [r3, #32]
}
 800cf5a:	bf00      	nop
 800cf5c:	371c      	adds	r7, #28
 800cf5e:	46bd      	mov	sp, r7
 800cf60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf64:	4770      	bx	lr

0800cf66 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800cf66:	b480      	push	{r7}
 800cf68:	b085      	sub	sp, #20
 800cf6a:	af00      	add	r7, sp, #0
 800cf6c:	6078      	str	r0, [r7, #4]
 800cf6e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	689b      	ldr	r3, [r3, #8]
 800cf74:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800cf76:	68fb      	ldr	r3, [r7, #12]
 800cf78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cf7c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800cf7e:	683a      	ldr	r2, [r7, #0]
 800cf80:	68fb      	ldr	r3, [r7, #12]
 800cf82:	4313      	orrs	r3, r2
 800cf84:	f043 0307 	orr.w	r3, r3, #7
 800cf88:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	68fa      	ldr	r2, [r7, #12]
 800cf8e:	609a      	str	r2, [r3, #8]
}
 800cf90:	bf00      	nop
 800cf92:	3714      	adds	r7, #20
 800cf94:	46bd      	mov	sp, r7
 800cf96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf9a:	4770      	bx	lr

0800cf9c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800cf9c:	b480      	push	{r7}
 800cf9e:	b087      	sub	sp, #28
 800cfa0:	af00      	add	r7, sp, #0
 800cfa2:	60f8      	str	r0, [r7, #12]
 800cfa4:	60b9      	str	r1, [r7, #8]
 800cfa6:	607a      	str	r2, [r7, #4]
 800cfa8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800cfaa:	68fb      	ldr	r3, [r7, #12]
 800cfac:	689b      	ldr	r3, [r3, #8]
 800cfae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cfb0:	697b      	ldr	r3, [r7, #20]
 800cfb2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800cfb6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800cfb8:	683b      	ldr	r3, [r7, #0]
 800cfba:	021a      	lsls	r2, r3, #8
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	431a      	orrs	r2, r3
 800cfc0:	68bb      	ldr	r3, [r7, #8]
 800cfc2:	4313      	orrs	r3, r2
 800cfc4:	697a      	ldr	r2, [r7, #20]
 800cfc6:	4313      	orrs	r3, r2
 800cfc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cfca:	68fb      	ldr	r3, [r7, #12]
 800cfcc:	697a      	ldr	r2, [r7, #20]
 800cfce:	609a      	str	r2, [r3, #8]
}
 800cfd0:	bf00      	nop
 800cfd2:	371c      	adds	r7, #28
 800cfd4:	46bd      	mov	sp, r7
 800cfd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfda:	4770      	bx	lr

0800cfdc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800cfdc:	b480      	push	{r7}
 800cfde:	b087      	sub	sp, #28
 800cfe0:	af00      	add	r7, sp, #0
 800cfe2:	60f8      	str	r0, [r7, #12]
 800cfe4:	60b9      	str	r1, [r7, #8]
 800cfe6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800cfe8:	68bb      	ldr	r3, [r7, #8]
 800cfea:	f003 031f 	and.w	r3, r3, #31
 800cfee:	2201      	movs	r2, #1
 800cff0:	fa02 f303 	lsl.w	r3, r2, r3
 800cff4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	6a1a      	ldr	r2, [r3, #32]
 800cffa:	697b      	ldr	r3, [r7, #20]
 800cffc:	43db      	mvns	r3, r3
 800cffe:	401a      	ands	r2, r3
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d004:	68fb      	ldr	r3, [r7, #12]
 800d006:	6a1a      	ldr	r2, [r3, #32]
 800d008:	68bb      	ldr	r3, [r7, #8]
 800d00a:	f003 031f 	and.w	r3, r3, #31
 800d00e:	6879      	ldr	r1, [r7, #4]
 800d010:	fa01 f303 	lsl.w	r3, r1, r3
 800d014:	431a      	orrs	r2, r3
 800d016:	68fb      	ldr	r3, [r7, #12]
 800d018:	621a      	str	r2, [r3, #32]
}
 800d01a:	bf00      	nop
 800d01c:	371c      	adds	r7, #28
 800d01e:	46bd      	mov	sp, r7
 800d020:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d024:	4770      	bx	lr
	...

0800d028 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d028:	b480      	push	{r7}
 800d02a:	b085      	sub	sp, #20
 800d02c:	af00      	add	r7, sp, #0
 800d02e:	6078      	str	r0, [r7, #4]
 800d030:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d038:	2b01      	cmp	r3, #1
 800d03a:	d101      	bne.n	800d040 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d03c:	2302      	movs	r3, #2
 800d03e:	e05a      	b.n	800d0f6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	2201      	movs	r2, #1
 800d044:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	2202      	movs	r2, #2
 800d04c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	681b      	ldr	r3, [r3, #0]
 800d054:	685b      	ldr	r3, [r3, #4]
 800d056:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	681b      	ldr	r3, [r3, #0]
 800d05c:	689b      	ldr	r3, [r3, #8]
 800d05e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d060:	68fb      	ldr	r3, [r7, #12]
 800d062:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d066:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d068:	683b      	ldr	r3, [r7, #0]
 800d06a:	681b      	ldr	r3, [r3, #0]
 800d06c:	68fa      	ldr	r2, [r7, #12]
 800d06e:	4313      	orrs	r3, r2
 800d070:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	681b      	ldr	r3, [r3, #0]
 800d076:	68fa      	ldr	r2, [r7, #12]
 800d078:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	4a21      	ldr	r2, [pc, #132]	; (800d104 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800d080:	4293      	cmp	r3, r2
 800d082:	d022      	beq.n	800d0ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	681b      	ldr	r3, [r3, #0]
 800d088:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d08c:	d01d      	beq.n	800d0ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	4a1d      	ldr	r2, [pc, #116]	; (800d108 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800d094:	4293      	cmp	r3, r2
 800d096:	d018      	beq.n	800d0ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	681b      	ldr	r3, [r3, #0]
 800d09c:	4a1b      	ldr	r2, [pc, #108]	; (800d10c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800d09e:	4293      	cmp	r3, r2
 800d0a0:	d013      	beq.n	800d0ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	681b      	ldr	r3, [r3, #0]
 800d0a6:	4a1a      	ldr	r2, [pc, #104]	; (800d110 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800d0a8:	4293      	cmp	r3, r2
 800d0aa:	d00e      	beq.n	800d0ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	4a18      	ldr	r2, [pc, #96]	; (800d114 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800d0b2:	4293      	cmp	r3, r2
 800d0b4:	d009      	beq.n	800d0ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	4a17      	ldr	r2, [pc, #92]	; (800d118 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800d0bc:	4293      	cmp	r3, r2
 800d0be:	d004      	beq.n	800d0ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	681b      	ldr	r3, [r3, #0]
 800d0c4:	4a15      	ldr	r2, [pc, #84]	; (800d11c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800d0c6:	4293      	cmp	r3, r2
 800d0c8:	d10c      	bne.n	800d0e4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d0ca:	68bb      	ldr	r3, [r7, #8]
 800d0cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d0d0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d0d2:	683b      	ldr	r3, [r7, #0]
 800d0d4:	685b      	ldr	r3, [r3, #4]
 800d0d6:	68ba      	ldr	r2, [r7, #8]
 800d0d8:	4313      	orrs	r3, r2
 800d0da:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	681b      	ldr	r3, [r3, #0]
 800d0e0:	68ba      	ldr	r2, [r7, #8]
 800d0e2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	2201      	movs	r2, #1
 800d0e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	2200      	movs	r2, #0
 800d0f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d0f4:	2300      	movs	r3, #0
}
 800d0f6:	4618      	mov	r0, r3
 800d0f8:	3714      	adds	r7, #20
 800d0fa:	46bd      	mov	sp, r7
 800d0fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d100:	4770      	bx	lr
 800d102:	bf00      	nop
 800d104:	40010000 	.word	0x40010000
 800d108:	40000400 	.word	0x40000400
 800d10c:	40000800 	.word	0x40000800
 800d110:	40000c00 	.word	0x40000c00
 800d114:	40010400 	.word	0x40010400
 800d118:	40014000 	.word	0x40014000
 800d11c:	40001800 	.word	0x40001800

0800d120 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800d120:	b480      	push	{r7}
 800d122:	b085      	sub	sp, #20
 800d124:	af00      	add	r7, sp, #0
 800d126:	6078      	str	r0, [r7, #4]
 800d128:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800d12a:	2300      	movs	r3, #0
 800d12c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d134:	2b01      	cmp	r3, #1
 800d136:	d101      	bne.n	800d13c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800d138:	2302      	movs	r3, #2
 800d13a:	e03d      	b.n	800d1b8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	2201      	movs	r2, #1
 800d140:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800d144:	68fb      	ldr	r3, [r7, #12]
 800d146:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800d14a:	683b      	ldr	r3, [r7, #0]
 800d14c:	68db      	ldr	r3, [r3, #12]
 800d14e:	4313      	orrs	r3, r2
 800d150:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d158:	683b      	ldr	r3, [r7, #0]
 800d15a:	689b      	ldr	r3, [r3, #8]
 800d15c:	4313      	orrs	r3, r2
 800d15e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800d160:	68fb      	ldr	r3, [r7, #12]
 800d162:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800d166:	683b      	ldr	r3, [r7, #0]
 800d168:	685b      	ldr	r3, [r3, #4]
 800d16a:	4313      	orrs	r3, r2
 800d16c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800d16e:	68fb      	ldr	r3, [r7, #12]
 800d170:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800d174:	683b      	ldr	r3, [r7, #0]
 800d176:	681b      	ldr	r3, [r3, #0]
 800d178:	4313      	orrs	r3, r2
 800d17a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800d17c:	68fb      	ldr	r3, [r7, #12]
 800d17e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d182:	683b      	ldr	r3, [r7, #0]
 800d184:	691b      	ldr	r3, [r3, #16]
 800d186:	4313      	orrs	r3, r2
 800d188:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800d18a:	68fb      	ldr	r3, [r7, #12]
 800d18c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800d190:	683b      	ldr	r3, [r7, #0]
 800d192:	695b      	ldr	r3, [r3, #20]
 800d194:	4313      	orrs	r3, r2
 800d196:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800d198:	68fb      	ldr	r3, [r7, #12]
 800d19a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800d19e:	683b      	ldr	r3, [r7, #0]
 800d1a0:	69db      	ldr	r3, [r3, #28]
 800d1a2:	4313      	orrs	r3, r2
 800d1a4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	68fa      	ldr	r2, [r7, #12]
 800d1ac:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	2200      	movs	r2, #0
 800d1b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d1b6:	2300      	movs	r3, #0
}
 800d1b8:	4618      	mov	r0, r3
 800d1ba:	3714      	adds	r7, #20
 800d1bc:	46bd      	mov	sp, r7
 800d1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1c2:	4770      	bx	lr

0800d1c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d1c4:	b480      	push	{r7}
 800d1c6:	b083      	sub	sp, #12
 800d1c8:	af00      	add	r7, sp, #0
 800d1ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d1cc:	bf00      	nop
 800d1ce:	370c      	adds	r7, #12
 800d1d0:	46bd      	mov	sp, r7
 800d1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1d6:	4770      	bx	lr

0800d1d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d1d8:	b480      	push	{r7}
 800d1da:	b083      	sub	sp, #12
 800d1dc:	af00      	add	r7, sp, #0
 800d1de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d1e0:	bf00      	nop
 800d1e2:	370c      	adds	r7, #12
 800d1e4:	46bd      	mov	sp, r7
 800d1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ea:	4770      	bx	lr

0800d1ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d1ec:	b580      	push	{r7, lr}
 800d1ee:	b082      	sub	sp, #8
 800d1f0:	af00      	add	r7, sp, #0
 800d1f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	2b00      	cmp	r3, #0
 800d1f8:	d101      	bne.n	800d1fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d1fa:	2301      	movs	r3, #1
 800d1fc:	e03f      	b.n	800d27e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800d204:	b2db      	uxtb	r3, r3
 800d206:	2b00      	cmp	r3, #0
 800d208:	d106      	bne.n	800d218 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	2200      	movs	r2, #0
 800d20e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d212:	6878      	ldr	r0, [r7, #4]
 800d214:	f7f6 fe7a 	bl	8003f0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	2224      	movs	r2, #36	; 0x24
 800d21c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	681b      	ldr	r3, [r3, #0]
 800d224:	68da      	ldr	r2, [r3, #12]
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	681b      	ldr	r3, [r3, #0]
 800d22a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d22e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800d230:	6878      	ldr	r0, [r7, #4]
 800d232:	f000 f829 	bl	800d288 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	681b      	ldr	r3, [r3, #0]
 800d23a:	691a      	ldr	r2, [r3, #16]
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	681b      	ldr	r3, [r3, #0]
 800d240:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d244:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	681b      	ldr	r3, [r3, #0]
 800d24a:	695a      	ldr	r2, [r3, #20]
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	681b      	ldr	r3, [r3, #0]
 800d250:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d254:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	681b      	ldr	r3, [r3, #0]
 800d25a:	68da      	ldr	r2, [r3, #12]
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	681b      	ldr	r3, [r3, #0]
 800d260:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d264:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	2200      	movs	r2, #0
 800d26a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	2220      	movs	r2, #32
 800d270:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	2220      	movs	r2, #32
 800d278:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800d27c:	2300      	movs	r3, #0
}
 800d27e:	4618      	mov	r0, r3
 800d280:	3708      	adds	r7, #8
 800d282:	46bd      	mov	sp, r7
 800d284:	bd80      	pop	{r7, pc}
	...

0800d288 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d28c:	b085      	sub	sp, #20
 800d28e:	af00      	add	r7, sp, #0
 800d290:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	691b      	ldr	r3, [r3, #16]
 800d298:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	68da      	ldr	r2, [r3, #12]
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	681b      	ldr	r3, [r3, #0]
 800d2a4:	430a      	orrs	r2, r1
 800d2a6:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	689a      	ldr	r2, [r3, #8]
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	691b      	ldr	r3, [r3, #16]
 800d2b0:	431a      	orrs	r2, r3
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	695b      	ldr	r3, [r3, #20]
 800d2b6:	431a      	orrs	r2, r3
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	69db      	ldr	r3, [r3, #28]
 800d2bc:	4313      	orrs	r3, r2
 800d2be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	681b      	ldr	r3, [r3, #0]
 800d2c4:	68db      	ldr	r3, [r3, #12]
 800d2c6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800d2ca:	f023 030c 	bic.w	r3, r3, #12
 800d2ce:	687a      	ldr	r2, [r7, #4]
 800d2d0:	6812      	ldr	r2, [r2, #0]
 800d2d2:	68f9      	ldr	r1, [r7, #12]
 800d2d4:	430b      	orrs	r3, r1
 800d2d6:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	681b      	ldr	r3, [r3, #0]
 800d2dc:	695b      	ldr	r3, [r3, #20]
 800d2de:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	699a      	ldr	r2, [r3, #24]
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	430a      	orrs	r2, r1
 800d2ec:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	69db      	ldr	r3, [r3, #28]
 800d2f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d2f6:	f040 818b 	bne.w	800d610 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	4ac1      	ldr	r2, [pc, #772]	; (800d604 <UART_SetConfig+0x37c>)
 800d300:	4293      	cmp	r3, r2
 800d302:	d005      	beq.n	800d310 <UART_SetConfig+0x88>
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	681b      	ldr	r3, [r3, #0]
 800d308:	4abf      	ldr	r2, [pc, #764]	; (800d608 <UART_SetConfig+0x380>)
 800d30a:	4293      	cmp	r3, r2
 800d30c:	f040 80bd 	bne.w	800d48a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800d310:	f7fd f878 	bl	800a404 <HAL_RCC_GetPCLK2Freq>
 800d314:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800d316:	68bb      	ldr	r3, [r7, #8]
 800d318:	461d      	mov	r5, r3
 800d31a:	f04f 0600 	mov.w	r6, #0
 800d31e:	46a8      	mov	r8, r5
 800d320:	46b1      	mov	r9, r6
 800d322:	eb18 0308 	adds.w	r3, r8, r8
 800d326:	eb49 0409 	adc.w	r4, r9, r9
 800d32a:	4698      	mov	r8, r3
 800d32c:	46a1      	mov	r9, r4
 800d32e:	eb18 0805 	adds.w	r8, r8, r5
 800d332:	eb49 0906 	adc.w	r9, r9, r6
 800d336:	f04f 0100 	mov.w	r1, #0
 800d33a:	f04f 0200 	mov.w	r2, #0
 800d33e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800d342:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800d346:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800d34a:	4688      	mov	r8, r1
 800d34c:	4691      	mov	r9, r2
 800d34e:	eb18 0005 	adds.w	r0, r8, r5
 800d352:	eb49 0106 	adc.w	r1, r9, r6
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	685b      	ldr	r3, [r3, #4]
 800d35a:	461d      	mov	r5, r3
 800d35c:	f04f 0600 	mov.w	r6, #0
 800d360:	196b      	adds	r3, r5, r5
 800d362:	eb46 0406 	adc.w	r4, r6, r6
 800d366:	461a      	mov	r2, r3
 800d368:	4623      	mov	r3, r4
 800d36a:	f7f3 fb77 	bl	8000a5c <__aeabi_uldivmod>
 800d36e:	4603      	mov	r3, r0
 800d370:	460c      	mov	r4, r1
 800d372:	461a      	mov	r2, r3
 800d374:	4ba5      	ldr	r3, [pc, #660]	; (800d60c <UART_SetConfig+0x384>)
 800d376:	fba3 2302 	umull	r2, r3, r3, r2
 800d37a:	095b      	lsrs	r3, r3, #5
 800d37c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800d380:	68bb      	ldr	r3, [r7, #8]
 800d382:	461d      	mov	r5, r3
 800d384:	f04f 0600 	mov.w	r6, #0
 800d388:	46a9      	mov	r9, r5
 800d38a:	46b2      	mov	sl, r6
 800d38c:	eb19 0309 	adds.w	r3, r9, r9
 800d390:	eb4a 040a 	adc.w	r4, sl, sl
 800d394:	4699      	mov	r9, r3
 800d396:	46a2      	mov	sl, r4
 800d398:	eb19 0905 	adds.w	r9, r9, r5
 800d39c:	eb4a 0a06 	adc.w	sl, sl, r6
 800d3a0:	f04f 0100 	mov.w	r1, #0
 800d3a4:	f04f 0200 	mov.w	r2, #0
 800d3a8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d3ac:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d3b0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d3b4:	4689      	mov	r9, r1
 800d3b6:	4692      	mov	sl, r2
 800d3b8:	eb19 0005 	adds.w	r0, r9, r5
 800d3bc:	eb4a 0106 	adc.w	r1, sl, r6
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	685b      	ldr	r3, [r3, #4]
 800d3c4:	461d      	mov	r5, r3
 800d3c6:	f04f 0600 	mov.w	r6, #0
 800d3ca:	196b      	adds	r3, r5, r5
 800d3cc:	eb46 0406 	adc.w	r4, r6, r6
 800d3d0:	461a      	mov	r2, r3
 800d3d2:	4623      	mov	r3, r4
 800d3d4:	f7f3 fb42 	bl	8000a5c <__aeabi_uldivmod>
 800d3d8:	4603      	mov	r3, r0
 800d3da:	460c      	mov	r4, r1
 800d3dc:	461a      	mov	r2, r3
 800d3de:	4b8b      	ldr	r3, [pc, #556]	; (800d60c <UART_SetConfig+0x384>)
 800d3e0:	fba3 1302 	umull	r1, r3, r3, r2
 800d3e4:	095b      	lsrs	r3, r3, #5
 800d3e6:	2164      	movs	r1, #100	; 0x64
 800d3e8:	fb01 f303 	mul.w	r3, r1, r3
 800d3ec:	1ad3      	subs	r3, r2, r3
 800d3ee:	00db      	lsls	r3, r3, #3
 800d3f0:	3332      	adds	r3, #50	; 0x32
 800d3f2:	4a86      	ldr	r2, [pc, #536]	; (800d60c <UART_SetConfig+0x384>)
 800d3f4:	fba2 2303 	umull	r2, r3, r2, r3
 800d3f8:	095b      	lsrs	r3, r3, #5
 800d3fa:	005b      	lsls	r3, r3, #1
 800d3fc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800d400:	4498      	add	r8, r3
 800d402:	68bb      	ldr	r3, [r7, #8]
 800d404:	461d      	mov	r5, r3
 800d406:	f04f 0600 	mov.w	r6, #0
 800d40a:	46a9      	mov	r9, r5
 800d40c:	46b2      	mov	sl, r6
 800d40e:	eb19 0309 	adds.w	r3, r9, r9
 800d412:	eb4a 040a 	adc.w	r4, sl, sl
 800d416:	4699      	mov	r9, r3
 800d418:	46a2      	mov	sl, r4
 800d41a:	eb19 0905 	adds.w	r9, r9, r5
 800d41e:	eb4a 0a06 	adc.w	sl, sl, r6
 800d422:	f04f 0100 	mov.w	r1, #0
 800d426:	f04f 0200 	mov.w	r2, #0
 800d42a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d42e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d432:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d436:	4689      	mov	r9, r1
 800d438:	4692      	mov	sl, r2
 800d43a:	eb19 0005 	adds.w	r0, r9, r5
 800d43e:	eb4a 0106 	adc.w	r1, sl, r6
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	685b      	ldr	r3, [r3, #4]
 800d446:	461d      	mov	r5, r3
 800d448:	f04f 0600 	mov.w	r6, #0
 800d44c:	196b      	adds	r3, r5, r5
 800d44e:	eb46 0406 	adc.w	r4, r6, r6
 800d452:	461a      	mov	r2, r3
 800d454:	4623      	mov	r3, r4
 800d456:	f7f3 fb01 	bl	8000a5c <__aeabi_uldivmod>
 800d45a:	4603      	mov	r3, r0
 800d45c:	460c      	mov	r4, r1
 800d45e:	461a      	mov	r2, r3
 800d460:	4b6a      	ldr	r3, [pc, #424]	; (800d60c <UART_SetConfig+0x384>)
 800d462:	fba3 1302 	umull	r1, r3, r3, r2
 800d466:	095b      	lsrs	r3, r3, #5
 800d468:	2164      	movs	r1, #100	; 0x64
 800d46a:	fb01 f303 	mul.w	r3, r1, r3
 800d46e:	1ad3      	subs	r3, r2, r3
 800d470:	00db      	lsls	r3, r3, #3
 800d472:	3332      	adds	r3, #50	; 0x32
 800d474:	4a65      	ldr	r2, [pc, #404]	; (800d60c <UART_SetConfig+0x384>)
 800d476:	fba2 2303 	umull	r2, r3, r2, r3
 800d47a:	095b      	lsrs	r3, r3, #5
 800d47c:	f003 0207 	and.w	r2, r3, #7
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	681b      	ldr	r3, [r3, #0]
 800d484:	4442      	add	r2, r8
 800d486:	609a      	str	r2, [r3, #8]
 800d488:	e26f      	b.n	800d96a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800d48a:	f7fc ffa7 	bl	800a3dc <HAL_RCC_GetPCLK1Freq>
 800d48e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800d490:	68bb      	ldr	r3, [r7, #8]
 800d492:	461d      	mov	r5, r3
 800d494:	f04f 0600 	mov.w	r6, #0
 800d498:	46a8      	mov	r8, r5
 800d49a:	46b1      	mov	r9, r6
 800d49c:	eb18 0308 	adds.w	r3, r8, r8
 800d4a0:	eb49 0409 	adc.w	r4, r9, r9
 800d4a4:	4698      	mov	r8, r3
 800d4a6:	46a1      	mov	r9, r4
 800d4a8:	eb18 0805 	adds.w	r8, r8, r5
 800d4ac:	eb49 0906 	adc.w	r9, r9, r6
 800d4b0:	f04f 0100 	mov.w	r1, #0
 800d4b4:	f04f 0200 	mov.w	r2, #0
 800d4b8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800d4bc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800d4c0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800d4c4:	4688      	mov	r8, r1
 800d4c6:	4691      	mov	r9, r2
 800d4c8:	eb18 0005 	adds.w	r0, r8, r5
 800d4cc:	eb49 0106 	adc.w	r1, r9, r6
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	685b      	ldr	r3, [r3, #4]
 800d4d4:	461d      	mov	r5, r3
 800d4d6:	f04f 0600 	mov.w	r6, #0
 800d4da:	196b      	adds	r3, r5, r5
 800d4dc:	eb46 0406 	adc.w	r4, r6, r6
 800d4e0:	461a      	mov	r2, r3
 800d4e2:	4623      	mov	r3, r4
 800d4e4:	f7f3 faba 	bl	8000a5c <__aeabi_uldivmod>
 800d4e8:	4603      	mov	r3, r0
 800d4ea:	460c      	mov	r4, r1
 800d4ec:	461a      	mov	r2, r3
 800d4ee:	4b47      	ldr	r3, [pc, #284]	; (800d60c <UART_SetConfig+0x384>)
 800d4f0:	fba3 2302 	umull	r2, r3, r3, r2
 800d4f4:	095b      	lsrs	r3, r3, #5
 800d4f6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800d4fa:	68bb      	ldr	r3, [r7, #8]
 800d4fc:	461d      	mov	r5, r3
 800d4fe:	f04f 0600 	mov.w	r6, #0
 800d502:	46a9      	mov	r9, r5
 800d504:	46b2      	mov	sl, r6
 800d506:	eb19 0309 	adds.w	r3, r9, r9
 800d50a:	eb4a 040a 	adc.w	r4, sl, sl
 800d50e:	4699      	mov	r9, r3
 800d510:	46a2      	mov	sl, r4
 800d512:	eb19 0905 	adds.w	r9, r9, r5
 800d516:	eb4a 0a06 	adc.w	sl, sl, r6
 800d51a:	f04f 0100 	mov.w	r1, #0
 800d51e:	f04f 0200 	mov.w	r2, #0
 800d522:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d526:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d52a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d52e:	4689      	mov	r9, r1
 800d530:	4692      	mov	sl, r2
 800d532:	eb19 0005 	adds.w	r0, r9, r5
 800d536:	eb4a 0106 	adc.w	r1, sl, r6
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	685b      	ldr	r3, [r3, #4]
 800d53e:	461d      	mov	r5, r3
 800d540:	f04f 0600 	mov.w	r6, #0
 800d544:	196b      	adds	r3, r5, r5
 800d546:	eb46 0406 	adc.w	r4, r6, r6
 800d54a:	461a      	mov	r2, r3
 800d54c:	4623      	mov	r3, r4
 800d54e:	f7f3 fa85 	bl	8000a5c <__aeabi_uldivmod>
 800d552:	4603      	mov	r3, r0
 800d554:	460c      	mov	r4, r1
 800d556:	461a      	mov	r2, r3
 800d558:	4b2c      	ldr	r3, [pc, #176]	; (800d60c <UART_SetConfig+0x384>)
 800d55a:	fba3 1302 	umull	r1, r3, r3, r2
 800d55e:	095b      	lsrs	r3, r3, #5
 800d560:	2164      	movs	r1, #100	; 0x64
 800d562:	fb01 f303 	mul.w	r3, r1, r3
 800d566:	1ad3      	subs	r3, r2, r3
 800d568:	00db      	lsls	r3, r3, #3
 800d56a:	3332      	adds	r3, #50	; 0x32
 800d56c:	4a27      	ldr	r2, [pc, #156]	; (800d60c <UART_SetConfig+0x384>)
 800d56e:	fba2 2303 	umull	r2, r3, r2, r3
 800d572:	095b      	lsrs	r3, r3, #5
 800d574:	005b      	lsls	r3, r3, #1
 800d576:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800d57a:	4498      	add	r8, r3
 800d57c:	68bb      	ldr	r3, [r7, #8]
 800d57e:	461d      	mov	r5, r3
 800d580:	f04f 0600 	mov.w	r6, #0
 800d584:	46a9      	mov	r9, r5
 800d586:	46b2      	mov	sl, r6
 800d588:	eb19 0309 	adds.w	r3, r9, r9
 800d58c:	eb4a 040a 	adc.w	r4, sl, sl
 800d590:	4699      	mov	r9, r3
 800d592:	46a2      	mov	sl, r4
 800d594:	eb19 0905 	adds.w	r9, r9, r5
 800d598:	eb4a 0a06 	adc.w	sl, sl, r6
 800d59c:	f04f 0100 	mov.w	r1, #0
 800d5a0:	f04f 0200 	mov.w	r2, #0
 800d5a4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d5a8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d5ac:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d5b0:	4689      	mov	r9, r1
 800d5b2:	4692      	mov	sl, r2
 800d5b4:	eb19 0005 	adds.w	r0, r9, r5
 800d5b8:	eb4a 0106 	adc.w	r1, sl, r6
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	685b      	ldr	r3, [r3, #4]
 800d5c0:	461d      	mov	r5, r3
 800d5c2:	f04f 0600 	mov.w	r6, #0
 800d5c6:	196b      	adds	r3, r5, r5
 800d5c8:	eb46 0406 	adc.w	r4, r6, r6
 800d5cc:	461a      	mov	r2, r3
 800d5ce:	4623      	mov	r3, r4
 800d5d0:	f7f3 fa44 	bl	8000a5c <__aeabi_uldivmod>
 800d5d4:	4603      	mov	r3, r0
 800d5d6:	460c      	mov	r4, r1
 800d5d8:	461a      	mov	r2, r3
 800d5da:	4b0c      	ldr	r3, [pc, #48]	; (800d60c <UART_SetConfig+0x384>)
 800d5dc:	fba3 1302 	umull	r1, r3, r3, r2
 800d5e0:	095b      	lsrs	r3, r3, #5
 800d5e2:	2164      	movs	r1, #100	; 0x64
 800d5e4:	fb01 f303 	mul.w	r3, r1, r3
 800d5e8:	1ad3      	subs	r3, r2, r3
 800d5ea:	00db      	lsls	r3, r3, #3
 800d5ec:	3332      	adds	r3, #50	; 0x32
 800d5ee:	4a07      	ldr	r2, [pc, #28]	; (800d60c <UART_SetConfig+0x384>)
 800d5f0:	fba2 2303 	umull	r2, r3, r2, r3
 800d5f4:	095b      	lsrs	r3, r3, #5
 800d5f6:	f003 0207 	and.w	r2, r3, #7
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	681b      	ldr	r3, [r3, #0]
 800d5fe:	4442      	add	r2, r8
 800d600:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800d602:	e1b2      	b.n	800d96a <UART_SetConfig+0x6e2>
 800d604:	40011000 	.word	0x40011000
 800d608:	40011400 	.word	0x40011400
 800d60c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	681b      	ldr	r3, [r3, #0]
 800d614:	4ad7      	ldr	r2, [pc, #860]	; (800d974 <UART_SetConfig+0x6ec>)
 800d616:	4293      	cmp	r3, r2
 800d618:	d005      	beq.n	800d626 <UART_SetConfig+0x39e>
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	681b      	ldr	r3, [r3, #0]
 800d61e:	4ad6      	ldr	r2, [pc, #856]	; (800d978 <UART_SetConfig+0x6f0>)
 800d620:	4293      	cmp	r3, r2
 800d622:	f040 80d1 	bne.w	800d7c8 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800d626:	f7fc feed 	bl	800a404 <HAL_RCC_GetPCLK2Freq>
 800d62a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800d62c:	68bb      	ldr	r3, [r7, #8]
 800d62e:	469a      	mov	sl, r3
 800d630:	f04f 0b00 	mov.w	fp, #0
 800d634:	46d0      	mov	r8, sl
 800d636:	46d9      	mov	r9, fp
 800d638:	eb18 0308 	adds.w	r3, r8, r8
 800d63c:	eb49 0409 	adc.w	r4, r9, r9
 800d640:	4698      	mov	r8, r3
 800d642:	46a1      	mov	r9, r4
 800d644:	eb18 080a 	adds.w	r8, r8, sl
 800d648:	eb49 090b 	adc.w	r9, r9, fp
 800d64c:	f04f 0100 	mov.w	r1, #0
 800d650:	f04f 0200 	mov.w	r2, #0
 800d654:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800d658:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800d65c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800d660:	4688      	mov	r8, r1
 800d662:	4691      	mov	r9, r2
 800d664:	eb1a 0508 	adds.w	r5, sl, r8
 800d668:	eb4b 0609 	adc.w	r6, fp, r9
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	685b      	ldr	r3, [r3, #4]
 800d670:	4619      	mov	r1, r3
 800d672:	f04f 0200 	mov.w	r2, #0
 800d676:	f04f 0300 	mov.w	r3, #0
 800d67a:	f04f 0400 	mov.w	r4, #0
 800d67e:	0094      	lsls	r4, r2, #2
 800d680:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d684:	008b      	lsls	r3, r1, #2
 800d686:	461a      	mov	r2, r3
 800d688:	4623      	mov	r3, r4
 800d68a:	4628      	mov	r0, r5
 800d68c:	4631      	mov	r1, r6
 800d68e:	f7f3 f9e5 	bl	8000a5c <__aeabi_uldivmod>
 800d692:	4603      	mov	r3, r0
 800d694:	460c      	mov	r4, r1
 800d696:	461a      	mov	r2, r3
 800d698:	4bb8      	ldr	r3, [pc, #736]	; (800d97c <UART_SetConfig+0x6f4>)
 800d69a:	fba3 2302 	umull	r2, r3, r3, r2
 800d69e:	095b      	lsrs	r3, r3, #5
 800d6a0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800d6a4:	68bb      	ldr	r3, [r7, #8]
 800d6a6:	469b      	mov	fp, r3
 800d6a8:	f04f 0c00 	mov.w	ip, #0
 800d6ac:	46d9      	mov	r9, fp
 800d6ae:	46e2      	mov	sl, ip
 800d6b0:	eb19 0309 	adds.w	r3, r9, r9
 800d6b4:	eb4a 040a 	adc.w	r4, sl, sl
 800d6b8:	4699      	mov	r9, r3
 800d6ba:	46a2      	mov	sl, r4
 800d6bc:	eb19 090b 	adds.w	r9, r9, fp
 800d6c0:	eb4a 0a0c 	adc.w	sl, sl, ip
 800d6c4:	f04f 0100 	mov.w	r1, #0
 800d6c8:	f04f 0200 	mov.w	r2, #0
 800d6cc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d6d0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d6d4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d6d8:	4689      	mov	r9, r1
 800d6da:	4692      	mov	sl, r2
 800d6dc:	eb1b 0509 	adds.w	r5, fp, r9
 800d6e0:	eb4c 060a 	adc.w	r6, ip, sl
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	685b      	ldr	r3, [r3, #4]
 800d6e8:	4619      	mov	r1, r3
 800d6ea:	f04f 0200 	mov.w	r2, #0
 800d6ee:	f04f 0300 	mov.w	r3, #0
 800d6f2:	f04f 0400 	mov.w	r4, #0
 800d6f6:	0094      	lsls	r4, r2, #2
 800d6f8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d6fc:	008b      	lsls	r3, r1, #2
 800d6fe:	461a      	mov	r2, r3
 800d700:	4623      	mov	r3, r4
 800d702:	4628      	mov	r0, r5
 800d704:	4631      	mov	r1, r6
 800d706:	f7f3 f9a9 	bl	8000a5c <__aeabi_uldivmod>
 800d70a:	4603      	mov	r3, r0
 800d70c:	460c      	mov	r4, r1
 800d70e:	461a      	mov	r2, r3
 800d710:	4b9a      	ldr	r3, [pc, #616]	; (800d97c <UART_SetConfig+0x6f4>)
 800d712:	fba3 1302 	umull	r1, r3, r3, r2
 800d716:	095b      	lsrs	r3, r3, #5
 800d718:	2164      	movs	r1, #100	; 0x64
 800d71a:	fb01 f303 	mul.w	r3, r1, r3
 800d71e:	1ad3      	subs	r3, r2, r3
 800d720:	011b      	lsls	r3, r3, #4
 800d722:	3332      	adds	r3, #50	; 0x32
 800d724:	4a95      	ldr	r2, [pc, #596]	; (800d97c <UART_SetConfig+0x6f4>)
 800d726:	fba2 2303 	umull	r2, r3, r2, r3
 800d72a:	095b      	lsrs	r3, r3, #5
 800d72c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d730:	4498      	add	r8, r3
 800d732:	68bb      	ldr	r3, [r7, #8]
 800d734:	469b      	mov	fp, r3
 800d736:	f04f 0c00 	mov.w	ip, #0
 800d73a:	46d9      	mov	r9, fp
 800d73c:	46e2      	mov	sl, ip
 800d73e:	eb19 0309 	adds.w	r3, r9, r9
 800d742:	eb4a 040a 	adc.w	r4, sl, sl
 800d746:	4699      	mov	r9, r3
 800d748:	46a2      	mov	sl, r4
 800d74a:	eb19 090b 	adds.w	r9, r9, fp
 800d74e:	eb4a 0a0c 	adc.w	sl, sl, ip
 800d752:	f04f 0100 	mov.w	r1, #0
 800d756:	f04f 0200 	mov.w	r2, #0
 800d75a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d75e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d762:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d766:	4689      	mov	r9, r1
 800d768:	4692      	mov	sl, r2
 800d76a:	eb1b 0509 	adds.w	r5, fp, r9
 800d76e:	eb4c 060a 	adc.w	r6, ip, sl
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	685b      	ldr	r3, [r3, #4]
 800d776:	4619      	mov	r1, r3
 800d778:	f04f 0200 	mov.w	r2, #0
 800d77c:	f04f 0300 	mov.w	r3, #0
 800d780:	f04f 0400 	mov.w	r4, #0
 800d784:	0094      	lsls	r4, r2, #2
 800d786:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d78a:	008b      	lsls	r3, r1, #2
 800d78c:	461a      	mov	r2, r3
 800d78e:	4623      	mov	r3, r4
 800d790:	4628      	mov	r0, r5
 800d792:	4631      	mov	r1, r6
 800d794:	f7f3 f962 	bl	8000a5c <__aeabi_uldivmod>
 800d798:	4603      	mov	r3, r0
 800d79a:	460c      	mov	r4, r1
 800d79c:	461a      	mov	r2, r3
 800d79e:	4b77      	ldr	r3, [pc, #476]	; (800d97c <UART_SetConfig+0x6f4>)
 800d7a0:	fba3 1302 	umull	r1, r3, r3, r2
 800d7a4:	095b      	lsrs	r3, r3, #5
 800d7a6:	2164      	movs	r1, #100	; 0x64
 800d7a8:	fb01 f303 	mul.w	r3, r1, r3
 800d7ac:	1ad3      	subs	r3, r2, r3
 800d7ae:	011b      	lsls	r3, r3, #4
 800d7b0:	3332      	adds	r3, #50	; 0x32
 800d7b2:	4a72      	ldr	r2, [pc, #456]	; (800d97c <UART_SetConfig+0x6f4>)
 800d7b4:	fba2 2303 	umull	r2, r3, r2, r3
 800d7b8:	095b      	lsrs	r3, r3, #5
 800d7ba:	f003 020f 	and.w	r2, r3, #15
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	681b      	ldr	r3, [r3, #0]
 800d7c2:	4442      	add	r2, r8
 800d7c4:	609a      	str	r2, [r3, #8]
 800d7c6:	e0d0      	b.n	800d96a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800d7c8:	f7fc fe08 	bl	800a3dc <HAL_RCC_GetPCLK1Freq>
 800d7cc:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800d7ce:	68bb      	ldr	r3, [r7, #8]
 800d7d0:	469a      	mov	sl, r3
 800d7d2:	f04f 0b00 	mov.w	fp, #0
 800d7d6:	46d0      	mov	r8, sl
 800d7d8:	46d9      	mov	r9, fp
 800d7da:	eb18 0308 	adds.w	r3, r8, r8
 800d7de:	eb49 0409 	adc.w	r4, r9, r9
 800d7e2:	4698      	mov	r8, r3
 800d7e4:	46a1      	mov	r9, r4
 800d7e6:	eb18 080a 	adds.w	r8, r8, sl
 800d7ea:	eb49 090b 	adc.w	r9, r9, fp
 800d7ee:	f04f 0100 	mov.w	r1, #0
 800d7f2:	f04f 0200 	mov.w	r2, #0
 800d7f6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800d7fa:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800d7fe:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800d802:	4688      	mov	r8, r1
 800d804:	4691      	mov	r9, r2
 800d806:	eb1a 0508 	adds.w	r5, sl, r8
 800d80a:	eb4b 0609 	adc.w	r6, fp, r9
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	685b      	ldr	r3, [r3, #4]
 800d812:	4619      	mov	r1, r3
 800d814:	f04f 0200 	mov.w	r2, #0
 800d818:	f04f 0300 	mov.w	r3, #0
 800d81c:	f04f 0400 	mov.w	r4, #0
 800d820:	0094      	lsls	r4, r2, #2
 800d822:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d826:	008b      	lsls	r3, r1, #2
 800d828:	461a      	mov	r2, r3
 800d82a:	4623      	mov	r3, r4
 800d82c:	4628      	mov	r0, r5
 800d82e:	4631      	mov	r1, r6
 800d830:	f7f3 f914 	bl	8000a5c <__aeabi_uldivmod>
 800d834:	4603      	mov	r3, r0
 800d836:	460c      	mov	r4, r1
 800d838:	461a      	mov	r2, r3
 800d83a:	4b50      	ldr	r3, [pc, #320]	; (800d97c <UART_SetConfig+0x6f4>)
 800d83c:	fba3 2302 	umull	r2, r3, r3, r2
 800d840:	095b      	lsrs	r3, r3, #5
 800d842:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800d846:	68bb      	ldr	r3, [r7, #8]
 800d848:	469b      	mov	fp, r3
 800d84a:	f04f 0c00 	mov.w	ip, #0
 800d84e:	46d9      	mov	r9, fp
 800d850:	46e2      	mov	sl, ip
 800d852:	eb19 0309 	adds.w	r3, r9, r9
 800d856:	eb4a 040a 	adc.w	r4, sl, sl
 800d85a:	4699      	mov	r9, r3
 800d85c:	46a2      	mov	sl, r4
 800d85e:	eb19 090b 	adds.w	r9, r9, fp
 800d862:	eb4a 0a0c 	adc.w	sl, sl, ip
 800d866:	f04f 0100 	mov.w	r1, #0
 800d86a:	f04f 0200 	mov.w	r2, #0
 800d86e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d872:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d876:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d87a:	4689      	mov	r9, r1
 800d87c:	4692      	mov	sl, r2
 800d87e:	eb1b 0509 	adds.w	r5, fp, r9
 800d882:	eb4c 060a 	adc.w	r6, ip, sl
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	685b      	ldr	r3, [r3, #4]
 800d88a:	4619      	mov	r1, r3
 800d88c:	f04f 0200 	mov.w	r2, #0
 800d890:	f04f 0300 	mov.w	r3, #0
 800d894:	f04f 0400 	mov.w	r4, #0
 800d898:	0094      	lsls	r4, r2, #2
 800d89a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d89e:	008b      	lsls	r3, r1, #2
 800d8a0:	461a      	mov	r2, r3
 800d8a2:	4623      	mov	r3, r4
 800d8a4:	4628      	mov	r0, r5
 800d8a6:	4631      	mov	r1, r6
 800d8a8:	f7f3 f8d8 	bl	8000a5c <__aeabi_uldivmod>
 800d8ac:	4603      	mov	r3, r0
 800d8ae:	460c      	mov	r4, r1
 800d8b0:	461a      	mov	r2, r3
 800d8b2:	4b32      	ldr	r3, [pc, #200]	; (800d97c <UART_SetConfig+0x6f4>)
 800d8b4:	fba3 1302 	umull	r1, r3, r3, r2
 800d8b8:	095b      	lsrs	r3, r3, #5
 800d8ba:	2164      	movs	r1, #100	; 0x64
 800d8bc:	fb01 f303 	mul.w	r3, r1, r3
 800d8c0:	1ad3      	subs	r3, r2, r3
 800d8c2:	011b      	lsls	r3, r3, #4
 800d8c4:	3332      	adds	r3, #50	; 0x32
 800d8c6:	4a2d      	ldr	r2, [pc, #180]	; (800d97c <UART_SetConfig+0x6f4>)
 800d8c8:	fba2 2303 	umull	r2, r3, r2, r3
 800d8cc:	095b      	lsrs	r3, r3, #5
 800d8ce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d8d2:	4498      	add	r8, r3
 800d8d4:	68bb      	ldr	r3, [r7, #8]
 800d8d6:	469b      	mov	fp, r3
 800d8d8:	f04f 0c00 	mov.w	ip, #0
 800d8dc:	46d9      	mov	r9, fp
 800d8de:	46e2      	mov	sl, ip
 800d8e0:	eb19 0309 	adds.w	r3, r9, r9
 800d8e4:	eb4a 040a 	adc.w	r4, sl, sl
 800d8e8:	4699      	mov	r9, r3
 800d8ea:	46a2      	mov	sl, r4
 800d8ec:	eb19 090b 	adds.w	r9, r9, fp
 800d8f0:	eb4a 0a0c 	adc.w	sl, sl, ip
 800d8f4:	f04f 0100 	mov.w	r1, #0
 800d8f8:	f04f 0200 	mov.w	r2, #0
 800d8fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d900:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d904:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d908:	4689      	mov	r9, r1
 800d90a:	4692      	mov	sl, r2
 800d90c:	eb1b 0509 	adds.w	r5, fp, r9
 800d910:	eb4c 060a 	adc.w	r6, ip, sl
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	685b      	ldr	r3, [r3, #4]
 800d918:	4619      	mov	r1, r3
 800d91a:	f04f 0200 	mov.w	r2, #0
 800d91e:	f04f 0300 	mov.w	r3, #0
 800d922:	f04f 0400 	mov.w	r4, #0
 800d926:	0094      	lsls	r4, r2, #2
 800d928:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800d92c:	008b      	lsls	r3, r1, #2
 800d92e:	461a      	mov	r2, r3
 800d930:	4623      	mov	r3, r4
 800d932:	4628      	mov	r0, r5
 800d934:	4631      	mov	r1, r6
 800d936:	f7f3 f891 	bl	8000a5c <__aeabi_uldivmod>
 800d93a:	4603      	mov	r3, r0
 800d93c:	460c      	mov	r4, r1
 800d93e:	461a      	mov	r2, r3
 800d940:	4b0e      	ldr	r3, [pc, #56]	; (800d97c <UART_SetConfig+0x6f4>)
 800d942:	fba3 1302 	umull	r1, r3, r3, r2
 800d946:	095b      	lsrs	r3, r3, #5
 800d948:	2164      	movs	r1, #100	; 0x64
 800d94a:	fb01 f303 	mul.w	r3, r1, r3
 800d94e:	1ad3      	subs	r3, r2, r3
 800d950:	011b      	lsls	r3, r3, #4
 800d952:	3332      	adds	r3, #50	; 0x32
 800d954:	4a09      	ldr	r2, [pc, #36]	; (800d97c <UART_SetConfig+0x6f4>)
 800d956:	fba2 2303 	umull	r2, r3, r2, r3
 800d95a:	095b      	lsrs	r3, r3, #5
 800d95c:	f003 020f 	and.w	r2, r3, #15
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	681b      	ldr	r3, [r3, #0]
 800d964:	4442      	add	r2, r8
 800d966:	609a      	str	r2, [r3, #8]
}
 800d968:	e7ff      	b.n	800d96a <UART_SetConfig+0x6e2>
 800d96a:	bf00      	nop
 800d96c:	3714      	adds	r7, #20
 800d96e:	46bd      	mov	sp, r7
 800d970:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d974:	40011000 	.word	0x40011000
 800d978:	40011400 	.word	0x40011400
 800d97c:	51eb851f 	.word	0x51eb851f

0800d980 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800d980:	b084      	sub	sp, #16
 800d982:	b580      	push	{r7, lr}
 800d984:	b084      	sub	sp, #16
 800d986:	af00      	add	r7, sp, #0
 800d988:	6078      	str	r0, [r7, #4]
 800d98a:	f107 001c 	add.w	r0, r7, #28
 800d98e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800d992:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d994:	2b01      	cmp	r3, #1
 800d996:	d122      	bne.n	800d9de <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d99c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	68db      	ldr	r3, [r3, #12]
 800d9a8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800d9ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d9b0:	687a      	ldr	r2, [r7, #4]
 800d9b2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	68db      	ldr	r3, [r3, #12]
 800d9b8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800d9c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d9c2:	2b01      	cmp	r3, #1
 800d9c4:	d105      	bne.n	800d9d2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	68db      	ldr	r3, [r3, #12]
 800d9ca:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800d9d2:	6878      	ldr	r0, [r7, #4]
 800d9d4:	f001 fac6 	bl	800ef64 <USB_CoreReset>
 800d9d8:	4603      	mov	r3, r0
 800d9da:	73fb      	strb	r3, [r7, #15]
 800d9dc:	e01a      	b.n	800da14 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	68db      	ldr	r3, [r3, #12]
 800d9e2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800d9ea:	6878      	ldr	r0, [r7, #4]
 800d9ec:	f001 faba 	bl	800ef64 <USB_CoreReset>
 800d9f0:	4603      	mov	r3, r0
 800d9f2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800d9f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d9f6:	2b00      	cmp	r3, #0
 800d9f8:	d106      	bne.n	800da08 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d9fe:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	639a      	str	r2, [r3, #56]	; 0x38
 800da06:	e005      	b.n	800da14 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da0c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800da14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da16:	2b01      	cmp	r3, #1
 800da18:	d10b      	bne.n	800da32 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	689b      	ldr	r3, [r3, #8]
 800da1e:	f043 0206 	orr.w	r2, r3, #6
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	689b      	ldr	r3, [r3, #8]
 800da2a:	f043 0220 	orr.w	r2, r3, #32
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800da32:	7bfb      	ldrb	r3, [r7, #15]
}
 800da34:	4618      	mov	r0, r3
 800da36:	3710      	adds	r7, #16
 800da38:	46bd      	mov	sp, r7
 800da3a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800da3e:	b004      	add	sp, #16
 800da40:	4770      	bx	lr
	...

0800da44 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800da44:	b480      	push	{r7}
 800da46:	b087      	sub	sp, #28
 800da48:	af00      	add	r7, sp, #0
 800da4a:	60f8      	str	r0, [r7, #12]
 800da4c:	60b9      	str	r1, [r7, #8]
 800da4e:	4613      	mov	r3, r2
 800da50:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800da52:	79fb      	ldrb	r3, [r7, #7]
 800da54:	2b02      	cmp	r3, #2
 800da56:	d165      	bne.n	800db24 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800da58:	68bb      	ldr	r3, [r7, #8]
 800da5a:	4a41      	ldr	r2, [pc, #260]	; (800db60 <USB_SetTurnaroundTime+0x11c>)
 800da5c:	4293      	cmp	r3, r2
 800da5e:	d906      	bls.n	800da6e <USB_SetTurnaroundTime+0x2a>
 800da60:	68bb      	ldr	r3, [r7, #8]
 800da62:	4a40      	ldr	r2, [pc, #256]	; (800db64 <USB_SetTurnaroundTime+0x120>)
 800da64:	4293      	cmp	r3, r2
 800da66:	d802      	bhi.n	800da6e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800da68:	230f      	movs	r3, #15
 800da6a:	617b      	str	r3, [r7, #20]
 800da6c:	e062      	b.n	800db34 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800da6e:	68bb      	ldr	r3, [r7, #8]
 800da70:	4a3c      	ldr	r2, [pc, #240]	; (800db64 <USB_SetTurnaroundTime+0x120>)
 800da72:	4293      	cmp	r3, r2
 800da74:	d906      	bls.n	800da84 <USB_SetTurnaroundTime+0x40>
 800da76:	68bb      	ldr	r3, [r7, #8]
 800da78:	4a3b      	ldr	r2, [pc, #236]	; (800db68 <USB_SetTurnaroundTime+0x124>)
 800da7a:	4293      	cmp	r3, r2
 800da7c:	d802      	bhi.n	800da84 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800da7e:	230e      	movs	r3, #14
 800da80:	617b      	str	r3, [r7, #20]
 800da82:	e057      	b.n	800db34 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800da84:	68bb      	ldr	r3, [r7, #8]
 800da86:	4a38      	ldr	r2, [pc, #224]	; (800db68 <USB_SetTurnaroundTime+0x124>)
 800da88:	4293      	cmp	r3, r2
 800da8a:	d906      	bls.n	800da9a <USB_SetTurnaroundTime+0x56>
 800da8c:	68bb      	ldr	r3, [r7, #8]
 800da8e:	4a37      	ldr	r2, [pc, #220]	; (800db6c <USB_SetTurnaroundTime+0x128>)
 800da90:	4293      	cmp	r3, r2
 800da92:	d802      	bhi.n	800da9a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800da94:	230d      	movs	r3, #13
 800da96:	617b      	str	r3, [r7, #20]
 800da98:	e04c      	b.n	800db34 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800da9a:	68bb      	ldr	r3, [r7, #8]
 800da9c:	4a33      	ldr	r2, [pc, #204]	; (800db6c <USB_SetTurnaroundTime+0x128>)
 800da9e:	4293      	cmp	r3, r2
 800daa0:	d906      	bls.n	800dab0 <USB_SetTurnaroundTime+0x6c>
 800daa2:	68bb      	ldr	r3, [r7, #8]
 800daa4:	4a32      	ldr	r2, [pc, #200]	; (800db70 <USB_SetTurnaroundTime+0x12c>)
 800daa6:	4293      	cmp	r3, r2
 800daa8:	d802      	bhi.n	800dab0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800daaa:	230c      	movs	r3, #12
 800daac:	617b      	str	r3, [r7, #20]
 800daae:	e041      	b.n	800db34 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800dab0:	68bb      	ldr	r3, [r7, #8]
 800dab2:	4a2f      	ldr	r2, [pc, #188]	; (800db70 <USB_SetTurnaroundTime+0x12c>)
 800dab4:	4293      	cmp	r3, r2
 800dab6:	d906      	bls.n	800dac6 <USB_SetTurnaroundTime+0x82>
 800dab8:	68bb      	ldr	r3, [r7, #8]
 800daba:	4a2e      	ldr	r2, [pc, #184]	; (800db74 <USB_SetTurnaroundTime+0x130>)
 800dabc:	4293      	cmp	r3, r2
 800dabe:	d802      	bhi.n	800dac6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800dac0:	230b      	movs	r3, #11
 800dac2:	617b      	str	r3, [r7, #20]
 800dac4:	e036      	b.n	800db34 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800dac6:	68bb      	ldr	r3, [r7, #8]
 800dac8:	4a2a      	ldr	r2, [pc, #168]	; (800db74 <USB_SetTurnaroundTime+0x130>)
 800daca:	4293      	cmp	r3, r2
 800dacc:	d906      	bls.n	800dadc <USB_SetTurnaroundTime+0x98>
 800dace:	68bb      	ldr	r3, [r7, #8]
 800dad0:	4a29      	ldr	r2, [pc, #164]	; (800db78 <USB_SetTurnaroundTime+0x134>)
 800dad2:	4293      	cmp	r3, r2
 800dad4:	d802      	bhi.n	800dadc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800dad6:	230a      	movs	r3, #10
 800dad8:	617b      	str	r3, [r7, #20]
 800dada:	e02b      	b.n	800db34 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800dadc:	68bb      	ldr	r3, [r7, #8]
 800dade:	4a26      	ldr	r2, [pc, #152]	; (800db78 <USB_SetTurnaroundTime+0x134>)
 800dae0:	4293      	cmp	r3, r2
 800dae2:	d906      	bls.n	800daf2 <USB_SetTurnaroundTime+0xae>
 800dae4:	68bb      	ldr	r3, [r7, #8]
 800dae6:	4a25      	ldr	r2, [pc, #148]	; (800db7c <USB_SetTurnaroundTime+0x138>)
 800dae8:	4293      	cmp	r3, r2
 800daea:	d802      	bhi.n	800daf2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800daec:	2309      	movs	r3, #9
 800daee:	617b      	str	r3, [r7, #20]
 800daf0:	e020      	b.n	800db34 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800daf2:	68bb      	ldr	r3, [r7, #8]
 800daf4:	4a21      	ldr	r2, [pc, #132]	; (800db7c <USB_SetTurnaroundTime+0x138>)
 800daf6:	4293      	cmp	r3, r2
 800daf8:	d906      	bls.n	800db08 <USB_SetTurnaroundTime+0xc4>
 800dafa:	68bb      	ldr	r3, [r7, #8]
 800dafc:	4a20      	ldr	r2, [pc, #128]	; (800db80 <USB_SetTurnaroundTime+0x13c>)
 800dafe:	4293      	cmp	r3, r2
 800db00:	d802      	bhi.n	800db08 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800db02:	2308      	movs	r3, #8
 800db04:	617b      	str	r3, [r7, #20]
 800db06:	e015      	b.n	800db34 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800db08:	68bb      	ldr	r3, [r7, #8]
 800db0a:	4a1d      	ldr	r2, [pc, #116]	; (800db80 <USB_SetTurnaroundTime+0x13c>)
 800db0c:	4293      	cmp	r3, r2
 800db0e:	d906      	bls.n	800db1e <USB_SetTurnaroundTime+0xda>
 800db10:	68bb      	ldr	r3, [r7, #8]
 800db12:	4a1c      	ldr	r2, [pc, #112]	; (800db84 <USB_SetTurnaroundTime+0x140>)
 800db14:	4293      	cmp	r3, r2
 800db16:	d802      	bhi.n	800db1e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800db18:	2307      	movs	r3, #7
 800db1a:	617b      	str	r3, [r7, #20]
 800db1c:	e00a      	b.n	800db34 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800db1e:	2306      	movs	r3, #6
 800db20:	617b      	str	r3, [r7, #20]
 800db22:	e007      	b.n	800db34 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800db24:	79fb      	ldrb	r3, [r7, #7]
 800db26:	2b00      	cmp	r3, #0
 800db28:	d102      	bne.n	800db30 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800db2a:	2309      	movs	r3, #9
 800db2c:	617b      	str	r3, [r7, #20]
 800db2e:	e001      	b.n	800db34 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800db30:	2309      	movs	r3, #9
 800db32:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800db34:	68fb      	ldr	r3, [r7, #12]
 800db36:	68db      	ldr	r3, [r3, #12]
 800db38:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800db3c:	68fb      	ldr	r3, [r7, #12]
 800db3e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800db40:	68fb      	ldr	r3, [r7, #12]
 800db42:	68da      	ldr	r2, [r3, #12]
 800db44:	697b      	ldr	r3, [r7, #20]
 800db46:	029b      	lsls	r3, r3, #10
 800db48:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800db4c:	431a      	orrs	r2, r3
 800db4e:	68fb      	ldr	r3, [r7, #12]
 800db50:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800db52:	2300      	movs	r3, #0
}
 800db54:	4618      	mov	r0, r3
 800db56:	371c      	adds	r7, #28
 800db58:	46bd      	mov	sp, r7
 800db5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db5e:	4770      	bx	lr
 800db60:	00d8acbf 	.word	0x00d8acbf
 800db64:	00e4e1bf 	.word	0x00e4e1bf
 800db68:	00f423ff 	.word	0x00f423ff
 800db6c:	0106737f 	.word	0x0106737f
 800db70:	011a499f 	.word	0x011a499f
 800db74:	01312cff 	.word	0x01312cff
 800db78:	014ca43f 	.word	0x014ca43f
 800db7c:	016e35ff 	.word	0x016e35ff
 800db80:	01a6ab1f 	.word	0x01a6ab1f
 800db84:	01e847ff 	.word	0x01e847ff

0800db88 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800db88:	b480      	push	{r7}
 800db8a:	b083      	sub	sp, #12
 800db8c:	af00      	add	r7, sp, #0
 800db8e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	689b      	ldr	r3, [r3, #8]
 800db94:	f043 0201 	orr.w	r2, r3, #1
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800db9c:	2300      	movs	r3, #0
}
 800db9e:	4618      	mov	r0, r3
 800dba0:	370c      	adds	r7, #12
 800dba2:	46bd      	mov	sp, r7
 800dba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dba8:	4770      	bx	lr

0800dbaa <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800dbaa:	b480      	push	{r7}
 800dbac:	b083      	sub	sp, #12
 800dbae:	af00      	add	r7, sp, #0
 800dbb0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	689b      	ldr	r3, [r3, #8]
 800dbb6:	f023 0201 	bic.w	r2, r3, #1
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800dbbe:	2300      	movs	r3, #0
}
 800dbc0:	4618      	mov	r0, r3
 800dbc2:	370c      	adds	r7, #12
 800dbc4:	46bd      	mov	sp, r7
 800dbc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbca:	4770      	bx	lr

0800dbcc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800dbcc:	b580      	push	{r7, lr}
 800dbce:	b082      	sub	sp, #8
 800dbd0:	af00      	add	r7, sp, #0
 800dbd2:	6078      	str	r0, [r7, #4]
 800dbd4:	460b      	mov	r3, r1
 800dbd6:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	68db      	ldr	r3, [r3, #12]
 800dbdc:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800dbe4:	78fb      	ldrb	r3, [r7, #3]
 800dbe6:	2b01      	cmp	r3, #1
 800dbe8:	d106      	bne.n	800dbf8 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	68db      	ldr	r3, [r3, #12]
 800dbee:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	60da      	str	r2, [r3, #12]
 800dbf6:	e00b      	b.n	800dc10 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800dbf8:	78fb      	ldrb	r3, [r7, #3]
 800dbfa:	2b00      	cmp	r3, #0
 800dbfc:	d106      	bne.n	800dc0c <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	68db      	ldr	r3, [r3, #12]
 800dc02:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	60da      	str	r2, [r3, #12]
 800dc0a:	e001      	b.n	800dc10 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800dc0c:	2301      	movs	r3, #1
 800dc0e:	e003      	b.n	800dc18 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800dc10:	2032      	movs	r0, #50	; 0x32
 800dc12:	f7f6 fc29 	bl	8004468 <HAL_Delay>

  return HAL_OK;
 800dc16:	2300      	movs	r3, #0
}
 800dc18:	4618      	mov	r0, r3
 800dc1a:	3708      	adds	r7, #8
 800dc1c:	46bd      	mov	sp, r7
 800dc1e:	bd80      	pop	{r7, pc}

0800dc20 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800dc20:	b084      	sub	sp, #16
 800dc22:	b580      	push	{r7, lr}
 800dc24:	b086      	sub	sp, #24
 800dc26:	af00      	add	r7, sp, #0
 800dc28:	6078      	str	r0, [r7, #4]
 800dc2a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800dc2e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800dc32:	2300      	movs	r3, #0
 800dc34:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800dc3a:	2300      	movs	r3, #0
 800dc3c:	613b      	str	r3, [r7, #16]
 800dc3e:	e009      	b.n	800dc54 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800dc40:	687a      	ldr	r2, [r7, #4]
 800dc42:	693b      	ldr	r3, [r7, #16]
 800dc44:	3340      	adds	r3, #64	; 0x40
 800dc46:	009b      	lsls	r3, r3, #2
 800dc48:	4413      	add	r3, r2
 800dc4a:	2200      	movs	r2, #0
 800dc4c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800dc4e:	693b      	ldr	r3, [r7, #16]
 800dc50:	3301      	adds	r3, #1
 800dc52:	613b      	str	r3, [r7, #16]
 800dc54:	693b      	ldr	r3, [r7, #16]
 800dc56:	2b0e      	cmp	r3, #14
 800dc58:	d9f2      	bls.n	800dc40 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800dc5a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	d11c      	bne.n	800dc9a <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800dc60:	68fb      	ldr	r3, [r7, #12]
 800dc62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800dc66:	685b      	ldr	r3, [r3, #4]
 800dc68:	68fa      	ldr	r2, [r7, #12]
 800dc6a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800dc6e:	f043 0302 	orr.w	r3, r3, #2
 800dc72:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc78:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc84:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc90:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	639a      	str	r2, [r3, #56]	; 0x38
 800dc98:	e00b      	b.n	800dcb2 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc9e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dcaa:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800dcb2:	68fb      	ldr	r3, [r7, #12]
 800dcb4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800dcb8:	461a      	mov	r2, r3
 800dcba:	2300      	movs	r3, #0
 800dcbc:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800dcbe:	68fb      	ldr	r3, [r7, #12]
 800dcc0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800dcc4:	4619      	mov	r1, r3
 800dcc6:	68fb      	ldr	r3, [r7, #12]
 800dcc8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800dccc:	461a      	mov	r2, r3
 800dcce:	680b      	ldr	r3, [r1, #0]
 800dcd0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800dcd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dcd4:	2b01      	cmp	r3, #1
 800dcd6:	d10c      	bne.n	800dcf2 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800dcd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	d104      	bne.n	800dce8 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800dcde:	2100      	movs	r1, #0
 800dce0:	6878      	ldr	r0, [r7, #4]
 800dce2:	f000 f949 	bl	800df78 <USB_SetDevSpeed>
 800dce6:	e008      	b.n	800dcfa <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800dce8:	2101      	movs	r1, #1
 800dcea:	6878      	ldr	r0, [r7, #4]
 800dcec:	f000 f944 	bl	800df78 <USB_SetDevSpeed>
 800dcf0:	e003      	b.n	800dcfa <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800dcf2:	2103      	movs	r1, #3
 800dcf4:	6878      	ldr	r0, [r7, #4]
 800dcf6:	f000 f93f 	bl	800df78 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800dcfa:	2110      	movs	r1, #16
 800dcfc:	6878      	ldr	r0, [r7, #4]
 800dcfe:	f000 f8f3 	bl	800dee8 <USB_FlushTxFifo>
 800dd02:	4603      	mov	r3, r0
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	d001      	beq.n	800dd0c <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800dd08:	2301      	movs	r3, #1
 800dd0a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800dd0c:	6878      	ldr	r0, [r7, #4]
 800dd0e:	f000 f911 	bl	800df34 <USB_FlushRxFifo>
 800dd12:	4603      	mov	r3, r0
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	d001      	beq.n	800dd1c <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800dd18:	2301      	movs	r3, #1
 800dd1a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800dd1c:	68fb      	ldr	r3, [r7, #12]
 800dd1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800dd22:	461a      	mov	r2, r3
 800dd24:	2300      	movs	r3, #0
 800dd26:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800dd28:	68fb      	ldr	r3, [r7, #12]
 800dd2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800dd2e:	461a      	mov	r2, r3
 800dd30:	2300      	movs	r3, #0
 800dd32:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800dd34:	68fb      	ldr	r3, [r7, #12]
 800dd36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800dd3a:	461a      	mov	r2, r3
 800dd3c:	2300      	movs	r3, #0
 800dd3e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800dd40:	2300      	movs	r3, #0
 800dd42:	613b      	str	r3, [r7, #16]
 800dd44:	e043      	b.n	800ddce <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800dd46:	693b      	ldr	r3, [r7, #16]
 800dd48:	015a      	lsls	r2, r3, #5
 800dd4a:	68fb      	ldr	r3, [r7, #12]
 800dd4c:	4413      	add	r3, r2
 800dd4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dd52:	681b      	ldr	r3, [r3, #0]
 800dd54:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800dd58:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800dd5c:	d118      	bne.n	800dd90 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800dd5e:	693b      	ldr	r3, [r7, #16]
 800dd60:	2b00      	cmp	r3, #0
 800dd62:	d10a      	bne.n	800dd7a <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800dd64:	693b      	ldr	r3, [r7, #16]
 800dd66:	015a      	lsls	r2, r3, #5
 800dd68:	68fb      	ldr	r3, [r7, #12]
 800dd6a:	4413      	add	r3, r2
 800dd6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dd70:	461a      	mov	r2, r3
 800dd72:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800dd76:	6013      	str	r3, [r2, #0]
 800dd78:	e013      	b.n	800dda2 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800dd7a:	693b      	ldr	r3, [r7, #16]
 800dd7c:	015a      	lsls	r2, r3, #5
 800dd7e:	68fb      	ldr	r3, [r7, #12]
 800dd80:	4413      	add	r3, r2
 800dd82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dd86:	461a      	mov	r2, r3
 800dd88:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800dd8c:	6013      	str	r3, [r2, #0]
 800dd8e:	e008      	b.n	800dda2 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800dd90:	693b      	ldr	r3, [r7, #16]
 800dd92:	015a      	lsls	r2, r3, #5
 800dd94:	68fb      	ldr	r3, [r7, #12]
 800dd96:	4413      	add	r3, r2
 800dd98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dd9c:	461a      	mov	r2, r3
 800dd9e:	2300      	movs	r3, #0
 800dda0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800dda2:	693b      	ldr	r3, [r7, #16]
 800dda4:	015a      	lsls	r2, r3, #5
 800dda6:	68fb      	ldr	r3, [r7, #12]
 800dda8:	4413      	add	r3, r2
 800ddaa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ddae:	461a      	mov	r2, r3
 800ddb0:	2300      	movs	r3, #0
 800ddb2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800ddb4:	693b      	ldr	r3, [r7, #16]
 800ddb6:	015a      	lsls	r2, r3, #5
 800ddb8:	68fb      	ldr	r3, [r7, #12]
 800ddba:	4413      	add	r3, r2
 800ddbc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ddc0:	461a      	mov	r2, r3
 800ddc2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800ddc6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ddc8:	693b      	ldr	r3, [r7, #16]
 800ddca:	3301      	adds	r3, #1
 800ddcc:	613b      	str	r3, [r7, #16]
 800ddce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddd0:	693a      	ldr	r2, [r7, #16]
 800ddd2:	429a      	cmp	r2, r3
 800ddd4:	d3b7      	bcc.n	800dd46 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ddd6:	2300      	movs	r3, #0
 800ddd8:	613b      	str	r3, [r7, #16]
 800ddda:	e043      	b.n	800de64 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800dddc:	693b      	ldr	r3, [r7, #16]
 800ddde:	015a      	lsls	r2, r3, #5
 800dde0:	68fb      	ldr	r3, [r7, #12]
 800dde2:	4413      	add	r3, r2
 800dde4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dde8:	681b      	ldr	r3, [r3, #0]
 800ddea:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ddee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ddf2:	d118      	bne.n	800de26 <USB_DevInit+0x206>
    {
      if (i == 0U)
 800ddf4:	693b      	ldr	r3, [r7, #16]
 800ddf6:	2b00      	cmp	r3, #0
 800ddf8:	d10a      	bne.n	800de10 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800ddfa:	693b      	ldr	r3, [r7, #16]
 800ddfc:	015a      	lsls	r2, r3, #5
 800ddfe:	68fb      	ldr	r3, [r7, #12]
 800de00:	4413      	add	r3, r2
 800de02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800de06:	461a      	mov	r2, r3
 800de08:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800de0c:	6013      	str	r3, [r2, #0]
 800de0e:	e013      	b.n	800de38 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800de10:	693b      	ldr	r3, [r7, #16]
 800de12:	015a      	lsls	r2, r3, #5
 800de14:	68fb      	ldr	r3, [r7, #12]
 800de16:	4413      	add	r3, r2
 800de18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800de1c:	461a      	mov	r2, r3
 800de1e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800de22:	6013      	str	r3, [r2, #0]
 800de24:	e008      	b.n	800de38 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800de26:	693b      	ldr	r3, [r7, #16]
 800de28:	015a      	lsls	r2, r3, #5
 800de2a:	68fb      	ldr	r3, [r7, #12]
 800de2c:	4413      	add	r3, r2
 800de2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800de32:	461a      	mov	r2, r3
 800de34:	2300      	movs	r3, #0
 800de36:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800de38:	693b      	ldr	r3, [r7, #16]
 800de3a:	015a      	lsls	r2, r3, #5
 800de3c:	68fb      	ldr	r3, [r7, #12]
 800de3e:	4413      	add	r3, r2
 800de40:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800de44:	461a      	mov	r2, r3
 800de46:	2300      	movs	r3, #0
 800de48:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800de4a:	693b      	ldr	r3, [r7, #16]
 800de4c:	015a      	lsls	r2, r3, #5
 800de4e:	68fb      	ldr	r3, [r7, #12]
 800de50:	4413      	add	r3, r2
 800de52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800de56:	461a      	mov	r2, r3
 800de58:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800de5c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800de5e:	693b      	ldr	r3, [r7, #16]
 800de60:	3301      	adds	r3, #1
 800de62:	613b      	str	r3, [r7, #16]
 800de64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de66:	693a      	ldr	r2, [r7, #16]
 800de68:	429a      	cmp	r2, r3
 800de6a:	d3b7      	bcc.n	800dddc <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800de6c:	68fb      	ldr	r3, [r7, #12]
 800de6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800de72:	691b      	ldr	r3, [r3, #16]
 800de74:	68fa      	ldr	r2, [r7, #12]
 800de76:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800de7a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800de7e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	2200      	movs	r2, #0
 800de84:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800de8c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800de8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de90:	2b00      	cmp	r3, #0
 800de92:	d105      	bne.n	800dea0 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	699b      	ldr	r3, [r3, #24]
 800de98:	f043 0210 	orr.w	r2, r3, #16
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	699a      	ldr	r2, [r3, #24]
 800dea4:	4b0f      	ldr	r3, [pc, #60]	; (800dee4 <USB_DevInit+0x2c4>)
 800dea6:	4313      	orrs	r3, r2
 800dea8:	687a      	ldr	r2, [r7, #4]
 800deaa:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800deac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800deae:	2b00      	cmp	r3, #0
 800deb0:	d005      	beq.n	800debe <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	699b      	ldr	r3, [r3, #24]
 800deb6:	f043 0208 	orr.w	r2, r3, #8
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800debe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dec0:	2b01      	cmp	r3, #1
 800dec2:	d107      	bne.n	800ded4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	699b      	ldr	r3, [r3, #24]
 800dec8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800decc:	f043 0304 	orr.w	r3, r3, #4
 800ded0:	687a      	ldr	r2, [r7, #4]
 800ded2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800ded4:	7dfb      	ldrb	r3, [r7, #23]
}
 800ded6:	4618      	mov	r0, r3
 800ded8:	3718      	adds	r7, #24
 800deda:	46bd      	mov	sp, r7
 800dedc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800dee0:	b004      	add	sp, #16
 800dee2:	4770      	bx	lr
 800dee4:	803c3800 	.word	0x803c3800

0800dee8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800dee8:	b480      	push	{r7}
 800deea:	b085      	sub	sp, #20
 800deec:	af00      	add	r7, sp, #0
 800deee:	6078      	str	r0, [r7, #4]
 800def0:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800def2:	2300      	movs	r3, #0
 800def4:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800def6:	683b      	ldr	r3, [r7, #0]
 800def8:	019b      	lsls	r3, r3, #6
 800defa:	f043 0220 	orr.w	r2, r3, #32
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800df02:	68fb      	ldr	r3, [r7, #12]
 800df04:	3301      	adds	r3, #1
 800df06:	60fb      	str	r3, [r7, #12]
 800df08:	68fb      	ldr	r3, [r7, #12]
 800df0a:	4a09      	ldr	r2, [pc, #36]	; (800df30 <USB_FlushTxFifo+0x48>)
 800df0c:	4293      	cmp	r3, r2
 800df0e:	d901      	bls.n	800df14 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800df10:	2303      	movs	r3, #3
 800df12:	e006      	b.n	800df22 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	691b      	ldr	r3, [r3, #16]
 800df18:	f003 0320 	and.w	r3, r3, #32
 800df1c:	2b20      	cmp	r3, #32
 800df1e:	d0f0      	beq.n	800df02 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800df20:	2300      	movs	r3, #0
}
 800df22:	4618      	mov	r0, r3
 800df24:	3714      	adds	r7, #20
 800df26:	46bd      	mov	sp, r7
 800df28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df2c:	4770      	bx	lr
 800df2e:	bf00      	nop
 800df30:	00030d40 	.word	0x00030d40

0800df34 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800df34:	b480      	push	{r7}
 800df36:	b085      	sub	sp, #20
 800df38:	af00      	add	r7, sp, #0
 800df3a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800df3c:	2300      	movs	r3, #0
 800df3e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	2210      	movs	r2, #16
 800df44:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800df46:	68fb      	ldr	r3, [r7, #12]
 800df48:	3301      	adds	r3, #1
 800df4a:	60fb      	str	r3, [r7, #12]
 800df4c:	68fb      	ldr	r3, [r7, #12]
 800df4e:	4a09      	ldr	r2, [pc, #36]	; (800df74 <USB_FlushRxFifo+0x40>)
 800df50:	4293      	cmp	r3, r2
 800df52:	d901      	bls.n	800df58 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800df54:	2303      	movs	r3, #3
 800df56:	e006      	b.n	800df66 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	691b      	ldr	r3, [r3, #16]
 800df5c:	f003 0310 	and.w	r3, r3, #16
 800df60:	2b10      	cmp	r3, #16
 800df62:	d0f0      	beq.n	800df46 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800df64:	2300      	movs	r3, #0
}
 800df66:	4618      	mov	r0, r3
 800df68:	3714      	adds	r7, #20
 800df6a:	46bd      	mov	sp, r7
 800df6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df70:	4770      	bx	lr
 800df72:	bf00      	nop
 800df74:	00030d40 	.word	0x00030d40

0800df78 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800df78:	b480      	push	{r7}
 800df7a:	b085      	sub	sp, #20
 800df7c:	af00      	add	r7, sp, #0
 800df7e:	6078      	str	r0, [r7, #4]
 800df80:	460b      	mov	r3, r1
 800df82:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800df88:	68fb      	ldr	r3, [r7, #12]
 800df8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800df8e:	681a      	ldr	r2, [r3, #0]
 800df90:	78fb      	ldrb	r3, [r7, #3]
 800df92:	68f9      	ldr	r1, [r7, #12]
 800df94:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800df98:	4313      	orrs	r3, r2
 800df9a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800df9c:	2300      	movs	r3, #0
}
 800df9e:	4618      	mov	r0, r3
 800dfa0:	3714      	adds	r7, #20
 800dfa2:	46bd      	mov	sp, r7
 800dfa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfa8:	4770      	bx	lr

0800dfaa <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800dfaa:	b480      	push	{r7}
 800dfac:	b087      	sub	sp, #28
 800dfae:	af00      	add	r7, sp, #0
 800dfb0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800dfb6:	693b      	ldr	r3, [r7, #16]
 800dfb8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800dfbc:	689b      	ldr	r3, [r3, #8]
 800dfbe:	f003 0306 	and.w	r3, r3, #6
 800dfc2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800dfc4:	68fb      	ldr	r3, [r7, #12]
 800dfc6:	2b00      	cmp	r3, #0
 800dfc8:	d102      	bne.n	800dfd0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800dfca:	2300      	movs	r3, #0
 800dfcc:	75fb      	strb	r3, [r7, #23]
 800dfce:	e00a      	b.n	800dfe6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800dfd0:	68fb      	ldr	r3, [r7, #12]
 800dfd2:	2b02      	cmp	r3, #2
 800dfd4:	d002      	beq.n	800dfdc <USB_GetDevSpeed+0x32>
 800dfd6:	68fb      	ldr	r3, [r7, #12]
 800dfd8:	2b06      	cmp	r3, #6
 800dfda:	d102      	bne.n	800dfe2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800dfdc:	2302      	movs	r3, #2
 800dfde:	75fb      	strb	r3, [r7, #23]
 800dfe0:	e001      	b.n	800dfe6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800dfe2:	230f      	movs	r3, #15
 800dfe4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800dfe6:	7dfb      	ldrb	r3, [r7, #23]
}
 800dfe8:	4618      	mov	r0, r3
 800dfea:	371c      	adds	r7, #28
 800dfec:	46bd      	mov	sp, r7
 800dfee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dff2:	4770      	bx	lr

0800dff4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800dff4:	b480      	push	{r7}
 800dff6:	b085      	sub	sp, #20
 800dff8:	af00      	add	r7, sp, #0
 800dffa:	6078      	str	r0, [r7, #4]
 800dffc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800e002:	683b      	ldr	r3, [r7, #0]
 800e004:	781b      	ldrb	r3, [r3, #0]
 800e006:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800e008:	683b      	ldr	r3, [r7, #0]
 800e00a:	785b      	ldrb	r3, [r3, #1]
 800e00c:	2b01      	cmp	r3, #1
 800e00e:	d13a      	bne.n	800e086 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e016:	69da      	ldr	r2, [r3, #28]
 800e018:	683b      	ldr	r3, [r7, #0]
 800e01a:	781b      	ldrb	r3, [r3, #0]
 800e01c:	f003 030f 	and.w	r3, r3, #15
 800e020:	2101      	movs	r1, #1
 800e022:	fa01 f303 	lsl.w	r3, r1, r3
 800e026:	b29b      	uxth	r3, r3
 800e028:	68f9      	ldr	r1, [r7, #12]
 800e02a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e02e:	4313      	orrs	r3, r2
 800e030:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800e032:	68bb      	ldr	r3, [r7, #8]
 800e034:	015a      	lsls	r2, r3, #5
 800e036:	68fb      	ldr	r3, [r7, #12]
 800e038:	4413      	add	r3, r2
 800e03a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e03e:	681b      	ldr	r3, [r3, #0]
 800e040:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e044:	2b00      	cmp	r3, #0
 800e046:	d155      	bne.n	800e0f4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e048:	68bb      	ldr	r3, [r7, #8]
 800e04a:	015a      	lsls	r2, r3, #5
 800e04c:	68fb      	ldr	r3, [r7, #12]
 800e04e:	4413      	add	r3, r2
 800e050:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e054:	681a      	ldr	r2, [r3, #0]
 800e056:	683b      	ldr	r3, [r7, #0]
 800e058:	689b      	ldr	r3, [r3, #8]
 800e05a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800e05e:	683b      	ldr	r3, [r7, #0]
 800e060:	78db      	ldrb	r3, [r3, #3]
 800e062:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e064:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800e066:	68bb      	ldr	r3, [r7, #8]
 800e068:	059b      	lsls	r3, r3, #22
 800e06a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e06c:	4313      	orrs	r3, r2
 800e06e:	68ba      	ldr	r2, [r7, #8]
 800e070:	0151      	lsls	r1, r2, #5
 800e072:	68fa      	ldr	r2, [r7, #12]
 800e074:	440a      	add	r2, r1
 800e076:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e07a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e07e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e082:	6013      	str	r3, [r2, #0]
 800e084:	e036      	b.n	800e0f4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800e086:	68fb      	ldr	r3, [r7, #12]
 800e088:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e08c:	69da      	ldr	r2, [r3, #28]
 800e08e:	683b      	ldr	r3, [r7, #0]
 800e090:	781b      	ldrb	r3, [r3, #0]
 800e092:	f003 030f 	and.w	r3, r3, #15
 800e096:	2101      	movs	r1, #1
 800e098:	fa01 f303 	lsl.w	r3, r1, r3
 800e09c:	041b      	lsls	r3, r3, #16
 800e09e:	68f9      	ldr	r1, [r7, #12]
 800e0a0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e0a4:	4313      	orrs	r3, r2
 800e0a6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800e0a8:	68bb      	ldr	r3, [r7, #8]
 800e0aa:	015a      	lsls	r2, r3, #5
 800e0ac:	68fb      	ldr	r3, [r7, #12]
 800e0ae:	4413      	add	r3, r2
 800e0b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e0b4:	681b      	ldr	r3, [r3, #0]
 800e0b6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e0ba:	2b00      	cmp	r3, #0
 800e0bc:	d11a      	bne.n	800e0f4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800e0be:	68bb      	ldr	r3, [r7, #8]
 800e0c0:	015a      	lsls	r2, r3, #5
 800e0c2:	68fb      	ldr	r3, [r7, #12]
 800e0c4:	4413      	add	r3, r2
 800e0c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e0ca:	681a      	ldr	r2, [r3, #0]
 800e0cc:	683b      	ldr	r3, [r7, #0]
 800e0ce:	689b      	ldr	r3, [r3, #8]
 800e0d0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800e0d4:	683b      	ldr	r3, [r7, #0]
 800e0d6:	78db      	ldrb	r3, [r3, #3]
 800e0d8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800e0da:	430b      	orrs	r3, r1
 800e0dc:	4313      	orrs	r3, r2
 800e0de:	68ba      	ldr	r2, [r7, #8]
 800e0e0:	0151      	lsls	r1, r2, #5
 800e0e2:	68fa      	ldr	r2, [r7, #12]
 800e0e4:	440a      	add	r2, r1
 800e0e6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e0ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e0ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e0f2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800e0f4:	2300      	movs	r3, #0
}
 800e0f6:	4618      	mov	r0, r3
 800e0f8:	3714      	adds	r7, #20
 800e0fa:	46bd      	mov	sp, r7
 800e0fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e100:	4770      	bx	lr
	...

0800e104 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800e104:	b480      	push	{r7}
 800e106:	b085      	sub	sp, #20
 800e108:	af00      	add	r7, sp, #0
 800e10a:	6078      	str	r0, [r7, #4]
 800e10c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800e112:	683b      	ldr	r3, [r7, #0]
 800e114:	781b      	ldrb	r3, [r3, #0]
 800e116:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800e118:	683b      	ldr	r3, [r7, #0]
 800e11a:	785b      	ldrb	r3, [r3, #1]
 800e11c:	2b01      	cmp	r3, #1
 800e11e:	d161      	bne.n	800e1e4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800e120:	68bb      	ldr	r3, [r7, #8]
 800e122:	015a      	lsls	r2, r3, #5
 800e124:	68fb      	ldr	r3, [r7, #12]
 800e126:	4413      	add	r3, r2
 800e128:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e12c:	681b      	ldr	r3, [r3, #0]
 800e12e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e132:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e136:	d11f      	bne.n	800e178 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800e138:	68bb      	ldr	r3, [r7, #8]
 800e13a:	015a      	lsls	r2, r3, #5
 800e13c:	68fb      	ldr	r3, [r7, #12]
 800e13e:	4413      	add	r3, r2
 800e140:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e144:	681b      	ldr	r3, [r3, #0]
 800e146:	68ba      	ldr	r2, [r7, #8]
 800e148:	0151      	lsls	r1, r2, #5
 800e14a:	68fa      	ldr	r2, [r7, #12]
 800e14c:	440a      	add	r2, r1
 800e14e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e152:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800e156:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800e158:	68bb      	ldr	r3, [r7, #8]
 800e15a:	015a      	lsls	r2, r3, #5
 800e15c:	68fb      	ldr	r3, [r7, #12]
 800e15e:	4413      	add	r3, r2
 800e160:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e164:	681b      	ldr	r3, [r3, #0]
 800e166:	68ba      	ldr	r2, [r7, #8]
 800e168:	0151      	lsls	r1, r2, #5
 800e16a:	68fa      	ldr	r2, [r7, #12]
 800e16c:	440a      	add	r2, r1
 800e16e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e172:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800e176:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800e178:	68fb      	ldr	r3, [r7, #12]
 800e17a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e17e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e180:	683b      	ldr	r3, [r7, #0]
 800e182:	781b      	ldrb	r3, [r3, #0]
 800e184:	f003 030f 	and.w	r3, r3, #15
 800e188:	2101      	movs	r1, #1
 800e18a:	fa01 f303 	lsl.w	r3, r1, r3
 800e18e:	b29b      	uxth	r3, r3
 800e190:	43db      	mvns	r3, r3
 800e192:	68f9      	ldr	r1, [r7, #12]
 800e194:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e198:	4013      	ands	r3, r2
 800e19a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800e19c:	68fb      	ldr	r3, [r7, #12]
 800e19e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e1a2:	69da      	ldr	r2, [r3, #28]
 800e1a4:	683b      	ldr	r3, [r7, #0]
 800e1a6:	781b      	ldrb	r3, [r3, #0]
 800e1a8:	f003 030f 	and.w	r3, r3, #15
 800e1ac:	2101      	movs	r1, #1
 800e1ae:	fa01 f303 	lsl.w	r3, r1, r3
 800e1b2:	b29b      	uxth	r3, r3
 800e1b4:	43db      	mvns	r3, r3
 800e1b6:	68f9      	ldr	r1, [r7, #12]
 800e1b8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e1bc:	4013      	ands	r3, r2
 800e1be:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800e1c0:	68bb      	ldr	r3, [r7, #8]
 800e1c2:	015a      	lsls	r2, r3, #5
 800e1c4:	68fb      	ldr	r3, [r7, #12]
 800e1c6:	4413      	add	r3, r2
 800e1c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e1cc:	681a      	ldr	r2, [r3, #0]
 800e1ce:	68bb      	ldr	r3, [r7, #8]
 800e1d0:	0159      	lsls	r1, r3, #5
 800e1d2:	68fb      	ldr	r3, [r7, #12]
 800e1d4:	440b      	add	r3, r1
 800e1d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e1da:	4619      	mov	r1, r3
 800e1dc:	4b35      	ldr	r3, [pc, #212]	; (800e2b4 <USB_DeactivateEndpoint+0x1b0>)
 800e1de:	4013      	ands	r3, r2
 800e1e0:	600b      	str	r3, [r1, #0]
 800e1e2:	e060      	b.n	800e2a6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800e1e4:	68bb      	ldr	r3, [r7, #8]
 800e1e6:	015a      	lsls	r2, r3, #5
 800e1e8:	68fb      	ldr	r3, [r7, #12]
 800e1ea:	4413      	add	r3, r2
 800e1ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e1f0:	681b      	ldr	r3, [r3, #0]
 800e1f2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e1f6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e1fa:	d11f      	bne.n	800e23c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800e1fc:	68bb      	ldr	r3, [r7, #8]
 800e1fe:	015a      	lsls	r2, r3, #5
 800e200:	68fb      	ldr	r3, [r7, #12]
 800e202:	4413      	add	r3, r2
 800e204:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e208:	681b      	ldr	r3, [r3, #0]
 800e20a:	68ba      	ldr	r2, [r7, #8]
 800e20c:	0151      	lsls	r1, r2, #5
 800e20e:	68fa      	ldr	r2, [r7, #12]
 800e210:	440a      	add	r2, r1
 800e212:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e216:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800e21a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800e21c:	68bb      	ldr	r3, [r7, #8]
 800e21e:	015a      	lsls	r2, r3, #5
 800e220:	68fb      	ldr	r3, [r7, #12]
 800e222:	4413      	add	r3, r2
 800e224:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e228:	681b      	ldr	r3, [r3, #0]
 800e22a:	68ba      	ldr	r2, [r7, #8]
 800e22c:	0151      	lsls	r1, r2, #5
 800e22e:	68fa      	ldr	r2, [r7, #12]
 800e230:	440a      	add	r2, r1
 800e232:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e236:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800e23a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800e23c:	68fb      	ldr	r3, [r7, #12]
 800e23e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e242:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e244:	683b      	ldr	r3, [r7, #0]
 800e246:	781b      	ldrb	r3, [r3, #0]
 800e248:	f003 030f 	and.w	r3, r3, #15
 800e24c:	2101      	movs	r1, #1
 800e24e:	fa01 f303 	lsl.w	r3, r1, r3
 800e252:	041b      	lsls	r3, r3, #16
 800e254:	43db      	mvns	r3, r3
 800e256:	68f9      	ldr	r1, [r7, #12]
 800e258:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e25c:	4013      	ands	r3, r2
 800e25e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800e260:	68fb      	ldr	r3, [r7, #12]
 800e262:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e266:	69da      	ldr	r2, [r3, #28]
 800e268:	683b      	ldr	r3, [r7, #0]
 800e26a:	781b      	ldrb	r3, [r3, #0]
 800e26c:	f003 030f 	and.w	r3, r3, #15
 800e270:	2101      	movs	r1, #1
 800e272:	fa01 f303 	lsl.w	r3, r1, r3
 800e276:	041b      	lsls	r3, r3, #16
 800e278:	43db      	mvns	r3, r3
 800e27a:	68f9      	ldr	r1, [r7, #12]
 800e27c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e280:	4013      	ands	r3, r2
 800e282:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800e284:	68bb      	ldr	r3, [r7, #8]
 800e286:	015a      	lsls	r2, r3, #5
 800e288:	68fb      	ldr	r3, [r7, #12]
 800e28a:	4413      	add	r3, r2
 800e28c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e290:	681a      	ldr	r2, [r3, #0]
 800e292:	68bb      	ldr	r3, [r7, #8]
 800e294:	0159      	lsls	r1, r3, #5
 800e296:	68fb      	ldr	r3, [r7, #12]
 800e298:	440b      	add	r3, r1
 800e29a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e29e:	4619      	mov	r1, r3
 800e2a0:	4b05      	ldr	r3, [pc, #20]	; (800e2b8 <USB_DeactivateEndpoint+0x1b4>)
 800e2a2:	4013      	ands	r3, r2
 800e2a4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800e2a6:	2300      	movs	r3, #0
}
 800e2a8:	4618      	mov	r0, r3
 800e2aa:	3714      	adds	r7, #20
 800e2ac:	46bd      	mov	sp, r7
 800e2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2b2:	4770      	bx	lr
 800e2b4:	ec337800 	.word	0xec337800
 800e2b8:	eff37800 	.word	0xeff37800

0800e2bc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800e2bc:	b580      	push	{r7, lr}
 800e2be:	b08a      	sub	sp, #40	; 0x28
 800e2c0:	af02      	add	r7, sp, #8
 800e2c2:	60f8      	str	r0, [r7, #12]
 800e2c4:	60b9      	str	r1, [r7, #8]
 800e2c6:	4613      	mov	r3, r2
 800e2c8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e2ca:	68fb      	ldr	r3, [r7, #12]
 800e2cc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800e2ce:	68bb      	ldr	r3, [r7, #8]
 800e2d0:	781b      	ldrb	r3, [r3, #0]
 800e2d2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800e2d4:	68bb      	ldr	r3, [r7, #8]
 800e2d6:	785b      	ldrb	r3, [r3, #1]
 800e2d8:	2b01      	cmp	r3, #1
 800e2da:	f040 815c 	bne.w	800e596 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800e2de:	68bb      	ldr	r3, [r7, #8]
 800e2e0:	695b      	ldr	r3, [r3, #20]
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	d132      	bne.n	800e34c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e2e6:	69bb      	ldr	r3, [r7, #24]
 800e2e8:	015a      	lsls	r2, r3, #5
 800e2ea:	69fb      	ldr	r3, [r7, #28]
 800e2ec:	4413      	add	r3, r2
 800e2ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e2f2:	691b      	ldr	r3, [r3, #16]
 800e2f4:	69ba      	ldr	r2, [r7, #24]
 800e2f6:	0151      	lsls	r1, r2, #5
 800e2f8:	69fa      	ldr	r2, [r7, #28]
 800e2fa:	440a      	add	r2, r1
 800e2fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e300:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800e304:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800e308:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800e30a:	69bb      	ldr	r3, [r7, #24]
 800e30c:	015a      	lsls	r2, r3, #5
 800e30e:	69fb      	ldr	r3, [r7, #28]
 800e310:	4413      	add	r3, r2
 800e312:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e316:	691b      	ldr	r3, [r3, #16]
 800e318:	69ba      	ldr	r2, [r7, #24]
 800e31a:	0151      	lsls	r1, r2, #5
 800e31c:	69fa      	ldr	r2, [r7, #28]
 800e31e:	440a      	add	r2, r1
 800e320:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e324:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800e328:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e32a:	69bb      	ldr	r3, [r7, #24]
 800e32c:	015a      	lsls	r2, r3, #5
 800e32e:	69fb      	ldr	r3, [r7, #28]
 800e330:	4413      	add	r3, r2
 800e332:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e336:	691b      	ldr	r3, [r3, #16]
 800e338:	69ba      	ldr	r2, [r7, #24]
 800e33a:	0151      	lsls	r1, r2, #5
 800e33c:	69fa      	ldr	r2, [r7, #28]
 800e33e:	440a      	add	r2, r1
 800e340:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e344:	0cdb      	lsrs	r3, r3, #19
 800e346:	04db      	lsls	r3, r3, #19
 800e348:	6113      	str	r3, [r2, #16]
 800e34a:	e074      	b.n	800e436 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e34c:	69bb      	ldr	r3, [r7, #24]
 800e34e:	015a      	lsls	r2, r3, #5
 800e350:	69fb      	ldr	r3, [r7, #28]
 800e352:	4413      	add	r3, r2
 800e354:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e358:	691b      	ldr	r3, [r3, #16]
 800e35a:	69ba      	ldr	r2, [r7, #24]
 800e35c:	0151      	lsls	r1, r2, #5
 800e35e:	69fa      	ldr	r2, [r7, #28]
 800e360:	440a      	add	r2, r1
 800e362:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e366:	0cdb      	lsrs	r3, r3, #19
 800e368:	04db      	lsls	r3, r3, #19
 800e36a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e36c:	69bb      	ldr	r3, [r7, #24]
 800e36e:	015a      	lsls	r2, r3, #5
 800e370:	69fb      	ldr	r3, [r7, #28]
 800e372:	4413      	add	r3, r2
 800e374:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e378:	691b      	ldr	r3, [r3, #16]
 800e37a:	69ba      	ldr	r2, [r7, #24]
 800e37c:	0151      	lsls	r1, r2, #5
 800e37e:	69fa      	ldr	r2, [r7, #28]
 800e380:	440a      	add	r2, r1
 800e382:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e386:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800e38a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800e38e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800e390:	69bb      	ldr	r3, [r7, #24]
 800e392:	015a      	lsls	r2, r3, #5
 800e394:	69fb      	ldr	r3, [r7, #28]
 800e396:	4413      	add	r3, r2
 800e398:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e39c:	691a      	ldr	r2, [r3, #16]
 800e39e:	68bb      	ldr	r3, [r7, #8]
 800e3a0:	6959      	ldr	r1, [r3, #20]
 800e3a2:	68bb      	ldr	r3, [r7, #8]
 800e3a4:	689b      	ldr	r3, [r3, #8]
 800e3a6:	440b      	add	r3, r1
 800e3a8:	1e59      	subs	r1, r3, #1
 800e3aa:	68bb      	ldr	r3, [r7, #8]
 800e3ac:	689b      	ldr	r3, [r3, #8]
 800e3ae:	fbb1 f3f3 	udiv	r3, r1, r3
 800e3b2:	04d9      	lsls	r1, r3, #19
 800e3b4:	4b9d      	ldr	r3, [pc, #628]	; (800e62c <USB_EPStartXfer+0x370>)
 800e3b6:	400b      	ands	r3, r1
 800e3b8:	69b9      	ldr	r1, [r7, #24]
 800e3ba:	0148      	lsls	r0, r1, #5
 800e3bc:	69f9      	ldr	r1, [r7, #28]
 800e3be:	4401      	add	r1, r0
 800e3c0:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800e3c4:	4313      	orrs	r3, r2
 800e3c6:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800e3c8:	69bb      	ldr	r3, [r7, #24]
 800e3ca:	015a      	lsls	r2, r3, #5
 800e3cc:	69fb      	ldr	r3, [r7, #28]
 800e3ce:	4413      	add	r3, r2
 800e3d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e3d4:	691a      	ldr	r2, [r3, #16]
 800e3d6:	68bb      	ldr	r3, [r7, #8]
 800e3d8:	695b      	ldr	r3, [r3, #20]
 800e3da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e3de:	69b9      	ldr	r1, [r7, #24]
 800e3e0:	0148      	lsls	r0, r1, #5
 800e3e2:	69f9      	ldr	r1, [r7, #28]
 800e3e4:	4401      	add	r1, r0
 800e3e6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800e3ea:	4313      	orrs	r3, r2
 800e3ec:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800e3ee:	68bb      	ldr	r3, [r7, #8]
 800e3f0:	78db      	ldrb	r3, [r3, #3]
 800e3f2:	2b01      	cmp	r3, #1
 800e3f4:	d11f      	bne.n	800e436 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800e3f6:	69bb      	ldr	r3, [r7, #24]
 800e3f8:	015a      	lsls	r2, r3, #5
 800e3fa:	69fb      	ldr	r3, [r7, #28]
 800e3fc:	4413      	add	r3, r2
 800e3fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e402:	691b      	ldr	r3, [r3, #16]
 800e404:	69ba      	ldr	r2, [r7, #24]
 800e406:	0151      	lsls	r1, r2, #5
 800e408:	69fa      	ldr	r2, [r7, #28]
 800e40a:	440a      	add	r2, r1
 800e40c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e410:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800e414:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800e416:	69bb      	ldr	r3, [r7, #24]
 800e418:	015a      	lsls	r2, r3, #5
 800e41a:	69fb      	ldr	r3, [r7, #28]
 800e41c:	4413      	add	r3, r2
 800e41e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e422:	691b      	ldr	r3, [r3, #16]
 800e424:	69ba      	ldr	r2, [r7, #24]
 800e426:	0151      	lsls	r1, r2, #5
 800e428:	69fa      	ldr	r2, [r7, #28]
 800e42a:	440a      	add	r2, r1
 800e42c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e430:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800e434:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800e436:	79fb      	ldrb	r3, [r7, #7]
 800e438:	2b01      	cmp	r3, #1
 800e43a:	d14b      	bne.n	800e4d4 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800e43c:	68bb      	ldr	r3, [r7, #8]
 800e43e:	691b      	ldr	r3, [r3, #16]
 800e440:	2b00      	cmp	r3, #0
 800e442:	d009      	beq.n	800e458 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800e444:	69bb      	ldr	r3, [r7, #24]
 800e446:	015a      	lsls	r2, r3, #5
 800e448:	69fb      	ldr	r3, [r7, #28]
 800e44a:	4413      	add	r3, r2
 800e44c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e450:	461a      	mov	r2, r3
 800e452:	68bb      	ldr	r3, [r7, #8]
 800e454:	691b      	ldr	r3, [r3, #16]
 800e456:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800e458:	68bb      	ldr	r3, [r7, #8]
 800e45a:	78db      	ldrb	r3, [r3, #3]
 800e45c:	2b01      	cmp	r3, #1
 800e45e:	d128      	bne.n	800e4b2 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800e460:	69fb      	ldr	r3, [r7, #28]
 800e462:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e466:	689b      	ldr	r3, [r3, #8]
 800e468:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	d110      	bne.n	800e492 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800e470:	69bb      	ldr	r3, [r7, #24]
 800e472:	015a      	lsls	r2, r3, #5
 800e474:	69fb      	ldr	r3, [r7, #28]
 800e476:	4413      	add	r3, r2
 800e478:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e47c:	681b      	ldr	r3, [r3, #0]
 800e47e:	69ba      	ldr	r2, [r7, #24]
 800e480:	0151      	lsls	r1, r2, #5
 800e482:	69fa      	ldr	r2, [r7, #28]
 800e484:	440a      	add	r2, r1
 800e486:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e48a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800e48e:	6013      	str	r3, [r2, #0]
 800e490:	e00f      	b.n	800e4b2 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800e492:	69bb      	ldr	r3, [r7, #24]
 800e494:	015a      	lsls	r2, r3, #5
 800e496:	69fb      	ldr	r3, [r7, #28]
 800e498:	4413      	add	r3, r2
 800e49a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e49e:	681b      	ldr	r3, [r3, #0]
 800e4a0:	69ba      	ldr	r2, [r7, #24]
 800e4a2:	0151      	lsls	r1, r2, #5
 800e4a4:	69fa      	ldr	r2, [r7, #28]
 800e4a6:	440a      	add	r2, r1
 800e4a8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e4ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e4b0:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e4b2:	69bb      	ldr	r3, [r7, #24]
 800e4b4:	015a      	lsls	r2, r3, #5
 800e4b6:	69fb      	ldr	r3, [r7, #28]
 800e4b8:	4413      	add	r3, r2
 800e4ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e4be:	681b      	ldr	r3, [r3, #0]
 800e4c0:	69ba      	ldr	r2, [r7, #24]
 800e4c2:	0151      	lsls	r1, r2, #5
 800e4c4:	69fa      	ldr	r2, [r7, #28]
 800e4c6:	440a      	add	r2, r1
 800e4c8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e4cc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800e4d0:	6013      	str	r3, [r2, #0]
 800e4d2:	e12f      	b.n	800e734 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e4d4:	69bb      	ldr	r3, [r7, #24]
 800e4d6:	015a      	lsls	r2, r3, #5
 800e4d8:	69fb      	ldr	r3, [r7, #28]
 800e4da:	4413      	add	r3, r2
 800e4dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e4e0:	681b      	ldr	r3, [r3, #0]
 800e4e2:	69ba      	ldr	r2, [r7, #24]
 800e4e4:	0151      	lsls	r1, r2, #5
 800e4e6:	69fa      	ldr	r2, [r7, #28]
 800e4e8:	440a      	add	r2, r1
 800e4ea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e4ee:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800e4f2:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800e4f4:	68bb      	ldr	r3, [r7, #8]
 800e4f6:	78db      	ldrb	r3, [r3, #3]
 800e4f8:	2b01      	cmp	r3, #1
 800e4fa:	d015      	beq.n	800e528 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800e4fc:	68bb      	ldr	r3, [r7, #8]
 800e4fe:	695b      	ldr	r3, [r3, #20]
 800e500:	2b00      	cmp	r3, #0
 800e502:	f000 8117 	beq.w	800e734 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800e506:	69fb      	ldr	r3, [r7, #28]
 800e508:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e50c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e50e:	68bb      	ldr	r3, [r7, #8]
 800e510:	781b      	ldrb	r3, [r3, #0]
 800e512:	f003 030f 	and.w	r3, r3, #15
 800e516:	2101      	movs	r1, #1
 800e518:	fa01 f303 	lsl.w	r3, r1, r3
 800e51c:	69f9      	ldr	r1, [r7, #28]
 800e51e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e522:	4313      	orrs	r3, r2
 800e524:	634b      	str	r3, [r1, #52]	; 0x34
 800e526:	e105      	b.n	800e734 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800e528:	69fb      	ldr	r3, [r7, #28]
 800e52a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e52e:	689b      	ldr	r3, [r3, #8]
 800e530:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e534:	2b00      	cmp	r3, #0
 800e536:	d110      	bne.n	800e55a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800e538:	69bb      	ldr	r3, [r7, #24]
 800e53a:	015a      	lsls	r2, r3, #5
 800e53c:	69fb      	ldr	r3, [r7, #28]
 800e53e:	4413      	add	r3, r2
 800e540:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e544:	681b      	ldr	r3, [r3, #0]
 800e546:	69ba      	ldr	r2, [r7, #24]
 800e548:	0151      	lsls	r1, r2, #5
 800e54a:	69fa      	ldr	r2, [r7, #28]
 800e54c:	440a      	add	r2, r1
 800e54e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e552:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800e556:	6013      	str	r3, [r2, #0]
 800e558:	e00f      	b.n	800e57a <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800e55a:	69bb      	ldr	r3, [r7, #24]
 800e55c:	015a      	lsls	r2, r3, #5
 800e55e:	69fb      	ldr	r3, [r7, #28]
 800e560:	4413      	add	r3, r2
 800e562:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e566:	681b      	ldr	r3, [r3, #0]
 800e568:	69ba      	ldr	r2, [r7, #24]
 800e56a:	0151      	lsls	r1, r2, #5
 800e56c:	69fa      	ldr	r2, [r7, #28]
 800e56e:	440a      	add	r2, r1
 800e570:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e574:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e578:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800e57a:	68bb      	ldr	r3, [r7, #8]
 800e57c:	68d9      	ldr	r1, [r3, #12]
 800e57e:	68bb      	ldr	r3, [r7, #8]
 800e580:	781a      	ldrb	r2, [r3, #0]
 800e582:	68bb      	ldr	r3, [r7, #8]
 800e584:	695b      	ldr	r3, [r3, #20]
 800e586:	b298      	uxth	r0, r3
 800e588:	79fb      	ldrb	r3, [r7, #7]
 800e58a:	9300      	str	r3, [sp, #0]
 800e58c:	4603      	mov	r3, r0
 800e58e:	68f8      	ldr	r0, [r7, #12]
 800e590:	f000 fa2b 	bl	800e9ea <USB_WritePacket>
 800e594:	e0ce      	b.n	800e734 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800e596:	69bb      	ldr	r3, [r7, #24]
 800e598:	015a      	lsls	r2, r3, #5
 800e59a:	69fb      	ldr	r3, [r7, #28]
 800e59c:	4413      	add	r3, r2
 800e59e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e5a2:	691b      	ldr	r3, [r3, #16]
 800e5a4:	69ba      	ldr	r2, [r7, #24]
 800e5a6:	0151      	lsls	r1, r2, #5
 800e5a8:	69fa      	ldr	r2, [r7, #28]
 800e5aa:	440a      	add	r2, r1
 800e5ac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e5b0:	0cdb      	lsrs	r3, r3, #19
 800e5b2:	04db      	lsls	r3, r3, #19
 800e5b4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800e5b6:	69bb      	ldr	r3, [r7, #24]
 800e5b8:	015a      	lsls	r2, r3, #5
 800e5ba:	69fb      	ldr	r3, [r7, #28]
 800e5bc:	4413      	add	r3, r2
 800e5be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e5c2:	691b      	ldr	r3, [r3, #16]
 800e5c4:	69ba      	ldr	r2, [r7, #24]
 800e5c6:	0151      	lsls	r1, r2, #5
 800e5c8:	69fa      	ldr	r2, [r7, #28]
 800e5ca:	440a      	add	r2, r1
 800e5cc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e5d0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800e5d4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800e5d8:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800e5da:	68bb      	ldr	r3, [r7, #8]
 800e5dc:	695b      	ldr	r3, [r3, #20]
 800e5de:	2b00      	cmp	r3, #0
 800e5e0:	d126      	bne.n	800e630 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800e5e2:	69bb      	ldr	r3, [r7, #24]
 800e5e4:	015a      	lsls	r2, r3, #5
 800e5e6:	69fb      	ldr	r3, [r7, #28]
 800e5e8:	4413      	add	r3, r2
 800e5ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e5ee:	691a      	ldr	r2, [r3, #16]
 800e5f0:	68bb      	ldr	r3, [r7, #8]
 800e5f2:	689b      	ldr	r3, [r3, #8]
 800e5f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e5f8:	69b9      	ldr	r1, [r7, #24]
 800e5fa:	0148      	lsls	r0, r1, #5
 800e5fc:	69f9      	ldr	r1, [r7, #28]
 800e5fe:	4401      	add	r1, r0
 800e600:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800e604:	4313      	orrs	r3, r2
 800e606:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800e608:	69bb      	ldr	r3, [r7, #24]
 800e60a:	015a      	lsls	r2, r3, #5
 800e60c:	69fb      	ldr	r3, [r7, #28]
 800e60e:	4413      	add	r3, r2
 800e610:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e614:	691b      	ldr	r3, [r3, #16]
 800e616:	69ba      	ldr	r2, [r7, #24]
 800e618:	0151      	lsls	r1, r2, #5
 800e61a:	69fa      	ldr	r2, [r7, #28]
 800e61c:	440a      	add	r2, r1
 800e61e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e622:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800e626:	6113      	str	r3, [r2, #16]
 800e628:	e036      	b.n	800e698 <USB_EPStartXfer+0x3dc>
 800e62a:	bf00      	nop
 800e62c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800e630:	68bb      	ldr	r3, [r7, #8]
 800e632:	695a      	ldr	r2, [r3, #20]
 800e634:	68bb      	ldr	r3, [r7, #8]
 800e636:	689b      	ldr	r3, [r3, #8]
 800e638:	4413      	add	r3, r2
 800e63a:	1e5a      	subs	r2, r3, #1
 800e63c:	68bb      	ldr	r3, [r7, #8]
 800e63e:	689b      	ldr	r3, [r3, #8]
 800e640:	fbb2 f3f3 	udiv	r3, r2, r3
 800e644:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800e646:	69bb      	ldr	r3, [r7, #24]
 800e648:	015a      	lsls	r2, r3, #5
 800e64a:	69fb      	ldr	r3, [r7, #28]
 800e64c:	4413      	add	r3, r2
 800e64e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e652:	691a      	ldr	r2, [r3, #16]
 800e654:	8afb      	ldrh	r3, [r7, #22]
 800e656:	04d9      	lsls	r1, r3, #19
 800e658:	4b39      	ldr	r3, [pc, #228]	; (800e740 <USB_EPStartXfer+0x484>)
 800e65a:	400b      	ands	r3, r1
 800e65c:	69b9      	ldr	r1, [r7, #24]
 800e65e:	0148      	lsls	r0, r1, #5
 800e660:	69f9      	ldr	r1, [r7, #28]
 800e662:	4401      	add	r1, r0
 800e664:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800e668:	4313      	orrs	r3, r2
 800e66a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800e66c:	69bb      	ldr	r3, [r7, #24]
 800e66e:	015a      	lsls	r2, r3, #5
 800e670:	69fb      	ldr	r3, [r7, #28]
 800e672:	4413      	add	r3, r2
 800e674:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e678:	691a      	ldr	r2, [r3, #16]
 800e67a:	68bb      	ldr	r3, [r7, #8]
 800e67c:	689b      	ldr	r3, [r3, #8]
 800e67e:	8af9      	ldrh	r1, [r7, #22]
 800e680:	fb01 f303 	mul.w	r3, r1, r3
 800e684:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e688:	69b9      	ldr	r1, [r7, #24]
 800e68a:	0148      	lsls	r0, r1, #5
 800e68c:	69f9      	ldr	r1, [r7, #28]
 800e68e:	4401      	add	r1, r0
 800e690:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800e694:	4313      	orrs	r3, r2
 800e696:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800e698:	79fb      	ldrb	r3, [r7, #7]
 800e69a:	2b01      	cmp	r3, #1
 800e69c:	d10d      	bne.n	800e6ba <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800e69e:	68bb      	ldr	r3, [r7, #8]
 800e6a0:	68db      	ldr	r3, [r3, #12]
 800e6a2:	2b00      	cmp	r3, #0
 800e6a4:	d009      	beq.n	800e6ba <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800e6a6:	68bb      	ldr	r3, [r7, #8]
 800e6a8:	68d9      	ldr	r1, [r3, #12]
 800e6aa:	69bb      	ldr	r3, [r7, #24]
 800e6ac:	015a      	lsls	r2, r3, #5
 800e6ae:	69fb      	ldr	r3, [r7, #28]
 800e6b0:	4413      	add	r3, r2
 800e6b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e6b6:	460a      	mov	r2, r1
 800e6b8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800e6ba:	68bb      	ldr	r3, [r7, #8]
 800e6bc:	78db      	ldrb	r3, [r3, #3]
 800e6be:	2b01      	cmp	r3, #1
 800e6c0:	d128      	bne.n	800e714 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800e6c2:	69fb      	ldr	r3, [r7, #28]
 800e6c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e6c8:	689b      	ldr	r3, [r3, #8]
 800e6ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e6ce:	2b00      	cmp	r3, #0
 800e6d0:	d110      	bne.n	800e6f4 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800e6d2:	69bb      	ldr	r3, [r7, #24]
 800e6d4:	015a      	lsls	r2, r3, #5
 800e6d6:	69fb      	ldr	r3, [r7, #28]
 800e6d8:	4413      	add	r3, r2
 800e6da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e6de:	681b      	ldr	r3, [r3, #0]
 800e6e0:	69ba      	ldr	r2, [r7, #24]
 800e6e2:	0151      	lsls	r1, r2, #5
 800e6e4:	69fa      	ldr	r2, [r7, #28]
 800e6e6:	440a      	add	r2, r1
 800e6e8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e6ec:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800e6f0:	6013      	str	r3, [r2, #0]
 800e6f2:	e00f      	b.n	800e714 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800e6f4:	69bb      	ldr	r3, [r7, #24]
 800e6f6:	015a      	lsls	r2, r3, #5
 800e6f8:	69fb      	ldr	r3, [r7, #28]
 800e6fa:	4413      	add	r3, r2
 800e6fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e700:	681b      	ldr	r3, [r3, #0]
 800e702:	69ba      	ldr	r2, [r7, #24]
 800e704:	0151      	lsls	r1, r2, #5
 800e706:	69fa      	ldr	r2, [r7, #28]
 800e708:	440a      	add	r2, r1
 800e70a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e70e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e712:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800e714:	69bb      	ldr	r3, [r7, #24]
 800e716:	015a      	lsls	r2, r3, #5
 800e718:	69fb      	ldr	r3, [r7, #28]
 800e71a:	4413      	add	r3, r2
 800e71c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e720:	681b      	ldr	r3, [r3, #0]
 800e722:	69ba      	ldr	r2, [r7, #24]
 800e724:	0151      	lsls	r1, r2, #5
 800e726:	69fa      	ldr	r2, [r7, #28]
 800e728:	440a      	add	r2, r1
 800e72a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e72e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800e732:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800e734:	2300      	movs	r3, #0
}
 800e736:	4618      	mov	r0, r3
 800e738:	3720      	adds	r7, #32
 800e73a:	46bd      	mov	sp, r7
 800e73c:	bd80      	pop	{r7, pc}
 800e73e:	bf00      	nop
 800e740:	1ff80000 	.word	0x1ff80000

0800e744 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800e744:	b480      	push	{r7}
 800e746:	b087      	sub	sp, #28
 800e748:	af00      	add	r7, sp, #0
 800e74a:	60f8      	str	r0, [r7, #12]
 800e74c:	60b9      	str	r1, [r7, #8]
 800e74e:	4613      	mov	r3, r2
 800e750:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e752:	68fb      	ldr	r3, [r7, #12]
 800e754:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800e756:	68bb      	ldr	r3, [r7, #8]
 800e758:	781b      	ldrb	r3, [r3, #0]
 800e75a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800e75c:	68bb      	ldr	r3, [r7, #8]
 800e75e:	785b      	ldrb	r3, [r3, #1]
 800e760:	2b01      	cmp	r3, #1
 800e762:	f040 80cd 	bne.w	800e900 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800e766:	68bb      	ldr	r3, [r7, #8]
 800e768:	695b      	ldr	r3, [r3, #20]
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	d132      	bne.n	800e7d4 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e76e:	693b      	ldr	r3, [r7, #16]
 800e770:	015a      	lsls	r2, r3, #5
 800e772:	697b      	ldr	r3, [r7, #20]
 800e774:	4413      	add	r3, r2
 800e776:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e77a:	691b      	ldr	r3, [r3, #16]
 800e77c:	693a      	ldr	r2, [r7, #16]
 800e77e:	0151      	lsls	r1, r2, #5
 800e780:	697a      	ldr	r2, [r7, #20]
 800e782:	440a      	add	r2, r1
 800e784:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e788:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800e78c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800e790:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800e792:	693b      	ldr	r3, [r7, #16]
 800e794:	015a      	lsls	r2, r3, #5
 800e796:	697b      	ldr	r3, [r7, #20]
 800e798:	4413      	add	r3, r2
 800e79a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e79e:	691b      	ldr	r3, [r3, #16]
 800e7a0:	693a      	ldr	r2, [r7, #16]
 800e7a2:	0151      	lsls	r1, r2, #5
 800e7a4:	697a      	ldr	r2, [r7, #20]
 800e7a6:	440a      	add	r2, r1
 800e7a8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e7ac:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800e7b0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e7b2:	693b      	ldr	r3, [r7, #16]
 800e7b4:	015a      	lsls	r2, r3, #5
 800e7b6:	697b      	ldr	r3, [r7, #20]
 800e7b8:	4413      	add	r3, r2
 800e7ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e7be:	691b      	ldr	r3, [r3, #16]
 800e7c0:	693a      	ldr	r2, [r7, #16]
 800e7c2:	0151      	lsls	r1, r2, #5
 800e7c4:	697a      	ldr	r2, [r7, #20]
 800e7c6:	440a      	add	r2, r1
 800e7c8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e7cc:	0cdb      	lsrs	r3, r3, #19
 800e7ce:	04db      	lsls	r3, r3, #19
 800e7d0:	6113      	str	r3, [r2, #16]
 800e7d2:	e04e      	b.n	800e872 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e7d4:	693b      	ldr	r3, [r7, #16]
 800e7d6:	015a      	lsls	r2, r3, #5
 800e7d8:	697b      	ldr	r3, [r7, #20]
 800e7da:	4413      	add	r3, r2
 800e7dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e7e0:	691b      	ldr	r3, [r3, #16]
 800e7e2:	693a      	ldr	r2, [r7, #16]
 800e7e4:	0151      	lsls	r1, r2, #5
 800e7e6:	697a      	ldr	r2, [r7, #20]
 800e7e8:	440a      	add	r2, r1
 800e7ea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e7ee:	0cdb      	lsrs	r3, r3, #19
 800e7f0:	04db      	lsls	r3, r3, #19
 800e7f2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e7f4:	693b      	ldr	r3, [r7, #16]
 800e7f6:	015a      	lsls	r2, r3, #5
 800e7f8:	697b      	ldr	r3, [r7, #20]
 800e7fa:	4413      	add	r3, r2
 800e7fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e800:	691b      	ldr	r3, [r3, #16]
 800e802:	693a      	ldr	r2, [r7, #16]
 800e804:	0151      	lsls	r1, r2, #5
 800e806:	697a      	ldr	r2, [r7, #20]
 800e808:	440a      	add	r2, r1
 800e80a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e80e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800e812:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800e816:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800e818:	68bb      	ldr	r3, [r7, #8]
 800e81a:	695a      	ldr	r2, [r3, #20]
 800e81c:	68bb      	ldr	r3, [r7, #8]
 800e81e:	689b      	ldr	r3, [r3, #8]
 800e820:	429a      	cmp	r2, r3
 800e822:	d903      	bls.n	800e82c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800e824:	68bb      	ldr	r3, [r7, #8]
 800e826:	689a      	ldr	r2, [r3, #8]
 800e828:	68bb      	ldr	r3, [r7, #8]
 800e82a:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800e82c:	693b      	ldr	r3, [r7, #16]
 800e82e:	015a      	lsls	r2, r3, #5
 800e830:	697b      	ldr	r3, [r7, #20]
 800e832:	4413      	add	r3, r2
 800e834:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e838:	691b      	ldr	r3, [r3, #16]
 800e83a:	693a      	ldr	r2, [r7, #16]
 800e83c:	0151      	lsls	r1, r2, #5
 800e83e:	697a      	ldr	r2, [r7, #20]
 800e840:	440a      	add	r2, r1
 800e842:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e846:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800e84a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800e84c:	693b      	ldr	r3, [r7, #16]
 800e84e:	015a      	lsls	r2, r3, #5
 800e850:	697b      	ldr	r3, [r7, #20]
 800e852:	4413      	add	r3, r2
 800e854:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e858:	691a      	ldr	r2, [r3, #16]
 800e85a:	68bb      	ldr	r3, [r7, #8]
 800e85c:	695b      	ldr	r3, [r3, #20]
 800e85e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e862:	6939      	ldr	r1, [r7, #16]
 800e864:	0148      	lsls	r0, r1, #5
 800e866:	6979      	ldr	r1, [r7, #20]
 800e868:	4401      	add	r1, r0
 800e86a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800e86e:	4313      	orrs	r3, r2
 800e870:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800e872:	79fb      	ldrb	r3, [r7, #7]
 800e874:	2b01      	cmp	r3, #1
 800e876:	d11e      	bne.n	800e8b6 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800e878:	68bb      	ldr	r3, [r7, #8]
 800e87a:	691b      	ldr	r3, [r3, #16]
 800e87c:	2b00      	cmp	r3, #0
 800e87e:	d009      	beq.n	800e894 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800e880:	693b      	ldr	r3, [r7, #16]
 800e882:	015a      	lsls	r2, r3, #5
 800e884:	697b      	ldr	r3, [r7, #20]
 800e886:	4413      	add	r3, r2
 800e888:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e88c:	461a      	mov	r2, r3
 800e88e:	68bb      	ldr	r3, [r7, #8]
 800e890:	691b      	ldr	r3, [r3, #16]
 800e892:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e894:	693b      	ldr	r3, [r7, #16]
 800e896:	015a      	lsls	r2, r3, #5
 800e898:	697b      	ldr	r3, [r7, #20]
 800e89a:	4413      	add	r3, r2
 800e89c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e8a0:	681b      	ldr	r3, [r3, #0]
 800e8a2:	693a      	ldr	r2, [r7, #16]
 800e8a4:	0151      	lsls	r1, r2, #5
 800e8a6:	697a      	ldr	r2, [r7, #20]
 800e8a8:	440a      	add	r2, r1
 800e8aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e8ae:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800e8b2:	6013      	str	r3, [r2, #0]
 800e8b4:	e092      	b.n	800e9dc <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e8b6:	693b      	ldr	r3, [r7, #16]
 800e8b8:	015a      	lsls	r2, r3, #5
 800e8ba:	697b      	ldr	r3, [r7, #20]
 800e8bc:	4413      	add	r3, r2
 800e8be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e8c2:	681b      	ldr	r3, [r3, #0]
 800e8c4:	693a      	ldr	r2, [r7, #16]
 800e8c6:	0151      	lsls	r1, r2, #5
 800e8c8:	697a      	ldr	r2, [r7, #20]
 800e8ca:	440a      	add	r2, r1
 800e8cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e8d0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800e8d4:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800e8d6:	68bb      	ldr	r3, [r7, #8]
 800e8d8:	695b      	ldr	r3, [r3, #20]
 800e8da:	2b00      	cmp	r3, #0
 800e8dc:	d07e      	beq.n	800e9dc <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800e8de:	697b      	ldr	r3, [r7, #20]
 800e8e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e8e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e8e6:	68bb      	ldr	r3, [r7, #8]
 800e8e8:	781b      	ldrb	r3, [r3, #0]
 800e8ea:	f003 030f 	and.w	r3, r3, #15
 800e8ee:	2101      	movs	r1, #1
 800e8f0:	fa01 f303 	lsl.w	r3, r1, r3
 800e8f4:	6979      	ldr	r1, [r7, #20]
 800e8f6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e8fa:	4313      	orrs	r3, r2
 800e8fc:	634b      	str	r3, [r1, #52]	; 0x34
 800e8fe:	e06d      	b.n	800e9dc <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800e900:	693b      	ldr	r3, [r7, #16]
 800e902:	015a      	lsls	r2, r3, #5
 800e904:	697b      	ldr	r3, [r7, #20]
 800e906:	4413      	add	r3, r2
 800e908:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e90c:	691b      	ldr	r3, [r3, #16]
 800e90e:	693a      	ldr	r2, [r7, #16]
 800e910:	0151      	lsls	r1, r2, #5
 800e912:	697a      	ldr	r2, [r7, #20]
 800e914:	440a      	add	r2, r1
 800e916:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e91a:	0cdb      	lsrs	r3, r3, #19
 800e91c:	04db      	lsls	r3, r3, #19
 800e91e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800e920:	693b      	ldr	r3, [r7, #16]
 800e922:	015a      	lsls	r2, r3, #5
 800e924:	697b      	ldr	r3, [r7, #20]
 800e926:	4413      	add	r3, r2
 800e928:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e92c:	691b      	ldr	r3, [r3, #16]
 800e92e:	693a      	ldr	r2, [r7, #16]
 800e930:	0151      	lsls	r1, r2, #5
 800e932:	697a      	ldr	r2, [r7, #20]
 800e934:	440a      	add	r2, r1
 800e936:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e93a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800e93e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800e942:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800e944:	68bb      	ldr	r3, [r7, #8]
 800e946:	695b      	ldr	r3, [r3, #20]
 800e948:	2b00      	cmp	r3, #0
 800e94a:	d003      	beq.n	800e954 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800e94c:	68bb      	ldr	r3, [r7, #8]
 800e94e:	689a      	ldr	r2, [r3, #8]
 800e950:	68bb      	ldr	r3, [r7, #8]
 800e952:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800e954:	693b      	ldr	r3, [r7, #16]
 800e956:	015a      	lsls	r2, r3, #5
 800e958:	697b      	ldr	r3, [r7, #20]
 800e95a:	4413      	add	r3, r2
 800e95c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e960:	691b      	ldr	r3, [r3, #16]
 800e962:	693a      	ldr	r2, [r7, #16]
 800e964:	0151      	lsls	r1, r2, #5
 800e966:	697a      	ldr	r2, [r7, #20]
 800e968:	440a      	add	r2, r1
 800e96a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e96e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800e972:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800e974:	693b      	ldr	r3, [r7, #16]
 800e976:	015a      	lsls	r2, r3, #5
 800e978:	697b      	ldr	r3, [r7, #20]
 800e97a:	4413      	add	r3, r2
 800e97c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e980:	691a      	ldr	r2, [r3, #16]
 800e982:	68bb      	ldr	r3, [r7, #8]
 800e984:	689b      	ldr	r3, [r3, #8]
 800e986:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e98a:	6939      	ldr	r1, [r7, #16]
 800e98c:	0148      	lsls	r0, r1, #5
 800e98e:	6979      	ldr	r1, [r7, #20]
 800e990:	4401      	add	r1, r0
 800e992:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800e996:	4313      	orrs	r3, r2
 800e998:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800e99a:	79fb      	ldrb	r3, [r7, #7]
 800e99c:	2b01      	cmp	r3, #1
 800e99e:	d10d      	bne.n	800e9bc <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800e9a0:	68bb      	ldr	r3, [r7, #8]
 800e9a2:	68db      	ldr	r3, [r3, #12]
 800e9a4:	2b00      	cmp	r3, #0
 800e9a6:	d009      	beq.n	800e9bc <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800e9a8:	68bb      	ldr	r3, [r7, #8]
 800e9aa:	68d9      	ldr	r1, [r3, #12]
 800e9ac:	693b      	ldr	r3, [r7, #16]
 800e9ae:	015a      	lsls	r2, r3, #5
 800e9b0:	697b      	ldr	r3, [r7, #20]
 800e9b2:	4413      	add	r3, r2
 800e9b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e9b8:	460a      	mov	r2, r1
 800e9ba:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800e9bc:	693b      	ldr	r3, [r7, #16]
 800e9be:	015a      	lsls	r2, r3, #5
 800e9c0:	697b      	ldr	r3, [r7, #20]
 800e9c2:	4413      	add	r3, r2
 800e9c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e9c8:	681b      	ldr	r3, [r3, #0]
 800e9ca:	693a      	ldr	r2, [r7, #16]
 800e9cc:	0151      	lsls	r1, r2, #5
 800e9ce:	697a      	ldr	r2, [r7, #20]
 800e9d0:	440a      	add	r2, r1
 800e9d2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e9d6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800e9da:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800e9dc:	2300      	movs	r3, #0
}
 800e9de:	4618      	mov	r0, r3
 800e9e0:	371c      	adds	r7, #28
 800e9e2:	46bd      	mov	sp, r7
 800e9e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9e8:	4770      	bx	lr

0800e9ea <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800e9ea:	b480      	push	{r7}
 800e9ec:	b089      	sub	sp, #36	; 0x24
 800e9ee:	af00      	add	r7, sp, #0
 800e9f0:	60f8      	str	r0, [r7, #12]
 800e9f2:	60b9      	str	r1, [r7, #8]
 800e9f4:	4611      	mov	r1, r2
 800e9f6:	461a      	mov	r2, r3
 800e9f8:	460b      	mov	r3, r1
 800e9fa:	71fb      	strb	r3, [r7, #7]
 800e9fc:	4613      	mov	r3, r2
 800e9fe:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ea00:	68fb      	ldr	r3, [r7, #12]
 800ea02:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800ea04:	68bb      	ldr	r3, [r7, #8]
 800ea06:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800ea08:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800ea0c:	2b00      	cmp	r3, #0
 800ea0e:	d11a      	bne.n	800ea46 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800ea10:	88bb      	ldrh	r3, [r7, #4]
 800ea12:	3303      	adds	r3, #3
 800ea14:	089b      	lsrs	r3, r3, #2
 800ea16:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800ea18:	2300      	movs	r3, #0
 800ea1a:	61bb      	str	r3, [r7, #24]
 800ea1c:	e00f      	b.n	800ea3e <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800ea1e:	79fb      	ldrb	r3, [r7, #7]
 800ea20:	031a      	lsls	r2, r3, #12
 800ea22:	697b      	ldr	r3, [r7, #20]
 800ea24:	4413      	add	r3, r2
 800ea26:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ea2a:	461a      	mov	r2, r3
 800ea2c:	69fb      	ldr	r3, [r7, #28]
 800ea2e:	681b      	ldr	r3, [r3, #0]
 800ea30:	6013      	str	r3, [r2, #0]
      pSrc++;
 800ea32:	69fb      	ldr	r3, [r7, #28]
 800ea34:	3304      	adds	r3, #4
 800ea36:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800ea38:	69bb      	ldr	r3, [r7, #24]
 800ea3a:	3301      	adds	r3, #1
 800ea3c:	61bb      	str	r3, [r7, #24]
 800ea3e:	69ba      	ldr	r2, [r7, #24]
 800ea40:	693b      	ldr	r3, [r7, #16]
 800ea42:	429a      	cmp	r2, r3
 800ea44:	d3eb      	bcc.n	800ea1e <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800ea46:	2300      	movs	r3, #0
}
 800ea48:	4618      	mov	r0, r3
 800ea4a:	3724      	adds	r7, #36	; 0x24
 800ea4c:	46bd      	mov	sp, r7
 800ea4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea52:	4770      	bx	lr

0800ea54 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800ea54:	b480      	push	{r7}
 800ea56:	b089      	sub	sp, #36	; 0x24
 800ea58:	af00      	add	r7, sp, #0
 800ea5a:	60f8      	str	r0, [r7, #12]
 800ea5c:	60b9      	str	r1, [r7, #8]
 800ea5e:	4613      	mov	r3, r2
 800ea60:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ea62:	68fb      	ldr	r3, [r7, #12]
 800ea64:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800ea66:	68bb      	ldr	r3, [r7, #8]
 800ea68:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800ea6a:	88fb      	ldrh	r3, [r7, #6]
 800ea6c:	3303      	adds	r3, #3
 800ea6e:	089b      	lsrs	r3, r3, #2
 800ea70:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800ea72:	2300      	movs	r3, #0
 800ea74:	61bb      	str	r3, [r7, #24]
 800ea76:	e00b      	b.n	800ea90 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800ea78:	697b      	ldr	r3, [r7, #20]
 800ea7a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ea7e:	681a      	ldr	r2, [r3, #0]
 800ea80:	69fb      	ldr	r3, [r7, #28]
 800ea82:	601a      	str	r2, [r3, #0]
    pDest++;
 800ea84:	69fb      	ldr	r3, [r7, #28]
 800ea86:	3304      	adds	r3, #4
 800ea88:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800ea8a:	69bb      	ldr	r3, [r7, #24]
 800ea8c:	3301      	adds	r3, #1
 800ea8e:	61bb      	str	r3, [r7, #24]
 800ea90:	69ba      	ldr	r2, [r7, #24]
 800ea92:	693b      	ldr	r3, [r7, #16]
 800ea94:	429a      	cmp	r2, r3
 800ea96:	d3ef      	bcc.n	800ea78 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800ea98:	69fb      	ldr	r3, [r7, #28]
}
 800ea9a:	4618      	mov	r0, r3
 800ea9c:	3724      	adds	r7, #36	; 0x24
 800ea9e:	46bd      	mov	sp, r7
 800eaa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaa4:	4770      	bx	lr

0800eaa6 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800eaa6:	b480      	push	{r7}
 800eaa8:	b085      	sub	sp, #20
 800eaaa:	af00      	add	r7, sp, #0
 800eaac:	6078      	str	r0, [r7, #4]
 800eaae:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800eab4:	683b      	ldr	r3, [r7, #0]
 800eab6:	781b      	ldrb	r3, [r3, #0]
 800eab8:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800eaba:	683b      	ldr	r3, [r7, #0]
 800eabc:	785b      	ldrb	r3, [r3, #1]
 800eabe:	2b01      	cmp	r3, #1
 800eac0:	d12c      	bne.n	800eb1c <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800eac2:	68bb      	ldr	r3, [r7, #8]
 800eac4:	015a      	lsls	r2, r3, #5
 800eac6:	68fb      	ldr	r3, [r7, #12]
 800eac8:	4413      	add	r3, r2
 800eaca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800eace:	681b      	ldr	r3, [r3, #0]
 800ead0:	2b00      	cmp	r3, #0
 800ead2:	db12      	blt.n	800eafa <USB_EPSetStall+0x54>
 800ead4:	68bb      	ldr	r3, [r7, #8]
 800ead6:	2b00      	cmp	r3, #0
 800ead8:	d00f      	beq.n	800eafa <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800eada:	68bb      	ldr	r3, [r7, #8]
 800eadc:	015a      	lsls	r2, r3, #5
 800eade:	68fb      	ldr	r3, [r7, #12]
 800eae0:	4413      	add	r3, r2
 800eae2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800eae6:	681b      	ldr	r3, [r3, #0]
 800eae8:	68ba      	ldr	r2, [r7, #8]
 800eaea:	0151      	lsls	r1, r2, #5
 800eaec:	68fa      	ldr	r2, [r7, #12]
 800eaee:	440a      	add	r2, r1
 800eaf0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800eaf4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800eaf8:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800eafa:	68bb      	ldr	r3, [r7, #8]
 800eafc:	015a      	lsls	r2, r3, #5
 800eafe:	68fb      	ldr	r3, [r7, #12]
 800eb00:	4413      	add	r3, r2
 800eb02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800eb06:	681b      	ldr	r3, [r3, #0]
 800eb08:	68ba      	ldr	r2, [r7, #8]
 800eb0a:	0151      	lsls	r1, r2, #5
 800eb0c:	68fa      	ldr	r2, [r7, #12]
 800eb0e:	440a      	add	r2, r1
 800eb10:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800eb14:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800eb18:	6013      	str	r3, [r2, #0]
 800eb1a:	e02b      	b.n	800eb74 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800eb1c:	68bb      	ldr	r3, [r7, #8]
 800eb1e:	015a      	lsls	r2, r3, #5
 800eb20:	68fb      	ldr	r3, [r7, #12]
 800eb22:	4413      	add	r3, r2
 800eb24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eb28:	681b      	ldr	r3, [r3, #0]
 800eb2a:	2b00      	cmp	r3, #0
 800eb2c:	db12      	blt.n	800eb54 <USB_EPSetStall+0xae>
 800eb2e:	68bb      	ldr	r3, [r7, #8]
 800eb30:	2b00      	cmp	r3, #0
 800eb32:	d00f      	beq.n	800eb54 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800eb34:	68bb      	ldr	r3, [r7, #8]
 800eb36:	015a      	lsls	r2, r3, #5
 800eb38:	68fb      	ldr	r3, [r7, #12]
 800eb3a:	4413      	add	r3, r2
 800eb3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eb40:	681b      	ldr	r3, [r3, #0]
 800eb42:	68ba      	ldr	r2, [r7, #8]
 800eb44:	0151      	lsls	r1, r2, #5
 800eb46:	68fa      	ldr	r2, [r7, #12]
 800eb48:	440a      	add	r2, r1
 800eb4a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800eb4e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800eb52:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800eb54:	68bb      	ldr	r3, [r7, #8]
 800eb56:	015a      	lsls	r2, r3, #5
 800eb58:	68fb      	ldr	r3, [r7, #12]
 800eb5a:	4413      	add	r3, r2
 800eb5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eb60:	681b      	ldr	r3, [r3, #0]
 800eb62:	68ba      	ldr	r2, [r7, #8]
 800eb64:	0151      	lsls	r1, r2, #5
 800eb66:	68fa      	ldr	r2, [r7, #12]
 800eb68:	440a      	add	r2, r1
 800eb6a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800eb6e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800eb72:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800eb74:	2300      	movs	r3, #0
}
 800eb76:	4618      	mov	r0, r3
 800eb78:	3714      	adds	r7, #20
 800eb7a:	46bd      	mov	sp, r7
 800eb7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb80:	4770      	bx	lr

0800eb82 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800eb82:	b480      	push	{r7}
 800eb84:	b085      	sub	sp, #20
 800eb86:	af00      	add	r7, sp, #0
 800eb88:	6078      	str	r0, [r7, #4]
 800eb8a:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800eb90:	683b      	ldr	r3, [r7, #0]
 800eb92:	781b      	ldrb	r3, [r3, #0]
 800eb94:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800eb96:	683b      	ldr	r3, [r7, #0]
 800eb98:	785b      	ldrb	r3, [r3, #1]
 800eb9a:	2b01      	cmp	r3, #1
 800eb9c:	d128      	bne.n	800ebf0 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800eb9e:	68bb      	ldr	r3, [r7, #8]
 800eba0:	015a      	lsls	r2, r3, #5
 800eba2:	68fb      	ldr	r3, [r7, #12]
 800eba4:	4413      	add	r3, r2
 800eba6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ebaa:	681b      	ldr	r3, [r3, #0]
 800ebac:	68ba      	ldr	r2, [r7, #8]
 800ebae:	0151      	lsls	r1, r2, #5
 800ebb0:	68fa      	ldr	r2, [r7, #12]
 800ebb2:	440a      	add	r2, r1
 800ebb4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ebb8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800ebbc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ebbe:	683b      	ldr	r3, [r7, #0]
 800ebc0:	78db      	ldrb	r3, [r3, #3]
 800ebc2:	2b03      	cmp	r3, #3
 800ebc4:	d003      	beq.n	800ebce <USB_EPClearStall+0x4c>
 800ebc6:	683b      	ldr	r3, [r7, #0]
 800ebc8:	78db      	ldrb	r3, [r3, #3]
 800ebca:	2b02      	cmp	r3, #2
 800ebcc:	d138      	bne.n	800ec40 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800ebce:	68bb      	ldr	r3, [r7, #8]
 800ebd0:	015a      	lsls	r2, r3, #5
 800ebd2:	68fb      	ldr	r3, [r7, #12]
 800ebd4:	4413      	add	r3, r2
 800ebd6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ebda:	681b      	ldr	r3, [r3, #0]
 800ebdc:	68ba      	ldr	r2, [r7, #8]
 800ebde:	0151      	lsls	r1, r2, #5
 800ebe0:	68fa      	ldr	r2, [r7, #12]
 800ebe2:	440a      	add	r2, r1
 800ebe4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ebe8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ebec:	6013      	str	r3, [r2, #0]
 800ebee:	e027      	b.n	800ec40 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800ebf0:	68bb      	ldr	r3, [r7, #8]
 800ebf2:	015a      	lsls	r2, r3, #5
 800ebf4:	68fb      	ldr	r3, [r7, #12]
 800ebf6:	4413      	add	r3, r2
 800ebf8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ebfc:	681b      	ldr	r3, [r3, #0]
 800ebfe:	68ba      	ldr	r2, [r7, #8]
 800ec00:	0151      	lsls	r1, r2, #5
 800ec02:	68fa      	ldr	r2, [r7, #12]
 800ec04:	440a      	add	r2, r1
 800ec06:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ec0a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800ec0e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ec10:	683b      	ldr	r3, [r7, #0]
 800ec12:	78db      	ldrb	r3, [r3, #3]
 800ec14:	2b03      	cmp	r3, #3
 800ec16:	d003      	beq.n	800ec20 <USB_EPClearStall+0x9e>
 800ec18:	683b      	ldr	r3, [r7, #0]
 800ec1a:	78db      	ldrb	r3, [r3, #3]
 800ec1c:	2b02      	cmp	r3, #2
 800ec1e:	d10f      	bne.n	800ec40 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800ec20:	68bb      	ldr	r3, [r7, #8]
 800ec22:	015a      	lsls	r2, r3, #5
 800ec24:	68fb      	ldr	r3, [r7, #12]
 800ec26:	4413      	add	r3, r2
 800ec28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ec2c:	681b      	ldr	r3, [r3, #0]
 800ec2e:	68ba      	ldr	r2, [r7, #8]
 800ec30:	0151      	lsls	r1, r2, #5
 800ec32:	68fa      	ldr	r2, [r7, #12]
 800ec34:	440a      	add	r2, r1
 800ec36:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ec3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ec3e:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800ec40:	2300      	movs	r3, #0
}
 800ec42:	4618      	mov	r0, r3
 800ec44:	3714      	adds	r7, #20
 800ec46:	46bd      	mov	sp, r7
 800ec48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec4c:	4770      	bx	lr

0800ec4e <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800ec4e:	b480      	push	{r7}
 800ec50:	b085      	sub	sp, #20
 800ec52:	af00      	add	r7, sp, #0
 800ec54:	6078      	str	r0, [r7, #4]
 800ec56:	460b      	mov	r3, r1
 800ec58:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ec5a:	687b      	ldr	r3, [r7, #4]
 800ec5c:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800ec5e:	68fb      	ldr	r3, [r7, #12]
 800ec60:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ec64:	681b      	ldr	r3, [r3, #0]
 800ec66:	68fa      	ldr	r2, [r7, #12]
 800ec68:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ec6c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800ec70:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800ec72:	68fb      	ldr	r3, [r7, #12]
 800ec74:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ec78:	681a      	ldr	r2, [r3, #0]
 800ec7a:	78fb      	ldrb	r3, [r7, #3]
 800ec7c:	011b      	lsls	r3, r3, #4
 800ec7e:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800ec82:	68f9      	ldr	r1, [r7, #12]
 800ec84:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ec88:	4313      	orrs	r3, r2
 800ec8a:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800ec8c:	2300      	movs	r3, #0
}
 800ec8e:	4618      	mov	r0, r3
 800ec90:	3714      	adds	r7, #20
 800ec92:	46bd      	mov	sp, r7
 800ec94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec98:	4770      	bx	lr

0800ec9a <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800ec9a:	b480      	push	{r7}
 800ec9c:	b085      	sub	sp, #20
 800ec9e:	af00      	add	r7, sp, #0
 800eca0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eca2:	687b      	ldr	r3, [r7, #4]
 800eca4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800eca6:	68fb      	ldr	r3, [r7, #12]
 800eca8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ecac:	681b      	ldr	r3, [r3, #0]
 800ecae:	68fa      	ldr	r2, [r7, #12]
 800ecb0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800ecb4:	f023 0303 	bic.w	r3, r3, #3
 800ecb8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800ecba:	68fb      	ldr	r3, [r7, #12]
 800ecbc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ecc0:	685b      	ldr	r3, [r3, #4]
 800ecc2:	68fa      	ldr	r2, [r7, #12]
 800ecc4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ecc8:	f023 0302 	bic.w	r3, r3, #2
 800eccc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ecce:	2300      	movs	r3, #0
}
 800ecd0:	4618      	mov	r0, r3
 800ecd2:	3714      	adds	r7, #20
 800ecd4:	46bd      	mov	sp, r7
 800ecd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecda:	4770      	bx	lr

0800ecdc <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800ecdc:	b480      	push	{r7}
 800ecde:	b085      	sub	sp, #20
 800ece0:	af00      	add	r7, sp, #0
 800ece2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ece4:	687b      	ldr	r3, [r7, #4]
 800ece6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ece8:	68fb      	ldr	r3, [r7, #12]
 800ecea:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ecee:	681b      	ldr	r3, [r3, #0]
 800ecf0:	68fa      	ldr	r2, [r7, #12]
 800ecf2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800ecf6:	f023 0303 	bic.w	r3, r3, #3
 800ecfa:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ecfc:	68fb      	ldr	r3, [r7, #12]
 800ecfe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ed02:	685b      	ldr	r3, [r3, #4]
 800ed04:	68fa      	ldr	r2, [r7, #12]
 800ed06:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ed0a:	f043 0302 	orr.w	r3, r3, #2
 800ed0e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ed10:	2300      	movs	r3, #0
}
 800ed12:	4618      	mov	r0, r3
 800ed14:	3714      	adds	r7, #20
 800ed16:	46bd      	mov	sp, r7
 800ed18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed1c:	4770      	bx	lr

0800ed1e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800ed1e:	b480      	push	{r7}
 800ed20:	b085      	sub	sp, #20
 800ed22:	af00      	add	r7, sp, #0
 800ed24:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800ed26:	687b      	ldr	r3, [r7, #4]
 800ed28:	695b      	ldr	r3, [r3, #20]
 800ed2a:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800ed2c:	687b      	ldr	r3, [r7, #4]
 800ed2e:	699b      	ldr	r3, [r3, #24]
 800ed30:	68fa      	ldr	r2, [r7, #12]
 800ed32:	4013      	ands	r3, r2
 800ed34:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800ed36:	68fb      	ldr	r3, [r7, #12]
}
 800ed38:	4618      	mov	r0, r3
 800ed3a:	3714      	adds	r7, #20
 800ed3c:	46bd      	mov	sp, r7
 800ed3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed42:	4770      	bx	lr

0800ed44 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800ed44:	b480      	push	{r7}
 800ed46:	b085      	sub	sp, #20
 800ed48:	af00      	add	r7, sp, #0
 800ed4a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800ed50:	68fb      	ldr	r3, [r7, #12]
 800ed52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ed56:	699b      	ldr	r3, [r3, #24]
 800ed58:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800ed5a:	68fb      	ldr	r3, [r7, #12]
 800ed5c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ed60:	69db      	ldr	r3, [r3, #28]
 800ed62:	68ba      	ldr	r2, [r7, #8]
 800ed64:	4013      	ands	r3, r2
 800ed66:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800ed68:	68bb      	ldr	r3, [r7, #8]
 800ed6a:	0c1b      	lsrs	r3, r3, #16
}
 800ed6c:	4618      	mov	r0, r3
 800ed6e:	3714      	adds	r7, #20
 800ed70:	46bd      	mov	sp, r7
 800ed72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed76:	4770      	bx	lr

0800ed78 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800ed78:	b480      	push	{r7}
 800ed7a:	b085      	sub	sp, #20
 800ed7c:	af00      	add	r7, sp, #0
 800ed7e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800ed84:	68fb      	ldr	r3, [r7, #12]
 800ed86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ed8a:	699b      	ldr	r3, [r3, #24]
 800ed8c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800ed8e:	68fb      	ldr	r3, [r7, #12]
 800ed90:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ed94:	69db      	ldr	r3, [r3, #28]
 800ed96:	68ba      	ldr	r2, [r7, #8]
 800ed98:	4013      	ands	r3, r2
 800ed9a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800ed9c:	68bb      	ldr	r3, [r7, #8]
 800ed9e:	b29b      	uxth	r3, r3
}
 800eda0:	4618      	mov	r0, r3
 800eda2:	3714      	adds	r7, #20
 800eda4:	46bd      	mov	sp, r7
 800eda6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edaa:	4770      	bx	lr

0800edac <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800edac:	b480      	push	{r7}
 800edae:	b085      	sub	sp, #20
 800edb0:	af00      	add	r7, sp, #0
 800edb2:	6078      	str	r0, [r7, #4]
 800edb4:	460b      	mov	r3, r1
 800edb6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800edbc:	78fb      	ldrb	r3, [r7, #3]
 800edbe:	015a      	lsls	r2, r3, #5
 800edc0:	68fb      	ldr	r3, [r7, #12]
 800edc2:	4413      	add	r3, r2
 800edc4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800edc8:	689b      	ldr	r3, [r3, #8]
 800edca:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800edcc:	68fb      	ldr	r3, [r7, #12]
 800edce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800edd2:	695b      	ldr	r3, [r3, #20]
 800edd4:	68ba      	ldr	r2, [r7, #8]
 800edd6:	4013      	ands	r3, r2
 800edd8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800edda:	68bb      	ldr	r3, [r7, #8]
}
 800eddc:	4618      	mov	r0, r3
 800edde:	3714      	adds	r7, #20
 800ede0:	46bd      	mov	sp, r7
 800ede2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ede6:	4770      	bx	lr

0800ede8 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800ede8:	b480      	push	{r7}
 800edea:	b087      	sub	sp, #28
 800edec:	af00      	add	r7, sp, #0
 800edee:	6078      	str	r0, [r7, #4]
 800edf0:	460b      	mov	r3, r1
 800edf2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800edf8:	697b      	ldr	r3, [r7, #20]
 800edfa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800edfe:	691b      	ldr	r3, [r3, #16]
 800ee00:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800ee02:	697b      	ldr	r3, [r7, #20]
 800ee04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ee08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ee0a:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800ee0c:	78fb      	ldrb	r3, [r7, #3]
 800ee0e:	f003 030f 	and.w	r3, r3, #15
 800ee12:	68fa      	ldr	r2, [r7, #12]
 800ee14:	fa22 f303 	lsr.w	r3, r2, r3
 800ee18:	01db      	lsls	r3, r3, #7
 800ee1a:	b2db      	uxtb	r3, r3
 800ee1c:	693a      	ldr	r2, [r7, #16]
 800ee1e:	4313      	orrs	r3, r2
 800ee20:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800ee22:	78fb      	ldrb	r3, [r7, #3]
 800ee24:	015a      	lsls	r2, r3, #5
 800ee26:	697b      	ldr	r3, [r7, #20]
 800ee28:	4413      	add	r3, r2
 800ee2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ee2e:	689b      	ldr	r3, [r3, #8]
 800ee30:	693a      	ldr	r2, [r7, #16]
 800ee32:	4013      	ands	r3, r2
 800ee34:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800ee36:	68bb      	ldr	r3, [r7, #8]
}
 800ee38:	4618      	mov	r0, r3
 800ee3a:	371c      	adds	r7, #28
 800ee3c:	46bd      	mov	sp, r7
 800ee3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee42:	4770      	bx	lr

0800ee44 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800ee44:	b480      	push	{r7}
 800ee46:	b083      	sub	sp, #12
 800ee48:	af00      	add	r7, sp, #0
 800ee4a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	695b      	ldr	r3, [r3, #20]
 800ee50:	f003 0301 	and.w	r3, r3, #1
}
 800ee54:	4618      	mov	r0, r3
 800ee56:	370c      	adds	r7, #12
 800ee58:	46bd      	mov	sp, r7
 800ee5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee5e:	4770      	bx	lr

0800ee60 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800ee60:	b480      	push	{r7}
 800ee62:	b085      	sub	sp, #20
 800ee64:	af00      	add	r7, sp, #0
 800ee66:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ee68:	687b      	ldr	r3, [r7, #4]
 800ee6a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800ee6c:	68fb      	ldr	r3, [r7, #12]
 800ee6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ee72:	681b      	ldr	r3, [r3, #0]
 800ee74:	68fa      	ldr	r2, [r7, #12]
 800ee76:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ee7a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800ee7e:	f023 0307 	bic.w	r3, r3, #7
 800ee82:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800ee84:	68fb      	ldr	r3, [r7, #12]
 800ee86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ee8a:	685b      	ldr	r3, [r3, #4]
 800ee8c:	68fa      	ldr	r2, [r7, #12]
 800ee8e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ee92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ee96:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ee98:	2300      	movs	r3, #0
}
 800ee9a:	4618      	mov	r0, r3
 800ee9c:	3714      	adds	r7, #20
 800ee9e:	46bd      	mov	sp, r7
 800eea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eea4:	4770      	bx	lr
	...

0800eea8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800eea8:	b480      	push	{r7}
 800eeaa:	b087      	sub	sp, #28
 800eeac:	af00      	add	r7, sp, #0
 800eeae:	60f8      	str	r0, [r7, #12]
 800eeb0:	460b      	mov	r3, r1
 800eeb2:	607a      	str	r2, [r7, #4]
 800eeb4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eeb6:	68fb      	ldr	r3, [r7, #12]
 800eeb8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800eeba:	68fb      	ldr	r3, [r7, #12]
 800eebc:	333c      	adds	r3, #60	; 0x3c
 800eebe:	3304      	adds	r3, #4
 800eec0:	681b      	ldr	r3, [r3, #0]
 800eec2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800eec4:	693b      	ldr	r3, [r7, #16]
 800eec6:	4a26      	ldr	r2, [pc, #152]	; (800ef60 <USB_EP0_OutStart+0xb8>)
 800eec8:	4293      	cmp	r3, r2
 800eeca:	d90a      	bls.n	800eee2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800eecc:	697b      	ldr	r3, [r7, #20]
 800eece:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eed2:	681b      	ldr	r3, [r3, #0]
 800eed4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800eed8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800eedc:	d101      	bne.n	800eee2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800eede:	2300      	movs	r3, #0
 800eee0:	e037      	b.n	800ef52 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800eee2:	697b      	ldr	r3, [r7, #20]
 800eee4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eee8:	461a      	mov	r2, r3
 800eeea:	2300      	movs	r3, #0
 800eeec:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800eeee:	697b      	ldr	r3, [r7, #20]
 800eef0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eef4:	691b      	ldr	r3, [r3, #16]
 800eef6:	697a      	ldr	r2, [r7, #20]
 800eef8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800eefc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ef00:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800ef02:	697b      	ldr	r3, [r7, #20]
 800ef04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ef08:	691b      	ldr	r3, [r3, #16]
 800ef0a:	697a      	ldr	r2, [r7, #20]
 800ef0c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ef10:	f043 0318 	orr.w	r3, r3, #24
 800ef14:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800ef16:	697b      	ldr	r3, [r7, #20]
 800ef18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ef1c:	691b      	ldr	r3, [r3, #16]
 800ef1e:	697a      	ldr	r2, [r7, #20]
 800ef20:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ef24:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800ef28:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800ef2a:	7afb      	ldrb	r3, [r7, #11]
 800ef2c:	2b01      	cmp	r3, #1
 800ef2e:	d10f      	bne.n	800ef50 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800ef30:	697b      	ldr	r3, [r7, #20]
 800ef32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ef36:	461a      	mov	r2, r3
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800ef3c:	697b      	ldr	r3, [r7, #20]
 800ef3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ef42:	681b      	ldr	r3, [r3, #0]
 800ef44:	697a      	ldr	r2, [r7, #20]
 800ef46:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ef4a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800ef4e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ef50:	2300      	movs	r3, #0
}
 800ef52:	4618      	mov	r0, r3
 800ef54:	371c      	adds	r7, #28
 800ef56:	46bd      	mov	sp, r7
 800ef58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef5c:	4770      	bx	lr
 800ef5e:	bf00      	nop
 800ef60:	4f54300a 	.word	0x4f54300a

0800ef64 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800ef64:	b480      	push	{r7}
 800ef66:	b085      	sub	sp, #20
 800ef68:	af00      	add	r7, sp, #0
 800ef6a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800ef6c:	2300      	movs	r3, #0
 800ef6e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800ef70:	68fb      	ldr	r3, [r7, #12]
 800ef72:	3301      	adds	r3, #1
 800ef74:	60fb      	str	r3, [r7, #12]
 800ef76:	68fb      	ldr	r3, [r7, #12]
 800ef78:	4a13      	ldr	r2, [pc, #76]	; (800efc8 <USB_CoreReset+0x64>)
 800ef7a:	4293      	cmp	r3, r2
 800ef7c:	d901      	bls.n	800ef82 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800ef7e:	2303      	movs	r3, #3
 800ef80:	e01b      	b.n	800efba <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	691b      	ldr	r3, [r3, #16]
 800ef86:	2b00      	cmp	r3, #0
 800ef88:	daf2      	bge.n	800ef70 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800ef8a:	2300      	movs	r3, #0
 800ef8c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800ef8e:	687b      	ldr	r3, [r7, #4]
 800ef90:	691b      	ldr	r3, [r3, #16]
 800ef92:	f043 0201 	orr.w	r2, r3, #1
 800ef96:	687b      	ldr	r3, [r7, #4]
 800ef98:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800ef9a:	68fb      	ldr	r3, [r7, #12]
 800ef9c:	3301      	adds	r3, #1
 800ef9e:	60fb      	str	r3, [r7, #12]
 800efa0:	68fb      	ldr	r3, [r7, #12]
 800efa2:	4a09      	ldr	r2, [pc, #36]	; (800efc8 <USB_CoreReset+0x64>)
 800efa4:	4293      	cmp	r3, r2
 800efa6:	d901      	bls.n	800efac <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800efa8:	2303      	movs	r3, #3
 800efaa:	e006      	b.n	800efba <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	691b      	ldr	r3, [r3, #16]
 800efb0:	f003 0301 	and.w	r3, r3, #1
 800efb4:	2b01      	cmp	r3, #1
 800efb6:	d0f0      	beq.n	800ef9a <USB_CoreReset+0x36>

  return HAL_OK;
 800efb8:	2300      	movs	r3, #0
}
 800efba:	4618      	mov	r0, r3
 800efbc:	3714      	adds	r7, #20
 800efbe:	46bd      	mov	sp, r7
 800efc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efc4:	4770      	bx	lr
 800efc6:	bf00      	nop
 800efc8:	00030d40 	.word	0x00030d40

0800efcc <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800efcc:	b580      	push	{r7, lr}
 800efce:	b084      	sub	sp, #16
 800efd0:	af00      	add	r7, sp, #0
 800efd2:	6078      	str	r0, [r7, #4]
 800efd4:	460b      	mov	r3, r1
 800efd6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800efd8:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800efdc:	f002 f9fc 	bl	80113d8 <malloc>
 800efe0:	4603      	mov	r3, r0
 800efe2:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800efe4:	68fb      	ldr	r3, [r7, #12]
 800efe6:	2b00      	cmp	r3, #0
 800efe8:	d105      	bne.n	800eff6 <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 800efea:	687b      	ldr	r3, [r7, #4]
 800efec:	2200      	movs	r2, #0
 800efee:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800eff2:	2302      	movs	r3, #2
 800eff4:	e066      	b.n	800f0c4 <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	68fa      	ldr	r2, [r7, #12]
 800effa:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800effe:	687b      	ldr	r3, [r7, #4]
 800f000:	7c1b      	ldrb	r3, [r3, #16]
 800f002:	2b00      	cmp	r3, #0
 800f004:	d119      	bne.n	800f03a <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800f006:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f00a:	2202      	movs	r2, #2
 800f00c:	2181      	movs	r1, #129	; 0x81
 800f00e:	6878      	ldr	r0, [r7, #4]
 800f010:	f002 f839 	bl	8011086 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	2201      	movs	r2, #1
 800f018:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800f01a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f01e:	2202      	movs	r2, #2
 800f020:	2101      	movs	r1, #1
 800f022:	6878      	ldr	r0, [r7, #4]
 800f024:	f002 f82f 	bl	8011086 <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	2201      	movs	r2, #1
 800f02c:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800f030:	687b      	ldr	r3, [r7, #4]
 800f032:	2210      	movs	r2, #16
 800f034:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800f038:	e016      	b.n	800f068 <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800f03a:	2340      	movs	r3, #64	; 0x40
 800f03c:	2202      	movs	r2, #2
 800f03e:	2181      	movs	r1, #129	; 0x81
 800f040:	6878      	ldr	r0, [r7, #4]
 800f042:	f002 f820 	bl	8011086 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800f046:	687b      	ldr	r3, [r7, #4]
 800f048:	2201      	movs	r2, #1
 800f04a:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800f04c:	2340      	movs	r3, #64	; 0x40
 800f04e:	2202      	movs	r2, #2
 800f050:	2101      	movs	r1, #1
 800f052:	6878      	ldr	r0, [r7, #4]
 800f054:	f002 f817 	bl	8011086 <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	2201      	movs	r2, #1
 800f05c:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	2210      	movs	r2, #16
 800f064:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800f068:	2308      	movs	r3, #8
 800f06a:	2203      	movs	r2, #3
 800f06c:	2182      	movs	r1, #130	; 0x82
 800f06e:	6878      	ldr	r0, [r7, #4]
 800f070:	f002 f809 	bl	8011086 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800f074:	687b      	ldr	r3, [r7, #4]
 800f076:	2201      	movs	r2, #1
 800f078:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f082:	681b      	ldr	r3, [r3, #0]
 800f084:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800f086:	68fb      	ldr	r3, [r7, #12]
 800f088:	2200      	movs	r2, #0
 800f08a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800f08e:	68fb      	ldr	r3, [r7, #12]
 800f090:	2200      	movs	r2, #0
 800f092:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f096:	687b      	ldr	r3, [r7, #4]
 800f098:	7c1b      	ldrb	r3, [r3, #16]
 800f09a:	2b00      	cmp	r3, #0
 800f09c:	d109      	bne.n	800f0b2 <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f09e:	68fb      	ldr	r3, [r7, #12]
 800f0a0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800f0a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f0a8:	2101      	movs	r1, #1
 800f0aa:	6878      	ldr	r0, [r7, #4]
 800f0ac:	f002 f8da 	bl	8011264 <USBD_LL_PrepareReceive>
 800f0b0:	e007      	b.n	800f0c2 <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f0b2:	68fb      	ldr	r3, [r7, #12]
 800f0b4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800f0b8:	2340      	movs	r3, #64	; 0x40
 800f0ba:	2101      	movs	r1, #1
 800f0bc:	6878      	ldr	r0, [r7, #4]
 800f0be:	f002 f8d1 	bl	8011264 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800f0c2:	2300      	movs	r3, #0
}
 800f0c4:	4618      	mov	r0, r3
 800f0c6:	3710      	adds	r7, #16
 800f0c8:	46bd      	mov	sp, r7
 800f0ca:	bd80      	pop	{r7, pc}

0800f0cc <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f0cc:	b580      	push	{r7, lr}
 800f0ce:	b084      	sub	sp, #16
 800f0d0:	af00      	add	r7, sp, #0
 800f0d2:	6078      	str	r0, [r7, #4]
 800f0d4:	460b      	mov	r3, r1
 800f0d6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 800f0d8:	2300      	movs	r3, #0
 800f0da:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800f0dc:	2181      	movs	r1, #129	; 0x81
 800f0de:	6878      	ldr	r0, [r7, #4]
 800f0e0:	f001 fff7 	bl	80110d2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	2200      	movs	r2, #0
 800f0e8:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800f0ea:	2101      	movs	r1, #1
 800f0ec:	6878      	ldr	r0, [r7, #4]
 800f0ee:	f001 fff0 	bl	80110d2 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800f0f2:	687b      	ldr	r3, [r7, #4]
 800f0f4:	2200      	movs	r2, #0
 800f0f6:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800f0fa:	2182      	movs	r1, #130	; 0x82
 800f0fc:	6878      	ldr	r0, [r7, #4]
 800f0fe:	f001 ffe8 	bl	80110d2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	2200      	movs	r2, #0
 800f106:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800f10a:	687b      	ldr	r3, [r7, #4]
 800f10c:	2200      	movs	r2, #0
 800f10e:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800f112:	687b      	ldr	r3, [r7, #4]
 800f114:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f118:	2b00      	cmp	r3, #0
 800f11a:	d00e      	beq.n	800f13a <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800f11c:	687b      	ldr	r3, [r7, #4]
 800f11e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f122:	685b      	ldr	r3, [r3, #4]
 800f124:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f12c:	4618      	mov	r0, r3
 800f12e:	f002 f95b 	bl	80113e8 <free>
    pdev->pClassData = NULL;
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	2200      	movs	r2, #0
 800f136:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 800f13a:	7bfb      	ldrb	r3, [r7, #15]
}
 800f13c:	4618      	mov	r0, r3
 800f13e:	3710      	adds	r7, #16
 800f140:	46bd      	mov	sp, r7
 800f142:	bd80      	pop	{r7, pc}

0800f144 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800f144:	b580      	push	{r7, lr}
 800f146:	b086      	sub	sp, #24
 800f148:	af00      	add	r7, sp, #0
 800f14a:	6078      	str	r0, [r7, #4]
 800f14c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f14e:	687b      	ldr	r3, [r7, #4]
 800f150:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f154:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800f156:	2300      	movs	r3, #0
 800f158:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800f15a:	2300      	movs	r3, #0
 800f15c:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 800f15e:	2300      	movs	r3, #0
 800f160:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f162:	683b      	ldr	r3, [r7, #0]
 800f164:	781b      	ldrb	r3, [r3, #0]
 800f166:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f16a:	2b00      	cmp	r3, #0
 800f16c:	d03a      	beq.n	800f1e4 <USBD_CDC_Setup+0xa0>
 800f16e:	2b20      	cmp	r3, #32
 800f170:	f040 8097 	bne.w	800f2a2 <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 800f174:	683b      	ldr	r3, [r7, #0]
 800f176:	88db      	ldrh	r3, [r3, #6]
 800f178:	2b00      	cmp	r3, #0
 800f17a:	d029      	beq.n	800f1d0 <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 800f17c:	683b      	ldr	r3, [r7, #0]
 800f17e:	781b      	ldrb	r3, [r3, #0]
 800f180:	b25b      	sxtb	r3, r3
 800f182:	2b00      	cmp	r3, #0
 800f184:	da11      	bge.n	800f1aa <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f18c:	689b      	ldr	r3, [r3, #8]
 800f18e:	683a      	ldr	r2, [r7, #0]
 800f190:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 800f192:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800f194:	683a      	ldr	r2, [r7, #0]
 800f196:	88d2      	ldrh	r2, [r2, #6]
 800f198:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 800f19a:	6939      	ldr	r1, [r7, #16]
 800f19c:	683b      	ldr	r3, [r7, #0]
 800f19e:	88db      	ldrh	r3, [r3, #6]
 800f1a0:	461a      	mov	r2, r3
 800f1a2:	6878      	ldr	r0, [r7, #4]
 800f1a4:	f001 fa9d 	bl	80106e2 <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 800f1a8:	e082      	b.n	800f2b0 <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 800f1aa:	683b      	ldr	r3, [r7, #0]
 800f1ac:	785a      	ldrb	r2, [r3, #1]
 800f1ae:	693b      	ldr	r3, [r7, #16]
 800f1b0:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 800f1b4:	683b      	ldr	r3, [r7, #0]
 800f1b6:	88db      	ldrh	r3, [r3, #6]
 800f1b8:	b2da      	uxtb	r2, r3
 800f1ba:	693b      	ldr	r3, [r7, #16]
 800f1bc:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800f1c0:	6939      	ldr	r1, [r7, #16]
 800f1c2:	683b      	ldr	r3, [r7, #0]
 800f1c4:	88db      	ldrh	r3, [r3, #6]
 800f1c6:	461a      	mov	r2, r3
 800f1c8:	6878      	ldr	r0, [r7, #4]
 800f1ca:	f001 fab6 	bl	801073a <USBD_CtlPrepareRx>
    break;
 800f1ce:	e06f      	b.n	800f2b0 <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f1d6:	689b      	ldr	r3, [r3, #8]
 800f1d8:	683a      	ldr	r2, [r7, #0]
 800f1da:	7850      	ldrb	r0, [r2, #1]
 800f1dc:	2200      	movs	r2, #0
 800f1de:	6839      	ldr	r1, [r7, #0]
 800f1e0:	4798      	blx	r3
    break;
 800f1e2:	e065      	b.n	800f2b0 <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800f1e4:	683b      	ldr	r3, [r7, #0]
 800f1e6:	785b      	ldrb	r3, [r3, #1]
 800f1e8:	2b0b      	cmp	r3, #11
 800f1ea:	d84f      	bhi.n	800f28c <USBD_CDC_Setup+0x148>
 800f1ec:	a201      	add	r2, pc, #4	; (adr r2, 800f1f4 <USBD_CDC_Setup+0xb0>)
 800f1ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f1f2:	bf00      	nop
 800f1f4:	0800f225 	.word	0x0800f225
 800f1f8:	0800f29b 	.word	0x0800f29b
 800f1fc:	0800f28d 	.word	0x0800f28d
 800f200:	0800f28d 	.word	0x0800f28d
 800f204:	0800f28d 	.word	0x0800f28d
 800f208:	0800f28d 	.word	0x0800f28d
 800f20c:	0800f28d 	.word	0x0800f28d
 800f210:	0800f28d 	.word	0x0800f28d
 800f214:	0800f28d 	.word	0x0800f28d
 800f218:	0800f28d 	.word	0x0800f28d
 800f21c:	0800f24d 	.word	0x0800f24d
 800f220:	0800f275 	.word	0x0800f275
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f22a:	2b03      	cmp	r3, #3
 800f22c:	d107      	bne.n	800f23e <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800f22e:	f107 030c 	add.w	r3, r7, #12
 800f232:	2202      	movs	r2, #2
 800f234:	4619      	mov	r1, r3
 800f236:	6878      	ldr	r0, [r7, #4]
 800f238:	f001 fa53 	bl	80106e2 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800f23c:	e030      	b.n	800f2a0 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800f23e:	6839      	ldr	r1, [r7, #0]
 800f240:	6878      	ldr	r0, [r7, #4]
 800f242:	f001 f9dd 	bl	8010600 <USBD_CtlError>
        ret = USBD_FAIL;
 800f246:	2303      	movs	r3, #3
 800f248:	75fb      	strb	r3, [r7, #23]
      break;
 800f24a:	e029      	b.n	800f2a0 <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f252:	2b03      	cmp	r3, #3
 800f254:	d107      	bne.n	800f266 <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800f256:	f107 030f 	add.w	r3, r7, #15
 800f25a:	2201      	movs	r2, #1
 800f25c:	4619      	mov	r1, r3
 800f25e:	6878      	ldr	r0, [r7, #4]
 800f260:	f001 fa3f 	bl	80106e2 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800f264:	e01c      	b.n	800f2a0 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800f266:	6839      	ldr	r1, [r7, #0]
 800f268:	6878      	ldr	r0, [r7, #4]
 800f26a:	f001 f9c9 	bl	8010600 <USBD_CtlError>
        ret = USBD_FAIL;
 800f26e:	2303      	movs	r3, #3
 800f270:	75fb      	strb	r3, [r7, #23]
      break;
 800f272:	e015      	b.n	800f2a0 <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800f274:	687b      	ldr	r3, [r7, #4]
 800f276:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f27a:	2b03      	cmp	r3, #3
 800f27c:	d00f      	beq.n	800f29e <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 800f27e:	6839      	ldr	r1, [r7, #0]
 800f280:	6878      	ldr	r0, [r7, #4]
 800f282:	f001 f9bd 	bl	8010600 <USBD_CtlError>
        ret = USBD_FAIL;
 800f286:	2303      	movs	r3, #3
 800f288:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800f28a:	e008      	b.n	800f29e <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 800f28c:	6839      	ldr	r1, [r7, #0]
 800f28e:	6878      	ldr	r0, [r7, #4]
 800f290:	f001 f9b6 	bl	8010600 <USBD_CtlError>
      ret = USBD_FAIL;
 800f294:	2303      	movs	r3, #3
 800f296:	75fb      	strb	r3, [r7, #23]
      break;
 800f298:	e002      	b.n	800f2a0 <USBD_CDC_Setup+0x15c>
      break;
 800f29a:	bf00      	nop
 800f29c:	e008      	b.n	800f2b0 <USBD_CDC_Setup+0x16c>
      break;
 800f29e:	bf00      	nop
    }
    break;
 800f2a0:	e006      	b.n	800f2b0 <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 800f2a2:	6839      	ldr	r1, [r7, #0]
 800f2a4:	6878      	ldr	r0, [r7, #4]
 800f2a6:	f001 f9ab 	bl	8010600 <USBD_CtlError>
    ret = USBD_FAIL;
 800f2aa:	2303      	movs	r3, #3
 800f2ac:	75fb      	strb	r3, [r7, #23]
    break;
 800f2ae:	bf00      	nop
  }

  return (uint8_t)ret;
 800f2b0:	7dfb      	ldrb	r3, [r7, #23]
}
 800f2b2:	4618      	mov	r0, r3
 800f2b4:	3718      	adds	r7, #24
 800f2b6:	46bd      	mov	sp, r7
 800f2b8:	bd80      	pop	{r7, pc}
 800f2ba:	bf00      	nop

0800f2bc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800f2bc:	b580      	push	{r7, lr}
 800f2be:	b084      	sub	sp, #16
 800f2c0:	af00      	add	r7, sp, #0
 800f2c2:	6078      	str	r0, [r7, #4]
 800f2c4:	460b      	mov	r3, r1
 800f2c6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f2ce:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f2d6:	2b00      	cmp	r3, #0
 800f2d8:	d101      	bne.n	800f2de <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800f2da:	2303      	movs	r3, #3
 800f2dc:	e049      	b.n	800f372 <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f2e4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800f2e6:	78fa      	ldrb	r2, [r7, #3]
 800f2e8:	6879      	ldr	r1, [r7, #4]
 800f2ea:	4613      	mov	r3, r2
 800f2ec:	009b      	lsls	r3, r3, #2
 800f2ee:	4413      	add	r3, r2
 800f2f0:	009b      	lsls	r3, r3, #2
 800f2f2:	440b      	add	r3, r1
 800f2f4:	3318      	adds	r3, #24
 800f2f6:	681b      	ldr	r3, [r3, #0]
 800f2f8:	2b00      	cmp	r3, #0
 800f2fa:	d029      	beq.n	800f350 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800f2fc:	78fa      	ldrb	r2, [r7, #3]
 800f2fe:	6879      	ldr	r1, [r7, #4]
 800f300:	4613      	mov	r3, r2
 800f302:	009b      	lsls	r3, r3, #2
 800f304:	4413      	add	r3, r2
 800f306:	009b      	lsls	r3, r3, #2
 800f308:	440b      	add	r3, r1
 800f30a:	3318      	adds	r3, #24
 800f30c:	681a      	ldr	r2, [r3, #0]
 800f30e:	78f9      	ldrb	r1, [r7, #3]
 800f310:	68f8      	ldr	r0, [r7, #12]
 800f312:	460b      	mov	r3, r1
 800f314:	00db      	lsls	r3, r3, #3
 800f316:	1a5b      	subs	r3, r3, r1
 800f318:	009b      	lsls	r3, r3, #2
 800f31a:	4403      	add	r3, r0
 800f31c:	3344      	adds	r3, #68	; 0x44
 800f31e:	681b      	ldr	r3, [r3, #0]
 800f320:	fbb2 f1f3 	udiv	r1, r2, r3
 800f324:	fb03 f301 	mul.w	r3, r3, r1
 800f328:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800f32a:	2b00      	cmp	r3, #0
 800f32c:	d110      	bne.n	800f350 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800f32e:	78fa      	ldrb	r2, [r7, #3]
 800f330:	6879      	ldr	r1, [r7, #4]
 800f332:	4613      	mov	r3, r2
 800f334:	009b      	lsls	r3, r3, #2
 800f336:	4413      	add	r3, r2
 800f338:	009b      	lsls	r3, r3, #2
 800f33a:	440b      	add	r3, r1
 800f33c:	3318      	adds	r3, #24
 800f33e:	2200      	movs	r2, #0
 800f340:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800f342:	78f9      	ldrb	r1, [r7, #3]
 800f344:	2300      	movs	r3, #0
 800f346:	2200      	movs	r2, #0
 800f348:	6878      	ldr	r0, [r7, #4]
 800f34a:	f001 ff6a 	bl	8011222 <USBD_LL_Transmit>
 800f34e:	e00f      	b.n	800f370 <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 800f350:	68bb      	ldr	r3, [r7, #8]
 800f352:	2200      	movs	r2, #0
 800f354:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f35e:	691b      	ldr	r3, [r3, #16]
 800f360:	68ba      	ldr	r2, [r7, #8]
 800f362:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800f366:	68ba      	ldr	r2, [r7, #8]
 800f368:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800f36c:	78fa      	ldrb	r2, [r7, #3]
 800f36e:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 800f370:	2300      	movs	r3, #0
}
 800f372:	4618      	mov	r0, r3
 800f374:	3710      	adds	r7, #16
 800f376:	46bd      	mov	sp, r7
 800f378:	bd80      	pop	{r7, pc}

0800f37a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800f37a:	b580      	push	{r7, lr}
 800f37c:	b084      	sub	sp, #16
 800f37e:	af00      	add	r7, sp, #0
 800f380:	6078      	str	r0, [r7, #4]
 800f382:	460b      	mov	r3, r1
 800f384:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f38c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f394:	2b00      	cmp	r3, #0
 800f396:	d101      	bne.n	800f39c <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800f398:	2303      	movs	r3, #3
 800f39a:	e015      	b.n	800f3c8 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800f39c:	78fb      	ldrb	r3, [r7, #3]
 800f39e:	4619      	mov	r1, r3
 800f3a0:	6878      	ldr	r0, [r7, #4]
 800f3a2:	f001 ff80 	bl	80112a6 <USBD_LL_GetRxDataSize>
 800f3a6:	4602      	mov	r2, r0
 800f3a8:	68fb      	ldr	r3, [r7, #12]
 800f3aa:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f3b4:	68db      	ldr	r3, [r3, #12]
 800f3b6:	68fa      	ldr	r2, [r7, #12]
 800f3b8:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800f3bc:	68fa      	ldr	r2, [r7, #12]
 800f3be:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800f3c2:	4611      	mov	r1, r2
 800f3c4:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800f3c6:	2300      	movs	r3, #0
}
 800f3c8:	4618      	mov	r0, r3
 800f3ca:	3710      	adds	r7, #16
 800f3cc:	46bd      	mov	sp, r7
 800f3ce:	bd80      	pop	{r7, pc}

0800f3d0 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800f3d0:	b580      	push	{r7, lr}
 800f3d2:	b084      	sub	sp, #16
 800f3d4:	af00      	add	r7, sp, #0
 800f3d6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f3de:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f3e6:	2b00      	cmp	r3, #0
 800f3e8:	d015      	beq.n	800f416 <USBD_CDC_EP0_RxReady+0x46>
 800f3ea:	68fb      	ldr	r3, [r7, #12]
 800f3ec:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800f3f0:	2bff      	cmp	r3, #255	; 0xff
 800f3f2:	d010      	beq.n	800f416 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f3fa:	689b      	ldr	r3, [r3, #8]
 800f3fc:	68fa      	ldr	r2, [r7, #12]
 800f3fe:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800f402:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800f404:	68fa      	ldr	r2, [r7, #12]
 800f406:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800f40a:	b292      	uxth	r2, r2
 800f40c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800f40e:	68fb      	ldr	r3, [r7, #12]
 800f410:	22ff      	movs	r2, #255	; 0xff
 800f412:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 800f416:	2300      	movs	r3, #0
}
 800f418:	4618      	mov	r0, r3
 800f41a:	3710      	adds	r7, #16
 800f41c:	46bd      	mov	sp, r7
 800f41e:	bd80      	pop	{r7, pc}

0800f420 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800f420:	b480      	push	{r7}
 800f422:	b083      	sub	sp, #12
 800f424:	af00      	add	r7, sp, #0
 800f426:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	2243      	movs	r2, #67	; 0x43
 800f42c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800f42e:	4b03      	ldr	r3, [pc, #12]	; (800f43c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800f430:	4618      	mov	r0, r3
 800f432:	370c      	adds	r7, #12
 800f434:	46bd      	mov	sp, r7
 800f436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f43a:	4770      	bx	lr
 800f43c:	200000fc 	.word	0x200000fc

0800f440 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800f440:	b480      	push	{r7}
 800f442:	b083      	sub	sp, #12
 800f444:	af00      	add	r7, sp, #0
 800f446:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	2243      	movs	r2, #67	; 0x43
 800f44c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800f44e:	4b03      	ldr	r3, [pc, #12]	; (800f45c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800f450:	4618      	mov	r0, r3
 800f452:	370c      	adds	r7, #12
 800f454:	46bd      	mov	sp, r7
 800f456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f45a:	4770      	bx	lr
 800f45c:	200000b8 	.word	0x200000b8

0800f460 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800f460:	b480      	push	{r7}
 800f462:	b083      	sub	sp, #12
 800f464:	af00      	add	r7, sp, #0
 800f466:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	2243      	movs	r2, #67	; 0x43
 800f46c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800f46e:	4b03      	ldr	r3, [pc, #12]	; (800f47c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800f470:	4618      	mov	r0, r3
 800f472:	370c      	adds	r7, #12
 800f474:	46bd      	mov	sp, r7
 800f476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f47a:	4770      	bx	lr
 800f47c:	20000140 	.word	0x20000140

0800f480 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800f480:	b480      	push	{r7}
 800f482:	b083      	sub	sp, #12
 800f484:	af00      	add	r7, sp, #0
 800f486:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	220a      	movs	r2, #10
 800f48c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800f48e:	4b03      	ldr	r3, [pc, #12]	; (800f49c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800f490:	4618      	mov	r0, r3
 800f492:	370c      	adds	r7, #12
 800f494:	46bd      	mov	sp, r7
 800f496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f49a:	4770      	bx	lr
 800f49c:	20000074 	.word	0x20000074

0800f4a0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800f4a0:	b480      	push	{r7}
 800f4a2:	b083      	sub	sp, #12
 800f4a4:	af00      	add	r7, sp, #0
 800f4a6:	6078      	str	r0, [r7, #4]
 800f4a8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800f4aa:	683b      	ldr	r3, [r7, #0]
 800f4ac:	2b00      	cmp	r3, #0
 800f4ae:	d101      	bne.n	800f4b4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800f4b0:	2303      	movs	r3, #3
 800f4b2:	e004      	b.n	800f4be <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	683a      	ldr	r2, [r7, #0]
 800f4b8:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800f4bc:	2300      	movs	r3, #0
}
 800f4be:	4618      	mov	r0, r3
 800f4c0:	370c      	adds	r7, #12
 800f4c2:	46bd      	mov	sp, r7
 800f4c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4c8:	4770      	bx	lr

0800f4ca <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800f4ca:	b480      	push	{r7}
 800f4cc:	b087      	sub	sp, #28
 800f4ce:	af00      	add	r7, sp, #0
 800f4d0:	60f8      	str	r0, [r7, #12]
 800f4d2:	60b9      	str	r1, [r7, #8]
 800f4d4:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f4d6:	68fb      	ldr	r3, [r7, #12]
 800f4d8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f4dc:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800f4de:	697b      	ldr	r3, [r7, #20]
 800f4e0:	68ba      	ldr	r2, [r7, #8]
 800f4e2:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800f4e6:	697b      	ldr	r3, [r7, #20]
 800f4e8:	687a      	ldr	r2, [r7, #4]
 800f4ea:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800f4ee:	2300      	movs	r3, #0
}
 800f4f0:	4618      	mov	r0, r3
 800f4f2:	371c      	adds	r7, #28
 800f4f4:	46bd      	mov	sp, r7
 800f4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4fa:	4770      	bx	lr

0800f4fc <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800f4fc:	b480      	push	{r7}
 800f4fe:	b085      	sub	sp, #20
 800f500:	af00      	add	r7, sp, #0
 800f502:	6078      	str	r0, [r7, #4]
 800f504:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f50c:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800f50e:	68fb      	ldr	r3, [r7, #12]
 800f510:	683a      	ldr	r2, [r7, #0]
 800f512:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800f516:	2300      	movs	r3, #0
}
 800f518:	4618      	mov	r0, r3
 800f51a:	3714      	adds	r7, #20
 800f51c:	46bd      	mov	sp, r7
 800f51e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f522:	4770      	bx	lr

0800f524 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800f524:	b580      	push	{r7, lr}
 800f526:	b084      	sub	sp, #16
 800f528:	af00      	add	r7, sp, #0
 800f52a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f532:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800f534:	2301      	movs	r3, #1
 800f536:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800f538:	687b      	ldr	r3, [r7, #4]
 800f53a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f53e:	2b00      	cmp	r3, #0
 800f540:	d101      	bne.n	800f546 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800f542:	2303      	movs	r3, #3
 800f544:	e01a      	b.n	800f57c <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800f546:	68bb      	ldr	r3, [r7, #8]
 800f548:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800f54c:	2b00      	cmp	r3, #0
 800f54e:	d114      	bne.n	800f57a <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800f550:	68bb      	ldr	r3, [r7, #8]
 800f552:	2201      	movs	r2, #1
 800f554:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800f558:	68bb      	ldr	r3, [r7, #8]
 800f55a:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800f562:	68bb      	ldr	r3, [r7, #8]
 800f564:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800f568:	68bb      	ldr	r3, [r7, #8]
 800f56a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800f56e:	2181      	movs	r1, #129	; 0x81
 800f570:	6878      	ldr	r0, [r7, #4]
 800f572:	f001 fe56 	bl	8011222 <USBD_LL_Transmit>

    ret = USBD_OK;
 800f576:	2300      	movs	r3, #0
 800f578:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800f57a:	7bfb      	ldrb	r3, [r7, #15]
}
 800f57c:	4618      	mov	r0, r3
 800f57e:	3710      	adds	r7, #16
 800f580:	46bd      	mov	sp, r7
 800f582:	bd80      	pop	{r7, pc}

0800f584 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800f584:	b580      	push	{r7, lr}
 800f586:	b084      	sub	sp, #16
 800f588:	af00      	add	r7, sp, #0
 800f58a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f58c:	687b      	ldr	r3, [r7, #4]
 800f58e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f592:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f59a:	2b00      	cmp	r3, #0
 800f59c:	d101      	bne.n	800f5a2 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800f59e:	2303      	movs	r3, #3
 800f5a0:	e016      	b.n	800f5d0 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f5a2:	687b      	ldr	r3, [r7, #4]
 800f5a4:	7c1b      	ldrb	r3, [r3, #16]
 800f5a6:	2b00      	cmp	r3, #0
 800f5a8:	d109      	bne.n	800f5be <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f5aa:	68fb      	ldr	r3, [r7, #12]
 800f5ac:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800f5b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f5b4:	2101      	movs	r1, #1
 800f5b6:	6878      	ldr	r0, [r7, #4]
 800f5b8:	f001 fe54 	bl	8011264 <USBD_LL_PrepareReceive>
 800f5bc:	e007      	b.n	800f5ce <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f5be:	68fb      	ldr	r3, [r7, #12]
 800f5c0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800f5c4:	2340      	movs	r3, #64	; 0x40
 800f5c6:	2101      	movs	r1, #1
 800f5c8:	6878      	ldr	r0, [r7, #4]
 800f5ca:	f001 fe4b 	bl	8011264 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800f5ce:	2300      	movs	r3, #0
}
 800f5d0:	4618      	mov	r0, r3
 800f5d2:	3710      	adds	r7, #16
 800f5d4:	46bd      	mov	sp, r7
 800f5d6:	bd80      	pop	{r7, pc}

0800f5d8 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800f5d8:	b580      	push	{r7, lr}
 800f5da:	b086      	sub	sp, #24
 800f5dc:	af00      	add	r7, sp, #0
 800f5de:	60f8      	str	r0, [r7, #12]
 800f5e0:	60b9      	str	r1, [r7, #8]
 800f5e2:	4613      	mov	r3, r2
 800f5e4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800f5e6:	68fb      	ldr	r3, [r7, #12]
 800f5e8:	2b00      	cmp	r3, #0
 800f5ea:	d101      	bne.n	800f5f0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800f5ec:	2303      	movs	r3, #3
 800f5ee:	e025      	b.n	800f63c <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 800f5f0:	68fb      	ldr	r3, [r7, #12]
 800f5f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f5f6:	2b00      	cmp	r3, #0
 800f5f8:	d003      	beq.n	800f602 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800f5fa:	68fb      	ldr	r3, [r7, #12]
 800f5fc:	2200      	movs	r2, #0
 800f5fe:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 800f602:	68fb      	ldr	r3, [r7, #12]
 800f604:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 800f608:	2b00      	cmp	r3, #0
 800f60a:	d003      	beq.n	800f614 <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 800f60c:	68fb      	ldr	r3, [r7, #12]
 800f60e:	2200      	movs	r2, #0
 800f610:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800f614:	68bb      	ldr	r3, [r7, #8]
 800f616:	2b00      	cmp	r3, #0
 800f618:	d003      	beq.n	800f622 <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 800f61a:	68fb      	ldr	r3, [r7, #12]
 800f61c:	68ba      	ldr	r2, [r7, #8]
 800f61e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f622:	68fb      	ldr	r3, [r7, #12]
 800f624:	2201      	movs	r2, #1
 800f626:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800f62a:	68fb      	ldr	r3, [r7, #12]
 800f62c:	79fa      	ldrb	r2, [r7, #7]
 800f62e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800f630:	68f8      	ldr	r0, [r7, #12]
 800f632:	f001 fcc1 	bl	8010fb8 <USBD_LL_Init>
 800f636:	4603      	mov	r3, r0
 800f638:	75fb      	strb	r3, [r7, #23]

  return ret;
 800f63a:	7dfb      	ldrb	r3, [r7, #23]
}
 800f63c:	4618      	mov	r0, r3
 800f63e:	3718      	adds	r7, #24
 800f640:	46bd      	mov	sp, r7
 800f642:	bd80      	pop	{r7, pc}

0800f644 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800f644:	b580      	push	{r7, lr}
 800f646:	b084      	sub	sp, #16
 800f648:	af00      	add	r7, sp, #0
 800f64a:	6078      	str	r0, [r7, #4]
 800f64c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800f64e:	2300      	movs	r3, #0
 800f650:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800f652:	683b      	ldr	r3, [r7, #0]
 800f654:	2b00      	cmp	r3, #0
 800f656:	d101      	bne.n	800f65c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800f658:	2303      	movs	r3, #3
 800f65a:	e010      	b.n	800f67e <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800f65c:	687b      	ldr	r3, [r7, #4]
 800f65e:	683a      	ldr	r2, [r7, #0]
 800f660:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 800f664:	687b      	ldr	r3, [r7, #4]
 800f666:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f66a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f66c:	f107 020e 	add.w	r2, r7, #14
 800f670:	4610      	mov	r0, r2
 800f672:	4798      	blx	r3
 800f674:	4602      	mov	r2, r0
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 800f67c:	2300      	movs	r3, #0
}
 800f67e:	4618      	mov	r0, r3
 800f680:	3710      	adds	r7, #16
 800f682:	46bd      	mov	sp, r7
 800f684:	bd80      	pop	{r7, pc}

0800f686 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800f686:	b580      	push	{r7, lr}
 800f688:	b082      	sub	sp, #8
 800f68a:	af00      	add	r7, sp, #0
 800f68c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800f68e:	6878      	ldr	r0, [r7, #4]
 800f690:	f001 fcde 	bl	8011050 <USBD_LL_Start>
 800f694:	4603      	mov	r3, r0
}
 800f696:	4618      	mov	r0, r3
 800f698:	3708      	adds	r7, #8
 800f69a:	46bd      	mov	sp, r7
 800f69c:	bd80      	pop	{r7, pc}

0800f69e <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800f69e:	b480      	push	{r7}
 800f6a0:	b083      	sub	sp, #12
 800f6a2:	af00      	add	r7, sp, #0
 800f6a4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800f6a6:	2300      	movs	r3, #0
}
 800f6a8:	4618      	mov	r0, r3
 800f6aa:	370c      	adds	r7, #12
 800f6ac:	46bd      	mov	sp, r7
 800f6ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6b2:	4770      	bx	lr

0800f6b4 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f6b4:	b580      	push	{r7, lr}
 800f6b6:	b084      	sub	sp, #16
 800f6b8:	af00      	add	r7, sp, #0
 800f6ba:	6078      	str	r0, [r7, #4]
 800f6bc:	460b      	mov	r3, r1
 800f6be:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800f6c0:	2303      	movs	r3, #3
 800f6c2:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800f6c4:	687b      	ldr	r3, [r7, #4]
 800f6c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f6ca:	2b00      	cmp	r3, #0
 800f6cc:	d009      	beq.n	800f6e2 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800f6ce:	687b      	ldr	r3, [r7, #4]
 800f6d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f6d4:	681b      	ldr	r3, [r3, #0]
 800f6d6:	78fa      	ldrb	r2, [r7, #3]
 800f6d8:	4611      	mov	r1, r2
 800f6da:	6878      	ldr	r0, [r7, #4]
 800f6dc:	4798      	blx	r3
 800f6de:	4603      	mov	r3, r0
 800f6e0:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800f6e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800f6e4:	4618      	mov	r0, r3
 800f6e6:	3710      	adds	r7, #16
 800f6e8:	46bd      	mov	sp, r7
 800f6ea:	bd80      	pop	{r7, pc}

0800f6ec <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f6ec:	b580      	push	{r7, lr}
 800f6ee:	b082      	sub	sp, #8
 800f6f0:	af00      	add	r7, sp, #0
 800f6f2:	6078      	str	r0, [r7, #4]
 800f6f4:	460b      	mov	r3, r1
 800f6f6:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f6fe:	2b00      	cmp	r3, #0
 800f700:	d007      	beq.n	800f712 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f708:	685b      	ldr	r3, [r3, #4]
 800f70a:	78fa      	ldrb	r2, [r7, #3]
 800f70c:	4611      	mov	r1, r2
 800f70e:	6878      	ldr	r0, [r7, #4]
 800f710:	4798      	blx	r3
  }

  return USBD_OK;
 800f712:	2300      	movs	r3, #0
}
 800f714:	4618      	mov	r0, r3
 800f716:	3708      	adds	r7, #8
 800f718:	46bd      	mov	sp, r7
 800f71a:	bd80      	pop	{r7, pc}

0800f71c <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800f71c:	b580      	push	{r7, lr}
 800f71e:	b084      	sub	sp, #16
 800f720:	af00      	add	r7, sp, #0
 800f722:	6078      	str	r0, [r7, #4]
 800f724:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800f726:	687b      	ldr	r3, [r7, #4]
 800f728:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800f72c:	6839      	ldr	r1, [r7, #0]
 800f72e:	4618      	mov	r0, r3
 800f730:	f000 ff2c 	bl	801058c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	2201      	movs	r2, #1
 800f738:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800f742:	461a      	mov	r2, r3
 800f744:	687b      	ldr	r3, [r7, #4]
 800f746:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800f74a:	687b      	ldr	r3, [r7, #4]
 800f74c:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800f750:	f003 031f 	and.w	r3, r3, #31
 800f754:	2b01      	cmp	r3, #1
 800f756:	d00e      	beq.n	800f776 <USBD_LL_SetupStage+0x5a>
 800f758:	2b01      	cmp	r3, #1
 800f75a:	d302      	bcc.n	800f762 <USBD_LL_SetupStage+0x46>
 800f75c:	2b02      	cmp	r3, #2
 800f75e:	d014      	beq.n	800f78a <USBD_LL_SetupStage+0x6e>
 800f760:	e01d      	b.n	800f79e <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800f762:	687b      	ldr	r3, [r7, #4]
 800f764:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800f768:	4619      	mov	r1, r3
 800f76a:	6878      	ldr	r0, [r7, #4]
 800f76c:	f000 fa18 	bl	800fba0 <USBD_StdDevReq>
 800f770:	4603      	mov	r3, r0
 800f772:	73fb      	strb	r3, [r7, #15]
      break;
 800f774:	e020      	b.n	800f7b8 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800f77c:	4619      	mov	r1, r3
 800f77e:	6878      	ldr	r0, [r7, #4]
 800f780:	f000 fa7c 	bl	800fc7c <USBD_StdItfReq>
 800f784:	4603      	mov	r3, r0
 800f786:	73fb      	strb	r3, [r7, #15]
      break;
 800f788:	e016      	b.n	800f7b8 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800f78a:	687b      	ldr	r3, [r7, #4]
 800f78c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800f790:	4619      	mov	r1, r3
 800f792:	6878      	ldr	r0, [r7, #4]
 800f794:	f000 fab8 	bl	800fd08 <USBD_StdEPReq>
 800f798:	4603      	mov	r3, r0
 800f79a:	73fb      	strb	r3, [r7, #15]
      break;
 800f79c:	e00c      	b.n	800f7b8 <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800f79e:	687b      	ldr	r3, [r7, #4]
 800f7a0:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800f7a4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800f7a8:	b2db      	uxtb	r3, r3
 800f7aa:	4619      	mov	r1, r3
 800f7ac:	6878      	ldr	r0, [r7, #4]
 800f7ae:	f001 fcaf 	bl	8011110 <USBD_LL_StallEP>
 800f7b2:	4603      	mov	r3, r0
 800f7b4:	73fb      	strb	r3, [r7, #15]
      break;
 800f7b6:	bf00      	nop
  }

  return ret;
 800f7b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800f7ba:	4618      	mov	r0, r3
 800f7bc:	3710      	adds	r7, #16
 800f7be:	46bd      	mov	sp, r7
 800f7c0:	bd80      	pop	{r7, pc}

0800f7c2 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800f7c2:	b580      	push	{r7, lr}
 800f7c4:	b086      	sub	sp, #24
 800f7c6:	af00      	add	r7, sp, #0
 800f7c8:	60f8      	str	r0, [r7, #12]
 800f7ca:	460b      	mov	r3, r1
 800f7cc:	607a      	str	r2, [r7, #4]
 800f7ce:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800f7d0:	7afb      	ldrb	r3, [r7, #11]
 800f7d2:	2b00      	cmp	r3, #0
 800f7d4:	d137      	bne.n	800f846 <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 800f7d6:	68fb      	ldr	r3, [r7, #12]
 800f7d8:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800f7dc:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800f7de:	68fb      	ldr	r3, [r7, #12]
 800f7e0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800f7e4:	2b03      	cmp	r3, #3
 800f7e6:	d14a      	bne.n	800f87e <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800f7e8:	693b      	ldr	r3, [r7, #16]
 800f7ea:	689a      	ldr	r2, [r3, #8]
 800f7ec:	693b      	ldr	r3, [r7, #16]
 800f7ee:	68db      	ldr	r3, [r3, #12]
 800f7f0:	429a      	cmp	r2, r3
 800f7f2:	d913      	bls.n	800f81c <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800f7f4:	693b      	ldr	r3, [r7, #16]
 800f7f6:	689a      	ldr	r2, [r3, #8]
 800f7f8:	693b      	ldr	r3, [r7, #16]
 800f7fa:	68db      	ldr	r3, [r3, #12]
 800f7fc:	1ad2      	subs	r2, r2, r3
 800f7fe:	693b      	ldr	r3, [r7, #16]
 800f800:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800f802:	693b      	ldr	r3, [r7, #16]
 800f804:	68da      	ldr	r2, [r3, #12]
 800f806:	693b      	ldr	r3, [r7, #16]
 800f808:	689b      	ldr	r3, [r3, #8]
 800f80a:	4293      	cmp	r3, r2
 800f80c:	bf28      	it	cs
 800f80e:	4613      	movcs	r3, r2
 800f810:	461a      	mov	r2, r3
 800f812:	6879      	ldr	r1, [r7, #4]
 800f814:	68f8      	ldr	r0, [r7, #12]
 800f816:	f000 ffad 	bl	8010774 <USBD_CtlContinueRx>
 800f81a:	e030      	b.n	800f87e <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800f81c:	68fb      	ldr	r3, [r7, #12]
 800f81e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f822:	691b      	ldr	r3, [r3, #16]
 800f824:	2b00      	cmp	r3, #0
 800f826:	d00a      	beq.n	800f83e <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800f828:	68fb      	ldr	r3, [r7, #12]
 800f82a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800f82e:	2b03      	cmp	r3, #3
 800f830:	d105      	bne.n	800f83e <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800f832:	68fb      	ldr	r3, [r7, #12]
 800f834:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f838:	691b      	ldr	r3, [r3, #16]
 800f83a:	68f8      	ldr	r0, [r7, #12]
 800f83c:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 800f83e:	68f8      	ldr	r0, [r7, #12]
 800f840:	f000 ffa9 	bl	8010796 <USBD_CtlSendStatus>
 800f844:	e01b      	b.n	800f87e <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800f846:	68fb      	ldr	r3, [r7, #12]
 800f848:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f84c:	699b      	ldr	r3, [r3, #24]
 800f84e:	2b00      	cmp	r3, #0
 800f850:	d013      	beq.n	800f87a <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800f852:	68fb      	ldr	r3, [r7, #12]
 800f854:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800f858:	2b03      	cmp	r3, #3
 800f85a:	d10e      	bne.n	800f87a <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800f85c:	68fb      	ldr	r3, [r7, #12]
 800f85e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f862:	699b      	ldr	r3, [r3, #24]
 800f864:	7afa      	ldrb	r2, [r7, #11]
 800f866:	4611      	mov	r1, r2
 800f868:	68f8      	ldr	r0, [r7, #12]
 800f86a:	4798      	blx	r3
 800f86c:	4603      	mov	r3, r0
 800f86e:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800f870:	7dfb      	ldrb	r3, [r7, #23]
 800f872:	2b00      	cmp	r3, #0
 800f874:	d003      	beq.n	800f87e <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 800f876:	7dfb      	ldrb	r3, [r7, #23]
 800f878:	e002      	b.n	800f880 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800f87a:	2303      	movs	r3, #3
 800f87c:	e000      	b.n	800f880 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 800f87e:	2300      	movs	r3, #0
}
 800f880:	4618      	mov	r0, r3
 800f882:	3718      	adds	r7, #24
 800f884:	46bd      	mov	sp, r7
 800f886:	bd80      	pop	{r7, pc}

0800f888 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800f888:	b580      	push	{r7, lr}
 800f88a:	b086      	sub	sp, #24
 800f88c:	af00      	add	r7, sp, #0
 800f88e:	60f8      	str	r0, [r7, #12]
 800f890:	460b      	mov	r3, r1
 800f892:	607a      	str	r2, [r7, #4]
 800f894:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800f896:	7afb      	ldrb	r3, [r7, #11]
 800f898:	2b00      	cmp	r3, #0
 800f89a:	d16a      	bne.n	800f972 <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 800f89c:	68fb      	ldr	r3, [r7, #12]
 800f89e:	3314      	adds	r3, #20
 800f8a0:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800f8a2:	68fb      	ldr	r3, [r7, #12]
 800f8a4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800f8a8:	2b02      	cmp	r3, #2
 800f8aa:	d155      	bne.n	800f958 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 800f8ac:	693b      	ldr	r3, [r7, #16]
 800f8ae:	689a      	ldr	r2, [r3, #8]
 800f8b0:	693b      	ldr	r3, [r7, #16]
 800f8b2:	68db      	ldr	r3, [r3, #12]
 800f8b4:	429a      	cmp	r2, r3
 800f8b6:	d914      	bls.n	800f8e2 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800f8b8:	693b      	ldr	r3, [r7, #16]
 800f8ba:	689a      	ldr	r2, [r3, #8]
 800f8bc:	693b      	ldr	r3, [r7, #16]
 800f8be:	68db      	ldr	r3, [r3, #12]
 800f8c0:	1ad2      	subs	r2, r2, r3
 800f8c2:	693b      	ldr	r3, [r7, #16]
 800f8c4:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800f8c6:	693b      	ldr	r3, [r7, #16]
 800f8c8:	689b      	ldr	r3, [r3, #8]
 800f8ca:	461a      	mov	r2, r3
 800f8cc:	6879      	ldr	r1, [r7, #4]
 800f8ce:	68f8      	ldr	r0, [r7, #12]
 800f8d0:	f000 ff22 	bl	8010718 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f8d4:	2300      	movs	r3, #0
 800f8d6:	2200      	movs	r2, #0
 800f8d8:	2100      	movs	r1, #0
 800f8da:	68f8      	ldr	r0, [r7, #12]
 800f8dc:	f001 fcc2 	bl	8011264 <USBD_LL_PrepareReceive>
 800f8e0:	e03a      	b.n	800f958 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800f8e2:	693b      	ldr	r3, [r7, #16]
 800f8e4:	68da      	ldr	r2, [r3, #12]
 800f8e6:	693b      	ldr	r3, [r7, #16]
 800f8e8:	689b      	ldr	r3, [r3, #8]
 800f8ea:	429a      	cmp	r2, r3
 800f8ec:	d11c      	bne.n	800f928 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800f8ee:	693b      	ldr	r3, [r7, #16]
 800f8f0:	685a      	ldr	r2, [r3, #4]
 800f8f2:	693b      	ldr	r3, [r7, #16]
 800f8f4:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800f8f6:	429a      	cmp	r2, r3
 800f8f8:	d316      	bcc.n	800f928 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800f8fa:	693b      	ldr	r3, [r7, #16]
 800f8fc:	685a      	ldr	r2, [r3, #4]
 800f8fe:	68fb      	ldr	r3, [r7, #12]
 800f900:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800f904:	429a      	cmp	r2, r3
 800f906:	d20f      	bcs.n	800f928 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800f908:	2200      	movs	r2, #0
 800f90a:	2100      	movs	r1, #0
 800f90c:	68f8      	ldr	r0, [r7, #12]
 800f90e:	f000 ff03 	bl	8010718 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800f912:	68fb      	ldr	r3, [r7, #12]
 800f914:	2200      	movs	r2, #0
 800f916:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f91a:	2300      	movs	r3, #0
 800f91c:	2200      	movs	r2, #0
 800f91e:	2100      	movs	r1, #0
 800f920:	68f8      	ldr	r0, [r7, #12]
 800f922:	f001 fc9f 	bl	8011264 <USBD_LL_PrepareReceive>
 800f926:	e017      	b.n	800f958 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800f928:	68fb      	ldr	r3, [r7, #12]
 800f92a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f92e:	68db      	ldr	r3, [r3, #12]
 800f930:	2b00      	cmp	r3, #0
 800f932:	d00a      	beq.n	800f94a <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800f934:	68fb      	ldr	r3, [r7, #12]
 800f936:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800f93a:	2b03      	cmp	r3, #3
 800f93c:	d105      	bne.n	800f94a <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800f93e:	68fb      	ldr	r3, [r7, #12]
 800f940:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f944:	68db      	ldr	r3, [r3, #12]
 800f946:	68f8      	ldr	r0, [r7, #12]
 800f948:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800f94a:	2180      	movs	r1, #128	; 0x80
 800f94c:	68f8      	ldr	r0, [r7, #12]
 800f94e:	f001 fbdf 	bl	8011110 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800f952:	68f8      	ldr	r0, [r7, #12]
 800f954:	f000 ff32 	bl	80107bc <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800f958:	68fb      	ldr	r3, [r7, #12]
 800f95a:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800f95e:	2b01      	cmp	r3, #1
 800f960:	d123      	bne.n	800f9aa <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800f962:	68f8      	ldr	r0, [r7, #12]
 800f964:	f7ff fe9b 	bl	800f69e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800f968:	68fb      	ldr	r3, [r7, #12]
 800f96a:	2200      	movs	r2, #0
 800f96c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800f970:	e01b      	b.n	800f9aa <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800f972:	68fb      	ldr	r3, [r7, #12]
 800f974:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f978:	695b      	ldr	r3, [r3, #20]
 800f97a:	2b00      	cmp	r3, #0
 800f97c:	d013      	beq.n	800f9a6 <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800f97e:	68fb      	ldr	r3, [r7, #12]
 800f980:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800f984:	2b03      	cmp	r3, #3
 800f986:	d10e      	bne.n	800f9a6 <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800f988:	68fb      	ldr	r3, [r7, #12]
 800f98a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f98e:	695b      	ldr	r3, [r3, #20]
 800f990:	7afa      	ldrb	r2, [r7, #11]
 800f992:	4611      	mov	r1, r2
 800f994:	68f8      	ldr	r0, [r7, #12]
 800f996:	4798      	blx	r3
 800f998:	4603      	mov	r3, r0
 800f99a:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800f99c:	7dfb      	ldrb	r3, [r7, #23]
 800f99e:	2b00      	cmp	r3, #0
 800f9a0:	d003      	beq.n	800f9aa <USBD_LL_DataInStage+0x122>
    {
      return ret;
 800f9a2:	7dfb      	ldrb	r3, [r7, #23]
 800f9a4:	e002      	b.n	800f9ac <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800f9a6:	2303      	movs	r3, #3
 800f9a8:	e000      	b.n	800f9ac <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 800f9aa:	2300      	movs	r3, #0
}
 800f9ac:	4618      	mov	r0, r3
 800f9ae:	3718      	adds	r7, #24
 800f9b0:	46bd      	mov	sp, r7
 800f9b2:	bd80      	pop	{r7, pc}

0800f9b4 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800f9b4:	b580      	push	{r7, lr}
 800f9b6:	b082      	sub	sp, #8
 800f9b8:	af00      	add	r7, sp, #0
 800f9ba:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	2201      	movs	r2, #1
 800f9c0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	2200      	movs	r2, #0
 800f9c8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	2200      	movs	r2, #0
 800f9d0:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800f9d2:	687b      	ldr	r3, [r7, #4]
 800f9d4:	2200      	movs	r2, #0
 800f9d6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f9e0:	2b00      	cmp	r3, #0
 800f9e2:	d009      	beq.n	800f9f8 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800f9e4:	687b      	ldr	r3, [r7, #4]
 800f9e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f9ea:	685b      	ldr	r3, [r3, #4]
 800f9ec:	687a      	ldr	r2, [r7, #4]
 800f9ee:	6852      	ldr	r2, [r2, #4]
 800f9f0:	b2d2      	uxtb	r2, r2
 800f9f2:	4611      	mov	r1, r2
 800f9f4:	6878      	ldr	r0, [r7, #4]
 800f9f6:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800f9f8:	2340      	movs	r3, #64	; 0x40
 800f9fa:	2200      	movs	r2, #0
 800f9fc:	2100      	movs	r1, #0
 800f9fe:	6878      	ldr	r0, [r7, #4]
 800fa00:	f001 fb41 	bl	8011086 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800fa04:	687b      	ldr	r3, [r7, #4]
 800fa06:	2201      	movs	r2, #1
 800fa08:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	2240      	movs	r2, #64	; 0x40
 800fa10:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800fa14:	2340      	movs	r3, #64	; 0x40
 800fa16:	2200      	movs	r2, #0
 800fa18:	2180      	movs	r1, #128	; 0x80
 800fa1a:	6878      	ldr	r0, [r7, #4]
 800fa1c:	f001 fb33 	bl	8011086 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800fa20:	687b      	ldr	r3, [r7, #4]
 800fa22:	2201      	movs	r2, #1
 800fa24:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800fa26:	687b      	ldr	r3, [r7, #4]
 800fa28:	2240      	movs	r2, #64	; 0x40
 800fa2a:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800fa2c:	2300      	movs	r3, #0
}
 800fa2e:	4618      	mov	r0, r3
 800fa30:	3708      	adds	r7, #8
 800fa32:	46bd      	mov	sp, r7
 800fa34:	bd80      	pop	{r7, pc}

0800fa36 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800fa36:	b480      	push	{r7}
 800fa38:	b083      	sub	sp, #12
 800fa3a:	af00      	add	r7, sp, #0
 800fa3c:	6078      	str	r0, [r7, #4]
 800fa3e:	460b      	mov	r3, r1
 800fa40:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800fa42:	687b      	ldr	r3, [r7, #4]
 800fa44:	78fa      	ldrb	r2, [r7, #3]
 800fa46:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800fa48:	2300      	movs	r3, #0
}
 800fa4a:	4618      	mov	r0, r3
 800fa4c:	370c      	adds	r7, #12
 800fa4e:	46bd      	mov	sp, r7
 800fa50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa54:	4770      	bx	lr

0800fa56 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800fa56:	b480      	push	{r7}
 800fa58:	b083      	sub	sp, #12
 800fa5a:	af00      	add	r7, sp, #0
 800fa5c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800fa64:	687b      	ldr	r3, [r7, #4]
 800fa66:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800fa6a:	687b      	ldr	r3, [r7, #4]
 800fa6c:	2204      	movs	r2, #4
 800fa6e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800fa72:	2300      	movs	r3, #0
}
 800fa74:	4618      	mov	r0, r3
 800fa76:	370c      	adds	r7, #12
 800fa78:	46bd      	mov	sp, r7
 800fa7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa7e:	4770      	bx	lr

0800fa80 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800fa80:	b480      	push	{r7}
 800fa82:	b083      	sub	sp, #12
 800fa84:	af00      	add	r7, sp, #0
 800fa86:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800fa88:	687b      	ldr	r3, [r7, #4]
 800fa8a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fa8e:	2b04      	cmp	r3, #4
 800fa90:	d105      	bne.n	800fa9e <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800fa92:	687b      	ldr	r3, [r7, #4]
 800fa94:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800fa98:	687b      	ldr	r3, [r7, #4]
 800fa9a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800fa9e:	2300      	movs	r3, #0
}
 800faa0:	4618      	mov	r0, r3
 800faa2:	370c      	adds	r7, #12
 800faa4:	46bd      	mov	sp, r7
 800faa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faaa:	4770      	bx	lr

0800faac <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800faac:	b580      	push	{r7, lr}
 800faae:	b082      	sub	sp, #8
 800fab0:	af00      	add	r7, sp, #0
 800fab2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800faba:	2b03      	cmp	r3, #3
 800fabc:	d10b      	bne.n	800fad6 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800fabe:	687b      	ldr	r3, [r7, #4]
 800fac0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fac4:	69db      	ldr	r3, [r3, #28]
 800fac6:	2b00      	cmp	r3, #0
 800fac8:	d005      	beq.n	800fad6 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800faca:	687b      	ldr	r3, [r7, #4]
 800facc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fad0:	69db      	ldr	r3, [r3, #28]
 800fad2:	6878      	ldr	r0, [r7, #4]
 800fad4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800fad6:	2300      	movs	r3, #0
}
 800fad8:	4618      	mov	r0, r3
 800fada:	3708      	adds	r7, #8
 800fadc:	46bd      	mov	sp, r7
 800fade:	bd80      	pop	{r7, pc}

0800fae0 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800fae0:	b480      	push	{r7}
 800fae2:	b083      	sub	sp, #12
 800fae4:	af00      	add	r7, sp, #0
 800fae6:	6078      	str	r0, [r7, #4]
 800fae8:	460b      	mov	r3, r1
 800faea:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800faec:	2300      	movs	r3, #0
}
 800faee:	4618      	mov	r0, r3
 800faf0:	370c      	adds	r7, #12
 800faf2:	46bd      	mov	sp, r7
 800faf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faf8:	4770      	bx	lr

0800fafa <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800fafa:	b480      	push	{r7}
 800fafc:	b083      	sub	sp, #12
 800fafe:	af00      	add	r7, sp, #0
 800fb00:	6078      	str	r0, [r7, #4]
 800fb02:	460b      	mov	r3, r1
 800fb04:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800fb06:	2300      	movs	r3, #0
}
 800fb08:	4618      	mov	r0, r3
 800fb0a:	370c      	adds	r7, #12
 800fb0c:	46bd      	mov	sp, r7
 800fb0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb12:	4770      	bx	lr

0800fb14 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800fb14:	b480      	push	{r7}
 800fb16:	b083      	sub	sp, #12
 800fb18:	af00      	add	r7, sp, #0
 800fb1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800fb1c:	2300      	movs	r3, #0
}
 800fb1e:	4618      	mov	r0, r3
 800fb20:	370c      	adds	r7, #12
 800fb22:	46bd      	mov	sp, r7
 800fb24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb28:	4770      	bx	lr

0800fb2a <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800fb2a:	b580      	push	{r7, lr}
 800fb2c:	b082      	sub	sp, #8
 800fb2e:	af00      	add	r7, sp, #0
 800fb30:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800fb32:	687b      	ldr	r3, [r7, #4]
 800fb34:	2201      	movs	r2, #1
 800fb36:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fb40:	2b00      	cmp	r3, #0
 800fb42:	d009      	beq.n	800fb58 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fb4a:	685b      	ldr	r3, [r3, #4]
 800fb4c:	687a      	ldr	r2, [r7, #4]
 800fb4e:	6852      	ldr	r2, [r2, #4]
 800fb50:	b2d2      	uxtb	r2, r2
 800fb52:	4611      	mov	r1, r2
 800fb54:	6878      	ldr	r0, [r7, #4]
 800fb56:	4798      	blx	r3
  }

  return USBD_OK;
 800fb58:	2300      	movs	r3, #0
}
 800fb5a:	4618      	mov	r0, r3
 800fb5c:	3708      	adds	r7, #8
 800fb5e:	46bd      	mov	sp, r7
 800fb60:	bd80      	pop	{r7, pc}

0800fb62 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800fb62:	b480      	push	{r7}
 800fb64:	b087      	sub	sp, #28
 800fb66:	af00      	add	r7, sp, #0
 800fb68:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800fb6a:	687b      	ldr	r3, [r7, #4]
 800fb6c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800fb6e:	697b      	ldr	r3, [r7, #20]
 800fb70:	781b      	ldrb	r3, [r3, #0]
 800fb72:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800fb74:	697b      	ldr	r3, [r7, #20]
 800fb76:	3301      	adds	r3, #1
 800fb78:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800fb7a:	697b      	ldr	r3, [r7, #20]
 800fb7c:	781b      	ldrb	r3, [r3, #0]
 800fb7e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800fb80:	8a3b      	ldrh	r3, [r7, #16]
 800fb82:	021b      	lsls	r3, r3, #8
 800fb84:	b21a      	sxth	r2, r3
 800fb86:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800fb8a:	4313      	orrs	r3, r2
 800fb8c:	b21b      	sxth	r3, r3
 800fb8e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800fb90:	89fb      	ldrh	r3, [r7, #14]
}
 800fb92:	4618      	mov	r0, r3
 800fb94:	371c      	adds	r7, #28
 800fb96:	46bd      	mov	sp, r7
 800fb98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb9c:	4770      	bx	lr
	...

0800fba0 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fba0:	b580      	push	{r7, lr}
 800fba2:	b084      	sub	sp, #16
 800fba4:	af00      	add	r7, sp, #0
 800fba6:	6078      	str	r0, [r7, #4]
 800fba8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800fbaa:	2300      	movs	r3, #0
 800fbac:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800fbae:	683b      	ldr	r3, [r7, #0]
 800fbb0:	781b      	ldrb	r3, [r3, #0]
 800fbb2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800fbb6:	2b20      	cmp	r3, #32
 800fbb8:	d004      	beq.n	800fbc4 <USBD_StdDevReq+0x24>
 800fbba:	2b40      	cmp	r3, #64	; 0x40
 800fbbc:	d002      	beq.n	800fbc4 <USBD_StdDevReq+0x24>
 800fbbe:	2b00      	cmp	r3, #0
 800fbc0:	d00a      	beq.n	800fbd8 <USBD_StdDevReq+0x38>
 800fbc2:	e050      	b.n	800fc66 <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800fbc4:	687b      	ldr	r3, [r7, #4]
 800fbc6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fbca:	689b      	ldr	r3, [r3, #8]
 800fbcc:	6839      	ldr	r1, [r7, #0]
 800fbce:	6878      	ldr	r0, [r7, #4]
 800fbd0:	4798      	blx	r3
 800fbd2:	4603      	mov	r3, r0
 800fbd4:	73fb      	strb	r3, [r7, #15]
    break;
 800fbd6:	e04b      	b.n	800fc70 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800fbd8:	683b      	ldr	r3, [r7, #0]
 800fbda:	785b      	ldrb	r3, [r3, #1]
 800fbdc:	2b09      	cmp	r3, #9
 800fbde:	d83c      	bhi.n	800fc5a <USBD_StdDevReq+0xba>
 800fbe0:	a201      	add	r2, pc, #4	; (adr r2, 800fbe8 <USBD_StdDevReq+0x48>)
 800fbe2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fbe6:	bf00      	nop
 800fbe8:	0800fc3d 	.word	0x0800fc3d
 800fbec:	0800fc51 	.word	0x0800fc51
 800fbf0:	0800fc5b 	.word	0x0800fc5b
 800fbf4:	0800fc47 	.word	0x0800fc47
 800fbf8:	0800fc5b 	.word	0x0800fc5b
 800fbfc:	0800fc1b 	.word	0x0800fc1b
 800fc00:	0800fc11 	.word	0x0800fc11
 800fc04:	0800fc5b 	.word	0x0800fc5b
 800fc08:	0800fc33 	.word	0x0800fc33
 800fc0c:	0800fc25 	.word	0x0800fc25
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 800fc10:	6839      	ldr	r1, [r7, #0]
 800fc12:	6878      	ldr	r0, [r7, #4]
 800fc14:	f000 f9ce 	bl	800ffb4 <USBD_GetDescriptor>
      break;
 800fc18:	e024      	b.n	800fc64 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 800fc1a:	6839      	ldr	r1, [r7, #0]
 800fc1c:	6878      	ldr	r0, [r7, #4]
 800fc1e:	f000 fb33 	bl	8010288 <USBD_SetAddress>
      break;
 800fc22:	e01f      	b.n	800fc64 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 800fc24:	6839      	ldr	r1, [r7, #0]
 800fc26:	6878      	ldr	r0, [r7, #4]
 800fc28:	f000 fb70 	bl	801030c <USBD_SetConfig>
 800fc2c:	4603      	mov	r3, r0
 800fc2e:	73fb      	strb	r3, [r7, #15]
      break;
 800fc30:	e018      	b.n	800fc64 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 800fc32:	6839      	ldr	r1, [r7, #0]
 800fc34:	6878      	ldr	r0, [r7, #4]
 800fc36:	f000 fc0d 	bl	8010454 <USBD_GetConfig>
      break;
 800fc3a:	e013      	b.n	800fc64 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 800fc3c:	6839      	ldr	r1, [r7, #0]
 800fc3e:	6878      	ldr	r0, [r7, #4]
 800fc40:	f000 fc3c 	bl	80104bc <USBD_GetStatus>
      break;
 800fc44:	e00e      	b.n	800fc64 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 800fc46:	6839      	ldr	r1, [r7, #0]
 800fc48:	6878      	ldr	r0, [r7, #4]
 800fc4a:	f000 fc6a 	bl	8010522 <USBD_SetFeature>
      break;
 800fc4e:	e009      	b.n	800fc64 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 800fc50:	6839      	ldr	r1, [r7, #0]
 800fc52:	6878      	ldr	r0, [r7, #4]
 800fc54:	f000 fc79 	bl	801054a <USBD_ClrFeature>
      break;
 800fc58:	e004      	b.n	800fc64 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 800fc5a:	6839      	ldr	r1, [r7, #0]
 800fc5c:	6878      	ldr	r0, [r7, #4]
 800fc5e:	f000 fccf 	bl	8010600 <USBD_CtlError>
      break;
 800fc62:	bf00      	nop
    }
    break;
 800fc64:	e004      	b.n	800fc70 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 800fc66:	6839      	ldr	r1, [r7, #0]
 800fc68:	6878      	ldr	r0, [r7, #4]
 800fc6a:	f000 fcc9 	bl	8010600 <USBD_CtlError>
    break;
 800fc6e:	bf00      	nop
  }

  return ret;
 800fc70:	7bfb      	ldrb	r3, [r7, #15]
}
 800fc72:	4618      	mov	r0, r3
 800fc74:	3710      	adds	r7, #16
 800fc76:	46bd      	mov	sp, r7
 800fc78:	bd80      	pop	{r7, pc}
 800fc7a:	bf00      	nop

0800fc7c <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fc7c:	b580      	push	{r7, lr}
 800fc7e:	b084      	sub	sp, #16
 800fc80:	af00      	add	r7, sp, #0
 800fc82:	6078      	str	r0, [r7, #4]
 800fc84:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800fc86:	2300      	movs	r3, #0
 800fc88:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800fc8a:	683b      	ldr	r3, [r7, #0]
 800fc8c:	781b      	ldrb	r3, [r3, #0]
 800fc8e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800fc92:	2b20      	cmp	r3, #32
 800fc94:	d003      	beq.n	800fc9e <USBD_StdItfReq+0x22>
 800fc96:	2b40      	cmp	r3, #64	; 0x40
 800fc98:	d001      	beq.n	800fc9e <USBD_StdItfReq+0x22>
 800fc9a:	2b00      	cmp	r3, #0
 800fc9c:	d12a      	bne.n	800fcf4 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800fc9e:	687b      	ldr	r3, [r7, #4]
 800fca0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fca4:	3b01      	subs	r3, #1
 800fca6:	2b02      	cmp	r3, #2
 800fca8:	d81d      	bhi.n	800fce6 <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800fcaa:	683b      	ldr	r3, [r7, #0]
 800fcac:	889b      	ldrh	r3, [r3, #4]
 800fcae:	b2db      	uxtb	r3, r3
 800fcb0:	2b01      	cmp	r3, #1
 800fcb2:	d813      	bhi.n	800fcdc <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800fcb4:	687b      	ldr	r3, [r7, #4]
 800fcb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fcba:	689b      	ldr	r3, [r3, #8]
 800fcbc:	6839      	ldr	r1, [r7, #0]
 800fcbe:	6878      	ldr	r0, [r7, #4]
 800fcc0:	4798      	blx	r3
 800fcc2:	4603      	mov	r3, r0
 800fcc4:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800fcc6:	683b      	ldr	r3, [r7, #0]
 800fcc8:	88db      	ldrh	r3, [r3, #6]
 800fcca:	2b00      	cmp	r3, #0
 800fccc:	d110      	bne.n	800fcf0 <USBD_StdItfReq+0x74>
 800fcce:	7bfb      	ldrb	r3, [r7, #15]
 800fcd0:	2b00      	cmp	r3, #0
 800fcd2:	d10d      	bne.n	800fcf0 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 800fcd4:	6878      	ldr	r0, [r7, #4]
 800fcd6:	f000 fd5e 	bl	8010796 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800fcda:	e009      	b.n	800fcf0 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 800fcdc:	6839      	ldr	r1, [r7, #0]
 800fcde:	6878      	ldr	r0, [r7, #4]
 800fce0:	f000 fc8e 	bl	8010600 <USBD_CtlError>
      break;
 800fce4:	e004      	b.n	800fcf0 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 800fce6:	6839      	ldr	r1, [r7, #0]
 800fce8:	6878      	ldr	r0, [r7, #4]
 800fcea:	f000 fc89 	bl	8010600 <USBD_CtlError>
      break;
 800fcee:	e000      	b.n	800fcf2 <USBD_StdItfReq+0x76>
      break;
 800fcf0:	bf00      	nop
    }
    break;
 800fcf2:	e004      	b.n	800fcfe <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 800fcf4:	6839      	ldr	r1, [r7, #0]
 800fcf6:	6878      	ldr	r0, [r7, #4]
 800fcf8:	f000 fc82 	bl	8010600 <USBD_CtlError>
    break;
 800fcfc:	bf00      	nop
  }

  return ret;
 800fcfe:	7bfb      	ldrb	r3, [r7, #15]
}
 800fd00:	4618      	mov	r0, r3
 800fd02:	3710      	adds	r7, #16
 800fd04:	46bd      	mov	sp, r7
 800fd06:	bd80      	pop	{r7, pc}

0800fd08 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fd08:	b580      	push	{r7, lr}
 800fd0a:	b084      	sub	sp, #16
 800fd0c:	af00      	add	r7, sp, #0
 800fd0e:	6078      	str	r0, [r7, #4]
 800fd10:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800fd12:	2300      	movs	r3, #0
 800fd14:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800fd16:	683b      	ldr	r3, [r7, #0]
 800fd18:	889b      	ldrh	r3, [r3, #4]
 800fd1a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800fd1c:	683b      	ldr	r3, [r7, #0]
 800fd1e:	781b      	ldrb	r3, [r3, #0]
 800fd20:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800fd24:	2b20      	cmp	r3, #32
 800fd26:	d004      	beq.n	800fd32 <USBD_StdEPReq+0x2a>
 800fd28:	2b40      	cmp	r3, #64	; 0x40
 800fd2a:	d002      	beq.n	800fd32 <USBD_StdEPReq+0x2a>
 800fd2c:	2b00      	cmp	r3, #0
 800fd2e:	d00a      	beq.n	800fd46 <USBD_StdEPReq+0x3e>
 800fd30:	e135      	b.n	800ff9e <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800fd32:	687b      	ldr	r3, [r7, #4]
 800fd34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fd38:	689b      	ldr	r3, [r3, #8]
 800fd3a:	6839      	ldr	r1, [r7, #0]
 800fd3c:	6878      	ldr	r0, [r7, #4]
 800fd3e:	4798      	blx	r3
 800fd40:	4603      	mov	r3, r0
 800fd42:	73fb      	strb	r3, [r7, #15]
    break;
 800fd44:	e130      	b.n	800ffa8 <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800fd46:	683b      	ldr	r3, [r7, #0]
 800fd48:	785b      	ldrb	r3, [r3, #1]
 800fd4a:	2b01      	cmp	r3, #1
 800fd4c:	d03e      	beq.n	800fdcc <USBD_StdEPReq+0xc4>
 800fd4e:	2b03      	cmp	r3, #3
 800fd50:	d002      	beq.n	800fd58 <USBD_StdEPReq+0x50>
 800fd52:	2b00      	cmp	r3, #0
 800fd54:	d077      	beq.n	800fe46 <USBD_StdEPReq+0x13e>
 800fd56:	e11c      	b.n	800ff92 <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 800fd58:	687b      	ldr	r3, [r7, #4]
 800fd5a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fd5e:	2b02      	cmp	r3, #2
 800fd60:	d002      	beq.n	800fd68 <USBD_StdEPReq+0x60>
 800fd62:	2b03      	cmp	r3, #3
 800fd64:	d015      	beq.n	800fd92 <USBD_StdEPReq+0x8a>
 800fd66:	e02b      	b.n	800fdc0 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800fd68:	7bbb      	ldrb	r3, [r7, #14]
 800fd6a:	2b00      	cmp	r3, #0
 800fd6c:	d00c      	beq.n	800fd88 <USBD_StdEPReq+0x80>
 800fd6e:	7bbb      	ldrb	r3, [r7, #14]
 800fd70:	2b80      	cmp	r3, #128	; 0x80
 800fd72:	d009      	beq.n	800fd88 <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800fd74:	7bbb      	ldrb	r3, [r7, #14]
 800fd76:	4619      	mov	r1, r3
 800fd78:	6878      	ldr	r0, [r7, #4]
 800fd7a:	f001 f9c9 	bl	8011110 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800fd7e:	2180      	movs	r1, #128	; 0x80
 800fd80:	6878      	ldr	r0, [r7, #4]
 800fd82:	f001 f9c5 	bl	8011110 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800fd86:	e020      	b.n	800fdca <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 800fd88:	6839      	ldr	r1, [r7, #0]
 800fd8a:	6878      	ldr	r0, [r7, #4]
 800fd8c:	f000 fc38 	bl	8010600 <USBD_CtlError>
        break;
 800fd90:	e01b      	b.n	800fdca <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800fd92:	683b      	ldr	r3, [r7, #0]
 800fd94:	885b      	ldrh	r3, [r3, #2]
 800fd96:	2b00      	cmp	r3, #0
 800fd98:	d10e      	bne.n	800fdb8 <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800fd9a:	7bbb      	ldrb	r3, [r7, #14]
 800fd9c:	2b00      	cmp	r3, #0
 800fd9e:	d00b      	beq.n	800fdb8 <USBD_StdEPReq+0xb0>
 800fda0:	7bbb      	ldrb	r3, [r7, #14]
 800fda2:	2b80      	cmp	r3, #128	; 0x80
 800fda4:	d008      	beq.n	800fdb8 <USBD_StdEPReq+0xb0>
 800fda6:	683b      	ldr	r3, [r7, #0]
 800fda8:	88db      	ldrh	r3, [r3, #6]
 800fdaa:	2b00      	cmp	r3, #0
 800fdac:	d104      	bne.n	800fdb8 <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 800fdae:	7bbb      	ldrb	r3, [r7, #14]
 800fdb0:	4619      	mov	r1, r3
 800fdb2:	6878      	ldr	r0, [r7, #4]
 800fdb4:	f001 f9ac 	bl	8011110 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 800fdb8:	6878      	ldr	r0, [r7, #4]
 800fdba:	f000 fcec 	bl	8010796 <USBD_CtlSendStatus>

        break;
 800fdbe:	e004      	b.n	800fdca <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 800fdc0:	6839      	ldr	r1, [r7, #0]
 800fdc2:	6878      	ldr	r0, [r7, #4]
 800fdc4:	f000 fc1c 	bl	8010600 <USBD_CtlError>
        break;
 800fdc8:	bf00      	nop
      }
      break;
 800fdca:	e0e7      	b.n	800ff9c <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fdd2:	2b02      	cmp	r3, #2
 800fdd4:	d002      	beq.n	800fddc <USBD_StdEPReq+0xd4>
 800fdd6:	2b03      	cmp	r3, #3
 800fdd8:	d015      	beq.n	800fe06 <USBD_StdEPReq+0xfe>
 800fdda:	e02d      	b.n	800fe38 <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800fddc:	7bbb      	ldrb	r3, [r7, #14]
 800fdde:	2b00      	cmp	r3, #0
 800fde0:	d00c      	beq.n	800fdfc <USBD_StdEPReq+0xf4>
 800fde2:	7bbb      	ldrb	r3, [r7, #14]
 800fde4:	2b80      	cmp	r3, #128	; 0x80
 800fde6:	d009      	beq.n	800fdfc <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800fde8:	7bbb      	ldrb	r3, [r7, #14]
 800fdea:	4619      	mov	r1, r3
 800fdec:	6878      	ldr	r0, [r7, #4]
 800fdee:	f001 f98f 	bl	8011110 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800fdf2:	2180      	movs	r1, #128	; 0x80
 800fdf4:	6878      	ldr	r0, [r7, #4]
 800fdf6:	f001 f98b 	bl	8011110 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800fdfa:	e023      	b.n	800fe44 <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 800fdfc:	6839      	ldr	r1, [r7, #0]
 800fdfe:	6878      	ldr	r0, [r7, #4]
 800fe00:	f000 fbfe 	bl	8010600 <USBD_CtlError>
        break;
 800fe04:	e01e      	b.n	800fe44 <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800fe06:	683b      	ldr	r3, [r7, #0]
 800fe08:	885b      	ldrh	r3, [r3, #2]
 800fe0a:	2b00      	cmp	r3, #0
 800fe0c:	d119      	bne.n	800fe42 <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800fe0e:	7bbb      	ldrb	r3, [r7, #14]
 800fe10:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800fe14:	2b00      	cmp	r3, #0
 800fe16:	d004      	beq.n	800fe22 <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800fe18:	7bbb      	ldrb	r3, [r7, #14]
 800fe1a:	4619      	mov	r1, r3
 800fe1c:	6878      	ldr	r0, [r7, #4]
 800fe1e:	f001 f996 	bl	801114e <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 800fe22:	6878      	ldr	r0, [r7, #4]
 800fe24:	f000 fcb7 	bl	8010796 <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800fe28:	687b      	ldr	r3, [r7, #4]
 800fe2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fe2e:	689b      	ldr	r3, [r3, #8]
 800fe30:	6839      	ldr	r1, [r7, #0]
 800fe32:	6878      	ldr	r0, [r7, #4]
 800fe34:	4798      	blx	r3
        }
        break;
 800fe36:	e004      	b.n	800fe42 <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 800fe38:	6839      	ldr	r1, [r7, #0]
 800fe3a:	6878      	ldr	r0, [r7, #4]
 800fe3c:	f000 fbe0 	bl	8010600 <USBD_CtlError>
        break;
 800fe40:	e000      	b.n	800fe44 <USBD_StdEPReq+0x13c>
        break;
 800fe42:	bf00      	nop
      }
      break;
 800fe44:	e0aa      	b.n	800ff9c <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800fe46:	687b      	ldr	r3, [r7, #4]
 800fe48:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fe4c:	2b02      	cmp	r3, #2
 800fe4e:	d002      	beq.n	800fe56 <USBD_StdEPReq+0x14e>
 800fe50:	2b03      	cmp	r3, #3
 800fe52:	d032      	beq.n	800feba <USBD_StdEPReq+0x1b2>
 800fe54:	e097      	b.n	800ff86 <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800fe56:	7bbb      	ldrb	r3, [r7, #14]
 800fe58:	2b00      	cmp	r3, #0
 800fe5a:	d007      	beq.n	800fe6c <USBD_StdEPReq+0x164>
 800fe5c:	7bbb      	ldrb	r3, [r7, #14]
 800fe5e:	2b80      	cmp	r3, #128	; 0x80
 800fe60:	d004      	beq.n	800fe6c <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 800fe62:	6839      	ldr	r1, [r7, #0]
 800fe64:	6878      	ldr	r0, [r7, #4]
 800fe66:	f000 fbcb 	bl	8010600 <USBD_CtlError>
          break;
 800fe6a:	e091      	b.n	800ff90 <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800fe6c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fe70:	2b00      	cmp	r3, #0
 800fe72:	da0b      	bge.n	800fe8c <USBD_StdEPReq+0x184>
 800fe74:	7bbb      	ldrb	r3, [r7, #14]
 800fe76:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800fe7a:	4613      	mov	r3, r2
 800fe7c:	009b      	lsls	r3, r3, #2
 800fe7e:	4413      	add	r3, r2
 800fe80:	009b      	lsls	r3, r3, #2
 800fe82:	3310      	adds	r3, #16
 800fe84:	687a      	ldr	r2, [r7, #4]
 800fe86:	4413      	add	r3, r2
 800fe88:	3304      	adds	r3, #4
 800fe8a:	e00b      	b.n	800fea4 <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800fe8c:	7bbb      	ldrb	r3, [r7, #14]
 800fe8e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800fe92:	4613      	mov	r3, r2
 800fe94:	009b      	lsls	r3, r3, #2
 800fe96:	4413      	add	r3, r2
 800fe98:	009b      	lsls	r3, r3, #2
 800fe9a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800fe9e:	687a      	ldr	r2, [r7, #4]
 800fea0:	4413      	add	r3, r2
 800fea2:	3304      	adds	r3, #4
 800fea4:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 800fea6:	68bb      	ldr	r3, [r7, #8]
 800fea8:	2200      	movs	r2, #0
 800feaa:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800feac:	68bb      	ldr	r3, [r7, #8]
 800feae:	2202      	movs	r2, #2
 800feb0:	4619      	mov	r1, r3
 800feb2:	6878      	ldr	r0, [r7, #4]
 800feb4:	f000 fc15 	bl	80106e2 <USBD_CtlSendData>
        break;
 800feb8:	e06a      	b.n	800ff90 <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 800feba:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800febe:	2b00      	cmp	r3, #0
 800fec0:	da11      	bge.n	800fee6 <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800fec2:	7bbb      	ldrb	r3, [r7, #14]
 800fec4:	f003 020f 	and.w	r2, r3, #15
 800fec8:	6879      	ldr	r1, [r7, #4]
 800feca:	4613      	mov	r3, r2
 800fecc:	009b      	lsls	r3, r3, #2
 800fece:	4413      	add	r3, r2
 800fed0:	009b      	lsls	r3, r3, #2
 800fed2:	440b      	add	r3, r1
 800fed4:	3324      	adds	r3, #36	; 0x24
 800fed6:	881b      	ldrh	r3, [r3, #0]
 800fed8:	2b00      	cmp	r3, #0
 800feda:	d117      	bne.n	800ff0c <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800fedc:	6839      	ldr	r1, [r7, #0]
 800fede:	6878      	ldr	r0, [r7, #4]
 800fee0:	f000 fb8e 	bl	8010600 <USBD_CtlError>
            break;
 800fee4:	e054      	b.n	800ff90 <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800fee6:	7bbb      	ldrb	r3, [r7, #14]
 800fee8:	f003 020f 	and.w	r2, r3, #15
 800feec:	6879      	ldr	r1, [r7, #4]
 800feee:	4613      	mov	r3, r2
 800fef0:	009b      	lsls	r3, r3, #2
 800fef2:	4413      	add	r3, r2
 800fef4:	009b      	lsls	r3, r3, #2
 800fef6:	440b      	add	r3, r1
 800fef8:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800fefc:	881b      	ldrh	r3, [r3, #0]
 800fefe:	2b00      	cmp	r3, #0
 800ff00:	d104      	bne.n	800ff0c <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800ff02:	6839      	ldr	r1, [r7, #0]
 800ff04:	6878      	ldr	r0, [r7, #4]
 800ff06:	f000 fb7b 	bl	8010600 <USBD_CtlError>
            break;
 800ff0a:	e041      	b.n	800ff90 <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ff0c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ff10:	2b00      	cmp	r3, #0
 800ff12:	da0b      	bge.n	800ff2c <USBD_StdEPReq+0x224>
 800ff14:	7bbb      	ldrb	r3, [r7, #14]
 800ff16:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ff1a:	4613      	mov	r3, r2
 800ff1c:	009b      	lsls	r3, r3, #2
 800ff1e:	4413      	add	r3, r2
 800ff20:	009b      	lsls	r3, r3, #2
 800ff22:	3310      	adds	r3, #16
 800ff24:	687a      	ldr	r2, [r7, #4]
 800ff26:	4413      	add	r3, r2
 800ff28:	3304      	adds	r3, #4
 800ff2a:	e00b      	b.n	800ff44 <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800ff2c:	7bbb      	ldrb	r3, [r7, #14]
 800ff2e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ff32:	4613      	mov	r3, r2
 800ff34:	009b      	lsls	r3, r3, #2
 800ff36:	4413      	add	r3, r2
 800ff38:	009b      	lsls	r3, r3, #2
 800ff3a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800ff3e:	687a      	ldr	r2, [r7, #4]
 800ff40:	4413      	add	r3, r2
 800ff42:	3304      	adds	r3, #4
 800ff44:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ff46:	7bbb      	ldrb	r3, [r7, #14]
 800ff48:	2b00      	cmp	r3, #0
 800ff4a:	d002      	beq.n	800ff52 <USBD_StdEPReq+0x24a>
 800ff4c:	7bbb      	ldrb	r3, [r7, #14]
 800ff4e:	2b80      	cmp	r3, #128	; 0x80
 800ff50:	d103      	bne.n	800ff5a <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 800ff52:	68bb      	ldr	r3, [r7, #8]
 800ff54:	2200      	movs	r2, #0
 800ff56:	601a      	str	r2, [r3, #0]
 800ff58:	e00e      	b.n	800ff78 <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800ff5a:	7bbb      	ldrb	r3, [r7, #14]
 800ff5c:	4619      	mov	r1, r3
 800ff5e:	6878      	ldr	r0, [r7, #4]
 800ff60:	f001 f914 	bl	801118c <USBD_LL_IsStallEP>
 800ff64:	4603      	mov	r3, r0
 800ff66:	2b00      	cmp	r3, #0
 800ff68:	d003      	beq.n	800ff72 <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 800ff6a:	68bb      	ldr	r3, [r7, #8]
 800ff6c:	2201      	movs	r2, #1
 800ff6e:	601a      	str	r2, [r3, #0]
 800ff70:	e002      	b.n	800ff78 <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 800ff72:	68bb      	ldr	r3, [r7, #8]
 800ff74:	2200      	movs	r2, #0
 800ff76:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ff78:	68bb      	ldr	r3, [r7, #8]
 800ff7a:	2202      	movs	r2, #2
 800ff7c:	4619      	mov	r1, r3
 800ff7e:	6878      	ldr	r0, [r7, #4]
 800ff80:	f000 fbaf 	bl	80106e2 <USBD_CtlSendData>
          break;
 800ff84:	e004      	b.n	800ff90 <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 800ff86:	6839      	ldr	r1, [r7, #0]
 800ff88:	6878      	ldr	r0, [r7, #4]
 800ff8a:	f000 fb39 	bl	8010600 <USBD_CtlError>
        break;
 800ff8e:	bf00      	nop
      }
      break;
 800ff90:	e004      	b.n	800ff9c <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 800ff92:	6839      	ldr	r1, [r7, #0]
 800ff94:	6878      	ldr	r0, [r7, #4]
 800ff96:	f000 fb33 	bl	8010600 <USBD_CtlError>
      break;
 800ff9a:	bf00      	nop
    }
    break;
 800ff9c:	e004      	b.n	800ffa8 <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 800ff9e:	6839      	ldr	r1, [r7, #0]
 800ffa0:	6878      	ldr	r0, [r7, #4]
 800ffa2:	f000 fb2d 	bl	8010600 <USBD_CtlError>
    break;
 800ffa6:	bf00      	nop
  }

  return ret;
 800ffa8:	7bfb      	ldrb	r3, [r7, #15]
}
 800ffaa:	4618      	mov	r0, r3
 800ffac:	3710      	adds	r7, #16
 800ffae:	46bd      	mov	sp, r7
 800ffb0:	bd80      	pop	{r7, pc}
	...

0800ffb4 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ffb4:	b580      	push	{r7, lr}
 800ffb6:	b084      	sub	sp, #16
 800ffb8:	af00      	add	r7, sp, #0
 800ffba:	6078      	str	r0, [r7, #4]
 800ffbc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ffbe:	2300      	movs	r3, #0
 800ffc0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ffc2:	2300      	movs	r3, #0
 800ffc4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ffc6:	2300      	movs	r3, #0
 800ffc8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ffca:	683b      	ldr	r3, [r7, #0]
 800ffcc:	885b      	ldrh	r3, [r3, #2]
 800ffce:	0a1b      	lsrs	r3, r3, #8
 800ffd0:	b29b      	uxth	r3, r3
 800ffd2:	3b01      	subs	r3, #1
 800ffd4:	2b06      	cmp	r3, #6
 800ffd6:	f200 8128 	bhi.w	801022a <USBD_GetDescriptor+0x276>
 800ffda:	a201      	add	r2, pc, #4	; (adr r2, 800ffe0 <USBD_GetDescriptor+0x2c>)
 800ffdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ffe0:	0800fffd 	.word	0x0800fffd
 800ffe4:	08010015 	.word	0x08010015
 800ffe8:	08010055 	.word	0x08010055
 800ffec:	0801022b 	.word	0x0801022b
 800fff0:	0801022b 	.word	0x0801022b
 800fff4:	080101cb 	.word	0x080101cb
 800fff8:	080101f7 	.word	0x080101f7
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800fffc:	687b      	ldr	r3, [r7, #4]
 800fffe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010002:	681b      	ldr	r3, [r3, #0]
 8010004:	687a      	ldr	r2, [r7, #4]
 8010006:	7c12      	ldrb	r2, [r2, #16]
 8010008:	f107 0108 	add.w	r1, r7, #8
 801000c:	4610      	mov	r0, r2
 801000e:	4798      	blx	r3
 8010010:	60f8      	str	r0, [r7, #12]
    break;
 8010012:	e112      	b.n	801023a <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010014:	687b      	ldr	r3, [r7, #4]
 8010016:	7c1b      	ldrb	r3, [r3, #16]
 8010018:	2b00      	cmp	r3, #0
 801001a:	d10d      	bne.n	8010038 <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 801001c:	687b      	ldr	r3, [r7, #4]
 801001e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010022:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010024:	f107 0208 	add.w	r2, r7, #8
 8010028:	4610      	mov	r0, r2
 801002a:	4798      	blx	r3
 801002c:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801002e:	68fb      	ldr	r3, [r7, #12]
 8010030:	3301      	adds	r3, #1
 8010032:	2202      	movs	r2, #2
 8010034:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 8010036:	e100      	b.n	801023a <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8010038:	687b      	ldr	r3, [r7, #4]
 801003a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801003e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010040:	f107 0208 	add.w	r2, r7, #8
 8010044:	4610      	mov	r0, r2
 8010046:	4798      	blx	r3
 8010048:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801004a:	68fb      	ldr	r3, [r7, #12]
 801004c:	3301      	adds	r3, #1
 801004e:	2202      	movs	r2, #2
 8010050:	701a      	strb	r2, [r3, #0]
    break;
 8010052:	e0f2      	b.n	801023a <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8010054:	683b      	ldr	r3, [r7, #0]
 8010056:	885b      	ldrh	r3, [r3, #2]
 8010058:	b2db      	uxtb	r3, r3
 801005a:	2b05      	cmp	r3, #5
 801005c:	f200 80ac 	bhi.w	80101b8 <USBD_GetDescriptor+0x204>
 8010060:	a201      	add	r2, pc, #4	; (adr r2, 8010068 <USBD_GetDescriptor+0xb4>)
 8010062:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010066:	bf00      	nop
 8010068:	08010081 	.word	0x08010081
 801006c:	080100b5 	.word	0x080100b5
 8010070:	080100e9 	.word	0x080100e9
 8010074:	0801011d 	.word	0x0801011d
 8010078:	08010151 	.word	0x08010151
 801007c:	08010185 	.word	0x08010185
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8010080:	687b      	ldr	r3, [r7, #4]
 8010082:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010086:	685b      	ldr	r3, [r3, #4]
 8010088:	2b00      	cmp	r3, #0
 801008a:	d00b      	beq.n	80100a4 <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 801008c:	687b      	ldr	r3, [r7, #4]
 801008e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010092:	685b      	ldr	r3, [r3, #4]
 8010094:	687a      	ldr	r2, [r7, #4]
 8010096:	7c12      	ldrb	r2, [r2, #16]
 8010098:	f107 0108 	add.w	r1, r7, #8
 801009c:	4610      	mov	r0, r2
 801009e:	4798      	blx	r3
 80100a0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80100a2:	e091      	b.n	80101c8 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 80100a4:	6839      	ldr	r1, [r7, #0]
 80100a6:	6878      	ldr	r0, [r7, #4]
 80100a8:	f000 faaa 	bl	8010600 <USBD_CtlError>
        err++;
 80100ac:	7afb      	ldrb	r3, [r7, #11]
 80100ae:	3301      	adds	r3, #1
 80100b0:	72fb      	strb	r3, [r7, #11]
      break;
 80100b2:	e089      	b.n	80101c8 <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80100ba:	689b      	ldr	r3, [r3, #8]
 80100bc:	2b00      	cmp	r3, #0
 80100be:	d00b      	beq.n	80100d8 <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80100c0:	687b      	ldr	r3, [r7, #4]
 80100c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80100c6:	689b      	ldr	r3, [r3, #8]
 80100c8:	687a      	ldr	r2, [r7, #4]
 80100ca:	7c12      	ldrb	r2, [r2, #16]
 80100cc:	f107 0108 	add.w	r1, r7, #8
 80100d0:	4610      	mov	r0, r2
 80100d2:	4798      	blx	r3
 80100d4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80100d6:	e077      	b.n	80101c8 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 80100d8:	6839      	ldr	r1, [r7, #0]
 80100da:	6878      	ldr	r0, [r7, #4]
 80100dc:	f000 fa90 	bl	8010600 <USBD_CtlError>
        err++;
 80100e0:	7afb      	ldrb	r3, [r7, #11]
 80100e2:	3301      	adds	r3, #1
 80100e4:	72fb      	strb	r3, [r7, #11]
      break;
 80100e6:	e06f      	b.n	80101c8 <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80100e8:	687b      	ldr	r3, [r7, #4]
 80100ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80100ee:	68db      	ldr	r3, [r3, #12]
 80100f0:	2b00      	cmp	r3, #0
 80100f2:	d00b      	beq.n	801010c <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80100f4:	687b      	ldr	r3, [r7, #4]
 80100f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80100fa:	68db      	ldr	r3, [r3, #12]
 80100fc:	687a      	ldr	r2, [r7, #4]
 80100fe:	7c12      	ldrb	r2, [r2, #16]
 8010100:	f107 0108 	add.w	r1, r7, #8
 8010104:	4610      	mov	r0, r2
 8010106:	4798      	blx	r3
 8010108:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801010a:	e05d      	b.n	80101c8 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 801010c:	6839      	ldr	r1, [r7, #0]
 801010e:	6878      	ldr	r0, [r7, #4]
 8010110:	f000 fa76 	bl	8010600 <USBD_CtlError>
        err++;
 8010114:	7afb      	ldrb	r3, [r7, #11]
 8010116:	3301      	adds	r3, #1
 8010118:	72fb      	strb	r3, [r7, #11]
      break;
 801011a:	e055      	b.n	80101c8 <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 801011c:	687b      	ldr	r3, [r7, #4]
 801011e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010122:	691b      	ldr	r3, [r3, #16]
 8010124:	2b00      	cmp	r3, #0
 8010126:	d00b      	beq.n	8010140 <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8010128:	687b      	ldr	r3, [r7, #4]
 801012a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801012e:	691b      	ldr	r3, [r3, #16]
 8010130:	687a      	ldr	r2, [r7, #4]
 8010132:	7c12      	ldrb	r2, [r2, #16]
 8010134:	f107 0108 	add.w	r1, r7, #8
 8010138:	4610      	mov	r0, r2
 801013a:	4798      	blx	r3
 801013c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801013e:	e043      	b.n	80101c8 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8010140:	6839      	ldr	r1, [r7, #0]
 8010142:	6878      	ldr	r0, [r7, #4]
 8010144:	f000 fa5c 	bl	8010600 <USBD_CtlError>
        err++;
 8010148:	7afb      	ldrb	r3, [r7, #11]
 801014a:	3301      	adds	r3, #1
 801014c:	72fb      	strb	r3, [r7, #11]
      break;
 801014e:	e03b      	b.n	80101c8 <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8010150:	687b      	ldr	r3, [r7, #4]
 8010152:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010156:	695b      	ldr	r3, [r3, #20]
 8010158:	2b00      	cmp	r3, #0
 801015a:	d00b      	beq.n	8010174 <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010162:	695b      	ldr	r3, [r3, #20]
 8010164:	687a      	ldr	r2, [r7, #4]
 8010166:	7c12      	ldrb	r2, [r2, #16]
 8010168:	f107 0108 	add.w	r1, r7, #8
 801016c:	4610      	mov	r0, r2
 801016e:	4798      	blx	r3
 8010170:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010172:	e029      	b.n	80101c8 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8010174:	6839      	ldr	r1, [r7, #0]
 8010176:	6878      	ldr	r0, [r7, #4]
 8010178:	f000 fa42 	bl	8010600 <USBD_CtlError>
        err++;
 801017c:	7afb      	ldrb	r3, [r7, #11]
 801017e:	3301      	adds	r3, #1
 8010180:	72fb      	strb	r3, [r7, #11]
      break;
 8010182:	e021      	b.n	80101c8 <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8010184:	687b      	ldr	r3, [r7, #4]
 8010186:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801018a:	699b      	ldr	r3, [r3, #24]
 801018c:	2b00      	cmp	r3, #0
 801018e:	d00b      	beq.n	80101a8 <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8010190:	687b      	ldr	r3, [r7, #4]
 8010192:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010196:	699b      	ldr	r3, [r3, #24]
 8010198:	687a      	ldr	r2, [r7, #4]
 801019a:	7c12      	ldrb	r2, [r2, #16]
 801019c:	f107 0108 	add.w	r1, r7, #8
 80101a0:	4610      	mov	r0, r2
 80101a2:	4798      	blx	r3
 80101a4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80101a6:	e00f      	b.n	80101c8 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 80101a8:	6839      	ldr	r1, [r7, #0]
 80101aa:	6878      	ldr	r0, [r7, #4]
 80101ac:	f000 fa28 	bl	8010600 <USBD_CtlError>
        err++;
 80101b0:	7afb      	ldrb	r3, [r7, #11]
 80101b2:	3301      	adds	r3, #1
 80101b4:	72fb      	strb	r3, [r7, #11]
      break;
 80101b6:	e007      	b.n	80101c8 <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 80101b8:	6839      	ldr	r1, [r7, #0]
 80101ba:	6878      	ldr	r0, [r7, #4]
 80101bc:	f000 fa20 	bl	8010600 <USBD_CtlError>
      err++;
 80101c0:	7afb      	ldrb	r3, [r7, #11]
 80101c2:	3301      	adds	r3, #1
 80101c4:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 80101c6:	bf00      	nop
    }
    break;
 80101c8:	e037      	b.n	801023a <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80101ca:	687b      	ldr	r3, [r7, #4]
 80101cc:	7c1b      	ldrb	r3, [r3, #16]
 80101ce:	2b00      	cmp	r3, #0
 80101d0:	d109      	bne.n	80101e6 <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80101d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80101da:	f107 0208 	add.w	r2, r7, #8
 80101de:	4610      	mov	r0, r2
 80101e0:	4798      	blx	r3
 80101e2:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 80101e4:	e029      	b.n	801023a <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 80101e6:	6839      	ldr	r1, [r7, #0]
 80101e8:	6878      	ldr	r0, [r7, #4]
 80101ea:	f000 fa09 	bl	8010600 <USBD_CtlError>
      err++;
 80101ee:	7afb      	ldrb	r3, [r7, #11]
 80101f0:	3301      	adds	r3, #1
 80101f2:	72fb      	strb	r3, [r7, #11]
    break;
 80101f4:	e021      	b.n	801023a <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80101f6:	687b      	ldr	r3, [r7, #4]
 80101f8:	7c1b      	ldrb	r3, [r3, #16]
 80101fa:	2b00      	cmp	r3, #0
 80101fc:	d10d      	bne.n	801021a <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80101fe:	687b      	ldr	r3, [r7, #4]
 8010200:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010206:	f107 0208 	add.w	r2, r7, #8
 801020a:	4610      	mov	r0, r2
 801020c:	4798      	blx	r3
 801020e:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8010210:	68fb      	ldr	r3, [r7, #12]
 8010212:	3301      	adds	r3, #1
 8010214:	2207      	movs	r2, #7
 8010216:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8010218:	e00f      	b.n	801023a <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 801021a:	6839      	ldr	r1, [r7, #0]
 801021c:	6878      	ldr	r0, [r7, #4]
 801021e:	f000 f9ef 	bl	8010600 <USBD_CtlError>
      err++;
 8010222:	7afb      	ldrb	r3, [r7, #11]
 8010224:	3301      	adds	r3, #1
 8010226:	72fb      	strb	r3, [r7, #11]
    break;
 8010228:	e007      	b.n	801023a <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 801022a:	6839      	ldr	r1, [r7, #0]
 801022c:	6878      	ldr	r0, [r7, #4]
 801022e:	f000 f9e7 	bl	8010600 <USBD_CtlError>
    err++;
 8010232:	7afb      	ldrb	r3, [r7, #11]
 8010234:	3301      	adds	r3, #1
 8010236:	72fb      	strb	r3, [r7, #11]
    break;
 8010238:	bf00      	nop
  }

  if (err != 0U)
 801023a:	7afb      	ldrb	r3, [r7, #11]
 801023c:	2b00      	cmp	r3, #0
 801023e:	d11e      	bne.n	801027e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 8010240:	683b      	ldr	r3, [r7, #0]
 8010242:	88db      	ldrh	r3, [r3, #6]
 8010244:	2b00      	cmp	r3, #0
 8010246:	d016      	beq.n	8010276 <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 8010248:	893b      	ldrh	r3, [r7, #8]
 801024a:	2b00      	cmp	r3, #0
 801024c:	d00e      	beq.n	801026c <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 801024e:	683b      	ldr	r3, [r7, #0]
 8010250:	88da      	ldrh	r2, [r3, #6]
 8010252:	893b      	ldrh	r3, [r7, #8]
 8010254:	4293      	cmp	r3, r2
 8010256:	bf28      	it	cs
 8010258:	4613      	movcs	r3, r2
 801025a:	b29b      	uxth	r3, r3
 801025c:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 801025e:	893b      	ldrh	r3, [r7, #8]
 8010260:	461a      	mov	r2, r3
 8010262:	68f9      	ldr	r1, [r7, #12]
 8010264:	6878      	ldr	r0, [r7, #4]
 8010266:	f000 fa3c 	bl	80106e2 <USBD_CtlSendData>
 801026a:	e009      	b.n	8010280 <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 801026c:	6839      	ldr	r1, [r7, #0]
 801026e:	6878      	ldr	r0, [r7, #4]
 8010270:	f000 f9c6 	bl	8010600 <USBD_CtlError>
 8010274:	e004      	b.n	8010280 <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 8010276:	6878      	ldr	r0, [r7, #4]
 8010278:	f000 fa8d 	bl	8010796 <USBD_CtlSendStatus>
 801027c:	e000      	b.n	8010280 <USBD_GetDescriptor+0x2cc>
    return;
 801027e:	bf00      	nop
    }
  }
}
 8010280:	3710      	adds	r7, #16
 8010282:	46bd      	mov	sp, r7
 8010284:	bd80      	pop	{r7, pc}
 8010286:	bf00      	nop

08010288 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010288:	b580      	push	{r7, lr}
 801028a:	b084      	sub	sp, #16
 801028c:	af00      	add	r7, sp, #0
 801028e:	6078      	str	r0, [r7, #4]
 8010290:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8010292:	683b      	ldr	r3, [r7, #0]
 8010294:	889b      	ldrh	r3, [r3, #4]
 8010296:	2b00      	cmp	r3, #0
 8010298:	d130      	bne.n	80102fc <USBD_SetAddress+0x74>
 801029a:	683b      	ldr	r3, [r7, #0]
 801029c:	88db      	ldrh	r3, [r3, #6]
 801029e:	2b00      	cmp	r3, #0
 80102a0:	d12c      	bne.n	80102fc <USBD_SetAddress+0x74>
 80102a2:	683b      	ldr	r3, [r7, #0]
 80102a4:	885b      	ldrh	r3, [r3, #2]
 80102a6:	2b7f      	cmp	r3, #127	; 0x7f
 80102a8:	d828      	bhi.n	80102fc <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80102aa:	683b      	ldr	r3, [r7, #0]
 80102ac:	885b      	ldrh	r3, [r3, #2]
 80102ae:	b2db      	uxtb	r3, r3
 80102b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80102b4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80102b6:	687b      	ldr	r3, [r7, #4]
 80102b8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80102bc:	2b03      	cmp	r3, #3
 80102be:	d104      	bne.n	80102ca <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 80102c0:	6839      	ldr	r1, [r7, #0]
 80102c2:	6878      	ldr	r0, [r7, #4]
 80102c4:	f000 f99c 	bl	8010600 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80102c8:	e01c      	b.n	8010304 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80102ca:	687b      	ldr	r3, [r7, #4]
 80102cc:	7bfa      	ldrb	r2, [r7, #15]
 80102ce:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80102d2:	7bfb      	ldrb	r3, [r7, #15]
 80102d4:	4619      	mov	r1, r3
 80102d6:	6878      	ldr	r0, [r7, #4]
 80102d8:	f000 ff84 	bl	80111e4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80102dc:	6878      	ldr	r0, [r7, #4]
 80102de:	f000 fa5a 	bl	8010796 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80102e2:	7bfb      	ldrb	r3, [r7, #15]
 80102e4:	2b00      	cmp	r3, #0
 80102e6:	d004      	beq.n	80102f2 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80102e8:	687b      	ldr	r3, [r7, #4]
 80102ea:	2202      	movs	r2, #2
 80102ec:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80102f0:	e008      	b.n	8010304 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80102f2:	687b      	ldr	r3, [r7, #4]
 80102f4:	2201      	movs	r2, #1
 80102f6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80102fa:	e003      	b.n	8010304 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80102fc:	6839      	ldr	r1, [r7, #0]
 80102fe:	6878      	ldr	r0, [r7, #4]
 8010300:	f000 f97e 	bl	8010600 <USBD_CtlError>
  }
}
 8010304:	bf00      	nop
 8010306:	3710      	adds	r7, #16
 8010308:	46bd      	mov	sp, r7
 801030a:	bd80      	pop	{r7, pc}

0801030c <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801030c:	b580      	push	{r7, lr}
 801030e:	b084      	sub	sp, #16
 8010310:	af00      	add	r7, sp, #0
 8010312:	6078      	str	r0, [r7, #4]
 8010314:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8010316:	2300      	movs	r3, #0
 8010318:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801031a:	683b      	ldr	r3, [r7, #0]
 801031c:	885b      	ldrh	r3, [r3, #2]
 801031e:	b2da      	uxtb	r2, r3
 8010320:	4b4b      	ldr	r3, [pc, #300]	; (8010450 <USBD_SetConfig+0x144>)
 8010322:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8010324:	4b4a      	ldr	r3, [pc, #296]	; (8010450 <USBD_SetConfig+0x144>)
 8010326:	781b      	ldrb	r3, [r3, #0]
 8010328:	2b01      	cmp	r3, #1
 801032a:	d905      	bls.n	8010338 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 801032c:	6839      	ldr	r1, [r7, #0]
 801032e:	6878      	ldr	r0, [r7, #4]
 8010330:	f000 f966 	bl	8010600 <USBD_CtlError>
    return USBD_FAIL;
 8010334:	2303      	movs	r3, #3
 8010336:	e087      	b.n	8010448 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 8010338:	687b      	ldr	r3, [r7, #4]
 801033a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801033e:	2b02      	cmp	r3, #2
 8010340:	d002      	beq.n	8010348 <USBD_SetConfig+0x3c>
 8010342:	2b03      	cmp	r3, #3
 8010344:	d025      	beq.n	8010392 <USBD_SetConfig+0x86>
 8010346:	e071      	b.n	801042c <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 8010348:	4b41      	ldr	r3, [pc, #260]	; (8010450 <USBD_SetConfig+0x144>)
 801034a:	781b      	ldrb	r3, [r3, #0]
 801034c:	2b00      	cmp	r3, #0
 801034e:	d01c      	beq.n	801038a <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 8010350:	4b3f      	ldr	r3, [pc, #252]	; (8010450 <USBD_SetConfig+0x144>)
 8010352:	781b      	ldrb	r3, [r3, #0]
 8010354:	461a      	mov	r2, r3
 8010356:	687b      	ldr	r3, [r7, #4]
 8010358:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 801035a:	4b3d      	ldr	r3, [pc, #244]	; (8010450 <USBD_SetConfig+0x144>)
 801035c:	781b      	ldrb	r3, [r3, #0]
 801035e:	4619      	mov	r1, r3
 8010360:	6878      	ldr	r0, [r7, #4]
 8010362:	f7ff f9a7 	bl	800f6b4 <USBD_SetClassConfig>
 8010366:	4603      	mov	r3, r0
 8010368:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 801036a:	7bfb      	ldrb	r3, [r7, #15]
 801036c:	2b00      	cmp	r3, #0
 801036e:	d004      	beq.n	801037a <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 8010370:	6839      	ldr	r1, [r7, #0]
 8010372:	6878      	ldr	r0, [r7, #4]
 8010374:	f000 f944 	bl	8010600 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8010378:	e065      	b.n	8010446 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 801037a:	6878      	ldr	r0, [r7, #4]
 801037c:	f000 fa0b 	bl	8010796 <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8010380:	687b      	ldr	r3, [r7, #4]
 8010382:	2203      	movs	r2, #3
 8010384:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 8010388:	e05d      	b.n	8010446 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 801038a:	6878      	ldr	r0, [r7, #4]
 801038c:	f000 fa03 	bl	8010796 <USBD_CtlSendStatus>
    break;
 8010390:	e059      	b.n	8010446 <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 8010392:	4b2f      	ldr	r3, [pc, #188]	; (8010450 <USBD_SetConfig+0x144>)
 8010394:	781b      	ldrb	r3, [r3, #0]
 8010396:	2b00      	cmp	r3, #0
 8010398:	d112      	bne.n	80103c0 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 801039a:	687b      	ldr	r3, [r7, #4]
 801039c:	2202      	movs	r2, #2
 801039e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 80103a2:	4b2b      	ldr	r3, [pc, #172]	; (8010450 <USBD_SetConfig+0x144>)
 80103a4:	781b      	ldrb	r3, [r3, #0]
 80103a6:	461a      	mov	r2, r3
 80103a8:	687b      	ldr	r3, [r7, #4]
 80103aa:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80103ac:	4b28      	ldr	r3, [pc, #160]	; (8010450 <USBD_SetConfig+0x144>)
 80103ae:	781b      	ldrb	r3, [r3, #0]
 80103b0:	4619      	mov	r1, r3
 80103b2:	6878      	ldr	r0, [r7, #4]
 80103b4:	f7ff f99a 	bl	800f6ec <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 80103b8:	6878      	ldr	r0, [r7, #4]
 80103ba:	f000 f9ec 	bl	8010796 <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 80103be:	e042      	b.n	8010446 <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 80103c0:	4b23      	ldr	r3, [pc, #140]	; (8010450 <USBD_SetConfig+0x144>)
 80103c2:	781b      	ldrb	r3, [r3, #0]
 80103c4:	461a      	mov	r2, r3
 80103c6:	687b      	ldr	r3, [r7, #4]
 80103c8:	685b      	ldr	r3, [r3, #4]
 80103ca:	429a      	cmp	r2, r3
 80103cc:	d02a      	beq.n	8010424 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80103ce:	687b      	ldr	r3, [r7, #4]
 80103d0:	685b      	ldr	r3, [r3, #4]
 80103d2:	b2db      	uxtb	r3, r3
 80103d4:	4619      	mov	r1, r3
 80103d6:	6878      	ldr	r0, [r7, #4]
 80103d8:	f7ff f988 	bl	800f6ec <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 80103dc:	4b1c      	ldr	r3, [pc, #112]	; (8010450 <USBD_SetConfig+0x144>)
 80103de:	781b      	ldrb	r3, [r3, #0]
 80103e0:	461a      	mov	r2, r3
 80103e2:	687b      	ldr	r3, [r7, #4]
 80103e4:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 80103e6:	4b1a      	ldr	r3, [pc, #104]	; (8010450 <USBD_SetConfig+0x144>)
 80103e8:	781b      	ldrb	r3, [r3, #0]
 80103ea:	4619      	mov	r1, r3
 80103ec:	6878      	ldr	r0, [r7, #4]
 80103ee:	f7ff f961 	bl	800f6b4 <USBD_SetClassConfig>
 80103f2:	4603      	mov	r3, r0
 80103f4:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 80103f6:	7bfb      	ldrb	r3, [r7, #15]
 80103f8:	2b00      	cmp	r3, #0
 80103fa:	d00f      	beq.n	801041c <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 80103fc:	6839      	ldr	r1, [r7, #0]
 80103fe:	6878      	ldr	r0, [r7, #4]
 8010400:	f000 f8fe 	bl	8010600 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8010404:	687b      	ldr	r3, [r7, #4]
 8010406:	685b      	ldr	r3, [r3, #4]
 8010408:	b2db      	uxtb	r3, r3
 801040a:	4619      	mov	r1, r3
 801040c:	6878      	ldr	r0, [r7, #4]
 801040e:	f7ff f96d 	bl	800f6ec <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8010412:	687b      	ldr	r3, [r7, #4]
 8010414:	2202      	movs	r2, #2
 8010416:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 801041a:	e014      	b.n	8010446 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 801041c:	6878      	ldr	r0, [r7, #4]
 801041e:	f000 f9ba 	bl	8010796 <USBD_CtlSendStatus>
    break;
 8010422:	e010      	b.n	8010446 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 8010424:	6878      	ldr	r0, [r7, #4]
 8010426:	f000 f9b6 	bl	8010796 <USBD_CtlSendStatus>
    break;
 801042a:	e00c      	b.n	8010446 <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 801042c:	6839      	ldr	r1, [r7, #0]
 801042e:	6878      	ldr	r0, [r7, #4]
 8010430:	f000 f8e6 	bl	8010600 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 8010434:	4b06      	ldr	r3, [pc, #24]	; (8010450 <USBD_SetConfig+0x144>)
 8010436:	781b      	ldrb	r3, [r3, #0]
 8010438:	4619      	mov	r1, r3
 801043a:	6878      	ldr	r0, [r7, #4]
 801043c:	f7ff f956 	bl	800f6ec <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 8010440:	2303      	movs	r3, #3
 8010442:	73fb      	strb	r3, [r7, #15]
    break;
 8010444:	bf00      	nop
  }

  return ret;
 8010446:	7bfb      	ldrb	r3, [r7, #15]
}
 8010448:	4618      	mov	r0, r3
 801044a:	3710      	adds	r7, #16
 801044c:	46bd      	mov	sp, r7
 801044e:	bd80      	pop	{r7, pc}
 8010450:	20000690 	.word	0x20000690

08010454 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010454:	b580      	push	{r7, lr}
 8010456:	b082      	sub	sp, #8
 8010458:	af00      	add	r7, sp, #0
 801045a:	6078      	str	r0, [r7, #4]
 801045c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 801045e:	683b      	ldr	r3, [r7, #0]
 8010460:	88db      	ldrh	r3, [r3, #6]
 8010462:	2b01      	cmp	r3, #1
 8010464:	d004      	beq.n	8010470 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8010466:	6839      	ldr	r1, [r7, #0]
 8010468:	6878      	ldr	r0, [r7, #4]
 801046a:	f000 f8c9 	bl	8010600 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 801046e:	e021      	b.n	80104b4 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8010470:	687b      	ldr	r3, [r7, #4]
 8010472:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010476:	2b01      	cmp	r3, #1
 8010478:	db17      	blt.n	80104aa <USBD_GetConfig+0x56>
 801047a:	2b02      	cmp	r3, #2
 801047c:	dd02      	ble.n	8010484 <USBD_GetConfig+0x30>
 801047e:	2b03      	cmp	r3, #3
 8010480:	d00b      	beq.n	801049a <USBD_GetConfig+0x46>
 8010482:	e012      	b.n	80104aa <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 8010484:	687b      	ldr	r3, [r7, #4]
 8010486:	2200      	movs	r2, #0
 8010488:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 801048a:	687b      	ldr	r3, [r7, #4]
 801048c:	3308      	adds	r3, #8
 801048e:	2201      	movs	r2, #1
 8010490:	4619      	mov	r1, r3
 8010492:	6878      	ldr	r0, [r7, #4]
 8010494:	f000 f925 	bl	80106e2 <USBD_CtlSendData>
      break;
 8010498:	e00c      	b.n	80104b4 <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 801049a:	687b      	ldr	r3, [r7, #4]
 801049c:	3304      	adds	r3, #4
 801049e:	2201      	movs	r2, #1
 80104a0:	4619      	mov	r1, r3
 80104a2:	6878      	ldr	r0, [r7, #4]
 80104a4:	f000 f91d 	bl	80106e2 <USBD_CtlSendData>
      break;
 80104a8:	e004      	b.n	80104b4 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 80104aa:	6839      	ldr	r1, [r7, #0]
 80104ac:	6878      	ldr	r0, [r7, #4]
 80104ae:	f000 f8a7 	bl	8010600 <USBD_CtlError>
      break;
 80104b2:	bf00      	nop
}
 80104b4:	bf00      	nop
 80104b6:	3708      	adds	r7, #8
 80104b8:	46bd      	mov	sp, r7
 80104ba:	bd80      	pop	{r7, pc}

080104bc <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80104bc:	b580      	push	{r7, lr}
 80104be:	b082      	sub	sp, #8
 80104c0:	af00      	add	r7, sp, #0
 80104c2:	6078      	str	r0, [r7, #4]
 80104c4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80104c6:	687b      	ldr	r3, [r7, #4]
 80104c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80104cc:	3b01      	subs	r3, #1
 80104ce:	2b02      	cmp	r3, #2
 80104d0:	d81e      	bhi.n	8010510 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 80104d2:	683b      	ldr	r3, [r7, #0]
 80104d4:	88db      	ldrh	r3, [r3, #6]
 80104d6:	2b02      	cmp	r3, #2
 80104d8:	d004      	beq.n	80104e4 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 80104da:	6839      	ldr	r1, [r7, #0]
 80104dc:	6878      	ldr	r0, [r7, #4]
 80104de:	f000 f88f 	bl	8010600 <USBD_CtlError>
      break;
 80104e2:	e01a      	b.n	801051a <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80104e4:	687b      	ldr	r3, [r7, #4]
 80104e6:	2201      	movs	r2, #1
 80104e8:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 80104ea:	687b      	ldr	r3, [r7, #4]
 80104ec:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80104f0:	2b00      	cmp	r3, #0
 80104f2:	d005      	beq.n	8010500 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80104f4:	687b      	ldr	r3, [r7, #4]
 80104f6:	68db      	ldr	r3, [r3, #12]
 80104f8:	f043 0202 	orr.w	r2, r3, #2
 80104fc:	687b      	ldr	r3, [r7, #4]
 80104fe:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	330c      	adds	r3, #12
 8010504:	2202      	movs	r2, #2
 8010506:	4619      	mov	r1, r3
 8010508:	6878      	ldr	r0, [r7, #4]
 801050a:	f000 f8ea 	bl	80106e2 <USBD_CtlSendData>
    break;
 801050e:	e004      	b.n	801051a <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 8010510:	6839      	ldr	r1, [r7, #0]
 8010512:	6878      	ldr	r0, [r7, #4]
 8010514:	f000 f874 	bl	8010600 <USBD_CtlError>
    break;
 8010518:	bf00      	nop
  }
}
 801051a:	bf00      	nop
 801051c:	3708      	adds	r7, #8
 801051e:	46bd      	mov	sp, r7
 8010520:	bd80      	pop	{r7, pc}

08010522 <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010522:	b580      	push	{r7, lr}
 8010524:	b082      	sub	sp, #8
 8010526:	af00      	add	r7, sp, #0
 8010528:	6078      	str	r0, [r7, #4]
 801052a:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801052c:	683b      	ldr	r3, [r7, #0]
 801052e:	885b      	ldrh	r3, [r3, #2]
 8010530:	2b01      	cmp	r3, #1
 8010532:	d106      	bne.n	8010542 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8010534:	687b      	ldr	r3, [r7, #4]
 8010536:	2201      	movs	r2, #1
 8010538:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 801053c:	6878      	ldr	r0, [r7, #4]
 801053e:	f000 f92a 	bl	8010796 <USBD_CtlSendStatus>
  }
}
 8010542:	bf00      	nop
 8010544:	3708      	adds	r7, #8
 8010546:	46bd      	mov	sp, r7
 8010548:	bd80      	pop	{r7, pc}

0801054a <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801054a:	b580      	push	{r7, lr}
 801054c:	b082      	sub	sp, #8
 801054e:	af00      	add	r7, sp, #0
 8010550:	6078      	str	r0, [r7, #4]
 8010552:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8010554:	687b      	ldr	r3, [r7, #4]
 8010556:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801055a:	3b01      	subs	r3, #1
 801055c:	2b02      	cmp	r3, #2
 801055e:	d80b      	bhi.n	8010578 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8010560:	683b      	ldr	r3, [r7, #0]
 8010562:	885b      	ldrh	r3, [r3, #2]
 8010564:	2b01      	cmp	r3, #1
 8010566:	d10c      	bne.n	8010582 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8010568:	687b      	ldr	r3, [r7, #4]
 801056a:	2200      	movs	r2, #0
 801056c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8010570:	6878      	ldr	r0, [r7, #4]
 8010572:	f000 f910 	bl	8010796 <USBD_CtlSendStatus>
      }
      break;
 8010576:	e004      	b.n	8010582 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8010578:	6839      	ldr	r1, [r7, #0]
 801057a:	6878      	ldr	r0, [r7, #4]
 801057c:	f000 f840 	bl	8010600 <USBD_CtlError>
      break;
 8010580:	e000      	b.n	8010584 <USBD_ClrFeature+0x3a>
      break;
 8010582:	bf00      	nop
  }
}
 8010584:	bf00      	nop
 8010586:	3708      	adds	r7, #8
 8010588:	46bd      	mov	sp, r7
 801058a:	bd80      	pop	{r7, pc}

0801058c <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 801058c:	b580      	push	{r7, lr}
 801058e:	b084      	sub	sp, #16
 8010590:	af00      	add	r7, sp, #0
 8010592:	6078      	str	r0, [r7, #4]
 8010594:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8010596:	683b      	ldr	r3, [r7, #0]
 8010598:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 801059a:	68fb      	ldr	r3, [r7, #12]
 801059c:	781a      	ldrb	r2, [r3, #0]
 801059e:	687b      	ldr	r3, [r7, #4]
 80105a0:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80105a2:	68fb      	ldr	r3, [r7, #12]
 80105a4:	3301      	adds	r3, #1
 80105a6:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80105a8:	68fb      	ldr	r3, [r7, #12]
 80105aa:	781a      	ldrb	r2, [r3, #0]
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80105b0:	68fb      	ldr	r3, [r7, #12]
 80105b2:	3301      	adds	r3, #1
 80105b4:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80105b6:	68f8      	ldr	r0, [r7, #12]
 80105b8:	f7ff fad3 	bl	800fb62 <SWAPBYTE>
 80105bc:	4603      	mov	r3, r0
 80105be:	461a      	mov	r2, r3
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80105c4:	68fb      	ldr	r3, [r7, #12]
 80105c6:	3301      	adds	r3, #1
 80105c8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80105ca:	68fb      	ldr	r3, [r7, #12]
 80105cc:	3301      	adds	r3, #1
 80105ce:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80105d0:	68f8      	ldr	r0, [r7, #12]
 80105d2:	f7ff fac6 	bl	800fb62 <SWAPBYTE>
 80105d6:	4603      	mov	r3, r0
 80105d8:	461a      	mov	r2, r3
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80105de:	68fb      	ldr	r3, [r7, #12]
 80105e0:	3301      	adds	r3, #1
 80105e2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80105e4:	68fb      	ldr	r3, [r7, #12]
 80105e6:	3301      	adds	r3, #1
 80105e8:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80105ea:	68f8      	ldr	r0, [r7, #12]
 80105ec:	f7ff fab9 	bl	800fb62 <SWAPBYTE>
 80105f0:	4603      	mov	r3, r0
 80105f2:	461a      	mov	r2, r3
 80105f4:	687b      	ldr	r3, [r7, #4]
 80105f6:	80da      	strh	r2, [r3, #6]
}
 80105f8:	bf00      	nop
 80105fa:	3710      	adds	r7, #16
 80105fc:	46bd      	mov	sp, r7
 80105fe:	bd80      	pop	{r7, pc}

08010600 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010600:	b580      	push	{r7, lr}
 8010602:	b082      	sub	sp, #8
 8010604:	af00      	add	r7, sp, #0
 8010606:	6078      	str	r0, [r7, #4]
 8010608:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 801060a:	2180      	movs	r1, #128	; 0x80
 801060c:	6878      	ldr	r0, [r7, #4]
 801060e:	f000 fd7f 	bl	8011110 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8010612:	2100      	movs	r1, #0
 8010614:	6878      	ldr	r0, [r7, #4]
 8010616:	f000 fd7b 	bl	8011110 <USBD_LL_StallEP>
}
 801061a:	bf00      	nop
 801061c:	3708      	adds	r7, #8
 801061e:	46bd      	mov	sp, r7
 8010620:	bd80      	pop	{r7, pc}

08010622 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8010622:	b580      	push	{r7, lr}
 8010624:	b086      	sub	sp, #24
 8010626:	af00      	add	r7, sp, #0
 8010628:	60f8      	str	r0, [r7, #12]
 801062a:	60b9      	str	r1, [r7, #8]
 801062c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 801062e:	2300      	movs	r3, #0
 8010630:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8010632:	68fb      	ldr	r3, [r7, #12]
 8010634:	2b00      	cmp	r3, #0
 8010636:	d036      	beq.n	80106a6 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8010638:	68fb      	ldr	r3, [r7, #12]
 801063a:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 801063c:	6938      	ldr	r0, [r7, #16]
 801063e:	f000 f836 	bl	80106ae <USBD_GetLen>
 8010642:	4603      	mov	r3, r0
 8010644:	3301      	adds	r3, #1
 8010646:	b29b      	uxth	r3, r3
 8010648:	005b      	lsls	r3, r3, #1
 801064a:	b29a      	uxth	r2, r3
 801064c:	687b      	ldr	r3, [r7, #4]
 801064e:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8010650:	7dfb      	ldrb	r3, [r7, #23]
 8010652:	68ba      	ldr	r2, [r7, #8]
 8010654:	4413      	add	r3, r2
 8010656:	687a      	ldr	r2, [r7, #4]
 8010658:	7812      	ldrb	r2, [r2, #0]
 801065a:	701a      	strb	r2, [r3, #0]
  idx++;
 801065c:	7dfb      	ldrb	r3, [r7, #23]
 801065e:	3301      	adds	r3, #1
 8010660:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8010662:	7dfb      	ldrb	r3, [r7, #23]
 8010664:	68ba      	ldr	r2, [r7, #8]
 8010666:	4413      	add	r3, r2
 8010668:	2203      	movs	r2, #3
 801066a:	701a      	strb	r2, [r3, #0]
  idx++;
 801066c:	7dfb      	ldrb	r3, [r7, #23]
 801066e:	3301      	adds	r3, #1
 8010670:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8010672:	e013      	b.n	801069c <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8010674:	7dfb      	ldrb	r3, [r7, #23]
 8010676:	68ba      	ldr	r2, [r7, #8]
 8010678:	4413      	add	r3, r2
 801067a:	693a      	ldr	r2, [r7, #16]
 801067c:	7812      	ldrb	r2, [r2, #0]
 801067e:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8010680:	693b      	ldr	r3, [r7, #16]
 8010682:	3301      	adds	r3, #1
 8010684:	613b      	str	r3, [r7, #16]
    idx++;
 8010686:	7dfb      	ldrb	r3, [r7, #23]
 8010688:	3301      	adds	r3, #1
 801068a:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 801068c:	7dfb      	ldrb	r3, [r7, #23]
 801068e:	68ba      	ldr	r2, [r7, #8]
 8010690:	4413      	add	r3, r2
 8010692:	2200      	movs	r2, #0
 8010694:	701a      	strb	r2, [r3, #0]
    idx++;
 8010696:	7dfb      	ldrb	r3, [r7, #23]
 8010698:	3301      	adds	r3, #1
 801069a:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 801069c:	693b      	ldr	r3, [r7, #16]
 801069e:	781b      	ldrb	r3, [r3, #0]
 80106a0:	2b00      	cmp	r3, #0
 80106a2:	d1e7      	bne.n	8010674 <USBD_GetString+0x52>
 80106a4:	e000      	b.n	80106a8 <USBD_GetString+0x86>
    return;
 80106a6:	bf00      	nop
  }
}
 80106a8:	3718      	adds	r7, #24
 80106aa:	46bd      	mov	sp, r7
 80106ac:	bd80      	pop	{r7, pc}

080106ae <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80106ae:	b480      	push	{r7}
 80106b0:	b085      	sub	sp, #20
 80106b2:	af00      	add	r7, sp, #0
 80106b4:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80106b6:	2300      	movs	r3, #0
 80106b8:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80106ba:	687b      	ldr	r3, [r7, #4]
 80106bc:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80106be:	e005      	b.n	80106cc <USBD_GetLen+0x1e>
  {
    len++;
 80106c0:	7bfb      	ldrb	r3, [r7, #15]
 80106c2:	3301      	adds	r3, #1
 80106c4:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80106c6:	68bb      	ldr	r3, [r7, #8]
 80106c8:	3301      	adds	r3, #1
 80106ca:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80106cc:	68bb      	ldr	r3, [r7, #8]
 80106ce:	781b      	ldrb	r3, [r3, #0]
 80106d0:	2b00      	cmp	r3, #0
 80106d2:	d1f5      	bne.n	80106c0 <USBD_GetLen+0x12>
  }

  return len;
 80106d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80106d6:	4618      	mov	r0, r3
 80106d8:	3714      	adds	r7, #20
 80106da:	46bd      	mov	sp, r7
 80106dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106e0:	4770      	bx	lr

080106e2 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80106e2:	b580      	push	{r7, lr}
 80106e4:	b084      	sub	sp, #16
 80106e6:	af00      	add	r7, sp, #0
 80106e8:	60f8      	str	r0, [r7, #12]
 80106ea:	60b9      	str	r1, [r7, #8]
 80106ec:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80106ee:	68fb      	ldr	r3, [r7, #12]
 80106f0:	2202      	movs	r2, #2
 80106f2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80106f6:	68fb      	ldr	r3, [r7, #12]
 80106f8:	687a      	ldr	r2, [r7, #4]
 80106fa:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 80106fc:	68fb      	ldr	r3, [r7, #12]
 80106fe:	687a      	ldr	r2, [r7, #4]
 8010700:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010702:	687b      	ldr	r3, [r7, #4]
 8010704:	68ba      	ldr	r2, [r7, #8]
 8010706:	2100      	movs	r1, #0
 8010708:	68f8      	ldr	r0, [r7, #12]
 801070a:	f000 fd8a 	bl	8011222 <USBD_LL_Transmit>

  return USBD_OK;
 801070e:	2300      	movs	r3, #0
}
 8010710:	4618      	mov	r0, r3
 8010712:	3710      	adds	r7, #16
 8010714:	46bd      	mov	sp, r7
 8010716:	bd80      	pop	{r7, pc}

08010718 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8010718:	b580      	push	{r7, lr}
 801071a:	b084      	sub	sp, #16
 801071c:	af00      	add	r7, sp, #0
 801071e:	60f8      	str	r0, [r7, #12]
 8010720:	60b9      	str	r1, [r7, #8]
 8010722:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010724:	687b      	ldr	r3, [r7, #4]
 8010726:	68ba      	ldr	r2, [r7, #8]
 8010728:	2100      	movs	r1, #0
 801072a:	68f8      	ldr	r0, [r7, #12]
 801072c:	f000 fd79 	bl	8011222 <USBD_LL_Transmit>

  return USBD_OK;
 8010730:	2300      	movs	r3, #0
}
 8010732:	4618      	mov	r0, r3
 8010734:	3710      	adds	r7, #16
 8010736:	46bd      	mov	sp, r7
 8010738:	bd80      	pop	{r7, pc}

0801073a <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 801073a:	b580      	push	{r7, lr}
 801073c:	b084      	sub	sp, #16
 801073e:	af00      	add	r7, sp, #0
 8010740:	60f8      	str	r0, [r7, #12]
 8010742:	60b9      	str	r1, [r7, #8]
 8010744:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8010746:	68fb      	ldr	r3, [r7, #12]
 8010748:	2203      	movs	r2, #3
 801074a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 801074e:	68fb      	ldr	r3, [r7, #12]
 8010750:	687a      	ldr	r2, [r7, #4]
 8010752:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 8010756:	68fb      	ldr	r3, [r7, #12]
 8010758:	687a      	ldr	r2, [r7, #4]
 801075a:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801075e:	687b      	ldr	r3, [r7, #4]
 8010760:	68ba      	ldr	r2, [r7, #8]
 8010762:	2100      	movs	r1, #0
 8010764:	68f8      	ldr	r0, [r7, #12]
 8010766:	f000 fd7d 	bl	8011264 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801076a:	2300      	movs	r3, #0
}
 801076c:	4618      	mov	r0, r3
 801076e:	3710      	adds	r7, #16
 8010770:	46bd      	mov	sp, r7
 8010772:	bd80      	pop	{r7, pc}

08010774 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8010774:	b580      	push	{r7, lr}
 8010776:	b084      	sub	sp, #16
 8010778:	af00      	add	r7, sp, #0
 801077a:	60f8      	str	r0, [r7, #12]
 801077c:	60b9      	str	r1, [r7, #8]
 801077e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8010780:	687b      	ldr	r3, [r7, #4]
 8010782:	68ba      	ldr	r2, [r7, #8]
 8010784:	2100      	movs	r1, #0
 8010786:	68f8      	ldr	r0, [r7, #12]
 8010788:	f000 fd6c 	bl	8011264 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801078c:	2300      	movs	r3, #0
}
 801078e:	4618      	mov	r0, r3
 8010790:	3710      	adds	r7, #16
 8010792:	46bd      	mov	sp, r7
 8010794:	bd80      	pop	{r7, pc}

08010796 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8010796:	b580      	push	{r7, lr}
 8010798:	b082      	sub	sp, #8
 801079a:	af00      	add	r7, sp, #0
 801079c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 801079e:	687b      	ldr	r3, [r7, #4]
 80107a0:	2204      	movs	r2, #4
 80107a2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80107a6:	2300      	movs	r3, #0
 80107a8:	2200      	movs	r2, #0
 80107aa:	2100      	movs	r1, #0
 80107ac:	6878      	ldr	r0, [r7, #4]
 80107ae:	f000 fd38 	bl	8011222 <USBD_LL_Transmit>

  return USBD_OK;
 80107b2:	2300      	movs	r3, #0
}
 80107b4:	4618      	mov	r0, r3
 80107b6:	3708      	adds	r7, #8
 80107b8:	46bd      	mov	sp, r7
 80107ba:	bd80      	pop	{r7, pc}

080107bc <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80107bc:	b580      	push	{r7, lr}
 80107be:	b082      	sub	sp, #8
 80107c0:	af00      	add	r7, sp, #0
 80107c2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80107c4:	687b      	ldr	r3, [r7, #4]
 80107c6:	2205      	movs	r2, #5
 80107c8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80107cc:	2300      	movs	r3, #0
 80107ce:	2200      	movs	r2, #0
 80107d0:	2100      	movs	r1, #0
 80107d2:	6878      	ldr	r0, [r7, #4]
 80107d4:	f000 fd46 	bl	8011264 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80107d8:	2300      	movs	r3, #0
}
 80107da:	4618      	mov	r0, r3
 80107dc:	3708      	adds	r7, #8
 80107de:	46bd      	mov	sp, r7
 80107e0:	bd80      	pop	{r7, pc}
	...

080107e4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80107e4:	b580      	push	{r7, lr}
 80107e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80107e8:	2200      	movs	r2, #0
 80107ea:	4912      	ldr	r1, [pc, #72]	; (8010834 <MX_USB_DEVICE_Init+0x50>)
 80107ec:	4812      	ldr	r0, [pc, #72]	; (8010838 <MX_USB_DEVICE_Init+0x54>)
 80107ee:	f7fe fef3 	bl	800f5d8 <USBD_Init>
 80107f2:	4603      	mov	r3, r0
 80107f4:	2b00      	cmp	r3, #0
 80107f6:	d001      	beq.n	80107fc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80107f8:	f7f2 fdf4 	bl	80033e4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80107fc:	490f      	ldr	r1, [pc, #60]	; (801083c <MX_USB_DEVICE_Init+0x58>)
 80107fe:	480e      	ldr	r0, [pc, #56]	; (8010838 <MX_USB_DEVICE_Init+0x54>)
 8010800:	f7fe ff20 	bl	800f644 <USBD_RegisterClass>
 8010804:	4603      	mov	r3, r0
 8010806:	2b00      	cmp	r3, #0
 8010808:	d001      	beq.n	801080e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 801080a:	f7f2 fdeb 	bl	80033e4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 801080e:	490c      	ldr	r1, [pc, #48]	; (8010840 <MX_USB_DEVICE_Init+0x5c>)
 8010810:	4809      	ldr	r0, [pc, #36]	; (8010838 <MX_USB_DEVICE_Init+0x54>)
 8010812:	f7fe fe45 	bl	800f4a0 <USBD_CDC_RegisterInterface>
 8010816:	4603      	mov	r3, r0
 8010818:	2b00      	cmp	r3, #0
 801081a:	d001      	beq.n	8010820 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 801081c:	f7f2 fde2 	bl	80033e4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8010820:	4805      	ldr	r0, [pc, #20]	; (8010838 <MX_USB_DEVICE_Init+0x54>)
 8010822:	f7fe ff30 	bl	800f686 <USBD_Start>
 8010826:	4603      	mov	r3, r0
 8010828:	2b00      	cmp	r3, #0
 801082a:	d001      	beq.n	8010830 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 801082c:	f7f2 fdda 	bl	80033e4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8010830:	bf00      	nop
 8010832:	bd80      	pop	{r7, pc}
 8010834:	20000198 	.word	0x20000198
 8010838:	20000b08 	.word	0x20000b08
 801083c:	20000080 	.word	0x20000080
 8010840:	20000184 	.word	0x20000184

08010844 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8010844:	b480      	push	{r7}
 8010846:	b083      	sub	sp, #12
 8010848:	af00      	add	r7, sp, #0
 801084a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 801084c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8010850:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8010854:	f003 0301 	and.w	r3, r3, #1
 8010858:	2b00      	cmp	r3, #0
 801085a:	d013      	beq.n	8010884 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 801085c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8010860:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8010864:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8010868:	2b00      	cmp	r3, #0
 801086a:	d00b      	beq.n	8010884 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 801086c:	e000      	b.n	8010870 <ITM_SendChar+0x2c>
    {
      __NOP();
 801086e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8010870:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8010874:	681b      	ldr	r3, [r3, #0]
 8010876:	2b00      	cmp	r3, #0
 8010878:	d0f9      	beq.n	801086e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 801087a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 801087e:	687a      	ldr	r2, [r7, #4]
 8010880:	b2d2      	uxtb	r2, r2
 8010882:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8010884:	687b      	ldr	r3, [r7, #4]
}
 8010886:	4618      	mov	r0, r3
 8010888:	370c      	adds	r7, #12
 801088a:	46bd      	mov	sp, r7
 801088c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010890:	4770      	bx	lr

08010892 <Debug_write>:
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length);
static int8_t CDC_Receive_FS(uint8_t* pbuf, uint32_t *Len);
static int8_t CDC_TransmitCplt_FS(uint8_t *pbuf, uint32_t *Len, uint8_t epnum);

/* USER CODE BEGIN PRIVATE_FUNCTIONS_DECLARATION */
int Debug_write(uint8_t *ptr, uint16_t len){ //added
 8010892:	b580      	push	{r7, lr}
 8010894:	b084      	sub	sp, #16
 8010896:	af00      	add	r7, sp, #0
 8010898:	6078      	str	r0, [r7, #4]
 801089a:	460b      	mov	r3, r1
 801089c:	807b      	strh	r3, [r7, #2]
	uint16_t i;
	for(i=0; i<len; i++){
 801089e:	2300      	movs	r3, #0
 80108a0:	81fb      	strh	r3, [r7, #14]
 80108a2:	e007      	b.n	80108b4 <Debug_write+0x22>
		ITM_SendChar(*ptr);
 80108a4:	687b      	ldr	r3, [r7, #4]
 80108a6:	781b      	ldrb	r3, [r3, #0]
 80108a8:	4618      	mov	r0, r3
 80108aa:	f7ff ffcb 	bl	8010844 <ITM_SendChar>
	for(i=0; i<len; i++){
 80108ae:	89fb      	ldrh	r3, [r7, #14]
 80108b0:	3301      	adds	r3, #1
 80108b2:	81fb      	strh	r3, [r7, #14]
 80108b4:	89fa      	ldrh	r2, [r7, #14]
 80108b6:	887b      	ldrh	r3, [r7, #2]
 80108b8:	429a      	cmp	r2, r3
 80108ba:	d3f3      	bcc.n	80108a4 <Debug_write+0x12>
	}
	return i;
 80108bc:	89fb      	ldrh	r3, [r7, #14]
}
 80108be:	4618      	mov	r0, r3
 80108c0:	3710      	adds	r7, #16
 80108c2:	46bd      	mov	sp, r7
 80108c4:	bd80      	pop	{r7, pc}
	...

080108c8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80108c8:	b580      	push	{r7, lr}
 80108ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80108cc:	2200      	movs	r2, #0
 80108ce:	4905      	ldr	r1, [pc, #20]	; (80108e4 <CDC_Init_FS+0x1c>)
 80108d0:	4805      	ldr	r0, [pc, #20]	; (80108e8 <CDC_Init_FS+0x20>)
 80108d2:	f7fe fdfa 	bl	800f4ca <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80108d6:	4905      	ldr	r1, [pc, #20]	; (80108ec <CDC_Init_FS+0x24>)
 80108d8:	4803      	ldr	r0, [pc, #12]	; (80108e8 <CDC_Init_FS+0x20>)
 80108da:	f7fe fe0f 	bl	800f4fc <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80108de:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80108e0:	4618      	mov	r0, r3
 80108e2:	bd80      	pop	{r7, pc}
 80108e4:	200015d8 	.word	0x200015d8
 80108e8:	20000b08 	.word	0x20000b08
 80108ec:	20000dd8 	.word	0x20000dd8

080108f0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80108f0:	b480      	push	{r7}
 80108f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80108f4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80108f6:	4618      	mov	r0, r3
 80108f8:	46bd      	mov	sp, r7
 80108fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108fe:	4770      	bx	lr

08010900 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8010900:	b480      	push	{r7}
 8010902:	b083      	sub	sp, #12
 8010904:	af00      	add	r7, sp, #0
 8010906:	4603      	mov	r3, r0
 8010908:	6039      	str	r1, [r7, #0]
 801090a:	71fb      	strb	r3, [r7, #7]
 801090c:	4613      	mov	r3, r2
 801090e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8010910:	79fb      	ldrb	r3, [r7, #7]
 8010912:	2b23      	cmp	r3, #35	; 0x23
 8010914:	f200 808c 	bhi.w	8010a30 <CDC_Control_FS+0x130>
 8010918:	a201      	add	r2, pc, #4	; (adr r2, 8010920 <CDC_Control_FS+0x20>)
 801091a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801091e:	bf00      	nop
 8010920:	08010a31 	.word	0x08010a31
 8010924:	08010a31 	.word	0x08010a31
 8010928:	08010a31 	.word	0x08010a31
 801092c:	08010a31 	.word	0x08010a31
 8010930:	08010a31 	.word	0x08010a31
 8010934:	08010a31 	.word	0x08010a31
 8010938:	08010a31 	.word	0x08010a31
 801093c:	08010a31 	.word	0x08010a31
 8010940:	08010a31 	.word	0x08010a31
 8010944:	08010a31 	.word	0x08010a31
 8010948:	08010a31 	.word	0x08010a31
 801094c:	08010a31 	.word	0x08010a31
 8010950:	08010a31 	.word	0x08010a31
 8010954:	08010a31 	.word	0x08010a31
 8010958:	08010a31 	.word	0x08010a31
 801095c:	08010a31 	.word	0x08010a31
 8010960:	08010a31 	.word	0x08010a31
 8010964:	08010a31 	.word	0x08010a31
 8010968:	08010a31 	.word	0x08010a31
 801096c:	08010a31 	.word	0x08010a31
 8010970:	08010a31 	.word	0x08010a31
 8010974:	08010a31 	.word	0x08010a31
 8010978:	08010a31 	.word	0x08010a31
 801097c:	08010a31 	.word	0x08010a31
 8010980:	08010a31 	.word	0x08010a31
 8010984:	08010a31 	.word	0x08010a31
 8010988:	08010a31 	.word	0x08010a31
 801098c:	08010a31 	.word	0x08010a31
 8010990:	08010a31 	.word	0x08010a31
 8010994:	08010a31 	.word	0x08010a31
 8010998:	08010a31 	.word	0x08010a31
 801099c:	08010a31 	.word	0x08010a31
 80109a0:	080109b1 	.word	0x080109b1
 80109a4:	080109eb 	.word	0x080109eb
 80109a8:	08010a31 	.word	0x08010a31
 80109ac:	08010a31 	.word	0x08010a31
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
    	buffer[0]=pbuf[0];
 80109b0:	683b      	ldr	r3, [r7, #0]
 80109b2:	781a      	ldrb	r2, [r3, #0]
 80109b4:	4b22      	ldr	r3, [pc, #136]	; (8010a40 <CDC_Control_FS+0x140>)
 80109b6:	701a      	strb	r2, [r3, #0]
    	buffer[1]=pbuf[1];
 80109b8:	683b      	ldr	r3, [r7, #0]
 80109ba:	785a      	ldrb	r2, [r3, #1]
 80109bc:	4b20      	ldr	r3, [pc, #128]	; (8010a40 <CDC_Control_FS+0x140>)
 80109be:	705a      	strb	r2, [r3, #1]
    	buffer[2]=pbuf[2];
 80109c0:	683b      	ldr	r3, [r7, #0]
 80109c2:	789a      	ldrb	r2, [r3, #2]
 80109c4:	4b1e      	ldr	r3, [pc, #120]	; (8010a40 <CDC_Control_FS+0x140>)
 80109c6:	709a      	strb	r2, [r3, #2]
    	buffer[3]=pbuf[3];
 80109c8:	683b      	ldr	r3, [r7, #0]
 80109ca:	78da      	ldrb	r2, [r3, #3]
 80109cc:	4b1c      	ldr	r3, [pc, #112]	; (8010a40 <CDC_Control_FS+0x140>)
 80109ce:	70da      	strb	r2, [r3, #3]
    	buffer[4]=pbuf[4];
 80109d0:	683b      	ldr	r3, [r7, #0]
 80109d2:	791a      	ldrb	r2, [r3, #4]
 80109d4:	4b1a      	ldr	r3, [pc, #104]	; (8010a40 <CDC_Control_FS+0x140>)
 80109d6:	711a      	strb	r2, [r3, #4]
    	buffer[5]=pbuf[5];
 80109d8:	683b      	ldr	r3, [r7, #0]
 80109da:	795a      	ldrb	r2, [r3, #5]
 80109dc:	4b18      	ldr	r3, [pc, #96]	; (8010a40 <CDC_Control_FS+0x140>)
 80109de:	715a      	strb	r2, [r3, #5]
    	buffer[6]=pbuf[6];
 80109e0:	683b      	ldr	r3, [r7, #0]
 80109e2:	799a      	ldrb	r2, [r3, #6]
 80109e4:	4b16      	ldr	r3, [pc, #88]	; (8010a40 <CDC_Control_FS+0x140>)
 80109e6:	719a      	strb	r2, [r3, #6]
    break;
 80109e8:	e023      	b.n	8010a32 <CDC_Control_FS+0x132>

    case CDC_GET_LINE_CODING:
    	pbuf[0]=buffer[0];
 80109ea:	4b15      	ldr	r3, [pc, #84]	; (8010a40 <CDC_Control_FS+0x140>)
 80109ec:	781a      	ldrb	r2, [r3, #0]
 80109ee:	683b      	ldr	r3, [r7, #0]
 80109f0:	701a      	strb	r2, [r3, #0]
    	pbuf[1]=buffer[1];
 80109f2:	683b      	ldr	r3, [r7, #0]
 80109f4:	3301      	adds	r3, #1
 80109f6:	4a12      	ldr	r2, [pc, #72]	; (8010a40 <CDC_Control_FS+0x140>)
 80109f8:	7852      	ldrb	r2, [r2, #1]
 80109fa:	701a      	strb	r2, [r3, #0]
    	pbuf[2]=buffer[2];
 80109fc:	683b      	ldr	r3, [r7, #0]
 80109fe:	3302      	adds	r3, #2
 8010a00:	4a0f      	ldr	r2, [pc, #60]	; (8010a40 <CDC_Control_FS+0x140>)
 8010a02:	7892      	ldrb	r2, [r2, #2]
 8010a04:	701a      	strb	r2, [r3, #0]
    	pbuf[3]=buffer[3];
 8010a06:	683b      	ldr	r3, [r7, #0]
 8010a08:	3303      	adds	r3, #3
 8010a0a:	4a0d      	ldr	r2, [pc, #52]	; (8010a40 <CDC_Control_FS+0x140>)
 8010a0c:	78d2      	ldrb	r2, [r2, #3]
 8010a0e:	701a      	strb	r2, [r3, #0]
    	pbuf[4]=buffer[4];
 8010a10:	683b      	ldr	r3, [r7, #0]
 8010a12:	3304      	adds	r3, #4
 8010a14:	4a0a      	ldr	r2, [pc, #40]	; (8010a40 <CDC_Control_FS+0x140>)
 8010a16:	7912      	ldrb	r2, [r2, #4]
 8010a18:	701a      	strb	r2, [r3, #0]
    	pbuf[5]=buffer[5];
 8010a1a:	683b      	ldr	r3, [r7, #0]
 8010a1c:	3305      	adds	r3, #5
 8010a1e:	4a08      	ldr	r2, [pc, #32]	; (8010a40 <CDC_Control_FS+0x140>)
 8010a20:	7952      	ldrb	r2, [r2, #5]
 8010a22:	701a      	strb	r2, [r3, #0]
    	pbuf[6]=buffer[6];
 8010a24:	683b      	ldr	r3, [r7, #0]
 8010a26:	3306      	adds	r3, #6
 8010a28:	4a05      	ldr	r2, [pc, #20]	; (8010a40 <CDC_Control_FS+0x140>)
 8010a2a:	7992      	ldrb	r2, [r2, #6]
 8010a2c:	701a      	strb	r2, [r3, #0]
    break;
 8010a2e:	e000      	b.n	8010a32 <CDC_Control_FS+0x132>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8010a30:	bf00      	nop
  }

  return (USBD_OK);
 8010a32:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8010a34:	4618      	mov	r0, r3
 8010a36:	370c      	adds	r7, #12
 8010a38:	46bd      	mov	sp, r7
 8010a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a3e:	4770      	bx	lr
 8010a40:	20001dd8 	.word	0x20001dd8

08010a44 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8010a44:	b580      	push	{r7, lr}
 8010a46:	b082      	sub	sp, #8
 8010a48:	af00      	add	r7, sp, #0
 8010a4a:	6078      	str	r0, [r7, #4]
 8010a4c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8010a4e:	6879      	ldr	r1, [r7, #4]
 8010a50:	480a      	ldr	r0, [pc, #40]	; (8010a7c <CDC_Receive_FS+0x38>)
 8010a52:	f7fe fd53 	bl	800f4fc <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8010a56:	4809      	ldr	r0, [pc, #36]	; (8010a7c <CDC_Receive_FS+0x38>)
 8010a58:	f7fe fd94 	bl	800f584 <USBD_CDC_ReceivePacket>
  CDC_Transmit_FS(Buf, *Len); //added (loopback -> when receive, send it back) [debug]
 8010a5c:	683b      	ldr	r3, [r7, #0]
 8010a5e:	681b      	ldr	r3, [r3, #0]
 8010a60:	b29b      	uxth	r3, r3
 8010a62:	4619      	mov	r1, r3
 8010a64:	6878      	ldr	r0, [r7, #4]
 8010a66:	f000 f80d 	bl	8010a84 <CDC_Transmit_FS>
  Debug_write("coucou\n", (uint16_t)7);
 8010a6a:	2107      	movs	r1, #7
 8010a6c:	4804      	ldr	r0, [pc, #16]	; (8010a80 <CDC_Receive_FS+0x3c>)
 8010a6e:	f7ff ff10 	bl	8010892 <Debug_write>
  return (USBD_OK);
 8010a72:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8010a74:	4618      	mov	r0, r3
 8010a76:	3708      	adds	r7, #8
 8010a78:	46bd      	mov	sp, r7
 8010a7a:	bd80      	pop	{r7, pc}
 8010a7c:	20000b08 	.word	0x20000b08
 8010a80:	0801272c 	.word	0x0801272c

08010a84 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8010a84:	b580      	push	{r7, lr}
 8010a86:	b084      	sub	sp, #16
 8010a88:	af00      	add	r7, sp, #0
 8010a8a:	6078      	str	r0, [r7, #4]
 8010a8c:	460b      	mov	r3, r1
 8010a8e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8010a90:	2300      	movs	r3, #0
 8010a92:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */

  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8010a94:	4b0d      	ldr	r3, [pc, #52]	; (8010acc <CDC_Transmit_FS+0x48>)
 8010a96:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010a9a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8010a9c:	68bb      	ldr	r3, [r7, #8]
 8010a9e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010aa2:	2b00      	cmp	r3, #0
 8010aa4:	d001      	beq.n	8010aaa <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8010aa6:	2301      	movs	r3, #1
 8010aa8:	e00b      	b.n	8010ac2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8010aaa:	887b      	ldrh	r3, [r7, #2]
 8010aac:	461a      	mov	r2, r3
 8010aae:	6879      	ldr	r1, [r7, #4]
 8010ab0:	4806      	ldr	r0, [pc, #24]	; (8010acc <CDC_Transmit_FS+0x48>)
 8010ab2:	f7fe fd0a 	bl	800f4ca <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8010ab6:	4805      	ldr	r0, [pc, #20]	; (8010acc <CDC_Transmit_FS+0x48>)
 8010ab8:	f7fe fd34 	bl	800f524 <USBD_CDC_TransmitPacket>
 8010abc:	4603      	mov	r3, r0
 8010abe:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8010ac0:	7bfb      	ldrb	r3, [r7, #15]
}
 8010ac2:	4618      	mov	r0, r3
 8010ac4:	3710      	adds	r7, #16
 8010ac6:	46bd      	mov	sp, r7
 8010ac8:	bd80      	pop	{r7, pc}
 8010aca:	bf00      	nop
 8010acc:	20000b08 	.word	0x20000b08

08010ad0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8010ad0:	b480      	push	{r7}
 8010ad2:	b087      	sub	sp, #28
 8010ad4:	af00      	add	r7, sp, #0
 8010ad6:	60f8      	str	r0, [r7, #12]
 8010ad8:	60b9      	str	r1, [r7, #8]
 8010ada:	4613      	mov	r3, r2
 8010adc:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8010ade:	2300      	movs	r3, #0
 8010ae0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8010ae2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010ae6:	4618      	mov	r0, r3
 8010ae8:	371c      	adds	r7, #28
 8010aea:	46bd      	mov	sp, r7
 8010aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010af0:	4770      	bx	lr
	...

08010af4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010af4:	b480      	push	{r7}
 8010af6:	b083      	sub	sp, #12
 8010af8:	af00      	add	r7, sp, #0
 8010afa:	4603      	mov	r3, r0
 8010afc:	6039      	str	r1, [r7, #0]
 8010afe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8010b00:	683b      	ldr	r3, [r7, #0]
 8010b02:	2212      	movs	r2, #18
 8010b04:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8010b06:	4b03      	ldr	r3, [pc, #12]	; (8010b14 <USBD_FS_DeviceDescriptor+0x20>)
}
 8010b08:	4618      	mov	r0, r3
 8010b0a:	370c      	adds	r7, #12
 8010b0c:	46bd      	mov	sp, r7
 8010b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b12:	4770      	bx	lr
 8010b14:	200001b4 	.word	0x200001b4

08010b18 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010b18:	b480      	push	{r7}
 8010b1a:	b083      	sub	sp, #12
 8010b1c:	af00      	add	r7, sp, #0
 8010b1e:	4603      	mov	r3, r0
 8010b20:	6039      	str	r1, [r7, #0]
 8010b22:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8010b24:	683b      	ldr	r3, [r7, #0]
 8010b26:	2204      	movs	r2, #4
 8010b28:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8010b2a:	4b03      	ldr	r3, [pc, #12]	; (8010b38 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8010b2c:	4618      	mov	r0, r3
 8010b2e:	370c      	adds	r7, #12
 8010b30:	46bd      	mov	sp, r7
 8010b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b36:	4770      	bx	lr
 8010b38:	200001c8 	.word	0x200001c8

08010b3c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010b3c:	b580      	push	{r7, lr}
 8010b3e:	b082      	sub	sp, #8
 8010b40:	af00      	add	r7, sp, #0
 8010b42:	4603      	mov	r3, r0
 8010b44:	6039      	str	r1, [r7, #0]
 8010b46:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010b48:	79fb      	ldrb	r3, [r7, #7]
 8010b4a:	2b00      	cmp	r3, #0
 8010b4c:	d105      	bne.n	8010b5a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010b4e:	683a      	ldr	r2, [r7, #0]
 8010b50:	4907      	ldr	r1, [pc, #28]	; (8010b70 <USBD_FS_ProductStrDescriptor+0x34>)
 8010b52:	4808      	ldr	r0, [pc, #32]	; (8010b74 <USBD_FS_ProductStrDescriptor+0x38>)
 8010b54:	f7ff fd65 	bl	8010622 <USBD_GetString>
 8010b58:	e004      	b.n	8010b64 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010b5a:	683a      	ldr	r2, [r7, #0]
 8010b5c:	4904      	ldr	r1, [pc, #16]	; (8010b70 <USBD_FS_ProductStrDescriptor+0x34>)
 8010b5e:	4805      	ldr	r0, [pc, #20]	; (8010b74 <USBD_FS_ProductStrDescriptor+0x38>)
 8010b60:	f7ff fd5f 	bl	8010622 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010b64:	4b02      	ldr	r3, [pc, #8]	; (8010b70 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8010b66:	4618      	mov	r0, r3
 8010b68:	3708      	adds	r7, #8
 8010b6a:	46bd      	mov	sp, r7
 8010b6c:	bd80      	pop	{r7, pc}
 8010b6e:	bf00      	nop
 8010b70:	20001de0 	.word	0x20001de0
 8010b74:	08012734 	.word	0x08012734

08010b78 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010b78:	b580      	push	{r7, lr}
 8010b7a:	b082      	sub	sp, #8
 8010b7c:	af00      	add	r7, sp, #0
 8010b7e:	4603      	mov	r3, r0
 8010b80:	6039      	str	r1, [r7, #0]
 8010b82:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8010b84:	683a      	ldr	r2, [r7, #0]
 8010b86:	4904      	ldr	r1, [pc, #16]	; (8010b98 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8010b88:	4804      	ldr	r0, [pc, #16]	; (8010b9c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8010b8a:	f7ff fd4a 	bl	8010622 <USBD_GetString>
  return USBD_StrDesc;
 8010b8e:	4b02      	ldr	r3, [pc, #8]	; (8010b98 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8010b90:	4618      	mov	r0, r3
 8010b92:	3708      	adds	r7, #8
 8010b94:	46bd      	mov	sp, r7
 8010b96:	bd80      	pop	{r7, pc}
 8010b98:	20001de0 	.word	0x20001de0
 8010b9c:	0801274c 	.word	0x0801274c

08010ba0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010ba0:	b580      	push	{r7, lr}
 8010ba2:	b082      	sub	sp, #8
 8010ba4:	af00      	add	r7, sp, #0
 8010ba6:	4603      	mov	r3, r0
 8010ba8:	6039      	str	r1, [r7, #0]
 8010baa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8010bac:	683b      	ldr	r3, [r7, #0]
 8010bae:	221a      	movs	r2, #26
 8010bb0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8010bb2:	f000 f843 	bl	8010c3c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8010bb6:	4b02      	ldr	r3, [pc, #8]	; (8010bc0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8010bb8:	4618      	mov	r0, r3
 8010bba:	3708      	adds	r7, #8
 8010bbc:	46bd      	mov	sp, r7
 8010bbe:	bd80      	pop	{r7, pc}
 8010bc0:	200001cc 	.word	0x200001cc

08010bc4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010bc4:	b580      	push	{r7, lr}
 8010bc6:	b082      	sub	sp, #8
 8010bc8:	af00      	add	r7, sp, #0
 8010bca:	4603      	mov	r3, r0
 8010bcc:	6039      	str	r1, [r7, #0]
 8010bce:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8010bd0:	79fb      	ldrb	r3, [r7, #7]
 8010bd2:	2b00      	cmp	r3, #0
 8010bd4:	d105      	bne.n	8010be2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8010bd6:	683a      	ldr	r2, [r7, #0]
 8010bd8:	4907      	ldr	r1, [pc, #28]	; (8010bf8 <USBD_FS_ConfigStrDescriptor+0x34>)
 8010bda:	4808      	ldr	r0, [pc, #32]	; (8010bfc <USBD_FS_ConfigStrDescriptor+0x38>)
 8010bdc:	f7ff fd21 	bl	8010622 <USBD_GetString>
 8010be0:	e004      	b.n	8010bec <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8010be2:	683a      	ldr	r2, [r7, #0]
 8010be4:	4904      	ldr	r1, [pc, #16]	; (8010bf8 <USBD_FS_ConfigStrDescriptor+0x34>)
 8010be6:	4805      	ldr	r0, [pc, #20]	; (8010bfc <USBD_FS_ConfigStrDescriptor+0x38>)
 8010be8:	f7ff fd1b 	bl	8010622 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010bec:	4b02      	ldr	r3, [pc, #8]	; (8010bf8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8010bee:	4618      	mov	r0, r3
 8010bf0:	3708      	adds	r7, #8
 8010bf2:	46bd      	mov	sp, r7
 8010bf4:	bd80      	pop	{r7, pc}
 8010bf6:	bf00      	nop
 8010bf8:	20001de0 	.word	0x20001de0
 8010bfc:	08012760 	.word	0x08012760

08010c00 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010c00:	b580      	push	{r7, lr}
 8010c02:	b082      	sub	sp, #8
 8010c04:	af00      	add	r7, sp, #0
 8010c06:	4603      	mov	r3, r0
 8010c08:	6039      	str	r1, [r7, #0]
 8010c0a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010c0c:	79fb      	ldrb	r3, [r7, #7]
 8010c0e:	2b00      	cmp	r3, #0
 8010c10:	d105      	bne.n	8010c1e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8010c12:	683a      	ldr	r2, [r7, #0]
 8010c14:	4907      	ldr	r1, [pc, #28]	; (8010c34 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8010c16:	4808      	ldr	r0, [pc, #32]	; (8010c38 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8010c18:	f7ff fd03 	bl	8010622 <USBD_GetString>
 8010c1c:	e004      	b.n	8010c28 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8010c1e:	683a      	ldr	r2, [r7, #0]
 8010c20:	4904      	ldr	r1, [pc, #16]	; (8010c34 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8010c22:	4805      	ldr	r0, [pc, #20]	; (8010c38 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8010c24:	f7ff fcfd 	bl	8010622 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010c28:	4b02      	ldr	r3, [pc, #8]	; (8010c34 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8010c2a:	4618      	mov	r0, r3
 8010c2c:	3708      	adds	r7, #8
 8010c2e:	46bd      	mov	sp, r7
 8010c30:	bd80      	pop	{r7, pc}
 8010c32:	bf00      	nop
 8010c34:	20001de0 	.word	0x20001de0
 8010c38:	0801276c 	.word	0x0801276c

08010c3c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8010c3c:	b580      	push	{r7, lr}
 8010c3e:	b084      	sub	sp, #16
 8010c40:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8010c42:	4b0f      	ldr	r3, [pc, #60]	; (8010c80 <Get_SerialNum+0x44>)
 8010c44:	681b      	ldr	r3, [r3, #0]
 8010c46:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8010c48:	4b0e      	ldr	r3, [pc, #56]	; (8010c84 <Get_SerialNum+0x48>)
 8010c4a:	681b      	ldr	r3, [r3, #0]
 8010c4c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8010c4e:	4b0e      	ldr	r3, [pc, #56]	; (8010c88 <Get_SerialNum+0x4c>)
 8010c50:	681b      	ldr	r3, [r3, #0]
 8010c52:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8010c54:	68fa      	ldr	r2, [r7, #12]
 8010c56:	687b      	ldr	r3, [r7, #4]
 8010c58:	4413      	add	r3, r2
 8010c5a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8010c5c:	68fb      	ldr	r3, [r7, #12]
 8010c5e:	2b00      	cmp	r3, #0
 8010c60:	d009      	beq.n	8010c76 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8010c62:	2208      	movs	r2, #8
 8010c64:	4909      	ldr	r1, [pc, #36]	; (8010c8c <Get_SerialNum+0x50>)
 8010c66:	68f8      	ldr	r0, [r7, #12]
 8010c68:	f000 f814 	bl	8010c94 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8010c6c:	2204      	movs	r2, #4
 8010c6e:	4908      	ldr	r1, [pc, #32]	; (8010c90 <Get_SerialNum+0x54>)
 8010c70:	68b8      	ldr	r0, [r7, #8]
 8010c72:	f000 f80f 	bl	8010c94 <IntToUnicode>
  }
}
 8010c76:	bf00      	nop
 8010c78:	3710      	adds	r7, #16
 8010c7a:	46bd      	mov	sp, r7
 8010c7c:	bd80      	pop	{r7, pc}
 8010c7e:	bf00      	nop
 8010c80:	1fff7a10 	.word	0x1fff7a10
 8010c84:	1fff7a14 	.word	0x1fff7a14
 8010c88:	1fff7a18 	.word	0x1fff7a18
 8010c8c:	200001ce 	.word	0x200001ce
 8010c90:	200001de 	.word	0x200001de

08010c94 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8010c94:	b480      	push	{r7}
 8010c96:	b087      	sub	sp, #28
 8010c98:	af00      	add	r7, sp, #0
 8010c9a:	60f8      	str	r0, [r7, #12]
 8010c9c:	60b9      	str	r1, [r7, #8]
 8010c9e:	4613      	mov	r3, r2
 8010ca0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8010ca2:	2300      	movs	r3, #0
 8010ca4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8010ca6:	2300      	movs	r3, #0
 8010ca8:	75fb      	strb	r3, [r7, #23]
 8010caa:	e027      	b.n	8010cfc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8010cac:	68fb      	ldr	r3, [r7, #12]
 8010cae:	0f1b      	lsrs	r3, r3, #28
 8010cb0:	2b09      	cmp	r3, #9
 8010cb2:	d80b      	bhi.n	8010ccc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8010cb4:	68fb      	ldr	r3, [r7, #12]
 8010cb6:	0f1b      	lsrs	r3, r3, #28
 8010cb8:	b2da      	uxtb	r2, r3
 8010cba:	7dfb      	ldrb	r3, [r7, #23]
 8010cbc:	005b      	lsls	r3, r3, #1
 8010cbe:	4619      	mov	r1, r3
 8010cc0:	68bb      	ldr	r3, [r7, #8]
 8010cc2:	440b      	add	r3, r1
 8010cc4:	3230      	adds	r2, #48	; 0x30
 8010cc6:	b2d2      	uxtb	r2, r2
 8010cc8:	701a      	strb	r2, [r3, #0]
 8010cca:	e00a      	b.n	8010ce2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8010ccc:	68fb      	ldr	r3, [r7, #12]
 8010cce:	0f1b      	lsrs	r3, r3, #28
 8010cd0:	b2da      	uxtb	r2, r3
 8010cd2:	7dfb      	ldrb	r3, [r7, #23]
 8010cd4:	005b      	lsls	r3, r3, #1
 8010cd6:	4619      	mov	r1, r3
 8010cd8:	68bb      	ldr	r3, [r7, #8]
 8010cda:	440b      	add	r3, r1
 8010cdc:	3237      	adds	r2, #55	; 0x37
 8010cde:	b2d2      	uxtb	r2, r2
 8010ce0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8010ce2:	68fb      	ldr	r3, [r7, #12]
 8010ce4:	011b      	lsls	r3, r3, #4
 8010ce6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8010ce8:	7dfb      	ldrb	r3, [r7, #23]
 8010cea:	005b      	lsls	r3, r3, #1
 8010cec:	3301      	adds	r3, #1
 8010cee:	68ba      	ldr	r2, [r7, #8]
 8010cf0:	4413      	add	r3, r2
 8010cf2:	2200      	movs	r2, #0
 8010cf4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8010cf6:	7dfb      	ldrb	r3, [r7, #23]
 8010cf8:	3301      	adds	r3, #1
 8010cfa:	75fb      	strb	r3, [r7, #23]
 8010cfc:	7dfa      	ldrb	r2, [r7, #23]
 8010cfe:	79fb      	ldrb	r3, [r7, #7]
 8010d00:	429a      	cmp	r2, r3
 8010d02:	d3d3      	bcc.n	8010cac <IntToUnicode+0x18>
  }
}
 8010d04:	bf00      	nop
 8010d06:	371c      	adds	r7, #28
 8010d08:	46bd      	mov	sp, r7
 8010d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d0e:	4770      	bx	lr

08010d10 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8010d10:	b580      	push	{r7, lr}
 8010d12:	b08a      	sub	sp, #40	; 0x28
 8010d14:	af00      	add	r7, sp, #0
 8010d16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010d18:	f107 0314 	add.w	r3, r7, #20
 8010d1c:	2200      	movs	r2, #0
 8010d1e:	601a      	str	r2, [r3, #0]
 8010d20:	605a      	str	r2, [r3, #4]
 8010d22:	609a      	str	r2, [r3, #8]
 8010d24:	60da      	str	r2, [r3, #12]
 8010d26:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8010d28:	687b      	ldr	r3, [r7, #4]
 8010d2a:	681b      	ldr	r3, [r3, #0]
 8010d2c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8010d30:	d147      	bne.n	8010dc2 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8010d32:	2300      	movs	r3, #0
 8010d34:	613b      	str	r3, [r7, #16]
 8010d36:	4b25      	ldr	r3, [pc, #148]	; (8010dcc <HAL_PCD_MspInit+0xbc>)
 8010d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010d3a:	4a24      	ldr	r2, [pc, #144]	; (8010dcc <HAL_PCD_MspInit+0xbc>)
 8010d3c:	f043 0301 	orr.w	r3, r3, #1
 8010d40:	6313      	str	r3, [r2, #48]	; 0x30
 8010d42:	4b22      	ldr	r3, [pc, #136]	; (8010dcc <HAL_PCD_MspInit+0xbc>)
 8010d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010d46:	f003 0301 	and.w	r3, r3, #1
 8010d4a:	613b      	str	r3, [r7, #16]
 8010d4c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8010d4e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010d52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8010d54:	2300      	movs	r3, #0
 8010d56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010d58:	2300      	movs	r3, #0
 8010d5a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010d5c:	f107 0314 	add.w	r3, r7, #20
 8010d60:	4619      	mov	r1, r3
 8010d62:	481b      	ldr	r0, [pc, #108]	; (8010dd0 <HAL_PCD_MspInit+0xc0>)
 8010d64:	f7f5 f97c 	bl	8006060 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8010d68:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8010d6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010d6e:	2302      	movs	r3, #2
 8010d70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010d72:	2300      	movs	r3, #0
 8010d74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010d76:	2303      	movs	r3, #3
 8010d78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8010d7a:	230a      	movs	r3, #10
 8010d7c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010d7e:	f107 0314 	add.w	r3, r7, #20
 8010d82:	4619      	mov	r1, r3
 8010d84:	4812      	ldr	r0, [pc, #72]	; (8010dd0 <HAL_PCD_MspInit+0xc0>)
 8010d86:	f7f5 f96b 	bl	8006060 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8010d8a:	4b10      	ldr	r3, [pc, #64]	; (8010dcc <HAL_PCD_MspInit+0xbc>)
 8010d8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010d8e:	4a0f      	ldr	r2, [pc, #60]	; (8010dcc <HAL_PCD_MspInit+0xbc>)
 8010d90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010d94:	6353      	str	r3, [r2, #52]	; 0x34
 8010d96:	2300      	movs	r3, #0
 8010d98:	60fb      	str	r3, [r7, #12]
 8010d9a:	4b0c      	ldr	r3, [pc, #48]	; (8010dcc <HAL_PCD_MspInit+0xbc>)
 8010d9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010d9e:	4a0b      	ldr	r2, [pc, #44]	; (8010dcc <HAL_PCD_MspInit+0xbc>)
 8010da0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8010da4:	6453      	str	r3, [r2, #68]	; 0x44
 8010da6:	4b09      	ldr	r3, [pc, #36]	; (8010dcc <HAL_PCD_MspInit+0xbc>)
 8010da8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010daa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010dae:	60fb      	str	r3, [r7, #12]
 8010db0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8010db2:	2200      	movs	r2, #0
 8010db4:	2100      	movs	r1, #0
 8010db6:	2043      	movs	r0, #67	; 0x43
 8010db8:	f7f4 f92f 	bl	800501a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8010dbc:	2043      	movs	r0, #67	; 0x43
 8010dbe:	f7f4 f948 	bl	8005052 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8010dc2:	bf00      	nop
 8010dc4:	3728      	adds	r7, #40	; 0x28
 8010dc6:	46bd      	mov	sp, r7
 8010dc8:	bd80      	pop	{r7, pc}
 8010dca:	bf00      	nop
 8010dcc:	40023800 	.word	0x40023800
 8010dd0:	40020000 	.word	0x40020000

08010dd4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010dd4:	b580      	push	{r7, lr}
 8010dd6:	b082      	sub	sp, #8
 8010dd8:	af00      	add	r7, sp, #0
 8010dda:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8010ddc:	687b      	ldr	r3, [r7, #4]
 8010dde:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8010de2:	687b      	ldr	r3, [r7, #4]
 8010de4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8010de8:	4619      	mov	r1, r3
 8010dea:	4610      	mov	r0, r2
 8010dec:	f7fe fc96 	bl	800f71c <USBD_LL_SetupStage>
}
 8010df0:	bf00      	nop
 8010df2:	3708      	adds	r7, #8
 8010df4:	46bd      	mov	sp, r7
 8010df6:	bd80      	pop	{r7, pc}

08010df8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010df8:	b580      	push	{r7, lr}
 8010dfa:	b082      	sub	sp, #8
 8010dfc:	af00      	add	r7, sp, #0
 8010dfe:	6078      	str	r0, [r7, #4]
 8010e00:	460b      	mov	r3, r1
 8010e02:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8010e04:	687b      	ldr	r3, [r7, #4]
 8010e06:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8010e0a:	78fa      	ldrb	r2, [r7, #3]
 8010e0c:	6879      	ldr	r1, [r7, #4]
 8010e0e:	4613      	mov	r3, r2
 8010e10:	00db      	lsls	r3, r3, #3
 8010e12:	1a9b      	subs	r3, r3, r2
 8010e14:	009b      	lsls	r3, r3, #2
 8010e16:	440b      	add	r3, r1
 8010e18:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8010e1c:	681a      	ldr	r2, [r3, #0]
 8010e1e:	78fb      	ldrb	r3, [r7, #3]
 8010e20:	4619      	mov	r1, r3
 8010e22:	f7fe fcce 	bl	800f7c2 <USBD_LL_DataOutStage>
}
 8010e26:	bf00      	nop
 8010e28:	3708      	adds	r7, #8
 8010e2a:	46bd      	mov	sp, r7
 8010e2c:	bd80      	pop	{r7, pc}

08010e2e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010e2e:	b580      	push	{r7, lr}
 8010e30:	b082      	sub	sp, #8
 8010e32:	af00      	add	r7, sp, #0
 8010e34:	6078      	str	r0, [r7, #4]
 8010e36:	460b      	mov	r3, r1
 8010e38:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8010e3a:	687b      	ldr	r3, [r7, #4]
 8010e3c:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8010e40:	78fa      	ldrb	r2, [r7, #3]
 8010e42:	6879      	ldr	r1, [r7, #4]
 8010e44:	4613      	mov	r3, r2
 8010e46:	00db      	lsls	r3, r3, #3
 8010e48:	1a9b      	subs	r3, r3, r2
 8010e4a:	009b      	lsls	r3, r3, #2
 8010e4c:	440b      	add	r3, r1
 8010e4e:	3348      	adds	r3, #72	; 0x48
 8010e50:	681a      	ldr	r2, [r3, #0]
 8010e52:	78fb      	ldrb	r3, [r7, #3]
 8010e54:	4619      	mov	r1, r3
 8010e56:	f7fe fd17 	bl	800f888 <USBD_LL_DataInStage>
}
 8010e5a:	bf00      	nop
 8010e5c:	3708      	adds	r7, #8
 8010e5e:	46bd      	mov	sp, r7
 8010e60:	bd80      	pop	{r7, pc}

08010e62 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010e62:	b580      	push	{r7, lr}
 8010e64:	b082      	sub	sp, #8
 8010e66:	af00      	add	r7, sp, #0
 8010e68:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8010e6a:	687b      	ldr	r3, [r7, #4]
 8010e6c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8010e70:	4618      	mov	r0, r3
 8010e72:	f7fe fe1b 	bl	800faac <USBD_LL_SOF>
}
 8010e76:	bf00      	nop
 8010e78:	3708      	adds	r7, #8
 8010e7a:	46bd      	mov	sp, r7
 8010e7c:	bd80      	pop	{r7, pc}

08010e7e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010e7e:	b580      	push	{r7, lr}
 8010e80:	b084      	sub	sp, #16
 8010e82:	af00      	add	r7, sp, #0
 8010e84:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8010e86:	2301      	movs	r3, #1
 8010e88:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8010e8a:	687b      	ldr	r3, [r7, #4]
 8010e8c:	68db      	ldr	r3, [r3, #12]
 8010e8e:	2b00      	cmp	r3, #0
 8010e90:	d102      	bne.n	8010e98 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8010e92:	2300      	movs	r3, #0
 8010e94:	73fb      	strb	r3, [r7, #15]
 8010e96:	e008      	b.n	8010eaa <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8010e98:	687b      	ldr	r3, [r7, #4]
 8010e9a:	68db      	ldr	r3, [r3, #12]
 8010e9c:	2b02      	cmp	r3, #2
 8010e9e:	d102      	bne.n	8010ea6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8010ea0:	2301      	movs	r3, #1
 8010ea2:	73fb      	strb	r3, [r7, #15]
 8010ea4:	e001      	b.n	8010eaa <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8010ea6:	f7f2 fa9d 	bl	80033e4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8010eaa:	687b      	ldr	r3, [r7, #4]
 8010eac:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8010eb0:	7bfa      	ldrb	r2, [r7, #15]
 8010eb2:	4611      	mov	r1, r2
 8010eb4:	4618      	mov	r0, r3
 8010eb6:	f7fe fdbe 	bl	800fa36 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8010ec0:	4618      	mov	r0, r3
 8010ec2:	f7fe fd77 	bl	800f9b4 <USBD_LL_Reset>
}
 8010ec6:	bf00      	nop
 8010ec8:	3710      	adds	r7, #16
 8010eca:	46bd      	mov	sp, r7
 8010ecc:	bd80      	pop	{r7, pc}
	...

08010ed0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010ed0:	b580      	push	{r7, lr}
 8010ed2:	b082      	sub	sp, #8
 8010ed4:	af00      	add	r7, sp, #0
 8010ed6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8010ed8:	687b      	ldr	r3, [r7, #4]
 8010eda:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8010ede:	4618      	mov	r0, r3
 8010ee0:	f7fe fdb9 	bl	800fa56 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8010ee4:	687b      	ldr	r3, [r7, #4]
 8010ee6:	681b      	ldr	r3, [r3, #0]
 8010ee8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8010eec:	681b      	ldr	r3, [r3, #0]
 8010eee:	687a      	ldr	r2, [r7, #4]
 8010ef0:	6812      	ldr	r2, [r2, #0]
 8010ef2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8010ef6:	f043 0301 	orr.w	r3, r3, #1
 8010efa:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8010efc:	687b      	ldr	r3, [r7, #4]
 8010efe:	6a1b      	ldr	r3, [r3, #32]
 8010f00:	2b00      	cmp	r3, #0
 8010f02:	d005      	beq.n	8010f10 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010f04:	4b04      	ldr	r3, [pc, #16]	; (8010f18 <HAL_PCD_SuspendCallback+0x48>)
 8010f06:	691b      	ldr	r3, [r3, #16]
 8010f08:	4a03      	ldr	r2, [pc, #12]	; (8010f18 <HAL_PCD_SuspendCallback+0x48>)
 8010f0a:	f043 0306 	orr.w	r3, r3, #6
 8010f0e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8010f10:	bf00      	nop
 8010f12:	3708      	adds	r7, #8
 8010f14:	46bd      	mov	sp, r7
 8010f16:	bd80      	pop	{r7, pc}
 8010f18:	e000ed00 	.word	0xe000ed00

08010f1c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010f1c:	b580      	push	{r7, lr}
 8010f1e:	b082      	sub	sp, #8
 8010f20:	af00      	add	r7, sp, #0
 8010f22:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8010f24:	687b      	ldr	r3, [r7, #4]
 8010f26:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8010f2a:	4618      	mov	r0, r3
 8010f2c:	f7fe fda8 	bl	800fa80 <USBD_LL_Resume>
}
 8010f30:	bf00      	nop
 8010f32:	3708      	adds	r7, #8
 8010f34:	46bd      	mov	sp, r7
 8010f36:	bd80      	pop	{r7, pc}

08010f38 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010f38:	b580      	push	{r7, lr}
 8010f3a:	b082      	sub	sp, #8
 8010f3c:	af00      	add	r7, sp, #0
 8010f3e:	6078      	str	r0, [r7, #4]
 8010f40:	460b      	mov	r3, r1
 8010f42:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8010f44:	687b      	ldr	r3, [r7, #4]
 8010f46:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8010f4a:	78fa      	ldrb	r2, [r7, #3]
 8010f4c:	4611      	mov	r1, r2
 8010f4e:	4618      	mov	r0, r3
 8010f50:	f7fe fdd3 	bl	800fafa <USBD_LL_IsoOUTIncomplete>
}
 8010f54:	bf00      	nop
 8010f56:	3708      	adds	r7, #8
 8010f58:	46bd      	mov	sp, r7
 8010f5a:	bd80      	pop	{r7, pc}

08010f5c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010f5c:	b580      	push	{r7, lr}
 8010f5e:	b082      	sub	sp, #8
 8010f60:	af00      	add	r7, sp, #0
 8010f62:	6078      	str	r0, [r7, #4]
 8010f64:	460b      	mov	r3, r1
 8010f66:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8010f68:	687b      	ldr	r3, [r7, #4]
 8010f6a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8010f6e:	78fa      	ldrb	r2, [r7, #3]
 8010f70:	4611      	mov	r1, r2
 8010f72:	4618      	mov	r0, r3
 8010f74:	f7fe fdb4 	bl	800fae0 <USBD_LL_IsoINIncomplete>
}
 8010f78:	bf00      	nop
 8010f7a:	3708      	adds	r7, #8
 8010f7c:	46bd      	mov	sp, r7
 8010f7e:	bd80      	pop	{r7, pc}

08010f80 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010f80:	b580      	push	{r7, lr}
 8010f82:	b082      	sub	sp, #8
 8010f84:	af00      	add	r7, sp, #0
 8010f86:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8010f88:	687b      	ldr	r3, [r7, #4]
 8010f8a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8010f8e:	4618      	mov	r0, r3
 8010f90:	f7fe fdc0 	bl	800fb14 <USBD_LL_DevConnected>
}
 8010f94:	bf00      	nop
 8010f96:	3708      	adds	r7, #8
 8010f98:	46bd      	mov	sp, r7
 8010f9a:	bd80      	pop	{r7, pc}

08010f9c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010f9c:	b580      	push	{r7, lr}
 8010f9e:	b082      	sub	sp, #8
 8010fa0:	af00      	add	r7, sp, #0
 8010fa2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8010fa4:	687b      	ldr	r3, [r7, #4]
 8010fa6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8010faa:	4618      	mov	r0, r3
 8010fac:	f7fe fdbd 	bl	800fb2a <USBD_LL_DevDisconnected>
}
 8010fb0:	bf00      	nop
 8010fb2:	3708      	adds	r7, #8
 8010fb4:	46bd      	mov	sp, r7
 8010fb6:	bd80      	pop	{r7, pc}

08010fb8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8010fb8:	b580      	push	{r7, lr}
 8010fba:	b082      	sub	sp, #8
 8010fbc:	af00      	add	r7, sp, #0
 8010fbe:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8010fc0:	687b      	ldr	r3, [r7, #4]
 8010fc2:	781b      	ldrb	r3, [r3, #0]
 8010fc4:	2b00      	cmp	r3, #0
 8010fc6:	d13c      	bne.n	8011042 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8010fc8:	4a20      	ldr	r2, [pc, #128]	; (801104c <USBD_LL_Init+0x94>)
 8010fca:	687b      	ldr	r3, [r7, #4]
 8010fcc:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8010fd0:	687b      	ldr	r3, [r7, #4]
 8010fd2:	4a1e      	ldr	r2, [pc, #120]	; (801104c <USBD_LL_Init+0x94>)
 8010fd4:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8010fd8:	4b1c      	ldr	r3, [pc, #112]	; (801104c <USBD_LL_Init+0x94>)
 8010fda:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8010fde:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8010fe0:	4b1a      	ldr	r3, [pc, #104]	; (801104c <USBD_LL_Init+0x94>)
 8010fe2:	2204      	movs	r2, #4
 8010fe4:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8010fe6:	4b19      	ldr	r3, [pc, #100]	; (801104c <USBD_LL_Init+0x94>)
 8010fe8:	2202      	movs	r2, #2
 8010fea:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8010fec:	4b17      	ldr	r3, [pc, #92]	; (801104c <USBD_LL_Init+0x94>)
 8010fee:	2200      	movs	r2, #0
 8010ff0:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8010ff2:	4b16      	ldr	r3, [pc, #88]	; (801104c <USBD_LL_Init+0x94>)
 8010ff4:	2202      	movs	r2, #2
 8010ff6:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8010ff8:	4b14      	ldr	r3, [pc, #80]	; (801104c <USBD_LL_Init+0x94>)
 8010ffa:	2200      	movs	r2, #0
 8010ffc:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8010ffe:	4b13      	ldr	r3, [pc, #76]	; (801104c <USBD_LL_Init+0x94>)
 8011000:	2200      	movs	r2, #0
 8011002:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8011004:	4b11      	ldr	r3, [pc, #68]	; (801104c <USBD_LL_Init+0x94>)
 8011006:	2200      	movs	r2, #0
 8011008:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 801100a:	4b10      	ldr	r3, [pc, #64]	; (801104c <USBD_LL_Init+0x94>)
 801100c:	2201      	movs	r2, #1
 801100e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8011010:	4b0e      	ldr	r3, [pc, #56]	; (801104c <USBD_LL_Init+0x94>)
 8011012:	2200      	movs	r2, #0
 8011014:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8011016:	480d      	ldr	r0, [pc, #52]	; (801104c <USBD_LL_Init+0x94>)
 8011018:	f7f7 fc28 	bl	800886c <HAL_PCD_Init>
 801101c:	4603      	mov	r3, r0
 801101e:	2b00      	cmp	r3, #0
 8011020:	d001      	beq.n	8011026 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8011022:	f7f2 f9df 	bl	80033e4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8011026:	2180      	movs	r1, #128	; 0x80
 8011028:	4808      	ldr	r0, [pc, #32]	; (801104c <USBD_LL_Init+0x94>)
 801102a:	f7f8 fd86 	bl	8009b3a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 801102e:	2240      	movs	r2, #64	; 0x40
 8011030:	2100      	movs	r1, #0
 8011032:	4806      	ldr	r0, [pc, #24]	; (801104c <USBD_LL_Init+0x94>)
 8011034:	f7f8 fd3a 	bl	8009aac <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8011038:	2280      	movs	r2, #128	; 0x80
 801103a:	2101      	movs	r1, #1
 801103c:	4803      	ldr	r0, [pc, #12]	; (801104c <USBD_LL_Init+0x94>)
 801103e:	f7f8 fd35 	bl	8009aac <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8011042:	2300      	movs	r3, #0
}
 8011044:	4618      	mov	r0, r3
 8011046:	3708      	adds	r7, #8
 8011048:	46bd      	mov	sp, r7
 801104a:	bd80      	pop	{r7, pc}
 801104c:	20001fe0 	.word	0x20001fe0

08011050 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8011050:	b580      	push	{r7, lr}
 8011052:	b084      	sub	sp, #16
 8011054:	af00      	add	r7, sp, #0
 8011056:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011058:	2300      	movs	r3, #0
 801105a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801105c:	2300      	movs	r3, #0
 801105e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8011060:	687b      	ldr	r3, [r7, #4]
 8011062:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011066:	4618      	mov	r0, r3
 8011068:	f7f7 fd1d 	bl	8008aa6 <HAL_PCD_Start>
 801106c:	4603      	mov	r3, r0
 801106e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011070:	7bfb      	ldrb	r3, [r7, #15]
 8011072:	4618      	mov	r0, r3
 8011074:	f000 f92a 	bl	80112cc <USBD_Get_USB_Status>
 8011078:	4603      	mov	r3, r0
 801107a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801107c:	7bbb      	ldrb	r3, [r7, #14]
}
 801107e:	4618      	mov	r0, r3
 8011080:	3710      	adds	r7, #16
 8011082:	46bd      	mov	sp, r7
 8011084:	bd80      	pop	{r7, pc}

08011086 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8011086:	b580      	push	{r7, lr}
 8011088:	b084      	sub	sp, #16
 801108a:	af00      	add	r7, sp, #0
 801108c:	6078      	str	r0, [r7, #4]
 801108e:	4608      	mov	r0, r1
 8011090:	4611      	mov	r1, r2
 8011092:	461a      	mov	r2, r3
 8011094:	4603      	mov	r3, r0
 8011096:	70fb      	strb	r3, [r7, #3]
 8011098:	460b      	mov	r3, r1
 801109a:	70bb      	strb	r3, [r7, #2]
 801109c:	4613      	mov	r3, r2
 801109e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80110a0:	2300      	movs	r3, #0
 80110a2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80110a4:	2300      	movs	r3, #0
 80110a6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80110a8:	687b      	ldr	r3, [r7, #4]
 80110aa:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80110ae:	78bb      	ldrb	r3, [r7, #2]
 80110b0:	883a      	ldrh	r2, [r7, #0]
 80110b2:	78f9      	ldrb	r1, [r7, #3]
 80110b4:	f7f8 f901 	bl	80092ba <HAL_PCD_EP_Open>
 80110b8:	4603      	mov	r3, r0
 80110ba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80110bc:	7bfb      	ldrb	r3, [r7, #15]
 80110be:	4618      	mov	r0, r3
 80110c0:	f000 f904 	bl	80112cc <USBD_Get_USB_Status>
 80110c4:	4603      	mov	r3, r0
 80110c6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80110c8:	7bbb      	ldrb	r3, [r7, #14]
}
 80110ca:	4618      	mov	r0, r3
 80110cc:	3710      	adds	r7, #16
 80110ce:	46bd      	mov	sp, r7
 80110d0:	bd80      	pop	{r7, pc}

080110d2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80110d2:	b580      	push	{r7, lr}
 80110d4:	b084      	sub	sp, #16
 80110d6:	af00      	add	r7, sp, #0
 80110d8:	6078      	str	r0, [r7, #4]
 80110da:	460b      	mov	r3, r1
 80110dc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80110de:	2300      	movs	r3, #0
 80110e0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80110e2:	2300      	movs	r3, #0
 80110e4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80110e6:	687b      	ldr	r3, [r7, #4]
 80110e8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80110ec:	78fa      	ldrb	r2, [r7, #3]
 80110ee:	4611      	mov	r1, r2
 80110f0:	4618      	mov	r0, r3
 80110f2:	f7f8 f94a 	bl	800938a <HAL_PCD_EP_Close>
 80110f6:	4603      	mov	r3, r0
 80110f8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80110fa:	7bfb      	ldrb	r3, [r7, #15]
 80110fc:	4618      	mov	r0, r3
 80110fe:	f000 f8e5 	bl	80112cc <USBD_Get_USB_Status>
 8011102:	4603      	mov	r3, r0
 8011104:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011106:	7bbb      	ldrb	r3, [r7, #14]
}
 8011108:	4618      	mov	r0, r3
 801110a:	3710      	adds	r7, #16
 801110c:	46bd      	mov	sp, r7
 801110e:	bd80      	pop	{r7, pc}

08011110 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011110:	b580      	push	{r7, lr}
 8011112:	b084      	sub	sp, #16
 8011114:	af00      	add	r7, sp, #0
 8011116:	6078      	str	r0, [r7, #4]
 8011118:	460b      	mov	r3, r1
 801111a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801111c:	2300      	movs	r3, #0
 801111e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011120:	2300      	movs	r3, #0
 8011122:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8011124:	687b      	ldr	r3, [r7, #4]
 8011126:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801112a:	78fa      	ldrb	r2, [r7, #3]
 801112c:	4611      	mov	r1, r2
 801112e:	4618      	mov	r0, r3
 8011130:	f7f8 fa22 	bl	8009578 <HAL_PCD_EP_SetStall>
 8011134:	4603      	mov	r3, r0
 8011136:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011138:	7bfb      	ldrb	r3, [r7, #15]
 801113a:	4618      	mov	r0, r3
 801113c:	f000 f8c6 	bl	80112cc <USBD_Get_USB_Status>
 8011140:	4603      	mov	r3, r0
 8011142:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011144:	7bbb      	ldrb	r3, [r7, #14]
}
 8011146:	4618      	mov	r0, r3
 8011148:	3710      	adds	r7, #16
 801114a:	46bd      	mov	sp, r7
 801114c:	bd80      	pop	{r7, pc}

0801114e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801114e:	b580      	push	{r7, lr}
 8011150:	b084      	sub	sp, #16
 8011152:	af00      	add	r7, sp, #0
 8011154:	6078      	str	r0, [r7, #4]
 8011156:	460b      	mov	r3, r1
 8011158:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801115a:	2300      	movs	r3, #0
 801115c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801115e:	2300      	movs	r3, #0
 8011160:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8011162:	687b      	ldr	r3, [r7, #4]
 8011164:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011168:	78fa      	ldrb	r2, [r7, #3]
 801116a:	4611      	mov	r1, r2
 801116c:	4618      	mov	r0, r3
 801116e:	f7f8 fa67 	bl	8009640 <HAL_PCD_EP_ClrStall>
 8011172:	4603      	mov	r3, r0
 8011174:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011176:	7bfb      	ldrb	r3, [r7, #15]
 8011178:	4618      	mov	r0, r3
 801117a:	f000 f8a7 	bl	80112cc <USBD_Get_USB_Status>
 801117e:	4603      	mov	r3, r0
 8011180:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011182:	7bbb      	ldrb	r3, [r7, #14]
}
 8011184:	4618      	mov	r0, r3
 8011186:	3710      	adds	r7, #16
 8011188:	46bd      	mov	sp, r7
 801118a:	bd80      	pop	{r7, pc}

0801118c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801118c:	b480      	push	{r7}
 801118e:	b085      	sub	sp, #20
 8011190:	af00      	add	r7, sp, #0
 8011192:	6078      	str	r0, [r7, #4]
 8011194:	460b      	mov	r3, r1
 8011196:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8011198:	687b      	ldr	r3, [r7, #4]
 801119a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801119e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80111a0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80111a4:	2b00      	cmp	r3, #0
 80111a6:	da0b      	bge.n	80111c0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80111a8:	78fb      	ldrb	r3, [r7, #3]
 80111aa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80111ae:	68f9      	ldr	r1, [r7, #12]
 80111b0:	4613      	mov	r3, r2
 80111b2:	00db      	lsls	r3, r3, #3
 80111b4:	1a9b      	subs	r3, r3, r2
 80111b6:	009b      	lsls	r3, r3, #2
 80111b8:	440b      	add	r3, r1
 80111ba:	333e      	adds	r3, #62	; 0x3e
 80111bc:	781b      	ldrb	r3, [r3, #0]
 80111be:	e00b      	b.n	80111d8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80111c0:	78fb      	ldrb	r3, [r7, #3]
 80111c2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80111c6:	68f9      	ldr	r1, [r7, #12]
 80111c8:	4613      	mov	r3, r2
 80111ca:	00db      	lsls	r3, r3, #3
 80111cc:	1a9b      	subs	r3, r3, r2
 80111ce:	009b      	lsls	r3, r3, #2
 80111d0:	440b      	add	r3, r1
 80111d2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80111d6:	781b      	ldrb	r3, [r3, #0]
  }
}
 80111d8:	4618      	mov	r0, r3
 80111da:	3714      	adds	r7, #20
 80111dc:	46bd      	mov	sp, r7
 80111de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111e2:	4770      	bx	lr

080111e4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80111e4:	b580      	push	{r7, lr}
 80111e6:	b084      	sub	sp, #16
 80111e8:	af00      	add	r7, sp, #0
 80111ea:	6078      	str	r0, [r7, #4]
 80111ec:	460b      	mov	r3, r1
 80111ee:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80111f0:	2300      	movs	r3, #0
 80111f2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80111f4:	2300      	movs	r3, #0
 80111f6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80111f8:	687b      	ldr	r3, [r7, #4]
 80111fa:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80111fe:	78fa      	ldrb	r2, [r7, #3]
 8011200:	4611      	mov	r1, r2
 8011202:	4618      	mov	r0, r3
 8011204:	f7f8 f834 	bl	8009270 <HAL_PCD_SetAddress>
 8011208:	4603      	mov	r3, r0
 801120a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801120c:	7bfb      	ldrb	r3, [r7, #15]
 801120e:	4618      	mov	r0, r3
 8011210:	f000 f85c 	bl	80112cc <USBD_Get_USB_Status>
 8011214:	4603      	mov	r3, r0
 8011216:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011218:	7bbb      	ldrb	r3, [r7, #14]
}
 801121a:	4618      	mov	r0, r3
 801121c:	3710      	adds	r7, #16
 801121e:	46bd      	mov	sp, r7
 8011220:	bd80      	pop	{r7, pc}

08011222 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8011222:	b580      	push	{r7, lr}
 8011224:	b086      	sub	sp, #24
 8011226:	af00      	add	r7, sp, #0
 8011228:	60f8      	str	r0, [r7, #12]
 801122a:	607a      	str	r2, [r7, #4]
 801122c:	603b      	str	r3, [r7, #0]
 801122e:	460b      	mov	r3, r1
 8011230:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011232:	2300      	movs	r3, #0
 8011234:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011236:	2300      	movs	r3, #0
 8011238:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801123a:	68fb      	ldr	r3, [r7, #12]
 801123c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8011240:	7af9      	ldrb	r1, [r7, #11]
 8011242:	683b      	ldr	r3, [r7, #0]
 8011244:	687a      	ldr	r2, [r7, #4]
 8011246:	f7f8 f94d 	bl	80094e4 <HAL_PCD_EP_Transmit>
 801124a:	4603      	mov	r3, r0
 801124c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801124e:	7dfb      	ldrb	r3, [r7, #23]
 8011250:	4618      	mov	r0, r3
 8011252:	f000 f83b 	bl	80112cc <USBD_Get_USB_Status>
 8011256:	4603      	mov	r3, r0
 8011258:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801125a:	7dbb      	ldrb	r3, [r7, #22]
}
 801125c:	4618      	mov	r0, r3
 801125e:	3718      	adds	r7, #24
 8011260:	46bd      	mov	sp, r7
 8011262:	bd80      	pop	{r7, pc}

08011264 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8011264:	b580      	push	{r7, lr}
 8011266:	b086      	sub	sp, #24
 8011268:	af00      	add	r7, sp, #0
 801126a:	60f8      	str	r0, [r7, #12]
 801126c:	607a      	str	r2, [r7, #4]
 801126e:	603b      	str	r3, [r7, #0]
 8011270:	460b      	mov	r3, r1
 8011272:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011274:	2300      	movs	r3, #0
 8011276:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011278:	2300      	movs	r3, #0
 801127a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801127c:	68fb      	ldr	r3, [r7, #12]
 801127e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8011282:	7af9      	ldrb	r1, [r7, #11]
 8011284:	683b      	ldr	r3, [r7, #0]
 8011286:	687a      	ldr	r2, [r7, #4]
 8011288:	f7f8 f8c9 	bl	800941e <HAL_PCD_EP_Receive>
 801128c:	4603      	mov	r3, r0
 801128e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011290:	7dfb      	ldrb	r3, [r7, #23]
 8011292:	4618      	mov	r0, r3
 8011294:	f000 f81a 	bl	80112cc <USBD_Get_USB_Status>
 8011298:	4603      	mov	r3, r0
 801129a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801129c:	7dbb      	ldrb	r3, [r7, #22]
}
 801129e:	4618      	mov	r0, r3
 80112a0:	3718      	adds	r7, #24
 80112a2:	46bd      	mov	sp, r7
 80112a4:	bd80      	pop	{r7, pc}

080112a6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80112a6:	b580      	push	{r7, lr}
 80112a8:	b082      	sub	sp, #8
 80112aa:	af00      	add	r7, sp, #0
 80112ac:	6078      	str	r0, [r7, #4]
 80112ae:	460b      	mov	r3, r1
 80112b0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80112b2:	687b      	ldr	r3, [r7, #4]
 80112b4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80112b8:	78fa      	ldrb	r2, [r7, #3]
 80112ba:	4611      	mov	r1, r2
 80112bc:	4618      	mov	r0, r3
 80112be:	f7f8 f8f9 	bl	80094b4 <HAL_PCD_EP_GetRxCount>
 80112c2:	4603      	mov	r3, r0
}
 80112c4:	4618      	mov	r0, r3
 80112c6:	3708      	adds	r7, #8
 80112c8:	46bd      	mov	sp, r7
 80112ca:	bd80      	pop	{r7, pc}

080112cc <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80112cc:	b480      	push	{r7}
 80112ce:	b085      	sub	sp, #20
 80112d0:	af00      	add	r7, sp, #0
 80112d2:	4603      	mov	r3, r0
 80112d4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80112d6:	2300      	movs	r3, #0
 80112d8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80112da:	79fb      	ldrb	r3, [r7, #7]
 80112dc:	2b03      	cmp	r3, #3
 80112de:	d817      	bhi.n	8011310 <USBD_Get_USB_Status+0x44>
 80112e0:	a201      	add	r2, pc, #4	; (adr r2, 80112e8 <USBD_Get_USB_Status+0x1c>)
 80112e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80112e6:	bf00      	nop
 80112e8:	080112f9 	.word	0x080112f9
 80112ec:	080112ff 	.word	0x080112ff
 80112f0:	08011305 	.word	0x08011305
 80112f4:	0801130b 	.word	0x0801130b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80112f8:	2300      	movs	r3, #0
 80112fa:	73fb      	strb	r3, [r7, #15]
    break;
 80112fc:	e00b      	b.n	8011316 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80112fe:	2303      	movs	r3, #3
 8011300:	73fb      	strb	r3, [r7, #15]
    break;
 8011302:	e008      	b.n	8011316 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8011304:	2301      	movs	r3, #1
 8011306:	73fb      	strb	r3, [r7, #15]
    break;
 8011308:	e005      	b.n	8011316 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801130a:	2303      	movs	r3, #3
 801130c:	73fb      	strb	r3, [r7, #15]
    break;
 801130e:	e002      	b.n	8011316 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8011310:	2303      	movs	r3, #3
 8011312:	73fb      	strb	r3, [r7, #15]
    break;
 8011314:	bf00      	nop
  }
  return usb_status;
 8011316:	7bfb      	ldrb	r3, [r7, #15]
}
 8011318:	4618      	mov	r0, r3
 801131a:	3714      	adds	r7, #20
 801131c:	46bd      	mov	sp, r7
 801131e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011322:	4770      	bx	lr

08011324 <__assert_func>:
 8011324:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011326:	461c      	mov	r4, r3
 8011328:	4b09      	ldr	r3, [pc, #36]	; (8011350 <__assert_func+0x2c>)
 801132a:	681b      	ldr	r3, [r3, #0]
 801132c:	4605      	mov	r5, r0
 801132e:	68d8      	ldr	r0, [r3, #12]
 8011330:	b152      	cbz	r2, 8011348 <__assert_func+0x24>
 8011332:	4b08      	ldr	r3, [pc, #32]	; (8011354 <__assert_func+0x30>)
 8011334:	9100      	str	r1, [sp, #0]
 8011336:	e9cd 3201 	strd	r3, r2, [sp, #4]
 801133a:	4907      	ldr	r1, [pc, #28]	; (8011358 <__assert_func+0x34>)
 801133c:	462b      	mov	r3, r5
 801133e:	4622      	mov	r2, r4
 8011340:	f000 f814 	bl	801136c <fiprintf>
 8011344:	f000 fcc0 	bl	8011cc8 <abort>
 8011348:	4b04      	ldr	r3, [pc, #16]	; (801135c <__assert_func+0x38>)
 801134a:	461a      	mov	r2, r3
 801134c:	e7f2      	b.n	8011334 <__assert_func+0x10>
 801134e:	bf00      	nop
 8011350:	200001e8 	.word	0x200001e8
 8011354:	08012fb0 	.word	0x08012fb0
 8011358:	08012fbd 	.word	0x08012fbd
 801135c:	08012feb 	.word	0x08012feb

08011360 <__errno>:
 8011360:	4b01      	ldr	r3, [pc, #4]	; (8011368 <__errno+0x8>)
 8011362:	6818      	ldr	r0, [r3, #0]
 8011364:	4770      	bx	lr
 8011366:	bf00      	nop
 8011368:	200001e8 	.word	0x200001e8

0801136c <fiprintf>:
 801136c:	b40e      	push	{r1, r2, r3}
 801136e:	b503      	push	{r0, r1, lr}
 8011370:	4601      	mov	r1, r0
 8011372:	ab03      	add	r3, sp, #12
 8011374:	4805      	ldr	r0, [pc, #20]	; (801138c <fiprintf+0x20>)
 8011376:	f853 2b04 	ldr.w	r2, [r3], #4
 801137a:	6800      	ldr	r0, [r0, #0]
 801137c:	9301      	str	r3, [sp, #4]
 801137e:	f000 f915 	bl	80115ac <_vfiprintf_r>
 8011382:	b002      	add	sp, #8
 8011384:	f85d eb04 	ldr.w	lr, [sp], #4
 8011388:	b003      	add	sp, #12
 801138a:	4770      	bx	lr
 801138c:	200001e8 	.word	0x200001e8

08011390 <__libc_init_array>:
 8011390:	b570      	push	{r4, r5, r6, lr}
 8011392:	4e0d      	ldr	r6, [pc, #52]	; (80113c8 <__libc_init_array+0x38>)
 8011394:	4c0d      	ldr	r4, [pc, #52]	; (80113cc <__libc_init_array+0x3c>)
 8011396:	1ba4      	subs	r4, r4, r6
 8011398:	10a4      	asrs	r4, r4, #2
 801139a:	2500      	movs	r5, #0
 801139c:	42a5      	cmp	r5, r4
 801139e:	d109      	bne.n	80113b4 <__libc_init_array+0x24>
 80113a0:	4e0b      	ldr	r6, [pc, #44]	; (80113d0 <__libc_init_array+0x40>)
 80113a2:	4c0c      	ldr	r4, [pc, #48]	; (80113d4 <__libc_init_array+0x44>)
 80113a4:	f001 f956 	bl	8012654 <_init>
 80113a8:	1ba4      	subs	r4, r4, r6
 80113aa:	10a4      	asrs	r4, r4, #2
 80113ac:	2500      	movs	r5, #0
 80113ae:	42a5      	cmp	r5, r4
 80113b0:	d105      	bne.n	80113be <__libc_init_array+0x2e>
 80113b2:	bd70      	pop	{r4, r5, r6, pc}
 80113b4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80113b8:	4798      	blx	r3
 80113ba:	3501      	adds	r5, #1
 80113bc:	e7ee      	b.n	801139c <__libc_init_array+0xc>
 80113be:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80113c2:	4798      	blx	r3
 80113c4:	3501      	adds	r5, #1
 80113c6:	e7f2      	b.n	80113ae <__libc_init_array+0x1e>
 80113c8:	0801308c 	.word	0x0801308c
 80113cc:	0801308c 	.word	0x0801308c
 80113d0:	0801308c 	.word	0x0801308c
 80113d4:	08013090 	.word	0x08013090

080113d8 <malloc>:
 80113d8:	4b02      	ldr	r3, [pc, #8]	; (80113e4 <malloc+0xc>)
 80113da:	4601      	mov	r1, r0
 80113dc:	6818      	ldr	r0, [r3, #0]
 80113de:	f000 b861 	b.w	80114a4 <_malloc_r>
 80113e2:	bf00      	nop
 80113e4:	200001e8 	.word	0x200001e8

080113e8 <free>:
 80113e8:	4b02      	ldr	r3, [pc, #8]	; (80113f4 <free+0xc>)
 80113ea:	4601      	mov	r1, r0
 80113ec:	6818      	ldr	r0, [r3, #0]
 80113ee:	f000 b80b 	b.w	8011408 <_free_r>
 80113f2:	bf00      	nop
 80113f4:	200001e8 	.word	0x200001e8

080113f8 <memset>:
 80113f8:	4402      	add	r2, r0
 80113fa:	4603      	mov	r3, r0
 80113fc:	4293      	cmp	r3, r2
 80113fe:	d100      	bne.n	8011402 <memset+0xa>
 8011400:	4770      	bx	lr
 8011402:	f803 1b01 	strb.w	r1, [r3], #1
 8011406:	e7f9      	b.n	80113fc <memset+0x4>

08011408 <_free_r>:
 8011408:	b538      	push	{r3, r4, r5, lr}
 801140a:	4605      	mov	r5, r0
 801140c:	2900      	cmp	r1, #0
 801140e:	d045      	beq.n	801149c <_free_r+0x94>
 8011410:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011414:	1f0c      	subs	r4, r1, #4
 8011416:	2b00      	cmp	r3, #0
 8011418:	bfb8      	it	lt
 801141a:	18e4      	addlt	r4, r4, r3
 801141c:	f000 fe5e 	bl	80120dc <__malloc_lock>
 8011420:	4a1f      	ldr	r2, [pc, #124]	; (80114a0 <_free_r+0x98>)
 8011422:	6813      	ldr	r3, [r2, #0]
 8011424:	4610      	mov	r0, r2
 8011426:	b933      	cbnz	r3, 8011436 <_free_r+0x2e>
 8011428:	6063      	str	r3, [r4, #4]
 801142a:	6014      	str	r4, [r2, #0]
 801142c:	4628      	mov	r0, r5
 801142e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011432:	f000 be54 	b.w	80120de <__malloc_unlock>
 8011436:	42a3      	cmp	r3, r4
 8011438:	d90c      	bls.n	8011454 <_free_r+0x4c>
 801143a:	6821      	ldr	r1, [r4, #0]
 801143c:	1862      	adds	r2, r4, r1
 801143e:	4293      	cmp	r3, r2
 8011440:	bf04      	itt	eq
 8011442:	681a      	ldreq	r2, [r3, #0]
 8011444:	685b      	ldreq	r3, [r3, #4]
 8011446:	6063      	str	r3, [r4, #4]
 8011448:	bf04      	itt	eq
 801144a:	1852      	addeq	r2, r2, r1
 801144c:	6022      	streq	r2, [r4, #0]
 801144e:	6004      	str	r4, [r0, #0]
 8011450:	e7ec      	b.n	801142c <_free_r+0x24>
 8011452:	4613      	mov	r3, r2
 8011454:	685a      	ldr	r2, [r3, #4]
 8011456:	b10a      	cbz	r2, 801145c <_free_r+0x54>
 8011458:	42a2      	cmp	r2, r4
 801145a:	d9fa      	bls.n	8011452 <_free_r+0x4a>
 801145c:	6819      	ldr	r1, [r3, #0]
 801145e:	1858      	adds	r0, r3, r1
 8011460:	42a0      	cmp	r0, r4
 8011462:	d10b      	bne.n	801147c <_free_r+0x74>
 8011464:	6820      	ldr	r0, [r4, #0]
 8011466:	4401      	add	r1, r0
 8011468:	1858      	adds	r0, r3, r1
 801146a:	4282      	cmp	r2, r0
 801146c:	6019      	str	r1, [r3, #0]
 801146e:	d1dd      	bne.n	801142c <_free_r+0x24>
 8011470:	6810      	ldr	r0, [r2, #0]
 8011472:	6852      	ldr	r2, [r2, #4]
 8011474:	605a      	str	r2, [r3, #4]
 8011476:	4401      	add	r1, r0
 8011478:	6019      	str	r1, [r3, #0]
 801147a:	e7d7      	b.n	801142c <_free_r+0x24>
 801147c:	d902      	bls.n	8011484 <_free_r+0x7c>
 801147e:	230c      	movs	r3, #12
 8011480:	602b      	str	r3, [r5, #0]
 8011482:	e7d3      	b.n	801142c <_free_r+0x24>
 8011484:	6820      	ldr	r0, [r4, #0]
 8011486:	1821      	adds	r1, r4, r0
 8011488:	428a      	cmp	r2, r1
 801148a:	bf04      	itt	eq
 801148c:	6811      	ldreq	r1, [r2, #0]
 801148e:	6852      	ldreq	r2, [r2, #4]
 8011490:	6062      	str	r2, [r4, #4]
 8011492:	bf04      	itt	eq
 8011494:	1809      	addeq	r1, r1, r0
 8011496:	6021      	streq	r1, [r4, #0]
 8011498:	605c      	str	r4, [r3, #4]
 801149a:	e7c7      	b.n	801142c <_free_r+0x24>
 801149c:	bd38      	pop	{r3, r4, r5, pc}
 801149e:	bf00      	nop
 80114a0:	20000694 	.word	0x20000694

080114a4 <_malloc_r>:
 80114a4:	b570      	push	{r4, r5, r6, lr}
 80114a6:	1ccd      	adds	r5, r1, #3
 80114a8:	f025 0503 	bic.w	r5, r5, #3
 80114ac:	3508      	adds	r5, #8
 80114ae:	2d0c      	cmp	r5, #12
 80114b0:	bf38      	it	cc
 80114b2:	250c      	movcc	r5, #12
 80114b4:	2d00      	cmp	r5, #0
 80114b6:	4606      	mov	r6, r0
 80114b8:	db01      	blt.n	80114be <_malloc_r+0x1a>
 80114ba:	42a9      	cmp	r1, r5
 80114bc:	d903      	bls.n	80114c6 <_malloc_r+0x22>
 80114be:	230c      	movs	r3, #12
 80114c0:	6033      	str	r3, [r6, #0]
 80114c2:	2000      	movs	r0, #0
 80114c4:	bd70      	pop	{r4, r5, r6, pc}
 80114c6:	f000 fe09 	bl	80120dc <__malloc_lock>
 80114ca:	4a21      	ldr	r2, [pc, #132]	; (8011550 <_malloc_r+0xac>)
 80114cc:	6814      	ldr	r4, [r2, #0]
 80114ce:	4621      	mov	r1, r4
 80114d0:	b991      	cbnz	r1, 80114f8 <_malloc_r+0x54>
 80114d2:	4c20      	ldr	r4, [pc, #128]	; (8011554 <_malloc_r+0xb0>)
 80114d4:	6823      	ldr	r3, [r4, #0]
 80114d6:	b91b      	cbnz	r3, 80114e0 <_malloc_r+0x3c>
 80114d8:	4630      	mov	r0, r6
 80114da:	f000 fb05 	bl	8011ae8 <_sbrk_r>
 80114de:	6020      	str	r0, [r4, #0]
 80114e0:	4629      	mov	r1, r5
 80114e2:	4630      	mov	r0, r6
 80114e4:	f000 fb00 	bl	8011ae8 <_sbrk_r>
 80114e8:	1c43      	adds	r3, r0, #1
 80114ea:	d124      	bne.n	8011536 <_malloc_r+0x92>
 80114ec:	230c      	movs	r3, #12
 80114ee:	6033      	str	r3, [r6, #0]
 80114f0:	4630      	mov	r0, r6
 80114f2:	f000 fdf4 	bl	80120de <__malloc_unlock>
 80114f6:	e7e4      	b.n	80114c2 <_malloc_r+0x1e>
 80114f8:	680b      	ldr	r3, [r1, #0]
 80114fa:	1b5b      	subs	r3, r3, r5
 80114fc:	d418      	bmi.n	8011530 <_malloc_r+0x8c>
 80114fe:	2b0b      	cmp	r3, #11
 8011500:	d90f      	bls.n	8011522 <_malloc_r+0x7e>
 8011502:	600b      	str	r3, [r1, #0]
 8011504:	50cd      	str	r5, [r1, r3]
 8011506:	18cc      	adds	r4, r1, r3
 8011508:	4630      	mov	r0, r6
 801150a:	f000 fde8 	bl	80120de <__malloc_unlock>
 801150e:	f104 000b 	add.w	r0, r4, #11
 8011512:	1d23      	adds	r3, r4, #4
 8011514:	f020 0007 	bic.w	r0, r0, #7
 8011518:	1ac3      	subs	r3, r0, r3
 801151a:	d0d3      	beq.n	80114c4 <_malloc_r+0x20>
 801151c:	425a      	negs	r2, r3
 801151e:	50e2      	str	r2, [r4, r3]
 8011520:	e7d0      	b.n	80114c4 <_malloc_r+0x20>
 8011522:	428c      	cmp	r4, r1
 8011524:	684b      	ldr	r3, [r1, #4]
 8011526:	bf16      	itet	ne
 8011528:	6063      	strne	r3, [r4, #4]
 801152a:	6013      	streq	r3, [r2, #0]
 801152c:	460c      	movne	r4, r1
 801152e:	e7eb      	b.n	8011508 <_malloc_r+0x64>
 8011530:	460c      	mov	r4, r1
 8011532:	6849      	ldr	r1, [r1, #4]
 8011534:	e7cc      	b.n	80114d0 <_malloc_r+0x2c>
 8011536:	1cc4      	adds	r4, r0, #3
 8011538:	f024 0403 	bic.w	r4, r4, #3
 801153c:	42a0      	cmp	r0, r4
 801153e:	d005      	beq.n	801154c <_malloc_r+0xa8>
 8011540:	1a21      	subs	r1, r4, r0
 8011542:	4630      	mov	r0, r6
 8011544:	f000 fad0 	bl	8011ae8 <_sbrk_r>
 8011548:	3001      	adds	r0, #1
 801154a:	d0cf      	beq.n	80114ec <_malloc_r+0x48>
 801154c:	6025      	str	r5, [r4, #0]
 801154e:	e7db      	b.n	8011508 <_malloc_r+0x64>
 8011550:	20000694 	.word	0x20000694
 8011554:	20000698 	.word	0x20000698

08011558 <__sfputc_r>:
 8011558:	6893      	ldr	r3, [r2, #8]
 801155a:	3b01      	subs	r3, #1
 801155c:	2b00      	cmp	r3, #0
 801155e:	b410      	push	{r4}
 8011560:	6093      	str	r3, [r2, #8]
 8011562:	da08      	bge.n	8011576 <__sfputc_r+0x1e>
 8011564:	6994      	ldr	r4, [r2, #24]
 8011566:	42a3      	cmp	r3, r4
 8011568:	db01      	blt.n	801156e <__sfputc_r+0x16>
 801156a:	290a      	cmp	r1, #10
 801156c:	d103      	bne.n	8011576 <__sfputc_r+0x1e>
 801156e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011572:	f000 bae9 	b.w	8011b48 <__swbuf_r>
 8011576:	6813      	ldr	r3, [r2, #0]
 8011578:	1c58      	adds	r0, r3, #1
 801157a:	6010      	str	r0, [r2, #0]
 801157c:	7019      	strb	r1, [r3, #0]
 801157e:	4608      	mov	r0, r1
 8011580:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011584:	4770      	bx	lr

08011586 <__sfputs_r>:
 8011586:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011588:	4606      	mov	r6, r0
 801158a:	460f      	mov	r7, r1
 801158c:	4614      	mov	r4, r2
 801158e:	18d5      	adds	r5, r2, r3
 8011590:	42ac      	cmp	r4, r5
 8011592:	d101      	bne.n	8011598 <__sfputs_r+0x12>
 8011594:	2000      	movs	r0, #0
 8011596:	e007      	b.n	80115a8 <__sfputs_r+0x22>
 8011598:	463a      	mov	r2, r7
 801159a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801159e:	4630      	mov	r0, r6
 80115a0:	f7ff ffda 	bl	8011558 <__sfputc_r>
 80115a4:	1c43      	adds	r3, r0, #1
 80115a6:	d1f3      	bne.n	8011590 <__sfputs_r+0xa>
 80115a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080115ac <_vfiprintf_r>:
 80115ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80115b0:	460c      	mov	r4, r1
 80115b2:	b09d      	sub	sp, #116	; 0x74
 80115b4:	4617      	mov	r7, r2
 80115b6:	461d      	mov	r5, r3
 80115b8:	4606      	mov	r6, r0
 80115ba:	b118      	cbz	r0, 80115c4 <_vfiprintf_r+0x18>
 80115bc:	6983      	ldr	r3, [r0, #24]
 80115be:	b90b      	cbnz	r3, 80115c4 <_vfiprintf_r+0x18>
 80115c0:	f000 fc7a 	bl	8011eb8 <__sinit>
 80115c4:	4b7c      	ldr	r3, [pc, #496]	; (80117b8 <_vfiprintf_r+0x20c>)
 80115c6:	429c      	cmp	r4, r3
 80115c8:	d158      	bne.n	801167c <_vfiprintf_r+0xd0>
 80115ca:	6874      	ldr	r4, [r6, #4]
 80115cc:	89a3      	ldrh	r3, [r4, #12]
 80115ce:	0718      	lsls	r0, r3, #28
 80115d0:	d55e      	bpl.n	8011690 <_vfiprintf_r+0xe4>
 80115d2:	6923      	ldr	r3, [r4, #16]
 80115d4:	2b00      	cmp	r3, #0
 80115d6:	d05b      	beq.n	8011690 <_vfiprintf_r+0xe4>
 80115d8:	2300      	movs	r3, #0
 80115da:	9309      	str	r3, [sp, #36]	; 0x24
 80115dc:	2320      	movs	r3, #32
 80115de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80115e2:	2330      	movs	r3, #48	; 0x30
 80115e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80115e8:	9503      	str	r5, [sp, #12]
 80115ea:	f04f 0b01 	mov.w	fp, #1
 80115ee:	46b8      	mov	r8, r7
 80115f0:	4645      	mov	r5, r8
 80115f2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80115f6:	b10b      	cbz	r3, 80115fc <_vfiprintf_r+0x50>
 80115f8:	2b25      	cmp	r3, #37	; 0x25
 80115fa:	d154      	bne.n	80116a6 <_vfiprintf_r+0xfa>
 80115fc:	ebb8 0a07 	subs.w	sl, r8, r7
 8011600:	d00b      	beq.n	801161a <_vfiprintf_r+0x6e>
 8011602:	4653      	mov	r3, sl
 8011604:	463a      	mov	r2, r7
 8011606:	4621      	mov	r1, r4
 8011608:	4630      	mov	r0, r6
 801160a:	f7ff ffbc 	bl	8011586 <__sfputs_r>
 801160e:	3001      	adds	r0, #1
 8011610:	f000 80c2 	beq.w	8011798 <_vfiprintf_r+0x1ec>
 8011614:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011616:	4453      	add	r3, sl
 8011618:	9309      	str	r3, [sp, #36]	; 0x24
 801161a:	f898 3000 	ldrb.w	r3, [r8]
 801161e:	2b00      	cmp	r3, #0
 8011620:	f000 80ba 	beq.w	8011798 <_vfiprintf_r+0x1ec>
 8011624:	2300      	movs	r3, #0
 8011626:	f04f 32ff 	mov.w	r2, #4294967295
 801162a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801162e:	9304      	str	r3, [sp, #16]
 8011630:	9307      	str	r3, [sp, #28]
 8011632:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011636:	931a      	str	r3, [sp, #104]	; 0x68
 8011638:	46a8      	mov	r8, r5
 801163a:	2205      	movs	r2, #5
 801163c:	f818 1b01 	ldrb.w	r1, [r8], #1
 8011640:	485e      	ldr	r0, [pc, #376]	; (80117bc <_vfiprintf_r+0x210>)
 8011642:	f7ee fdcd 	bl	80001e0 <memchr>
 8011646:	9b04      	ldr	r3, [sp, #16]
 8011648:	bb78      	cbnz	r0, 80116aa <_vfiprintf_r+0xfe>
 801164a:	06d9      	lsls	r1, r3, #27
 801164c:	bf44      	itt	mi
 801164e:	2220      	movmi	r2, #32
 8011650:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011654:	071a      	lsls	r2, r3, #28
 8011656:	bf44      	itt	mi
 8011658:	222b      	movmi	r2, #43	; 0x2b
 801165a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801165e:	782a      	ldrb	r2, [r5, #0]
 8011660:	2a2a      	cmp	r2, #42	; 0x2a
 8011662:	d02a      	beq.n	80116ba <_vfiprintf_r+0x10e>
 8011664:	9a07      	ldr	r2, [sp, #28]
 8011666:	46a8      	mov	r8, r5
 8011668:	2000      	movs	r0, #0
 801166a:	250a      	movs	r5, #10
 801166c:	4641      	mov	r1, r8
 801166e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011672:	3b30      	subs	r3, #48	; 0x30
 8011674:	2b09      	cmp	r3, #9
 8011676:	d969      	bls.n	801174c <_vfiprintf_r+0x1a0>
 8011678:	b360      	cbz	r0, 80116d4 <_vfiprintf_r+0x128>
 801167a:	e024      	b.n	80116c6 <_vfiprintf_r+0x11a>
 801167c:	4b50      	ldr	r3, [pc, #320]	; (80117c0 <_vfiprintf_r+0x214>)
 801167e:	429c      	cmp	r4, r3
 8011680:	d101      	bne.n	8011686 <_vfiprintf_r+0xda>
 8011682:	68b4      	ldr	r4, [r6, #8]
 8011684:	e7a2      	b.n	80115cc <_vfiprintf_r+0x20>
 8011686:	4b4f      	ldr	r3, [pc, #316]	; (80117c4 <_vfiprintf_r+0x218>)
 8011688:	429c      	cmp	r4, r3
 801168a:	bf08      	it	eq
 801168c:	68f4      	ldreq	r4, [r6, #12]
 801168e:	e79d      	b.n	80115cc <_vfiprintf_r+0x20>
 8011690:	4621      	mov	r1, r4
 8011692:	4630      	mov	r0, r6
 8011694:	f000 faaa 	bl	8011bec <__swsetup_r>
 8011698:	2800      	cmp	r0, #0
 801169a:	d09d      	beq.n	80115d8 <_vfiprintf_r+0x2c>
 801169c:	f04f 30ff 	mov.w	r0, #4294967295
 80116a0:	b01d      	add	sp, #116	; 0x74
 80116a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80116a6:	46a8      	mov	r8, r5
 80116a8:	e7a2      	b.n	80115f0 <_vfiprintf_r+0x44>
 80116aa:	4a44      	ldr	r2, [pc, #272]	; (80117bc <_vfiprintf_r+0x210>)
 80116ac:	1a80      	subs	r0, r0, r2
 80116ae:	fa0b f000 	lsl.w	r0, fp, r0
 80116b2:	4318      	orrs	r0, r3
 80116b4:	9004      	str	r0, [sp, #16]
 80116b6:	4645      	mov	r5, r8
 80116b8:	e7be      	b.n	8011638 <_vfiprintf_r+0x8c>
 80116ba:	9a03      	ldr	r2, [sp, #12]
 80116bc:	1d11      	adds	r1, r2, #4
 80116be:	6812      	ldr	r2, [r2, #0]
 80116c0:	9103      	str	r1, [sp, #12]
 80116c2:	2a00      	cmp	r2, #0
 80116c4:	db01      	blt.n	80116ca <_vfiprintf_r+0x11e>
 80116c6:	9207      	str	r2, [sp, #28]
 80116c8:	e004      	b.n	80116d4 <_vfiprintf_r+0x128>
 80116ca:	4252      	negs	r2, r2
 80116cc:	f043 0302 	orr.w	r3, r3, #2
 80116d0:	9207      	str	r2, [sp, #28]
 80116d2:	9304      	str	r3, [sp, #16]
 80116d4:	f898 3000 	ldrb.w	r3, [r8]
 80116d8:	2b2e      	cmp	r3, #46	; 0x2e
 80116da:	d10e      	bne.n	80116fa <_vfiprintf_r+0x14e>
 80116dc:	f898 3001 	ldrb.w	r3, [r8, #1]
 80116e0:	2b2a      	cmp	r3, #42	; 0x2a
 80116e2:	d138      	bne.n	8011756 <_vfiprintf_r+0x1aa>
 80116e4:	9b03      	ldr	r3, [sp, #12]
 80116e6:	1d1a      	adds	r2, r3, #4
 80116e8:	681b      	ldr	r3, [r3, #0]
 80116ea:	9203      	str	r2, [sp, #12]
 80116ec:	2b00      	cmp	r3, #0
 80116ee:	bfb8      	it	lt
 80116f0:	f04f 33ff 	movlt.w	r3, #4294967295
 80116f4:	f108 0802 	add.w	r8, r8, #2
 80116f8:	9305      	str	r3, [sp, #20]
 80116fa:	4d33      	ldr	r5, [pc, #204]	; (80117c8 <_vfiprintf_r+0x21c>)
 80116fc:	f898 1000 	ldrb.w	r1, [r8]
 8011700:	2203      	movs	r2, #3
 8011702:	4628      	mov	r0, r5
 8011704:	f7ee fd6c 	bl	80001e0 <memchr>
 8011708:	b140      	cbz	r0, 801171c <_vfiprintf_r+0x170>
 801170a:	2340      	movs	r3, #64	; 0x40
 801170c:	1b40      	subs	r0, r0, r5
 801170e:	fa03 f000 	lsl.w	r0, r3, r0
 8011712:	9b04      	ldr	r3, [sp, #16]
 8011714:	4303      	orrs	r3, r0
 8011716:	f108 0801 	add.w	r8, r8, #1
 801171a:	9304      	str	r3, [sp, #16]
 801171c:	f898 1000 	ldrb.w	r1, [r8]
 8011720:	482a      	ldr	r0, [pc, #168]	; (80117cc <_vfiprintf_r+0x220>)
 8011722:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011726:	2206      	movs	r2, #6
 8011728:	f108 0701 	add.w	r7, r8, #1
 801172c:	f7ee fd58 	bl	80001e0 <memchr>
 8011730:	2800      	cmp	r0, #0
 8011732:	d037      	beq.n	80117a4 <_vfiprintf_r+0x1f8>
 8011734:	4b26      	ldr	r3, [pc, #152]	; (80117d0 <_vfiprintf_r+0x224>)
 8011736:	bb1b      	cbnz	r3, 8011780 <_vfiprintf_r+0x1d4>
 8011738:	9b03      	ldr	r3, [sp, #12]
 801173a:	3307      	adds	r3, #7
 801173c:	f023 0307 	bic.w	r3, r3, #7
 8011740:	3308      	adds	r3, #8
 8011742:	9303      	str	r3, [sp, #12]
 8011744:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011746:	444b      	add	r3, r9
 8011748:	9309      	str	r3, [sp, #36]	; 0x24
 801174a:	e750      	b.n	80115ee <_vfiprintf_r+0x42>
 801174c:	fb05 3202 	mla	r2, r5, r2, r3
 8011750:	2001      	movs	r0, #1
 8011752:	4688      	mov	r8, r1
 8011754:	e78a      	b.n	801166c <_vfiprintf_r+0xc0>
 8011756:	2300      	movs	r3, #0
 8011758:	f108 0801 	add.w	r8, r8, #1
 801175c:	9305      	str	r3, [sp, #20]
 801175e:	4619      	mov	r1, r3
 8011760:	250a      	movs	r5, #10
 8011762:	4640      	mov	r0, r8
 8011764:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011768:	3a30      	subs	r2, #48	; 0x30
 801176a:	2a09      	cmp	r2, #9
 801176c:	d903      	bls.n	8011776 <_vfiprintf_r+0x1ca>
 801176e:	2b00      	cmp	r3, #0
 8011770:	d0c3      	beq.n	80116fa <_vfiprintf_r+0x14e>
 8011772:	9105      	str	r1, [sp, #20]
 8011774:	e7c1      	b.n	80116fa <_vfiprintf_r+0x14e>
 8011776:	fb05 2101 	mla	r1, r5, r1, r2
 801177a:	2301      	movs	r3, #1
 801177c:	4680      	mov	r8, r0
 801177e:	e7f0      	b.n	8011762 <_vfiprintf_r+0x1b6>
 8011780:	ab03      	add	r3, sp, #12
 8011782:	9300      	str	r3, [sp, #0]
 8011784:	4622      	mov	r2, r4
 8011786:	4b13      	ldr	r3, [pc, #76]	; (80117d4 <_vfiprintf_r+0x228>)
 8011788:	a904      	add	r1, sp, #16
 801178a:	4630      	mov	r0, r6
 801178c:	f3af 8000 	nop.w
 8011790:	f1b0 3fff 	cmp.w	r0, #4294967295
 8011794:	4681      	mov	r9, r0
 8011796:	d1d5      	bne.n	8011744 <_vfiprintf_r+0x198>
 8011798:	89a3      	ldrh	r3, [r4, #12]
 801179a:	065b      	lsls	r3, r3, #25
 801179c:	f53f af7e 	bmi.w	801169c <_vfiprintf_r+0xf0>
 80117a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80117a2:	e77d      	b.n	80116a0 <_vfiprintf_r+0xf4>
 80117a4:	ab03      	add	r3, sp, #12
 80117a6:	9300      	str	r3, [sp, #0]
 80117a8:	4622      	mov	r2, r4
 80117aa:	4b0a      	ldr	r3, [pc, #40]	; (80117d4 <_vfiprintf_r+0x228>)
 80117ac:	a904      	add	r1, sp, #16
 80117ae:	4630      	mov	r0, r6
 80117b0:	f000 f888 	bl	80118c4 <_printf_i>
 80117b4:	e7ec      	b.n	8011790 <_vfiprintf_r+0x1e4>
 80117b6:	bf00      	nop
 80117b8:	08013044 	.word	0x08013044
 80117bc:	08012ff0 	.word	0x08012ff0
 80117c0:	08013064 	.word	0x08013064
 80117c4:	08013024 	.word	0x08013024
 80117c8:	08012ff6 	.word	0x08012ff6
 80117cc:	08012ffa 	.word	0x08012ffa
 80117d0:	00000000 	.word	0x00000000
 80117d4:	08011587 	.word	0x08011587

080117d8 <_printf_common>:
 80117d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80117dc:	4691      	mov	r9, r2
 80117de:	461f      	mov	r7, r3
 80117e0:	688a      	ldr	r2, [r1, #8]
 80117e2:	690b      	ldr	r3, [r1, #16]
 80117e4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80117e8:	4293      	cmp	r3, r2
 80117ea:	bfb8      	it	lt
 80117ec:	4613      	movlt	r3, r2
 80117ee:	f8c9 3000 	str.w	r3, [r9]
 80117f2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80117f6:	4606      	mov	r6, r0
 80117f8:	460c      	mov	r4, r1
 80117fa:	b112      	cbz	r2, 8011802 <_printf_common+0x2a>
 80117fc:	3301      	adds	r3, #1
 80117fe:	f8c9 3000 	str.w	r3, [r9]
 8011802:	6823      	ldr	r3, [r4, #0]
 8011804:	0699      	lsls	r1, r3, #26
 8011806:	bf42      	ittt	mi
 8011808:	f8d9 3000 	ldrmi.w	r3, [r9]
 801180c:	3302      	addmi	r3, #2
 801180e:	f8c9 3000 	strmi.w	r3, [r9]
 8011812:	6825      	ldr	r5, [r4, #0]
 8011814:	f015 0506 	ands.w	r5, r5, #6
 8011818:	d107      	bne.n	801182a <_printf_common+0x52>
 801181a:	f104 0a19 	add.w	sl, r4, #25
 801181e:	68e3      	ldr	r3, [r4, #12]
 8011820:	f8d9 2000 	ldr.w	r2, [r9]
 8011824:	1a9b      	subs	r3, r3, r2
 8011826:	42ab      	cmp	r3, r5
 8011828:	dc28      	bgt.n	801187c <_printf_common+0xa4>
 801182a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 801182e:	6822      	ldr	r2, [r4, #0]
 8011830:	3300      	adds	r3, #0
 8011832:	bf18      	it	ne
 8011834:	2301      	movne	r3, #1
 8011836:	0692      	lsls	r2, r2, #26
 8011838:	d42d      	bmi.n	8011896 <_printf_common+0xbe>
 801183a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801183e:	4639      	mov	r1, r7
 8011840:	4630      	mov	r0, r6
 8011842:	47c0      	blx	r8
 8011844:	3001      	adds	r0, #1
 8011846:	d020      	beq.n	801188a <_printf_common+0xb2>
 8011848:	6823      	ldr	r3, [r4, #0]
 801184a:	68e5      	ldr	r5, [r4, #12]
 801184c:	f8d9 2000 	ldr.w	r2, [r9]
 8011850:	f003 0306 	and.w	r3, r3, #6
 8011854:	2b04      	cmp	r3, #4
 8011856:	bf08      	it	eq
 8011858:	1aad      	subeq	r5, r5, r2
 801185a:	68a3      	ldr	r3, [r4, #8]
 801185c:	6922      	ldr	r2, [r4, #16]
 801185e:	bf0c      	ite	eq
 8011860:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011864:	2500      	movne	r5, #0
 8011866:	4293      	cmp	r3, r2
 8011868:	bfc4      	itt	gt
 801186a:	1a9b      	subgt	r3, r3, r2
 801186c:	18ed      	addgt	r5, r5, r3
 801186e:	f04f 0900 	mov.w	r9, #0
 8011872:	341a      	adds	r4, #26
 8011874:	454d      	cmp	r5, r9
 8011876:	d11a      	bne.n	80118ae <_printf_common+0xd6>
 8011878:	2000      	movs	r0, #0
 801187a:	e008      	b.n	801188e <_printf_common+0xb6>
 801187c:	2301      	movs	r3, #1
 801187e:	4652      	mov	r2, sl
 8011880:	4639      	mov	r1, r7
 8011882:	4630      	mov	r0, r6
 8011884:	47c0      	blx	r8
 8011886:	3001      	adds	r0, #1
 8011888:	d103      	bne.n	8011892 <_printf_common+0xba>
 801188a:	f04f 30ff 	mov.w	r0, #4294967295
 801188e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011892:	3501      	adds	r5, #1
 8011894:	e7c3      	b.n	801181e <_printf_common+0x46>
 8011896:	18e1      	adds	r1, r4, r3
 8011898:	1c5a      	adds	r2, r3, #1
 801189a:	2030      	movs	r0, #48	; 0x30
 801189c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80118a0:	4422      	add	r2, r4
 80118a2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80118a6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80118aa:	3302      	adds	r3, #2
 80118ac:	e7c5      	b.n	801183a <_printf_common+0x62>
 80118ae:	2301      	movs	r3, #1
 80118b0:	4622      	mov	r2, r4
 80118b2:	4639      	mov	r1, r7
 80118b4:	4630      	mov	r0, r6
 80118b6:	47c0      	blx	r8
 80118b8:	3001      	adds	r0, #1
 80118ba:	d0e6      	beq.n	801188a <_printf_common+0xb2>
 80118bc:	f109 0901 	add.w	r9, r9, #1
 80118c0:	e7d8      	b.n	8011874 <_printf_common+0x9c>
	...

080118c4 <_printf_i>:
 80118c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80118c8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80118cc:	460c      	mov	r4, r1
 80118ce:	7e09      	ldrb	r1, [r1, #24]
 80118d0:	b085      	sub	sp, #20
 80118d2:	296e      	cmp	r1, #110	; 0x6e
 80118d4:	4617      	mov	r7, r2
 80118d6:	4606      	mov	r6, r0
 80118d8:	4698      	mov	r8, r3
 80118da:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80118dc:	f000 80b3 	beq.w	8011a46 <_printf_i+0x182>
 80118e0:	d822      	bhi.n	8011928 <_printf_i+0x64>
 80118e2:	2963      	cmp	r1, #99	; 0x63
 80118e4:	d036      	beq.n	8011954 <_printf_i+0x90>
 80118e6:	d80a      	bhi.n	80118fe <_printf_i+0x3a>
 80118e8:	2900      	cmp	r1, #0
 80118ea:	f000 80b9 	beq.w	8011a60 <_printf_i+0x19c>
 80118ee:	2958      	cmp	r1, #88	; 0x58
 80118f0:	f000 8083 	beq.w	80119fa <_printf_i+0x136>
 80118f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80118f8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80118fc:	e032      	b.n	8011964 <_printf_i+0xa0>
 80118fe:	2964      	cmp	r1, #100	; 0x64
 8011900:	d001      	beq.n	8011906 <_printf_i+0x42>
 8011902:	2969      	cmp	r1, #105	; 0x69
 8011904:	d1f6      	bne.n	80118f4 <_printf_i+0x30>
 8011906:	6820      	ldr	r0, [r4, #0]
 8011908:	6813      	ldr	r3, [r2, #0]
 801190a:	0605      	lsls	r5, r0, #24
 801190c:	f103 0104 	add.w	r1, r3, #4
 8011910:	d52a      	bpl.n	8011968 <_printf_i+0xa4>
 8011912:	681b      	ldr	r3, [r3, #0]
 8011914:	6011      	str	r1, [r2, #0]
 8011916:	2b00      	cmp	r3, #0
 8011918:	da03      	bge.n	8011922 <_printf_i+0x5e>
 801191a:	222d      	movs	r2, #45	; 0x2d
 801191c:	425b      	negs	r3, r3
 801191e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8011922:	486f      	ldr	r0, [pc, #444]	; (8011ae0 <_printf_i+0x21c>)
 8011924:	220a      	movs	r2, #10
 8011926:	e039      	b.n	801199c <_printf_i+0xd8>
 8011928:	2973      	cmp	r1, #115	; 0x73
 801192a:	f000 809d 	beq.w	8011a68 <_printf_i+0x1a4>
 801192e:	d808      	bhi.n	8011942 <_printf_i+0x7e>
 8011930:	296f      	cmp	r1, #111	; 0x6f
 8011932:	d020      	beq.n	8011976 <_printf_i+0xb2>
 8011934:	2970      	cmp	r1, #112	; 0x70
 8011936:	d1dd      	bne.n	80118f4 <_printf_i+0x30>
 8011938:	6823      	ldr	r3, [r4, #0]
 801193a:	f043 0320 	orr.w	r3, r3, #32
 801193e:	6023      	str	r3, [r4, #0]
 8011940:	e003      	b.n	801194a <_printf_i+0x86>
 8011942:	2975      	cmp	r1, #117	; 0x75
 8011944:	d017      	beq.n	8011976 <_printf_i+0xb2>
 8011946:	2978      	cmp	r1, #120	; 0x78
 8011948:	d1d4      	bne.n	80118f4 <_printf_i+0x30>
 801194a:	2378      	movs	r3, #120	; 0x78
 801194c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8011950:	4864      	ldr	r0, [pc, #400]	; (8011ae4 <_printf_i+0x220>)
 8011952:	e055      	b.n	8011a00 <_printf_i+0x13c>
 8011954:	6813      	ldr	r3, [r2, #0]
 8011956:	1d19      	adds	r1, r3, #4
 8011958:	681b      	ldr	r3, [r3, #0]
 801195a:	6011      	str	r1, [r2, #0]
 801195c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011960:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011964:	2301      	movs	r3, #1
 8011966:	e08c      	b.n	8011a82 <_printf_i+0x1be>
 8011968:	681b      	ldr	r3, [r3, #0]
 801196a:	6011      	str	r1, [r2, #0]
 801196c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8011970:	bf18      	it	ne
 8011972:	b21b      	sxthne	r3, r3
 8011974:	e7cf      	b.n	8011916 <_printf_i+0x52>
 8011976:	6813      	ldr	r3, [r2, #0]
 8011978:	6825      	ldr	r5, [r4, #0]
 801197a:	1d18      	adds	r0, r3, #4
 801197c:	6010      	str	r0, [r2, #0]
 801197e:	0628      	lsls	r0, r5, #24
 8011980:	d501      	bpl.n	8011986 <_printf_i+0xc2>
 8011982:	681b      	ldr	r3, [r3, #0]
 8011984:	e002      	b.n	801198c <_printf_i+0xc8>
 8011986:	0668      	lsls	r0, r5, #25
 8011988:	d5fb      	bpl.n	8011982 <_printf_i+0xbe>
 801198a:	881b      	ldrh	r3, [r3, #0]
 801198c:	4854      	ldr	r0, [pc, #336]	; (8011ae0 <_printf_i+0x21c>)
 801198e:	296f      	cmp	r1, #111	; 0x6f
 8011990:	bf14      	ite	ne
 8011992:	220a      	movne	r2, #10
 8011994:	2208      	moveq	r2, #8
 8011996:	2100      	movs	r1, #0
 8011998:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801199c:	6865      	ldr	r5, [r4, #4]
 801199e:	60a5      	str	r5, [r4, #8]
 80119a0:	2d00      	cmp	r5, #0
 80119a2:	f2c0 8095 	blt.w	8011ad0 <_printf_i+0x20c>
 80119a6:	6821      	ldr	r1, [r4, #0]
 80119a8:	f021 0104 	bic.w	r1, r1, #4
 80119ac:	6021      	str	r1, [r4, #0]
 80119ae:	2b00      	cmp	r3, #0
 80119b0:	d13d      	bne.n	8011a2e <_printf_i+0x16a>
 80119b2:	2d00      	cmp	r5, #0
 80119b4:	f040 808e 	bne.w	8011ad4 <_printf_i+0x210>
 80119b8:	4665      	mov	r5, ip
 80119ba:	2a08      	cmp	r2, #8
 80119bc:	d10b      	bne.n	80119d6 <_printf_i+0x112>
 80119be:	6823      	ldr	r3, [r4, #0]
 80119c0:	07db      	lsls	r3, r3, #31
 80119c2:	d508      	bpl.n	80119d6 <_printf_i+0x112>
 80119c4:	6923      	ldr	r3, [r4, #16]
 80119c6:	6862      	ldr	r2, [r4, #4]
 80119c8:	429a      	cmp	r2, r3
 80119ca:	bfde      	ittt	le
 80119cc:	2330      	movle	r3, #48	; 0x30
 80119ce:	f805 3c01 	strble.w	r3, [r5, #-1]
 80119d2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80119d6:	ebac 0305 	sub.w	r3, ip, r5
 80119da:	6123      	str	r3, [r4, #16]
 80119dc:	f8cd 8000 	str.w	r8, [sp]
 80119e0:	463b      	mov	r3, r7
 80119e2:	aa03      	add	r2, sp, #12
 80119e4:	4621      	mov	r1, r4
 80119e6:	4630      	mov	r0, r6
 80119e8:	f7ff fef6 	bl	80117d8 <_printf_common>
 80119ec:	3001      	adds	r0, #1
 80119ee:	d14d      	bne.n	8011a8c <_printf_i+0x1c8>
 80119f0:	f04f 30ff 	mov.w	r0, #4294967295
 80119f4:	b005      	add	sp, #20
 80119f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80119fa:	4839      	ldr	r0, [pc, #228]	; (8011ae0 <_printf_i+0x21c>)
 80119fc:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8011a00:	6813      	ldr	r3, [r2, #0]
 8011a02:	6821      	ldr	r1, [r4, #0]
 8011a04:	1d1d      	adds	r5, r3, #4
 8011a06:	681b      	ldr	r3, [r3, #0]
 8011a08:	6015      	str	r5, [r2, #0]
 8011a0a:	060a      	lsls	r2, r1, #24
 8011a0c:	d50b      	bpl.n	8011a26 <_printf_i+0x162>
 8011a0e:	07ca      	lsls	r2, r1, #31
 8011a10:	bf44      	itt	mi
 8011a12:	f041 0120 	orrmi.w	r1, r1, #32
 8011a16:	6021      	strmi	r1, [r4, #0]
 8011a18:	b91b      	cbnz	r3, 8011a22 <_printf_i+0x15e>
 8011a1a:	6822      	ldr	r2, [r4, #0]
 8011a1c:	f022 0220 	bic.w	r2, r2, #32
 8011a20:	6022      	str	r2, [r4, #0]
 8011a22:	2210      	movs	r2, #16
 8011a24:	e7b7      	b.n	8011996 <_printf_i+0xd2>
 8011a26:	064d      	lsls	r5, r1, #25
 8011a28:	bf48      	it	mi
 8011a2a:	b29b      	uxthmi	r3, r3
 8011a2c:	e7ef      	b.n	8011a0e <_printf_i+0x14a>
 8011a2e:	4665      	mov	r5, ip
 8011a30:	fbb3 f1f2 	udiv	r1, r3, r2
 8011a34:	fb02 3311 	mls	r3, r2, r1, r3
 8011a38:	5cc3      	ldrb	r3, [r0, r3]
 8011a3a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8011a3e:	460b      	mov	r3, r1
 8011a40:	2900      	cmp	r1, #0
 8011a42:	d1f5      	bne.n	8011a30 <_printf_i+0x16c>
 8011a44:	e7b9      	b.n	80119ba <_printf_i+0xf6>
 8011a46:	6813      	ldr	r3, [r2, #0]
 8011a48:	6825      	ldr	r5, [r4, #0]
 8011a4a:	6961      	ldr	r1, [r4, #20]
 8011a4c:	1d18      	adds	r0, r3, #4
 8011a4e:	6010      	str	r0, [r2, #0]
 8011a50:	0628      	lsls	r0, r5, #24
 8011a52:	681b      	ldr	r3, [r3, #0]
 8011a54:	d501      	bpl.n	8011a5a <_printf_i+0x196>
 8011a56:	6019      	str	r1, [r3, #0]
 8011a58:	e002      	b.n	8011a60 <_printf_i+0x19c>
 8011a5a:	066a      	lsls	r2, r5, #25
 8011a5c:	d5fb      	bpl.n	8011a56 <_printf_i+0x192>
 8011a5e:	8019      	strh	r1, [r3, #0]
 8011a60:	2300      	movs	r3, #0
 8011a62:	6123      	str	r3, [r4, #16]
 8011a64:	4665      	mov	r5, ip
 8011a66:	e7b9      	b.n	80119dc <_printf_i+0x118>
 8011a68:	6813      	ldr	r3, [r2, #0]
 8011a6a:	1d19      	adds	r1, r3, #4
 8011a6c:	6011      	str	r1, [r2, #0]
 8011a6e:	681d      	ldr	r5, [r3, #0]
 8011a70:	6862      	ldr	r2, [r4, #4]
 8011a72:	2100      	movs	r1, #0
 8011a74:	4628      	mov	r0, r5
 8011a76:	f7ee fbb3 	bl	80001e0 <memchr>
 8011a7a:	b108      	cbz	r0, 8011a80 <_printf_i+0x1bc>
 8011a7c:	1b40      	subs	r0, r0, r5
 8011a7e:	6060      	str	r0, [r4, #4]
 8011a80:	6863      	ldr	r3, [r4, #4]
 8011a82:	6123      	str	r3, [r4, #16]
 8011a84:	2300      	movs	r3, #0
 8011a86:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011a8a:	e7a7      	b.n	80119dc <_printf_i+0x118>
 8011a8c:	6923      	ldr	r3, [r4, #16]
 8011a8e:	462a      	mov	r2, r5
 8011a90:	4639      	mov	r1, r7
 8011a92:	4630      	mov	r0, r6
 8011a94:	47c0      	blx	r8
 8011a96:	3001      	adds	r0, #1
 8011a98:	d0aa      	beq.n	80119f0 <_printf_i+0x12c>
 8011a9a:	6823      	ldr	r3, [r4, #0]
 8011a9c:	079b      	lsls	r3, r3, #30
 8011a9e:	d413      	bmi.n	8011ac8 <_printf_i+0x204>
 8011aa0:	68e0      	ldr	r0, [r4, #12]
 8011aa2:	9b03      	ldr	r3, [sp, #12]
 8011aa4:	4298      	cmp	r0, r3
 8011aa6:	bfb8      	it	lt
 8011aa8:	4618      	movlt	r0, r3
 8011aaa:	e7a3      	b.n	80119f4 <_printf_i+0x130>
 8011aac:	2301      	movs	r3, #1
 8011aae:	464a      	mov	r2, r9
 8011ab0:	4639      	mov	r1, r7
 8011ab2:	4630      	mov	r0, r6
 8011ab4:	47c0      	blx	r8
 8011ab6:	3001      	adds	r0, #1
 8011ab8:	d09a      	beq.n	80119f0 <_printf_i+0x12c>
 8011aba:	3501      	adds	r5, #1
 8011abc:	68e3      	ldr	r3, [r4, #12]
 8011abe:	9a03      	ldr	r2, [sp, #12]
 8011ac0:	1a9b      	subs	r3, r3, r2
 8011ac2:	42ab      	cmp	r3, r5
 8011ac4:	dcf2      	bgt.n	8011aac <_printf_i+0x1e8>
 8011ac6:	e7eb      	b.n	8011aa0 <_printf_i+0x1dc>
 8011ac8:	2500      	movs	r5, #0
 8011aca:	f104 0919 	add.w	r9, r4, #25
 8011ace:	e7f5      	b.n	8011abc <_printf_i+0x1f8>
 8011ad0:	2b00      	cmp	r3, #0
 8011ad2:	d1ac      	bne.n	8011a2e <_printf_i+0x16a>
 8011ad4:	7803      	ldrb	r3, [r0, #0]
 8011ad6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011ada:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011ade:	e76c      	b.n	80119ba <_printf_i+0xf6>
 8011ae0:	08013001 	.word	0x08013001
 8011ae4:	08013012 	.word	0x08013012

08011ae8 <_sbrk_r>:
 8011ae8:	b538      	push	{r3, r4, r5, lr}
 8011aea:	4c06      	ldr	r4, [pc, #24]	; (8011b04 <_sbrk_r+0x1c>)
 8011aec:	2300      	movs	r3, #0
 8011aee:	4605      	mov	r5, r0
 8011af0:	4608      	mov	r0, r1
 8011af2:	6023      	str	r3, [r4, #0]
 8011af4:	f7f2 fbd0 	bl	8004298 <_sbrk>
 8011af8:	1c43      	adds	r3, r0, #1
 8011afa:	d102      	bne.n	8011b02 <_sbrk_r+0x1a>
 8011afc:	6823      	ldr	r3, [r4, #0]
 8011afe:	b103      	cbz	r3, 8011b02 <_sbrk_r+0x1a>
 8011b00:	602b      	str	r3, [r5, #0]
 8011b02:	bd38      	pop	{r3, r4, r5, pc}
 8011b04:	200023e8 	.word	0x200023e8

08011b08 <siprintf>:
 8011b08:	b40e      	push	{r1, r2, r3}
 8011b0a:	b500      	push	{lr}
 8011b0c:	b09c      	sub	sp, #112	; 0x70
 8011b0e:	ab1d      	add	r3, sp, #116	; 0x74
 8011b10:	9002      	str	r0, [sp, #8]
 8011b12:	9006      	str	r0, [sp, #24]
 8011b14:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8011b18:	4809      	ldr	r0, [pc, #36]	; (8011b40 <siprintf+0x38>)
 8011b1a:	9107      	str	r1, [sp, #28]
 8011b1c:	9104      	str	r1, [sp, #16]
 8011b1e:	4909      	ldr	r1, [pc, #36]	; (8011b44 <siprintf+0x3c>)
 8011b20:	f853 2b04 	ldr.w	r2, [r3], #4
 8011b24:	9105      	str	r1, [sp, #20]
 8011b26:	6800      	ldr	r0, [r0, #0]
 8011b28:	9301      	str	r3, [sp, #4]
 8011b2a:	a902      	add	r1, sp, #8
 8011b2c:	f000 fb58 	bl	80121e0 <_svfiprintf_r>
 8011b30:	9b02      	ldr	r3, [sp, #8]
 8011b32:	2200      	movs	r2, #0
 8011b34:	701a      	strb	r2, [r3, #0]
 8011b36:	b01c      	add	sp, #112	; 0x70
 8011b38:	f85d eb04 	ldr.w	lr, [sp], #4
 8011b3c:	b003      	add	sp, #12
 8011b3e:	4770      	bx	lr
 8011b40:	200001e8 	.word	0x200001e8
 8011b44:	ffff0208 	.word	0xffff0208

08011b48 <__swbuf_r>:
 8011b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011b4a:	460e      	mov	r6, r1
 8011b4c:	4614      	mov	r4, r2
 8011b4e:	4605      	mov	r5, r0
 8011b50:	b118      	cbz	r0, 8011b5a <__swbuf_r+0x12>
 8011b52:	6983      	ldr	r3, [r0, #24]
 8011b54:	b90b      	cbnz	r3, 8011b5a <__swbuf_r+0x12>
 8011b56:	f000 f9af 	bl	8011eb8 <__sinit>
 8011b5a:	4b21      	ldr	r3, [pc, #132]	; (8011be0 <__swbuf_r+0x98>)
 8011b5c:	429c      	cmp	r4, r3
 8011b5e:	d12a      	bne.n	8011bb6 <__swbuf_r+0x6e>
 8011b60:	686c      	ldr	r4, [r5, #4]
 8011b62:	69a3      	ldr	r3, [r4, #24]
 8011b64:	60a3      	str	r3, [r4, #8]
 8011b66:	89a3      	ldrh	r3, [r4, #12]
 8011b68:	071a      	lsls	r2, r3, #28
 8011b6a:	d52e      	bpl.n	8011bca <__swbuf_r+0x82>
 8011b6c:	6923      	ldr	r3, [r4, #16]
 8011b6e:	b363      	cbz	r3, 8011bca <__swbuf_r+0x82>
 8011b70:	6923      	ldr	r3, [r4, #16]
 8011b72:	6820      	ldr	r0, [r4, #0]
 8011b74:	1ac0      	subs	r0, r0, r3
 8011b76:	6963      	ldr	r3, [r4, #20]
 8011b78:	b2f6      	uxtb	r6, r6
 8011b7a:	4283      	cmp	r3, r0
 8011b7c:	4637      	mov	r7, r6
 8011b7e:	dc04      	bgt.n	8011b8a <__swbuf_r+0x42>
 8011b80:	4621      	mov	r1, r4
 8011b82:	4628      	mov	r0, r5
 8011b84:	f000 f92e 	bl	8011de4 <_fflush_r>
 8011b88:	bb28      	cbnz	r0, 8011bd6 <__swbuf_r+0x8e>
 8011b8a:	68a3      	ldr	r3, [r4, #8]
 8011b8c:	3b01      	subs	r3, #1
 8011b8e:	60a3      	str	r3, [r4, #8]
 8011b90:	6823      	ldr	r3, [r4, #0]
 8011b92:	1c5a      	adds	r2, r3, #1
 8011b94:	6022      	str	r2, [r4, #0]
 8011b96:	701e      	strb	r6, [r3, #0]
 8011b98:	6963      	ldr	r3, [r4, #20]
 8011b9a:	3001      	adds	r0, #1
 8011b9c:	4283      	cmp	r3, r0
 8011b9e:	d004      	beq.n	8011baa <__swbuf_r+0x62>
 8011ba0:	89a3      	ldrh	r3, [r4, #12]
 8011ba2:	07db      	lsls	r3, r3, #31
 8011ba4:	d519      	bpl.n	8011bda <__swbuf_r+0x92>
 8011ba6:	2e0a      	cmp	r6, #10
 8011ba8:	d117      	bne.n	8011bda <__swbuf_r+0x92>
 8011baa:	4621      	mov	r1, r4
 8011bac:	4628      	mov	r0, r5
 8011bae:	f000 f919 	bl	8011de4 <_fflush_r>
 8011bb2:	b190      	cbz	r0, 8011bda <__swbuf_r+0x92>
 8011bb4:	e00f      	b.n	8011bd6 <__swbuf_r+0x8e>
 8011bb6:	4b0b      	ldr	r3, [pc, #44]	; (8011be4 <__swbuf_r+0x9c>)
 8011bb8:	429c      	cmp	r4, r3
 8011bba:	d101      	bne.n	8011bc0 <__swbuf_r+0x78>
 8011bbc:	68ac      	ldr	r4, [r5, #8]
 8011bbe:	e7d0      	b.n	8011b62 <__swbuf_r+0x1a>
 8011bc0:	4b09      	ldr	r3, [pc, #36]	; (8011be8 <__swbuf_r+0xa0>)
 8011bc2:	429c      	cmp	r4, r3
 8011bc4:	bf08      	it	eq
 8011bc6:	68ec      	ldreq	r4, [r5, #12]
 8011bc8:	e7cb      	b.n	8011b62 <__swbuf_r+0x1a>
 8011bca:	4621      	mov	r1, r4
 8011bcc:	4628      	mov	r0, r5
 8011bce:	f000 f80d 	bl	8011bec <__swsetup_r>
 8011bd2:	2800      	cmp	r0, #0
 8011bd4:	d0cc      	beq.n	8011b70 <__swbuf_r+0x28>
 8011bd6:	f04f 37ff 	mov.w	r7, #4294967295
 8011bda:	4638      	mov	r0, r7
 8011bdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011bde:	bf00      	nop
 8011be0:	08013044 	.word	0x08013044
 8011be4:	08013064 	.word	0x08013064
 8011be8:	08013024 	.word	0x08013024

08011bec <__swsetup_r>:
 8011bec:	4b32      	ldr	r3, [pc, #200]	; (8011cb8 <__swsetup_r+0xcc>)
 8011bee:	b570      	push	{r4, r5, r6, lr}
 8011bf0:	681d      	ldr	r5, [r3, #0]
 8011bf2:	4606      	mov	r6, r0
 8011bf4:	460c      	mov	r4, r1
 8011bf6:	b125      	cbz	r5, 8011c02 <__swsetup_r+0x16>
 8011bf8:	69ab      	ldr	r3, [r5, #24]
 8011bfa:	b913      	cbnz	r3, 8011c02 <__swsetup_r+0x16>
 8011bfc:	4628      	mov	r0, r5
 8011bfe:	f000 f95b 	bl	8011eb8 <__sinit>
 8011c02:	4b2e      	ldr	r3, [pc, #184]	; (8011cbc <__swsetup_r+0xd0>)
 8011c04:	429c      	cmp	r4, r3
 8011c06:	d10f      	bne.n	8011c28 <__swsetup_r+0x3c>
 8011c08:	686c      	ldr	r4, [r5, #4]
 8011c0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011c0e:	b29a      	uxth	r2, r3
 8011c10:	0715      	lsls	r5, r2, #28
 8011c12:	d42c      	bmi.n	8011c6e <__swsetup_r+0x82>
 8011c14:	06d0      	lsls	r0, r2, #27
 8011c16:	d411      	bmi.n	8011c3c <__swsetup_r+0x50>
 8011c18:	2209      	movs	r2, #9
 8011c1a:	6032      	str	r2, [r6, #0]
 8011c1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011c20:	81a3      	strh	r3, [r4, #12]
 8011c22:	f04f 30ff 	mov.w	r0, #4294967295
 8011c26:	e03e      	b.n	8011ca6 <__swsetup_r+0xba>
 8011c28:	4b25      	ldr	r3, [pc, #148]	; (8011cc0 <__swsetup_r+0xd4>)
 8011c2a:	429c      	cmp	r4, r3
 8011c2c:	d101      	bne.n	8011c32 <__swsetup_r+0x46>
 8011c2e:	68ac      	ldr	r4, [r5, #8]
 8011c30:	e7eb      	b.n	8011c0a <__swsetup_r+0x1e>
 8011c32:	4b24      	ldr	r3, [pc, #144]	; (8011cc4 <__swsetup_r+0xd8>)
 8011c34:	429c      	cmp	r4, r3
 8011c36:	bf08      	it	eq
 8011c38:	68ec      	ldreq	r4, [r5, #12]
 8011c3a:	e7e6      	b.n	8011c0a <__swsetup_r+0x1e>
 8011c3c:	0751      	lsls	r1, r2, #29
 8011c3e:	d512      	bpl.n	8011c66 <__swsetup_r+0x7a>
 8011c40:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011c42:	b141      	cbz	r1, 8011c56 <__swsetup_r+0x6a>
 8011c44:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011c48:	4299      	cmp	r1, r3
 8011c4a:	d002      	beq.n	8011c52 <__swsetup_r+0x66>
 8011c4c:	4630      	mov	r0, r6
 8011c4e:	f7ff fbdb 	bl	8011408 <_free_r>
 8011c52:	2300      	movs	r3, #0
 8011c54:	6363      	str	r3, [r4, #52]	; 0x34
 8011c56:	89a3      	ldrh	r3, [r4, #12]
 8011c58:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8011c5c:	81a3      	strh	r3, [r4, #12]
 8011c5e:	2300      	movs	r3, #0
 8011c60:	6063      	str	r3, [r4, #4]
 8011c62:	6923      	ldr	r3, [r4, #16]
 8011c64:	6023      	str	r3, [r4, #0]
 8011c66:	89a3      	ldrh	r3, [r4, #12]
 8011c68:	f043 0308 	orr.w	r3, r3, #8
 8011c6c:	81a3      	strh	r3, [r4, #12]
 8011c6e:	6923      	ldr	r3, [r4, #16]
 8011c70:	b94b      	cbnz	r3, 8011c86 <__swsetup_r+0x9a>
 8011c72:	89a3      	ldrh	r3, [r4, #12]
 8011c74:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8011c78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011c7c:	d003      	beq.n	8011c86 <__swsetup_r+0x9a>
 8011c7e:	4621      	mov	r1, r4
 8011c80:	4630      	mov	r0, r6
 8011c82:	f000 f9c7 	bl	8012014 <__smakebuf_r>
 8011c86:	89a2      	ldrh	r2, [r4, #12]
 8011c88:	f012 0301 	ands.w	r3, r2, #1
 8011c8c:	d00c      	beq.n	8011ca8 <__swsetup_r+0xbc>
 8011c8e:	2300      	movs	r3, #0
 8011c90:	60a3      	str	r3, [r4, #8]
 8011c92:	6963      	ldr	r3, [r4, #20]
 8011c94:	425b      	negs	r3, r3
 8011c96:	61a3      	str	r3, [r4, #24]
 8011c98:	6923      	ldr	r3, [r4, #16]
 8011c9a:	b953      	cbnz	r3, 8011cb2 <__swsetup_r+0xc6>
 8011c9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011ca0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8011ca4:	d1ba      	bne.n	8011c1c <__swsetup_r+0x30>
 8011ca6:	bd70      	pop	{r4, r5, r6, pc}
 8011ca8:	0792      	lsls	r2, r2, #30
 8011caa:	bf58      	it	pl
 8011cac:	6963      	ldrpl	r3, [r4, #20]
 8011cae:	60a3      	str	r3, [r4, #8]
 8011cb0:	e7f2      	b.n	8011c98 <__swsetup_r+0xac>
 8011cb2:	2000      	movs	r0, #0
 8011cb4:	e7f7      	b.n	8011ca6 <__swsetup_r+0xba>
 8011cb6:	bf00      	nop
 8011cb8:	200001e8 	.word	0x200001e8
 8011cbc:	08013044 	.word	0x08013044
 8011cc0:	08013064 	.word	0x08013064
 8011cc4:	08013024 	.word	0x08013024

08011cc8 <abort>:
 8011cc8:	b508      	push	{r3, lr}
 8011cca:	2006      	movs	r0, #6
 8011ccc:	f000 fba8 	bl	8012420 <raise>
 8011cd0:	2001      	movs	r0, #1
 8011cd2:	f7f2 fa69 	bl	80041a8 <_exit>
	...

08011cd8 <__sflush_r>:
 8011cd8:	898a      	ldrh	r2, [r1, #12]
 8011cda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011cde:	4605      	mov	r5, r0
 8011ce0:	0710      	lsls	r0, r2, #28
 8011ce2:	460c      	mov	r4, r1
 8011ce4:	d458      	bmi.n	8011d98 <__sflush_r+0xc0>
 8011ce6:	684b      	ldr	r3, [r1, #4]
 8011ce8:	2b00      	cmp	r3, #0
 8011cea:	dc05      	bgt.n	8011cf8 <__sflush_r+0x20>
 8011cec:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8011cee:	2b00      	cmp	r3, #0
 8011cf0:	dc02      	bgt.n	8011cf8 <__sflush_r+0x20>
 8011cf2:	2000      	movs	r0, #0
 8011cf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011cf8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011cfa:	2e00      	cmp	r6, #0
 8011cfc:	d0f9      	beq.n	8011cf2 <__sflush_r+0x1a>
 8011cfe:	2300      	movs	r3, #0
 8011d00:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011d04:	682f      	ldr	r7, [r5, #0]
 8011d06:	6a21      	ldr	r1, [r4, #32]
 8011d08:	602b      	str	r3, [r5, #0]
 8011d0a:	d032      	beq.n	8011d72 <__sflush_r+0x9a>
 8011d0c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011d0e:	89a3      	ldrh	r3, [r4, #12]
 8011d10:	075a      	lsls	r2, r3, #29
 8011d12:	d505      	bpl.n	8011d20 <__sflush_r+0x48>
 8011d14:	6863      	ldr	r3, [r4, #4]
 8011d16:	1ac0      	subs	r0, r0, r3
 8011d18:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011d1a:	b10b      	cbz	r3, 8011d20 <__sflush_r+0x48>
 8011d1c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011d1e:	1ac0      	subs	r0, r0, r3
 8011d20:	2300      	movs	r3, #0
 8011d22:	4602      	mov	r2, r0
 8011d24:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011d26:	6a21      	ldr	r1, [r4, #32]
 8011d28:	4628      	mov	r0, r5
 8011d2a:	47b0      	blx	r6
 8011d2c:	1c43      	adds	r3, r0, #1
 8011d2e:	89a3      	ldrh	r3, [r4, #12]
 8011d30:	d106      	bne.n	8011d40 <__sflush_r+0x68>
 8011d32:	6829      	ldr	r1, [r5, #0]
 8011d34:	291d      	cmp	r1, #29
 8011d36:	d848      	bhi.n	8011dca <__sflush_r+0xf2>
 8011d38:	4a29      	ldr	r2, [pc, #164]	; (8011de0 <__sflush_r+0x108>)
 8011d3a:	40ca      	lsrs	r2, r1
 8011d3c:	07d6      	lsls	r6, r2, #31
 8011d3e:	d544      	bpl.n	8011dca <__sflush_r+0xf2>
 8011d40:	2200      	movs	r2, #0
 8011d42:	6062      	str	r2, [r4, #4]
 8011d44:	04d9      	lsls	r1, r3, #19
 8011d46:	6922      	ldr	r2, [r4, #16]
 8011d48:	6022      	str	r2, [r4, #0]
 8011d4a:	d504      	bpl.n	8011d56 <__sflush_r+0x7e>
 8011d4c:	1c42      	adds	r2, r0, #1
 8011d4e:	d101      	bne.n	8011d54 <__sflush_r+0x7c>
 8011d50:	682b      	ldr	r3, [r5, #0]
 8011d52:	b903      	cbnz	r3, 8011d56 <__sflush_r+0x7e>
 8011d54:	6560      	str	r0, [r4, #84]	; 0x54
 8011d56:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011d58:	602f      	str	r7, [r5, #0]
 8011d5a:	2900      	cmp	r1, #0
 8011d5c:	d0c9      	beq.n	8011cf2 <__sflush_r+0x1a>
 8011d5e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011d62:	4299      	cmp	r1, r3
 8011d64:	d002      	beq.n	8011d6c <__sflush_r+0x94>
 8011d66:	4628      	mov	r0, r5
 8011d68:	f7ff fb4e 	bl	8011408 <_free_r>
 8011d6c:	2000      	movs	r0, #0
 8011d6e:	6360      	str	r0, [r4, #52]	; 0x34
 8011d70:	e7c0      	b.n	8011cf4 <__sflush_r+0x1c>
 8011d72:	2301      	movs	r3, #1
 8011d74:	4628      	mov	r0, r5
 8011d76:	47b0      	blx	r6
 8011d78:	1c41      	adds	r1, r0, #1
 8011d7a:	d1c8      	bne.n	8011d0e <__sflush_r+0x36>
 8011d7c:	682b      	ldr	r3, [r5, #0]
 8011d7e:	2b00      	cmp	r3, #0
 8011d80:	d0c5      	beq.n	8011d0e <__sflush_r+0x36>
 8011d82:	2b1d      	cmp	r3, #29
 8011d84:	d001      	beq.n	8011d8a <__sflush_r+0xb2>
 8011d86:	2b16      	cmp	r3, #22
 8011d88:	d101      	bne.n	8011d8e <__sflush_r+0xb6>
 8011d8a:	602f      	str	r7, [r5, #0]
 8011d8c:	e7b1      	b.n	8011cf2 <__sflush_r+0x1a>
 8011d8e:	89a3      	ldrh	r3, [r4, #12]
 8011d90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011d94:	81a3      	strh	r3, [r4, #12]
 8011d96:	e7ad      	b.n	8011cf4 <__sflush_r+0x1c>
 8011d98:	690f      	ldr	r7, [r1, #16]
 8011d9a:	2f00      	cmp	r7, #0
 8011d9c:	d0a9      	beq.n	8011cf2 <__sflush_r+0x1a>
 8011d9e:	0793      	lsls	r3, r2, #30
 8011da0:	680e      	ldr	r6, [r1, #0]
 8011da2:	bf08      	it	eq
 8011da4:	694b      	ldreq	r3, [r1, #20]
 8011da6:	600f      	str	r7, [r1, #0]
 8011da8:	bf18      	it	ne
 8011daa:	2300      	movne	r3, #0
 8011dac:	eba6 0807 	sub.w	r8, r6, r7
 8011db0:	608b      	str	r3, [r1, #8]
 8011db2:	f1b8 0f00 	cmp.w	r8, #0
 8011db6:	dd9c      	ble.n	8011cf2 <__sflush_r+0x1a>
 8011db8:	4643      	mov	r3, r8
 8011dba:	463a      	mov	r2, r7
 8011dbc:	6a21      	ldr	r1, [r4, #32]
 8011dbe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8011dc0:	4628      	mov	r0, r5
 8011dc2:	47b0      	blx	r6
 8011dc4:	2800      	cmp	r0, #0
 8011dc6:	dc06      	bgt.n	8011dd6 <__sflush_r+0xfe>
 8011dc8:	89a3      	ldrh	r3, [r4, #12]
 8011dca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011dce:	81a3      	strh	r3, [r4, #12]
 8011dd0:	f04f 30ff 	mov.w	r0, #4294967295
 8011dd4:	e78e      	b.n	8011cf4 <__sflush_r+0x1c>
 8011dd6:	4407      	add	r7, r0
 8011dd8:	eba8 0800 	sub.w	r8, r8, r0
 8011ddc:	e7e9      	b.n	8011db2 <__sflush_r+0xda>
 8011dde:	bf00      	nop
 8011de0:	20400001 	.word	0x20400001

08011de4 <_fflush_r>:
 8011de4:	b538      	push	{r3, r4, r5, lr}
 8011de6:	690b      	ldr	r3, [r1, #16]
 8011de8:	4605      	mov	r5, r0
 8011dea:	460c      	mov	r4, r1
 8011dec:	b1db      	cbz	r3, 8011e26 <_fflush_r+0x42>
 8011dee:	b118      	cbz	r0, 8011df8 <_fflush_r+0x14>
 8011df0:	6983      	ldr	r3, [r0, #24]
 8011df2:	b90b      	cbnz	r3, 8011df8 <_fflush_r+0x14>
 8011df4:	f000 f860 	bl	8011eb8 <__sinit>
 8011df8:	4b0c      	ldr	r3, [pc, #48]	; (8011e2c <_fflush_r+0x48>)
 8011dfa:	429c      	cmp	r4, r3
 8011dfc:	d109      	bne.n	8011e12 <_fflush_r+0x2e>
 8011dfe:	686c      	ldr	r4, [r5, #4]
 8011e00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011e04:	b17b      	cbz	r3, 8011e26 <_fflush_r+0x42>
 8011e06:	4621      	mov	r1, r4
 8011e08:	4628      	mov	r0, r5
 8011e0a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011e0e:	f7ff bf63 	b.w	8011cd8 <__sflush_r>
 8011e12:	4b07      	ldr	r3, [pc, #28]	; (8011e30 <_fflush_r+0x4c>)
 8011e14:	429c      	cmp	r4, r3
 8011e16:	d101      	bne.n	8011e1c <_fflush_r+0x38>
 8011e18:	68ac      	ldr	r4, [r5, #8]
 8011e1a:	e7f1      	b.n	8011e00 <_fflush_r+0x1c>
 8011e1c:	4b05      	ldr	r3, [pc, #20]	; (8011e34 <_fflush_r+0x50>)
 8011e1e:	429c      	cmp	r4, r3
 8011e20:	bf08      	it	eq
 8011e22:	68ec      	ldreq	r4, [r5, #12]
 8011e24:	e7ec      	b.n	8011e00 <_fflush_r+0x1c>
 8011e26:	2000      	movs	r0, #0
 8011e28:	bd38      	pop	{r3, r4, r5, pc}
 8011e2a:	bf00      	nop
 8011e2c:	08013044 	.word	0x08013044
 8011e30:	08013064 	.word	0x08013064
 8011e34:	08013024 	.word	0x08013024

08011e38 <std>:
 8011e38:	2300      	movs	r3, #0
 8011e3a:	b510      	push	{r4, lr}
 8011e3c:	4604      	mov	r4, r0
 8011e3e:	e9c0 3300 	strd	r3, r3, [r0]
 8011e42:	6083      	str	r3, [r0, #8]
 8011e44:	8181      	strh	r1, [r0, #12]
 8011e46:	6643      	str	r3, [r0, #100]	; 0x64
 8011e48:	81c2      	strh	r2, [r0, #14]
 8011e4a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011e4e:	6183      	str	r3, [r0, #24]
 8011e50:	4619      	mov	r1, r3
 8011e52:	2208      	movs	r2, #8
 8011e54:	305c      	adds	r0, #92	; 0x5c
 8011e56:	f7ff facf 	bl	80113f8 <memset>
 8011e5a:	4b05      	ldr	r3, [pc, #20]	; (8011e70 <std+0x38>)
 8011e5c:	6263      	str	r3, [r4, #36]	; 0x24
 8011e5e:	4b05      	ldr	r3, [pc, #20]	; (8011e74 <std+0x3c>)
 8011e60:	62a3      	str	r3, [r4, #40]	; 0x28
 8011e62:	4b05      	ldr	r3, [pc, #20]	; (8011e78 <std+0x40>)
 8011e64:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011e66:	4b05      	ldr	r3, [pc, #20]	; (8011e7c <std+0x44>)
 8011e68:	6224      	str	r4, [r4, #32]
 8011e6a:	6323      	str	r3, [r4, #48]	; 0x30
 8011e6c:	bd10      	pop	{r4, pc}
 8011e6e:	bf00      	nop
 8011e70:	08012459 	.word	0x08012459
 8011e74:	0801247b 	.word	0x0801247b
 8011e78:	080124b3 	.word	0x080124b3
 8011e7c:	080124d7 	.word	0x080124d7

08011e80 <_cleanup_r>:
 8011e80:	4901      	ldr	r1, [pc, #4]	; (8011e88 <_cleanup_r+0x8>)
 8011e82:	f000 b885 	b.w	8011f90 <_fwalk_reent>
 8011e86:	bf00      	nop
 8011e88:	08011de5 	.word	0x08011de5

08011e8c <__sfmoreglue>:
 8011e8c:	b570      	push	{r4, r5, r6, lr}
 8011e8e:	1e4a      	subs	r2, r1, #1
 8011e90:	2568      	movs	r5, #104	; 0x68
 8011e92:	4355      	muls	r5, r2
 8011e94:	460e      	mov	r6, r1
 8011e96:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8011e9a:	f7ff fb03 	bl	80114a4 <_malloc_r>
 8011e9e:	4604      	mov	r4, r0
 8011ea0:	b140      	cbz	r0, 8011eb4 <__sfmoreglue+0x28>
 8011ea2:	2100      	movs	r1, #0
 8011ea4:	e9c0 1600 	strd	r1, r6, [r0]
 8011ea8:	300c      	adds	r0, #12
 8011eaa:	60a0      	str	r0, [r4, #8]
 8011eac:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8011eb0:	f7ff faa2 	bl	80113f8 <memset>
 8011eb4:	4620      	mov	r0, r4
 8011eb6:	bd70      	pop	{r4, r5, r6, pc}

08011eb8 <__sinit>:
 8011eb8:	6983      	ldr	r3, [r0, #24]
 8011eba:	b510      	push	{r4, lr}
 8011ebc:	4604      	mov	r4, r0
 8011ebe:	bb33      	cbnz	r3, 8011f0e <__sinit+0x56>
 8011ec0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8011ec4:	6503      	str	r3, [r0, #80]	; 0x50
 8011ec6:	4b12      	ldr	r3, [pc, #72]	; (8011f10 <__sinit+0x58>)
 8011ec8:	4a12      	ldr	r2, [pc, #72]	; (8011f14 <__sinit+0x5c>)
 8011eca:	681b      	ldr	r3, [r3, #0]
 8011ecc:	6282      	str	r2, [r0, #40]	; 0x28
 8011ece:	4298      	cmp	r0, r3
 8011ed0:	bf04      	itt	eq
 8011ed2:	2301      	moveq	r3, #1
 8011ed4:	6183      	streq	r3, [r0, #24]
 8011ed6:	f000 f81f 	bl	8011f18 <__sfp>
 8011eda:	6060      	str	r0, [r4, #4]
 8011edc:	4620      	mov	r0, r4
 8011ede:	f000 f81b 	bl	8011f18 <__sfp>
 8011ee2:	60a0      	str	r0, [r4, #8]
 8011ee4:	4620      	mov	r0, r4
 8011ee6:	f000 f817 	bl	8011f18 <__sfp>
 8011eea:	2200      	movs	r2, #0
 8011eec:	60e0      	str	r0, [r4, #12]
 8011eee:	2104      	movs	r1, #4
 8011ef0:	6860      	ldr	r0, [r4, #4]
 8011ef2:	f7ff ffa1 	bl	8011e38 <std>
 8011ef6:	2201      	movs	r2, #1
 8011ef8:	2109      	movs	r1, #9
 8011efa:	68a0      	ldr	r0, [r4, #8]
 8011efc:	f7ff ff9c 	bl	8011e38 <std>
 8011f00:	2202      	movs	r2, #2
 8011f02:	2112      	movs	r1, #18
 8011f04:	68e0      	ldr	r0, [r4, #12]
 8011f06:	f7ff ff97 	bl	8011e38 <std>
 8011f0a:	2301      	movs	r3, #1
 8011f0c:	61a3      	str	r3, [r4, #24]
 8011f0e:	bd10      	pop	{r4, pc}
 8011f10:	08012fec 	.word	0x08012fec
 8011f14:	08011e81 	.word	0x08011e81

08011f18 <__sfp>:
 8011f18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011f1a:	4b1b      	ldr	r3, [pc, #108]	; (8011f88 <__sfp+0x70>)
 8011f1c:	681e      	ldr	r6, [r3, #0]
 8011f1e:	69b3      	ldr	r3, [r6, #24]
 8011f20:	4607      	mov	r7, r0
 8011f22:	b913      	cbnz	r3, 8011f2a <__sfp+0x12>
 8011f24:	4630      	mov	r0, r6
 8011f26:	f7ff ffc7 	bl	8011eb8 <__sinit>
 8011f2a:	3648      	adds	r6, #72	; 0x48
 8011f2c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8011f30:	3b01      	subs	r3, #1
 8011f32:	d503      	bpl.n	8011f3c <__sfp+0x24>
 8011f34:	6833      	ldr	r3, [r6, #0]
 8011f36:	b133      	cbz	r3, 8011f46 <__sfp+0x2e>
 8011f38:	6836      	ldr	r6, [r6, #0]
 8011f3a:	e7f7      	b.n	8011f2c <__sfp+0x14>
 8011f3c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8011f40:	b16d      	cbz	r5, 8011f5e <__sfp+0x46>
 8011f42:	3468      	adds	r4, #104	; 0x68
 8011f44:	e7f4      	b.n	8011f30 <__sfp+0x18>
 8011f46:	2104      	movs	r1, #4
 8011f48:	4638      	mov	r0, r7
 8011f4a:	f7ff ff9f 	bl	8011e8c <__sfmoreglue>
 8011f4e:	6030      	str	r0, [r6, #0]
 8011f50:	2800      	cmp	r0, #0
 8011f52:	d1f1      	bne.n	8011f38 <__sfp+0x20>
 8011f54:	230c      	movs	r3, #12
 8011f56:	603b      	str	r3, [r7, #0]
 8011f58:	4604      	mov	r4, r0
 8011f5a:	4620      	mov	r0, r4
 8011f5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011f5e:	4b0b      	ldr	r3, [pc, #44]	; (8011f8c <__sfp+0x74>)
 8011f60:	6665      	str	r5, [r4, #100]	; 0x64
 8011f62:	e9c4 5500 	strd	r5, r5, [r4]
 8011f66:	60a5      	str	r5, [r4, #8]
 8011f68:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8011f6c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8011f70:	2208      	movs	r2, #8
 8011f72:	4629      	mov	r1, r5
 8011f74:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8011f78:	f7ff fa3e 	bl	80113f8 <memset>
 8011f7c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8011f80:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8011f84:	e7e9      	b.n	8011f5a <__sfp+0x42>
 8011f86:	bf00      	nop
 8011f88:	08012fec 	.word	0x08012fec
 8011f8c:	ffff0001 	.word	0xffff0001

08011f90 <_fwalk_reent>:
 8011f90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011f94:	4680      	mov	r8, r0
 8011f96:	4689      	mov	r9, r1
 8011f98:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8011f9c:	2600      	movs	r6, #0
 8011f9e:	b914      	cbnz	r4, 8011fa6 <_fwalk_reent+0x16>
 8011fa0:	4630      	mov	r0, r6
 8011fa2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011fa6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8011faa:	3f01      	subs	r7, #1
 8011fac:	d501      	bpl.n	8011fb2 <_fwalk_reent+0x22>
 8011fae:	6824      	ldr	r4, [r4, #0]
 8011fb0:	e7f5      	b.n	8011f9e <_fwalk_reent+0xe>
 8011fb2:	89ab      	ldrh	r3, [r5, #12]
 8011fb4:	2b01      	cmp	r3, #1
 8011fb6:	d907      	bls.n	8011fc8 <_fwalk_reent+0x38>
 8011fb8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011fbc:	3301      	adds	r3, #1
 8011fbe:	d003      	beq.n	8011fc8 <_fwalk_reent+0x38>
 8011fc0:	4629      	mov	r1, r5
 8011fc2:	4640      	mov	r0, r8
 8011fc4:	47c8      	blx	r9
 8011fc6:	4306      	orrs	r6, r0
 8011fc8:	3568      	adds	r5, #104	; 0x68
 8011fca:	e7ee      	b.n	8011faa <_fwalk_reent+0x1a>

08011fcc <__swhatbuf_r>:
 8011fcc:	b570      	push	{r4, r5, r6, lr}
 8011fce:	460e      	mov	r6, r1
 8011fd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011fd4:	2900      	cmp	r1, #0
 8011fd6:	b096      	sub	sp, #88	; 0x58
 8011fd8:	4614      	mov	r4, r2
 8011fda:	461d      	mov	r5, r3
 8011fdc:	da07      	bge.n	8011fee <__swhatbuf_r+0x22>
 8011fde:	2300      	movs	r3, #0
 8011fe0:	602b      	str	r3, [r5, #0]
 8011fe2:	89b3      	ldrh	r3, [r6, #12]
 8011fe4:	061a      	lsls	r2, r3, #24
 8011fe6:	d410      	bmi.n	801200a <__swhatbuf_r+0x3e>
 8011fe8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011fec:	e00e      	b.n	801200c <__swhatbuf_r+0x40>
 8011fee:	466a      	mov	r2, sp
 8011ff0:	f000 fa98 	bl	8012524 <_fstat_r>
 8011ff4:	2800      	cmp	r0, #0
 8011ff6:	dbf2      	blt.n	8011fde <__swhatbuf_r+0x12>
 8011ff8:	9a01      	ldr	r2, [sp, #4]
 8011ffa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8011ffe:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8012002:	425a      	negs	r2, r3
 8012004:	415a      	adcs	r2, r3
 8012006:	602a      	str	r2, [r5, #0]
 8012008:	e7ee      	b.n	8011fe8 <__swhatbuf_r+0x1c>
 801200a:	2340      	movs	r3, #64	; 0x40
 801200c:	2000      	movs	r0, #0
 801200e:	6023      	str	r3, [r4, #0]
 8012010:	b016      	add	sp, #88	; 0x58
 8012012:	bd70      	pop	{r4, r5, r6, pc}

08012014 <__smakebuf_r>:
 8012014:	898b      	ldrh	r3, [r1, #12]
 8012016:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012018:	079d      	lsls	r5, r3, #30
 801201a:	4606      	mov	r6, r0
 801201c:	460c      	mov	r4, r1
 801201e:	d507      	bpl.n	8012030 <__smakebuf_r+0x1c>
 8012020:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012024:	6023      	str	r3, [r4, #0]
 8012026:	6123      	str	r3, [r4, #16]
 8012028:	2301      	movs	r3, #1
 801202a:	6163      	str	r3, [r4, #20]
 801202c:	b002      	add	sp, #8
 801202e:	bd70      	pop	{r4, r5, r6, pc}
 8012030:	ab01      	add	r3, sp, #4
 8012032:	466a      	mov	r2, sp
 8012034:	f7ff ffca 	bl	8011fcc <__swhatbuf_r>
 8012038:	9900      	ldr	r1, [sp, #0]
 801203a:	4605      	mov	r5, r0
 801203c:	4630      	mov	r0, r6
 801203e:	f7ff fa31 	bl	80114a4 <_malloc_r>
 8012042:	b948      	cbnz	r0, 8012058 <__smakebuf_r+0x44>
 8012044:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012048:	059a      	lsls	r2, r3, #22
 801204a:	d4ef      	bmi.n	801202c <__smakebuf_r+0x18>
 801204c:	f023 0303 	bic.w	r3, r3, #3
 8012050:	f043 0302 	orr.w	r3, r3, #2
 8012054:	81a3      	strh	r3, [r4, #12]
 8012056:	e7e3      	b.n	8012020 <__smakebuf_r+0xc>
 8012058:	4b0d      	ldr	r3, [pc, #52]	; (8012090 <__smakebuf_r+0x7c>)
 801205a:	62b3      	str	r3, [r6, #40]	; 0x28
 801205c:	89a3      	ldrh	r3, [r4, #12]
 801205e:	6020      	str	r0, [r4, #0]
 8012060:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012064:	81a3      	strh	r3, [r4, #12]
 8012066:	9b00      	ldr	r3, [sp, #0]
 8012068:	6163      	str	r3, [r4, #20]
 801206a:	9b01      	ldr	r3, [sp, #4]
 801206c:	6120      	str	r0, [r4, #16]
 801206e:	b15b      	cbz	r3, 8012088 <__smakebuf_r+0x74>
 8012070:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012074:	4630      	mov	r0, r6
 8012076:	f000 fa67 	bl	8012548 <_isatty_r>
 801207a:	b128      	cbz	r0, 8012088 <__smakebuf_r+0x74>
 801207c:	89a3      	ldrh	r3, [r4, #12]
 801207e:	f023 0303 	bic.w	r3, r3, #3
 8012082:	f043 0301 	orr.w	r3, r3, #1
 8012086:	81a3      	strh	r3, [r4, #12]
 8012088:	89a3      	ldrh	r3, [r4, #12]
 801208a:	431d      	orrs	r5, r3
 801208c:	81a5      	strh	r5, [r4, #12]
 801208e:	e7cd      	b.n	801202c <__smakebuf_r+0x18>
 8012090:	08011e81 	.word	0x08011e81

08012094 <memcpy>:
 8012094:	b510      	push	{r4, lr}
 8012096:	1e43      	subs	r3, r0, #1
 8012098:	440a      	add	r2, r1
 801209a:	4291      	cmp	r1, r2
 801209c:	d100      	bne.n	80120a0 <memcpy+0xc>
 801209e:	bd10      	pop	{r4, pc}
 80120a0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80120a4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80120a8:	e7f7      	b.n	801209a <memcpy+0x6>

080120aa <memmove>:
 80120aa:	4288      	cmp	r0, r1
 80120ac:	b510      	push	{r4, lr}
 80120ae:	eb01 0302 	add.w	r3, r1, r2
 80120b2:	d807      	bhi.n	80120c4 <memmove+0x1a>
 80120b4:	1e42      	subs	r2, r0, #1
 80120b6:	4299      	cmp	r1, r3
 80120b8:	d00a      	beq.n	80120d0 <memmove+0x26>
 80120ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80120be:	f802 4f01 	strb.w	r4, [r2, #1]!
 80120c2:	e7f8      	b.n	80120b6 <memmove+0xc>
 80120c4:	4283      	cmp	r3, r0
 80120c6:	d9f5      	bls.n	80120b4 <memmove+0xa>
 80120c8:	1881      	adds	r1, r0, r2
 80120ca:	1ad2      	subs	r2, r2, r3
 80120cc:	42d3      	cmn	r3, r2
 80120ce:	d100      	bne.n	80120d2 <memmove+0x28>
 80120d0:	bd10      	pop	{r4, pc}
 80120d2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80120d6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80120da:	e7f7      	b.n	80120cc <memmove+0x22>

080120dc <__malloc_lock>:
 80120dc:	4770      	bx	lr

080120de <__malloc_unlock>:
 80120de:	4770      	bx	lr

080120e0 <_realloc_r>:
 80120e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80120e2:	4607      	mov	r7, r0
 80120e4:	4614      	mov	r4, r2
 80120e6:	460e      	mov	r6, r1
 80120e8:	b921      	cbnz	r1, 80120f4 <_realloc_r+0x14>
 80120ea:	4611      	mov	r1, r2
 80120ec:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80120f0:	f7ff b9d8 	b.w	80114a4 <_malloc_r>
 80120f4:	b922      	cbnz	r2, 8012100 <_realloc_r+0x20>
 80120f6:	f7ff f987 	bl	8011408 <_free_r>
 80120fa:	4625      	mov	r5, r4
 80120fc:	4628      	mov	r0, r5
 80120fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012100:	f000 fa44 	bl	801258c <_malloc_usable_size_r>
 8012104:	42a0      	cmp	r0, r4
 8012106:	d20f      	bcs.n	8012128 <_realloc_r+0x48>
 8012108:	4621      	mov	r1, r4
 801210a:	4638      	mov	r0, r7
 801210c:	f7ff f9ca 	bl	80114a4 <_malloc_r>
 8012110:	4605      	mov	r5, r0
 8012112:	2800      	cmp	r0, #0
 8012114:	d0f2      	beq.n	80120fc <_realloc_r+0x1c>
 8012116:	4631      	mov	r1, r6
 8012118:	4622      	mov	r2, r4
 801211a:	f7ff ffbb 	bl	8012094 <memcpy>
 801211e:	4631      	mov	r1, r6
 8012120:	4638      	mov	r0, r7
 8012122:	f7ff f971 	bl	8011408 <_free_r>
 8012126:	e7e9      	b.n	80120fc <_realloc_r+0x1c>
 8012128:	4635      	mov	r5, r6
 801212a:	e7e7      	b.n	80120fc <_realloc_r+0x1c>

0801212c <__ssputs_r>:
 801212c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012130:	688e      	ldr	r6, [r1, #8]
 8012132:	429e      	cmp	r6, r3
 8012134:	4682      	mov	sl, r0
 8012136:	460c      	mov	r4, r1
 8012138:	4690      	mov	r8, r2
 801213a:	4699      	mov	r9, r3
 801213c:	d837      	bhi.n	80121ae <__ssputs_r+0x82>
 801213e:	898a      	ldrh	r2, [r1, #12]
 8012140:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8012144:	d031      	beq.n	80121aa <__ssputs_r+0x7e>
 8012146:	6825      	ldr	r5, [r4, #0]
 8012148:	6909      	ldr	r1, [r1, #16]
 801214a:	1a6f      	subs	r7, r5, r1
 801214c:	6965      	ldr	r5, [r4, #20]
 801214e:	2302      	movs	r3, #2
 8012150:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012154:	fb95 f5f3 	sdiv	r5, r5, r3
 8012158:	f109 0301 	add.w	r3, r9, #1
 801215c:	443b      	add	r3, r7
 801215e:	429d      	cmp	r5, r3
 8012160:	bf38      	it	cc
 8012162:	461d      	movcc	r5, r3
 8012164:	0553      	lsls	r3, r2, #21
 8012166:	d530      	bpl.n	80121ca <__ssputs_r+0x9e>
 8012168:	4629      	mov	r1, r5
 801216a:	f7ff f99b 	bl	80114a4 <_malloc_r>
 801216e:	4606      	mov	r6, r0
 8012170:	b950      	cbnz	r0, 8012188 <__ssputs_r+0x5c>
 8012172:	230c      	movs	r3, #12
 8012174:	f8ca 3000 	str.w	r3, [sl]
 8012178:	89a3      	ldrh	r3, [r4, #12]
 801217a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801217e:	81a3      	strh	r3, [r4, #12]
 8012180:	f04f 30ff 	mov.w	r0, #4294967295
 8012184:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012188:	463a      	mov	r2, r7
 801218a:	6921      	ldr	r1, [r4, #16]
 801218c:	f7ff ff82 	bl	8012094 <memcpy>
 8012190:	89a3      	ldrh	r3, [r4, #12]
 8012192:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8012196:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801219a:	81a3      	strh	r3, [r4, #12]
 801219c:	6126      	str	r6, [r4, #16]
 801219e:	6165      	str	r5, [r4, #20]
 80121a0:	443e      	add	r6, r7
 80121a2:	1bed      	subs	r5, r5, r7
 80121a4:	6026      	str	r6, [r4, #0]
 80121a6:	60a5      	str	r5, [r4, #8]
 80121a8:	464e      	mov	r6, r9
 80121aa:	454e      	cmp	r6, r9
 80121ac:	d900      	bls.n	80121b0 <__ssputs_r+0x84>
 80121ae:	464e      	mov	r6, r9
 80121b0:	4632      	mov	r2, r6
 80121b2:	4641      	mov	r1, r8
 80121b4:	6820      	ldr	r0, [r4, #0]
 80121b6:	f7ff ff78 	bl	80120aa <memmove>
 80121ba:	68a3      	ldr	r3, [r4, #8]
 80121bc:	1b9b      	subs	r3, r3, r6
 80121be:	60a3      	str	r3, [r4, #8]
 80121c0:	6823      	ldr	r3, [r4, #0]
 80121c2:	441e      	add	r6, r3
 80121c4:	6026      	str	r6, [r4, #0]
 80121c6:	2000      	movs	r0, #0
 80121c8:	e7dc      	b.n	8012184 <__ssputs_r+0x58>
 80121ca:	462a      	mov	r2, r5
 80121cc:	f7ff ff88 	bl	80120e0 <_realloc_r>
 80121d0:	4606      	mov	r6, r0
 80121d2:	2800      	cmp	r0, #0
 80121d4:	d1e2      	bne.n	801219c <__ssputs_r+0x70>
 80121d6:	6921      	ldr	r1, [r4, #16]
 80121d8:	4650      	mov	r0, sl
 80121da:	f7ff f915 	bl	8011408 <_free_r>
 80121de:	e7c8      	b.n	8012172 <__ssputs_r+0x46>

080121e0 <_svfiprintf_r>:
 80121e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80121e4:	461d      	mov	r5, r3
 80121e6:	898b      	ldrh	r3, [r1, #12]
 80121e8:	061f      	lsls	r7, r3, #24
 80121ea:	b09d      	sub	sp, #116	; 0x74
 80121ec:	4680      	mov	r8, r0
 80121ee:	460c      	mov	r4, r1
 80121f0:	4616      	mov	r6, r2
 80121f2:	d50f      	bpl.n	8012214 <_svfiprintf_r+0x34>
 80121f4:	690b      	ldr	r3, [r1, #16]
 80121f6:	b96b      	cbnz	r3, 8012214 <_svfiprintf_r+0x34>
 80121f8:	2140      	movs	r1, #64	; 0x40
 80121fa:	f7ff f953 	bl	80114a4 <_malloc_r>
 80121fe:	6020      	str	r0, [r4, #0]
 8012200:	6120      	str	r0, [r4, #16]
 8012202:	b928      	cbnz	r0, 8012210 <_svfiprintf_r+0x30>
 8012204:	230c      	movs	r3, #12
 8012206:	f8c8 3000 	str.w	r3, [r8]
 801220a:	f04f 30ff 	mov.w	r0, #4294967295
 801220e:	e0c8      	b.n	80123a2 <_svfiprintf_r+0x1c2>
 8012210:	2340      	movs	r3, #64	; 0x40
 8012212:	6163      	str	r3, [r4, #20]
 8012214:	2300      	movs	r3, #0
 8012216:	9309      	str	r3, [sp, #36]	; 0x24
 8012218:	2320      	movs	r3, #32
 801221a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801221e:	2330      	movs	r3, #48	; 0x30
 8012220:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012224:	9503      	str	r5, [sp, #12]
 8012226:	f04f 0b01 	mov.w	fp, #1
 801222a:	4637      	mov	r7, r6
 801222c:	463d      	mov	r5, r7
 801222e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8012232:	b10b      	cbz	r3, 8012238 <_svfiprintf_r+0x58>
 8012234:	2b25      	cmp	r3, #37	; 0x25
 8012236:	d13e      	bne.n	80122b6 <_svfiprintf_r+0xd6>
 8012238:	ebb7 0a06 	subs.w	sl, r7, r6
 801223c:	d00b      	beq.n	8012256 <_svfiprintf_r+0x76>
 801223e:	4653      	mov	r3, sl
 8012240:	4632      	mov	r2, r6
 8012242:	4621      	mov	r1, r4
 8012244:	4640      	mov	r0, r8
 8012246:	f7ff ff71 	bl	801212c <__ssputs_r>
 801224a:	3001      	adds	r0, #1
 801224c:	f000 80a4 	beq.w	8012398 <_svfiprintf_r+0x1b8>
 8012250:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012252:	4453      	add	r3, sl
 8012254:	9309      	str	r3, [sp, #36]	; 0x24
 8012256:	783b      	ldrb	r3, [r7, #0]
 8012258:	2b00      	cmp	r3, #0
 801225a:	f000 809d 	beq.w	8012398 <_svfiprintf_r+0x1b8>
 801225e:	2300      	movs	r3, #0
 8012260:	f04f 32ff 	mov.w	r2, #4294967295
 8012264:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012268:	9304      	str	r3, [sp, #16]
 801226a:	9307      	str	r3, [sp, #28]
 801226c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012270:	931a      	str	r3, [sp, #104]	; 0x68
 8012272:	462f      	mov	r7, r5
 8012274:	2205      	movs	r2, #5
 8012276:	f817 1b01 	ldrb.w	r1, [r7], #1
 801227a:	4850      	ldr	r0, [pc, #320]	; (80123bc <_svfiprintf_r+0x1dc>)
 801227c:	f7ed ffb0 	bl	80001e0 <memchr>
 8012280:	9b04      	ldr	r3, [sp, #16]
 8012282:	b9d0      	cbnz	r0, 80122ba <_svfiprintf_r+0xda>
 8012284:	06d9      	lsls	r1, r3, #27
 8012286:	bf44      	itt	mi
 8012288:	2220      	movmi	r2, #32
 801228a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801228e:	071a      	lsls	r2, r3, #28
 8012290:	bf44      	itt	mi
 8012292:	222b      	movmi	r2, #43	; 0x2b
 8012294:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8012298:	782a      	ldrb	r2, [r5, #0]
 801229a:	2a2a      	cmp	r2, #42	; 0x2a
 801229c:	d015      	beq.n	80122ca <_svfiprintf_r+0xea>
 801229e:	9a07      	ldr	r2, [sp, #28]
 80122a0:	462f      	mov	r7, r5
 80122a2:	2000      	movs	r0, #0
 80122a4:	250a      	movs	r5, #10
 80122a6:	4639      	mov	r1, r7
 80122a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80122ac:	3b30      	subs	r3, #48	; 0x30
 80122ae:	2b09      	cmp	r3, #9
 80122b0:	d94d      	bls.n	801234e <_svfiprintf_r+0x16e>
 80122b2:	b1b8      	cbz	r0, 80122e4 <_svfiprintf_r+0x104>
 80122b4:	e00f      	b.n	80122d6 <_svfiprintf_r+0xf6>
 80122b6:	462f      	mov	r7, r5
 80122b8:	e7b8      	b.n	801222c <_svfiprintf_r+0x4c>
 80122ba:	4a40      	ldr	r2, [pc, #256]	; (80123bc <_svfiprintf_r+0x1dc>)
 80122bc:	1a80      	subs	r0, r0, r2
 80122be:	fa0b f000 	lsl.w	r0, fp, r0
 80122c2:	4318      	orrs	r0, r3
 80122c4:	9004      	str	r0, [sp, #16]
 80122c6:	463d      	mov	r5, r7
 80122c8:	e7d3      	b.n	8012272 <_svfiprintf_r+0x92>
 80122ca:	9a03      	ldr	r2, [sp, #12]
 80122cc:	1d11      	adds	r1, r2, #4
 80122ce:	6812      	ldr	r2, [r2, #0]
 80122d0:	9103      	str	r1, [sp, #12]
 80122d2:	2a00      	cmp	r2, #0
 80122d4:	db01      	blt.n	80122da <_svfiprintf_r+0xfa>
 80122d6:	9207      	str	r2, [sp, #28]
 80122d8:	e004      	b.n	80122e4 <_svfiprintf_r+0x104>
 80122da:	4252      	negs	r2, r2
 80122dc:	f043 0302 	orr.w	r3, r3, #2
 80122e0:	9207      	str	r2, [sp, #28]
 80122e2:	9304      	str	r3, [sp, #16]
 80122e4:	783b      	ldrb	r3, [r7, #0]
 80122e6:	2b2e      	cmp	r3, #46	; 0x2e
 80122e8:	d10c      	bne.n	8012304 <_svfiprintf_r+0x124>
 80122ea:	787b      	ldrb	r3, [r7, #1]
 80122ec:	2b2a      	cmp	r3, #42	; 0x2a
 80122ee:	d133      	bne.n	8012358 <_svfiprintf_r+0x178>
 80122f0:	9b03      	ldr	r3, [sp, #12]
 80122f2:	1d1a      	adds	r2, r3, #4
 80122f4:	681b      	ldr	r3, [r3, #0]
 80122f6:	9203      	str	r2, [sp, #12]
 80122f8:	2b00      	cmp	r3, #0
 80122fa:	bfb8      	it	lt
 80122fc:	f04f 33ff 	movlt.w	r3, #4294967295
 8012300:	3702      	adds	r7, #2
 8012302:	9305      	str	r3, [sp, #20]
 8012304:	4d2e      	ldr	r5, [pc, #184]	; (80123c0 <_svfiprintf_r+0x1e0>)
 8012306:	7839      	ldrb	r1, [r7, #0]
 8012308:	2203      	movs	r2, #3
 801230a:	4628      	mov	r0, r5
 801230c:	f7ed ff68 	bl	80001e0 <memchr>
 8012310:	b138      	cbz	r0, 8012322 <_svfiprintf_r+0x142>
 8012312:	2340      	movs	r3, #64	; 0x40
 8012314:	1b40      	subs	r0, r0, r5
 8012316:	fa03 f000 	lsl.w	r0, r3, r0
 801231a:	9b04      	ldr	r3, [sp, #16]
 801231c:	4303      	orrs	r3, r0
 801231e:	3701      	adds	r7, #1
 8012320:	9304      	str	r3, [sp, #16]
 8012322:	7839      	ldrb	r1, [r7, #0]
 8012324:	4827      	ldr	r0, [pc, #156]	; (80123c4 <_svfiprintf_r+0x1e4>)
 8012326:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801232a:	2206      	movs	r2, #6
 801232c:	1c7e      	adds	r6, r7, #1
 801232e:	f7ed ff57 	bl	80001e0 <memchr>
 8012332:	2800      	cmp	r0, #0
 8012334:	d038      	beq.n	80123a8 <_svfiprintf_r+0x1c8>
 8012336:	4b24      	ldr	r3, [pc, #144]	; (80123c8 <_svfiprintf_r+0x1e8>)
 8012338:	bb13      	cbnz	r3, 8012380 <_svfiprintf_r+0x1a0>
 801233a:	9b03      	ldr	r3, [sp, #12]
 801233c:	3307      	adds	r3, #7
 801233e:	f023 0307 	bic.w	r3, r3, #7
 8012342:	3308      	adds	r3, #8
 8012344:	9303      	str	r3, [sp, #12]
 8012346:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012348:	444b      	add	r3, r9
 801234a:	9309      	str	r3, [sp, #36]	; 0x24
 801234c:	e76d      	b.n	801222a <_svfiprintf_r+0x4a>
 801234e:	fb05 3202 	mla	r2, r5, r2, r3
 8012352:	2001      	movs	r0, #1
 8012354:	460f      	mov	r7, r1
 8012356:	e7a6      	b.n	80122a6 <_svfiprintf_r+0xc6>
 8012358:	2300      	movs	r3, #0
 801235a:	3701      	adds	r7, #1
 801235c:	9305      	str	r3, [sp, #20]
 801235e:	4619      	mov	r1, r3
 8012360:	250a      	movs	r5, #10
 8012362:	4638      	mov	r0, r7
 8012364:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012368:	3a30      	subs	r2, #48	; 0x30
 801236a:	2a09      	cmp	r2, #9
 801236c:	d903      	bls.n	8012376 <_svfiprintf_r+0x196>
 801236e:	2b00      	cmp	r3, #0
 8012370:	d0c8      	beq.n	8012304 <_svfiprintf_r+0x124>
 8012372:	9105      	str	r1, [sp, #20]
 8012374:	e7c6      	b.n	8012304 <_svfiprintf_r+0x124>
 8012376:	fb05 2101 	mla	r1, r5, r1, r2
 801237a:	2301      	movs	r3, #1
 801237c:	4607      	mov	r7, r0
 801237e:	e7f0      	b.n	8012362 <_svfiprintf_r+0x182>
 8012380:	ab03      	add	r3, sp, #12
 8012382:	9300      	str	r3, [sp, #0]
 8012384:	4622      	mov	r2, r4
 8012386:	4b11      	ldr	r3, [pc, #68]	; (80123cc <_svfiprintf_r+0x1ec>)
 8012388:	a904      	add	r1, sp, #16
 801238a:	4640      	mov	r0, r8
 801238c:	f3af 8000 	nop.w
 8012390:	f1b0 3fff 	cmp.w	r0, #4294967295
 8012394:	4681      	mov	r9, r0
 8012396:	d1d6      	bne.n	8012346 <_svfiprintf_r+0x166>
 8012398:	89a3      	ldrh	r3, [r4, #12]
 801239a:	065b      	lsls	r3, r3, #25
 801239c:	f53f af35 	bmi.w	801220a <_svfiprintf_r+0x2a>
 80123a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80123a2:	b01d      	add	sp, #116	; 0x74
 80123a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80123a8:	ab03      	add	r3, sp, #12
 80123aa:	9300      	str	r3, [sp, #0]
 80123ac:	4622      	mov	r2, r4
 80123ae:	4b07      	ldr	r3, [pc, #28]	; (80123cc <_svfiprintf_r+0x1ec>)
 80123b0:	a904      	add	r1, sp, #16
 80123b2:	4640      	mov	r0, r8
 80123b4:	f7ff fa86 	bl	80118c4 <_printf_i>
 80123b8:	e7ea      	b.n	8012390 <_svfiprintf_r+0x1b0>
 80123ba:	bf00      	nop
 80123bc:	08012ff0 	.word	0x08012ff0
 80123c0:	08012ff6 	.word	0x08012ff6
 80123c4:	08012ffa 	.word	0x08012ffa
 80123c8:	00000000 	.word	0x00000000
 80123cc:	0801212d 	.word	0x0801212d

080123d0 <_raise_r>:
 80123d0:	291f      	cmp	r1, #31
 80123d2:	b538      	push	{r3, r4, r5, lr}
 80123d4:	4604      	mov	r4, r0
 80123d6:	460d      	mov	r5, r1
 80123d8:	d904      	bls.n	80123e4 <_raise_r+0x14>
 80123da:	2316      	movs	r3, #22
 80123dc:	6003      	str	r3, [r0, #0]
 80123de:	f04f 30ff 	mov.w	r0, #4294967295
 80123e2:	bd38      	pop	{r3, r4, r5, pc}
 80123e4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80123e6:	b112      	cbz	r2, 80123ee <_raise_r+0x1e>
 80123e8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80123ec:	b94b      	cbnz	r3, 8012402 <_raise_r+0x32>
 80123ee:	4620      	mov	r0, r4
 80123f0:	f000 f830 	bl	8012454 <_getpid_r>
 80123f4:	462a      	mov	r2, r5
 80123f6:	4601      	mov	r1, r0
 80123f8:	4620      	mov	r0, r4
 80123fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80123fe:	f000 b817 	b.w	8012430 <_kill_r>
 8012402:	2b01      	cmp	r3, #1
 8012404:	d00a      	beq.n	801241c <_raise_r+0x4c>
 8012406:	1c59      	adds	r1, r3, #1
 8012408:	d103      	bne.n	8012412 <_raise_r+0x42>
 801240a:	2316      	movs	r3, #22
 801240c:	6003      	str	r3, [r0, #0]
 801240e:	2001      	movs	r0, #1
 8012410:	e7e7      	b.n	80123e2 <_raise_r+0x12>
 8012412:	2400      	movs	r4, #0
 8012414:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8012418:	4628      	mov	r0, r5
 801241a:	4798      	blx	r3
 801241c:	2000      	movs	r0, #0
 801241e:	e7e0      	b.n	80123e2 <_raise_r+0x12>

08012420 <raise>:
 8012420:	4b02      	ldr	r3, [pc, #8]	; (801242c <raise+0xc>)
 8012422:	4601      	mov	r1, r0
 8012424:	6818      	ldr	r0, [r3, #0]
 8012426:	f7ff bfd3 	b.w	80123d0 <_raise_r>
 801242a:	bf00      	nop
 801242c:	200001e8 	.word	0x200001e8

08012430 <_kill_r>:
 8012430:	b538      	push	{r3, r4, r5, lr}
 8012432:	4c07      	ldr	r4, [pc, #28]	; (8012450 <_kill_r+0x20>)
 8012434:	2300      	movs	r3, #0
 8012436:	4605      	mov	r5, r0
 8012438:	4608      	mov	r0, r1
 801243a:	4611      	mov	r1, r2
 801243c:	6023      	str	r3, [r4, #0]
 801243e:	f7f1 fea3 	bl	8004188 <_kill>
 8012442:	1c43      	adds	r3, r0, #1
 8012444:	d102      	bne.n	801244c <_kill_r+0x1c>
 8012446:	6823      	ldr	r3, [r4, #0]
 8012448:	b103      	cbz	r3, 801244c <_kill_r+0x1c>
 801244a:	602b      	str	r3, [r5, #0]
 801244c:	bd38      	pop	{r3, r4, r5, pc}
 801244e:	bf00      	nop
 8012450:	200023e8 	.word	0x200023e8

08012454 <_getpid_r>:
 8012454:	f7f1 be90 	b.w	8004178 <_getpid>

08012458 <__sread>:
 8012458:	b510      	push	{r4, lr}
 801245a:	460c      	mov	r4, r1
 801245c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012460:	f000 f89c 	bl	801259c <_read_r>
 8012464:	2800      	cmp	r0, #0
 8012466:	bfab      	itete	ge
 8012468:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801246a:	89a3      	ldrhlt	r3, [r4, #12]
 801246c:	181b      	addge	r3, r3, r0
 801246e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8012472:	bfac      	ite	ge
 8012474:	6563      	strge	r3, [r4, #84]	; 0x54
 8012476:	81a3      	strhlt	r3, [r4, #12]
 8012478:	bd10      	pop	{r4, pc}

0801247a <__swrite>:
 801247a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801247e:	461f      	mov	r7, r3
 8012480:	898b      	ldrh	r3, [r1, #12]
 8012482:	05db      	lsls	r3, r3, #23
 8012484:	4605      	mov	r5, r0
 8012486:	460c      	mov	r4, r1
 8012488:	4616      	mov	r6, r2
 801248a:	d505      	bpl.n	8012498 <__swrite+0x1e>
 801248c:	2302      	movs	r3, #2
 801248e:	2200      	movs	r2, #0
 8012490:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012494:	f000 f868 	bl	8012568 <_lseek_r>
 8012498:	89a3      	ldrh	r3, [r4, #12]
 801249a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801249e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80124a2:	81a3      	strh	r3, [r4, #12]
 80124a4:	4632      	mov	r2, r6
 80124a6:	463b      	mov	r3, r7
 80124a8:	4628      	mov	r0, r5
 80124aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80124ae:	f000 b817 	b.w	80124e0 <_write_r>

080124b2 <__sseek>:
 80124b2:	b510      	push	{r4, lr}
 80124b4:	460c      	mov	r4, r1
 80124b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80124ba:	f000 f855 	bl	8012568 <_lseek_r>
 80124be:	1c43      	adds	r3, r0, #1
 80124c0:	89a3      	ldrh	r3, [r4, #12]
 80124c2:	bf15      	itete	ne
 80124c4:	6560      	strne	r0, [r4, #84]	; 0x54
 80124c6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80124ca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80124ce:	81a3      	strheq	r3, [r4, #12]
 80124d0:	bf18      	it	ne
 80124d2:	81a3      	strhne	r3, [r4, #12]
 80124d4:	bd10      	pop	{r4, pc}

080124d6 <__sclose>:
 80124d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80124da:	f000 b813 	b.w	8012504 <_close_r>
	...

080124e0 <_write_r>:
 80124e0:	b538      	push	{r3, r4, r5, lr}
 80124e2:	4c07      	ldr	r4, [pc, #28]	; (8012500 <_write_r+0x20>)
 80124e4:	4605      	mov	r5, r0
 80124e6:	4608      	mov	r0, r1
 80124e8:	4611      	mov	r1, r2
 80124ea:	2200      	movs	r2, #0
 80124ec:	6022      	str	r2, [r4, #0]
 80124ee:	461a      	mov	r2, r3
 80124f0:	f7f1 fe81 	bl	80041f6 <_write>
 80124f4:	1c43      	adds	r3, r0, #1
 80124f6:	d102      	bne.n	80124fe <_write_r+0x1e>
 80124f8:	6823      	ldr	r3, [r4, #0]
 80124fa:	b103      	cbz	r3, 80124fe <_write_r+0x1e>
 80124fc:	602b      	str	r3, [r5, #0]
 80124fe:	bd38      	pop	{r3, r4, r5, pc}
 8012500:	200023e8 	.word	0x200023e8

08012504 <_close_r>:
 8012504:	b538      	push	{r3, r4, r5, lr}
 8012506:	4c06      	ldr	r4, [pc, #24]	; (8012520 <_close_r+0x1c>)
 8012508:	2300      	movs	r3, #0
 801250a:	4605      	mov	r5, r0
 801250c:	4608      	mov	r0, r1
 801250e:	6023      	str	r3, [r4, #0]
 8012510:	f7f1 fe8d 	bl	800422e <_close>
 8012514:	1c43      	adds	r3, r0, #1
 8012516:	d102      	bne.n	801251e <_close_r+0x1a>
 8012518:	6823      	ldr	r3, [r4, #0]
 801251a:	b103      	cbz	r3, 801251e <_close_r+0x1a>
 801251c:	602b      	str	r3, [r5, #0]
 801251e:	bd38      	pop	{r3, r4, r5, pc}
 8012520:	200023e8 	.word	0x200023e8

08012524 <_fstat_r>:
 8012524:	b538      	push	{r3, r4, r5, lr}
 8012526:	4c07      	ldr	r4, [pc, #28]	; (8012544 <_fstat_r+0x20>)
 8012528:	2300      	movs	r3, #0
 801252a:	4605      	mov	r5, r0
 801252c:	4608      	mov	r0, r1
 801252e:	4611      	mov	r1, r2
 8012530:	6023      	str	r3, [r4, #0]
 8012532:	f7f1 fe88 	bl	8004246 <_fstat>
 8012536:	1c43      	adds	r3, r0, #1
 8012538:	d102      	bne.n	8012540 <_fstat_r+0x1c>
 801253a:	6823      	ldr	r3, [r4, #0]
 801253c:	b103      	cbz	r3, 8012540 <_fstat_r+0x1c>
 801253e:	602b      	str	r3, [r5, #0]
 8012540:	bd38      	pop	{r3, r4, r5, pc}
 8012542:	bf00      	nop
 8012544:	200023e8 	.word	0x200023e8

08012548 <_isatty_r>:
 8012548:	b538      	push	{r3, r4, r5, lr}
 801254a:	4c06      	ldr	r4, [pc, #24]	; (8012564 <_isatty_r+0x1c>)
 801254c:	2300      	movs	r3, #0
 801254e:	4605      	mov	r5, r0
 8012550:	4608      	mov	r0, r1
 8012552:	6023      	str	r3, [r4, #0]
 8012554:	f7f1 fe87 	bl	8004266 <_isatty>
 8012558:	1c43      	adds	r3, r0, #1
 801255a:	d102      	bne.n	8012562 <_isatty_r+0x1a>
 801255c:	6823      	ldr	r3, [r4, #0]
 801255e:	b103      	cbz	r3, 8012562 <_isatty_r+0x1a>
 8012560:	602b      	str	r3, [r5, #0]
 8012562:	bd38      	pop	{r3, r4, r5, pc}
 8012564:	200023e8 	.word	0x200023e8

08012568 <_lseek_r>:
 8012568:	b538      	push	{r3, r4, r5, lr}
 801256a:	4c07      	ldr	r4, [pc, #28]	; (8012588 <_lseek_r+0x20>)
 801256c:	4605      	mov	r5, r0
 801256e:	4608      	mov	r0, r1
 8012570:	4611      	mov	r1, r2
 8012572:	2200      	movs	r2, #0
 8012574:	6022      	str	r2, [r4, #0]
 8012576:	461a      	mov	r2, r3
 8012578:	f7f1 fe80 	bl	800427c <_lseek>
 801257c:	1c43      	adds	r3, r0, #1
 801257e:	d102      	bne.n	8012586 <_lseek_r+0x1e>
 8012580:	6823      	ldr	r3, [r4, #0]
 8012582:	b103      	cbz	r3, 8012586 <_lseek_r+0x1e>
 8012584:	602b      	str	r3, [r5, #0]
 8012586:	bd38      	pop	{r3, r4, r5, pc}
 8012588:	200023e8 	.word	0x200023e8

0801258c <_malloc_usable_size_r>:
 801258c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012590:	1f18      	subs	r0, r3, #4
 8012592:	2b00      	cmp	r3, #0
 8012594:	bfbc      	itt	lt
 8012596:	580b      	ldrlt	r3, [r1, r0]
 8012598:	18c0      	addlt	r0, r0, r3
 801259a:	4770      	bx	lr

0801259c <_read_r>:
 801259c:	b538      	push	{r3, r4, r5, lr}
 801259e:	4c07      	ldr	r4, [pc, #28]	; (80125bc <_read_r+0x20>)
 80125a0:	4605      	mov	r5, r0
 80125a2:	4608      	mov	r0, r1
 80125a4:	4611      	mov	r1, r2
 80125a6:	2200      	movs	r2, #0
 80125a8:	6022      	str	r2, [r4, #0]
 80125aa:	461a      	mov	r2, r3
 80125ac:	f7f1 fe06 	bl	80041bc <_read>
 80125b0:	1c43      	adds	r3, r0, #1
 80125b2:	d102      	bne.n	80125ba <_read_r+0x1e>
 80125b4:	6823      	ldr	r3, [r4, #0]
 80125b6:	b103      	cbz	r3, 80125ba <_read_r+0x1e>
 80125b8:	602b      	str	r3, [r5, #0]
 80125ba:	bd38      	pop	{r3, r4, r5, pc}
 80125bc:	200023e8 	.word	0x200023e8

080125c0 <round>:
 80125c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80125c2:	ec57 6b10 	vmov	r6, r7, d0
 80125c6:	f3c7 500a 	ubfx	r0, r7, #20, #11
 80125ca:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 80125ce:	2c13      	cmp	r4, #19
 80125d0:	463b      	mov	r3, r7
 80125d2:	463d      	mov	r5, r7
 80125d4:	dc17      	bgt.n	8012606 <round+0x46>
 80125d6:	2c00      	cmp	r4, #0
 80125d8:	da09      	bge.n	80125ee <round+0x2e>
 80125da:	3401      	adds	r4, #1
 80125dc:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 80125e0:	d103      	bne.n	80125ea <round+0x2a>
 80125e2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80125e6:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80125ea:	2100      	movs	r1, #0
 80125ec:	e02c      	b.n	8012648 <round+0x88>
 80125ee:	4a18      	ldr	r2, [pc, #96]	; (8012650 <round+0x90>)
 80125f0:	4122      	asrs	r2, r4
 80125f2:	4217      	tst	r7, r2
 80125f4:	d100      	bne.n	80125f8 <round+0x38>
 80125f6:	b19e      	cbz	r6, 8012620 <round+0x60>
 80125f8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80125fc:	4123      	asrs	r3, r4
 80125fe:	442b      	add	r3, r5
 8012600:	ea23 0302 	bic.w	r3, r3, r2
 8012604:	e7f1      	b.n	80125ea <round+0x2a>
 8012606:	2c33      	cmp	r4, #51	; 0x33
 8012608:	dd0d      	ble.n	8012626 <round+0x66>
 801260a:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 801260e:	d107      	bne.n	8012620 <round+0x60>
 8012610:	4630      	mov	r0, r6
 8012612:	4639      	mov	r1, r7
 8012614:	ee10 2a10 	vmov	r2, s0
 8012618:	f7ed fe38 	bl	800028c <__adddf3>
 801261c:	4606      	mov	r6, r0
 801261e:	460f      	mov	r7, r1
 8012620:	ec47 6b10 	vmov	d0, r6, r7
 8012624:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012626:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 801262a:	f04f 30ff 	mov.w	r0, #4294967295
 801262e:	40d0      	lsrs	r0, r2
 8012630:	4206      	tst	r6, r0
 8012632:	d0f5      	beq.n	8012620 <round+0x60>
 8012634:	2201      	movs	r2, #1
 8012636:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 801263a:	fa02 f404 	lsl.w	r4, r2, r4
 801263e:	1931      	adds	r1, r6, r4
 8012640:	bf28      	it	cs
 8012642:	189b      	addcs	r3, r3, r2
 8012644:	ea21 0100 	bic.w	r1, r1, r0
 8012648:	461f      	mov	r7, r3
 801264a:	460e      	mov	r6, r1
 801264c:	e7e8      	b.n	8012620 <round+0x60>
 801264e:	bf00      	nop
 8012650:	000fffff 	.word	0x000fffff

08012654 <_init>:
 8012654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012656:	bf00      	nop
 8012658:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801265a:	bc08      	pop	{r3}
 801265c:	469e      	mov	lr, r3
 801265e:	4770      	bx	lr

08012660 <_fini>:
 8012660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012662:	bf00      	nop
 8012664:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012666:	bc08      	pop	{r3}
 8012668:	469e      	mov	lr, r3
 801266a:	4770      	bx	lr
