{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764664278122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764664278122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  2 14:01:18 2025 " "Processing started: Tue Dec  2 14:01:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764664278122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664278122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ads_bus_system -c ads_bus_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off ads_bus_system -c ads_bus_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664278122 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664278192 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764664278217 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764664278217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/addr_convert.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/addr_convert.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_convert " "Found entity 1: addr_convert" {  } { { "../rtl/core/addr_convert.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/addr_convert.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664282264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664282264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../rtl/core/uart.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664282264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664282264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../rtl/core/uart_rx.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664282265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664282265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664282265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664282265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../rtl/core/fifo.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/fifo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664282265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664282265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_slave " "Found entity 1: bus_bridge_slave" {  } { { "../rtl/core/bus_bridge_slave.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664282266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664282266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_master.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_master " "Found entity 1: bus_bridge_master" {  } { { "../rtl/core/bus_bridge_master.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_master.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664282266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664282266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_bridge_top " "Found entity 1: demo_bridge_top" {  } { { "../rtl/demo_bridge_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664282267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664282267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_m2_s3 " "Found entity 1: bus_m2_s3" {  } { { "../rtl/core/bus_m2_s3.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664282267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664282267 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR master_port.v(64) " "Verilog HDL Declaration information at master_port.v(64): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/master_port.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764664282268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rdata RDATA master_port.v(66) " "Verilog HDL Declaration information at master_port.v(66): object \"rdata\" differs only in case from object \"RDATA\" in the same scope" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/master_port.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764664282268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wdata WDATA master_port.v(63) " "Verilog HDL Declaration information at master_port.v(63): object \"wdata\" differs only in case from object \"WDATA\" in the same scope" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/master_port.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764664282268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/master_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/master_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_port " "Found entity 1: master_port" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/master_port.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664282268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664282268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR slave_port.v(56) " "Verilog HDL Declaration information at slave_port.v(56): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764664282268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rdata RDATA slave_port.v(57) " "Verilog HDL Declaration information at slave_port.v(57): object \"rdata\" differs only in case from object \"RDATA\" in the same scope" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764664282268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wdata WDATA slave_port.v(55) " "Verilog HDL Declaration information at slave_port.v(55): object \"wdata\" differs only in case from object \"WDATA\" in the same scope" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764664282268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sready SREADY slave_port.v(49) " "Verilog HDL Declaration information at slave_port.v(49): object \"sready\" differs only in case from object \"SREADY\" in the same scope" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764664282268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rvalid RVALID slave_port.v(36) " "Verilog HDL Declaration information at slave_port.v(36): object \"rvalid\" differs only in case from object \"RVALID\" in the same scope" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764664282268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_port " "Found entity 1: slave_port" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664282268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664282268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave " "Found entity 1: slave" {  } { { "../rtl/core/slave.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664282269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664282269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/slave_memory_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/slave_memory_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_memory_bram " "Found entity 1: slave_memory_bram" {  } { { "../rtl/core/slave_memory_bram.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_memory_bram.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664282269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664282269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "../rtl/core/arbiter.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/arbiter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664282269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664282269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/addr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/addr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_decoder " "Found entity 1: addr_decoder" {  } { { "../rtl/core/addr_decoder.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/addr_decoder.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664282270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664282270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../rtl/core/mux2.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/mux2.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664282270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664282270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../rtl/core/mux3.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/mux3.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664282270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664282270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/dec3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/dec3.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3 " "Found entity 1: dec3" {  } { { "../rtl/core/dec3.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/dec3.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664282270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664282270 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "demo_bridge_top " "Elaborating entity \"demo_bridge_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764664282297 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "transaction_active demo_bridge_top.v(197) " "Verilog HDL or VHDL warning at demo_bridge_top.v(197): object \"transaction_active\" assigned a value but never read" {  } { { "../rtl/demo_bridge_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764664282298 "|demo_bridge_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m2_dwdata demo_bridge_top.v(210) " "Verilog HDL or VHDL warning at demo_bridge_top.v(210): object \"m2_dwdata\" assigned a value but never read" {  } { { "../rtl/demo_bridge_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 210 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764664282298 "|demo_bridge_top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "m2_drdata demo_bridge_top.v(211) " "Verilog HDL warning at demo_bridge_top.v(211): object m2_drdata used but never assigned" {  } { { "../rtl/demo_bridge_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 211 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1764664282298 "|demo_bridge_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m2_daddr demo_bridge_top.v(212) " "Verilog HDL or VHDL warning at demo_bridge_top.v(212): object \"m2_daddr\" assigned a value but never read" {  } { { "../rtl/demo_bridge_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764664282298 "|demo_bridge_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m2_dvalid demo_bridge_top.v(213) " "Verilog HDL or VHDL warning at demo_bridge_top.v(213): object \"m2_dvalid\" assigned a value but never read" {  } { { "../rtl/demo_bridge_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764664282298 "|demo_bridge_top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "m2_dready demo_bridge_top.v(214) " "Verilog HDL warning at demo_bridge_top.v(214): object m2_dready used but never assigned" {  } { { "../rtl/demo_bridge_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 214 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1764664282298 "|demo_bridge_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m2_dmode demo_bridge_top.v(215) " "Verilog HDL or VHDL warning at demo_bridge_top.v(215): object \"m2_dmode\" assigned a value but never read" {  } { { "../rtl/demo_bridge_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764664282298 "|demo_bridge_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m2_drdata\[5..0\] 0 demo_bridge_top.v(211) " "Net \"m2_drdata\[5..0\]\" at demo_bridge_top.v(211) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/demo_bridge_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 211 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764664282298 "|demo_bridge_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m2_dready 0 demo_bridge_top.v(214) " "Net \"m2_dready\" at demo_bridge_top.v(214) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/demo_bridge_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 214 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764664282298 "|demo_bridge_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_port master_port:master1_port " "Elaborating entity \"master_port\" for hierarchy \"master_port:master1_port\"" {  } { { "../rtl/demo_bridge_top.v" "master1_port" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664282299 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(175) " "Verilog HDL assignment warning at master_port.v(175): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/master_port.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664282299 "|demo_bridge_top|master_port:master1_port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(181) " "Verilog HDL assignment warning at master_port.v(181): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/master_port.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664282299 "|demo_bridge_top|master_port:master1_port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(190) " "Verilog HDL assignment warning at master_port.v(190): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/master_port.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664282299 "|demo_bridge_top|master_port:master1_port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(205) " "Verilog HDL assignment warning at master_port.v(205): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/master_port.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664282299 "|demo_bridge_top|master_port:master1_port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(231) " "Verilog HDL assignment warning at master_port.v(231): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/master_port.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664282299 "|demo_bridge_top|master_port:master1_port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_bridge_master bus_bridge_master:master2_bridge " "Elaborating entity \"bus_bridge_master\" for hierarchy \"bus_bridge_master:master2_bridge\"" {  } { { "../rtl/demo_bridge_top.v" "master2_bridge" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664282300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo bus_bridge_master:master2_bridge\|fifo:fifo_queue " "Elaborating entity \"fifo\" for hierarchy \"bus_bridge_master:master2_bridge\|fifo:fifo_queue\"" {  } { { "../rtl/core/bus_bridge_master.v" "fifo_queue" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_master.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664282301 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(31) " "Verilog HDL assignment warning at fifo.v(31): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/core/fifo.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/fifo.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664282301 "|demo_bridge_top|bus_bridge_master:master2_bridge|fifo:fifo_queue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(35) " "Verilog HDL assignment warning at fifo.v(35): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/core/fifo.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/fifo.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664282301 "|demo_bridge_top|bus_bridge_master:master2_bridge|fifo:fifo_queue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart bus_bridge_master:master2_bridge\|uart:uart_module " "Elaborating entity \"uart\" for hierarchy \"bus_bridge_master:master2_bridge\|uart:uart_module\"" {  } { { "../rtl/core/bus_bridge_master.v" "uart_module" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_master.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664282302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx bus_bridge_master:master2_bridge\|uart:uart_module\|uart_tx:transmitter " "Elaborating entity \"uart_tx\" for hierarchy \"bus_bridge_master:master2_bridge\|uart:uart_module\|uart_tx:transmitter\"" {  } { { "../rtl/core/uart.v" "transmitter" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664282302 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(51) " "Verilog HDL assignment warning at uart_tx.v(51): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664282303 "|demo_bridge_top|bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(60) " "Verilog HDL assignment warning at uart_tx.v(60): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664282303 "|demo_bridge_top|bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(65) " "Verilog HDL assignment warning at uart_tx.v(65): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664282303 "|demo_bridge_top|bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(74) " "Verilog HDL assignment warning at uart_tx.v(74): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664282303 "|demo_bridge_top|bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx bus_bridge_master:master2_bridge\|uart:uart_module\|uart_rx:receiver " "Elaborating entity \"uart_rx\" for hierarchy \"bus_bridge_master:master2_bridge\|uart:uart_module\|uart_rx:receiver\"" {  } { { "../rtl/core/uart.v" "receiver" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664282303 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(53) " "Verilog HDL assignment warning at uart_rx.v(53): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_rx.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664282303 "|demo_bridge_top|bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_rx.v(62) " "Verilog HDL assignment warning at uart_rx.v(62): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/core/uart_rx.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664282303 "|demo_bridge_top|bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(63) " "Verilog HDL assignment warning at uart_rx.v(63): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_rx.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664282303 "|demo_bridge_top|bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(71) " "Verilog HDL assignment warning at uart_rx.v(71): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_rx.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664282304 "|demo_bridge_top|bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_convert bus_bridge_master:master2_bridge\|addr_convert:addr_convert_module " "Elaborating entity \"addr_convert\" for hierarchy \"bus_bridge_master:master2_bridge\|addr_convert:addr_convert_module\"" {  } { { "../rtl/core/bus_bridge_master.v" "addr_convert_module" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_master.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664282304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_m2_s3 bus_m2_s3:bus_inst " "Elaborating entity \"bus_m2_s3\" for hierarchy \"bus_m2_s3:bus_inst\"" {  } { { "../rtl/demo_bridge_top.v" "bus_inst" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664282306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter bus_m2_s3:bus_inst\|arbiter:bus_arbiter " "Elaborating entity \"arbiter\" for hierarchy \"bus_m2_s3:bus_inst\|arbiter:bus_arbiter\"" {  } { { "../rtl/core/bus_m2_s3.v" "bus_arbiter" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664282307 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "arbiter.v(130) " "Verilog HDL Case Statement information at arbiter.v(130): all case item expressions in this case statement are onehot" {  } { { "../rtl/core/arbiter.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/arbiter.v" 130 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1764664282307 "|demo_bridge_top|bus_m2_s3:bus_inst|arbiter:bus_arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_decoder bus_m2_s3:bus_inst\|addr_decoder:decoder " "Elaborating entity \"addr_decoder\" for hierarchy \"bus_m2_s3:bus_inst\|addr_decoder:decoder\"" {  } { { "../rtl/core/bus_m2_s3.v" "decoder" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664282307 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 addr_decoder.v(141) " "Verilog HDL assignment warning at addr_decoder.v(141): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/core/addr_decoder.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/addr_decoder.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664282308 "|demo_bridge_top|bus_m2_s3:bus_inst|addr_decoder:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3 bus_m2_s3:bus_inst\|addr_decoder:decoder\|dec3:mvalid_decoder " "Elaborating entity \"dec3\" for hierarchy \"bus_m2_s3:bus_inst\|addr_decoder:decoder\|dec3:mvalid_decoder\"" {  } { { "../rtl/core/addr_decoder.v" "mvalid_decoder" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/addr_decoder.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664282308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 bus_m2_s3:bus_inst\|mux2:wdata_mux " "Elaborating entity \"mux2\" for hierarchy \"bus_m2_s3:bus_inst\|mux2:wdata_mux\"" {  } { { "../rtl/core/bus_m2_s3.v" "wdata_mux" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664282309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 bus_m2_s3:bus_inst\|mux2:mctrl_mux " "Elaborating entity \"mux2\" for hierarchy \"bus_m2_s3:bus_inst\|mux2:mctrl_mux\"" {  } { { "../rtl/core/bus_m2_s3.v" "mctrl_mux" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664282309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 bus_m2_s3:bus_inst\|mux3:rdata_mux " "Elaborating entity \"mux3\" for hierarchy \"bus_m2_s3:bus_inst\|mux3:rdata_mux\"" {  } { { "../rtl/core/bus_m2_s3.v" "rdata_mux" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664282309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave slave:slave1_inst " "Elaborating entity \"slave\" for hierarchy \"slave:slave1_inst\"" {  } { { "../rtl/demo_bridge_top.v" "slave1_inst" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664282310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_port slave:slave1_inst\|slave_port:sp " "Elaborating entity \"slave_port\" for hierarchy \"slave:slave1_inst\|slave_port:sp\"" {  } { { "../rtl/core/slave.v" "sp" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664282310 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(147) " "Verilog HDL assignment warning at slave_port.v(147): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664282311 "|demo_bridge_top|slave:slave1_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(164) " "Verilog HDL assignment warning at slave_port.v(164): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664282311 "|demo_bridge_top|slave:slave1_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 slave_port.v(194) " "Verilog HDL assignment warning at slave_port.v(194): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664282311 "|demo_bridge_top|slave:slave1_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(236) " "Verilog HDL assignment warning at slave_port.v(236): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664282311 "|demo_bridge_top|slave:slave1_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(260) " "Verilog HDL assignment warning at slave_port.v(260): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664282311 "|demo_bridge_top|slave:slave1_inst|slave_port:sp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_memory_bram slave:slave1_inst\|slave_memory_bram:sm " "Elaborating entity \"slave_memory_bram\" for hierarchy \"slave:slave1_inst\|slave_memory_bram:sm\"" {  } { { "../rtl/core/slave.v" "sm" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664282312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave slave:slave2_inst " "Elaborating entity \"slave\" for hierarchy \"slave:slave2_inst\"" {  } { { "../rtl/demo_bridge_top.v" "slave2_inst" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664282312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_port slave:slave2_inst\|slave_port:sp " "Elaborating entity \"slave_port\" for hierarchy \"slave:slave2_inst\|slave_port:sp\"" {  } { { "../rtl/core/slave.v" "sp" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664282313 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(147) " "Verilog HDL assignment warning at slave_port.v(147): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664282314 "|demo_bridge_top|slave:slave2_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(164) " "Verilog HDL assignment warning at slave_port.v(164): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664282314 "|demo_bridge_top|slave:slave2_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 slave_port.v(194) " "Verilog HDL assignment warning at slave_port.v(194): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664282314 "|demo_bridge_top|slave:slave2_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(236) " "Verilog HDL assignment warning at slave_port.v(236): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664282314 "|demo_bridge_top|slave:slave2_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(260) " "Verilog HDL assignment warning at slave_port.v(260): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664282314 "|demo_bridge_top|slave:slave2_inst|slave_port:sp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_memory_bram slave:slave2_inst\|slave_memory_bram:sm " "Elaborating entity \"slave_memory_bram\" for hierarchy \"slave:slave2_inst\|slave_memory_bram:sm\"" {  } { { "../rtl/core/slave.v" "sm" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664282314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_bridge_slave bus_bridge_slave:slave3_bridge " "Elaborating entity \"bus_bridge_slave\" for hierarchy \"bus_bridge_slave:slave3_bridge\"" {  } { { "../rtl/demo_bridge_top.v" "slave3_bridge" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664282314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart bus_bridge_slave:slave3_bridge\|uart:uart_module " "Elaborating entity \"uart\" for hierarchy \"bus_bridge_slave:slave3_bridge\|uart:uart_module\"" {  } { { "../rtl/core/bus_bridge_slave.v" "uart_module" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_slave.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664282316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx bus_bridge_slave:slave3_bridge\|uart:uart_module\|uart_tx:transmitter " "Elaborating entity \"uart_tx\" for hierarchy \"bus_bridge_slave:slave3_bridge\|uart:uart_module\|uart_tx:transmitter\"" {  } { { "../rtl/core/uart.v" "transmitter" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664282316 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(51) " "Verilog HDL assignment warning at uart_tx.v(51): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664282317 "|demo_bridge_top|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_tx.v(60) " "Verilog HDL assignment warning at uart_tx.v(60): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664282317 "|demo_bridge_top|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(65) " "Verilog HDL assignment warning at uart_tx.v(65): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664282317 "|demo_bridge_top|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(74) " "Verilog HDL assignment warning at uart_tx.v(74): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664282317 "|demo_bridge_top|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx bus_bridge_slave:slave3_bridge\|uart:uart_module\|uart_rx:receiver " "Elaborating entity \"uart_rx\" for hierarchy \"bus_bridge_slave:slave3_bridge\|uart:uart_module\|uart_rx:receiver\"" {  } { { "../rtl/core/uart.v" "receiver" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664282317 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(53) " "Verilog HDL assignment warning at uart_rx.v(53): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_rx.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664282317 "|demo_bridge_top|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.v(62) " "Verilog HDL assignment warning at uart_rx.v(62): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/core/uart_rx.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664282317 "|demo_bridge_top|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(63) " "Verilog HDL assignment warning at uart_rx.v(63): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_rx.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664282317 "|demo_bridge_top|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(71) " "Verilog HDL assignment warning at uart_rx.v(71): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_rx.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764664282317 "|demo_bridge_top|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "slave:slave1_inst\|slave_memory_bram:sm\|memory_rtl_0 " "Inferred dual-clock RAM node \"slave:slave1_inst\|slave_memory_bram:sm\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1764664282597 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "slave:slave2_inst\|slave_memory_bram:sm\|memory_rtl_0 " "Inferred dual-clock RAM node \"slave:slave2_inst\|slave_memory_bram:sm\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1764664282597 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "bus_bridge_master:master2_bridge\|fifo:fifo_queue\|queue " "RAM logic \"bus_bridge_master:master2_bridge\|fifo:fifo_queue\|queue\" is uninferred due to inappropriate RAM size" {  } { { "../rtl/core/fifo.v" "queue" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/fifo.v" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1764664282597 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1764664282597 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "slave:slave1_inst\|slave_memory_bram:sm\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"slave:slave1_inst\|slave_memory_bram:sm\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664282912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664282912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664282912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664282912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664282912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664282912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664282912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664282912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664282912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664282912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664282912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664282912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664282912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664282912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ads_bus_system.ram0_slave_memory_bram_b1862b5f.hdl.mif " "Parameter INIT_FILE set to db/ads_bus_system.ram0_slave_memory_bram_b1862b5f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664282912 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1764664282912 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "slave:slave2_inst\|slave_memory_bram:sm\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"slave:slave2_inst\|slave_memory_bram:sm\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664282912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664282912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664282912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664282912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664282912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664282912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664282912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664282912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664282912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664282912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664282912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664282912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664282912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664282912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif " "Parameter INIT_FILE set to db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764664282912 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1764664282912 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1764664282912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "slave:slave1_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"slave:slave1_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664282941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "slave:slave1_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"slave:slave1_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664282941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664282941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664282941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664282941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664282941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664282941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664282941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664282941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664282941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664282941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664282941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664282941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664282941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664282941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ads_bus_system.ram0_slave_memory_bram_b1862b5f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ads_bus_system.ram0_slave_memory_bram_b1862b5f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664282941 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764664282941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kck1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kck1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kck1 " "Found entity 1: altsyncram_kck1" {  } { { "db/altsyncram_kck1.tdf" "" { Text "/home/prabathbk/Serial-System-Bus/quartus/db/altsyncram_kck1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664282963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664282963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "slave:slave2_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"slave:slave2_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664282966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "slave:slave2_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"slave:slave2_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664282966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664282966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664282966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664282966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664282966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664282966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664282966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664282966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664282966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664282966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664282966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664282966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664282966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664282966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764664282966 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764664282966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jbk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jbk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jbk1 " "Found entity 1: altsyncram_jbk1" {  } { { "db/altsyncram_jbk1.tdf" "" { Text "/home/prabathbk/Serial-System-Bus/quartus/db/altsyncram_jbk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764664282986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664282986 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 balanced 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"balanced\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1764664283183 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v" 10 -1 0 } } { "../rtl/demo_bridge_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 159 -1 0 } } { "../rtl/demo_bridge_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 169 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1764664283200 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1764664283200 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764664283676 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "84 " "84 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764664284783 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664284872 ""}
{ "Info" "ISTA_SDC_FOUND" "../constraints/ads_bus_system.sdc " "Reading SDC File: '../constraints/ads_bus_system.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1764664285044 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ads_bus_system.sdc 12 FPGA_CLK1_50 port " "Ignored filter at ads_bus_system.sdc(12): FPGA_CLK1_50 could not be matched with a port" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664285048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ads_bus_system.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at ads_bus_system.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{FPGA_CLK1_50\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{FPGA_CLK1_50\}\] " "create_clock -name \{FPGA_CLK1_50\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{FPGA_CLK1_50\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664285048 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664285048 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ads_bus_system.sdc 23 FPGA_CLK1_50 clock " "Ignored filter at ads_bus_system.sdc(23): FPGA_CLK1_50 could not be matched with a clock" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664285048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_latency ads_bus_system.sdc 23 Positional argument <targets> with value \[get_clocks \{FPGA_CLK1_50\}\] contains zero elements " "Ignored set_clock_latency at ads_bus_system.sdc(23): Positional argument <targets> with value \[get_clocks \{FPGA_CLK1_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_latency -source -early 0.100 \[get_clocks \{FPGA_CLK1_50\}\] " "set_clock_latency -source -early 0.100 \[get_clocks \{FPGA_CLK1_50\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664285048 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664285048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_latency ads_bus_system.sdc 24 Positional argument <targets> with value \[get_clocks \{FPGA_CLK1_50\}\] contains zero elements " "Ignored set_clock_latency at ads_bus_system.sdc(24): Positional argument <targets> with value \[get_clocks \{FPGA_CLK1_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_latency -source -late 0.200 \[get_clocks \{FPGA_CLK1_50\}\] " "set_clock_latency -source -late 0.200 \[get_clocks \{FPGA_CLK1_50\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664285048 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664285048 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Analysis & Synthesis" 0 -1 1764664285048 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ads_bus_system.sdc 37 GPIO_M1_* port " "Ignored filter at ads_bus_system.sdc(37): GPIO_M1_* could not be matched with a port" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664285048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 37 Argument <targets> is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(37): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 1.000 \[get_ports \{GPIO_M1_*\}\] " "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 1.000 \[get_ports \{GPIO_M1_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664285048 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664285048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 37 Argument -clock is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(37): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664285048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 38 Argument <targets> is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 3.000 \[get_ports \{GPIO_M1_*\}\] " "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 3.000 \[get_ports \{GPIO_M1_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664285048 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664285048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 38 Argument -clock is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(38): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664285048 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ads_bus_system.sdc 39 GPIO_M2_* port " "Ignored filter at ads_bus_system.sdc(39): GPIO_M2_* could not be matched with a port" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664285048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 39 Argument <targets> is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(39): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 1.000 \[get_ports \{GPIO_M2_*\}\] " "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 1.000 \[get_ports \{GPIO_M2_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664285048 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664285048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 39 Argument -clock is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(39): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664285048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 40 Argument <targets> is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(40): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 3.000 \[get_ports \{GPIO_M2_*\}\] " "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 3.000 \[get_ports \{GPIO_M2_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664285048 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664285048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 40 Argument -clock is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(40): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664285048 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ads_bus_system.sdc 43 KEY0 port " "Ignored filter at ads_bus_system.sdc(43): KEY0 could not be matched with a port" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664285049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ads_bus_system.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at ads_bus_system.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{KEY0\}\] " "set_false_path -from \[get_ports \{KEY0\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664285049 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664285049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 49 Argument <targets> is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{GPIO_M1_*\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{GPIO_M1_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664285049 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664285049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 49 Argument -clock is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(49): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664285049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 50 Argument <targets> is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 2.000 \[get_ports \{GPIO_M1_*\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 2.000 \[get_ports \{GPIO_M1_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664285049 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664285049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 50 Argument -clock is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(50): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664285049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 51 Argument <targets> is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{GPIO_M2_*\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{GPIO_M2_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664285049 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664285049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 51 Argument -clock is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(51): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664285049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 52 Argument <targets> is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(52): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 2.000 \[get_ports \{GPIO_M2_*\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 2.000 \[get_ports \{GPIO_M2_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664285049 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664285049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 52 Argument -clock is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(52): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664285049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 55 Argument -clock is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(55): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{LED\[*\]\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{LED\[*\]\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664285049 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664285049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 56 Argument -clock is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(56): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 5.000 \[get_ports \{LED\[*\]\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 5.000 \[get_ports \{LED\[*\]\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664285049 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664285049 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Analysis & Synthesis" 0 -1 1764664285050 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Analysis & Synthesis" 0 -1 1764664285056 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1764664285057 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Analysis & Synthesis" 0 -1 1764664285057 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764664285057 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764664285057 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     CLOCK_50 " "   1.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764664285057 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664285057 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664285086 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 1527 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 1527 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1764664285475 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664285477 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 1 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 1 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1764664286178 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664286180 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/prabathbk/Serial-System-Bus/quartus/ads_bus_system.map.smsg " "Generated suppressed messages file /home/prabathbk/Serial-System-Bus/quartus/ads_bus_system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664286237 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764664286332 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764664286332 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1570 " "Implemented 1570 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764664286418 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764664286418 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1535 " "Implemented 1535 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764664286418 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1764664286418 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764664286418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "564 " "Peak virtual memory: 564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764664286428 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  2 14:01:26 2025 " "Processing ended: Tue Dec  2 14:01:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764664286428 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764664286428 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764664286428 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764664286428 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1764664286915 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764664286916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  2 14:01:26 2025 " "Processing started: Tue Dec  2 14:01:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764664286916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1764664286916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ads_bus_system -c ads_bus_system " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ads_bus_system -c ads_bus_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1764664286916 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1764664286935 ""}
{ "Info" "0" "" "Project  = ads_bus_system" {  } {  } 0 0 "Project  = ads_bus_system" 0 0 "Fitter" 0 0 1764664286936 ""}
{ "Info" "0" "" "Revision = ads_bus_system" {  } {  } 0 0 "Revision = ads_bus_system" 0 0 "Fitter" 0 0 1764664286936 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1764664286978 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1764664286985 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1764664286985 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ads_bus_system EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"ads_bus_system\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1764664286991 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1764664287041 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1764664287042 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1764664287152 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1764664287155 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764664287189 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764664287189 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764664287189 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1764664287189 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 3808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764664287193 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 3810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764664287193 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 3812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764664287193 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 3814 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764664287193 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 3816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764664287193 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1764664287193 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1764664287194 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1764664287253 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "No exact pin location assignment(s) for 19 pins of 19 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1764664287493 ""}
{ "Info" "ISTA_SDC_FOUND" "../constraints/ads_bus_system.sdc " "Reading SDC File: '../constraints/ads_bus_system.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1764664287703 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ads_bus_system.sdc 12 FPGA_CLK1_50 port " "Ignored filter at ads_bus_system.sdc(12): FPGA_CLK1_50 could not be matched with a port" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1764664287708 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ads_bus_system.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at ads_bus_system.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{FPGA_CLK1_50\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{FPGA_CLK1_50\}\] " "create_clock -name \{FPGA_CLK1_50\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{FPGA_CLK1_50\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664287709 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764664287709 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ads_bus_system.sdc 23 FPGA_CLK1_50 clock " "Ignored filter at ads_bus_system.sdc(23): FPGA_CLK1_50 could not be matched with a clock" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1764664287709 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_latency ads_bus_system.sdc 23 Positional argument <targets> with value \[get_clocks \{FPGA_CLK1_50\}\] contains zero elements " "Ignored set_clock_latency at ads_bus_system.sdc(23): Positional argument <targets> with value \[get_clocks \{FPGA_CLK1_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_latency -source -early 0.100 \[get_clocks \{FPGA_CLK1_50\}\] " "set_clock_latency -source -early 0.100 \[get_clocks \{FPGA_CLK1_50\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664287709 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764664287709 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_latency ads_bus_system.sdc 24 Positional argument <targets> with value \[get_clocks \{FPGA_CLK1_50\}\] contains zero elements " "Ignored set_clock_latency at ads_bus_system.sdc(24): Positional argument <targets> with value \[get_clocks \{FPGA_CLK1_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_latency -source -late 0.200 \[get_clocks \{FPGA_CLK1_50\}\] " "set_clock_latency -source -late 0.200 \[get_clocks \{FPGA_CLK1_50\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664287709 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764664287709 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1764664287709 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ads_bus_system.sdc 37 GPIO_M1_* port " "Ignored filter at ads_bus_system.sdc(37): GPIO_M1_* could not be matched with a port" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1764664287709 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 37 Argument <targets> is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(37): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 1.000 \[get_ports \{GPIO_M1_*\}\] " "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 1.000 \[get_ports \{GPIO_M1_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664287709 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764664287709 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 37 Argument -clock is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(37): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764664287709 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 38 Argument <targets> is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 3.000 \[get_ports \{GPIO_M1_*\}\] " "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 3.000 \[get_ports \{GPIO_M1_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664287710 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764664287710 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 38 Argument -clock is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(38): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764664287710 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ads_bus_system.sdc 39 GPIO_M2_* port " "Ignored filter at ads_bus_system.sdc(39): GPIO_M2_* could not be matched with a port" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1764664287710 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 39 Argument <targets> is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(39): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 1.000 \[get_ports \{GPIO_M2_*\}\] " "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 1.000 \[get_ports \{GPIO_M2_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664287710 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764664287710 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 39 Argument -clock is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(39): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764664287710 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 40 Argument <targets> is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(40): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 3.000 \[get_ports \{GPIO_M2_*\}\] " "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 3.000 \[get_ports \{GPIO_M2_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664287710 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764664287710 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 40 Argument -clock is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(40): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764664287710 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ads_bus_system.sdc 43 KEY0 port " "Ignored filter at ads_bus_system.sdc(43): KEY0 could not be matched with a port" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1764664287710 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ads_bus_system.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at ads_bus_system.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{KEY0\}\] " "set_false_path -from \[get_ports \{KEY0\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664287710 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764664287710 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 49 Argument <targets> is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{GPIO_M1_*\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{GPIO_M1_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664287710 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764664287710 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 49 Argument -clock is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(49): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764664287710 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 50 Argument <targets> is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 2.000 \[get_ports \{GPIO_M1_*\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 2.000 \[get_ports \{GPIO_M1_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664287710 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764664287710 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 50 Argument -clock is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(50): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764664287710 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 51 Argument <targets> is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{GPIO_M2_*\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{GPIO_M2_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664287710 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764664287710 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 51 Argument -clock is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(51): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764664287710 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 52 Argument <targets> is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(52): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 2.000 \[get_ports \{GPIO_M2_*\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 2.000 \[get_ports \{GPIO_M2_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664287710 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764664287710 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 52 Argument -clock is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(52): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764664287710 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 55 Argument -clock is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(55): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{LED\[*\]\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{LED\[*\]\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664287710 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764664287710 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 56 Argument -clock is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(56): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 5.000 \[get_ports \{LED\[*\]\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 5.000 \[get_ports \{LED\[*\]\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664287710 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1764664287710 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1764664287711 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1764664287718 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1764664287718 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1764664287718 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764664287718 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764664287718 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     CLOCK_50 " "   1.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764664287718 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1764664287718 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLOCK_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764664287878 ""}  } { { "../rtl/demo_bridge_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 3795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764664287878 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_sync\[2\]  " "Automatically promoted node reset_sync\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764664287878 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bus_bridge_slave:slave3_bridge\|slave_port:slave\|smemren " "Destination node bus_bridge_slave:slave3_bridge\|slave_port:slave\|smemren" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764664287878 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bus_bridge_slave:slave3_bridge\|slave_port:slave\|smemwen " "Destination node bus_bridge_slave:slave3_bridge\|slave_port:slave\|smemwen" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764664287878 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bus_m2_s3:bus_inst\|addr_decoder:decoder\|slave_en " "Destination node bus_m2_s3:bus_inst\|addr_decoder:decoder\|slave_en" {  } { { "../rtl/core/addr_decoder.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/addr_decoder.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764664287878 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master_port:master1_port\|mvalid " "Destination node master_port:master1_port\|mvalid" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/master_port.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764664287878 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bus_bridge_master:master2_bridge\|master_port:master\|mvalid " "Destination node bus_bridge_master:master2_bridge\|master_port:master\|mvalid" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/master_port.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 1026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764664287878 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bus_bridge_slave:slave3_bridge\|slave_port:slave\|counter\[0\] " "Destination node bus_bridge_slave:slave3_bridge\|slave_port:slave\|counter\[0\]" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764664287878 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bus_bridge_slave:slave3_bridge\|slave_port:slave\|counter\[1\] " "Destination node bus_bridge_slave:slave3_bridge\|slave_port:slave\|counter\[1\]" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764664287878 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bus_bridge_slave:slave3_bridge\|slave_port:slave\|counter\[2\] " "Destination node bus_bridge_slave:slave3_bridge\|slave_port:slave\|counter\[2\]" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764664287878 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bus_bridge_slave:slave3_bridge\|slave_port:slave\|counter\[3\] " "Destination node bus_bridge_slave:slave3_bridge\|slave_port:slave\|counter\[3\]" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764664287878 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bus_bridge_slave:slave3_bridge\|slave_port:slave\|counter\[4\] " "Destination node bus_bridge_slave:slave3_bridge\|slave_port:slave\|counter\[4\]" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764664287878 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1764664287878 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1764664287878 ""}  } { { "../rtl/demo_bridge_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764664287878 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1764664288069 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1764664288071 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1764664288072 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764664288074 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764664288077 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1764664288081 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1764664288081 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1764664288083 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1764664288132 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1764664288135 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1764664288135 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 3.3V 8 10 0 " "Number of I/O pins in group: 18 (unused VREF, 3.3V VCCIO, 8 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1764664288136 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1764664288136 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1764664288136 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1764664288137 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1764664288137 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1764664288137 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1764664288137 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1764664288137 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1764664288137 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1764664288137 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1764664288137 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1764664288137 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1764664288137 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1764664288199 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1764664288508 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764664288523 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1764664288526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1764664288932 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764664289149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1764664289167 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1764664291803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764664291804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1764664292058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X21_Y0 X31_Y10 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X21_Y0 to location X31_Y10" {  } { { "loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X21_Y0 to location X31_Y10"} { { 12 { 0 ""} 21 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1764664293008 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1764664293008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764664293916 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.56 " "Total time spent on timing analysis during the Fitter is 0.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1764664294004 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764664294014 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764664294177 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764664294177 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764664294325 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764664294688 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "9 Cyclone IV E " "9 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL E1 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at E1" {  } { { "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "../rtl/demo_bridge_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764664294920 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL L7 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "../rtl/demo_bridge_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764664294920 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL T5 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at T5" {  } { { "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "../rtl/demo_bridge_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764664294920 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL N9 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "../rtl/demo_bridge_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764664294920 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M6 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M6" {  } { { "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "../rtl/demo_bridge_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764664294920 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL L8 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "../rtl/demo_bridge_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764664294920 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL R7 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "../rtl/demo_bridge_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764664294920 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_BRIDGE_S_RX 3.3-V LVTTL R10 " "Pin GPIO_0_BRIDGE_S_RX uses I/O standard 3.3-V LVTTL at R10" {  } { { "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0_BRIDGE_S_RX } } } { "../rtl/demo_bridge_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764664294920 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_BRIDGE_M_RX 3.3-V LVTTL T10 " "Pin GPIO_0_BRIDGE_M_RX uses I/O standard 3.3-V LVTTL at T10" {  } { { "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prabathbk/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0_BRIDGE_M_RX } } } { "../rtl/demo_bridge_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/prabathbk/Serial-System-Bus/quartus/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764664294920 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1764664294920 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/prabathbk/Serial-System-Bus/quartus/ads_bus_system.fit.smsg " "Generated suppressed messages file /home/prabathbk/Serial-System-Bus/quartus/ads_bus_system.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1764664294995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 32 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1305 " "Peak virtual memory: 1305 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764664295232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  2 14:01:35 2025 " "Processing ended: Tue Dec  2 14:01:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764664295232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764664295232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764664295232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1764664295232 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1764664295731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764664295731 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  2 14:01:35 2025 " "Processing started: Tue Dec  2 14:01:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764664295731 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1764664295731 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ads_bus_system -c ads_bus_system " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ads_bus_system -c ads_bus_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1764664295731 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1764664295860 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1764664296220 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1764664296235 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "352 " "Peak virtual memory: 352 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764664296302 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  2 14:01:36 2025 " "Processing ended: Tue Dec  2 14:01:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764664296302 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764664296302 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764664296302 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1764664296302 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1764664296378 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1764664296746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764664296746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  2 14:01:36 2025 " "Processing started: Tue Dec  2 14:01:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764664296746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1764664296746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ads_bus_system -c ads_bus_system " "Command: quartus_sta ads_bus_system -c ads_bus_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1764664296746 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1764664296768 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1764664296829 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1764664296829 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764664296872 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764664296872 ""}
{ "Info" "ISTA_SDC_FOUND" "../constraints/ads_bus_system.sdc " "Reading SDC File: '../constraints/ads_bus_system.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1764664297056 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ads_bus_system.sdc 12 FPGA_CLK1_50 port " "Ignored filter at ads_bus_system.sdc(12): FPGA_CLK1_50 could not be matched with a port" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1764664297060 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ads_bus_system.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at ads_bus_system.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{FPGA_CLK1_50\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{FPGA_CLK1_50\}\] " "create_clock -name \{FPGA_CLK1_50\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{FPGA_CLK1_50\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664297061 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1764664297061 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ads_bus_system.sdc 23 FPGA_CLK1_50 clock " "Ignored filter at ads_bus_system.sdc(23): FPGA_CLK1_50 could not be matched with a clock" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1764664297061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_latency ads_bus_system.sdc 23 Positional argument <targets> with value \[get_clocks \{FPGA_CLK1_50\}\] contains zero elements " "Ignored set_clock_latency at ads_bus_system.sdc(23): Positional argument <targets> with value \[get_clocks \{FPGA_CLK1_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_latency -source -early 0.100 \[get_clocks \{FPGA_CLK1_50\}\] " "set_clock_latency -source -early 0.100 \[get_clocks \{FPGA_CLK1_50\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664297061 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1764664297061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_latency ads_bus_system.sdc 24 Positional argument <targets> with value \[get_clocks \{FPGA_CLK1_50\}\] contains zero elements " "Ignored set_clock_latency at ads_bus_system.sdc(24): Positional argument <targets> with value \[get_clocks \{FPGA_CLK1_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_latency -source -late 0.200 \[get_clocks \{FPGA_CLK1_50\}\] " "set_clock_latency -source -late 0.200 \[get_clocks \{FPGA_CLK1_50\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664297061 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1764664297061 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1764664297061 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ads_bus_system.sdc 37 GPIO_M1_* port " "Ignored filter at ads_bus_system.sdc(37): GPIO_M1_* could not be matched with a port" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1764664297061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 37 Argument <targets> is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(37): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 1.000 \[get_ports \{GPIO_M1_*\}\] " "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 1.000 \[get_ports \{GPIO_M1_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664297061 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1764664297061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 37 Argument -clock is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(37): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1764664297061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 38 Argument <targets> is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 3.000 \[get_ports \{GPIO_M1_*\}\] " "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 3.000 \[get_ports \{GPIO_M1_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664297061 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1764664297061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 38 Argument -clock is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(38): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1764664297061 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ads_bus_system.sdc 39 GPIO_M2_* port " "Ignored filter at ads_bus_system.sdc(39): GPIO_M2_* could not be matched with a port" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1764664297062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 39 Argument <targets> is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(39): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 1.000 \[get_ports \{GPIO_M2_*\}\] " "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 1.000 \[get_ports \{GPIO_M2_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664297062 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1764664297062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 39 Argument -clock is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(39): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1764664297062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 40 Argument <targets> is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(40): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 3.000 \[get_ports \{GPIO_M2_*\}\] " "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 3.000 \[get_ports \{GPIO_M2_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664297062 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1764664297062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 40 Argument -clock is an empty collection " "Ignored set_input_delay at ads_bus_system.sdc(40): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1764664297062 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ads_bus_system.sdc 43 KEY0 port " "Ignored filter at ads_bus_system.sdc(43): KEY0 could not be matched with a port" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1764664297062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ads_bus_system.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at ads_bus_system.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{KEY0\}\] " "set_false_path -from \[get_ports \{KEY0\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664297062 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1764664297062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 49 Argument <targets> is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{GPIO_M1_*\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{GPIO_M1_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664297062 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1764664297062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 49 Argument -clock is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(49): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1764664297062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 50 Argument <targets> is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 2.000 \[get_ports \{GPIO_M1_*\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 2.000 \[get_ports \{GPIO_M1_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664297062 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1764664297062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 50 Argument -clock is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(50): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1764664297062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 51 Argument <targets> is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{GPIO_M2_*\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{GPIO_M2_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664297062 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1764664297062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 51 Argument -clock is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(51): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1764664297062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 52 Argument <targets> is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(52): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 2.000 \[get_ports \{GPIO_M2_*\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 2.000 \[get_ports \{GPIO_M2_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664297062 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1764664297062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 52 Argument -clock is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(52): Argument -clock is an empty collection" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1764664297062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 55 Argument -clock is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(55): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{LED\[*\]\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{LED\[*\]\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664297062 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1764664297062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 56 Argument -clock is an empty collection " "Ignored set_output_delay at ads_bus_system.sdc(56): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 5.000 \[get_ports \{LED\[*\]\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 5.000 \[get_ports \{LED\[*\]\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764664297062 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1764664297062 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1764664297063 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1764664297064 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764664297064 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764664297068 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1764664297069 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1764664297072 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1764664297107 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1764664297107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.082 " "Worst-case setup slack is -3.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.082           -1546.310 CLOCK_50  " "   -3.082           -1546.310 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764664297107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.282 " "Worst-case hold slack is 0.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 CLOCK_50  " "    0.282               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764664297110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.813 " "Worst-case recovery slack is -1.813" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.813            -328.847 CLOCK_50  " "   -1.813            -328.847 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764664297111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.928 " "Worst-case removal slack is 1.928" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.928               0.000 CLOCK_50  " "    1.928               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764664297112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -876.419 CLOCK_50  " "   -3.000            -876.419 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764664297112 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764664297133 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764664297133 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1764664297135 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1764664297151 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1764664297434 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764664297488 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1764664297498 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1764664297498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.648 " "Worst-case setup slack is -2.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.648           -1308.472 CLOCK_50  " "   -2.648           -1308.472 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764664297499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.277 " "Worst-case hold slack is 0.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 CLOCK_50  " "    0.277               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764664297502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.500 " "Worst-case recovery slack is -1.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.500            -268.158 CLOCK_50  " "   -1.500            -268.158 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764664297504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.722 " "Worst-case removal slack is 1.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.722               0.000 CLOCK_50  " "    1.722               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764664297506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -876.342 CLOCK_50  " "   -3.000            -876.342 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764664297507 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764664297535 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764664297535 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1764664297538 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764664297600 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1764664297603 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1764664297603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.314 " "Worst-case setup slack is -1.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.314            -532.460 CLOCK_50  " "   -1.314            -532.460 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764664297605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.132 " "Worst-case hold slack is 0.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 CLOCK_50  " "    0.132               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764664297608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.662 " "Worst-case recovery slack is -0.662" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.662            -110.668 CLOCK_50  " "   -0.662            -110.668 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764664297610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.125 " "Worst-case removal slack is 1.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.125               0.000 CLOCK_50  " "    1.125               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764664297612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1092.867 CLOCK_50  " "   -3.000           -1092.867 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764664297613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764664297613 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764664297638 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764664297638 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1764664297849 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1764664297849 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 31 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "540 " "Peak virtual memory: 540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764664297877 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  2 14:01:37 2025 " "Processing ended: Tue Dec  2 14:01:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764664297877 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764664297877 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764664297877 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1764664297877 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1764664298382 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764664298382 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  2 14:01:38 2025 " "Processing started: Tue Dec  2 14:01:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764664298382 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1764664298382 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ads_bus_system -c ads_bus_system " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ads_bus_system -c ads_bus_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1764664298382 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1764664298534 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ads_bus_system.vo /home/prabathbk/Serial-System-Bus/quartus/simulation/modelsim/ simulation " "Generated file ads_bus_system.vo in folder \"/home/prabathbk/Serial-System-Bus/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1764664298694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "607 " "Peak virtual memory: 607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764664298709 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  2 14:01:38 2025 " "Processing ended: Tue Dec  2 14:01:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764664298709 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764664298709 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764664298709 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1764664298709 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 138 s " "Quartus Prime Full Compilation was successful. 0 errors, 138 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1764664298798 ""}
