Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/mtayler/ceng450/register_file_alu/test_alu_isim_beh.exe -prj /home/mtayler/ceng450/register_file_alu/test_alu_beh.prj work.test_alu 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/mtayler/ceng450/register_file_alu/ALU8_16.vhd" into library work
Parsing VHDL file "/home/mtayler/ceng450/register_file_alu/ALU8_16TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98644 KB
Fuse CPU Usage: 880 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity alu [alu_default]
Compiling architecture behavior of entity test_alu
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Built simulation executable /home/mtayler/ceng450/register_file_alu/test_alu_isim_beh.exe
Fuse Memory Usage: 670212 KB
Fuse CPU Usage: 950 ms
GCC CPU Usage: 220 ms
