X86_64 R+po-po+mfence-mfence
"PodWR PodRW Coe MFencedWW MFencedWR Fre"
Cycle=Fre PodWR PodRW Coe MFencedWW MFencedWR
Relax=PodWR
Safe=Fre Coe PodRW MFencedWW MFencedWR
Generator=diy7 (version 7.55+01(dev))
Prefetch=0:x=F,0:z=W,1:z=F,1:x=T
Com=Co Fr
Orig=PodWR PodRW Coe MFencedWW MFencedWR Fre
Align=
{
uint64_t z; uint64_t y; uint64_t x; uint64_t a; uint64_t 1:rax;

}
 P0            | P1            ;
 movq $1,(x)   | movq $2,(z)   ;
 movq (y),%rax | mfence        ;
 movq $1,(z)   | movq $1,(a)   ;
               | mfence        ;
               | movq (x),%rax ;
exists (z=2 /\ 1:rax=0)
