// Seed: 3657727795
module module_0 (
    output wor id_0,
    input tri1 id_1,
    input supply1 id_2,
    input uwire id_3,
    output wor id_4,
    input wor id_5
);
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    output tri id_2,
    output supply1 id_3,
    input wire id_4,
    output logic id_5,
    output logic id_6,
    input tri id_7,
    output tri1 id_8,
    output tri id_9,
    input wor id_10,
    input supply0 id_11
);
  always #id_13 begin : LABEL_0
    if (1'h0) id_5 <= id_0;
    id_6 <= -1;
  end
  module_0 modCall_1 (
      id_8,
      id_11,
      id_4,
      id_7,
      id_2,
      id_4
  );
endmodule : SymbolIdentifier
