// Seed: 1158436047
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_9;
  module_0 modCall_1 (
      id_4,
      id_2
  );
  wire id_10;
  final begin : LABEL_0
    id_4 = 1 * id_8 << 1;
  end
  parameter id_11 = id_6;
endprogram
