//`timescale 1ns/1ps

//module rom_reader_test();

//reg clk;
//reg reset;
//wire [10:0] addr;
//wire [15:0] data; 

//rom_reader uut (
//    .clk(clk),
//    .reset(reset),
//    .addr(addr),
//    .data(data)
//);

//initial begin
//    clk = 0;
//    forever #5 clk = ~clk;  
//end

//initial begin
//    reset = 1;
//    #20 reset = 0;
//    #500;
//end

//endmodule


