-- ==============================================================
-- File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ==============================================================

library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity secure_enclave_AXILiteS_s_axi is
generic (
    C_S_AXI_ADDR_WIDTH    : INTEGER := 8;
    C_S_AXI_DATA_WIDTH    : INTEGER := 32);
port (
    -- axi4 lite slave signals
    ACLK                  :in   STD_LOGIC;
    ARESET                :in   STD_LOGIC;
    ACLK_EN               :in   STD_LOGIC;
    AWADDR                :in   STD_LOGIC_VECTOR(C_S_AXI_ADDR_WIDTH-1 downto 0);
    AWVALID               :in   STD_LOGIC;
    AWREADY               :out  STD_LOGIC;
    WDATA                 :in   STD_LOGIC_VECTOR(C_S_AXI_DATA_WIDTH-1 downto 0);
    WSTRB                 :in   STD_LOGIC_VECTOR(C_S_AXI_DATA_WIDTH/8-1 downto 0);
    WVALID                :in   STD_LOGIC;
    WREADY                :out  STD_LOGIC;
    BRESP                 :out  STD_LOGIC_VECTOR(1 downto 0);
    BVALID                :out  STD_LOGIC;
    BREADY                :in   STD_LOGIC;
    ARADDR                :in   STD_LOGIC_VECTOR(C_S_AXI_ADDR_WIDTH-1 downto 0);
    ARVALID               :in   STD_LOGIC;
    ARREADY               :out  STD_LOGIC;
    RDATA                 :out  STD_LOGIC_VECTOR(C_S_AXI_DATA_WIDTH-1 downto 0);
    RRESP                 :out  STD_LOGIC_VECTOR(1 downto 0);
    RVALID                :out  STD_LOGIC;
    RREADY                :in   STD_LOGIC;
    interrupt             :out  STD_LOGIC;
    -- user signals
    ap_start              :out  STD_LOGIC;
    ap_done               :in   STD_LOGIC;
    ap_ready              :in   STD_LOGIC;
    ap_idle               :in   STD_LOGIC;
    ap_return             :in   STD_LOGIC_VECTOR(31 downto 0);
    secure_storage_in_V_address0 :in   STD_LOGIC_VECTOR(0 downto 0);
    secure_storage_in_V_ce0 :in   STD_LOGIC;
    secure_storage_in_V_q0 :out  STD_LOGIC_VECTOR(127 downto 0);
    pin_attempt_V         :out  STD_LOGIC_VECTOR(127 downto 0);
    pin_attempt_V_ap_vld  :out  STD_LOGIC;
    secure_storage_out_V_address0 :in   STD_LOGIC_VECTOR(0 downto 0);
    secure_storage_out_V_ce0 :in   STD_LOGIC;
    secure_storage_out_V_we0 :in   STD_LOGIC;
    secure_storage_out_V_d0 :in   STD_LOGIC_VECTOR(127 downto 0);
    counter_in            :out  STD_LOGIC_VECTOR(31 downto 0);
    counter_in_ap_vld     :out  STD_LOGIC;
    increment_counter     :in   STD_LOGIC_VECTOR(31 downto 0);
    increment_counter_ap_vld :in   STD_LOGIC;
    reset_counter         :in   STD_LOGIC_VECTOR(31 downto 0);
    reset_counter_ap_vld  :in   STD_LOGIC
);
end entity secure_enclave_AXILiteS_s_axi;

-- ------------------------Address Info-------------------
-- 0x00 : Control signals
--        bit 0  - ap_start (Read/Write/COH)
--        bit 1  - ap_done (Read/COR)
--        bit 2  - ap_idle (Read)
--        bit 3  - ap_ready (Read)
--        bit 7  - auto_restart (Read/Write)
--        others - reserved
-- 0x04 : Global Interrupt Enable Register
--        bit 0  - Global Interrupt Enable (Read/Write)
--        others - reserved
-- 0x08 : IP Interrupt Enable Register (Read/Write)
--        bit 0  - Channel 0 (ap_done)
--        bit 1  - Channel 1 (ap_ready)
--        others - reserved
-- 0x0c : IP Interrupt Status Register (Read/TOW)
--        bit 0  - Channel 0 (ap_done)
--        bit 1  - Channel 1 (ap_ready)
--        others - reserved
-- 0x10 : Data signal of ap_return
--        bit 31~0 - ap_return[31:0] (Read)
-- 0x40 : Data signal of pin_attempt_V
--        bit 31~0 - pin_attempt_V[31:0] (Read/Write)
-- 0x44 : Data signal of pin_attempt_V
--        bit 31~0 - pin_attempt_V[63:32] (Read/Write)
-- 0x48 : Data signal of pin_attempt_V
--        bit 31~0 - pin_attempt_V[95:64] (Read/Write)
-- 0x4c : Data signal of pin_attempt_V
--        bit 31~0 - pin_attempt_V[127:96] (Read/Write)
-- 0x50 : Control signal of pin_attempt_V
--        bit 0  - pin_attempt_V_ap_vld (Read/Write/SC)
--        others - reserved
-- 0x80 : Data signal of counter_in
--        bit 31~0 - counter_in[31:0] (Read/Write)
-- 0x84 : Control signal of counter_in
--        bit 0  - counter_in_ap_vld (Read/Write/SC)
--        others - reserved
-- 0x88 : Data signal of increment_counter
--        bit 31~0 - increment_counter[31:0] (Read)
-- 0x8c : Control signal of increment_counter
--        bit 0  - increment_counter_ap_vld (Read/COR)
--        others - reserved
-- 0x90 : Data signal of reset_counter
--        bit 31~0 - reset_counter[31:0] (Read)
-- 0x94 : Control signal of reset_counter
--        bit 0  - reset_counter_ap_vld (Read/COR)
--        others - reserved
-- 0x20 ~
-- 0x3f : Memory 'secure_storage_in_V' (2 * 128b)
--        Word 4n   : bit [31:0] - secure_storage_in_V[n][31: 0]
--        Word 4n+1 : bit [31:0] - secure_storage_in_V[n][63:32]
--        Word 4n+2 : bit [31:0] - secure_storage_in_V[n][95:64]
--        Word 4n+3 : bit [31:0] - secure_storage_in_V[n][127:96]
-- 0x60 ~
-- 0x7f : Memory 'secure_storage_out_V' (2 * 128b)
--        Word 4n   : bit [31:0] - secure_storage_out_V[n][31: 0]
--        Word 4n+1 : bit [31:0] - secure_storage_out_V[n][63:32]
--        Word 4n+2 : bit [31:0] - secure_storage_out_V[n][95:64]
--        Word 4n+3 : bit [31:0] - secure_storage_out_V[n][127:96]
-- (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

architecture behave of secure_enclave_AXILiteS_s_axi is
    type states is (wridle, wrdata, wrresp, rdidle, rddata);  -- read and write fsm states
    signal wstate, wnext, rstate, rnext: states;
    constant ADDR_AP_CTRL                   : INTEGER := 16#00#;
    constant ADDR_GIE                       : INTEGER := 16#04#;
    constant ADDR_IER                       : INTEGER := 16#08#;
    constant ADDR_ISR                       : INTEGER := 16#0c#;
    constant ADDR_AP_RETURN_0               : INTEGER := 16#10#;
    constant ADDR_PIN_ATTEMPT_V_DATA_0      : INTEGER := 16#40#;
    constant ADDR_PIN_ATTEMPT_V_DATA_1      : INTEGER := 16#44#;
    constant ADDR_PIN_ATTEMPT_V_DATA_2      : INTEGER := 16#48#;
    constant ADDR_PIN_ATTEMPT_V_DATA_3      : INTEGER := 16#4c#;
    constant ADDR_PIN_ATTEMPT_V_CTRL        : INTEGER := 16#50#;
    constant ADDR_COUNTER_IN_DATA_0         : INTEGER := 16#80#;
    constant ADDR_COUNTER_IN_CTRL           : INTEGER := 16#84#;
    constant ADDR_INCREMENT_COUNTER_DATA_0  : INTEGER := 16#88#;
    constant ADDR_INCREMENT_COUNTER_CTRL    : INTEGER := 16#8c#;
    constant ADDR_RESET_COUNTER_DATA_0      : INTEGER := 16#90#;
    constant ADDR_RESET_COUNTER_CTRL        : INTEGER := 16#94#;
    constant ADDR_SECURE_STORAGE_IN_V_BASE  : INTEGER := 16#20#;
    constant ADDR_SECURE_STORAGE_IN_V_HIGH  : INTEGER := 16#3f#;
    constant ADDR_SECURE_STORAGE_OUT_V_BASE : INTEGER := 16#60#;
    constant ADDR_SECURE_STORAGE_OUT_V_HIGH : INTEGER := 16#7f#;
    constant ADDR_BITS         : INTEGER := 8;

    signal waddr               : UNSIGNED(ADDR_BITS-1 downto 0);
    signal wmask               : UNSIGNED(31 downto 0);
    signal aw_hs               : STD_LOGIC;
    signal w_hs                : STD_LOGIC;
    signal rdata_data          : UNSIGNED(31 downto 0);
    signal ar_hs               : STD_LOGIC;
    signal raddr               : UNSIGNED(ADDR_BITS-1 downto 0);
    signal AWREADY_t           : STD_LOGIC;
    signal WREADY_t            : STD_LOGIC;
    signal ARREADY_t           : STD_LOGIC;
    signal RVALID_t            : STD_LOGIC;
    -- internal registers
    signal int_ap_idle         : STD_LOGIC;
    signal int_ap_ready        : STD_LOGIC;
    signal int_ap_done         : STD_LOGIC;
    signal int_ap_start        : STD_LOGIC;
    signal int_auto_restart    : STD_LOGIC;
    signal int_gie             : STD_LOGIC;
    signal int_ier             : UNSIGNED(1 downto 0);
    signal int_isr             : UNSIGNED(1 downto 0);
    signal int_ap_return       : UNSIGNED(31 downto 0);
    signal int_pin_attempt_V   : UNSIGNED(127 downto 0);
    signal int_pin_attempt_V_ap_vld : STD_LOGIC;
    signal int_counter_in      : UNSIGNED(31 downto 0);
    signal int_counter_in_ap_vld : STD_LOGIC;
    signal int_increment_counter : UNSIGNED(31 downto 0);
    signal int_increment_counter_ap_vld : STD_LOGIC;
    signal int_reset_counter   : UNSIGNED(31 downto 0);
    signal int_reset_counter_ap_vld : STD_LOGIC;
    -- memory signals
    signal int_secure_storage_in_V_address0 : UNSIGNED(0 downto 0);
    signal int_secure_storage_in_V_ce0 : STD_LOGIC;
    signal int_secure_storage_in_V_we0 : STD_LOGIC;
    signal int_secure_storage_in_V_be0 : UNSIGNED(15 downto 0);
    signal int_secure_storage_in_V_d0 : UNSIGNED(127 downto 0);
    signal int_secure_storage_in_V_q0 : UNSIGNED(127 downto 0);
    signal int_secure_storage_in_V_address1 : UNSIGNED(0 downto 0);
    signal int_secure_storage_in_V_ce1 : STD_LOGIC;
    signal int_secure_storage_in_V_we1 : STD_LOGIC;
    signal int_secure_storage_in_V_be1 : UNSIGNED(15 downto 0);
    signal int_secure_storage_in_V_d1 : UNSIGNED(127 downto 0);
    signal int_secure_storage_in_V_q1 : UNSIGNED(127 downto 0);
    signal int_secure_storage_in_V_read : STD_LOGIC;
    signal int_secure_storage_in_V_write : STD_LOGIC;
    signal int_secure_storage_in_V_shift : UNSIGNED(1 downto 0);
    signal int_secure_storage_out_V_address0 : UNSIGNED(0 downto 0);
    signal int_secure_storage_out_V_ce0 : STD_LOGIC;
    signal int_secure_storage_out_V_we0 : STD_LOGIC;
    signal int_secure_storage_out_V_be0 : UNSIGNED(15 downto 0);
    signal int_secure_storage_out_V_d0 : UNSIGNED(127 downto 0);
    signal int_secure_storage_out_V_q0 : UNSIGNED(127 downto 0);
    signal int_secure_storage_out_V_address1 : UNSIGNED(0 downto 0);
    signal int_secure_storage_out_V_ce1 : STD_LOGIC;
    signal int_secure_storage_out_V_we1 : STD_LOGIC;
    signal int_secure_storage_out_V_be1 : UNSIGNED(15 downto 0);
    signal int_secure_storage_out_V_d1 : UNSIGNED(127 downto 0);
    signal int_secure_storage_out_V_q1 : UNSIGNED(127 downto 0);
    signal int_secure_storage_out_V_read : STD_LOGIC;
    signal int_secure_storage_out_V_write : STD_LOGIC;
    signal int_secure_storage_out_V_shift : UNSIGNED(1 downto 0);

    component secure_enclave_AXILiteS_s_axi_ram is
        generic (
            BYTES   : INTEGER :=4;
            DEPTH   : INTEGER :=256;
            AWIDTH  : INTEGER :=8);
        port (
            clk0    : in  STD_LOGIC;
            address0: in  UNSIGNED(AWIDTH-1 downto 0);
            ce0     : in  STD_LOGIC;
            we0     : in  STD_LOGIC;
            be0     : in  UNSIGNED(BYTES-1 downto 0);
            d0      : in  UNSIGNED(BYTES*8-1 downto 0);
            q0      : out UNSIGNED(BYTES*8-1 downto 0);
            clk1    : in  STD_LOGIC;
            address1: in  UNSIGNED(AWIDTH-1 downto 0);
            ce1     : in  STD_LOGIC;
            we1     : in  STD_LOGIC;
            be1     : in  UNSIGNED(BYTES-1 downto 0);
            d1      : in  UNSIGNED(BYTES*8-1 downto 0);
            q1      : out UNSIGNED(BYTES*8-1 downto 0));
    end component secure_enclave_AXILiteS_s_axi_ram;

    function log2 (x : INTEGER) return INTEGER is
        variable n, m : INTEGER;
    begin
        n := 1;
        m := 2;
        while m < x loop
            n := n + 1;
            m := m * 2;
        end loop;
        return n;
    end function log2;

begin
-- ----------------------- Instantiation------------------
-- int_secure_storage_in_V
int_secure_storage_in_V : secure_enclave_AXILiteS_s_axi_ram
generic map (
     BYTES    => 16,
     DEPTH    => 2,
     AWIDTH   => log2(2))
port map (
     clk0     => ACLK,
     address0 => int_secure_storage_in_V_address0,
     ce0      => int_secure_storage_in_V_ce0,
     we0      => int_secure_storage_in_V_we0,
     be0      => int_secure_storage_in_V_be0,
     d0       => int_secure_storage_in_V_d0,
     q0       => int_secure_storage_in_V_q0,
     clk1     => ACLK,
     address1 => int_secure_storage_in_V_address1,
     ce1      => int_secure_storage_in_V_ce1,
     we1      => int_secure_storage_in_V_we1,
     be1      => int_secure_storage_in_V_be1,
     d1       => int_secure_storage_in_V_d1,
     q1       => int_secure_storage_in_V_q1);
-- int_secure_storage_out_V
int_secure_storage_out_V : secure_enclave_AXILiteS_s_axi_ram
generic map (
     BYTES    => 16,
     DEPTH    => 2,
     AWIDTH   => log2(2))
port map (
     clk0     => ACLK,
     address0 => int_secure_storage_out_V_address0,
     ce0      => int_secure_storage_out_V_ce0,
     we0      => int_secure_storage_out_V_we0,
     be0      => int_secure_storage_out_V_be0,
     d0       => int_secure_storage_out_V_d0,
     q0       => int_secure_storage_out_V_q0,
     clk1     => ACLK,
     address1 => int_secure_storage_out_V_address1,
     ce1      => int_secure_storage_out_V_ce1,
     we1      => int_secure_storage_out_V_we1,
     be1      => int_secure_storage_out_V_be1,
     d1       => int_secure_storage_out_V_d1,
     q1       => int_secure_storage_out_V_q1);

-- ----------------------- AXI WRITE ---------------------
    AWREADY_t <=  '1' when wstate = wridle else '0';
    AWREADY   <=  not ARESET and AWREADY_t;
    WREADY_t  <=  '1' when wstate = wrdata else '0';
    WREADY    <=  WREADY_t;
    BRESP     <=  "00";  -- OKAY
    BVALID    <=  '1' when wstate = wrresp else '0';
    wmask     <=  (31 downto 24 => WSTRB(3), 23 downto 16 => WSTRB(2), 15 downto 8 => WSTRB(1), 7 downto 0 => WSTRB(0));
    aw_hs     <=  AWVALID and AWREADY_t;
    w_hs      <=  WVALID and WREADY_t;

    -- write FSM
    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                wstate <= wridle;
            elsif (ACLK_EN = '1') then
                wstate <= wnext;
            end if;
        end if;
    end process;

    process (wstate, AWVALID, WVALID, BREADY)
    begin
        case (wstate) is
        when wridle =>
            if (AWVALID = '1') then
                wnext <= wrdata;
            else
                wnext <= wridle;
            end if;
        when wrdata =>
            if (WVALID = '1') then
                wnext <= wrresp;
            else
                wnext <= wrdata;
            end if;
        when wrresp =>
            if (BREADY = '1') then
                wnext <= wridle;
            else
                wnext <= wrresp;
            end if;
        when others =>
            wnext <= wridle;
        end case;
    end process;

    waddr_proc : process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ACLK_EN = '1') then
                if (aw_hs = '1') then
                    waddr <= UNSIGNED(AWADDR(ADDR_BITS-1 downto 0));
                end if;
            end if;
        end if;
    end process;

-- ----------------------- AXI READ ----------------------
    ARREADY_t <= '1' when (rstate = rdidle) else '0';
    ARREADY <= not ARESET and ARREADY_t;
    RDATA   <= STD_LOGIC_VECTOR(rdata_data);
    RRESP   <= "00";  -- OKAY
    RVALID_t  <= '1' when (rstate = rddata) and (int_secure_storage_in_V_read = '0') and (int_secure_storage_out_V_read = '0') else '0';
    RVALID    <= RVALID_t;
    ar_hs   <= ARVALID and ARREADY_t;
    raddr   <= UNSIGNED(ARADDR(ADDR_BITS-1 downto 0));

    -- read FSM
    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                rstate <= rdidle;
            elsif (ACLK_EN = '1') then
                rstate <= rnext;
            end if;
        end if;
    end process;

    process (rstate, ARVALID, RREADY, RVALID_t)
    begin
        case (rstate) is
        when rdidle =>
            if (ARVALID = '1') then
                rnext <= rddata;
            else
                rnext <= rdidle;
            end if;
        when rddata =>
            if (RREADY = '1' and RVALID_t = '1') then
                rnext <= rdidle;
            else
                rnext <= rddata;
            end if;
        when others =>
            rnext <= rdidle;
        end case;
    end process;

    rdata_proc : process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ACLK_EN = '1') then
                if (ar_hs = '1') then
                    case (TO_INTEGER(raddr)) is
                    when ADDR_AP_CTRL =>
                        rdata_data <= (7 => int_auto_restart, 3 => int_ap_ready, 2 => int_ap_idle, 1 => int_ap_done, 0 => int_ap_start, others => '0');
                    when ADDR_GIE =>
                        rdata_data <= (0 => int_gie, others => '0');
                    when ADDR_IER =>
                        rdata_data <= (1 => int_ier(1), 0 => int_ier(0), others => '0');
                    when ADDR_ISR =>
                        rdata_data <= (1 => int_isr(1), 0 => int_isr(0), others => '0');
                    when ADDR_AP_RETURN_0 =>
                        rdata_data <= RESIZE(int_ap_return(31 downto 0), 32);
                    when ADDR_PIN_ATTEMPT_V_DATA_0 =>
                        rdata_data <= RESIZE(int_pin_attempt_V(31 downto 0), 32);
                    when ADDR_PIN_ATTEMPT_V_DATA_1 =>
                        rdata_data <= RESIZE(int_pin_attempt_V(63 downto 32), 32);
                    when ADDR_PIN_ATTEMPT_V_DATA_2 =>
                        rdata_data <= RESIZE(int_pin_attempt_V(95 downto 64), 32);
                    when ADDR_PIN_ATTEMPT_V_DATA_3 =>
                        rdata_data <= RESIZE(int_pin_attempt_V(127 downto 96), 32);
                    when ADDR_PIN_ATTEMPT_V_CTRL =>
                        rdata_data <= (0 => int_pin_attempt_V_ap_vld, others => '0');
                    when ADDR_COUNTER_IN_DATA_0 =>
                        rdata_data <= RESIZE(int_counter_in(31 downto 0), 32);
                    when ADDR_COUNTER_IN_CTRL =>
                        rdata_data <= (0 => int_counter_in_ap_vld, others => '0');
                    when ADDR_INCREMENT_COUNTER_DATA_0 =>
                        rdata_data <= RESIZE(int_increment_counter(31 downto 0), 32);
                    when ADDR_INCREMENT_COUNTER_CTRL =>
                        rdata_data <= (0 => int_increment_counter_ap_vld, others => '0');
                    when ADDR_RESET_COUNTER_DATA_0 =>
                        rdata_data <= RESIZE(int_reset_counter(31 downto 0), 32);
                    when ADDR_RESET_COUNTER_CTRL =>
                        rdata_data <= (0 => int_reset_counter_ap_vld, others => '0');
                    when others =>
                        rdata_data <= (others => '0');
                    end case;
                elsif (int_secure_storage_in_V_read = '1') then
                    rdata_data <= RESIZE(SHIFT_RIGHT(int_secure_storage_in_V_q1, TO_INTEGER(int_secure_storage_in_V_shift)*32), 32);
                elsif (int_secure_storage_out_V_read = '1') then
                    rdata_data <= RESIZE(SHIFT_RIGHT(int_secure_storage_out_V_q1, TO_INTEGER(int_secure_storage_out_V_shift)*32), 32);
                end if;
            end if;
        end if;
    end process;

-- ----------------------- Register logic ----------------
    interrupt            <= int_gie and (int_isr(0) or int_isr(1));
    ap_start             <= int_ap_start;
    int_ap_idle          <= ap_idle;
    int_ap_ready         <= ap_ready;
    pin_attempt_V        <= STD_LOGIC_VECTOR(int_pin_attempt_V);
    pin_attempt_V_ap_vld <= int_pin_attempt_V_ap_vld;
    counter_in           <= STD_LOGIC_VECTOR(int_counter_in);
    counter_in_ap_vld    <= int_counter_in_ap_vld;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_ap_start <= '0';
            elsif (ACLK_EN = '1') then
                if (w_hs = '1' and waddr = ADDR_AP_CTRL and WSTRB(0) = '1' and WDATA(0) = '1') then
                    int_ap_start <= '1';
                elsif (int_ap_ready = '1') then
                    int_ap_start <= int_auto_restart; -- clear on handshake/auto restart
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_ap_done <= '0';
            elsif (ACLK_EN = '1') then
                if (ap_done = '1') then
                    int_ap_done <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_AP_CTRL) then
                    int_ap_done <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_auto_restart <= '0';
            elsif (ACLK_EN = '1') then
                if (w_hs = '1' and waddr = ADDR_AP_CTRL and WSTRB(0) = '1') then
                    int_auto_restart <= WDATA(7);
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_gie <= '0';
            elsif (ACLK_EN = '1') then
                if (w_hs = '1' and waddr = ADDR_GIE and WSTRB(0) = '1') then
                    int_gie <= WDATA(0);
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_ier <= "00";
            elsif (ACLK_EN = '1') then
                if (w_hs = '1' and waddr = ADDR_IER and WSTRB(0) = '1') then
                    int_ier <= UNSIGNED(WDATA(1 downto 0));
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_isr(0) <= '0';
            elsif (ACLK_EN = '1') then
                if (int_ier(0) = '1' and ap_done = '1') then
                    int_isr(0) <= '1';
                elsif (w_hs = '1' and waddr = ADDR_ISR and WSTRB(0) = '1') then
                    int_isr(0) <= int_isr(0) xor WDATA(0); -- toggle on write
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_isr(1) <= '0';
            elsif (ACLK_EN = '1') then
                if (int_ier(1) = '1' and ap_ready = '1') then
                    int_isr(1) <= '1';
                elsif (w_hs = '1' and waddr = ADDR_ISR and WSTRB(0) = '1') then
                    int_isr(1) <= int_isr(1) xor WDATA(1); -- toggle on write
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_ap_return <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (ap_done = '1') then
                    int_ap_return <= UNSIGNED(ap_return);
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ACLK_EN = '1') then
                if (w_hs = '1' and waddr = ADDR_PIN_ATTEMPT_V_DATA_0) then
                    int_pin_attempt_V(31 downto 0) <= (UNSIGNED(WDATA(31 downto 0)) and wmask(31 downto 0)) or ((not wmask(31 downto 0)) and int_pin_attempt_V(31 downto 0));
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ACLK_EN = '1') then
                if (w_hs = '1' and waddr = ADDR_PIN_ATTEMPT_V_DATA_1) then
                    int_pin_attempt_V(63 downto 32) <= (UNSIGNED(WDATA(31 downto 0)) and wmask(31 downto 0)) or ((not wmask(31 downto 0)) and int_pin_attempt_V(63 downto 32));
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ACLK_EN = '1') then
                if (w_hs = '1' and waddr = ADDR_PIN_ATTEMPT_V_DATA_2) then
                    int_pin_attempt_V(95 downto 64) <= (UNSIGNED(WDATA(31 downto 0)) and wmask(31 downto 0)) or ((not wmask(31 downto 0)) and int_pin_attempt_V(95 downto 64));
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ACLK_EN = '1') then
                if (w_hs = '1' and waddr = ADDR_PIN_ATTEMPT_V_DATA_3) then
                    int_pin_attempt_V(127 downto 96) <= (UNSIGNED(WDATA(31 downto 0)) and wmask(31 downto 0)) or ((not wmask(31 downto 0)) and int_pin_attempt_V(127 downto 96));
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_pin_attempt_V_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (w_hs  = '1' and waddr = ADDR_PIN_ATTEMPT_V_CTRL and WSTRB(0) = '1' and WDATA(0) = '1') then
                    int_pin_attempt_V_ap_vld <= '1';
                else
                    int_pin_attempt_V_ap_vld <= '0'; -- self clear
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ACLK_EN = '1') then
                if (w_hs = '1' and waddr = ADDR_COUNTER_IN_DATA_0) then
                    int_counter_in(31 downto 0) <= (UNSIGNED(WDATA(31 downto 0)) and wmask(31 downto 0)) or ((not wmask(31 downto 0)) and int_counter_in(31 downto 0));
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_counter_in_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (w_hs  = '1' and waddr = ADDR_COUNTER_IN_CTRL and WSTRB(0) = '1' and WDATA(0) = '1') then
                    int_counter_in_ap_vld <= '1';
                else
                    int_counter_in_ap_vld <= '0'; -- self clear
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_increment_counter <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (increment_counter_ap_vld = '1') then
                    int_increment_counter <= UNSIGNED(increment_counter); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_increment_counter_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (increment_counter_ap_vld = '1') then
                    int_increment_counter_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_INCREMENT_COUNTER_CTRL) then
                    int_increment_counter_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_reset_counter <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (reset_counter_ap_vld = '1') then
                    int_reset_counter <= UNSIGNED(reset_counter); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_reset_counter_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (reset_counter_ap_vld = '1') then
                    int_reset_counter_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_RESET_COUNTER_CTRL) then
                    int_reset_counter_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;


-- ----------------------- Memory logic ------------------
    -- secure_storage_in_V
    int_secure_storage_in_V_address0 <= UNSIGNED(secure_storage_in_V_address0);
    int_secure_storage_in_V_ce0 <= secure_storage_in_V_ce0;
    int_secure_storage_in_V_we0 <= '0';
    int_secure_storage_in_V_be0 <= (others => '0');
    int_secure_storage_in_V_d0 <= (others => '0');
    secure_storage_in_V_q0 <= STD_LOGIC_VECTOR(RESIZE(int_secure_storage_in_V_q0, 128));
    int_secure_storage_in_V_address1 <= raddr(4 downto 4) when ar_hs = '1' else waddr(4 downto 4);
    int_secure_storage_in_V_ce1 <= '1' when ar_hs = '1' or (int_secure_storage_in_V_write = '1' and WVALID  = '1') else '0';
    int_secure_storage_in_V_we1 <= '1' when int_secure_storage_in_V_write = '1' and WVALID = '1' else '0';
    int_secure_storage_in_V_be1 <= SHIFT_LEFT(RESIZE(UNSIGNED(WSTRB), 16), TO_INTEGER(waddr(3 downto 2)) * 4);
    int_secure_storage_in_V_d1 <= RESIZE(UNSIGNED(WDATA) & UNSIGNED(WDATA) & UNSIGNED(WDATA) & UNSIGNED(WDATA), 128);
    -- secure_storage_out_V
    int_secure_storage_out_V_address0 <= UNSIGNED(secure_storage_out_V_address0);
    int_secure_storage_out_V_ce0 <= secure_storage_out_V_ce0;
    int_secure_storage_out_V_we0 <= secure_storage_out_V_we0;
    int_secure_storage_out_V_be0 <= (others => secure_storage_out_V_we0);
    int_secure_storage_out_V_d0 <= RESIZE(UNSIGNED(secure_storage_out_V_d0), 128);
    int_secure_storage_out_V_address1 <= raddr(4 downto 4) when ar_hs = '1' else waddr(4 downto 4);
    int_secure_storage_out_V_ce1 <= '1' when ar_hs = '1' or (int_secure_storage_out_V_write = '1' and WVALID  = '1') else '0';
    int_secure_storage_out_V_we1 <= '1' when int_secure_storage_out_V_write = '1' and WVALID = '1' else '0';
    int_secure_storage_out_V_be1 <= SHIFT_LEFT(RESIZE(UNSIGNED(WSTRB), 16), TO_INTEGER(waddr(3 downto 2)) * 4);
    int_secure_storage_out_V_d1 <= RESIZE(UNSIGNED(WDATA) & UNSIGNED(WDATA) & UNSIGNED(WDATA) & UNSIGNED(WDATA), 128);

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_secure_storage_in_V_read <= '0';
            elsif (ACLK_EN = '1') then
                if (ar_hs = '1' and raddr >= ADDR_SECURE_STORAGE_IN_V_BASE and raddr <= ADDR_SECURE_STORAGE_IN_V_HIGH) then
                    int_secure_storage_in_V_read <= '1';
                else
                    int_secure_storage_in_V_read <= '0';
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_secure_storage_in_V_write <= '0';
            elsif (ACLK_EN = '1') then
                if (aw_hs = '1' and UNSIGNED(AWADDR(ADDR_BITS-1 downto 0)) >= ADDR_SECURE_STORAGE_IN_V_BASE and UNSIGNED(AWADDR(ADDR_BITS-1 downto 0)) <= ADDR_SECURE_STORAGE_IN_V_HIGH) then
                    int_secure_storage_in_V_write <= '1';
                elsif (WVALID = '1') then
                    int_secure_storage_in_V_write <= '0';
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ACLK_EN = '1') then
                if (ar_hs = '1') then
                    int_secure_storage_in_V_shift <= raddr(3 downto 2);
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_secure_storage_out_V_read <= '0';
            elsif (ACLK_EN = '1') then
                if (ar_hs = '1' and raddr >= ADDR_SECURE_STORAGE_OUT_V_BASE and raddr <= ADDR_SECURE_STORAGE_OUT_V_HIGH) then
                    int_secure_storage_out_V_read <= '1';
                else
                    int_secure_storage_out_V_read <= '0';
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_secure_storage_out_V_write <= '0';
            elsif (ACLK_EN = '1') then
                if (aw_hs = '1' and UNSIGNED(AWADDR(ADDR_BITS-1 downto 0)) >= ADDR_SECURE_STORAGE_OUT_V_BASE and UNSIGNED(AWADDR(ADDR_BITS-1 downto 0)) <= ADDR_SECURE_STORAGE_OUT_V_HIGH) then
                    int_secure_storage_out_V_write <= '1';
                elsif (WVALID = '1') then
                    int_secure_storage_out_V_write <= '0';
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ACLK_EN = '1') then
                if (ar_hs = '1') then
                    int_secure_storage_out_V_shift <= raddr(3 downto 2);
                end if;
            end if;
        end if;
    end process;


end architecture behave;

library IEEE;
USE IEEE.std_logic_1164.all;
USE IEEE.numeric_std.all;

entity secure_enclave_AXILiteS_s_axi_ram is
    generic (
        BYTES   : INTEGER :=4;
        DEPTH   : INTEGER :=256;
        AWIDTH  : INTEGER :=8);
    port (
        clk0    : in  STD_LOGIC;
        address0: in  UNSIGNED(AWIDTH-1 downto 0);
        ce0     : in  STD_LOGIC;
        we0     : in  STD_LOGIC;
        be0     : in  UNSIGNED(BYTES-1 downto 0);
        d0      : in  UNSIGNED(BYTES*8-1 downto 0);
        q0      : out UNSIGNED(BYTES*8-1 downto 0);
        clk1    : in  STD_LOGIC;
        address1: in  UNSIGNED(AWIDTH-1 downto 0);
        ce1     : in  STD_LOGIC;
        we1     : in  STD_LOGIC;
        be1     : in  UNSIGNED(BYTES-1 downto 0);
        d1      : in  UNSIGNED(BYTES*8-1 downto 0);
        q1      : out UNSIGNED(BYTES*8-1 downto 0));

end entity secure_enclave_AXILiteS_s_axi_ram;

architecture behave of secure_enclave_AXILiteS_s_axi_ram is
    signal address0_tmp : UNSIGNED(AWIDTH-1 downto 0);
    signal address1_tmp : UNSIGNED(AWIDTH-1 downto 0);
    type RAM_T is array (0 to DEPTH - 1) of UNSIGNED(BYTES*8 - 1 downto 0);
    shared variable mem : RAM_T := (others => (others => '0'));
begin

    process (address0)
    begin
    address0_tmp <= address0;
    --synthesis translate_off
          if (address0 > DEPTH-1) then
              address0_tmp <= (others => '0');
          else
              address0_tmp <= address0;
          end if;
    --synthesis translate_on
    end process;

    process (address1)
    begin
    address1_tmp <= address1;
    --synthesis translate_off
          if (address1 > DEPTH-1) then
              address1_tmp <= (others => '0');
          else
              address1_tmp <= address1;
          end if;
    --synthesis translate_on
    end process;

    --read port 0
    process (clk0) begin
        if (clk0'event and clk0 = '1') then
            if (ce0 = '1') then
                q0 <= mem(to_integer(address0_tmp));
            end if;
        end if;
    end process;

    --read port 1
    process (clk1) begin
        if (clk1'event and clk1 = '1') then
            if (ce1 = '1') then
                q1 <= mem(to_integer(address1_tmp));
            end if;
        end if;
    end process;

    gen_write : for i in 0 to BYTES - 1 generate
    begin
        --write port 0
        process (clk0)
        begin
            if (clk0'event and clk0 = '1') then
                if (ce0 = '1' and we0 = '1' and be0(i) = '1') then
                    mem(to_integer(address0_tmp))(8*i+7 downto 8*i) := d0(8*i+7 downto 8*i);
                end if;
            end if;
        end process;

        --write port 1
        process (clk1)
        begin
            if (clk1'event and clk1 = '1') then
                if (ce1 = '1' and we1 = '1' and be1(i) = '1') then
                    mem(to_integer(address1_tmp))(8*i+7 downto 8*i) := d1(8*i+7 downto 8*i);
                end if;
            end if;
        end process;

    end generate;

end architecture behave;


