{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1486673846743 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1486673846744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 09 17:57:17 2017 " "Processing started: Thu Feb 09 17:57:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1486673846744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1486673846744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1486673846746 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1486673847651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vanessa/documents/riscv_sv/button_debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vanessa/documents/riscv_sv/button_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "../button_debouncer.v" "" { Text "C:/Users/vanessa/Documents/riscv_sv/button_debouncer.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673847720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486673847720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_50.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_50.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_50 " "Found entity 1: pll_50" {  } { { "pll_50.v" "" { Text "C:/Users/vanessa/Documents/riscv_sv/work_sint/pll_50.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673847727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486673847727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vanessa/documents/riscv_sv/riscv_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/vanessa/documents/riscv_sv/riscv_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_top " "Found entity 1: riscv_top" {  } { { "../riscv_top.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/riscv_top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673847731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486673847731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vanessa/documents/riscv_sv/cpu/riscv_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/vanessa/documents/riscv_sv/cpu/riscv_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_div " "Found entity 1: riscv_div" {  } { { "../cpu/riscv_div.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/cpu/riscv_div.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673847735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486673847735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vanessa/documents/riscv_sv/riscv_wishbone.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/vanessa/documents/riscv_sv/riscv_wishbone.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_wishbone " "Found entity 1: riscv_wishbone" {  } { { "../riscv_wishbone.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/riscv_wishbone.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673847741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486673847741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vanessa/documents/riscv_sv/wsbn/wshbn_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/vanessa/documents/riscv_sv/wsbn/wshbn_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wshbn_timer-v1 " "Found design unit 1: wshbn_timer-v1" {  } { { "../wsbn/wshbn_timer.vhd" "" { Text "C:/Users/vanessa/Documents/riscv_sv/wsbn/wshbn_timer.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673848162 ""} { "Info" "ISGN_ENTITY_NAME" "1 wshbn_timer " "Found entity 1: wshbn_timer" {  } { { "../wsbn/wshbn_timer.vhd" "" { Text "C:/Users/vanessa/Documents/riscv_sv/wsbn/wshbn_timer.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673848162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486673848162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vanessa/documents/riscv_sv/wsbn/wshbn_pio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/vanessa/documents/riscv_sv/wsbn/wshbn_pio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wshbn_pio-v1 " "Found design unit 1: wshbn_pio-v1" {  } { { "../wsbn/wshbn_pio.vhd" "" { Text "C:/Users/vanessa/Documents/riscv_sv/wsbn/wshbn_pio.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673848166 ""} { "Info" "ISGN_ENTITY_NAME" "1 wshbn_pio " "Found entity 1: wshbn_pio" {  } { { "../wsbn/wshbn_pio.vhd" "" { Text "C:/Users/vanessa/Documents/riscv_sv/wsbn/wshbn_pio.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673848166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486673848166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vanessa/documents/riscv_sv/wsbn/wshbn_master_no.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/vanessa/documents/riscv_sv/wsbn/wshbn_master_no.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wshbn_master-v1 " "Found design unit 1: wshbn_master-v1" {  } { { "../wsbn/wshbn_master_no.vhd" "" { Text "C:/Users/vanessa/Documents/riscv_sv/wsbn/wshbn_master_no.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673848170 ""} { "Info" "ISGN_ENTITY_NAME" "1 wshbn_master " "Found entity 1: wshbn_master" {  } { { "../wsbn/wshbn_master_no.vhd" "" { Text "C:/Users/vanessa/Documents/riscv_sv/wsbn/wshbn_master_no.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673848170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486673848170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vanessa/documents/riscv_sv/uart/wshbn_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/vanessa/documents/riscv_sv/uart/wshbn_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wshbn_uart-rtl " "Found design unit 1: wshbn_uart-rtl" {  } { { "../uart/wshbn_uart.vhd" "" { Text "C:/Users/vanessa/Documents/riscv_sv/uart/wshbn_uart.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673848175 ""} { "Info" "ISGN_ENTITY_NAME" "1 wshbn_uart " "Found entity 1: wshbn_uart" {  } { { "../uart/wshbn_uart.vhd" "" { Text "C:/Users/vanessa/Documents/riscv_sv/uart/wshbn_uart.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673848175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486673848175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vanessa/documents/riscv_sv/uart/uart_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/vanessa/documents/riscv_sv/uart/uart_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_fifo-SYN " "Found design unit 1: uart_fifo-SYN" {  } { { "../uart/uart_fifo.vhd" "" { Text "C:/Users/vanessa/Documents/riscv_sv/uart/uart_fifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673848179 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_fifo " "Found entity 1: uart_fifo" {  } { { "../uart/uart_fifo.vhd" "" { Text "C:/Users/vanessa/Documents/riscv_sv/uart/uart_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673848179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486673848179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vanessa/documents/riscv_sv/uart/tx_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/vanessa/documents/riscv_sv/uart/tx_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_module-camera_eye " "Found design unit 1: tx_module-camera_eye" {  } { { "../uart/tx_module.vhd" "" { Text "C:/Users/vanessa/Documents/riscv_sv/uart/tx_module.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673848183 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_module " "Found entity 1: tx_module" {  } { { "../uart/tx_module.vhd" "" { Text "C:/Users/vanessa/Documents/riscv_sv/uart/tx_module.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673848183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486673848183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vanessa/documents/riscv_sv/uart/tx_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/vanessa/documents/riscv_sv/uart/tx_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_fifo-SYN " "Found design unit 1: tx_fifo-SYN" {  } { { "../uart/tx_fifo.vhd" "" { Text "C:/Users/vanessa/Documents/riscv_sv/uart/tx_fifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673848188 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_fifo " "Found entity 1: tx_fifo" {  } { { "../uart/tx_fifo.vhd" "" { Text "C:/Users/vanessa/Documents/riscv_sv/uart/tx_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673848188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486673848188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vanessa/documents/riscv_sv/uart/receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/vanessa/documents/riscv_sv/uart/receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 receiver-homer " "Found design unit 1: receiver-homer" {  } { { "../uart/receiver.vhd" "" { Text "C:/Users/vanessa/Documents/riscv_sv/uart/receiver.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673848193 ""} { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "../uart/receiver.vhd" "" { Text "C:/Users/vanessa/Documents/riscv_sv/uart/receiver.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673848193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486673848193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vanessa/documents/riscv_sv/cpu/sram_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/vanessa/documents/riscv_sv/cpu/sram_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_mux " "Found entity 1: sram_mux" {  } { { "../cpu/sram_mux.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/cpu/sram_mux.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673848197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486673848197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vanessa/documents/riscv_sv/cpu/riscv_regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/vanessa/documents/riscv_sv/cpu/riscv_regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_regfile " "Found entity 1: riscv_regfile" {  } { { "../cpu/riscv_regfile.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/cpu/riscv_regfile.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673848201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486673848201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vanessa/documents/riscv_sv/cpu/riscv_fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/vanessa/documents/riscv_sv/cpu/riscv_fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_fetch " "Found entity 1: riscv_fetch" {  } { { "../cpu/riscv_fetch.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/cpu/riscv_fetch.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673848206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486673848206 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "riscv_decoder.sv(154) " "Verilog HDL information at riscv_decoder.sv(154): always construct contains both blocking and non-blocking assignments" {  } { { "../cpu/riscv_decoder.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/cpu/riscv_decoder.sv" 154 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1486673848211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vanessa/documents/riscv_sv/cpu/riscv_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/vanessa/documents/riscv_sv/cpu/riscv_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_decoder " "Found entity 1: riscv_decoder" {  } { { "../cpu/riscv_decoder.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/cpu/riscv_decoder.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673848212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486673848212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vanessa/documents/riscv_sv/cpu/riscv_cpu_no.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/vanessa/documents/riscv_sv/cpu/riscv_cpu_no.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu_no " "Found entity 1: riscv_cpu_no" {  } { { "../cpu/riscv_cpu_no.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/cpu/riscv_cpu_no.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673848217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486673848217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vanessa/documents/riscv_sv/cpu/riscv_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/vanessa/documents/riscv_sv/cpu/riscv_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_alu " "Found entity 1: riscv_alu" {  } { { "../cpu/riscv_alu.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/cpu/riscv_alu.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673848224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486673848224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vanessa/documents/riscv_sv/cpu/mem_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/vanessa/documents/riscv_sv/cpu/mem_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_ctrl " "Found entity 1: mem_ctrl" {  } { { "../cpu/mem_ctrl.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/cpu/mem_ctrl.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673848231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486673848231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vanessa/documents/riscv_sv/cpu/interrupt_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/vanessa/documents/riscv_sv/cpu/interrupt_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller " "Found entity 1: interrupt_controller" {  } { { "../cpu/interrupt_controller.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/cpu/interrupt_controller.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673848239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486673848239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vanessa/documents/riscv_sv/cpu/inst_mem_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/vanessa/documents/riscv_sv/cpu/inst_mem_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem_ctrl " "Found entity 1: inst_mem_ctrl" {  } { { "../cpu/inst_mem_ctrl.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/cpu/inst_mem_ctrl.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673848247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486673848247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vanessa/documents/riscv_sv/cpu/i_cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/vanessa/documents/riscv_sv/cpu/i_cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_cache-SYN " "Found design unit 1: i_cache-SYN" {  } { { "../cpu/i_cache.vhd" "" { Text "C:/Users/vanessa/Documents/riscv_sv/cpu/i_cache.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673848251 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_cache " "Found entity 1: i_cache" {  } { { "../cpu/i_cache.vhd" "" { Text "C:/Users/vanessa/Documents/riscv_sv/cpu/i_cache.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673848251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486673848251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vanessa/documents/riscv_sv/cpu/d_cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/vanessa/documents/riscv_sv/cpu/d_cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_cache-SYN " "Found design unit 1: d_cache-SYN" {  } { { "../cpu/d_cache.vhd" "" { Text "C:/Users/vanessa/Documents/riscv_sv/cpu/d_cache.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673848258 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_cache " "Found entity 1: d_cache" {  } { { "../cpu/d_cache.vhd" "" { Text "C:/Users/vanessa/Documents/riscv_sv/cpu/d_cache.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673848258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486673848258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vanessa/documents/riscv_sv/cpu/comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/vanessa/documents/riscv_sv/cpu/comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../cpu/comparator.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/cpu/comparator.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673848262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486673848262 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscv_top " "Elaborating entity \"riscv_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1486673848793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_50 pll_50:pll_50 " "Elaborating entity \"pll_50\" for hierarchy \"pll_50:pll_50\"" {  } { { "../riscv_top.sv" "pll_50" { Text "C:/Users/vanessa/Documents/riscv_sv/riscv_top.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_50:pll_50\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_50:pll_50\|altpll:altpll_component\"" {  } { { "pll_50.v" "altpll_component" { Text "C:/Users/vanessa/Documents/riscv_sv/work_sint/pll_50.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_50:pll_50\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_50:pll_50\|altpll:altpll_component\"" {  } { { "pll_50.v" "" { Text "C:/Users/vanessa/Documents/riscv_sv/work_sint/pll_50.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486673848904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_50:pll_50\|altpll:altpll_component " "Instantiated megafunction \"pll_50:pll_50\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_50 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673848905 ""}  } { { "pll_50.v" "" { Text "C:/Users/vanessa/Documents/riscv_sv/work_sint/pll_50.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486673848905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_50_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_50_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_50_altpll " "Found entity 1: pll_50_altpll" {  } { { "db/pll_50_altpll.v" "" { Text "C:/Users/vanessa/Documents/riscv_sv/work_sint/db/pll_50_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673849001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486673849001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_50_altpll pll_50:pll_50\|altpll:altpll_component\|pll_50_altpll:auto_generated " "Elaborating entity \"pll_50_altpll\" for hierarchy \"pll_50:pll_50\|altpll:altpll_component\|pll_50_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer button_debouncer:debouncer " "Elaborating entity \"button_debouncer\" for hierarchy \"button_debouncer:debouncer\"" {  } { { "../riscv_top.sv" "debouncer" { Text "C:/Users/vanessa/Documents/riscv_sv/riscv_top.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_wishbone riscv_wishbone:cpu " "Elaborating entity \"riscv_wishbone\" for hierarchy \"riscv_wishbone:cpu\"" {  } { { "../riscv_top.sv" "cpu" { Text "C:/Users/vanessa/Documents/riscv_sv/riscv_top.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849017 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spi_tx riscv_wishbone.sv(26) " "Output port \"spi_tx\" at riscv_wishbone.sv(26) has no driver" {  } { { "../riscv_wishbone.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/riscv_wishbone.sv" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486673849021 "|riscv_top|riscv_wishbone:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ssp_en_o riscv_wishbone.sv(27) " "Output port \"ssp_en_o\" at riscv_wishbone.sv(27) has no driver" {  } { { "../riscv_wishbone.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/riscv_wishbone.sv" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486673849021 "|riscv_top|riscv_wishbone:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ssp_mosi_o riscv_wishbone.sv(28) " "Output port \"ssp_mosi_o\" at riscv_wishbone.sv(28) has no driver" {  } { { "../riscv_wishbone.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/riscv_wishbone.sv" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486673849021 "|riscv_top|riscv_wishbone:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ssp_clk_o riscv_wishbone.sv(30) " "Output port \"ssp_clk_o\" at riscv_wishbone.sv(30) has no driver" {  } { { "../riscv_wishbone.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/riscv_wishbone.sv" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486673849021 "|riscv_top|riscv_wishbone:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "uart_tx riscv_wishbone.sv(33) " "Output port \"uart_tx\" at riscv_wishbone.sv(33) has no driver" {  } { { "../riscv_wishbone.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/riscv_wishbone.sv" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486673849021 "|riscv_top|riscv_wishbone:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "uart_full riscv_wishbone.sv(34) " "Output port \"uart_full\" at riscv_wishbone.sv(34) has no driver" {  } { { "../riscv_wishbone.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/riscv_wishbone.sv" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486673849021 "|riscv_top|riscv_wishbone:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "uart_empty riscv_wishbone.sv(35) " "Output port \"uart_empty\" at riscv_wishbone.sv(35) has no driver" {  } { { "../riscv_wishbone.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/riscv_wishbone.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486673849021 "|riscv_top|riscv_wishbone:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem_ctrl riscv_wishbone:cpu\|inst_mem_ctrl:inst_mem " "Elaborating entity \"inst_mem_ctrl\" for hierarchy \"riscv_wishbone:cpu\|inst_mem_ctrl:inst_mem\"" {  } { { "../riscv_wishbone.sv" "inst_mem" { Text "C:/Users/vanessa/Documents/riscv_sv/riscv_wishbone.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_cache riscv_wishbone:cpu\|i_cache:M0 " "Elaborating entity \"i_cache\" for hierarchy \"riscv_wishbone:cpu\|i_cache:M0\"" {  } { { "../riscv_wishbone.sv" "M0" { Text "C:/Users/vanessa/Documents/riscv_sv/riscv_wishbone.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram riscv_wishbone:cpu\|i_cache:M0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"riscv_wishbone:cpu\|i_cache:M0\|altsyncram:altsyncram_component\"" {  } { { "../cpu/i_cache.vhd" "altsyncram_component" { Text "C:/Users/vanessa/Documents/riscv_sv/cpu/i_cache.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_wishbone:cpu\|i_cache:M0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"riscv_wishbone:cpu\|i_cache:M0\|altsyncram:altsyncram_component\"" {  } { { "../cpu/i_cache.vhd" "" { Text "C:/Users/vanessa/Documents/riscv_sv/cpu/i_cache.vhd" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486673849079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_wishbone:cpu\|i_cache:M0\|altsyncram:altsyncram_component " "Instantiated megafunction \"riscv_wishbone:cpu\|i_cache:M0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom.mif " "Parameter \"init_file\" = \"rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=rom " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=rom\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849079 ""}  } { { "../cpu/i_cache.vhd" "" { Text "C:/Users/vanessa/Documents/riscv_sv/cpu/i_cache.vhd" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486673849079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cbc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cbc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cbc1 " "Found entity 1: altsyncram_cbc1" {  } { { "db/altsyncram_cbc1.tdf" "" { Text "C:/Users/vanessa/Documents/riscv_sv/work_sint/db/altsyncram_cbc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673849174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486673849174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cbc1 riscv_wishbone:cpu\|i_cache:M0\|altsyncram:altsyncram_component\|altsyncram_cbc1:auto_generated " "Elaborating entity \"altsyncram_cbc1\" for hierarchy \"riscv_wishbone:cpu\|i_cache:M0\|altsyncram:altsyncram_component\|altsyncram_cbc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ivd2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ivd2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ivd2 " "Found entity 1: altsyncram_ivd2" {  } { { "db/altsyncram_ivd2.tdf" "" { Text "C:/Users/vanessa/Documents/riscv_sv/work_sint/db/altsyncram_ivd2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673849271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486673849271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ivd2 riscv_wishbone:cpu\|i_cache:M0\|altsyncram:altsyncram_component\|altsyncram_cbc1:auto_generated\|altsyncram_ivd2:altsyncram1 " "Elaborating entity \"altsyncram_ivd2\" for hierarchy \"riscv_wishbone:cpu\|i_cache:M0\|altsyncram:altsyncram_component\|altsyncram_cbc1:auto_generated\|altsyncram_ivd2:altsyncram1\"" {  } { { "db/altsyncram_cbc1.tdf" "altsyncram1" { Text "C:/Users/vanessa/Documents/riscv_sv/work_sint/db/altsyncram_cbc1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom riscv_wishbone:cpu\|i_cache:M0\|altsyncram:altsyncram_component\|altsyncram_cbc1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"riscv_wishbone:cpu\|i_cache:M0\|altsyncram:altsyncram_component\|altsyncram_cbc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_cbc1.tdf" "mgl_prim2" { Text "C:/Users/vanessa/Documents/riscv_sv/work_sint/db/altsyncram_cbc1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_wishbone:cpu\|i_cache:M0\|altsyncram:altsyncram_component\|altsyncram_cbc1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"riscv_wishbone:cpu\|i_cache:M0\|altsyncram:altsyncram_component\|altsyncram_cbc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_cbc1.tdf" "" { Text "C:/Users/vanessa/Documents/riscv_sv/work_sint/db/altsyncram_cbc1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486673849371 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_wishbone:cpu\|i_cache:M0\|altsyncram:altsyncram_component\|altsyncram_cbc1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"riscv_wishbone:cpu\|i_cache:M0\|altsyncram:altsyncram_component\|altsyncram_cbc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1919905024 " "Parameter \"NODE_NAME\" = \"1919905024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2048 " "Parameter \"NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 11 " "Parameter \"WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849371 ""}  } { { "db/altsyncram_cbc1.tdf" "" { Text "C:/Users/vanessa/Documents/riscv_sv/work_sint/db/altsyncram_cbc1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486673849371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr riscv_wishbone:cpu\|i_cache:M0\|altsyncram:altsyncram_component\|altsyncram_cbc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"riscv_wishbone:cpu\|i_cache:M0\|altsyncram:altsyncram_component\|altsyncram_cbc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_cache riscv_wishbone:cpu\|d_cache:M1 " "Elaborating entity \"d_cache\" for hierarchy \"riscv_wishbone:cpu\|d_cache:M1\"" {  } { { "../riscv_wishbone.sv" "M1" { Text "C:/Users/vanessa/Documents/riscv_sv/riscv_wishbone.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram riscv_wishbone:cpu\|d_cache:M1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"riscv_wishbone:cpu\|d_cache:M1\|altsyncram:altsyncram_component\"" {  } { { "../cpu/d_cache.vhd" "altsyncram_component" { Text "C:/Users/vanessa/Documents/riscv_sv/cpu/d_cache.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849439 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_wishbone:cpu\|d_cache:M1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"riscv_wishbone:cpu\|d_cache:M1\|altsyncram:altsyncram_component\"" {  } { { "../cpu/d_cache.vhd" "" { Text "C:/Users/vanessa/Documents/riscv_sv/cpu/d_cache.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_wishbone:cpu\|d_cache:M1\|altsyncram:altsyncram_component " "Instantiated megafunction \"riscv_wishbone:cpu\|d_cache:M1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram.mif " "Parameter \"init_file\" = \"ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849469 ""}  } { { "../cpu/d_cache.vhd" "" { Text "C:/Users/vanessa/Documents/riscv_sv/cpu/d_cache.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486673849469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mot3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mot3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mot3 " "Found entity 1: altsyncram_mot3" {  } { { "db/altsyncram_mot3.tdf" "" { Text "C:/Users/vanessa/Documents/riscv_sv/work_sint/db/altsyncram_mot3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673849554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486673849554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mot3 riscv_wishbone:cpu\|d_cache:M1\|altsyncram:altsyncram_component\|altsyncram_mot3:auto_generated " "Elaborating entity \"altsyncram_mot3\" for hierarchy \"riscv_wishbone:cpu\|d_cache:M1\|altsyncram:altsyncram_component\|altsyncram_mot3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lbr2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lbr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lbr2 " "Found entity 1: altsyncram_lbr2" {  } { { "db/altsyncram_lbr2.tdf" "" { Text "C:/Users/vanessa/Documents/riscv_sv/work_sint/db/altsyncram_lbr2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673849709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486673849709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lbr2 riscv_wishbone:cpu\|d_cache:M1\|altsyncram:altsyncram_component\|altsyncram_mot3:auto_generated\|altsyncram_lbr2:altsyncram1 " "Elaborating entity \"altsyncram_lbr2\" for hierarchy \"riscv_wishbone:cpu\|d_cache:M1\|altsyncram:altsyncram_component\|altsyncram_mot3:auto_generated\|altsyncram_lbr2:altsyncram1\"" {  } { { "db/altsyncram_mot3.tdf" "altsyncram1" { Text "C:/Users/vanessa/Documents/riscv_sv/work_sint/db/altsyncram_mot3.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom riscv_wishbone:cpu\|d_cache:M1\|altsyncram:altsyncram_component\|altsyncram_mot3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"riscv_wishbone:cpu\|d_cache:M1\|altsyncram:altsyncram_component\|altsyncram_mot3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_mot3.tdf" "mgl_prim2" { Text "C:/Users/vanessa/Documents/riscv_sv/work_sint/db/altsyncram_mot3.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_wishbone:cpu\|d_cache:M1\|altsyncram:altsyncram_component\|altsyncram_mot3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"riscv_wishbone:cpu\|d_cache:M1\|altsyncram:altsyncram_component\|altsyncram_mot3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_mot3.tdf" "" { Text "C:/Users/vanessa/Documents/riscv_sv/work_sint/db/altsyncram_mot3.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486673849731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_wishbone:cpu\|d_cache:M1\|altsyncram:altsyncram_component\|altsyncram_mot3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"riscv_wishbone:cpu\|d_cache:M1\|altsyncram:altsyncram_component\|altsyncram_mot3:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1918987520 " "Parameter \"NODE_NAME\" = \"1918987520\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849731 ""}  } { { "db/altsyncram_mot3.tdf" "" { Text "C:/Users/vanessa/Documents/riscv_sv/work_sint/db/altsyncram_mot3.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486673849731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_cpu_no riscv_wishbone:cpu\|riscv_cpu_no:cpu1 " "Elaborating entity \"riscv_cpu_no\" for hierarchy \"riscv_wishbone:cpu\|riscv_cpu_no:cpu1\"" {  } { { "../riscv_wishbone.sv" "cpu1" { Text "C:/Users/vanessa/Documents/riscv_sv/riscv_wishbone.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_regfile riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_regfile:riscv_regfile " "Elaborating entity \"riscv_regfile\" for hierarchy \"riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_regfile:riscv_regfile\"" {  } { { "../cpu/riscv_cpu_no.sv" "riscv_regfile" { Text "C:/Users/vanessa/Documents/riscv_sv/cpu/riscv_cpu_no.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_alu riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu " "Elaborating entity \"riscv_alu\" for hierarchy \"riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\"" {  } { { "../cpu/riscv_cpu_no.sv" "riscv_alu" { Text "C:/Users/vanessa/Documents/riscv_sv/cpu/riscv_cpu_no.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\|comparator:comparator " "Elaborating entity \"comparator\" for hierarchy \"riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\|comparator:comparator\"" {  } { { "../cpu/riscv_alu.sv" "comparator" { Text "C:/Users/vanessa/Documents/riscv_sv/cpu/riscv_alu.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_div riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\|riscv_div:riscv_div " "Elaborating entity \"riscv_div\" for hierarchy \"riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\|riscv_div:riscv_div\"" {  } { { "../cpu/riscv_alu.sv" "riscv_div" { Text "C:/Users/vanessa/Documents/riscv_sv/cpu/riscv_alu.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_decoder riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_decoder:riscv_decoder " "Elaborating entity \"riscv_decoder\" for hierarchy \"riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_decoder:riscv_decoder\"" {  } { { "../cpu/riscv_cpu_no.sv" "riscv_decoder" { Text "C:/Users/vanessa/Documents/riscv_sv/cpu/riscv_cpu_no.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_fetch riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_fetch:riscv_fetch " "Elaborating entity \"riscv_fetch\" for hierarchy \"riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_fetch:riscv_fetch\"" {  } { { "../cpu/riscv_cpu_no.sv" "riscv_fetch" { Text "C:/Users/vanessa/Documents/riscv_sv/cpu/riscv_cpu_no.sv" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ctrl riscv_wishbone:cpu\|mem_ctrl:mem_controller " "Elaborating entity \"mem_ctrl\" for hierarchy \"riscv_wishbone:cpu\|mem_ctrl:mem_controller\"" {  } { { "../riscv_wishbone.sv" "mem_controller" { Text "C:/Users/vanessa/Documents/riscv_sv/riscv_wishbone.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849929 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mem_ctrl.sv(119) " "Verilog HDL Case Statement information at mem_ctrl.sv(119): all case item expressions in this case statement are onehot" {  } { { "../cpu/mem_ctrl.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/cpu/mem_ctrl.sv" 119 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1486673849931 "|riscv_wishbone|mem_ctrl:mem_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_controller riscv_wishbone:cpu\|interrupt_controller:int_ctrl " "Elaborating entity \"interrupt_controller\" for hierarchy \"riscv_wishbone:cpu\|interrupt_controller:int_ctrl\"" {  } { { "../riscv_wishbone.sv" "int_ctrl" { Text "C:/Users/vanessa/Documents/riscv_sv/riscv_wishbone.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wshbn_master riscv_wishbone:cpu\|wshbn_master:wbus " "Elaborating entity \"wshbn_master\" for hierarchy \"riscv_wishbone:cpu\|wshbn_master:wbus\"" {  } { { "../riscv_wishbone.sv" "wbus" { Text "C:/Users/vanessa/Documents/riscv_sv/riscv_wishbone.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wshbn_pio riscv_wishbone:cpu\|wshbn_pio:SLV0 " "Elaborating entity \"wshbn_pio\" for hierarchy \"riscv_wishbone:cpu\|wshbn_pio:SLV0\"" {  } { { "../riscv_wishbone.sv" "SLV0" { Text "C:/Users/vanessa/Documents/riscv_sv/riscv_wishbone.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wshbn_timer riscv_wishbone:cpu\|wshbn_timer:SLV1 " "Elaborating entity \"wshbn_timer\" for hierarchy \"riscv_wishbone:cpu\|wshbn_timer:SLV1\"" {  } { { "../riscv_wishbone.sv" "SLV1" { Text "C:/Users/vanessa/Documents/riscv_sv/riscv_wishbone.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673849947 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\|Mult0\"" {  } { { "../cpu/riscv_alu.sv" "Mult0" { Text "C:/Users/vanessa/Documents/riscv_sv/cpu/riscv_alu.sv" 64 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486673862342 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1486673862342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\|lpm_mult:Mult0\"" {  } { { "../cpu/riscv_alu.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/cpu/riscv_alu.sv" 64 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486673862435 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\|lpm_mult:Mult0 " "Instantiated megafunction \"riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673862435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673862435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673862435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673862435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673862435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673862435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673862435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673862435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486673862435 ""}  } { { "../cpu/riscv_alu.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/cpu/riscv_alu.sv" 64 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1486673862435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/vanessa/Documents/riscv_sv/work_sint/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486673862538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486673862538 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "222 " "Ignored 222 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "222 " "Ignored 222 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1486673864272 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1486673864272 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../cpu/riscv_fetch.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/cpu/riscv_fetch.sv" 218 -1 0 } } { "../cpu/riscv_div.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/cpu/riscv_div.sv" 75 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1486673864361 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1486673864361 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[1\] VCC " "Pin \"HEX0_D\[1\]\" is stuck at VCC" {  } { { "../riscv_top.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/riscv_top.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486673868509 "|riscv_top|HEX0_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[6\] VCC " "Pin \"HEX0_D\[6\]\" is stuck at VCC" {  } { { "../riscv_top.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/riscv_top.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486673868509 "|riscv_top|HEX0_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[0\] VCC " "Pin \"HEX1_D\[0\]\" is stuck at VCC" {  } { { "../riscv_top.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/riscv_top.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486673868509 "|riscv_top|HEX1_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[0\] VCC " "Pin \"HEX2_D\[0\]\" is stuck at VCC" {  } { { "../riscv_top.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/riscv_top.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486673868509 "|riscv_top|HEX2_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[3\] VCC " "Pin \"HEX2_D\[3\]\" is stuck at VCC" {  } { { "../riscv_top.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/riscv_top.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486673868509 "|riscv_top|HEX2_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[4\] VCC " "Pin \"HEX3_D\[4\]\" is stuck at VCC" {  } { { "../riscv_top.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/riscv_top.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486673868509 "|riscv_top|HEX3_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[5\] VCC " "Pin \"HEX3_D\[5\]\" is stuck at VCC" {  } { { "../riscv_top.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/riscv_top.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486673868509 "|riscv_top|HEX3_D[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1486673868509 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486673869220 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1486673879902 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1486673880062 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1486673880062 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486673880170 "|riscv_top|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1486673880170 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486673880393 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vanessa/Documents/riscv_sv/work_sint/output_files/riscv.map.smsg " "Generated suppressed messages file C:/Users/vanessa/Documents/riscv_sv/work_sint/output_files/riscv.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1486673881000 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1486673881786 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486673881786 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5832 " "Implemented 5832 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1486673882617 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1486673882617 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5724 " "Implemented 5724 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1486673882617 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1486673882617 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1486673882617 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1486673882617 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1486673882617 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "617 " "Peak virtual memory: 617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1486673882693 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 09 17:58:02 2017 " "Processing ended: Thu Feb 09 17:58:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1486673882693 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1486673882693 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1486673882693 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1486673882693 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1486673892435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1486673892436 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 09 17:58:04 2017 " "Processing started: Thu Feb 09 17:58:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1486673892436 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1486673892436 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off riscv -c riscv " "Command: quartus_fit --read_settings_files=off --write_settings_files=off riscv -c riscv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1486673892436 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1486673892631 ""}
{ "Info" "0" "" "Project  = riscv" {  } {  } 0 0 "Project  = riscv" 0 0 "Fitter" 0 0 1486673892632 ""}
{ "Info" "0" "" "Revision = riscv" {  } {  } 0 0 "Revision = riscv" 0 0 "Fitter" 0 0 1486673892632 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1486673892868 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "riscv EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"riscv\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1486673893797 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1486673893958 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1486673893959 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_50:pll_50\|altpll:altpll_component\|pll_50_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_50:pll_50\|altpll:altpll_component\|pll_50_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_50:pll_50\|altpll:altpll_component\|pll_50_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_50:pll_50\|altpll:altpll_component\|pll_50_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_50_altpll.v" "" { Text "C:/Users/vanessa/Documents/riscv_sv/work_sint/db/pll_50_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/vanessa/Documents/riscv_sv/work_sint/" { { 0 { 0 ""} 0 2762 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1486673894113 ""}  } { { "db/pll_50_altpll.v" "" { Text "C:/Users/vanessa/Documents/riscv_sv/work_sint/db/pll_50_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/vanessa/Documents/riscv_sv/work_sint/" { { 0 { 0 ""} 0 2762 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1486673894113 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1486673894373 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1486673895028 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1486673895028 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1486673895028 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1486673895028 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1486673895028 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1486673895028 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1486673895028 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1486673895028 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1486673895028 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1486673895028 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vanessa/Documents/riscv_sv/work_sint/" { { 0 { 0 ""} 0 10408 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1486673895043 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vanessa/Documents/riscv_sv/work_sint/" { { 0 { 0 ""} 0 10410 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1486673895043 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vanessa/Documents/riscv_sv/work_sint/" { { 0 { 0 ""} 0 10412 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1486673895043 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vanessa/Documents/riscv_sv/work_sint/" { { 0 { 0 ""} 0 10414 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1486673895043 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vanessa/Documents/riscv_sv/work_sint/" { { 0 { 0 ""} 0 10416 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1486673895043 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1486673895043 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1486673895045 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1486673895127 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 30 " "No exact pin location assignment(s) for 1 pins of 30 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK_50 " "Pin CLOCK_50 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "../riscv_top.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/riscv_top.sv" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vanessa/Documents/riscv_sv/work_sint/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486673897238 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1486673897238 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1486673898219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1486673898219 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1486673898219 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1486673898219 ""}
{ "Info" "ISTA_SDC_FOUND" "riscv.sdc " "Reading SDC File: 'riscv.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1486673898258 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_50\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_50\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1486673898267 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1486673898267 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1486673898363 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1486673898363 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1486673898363 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1486673898363 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1486673898364 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1486673898364 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1486673898364 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1486673898364 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1486673898364 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  20.000 pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1486673898364 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1486673898364 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_50:pll_50\|altpll:altpll_component\|pll_50_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_50:pll_50\|altpll:altpll_component\|pll_50_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1486673898856 ""}  } { { "db/pll_50_altpll.v" "" { Text "C:/Users/vanessa/Documents/riscv_sv/work_sint/db/pll_50_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_50:pll_50|altpll:altpll_component|pll_50_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vanessa/Documents/riscv_sv/work_sint/" { { 0 { 0 ""} 0 2762 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1486673898856 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1486673898856 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vanessa/Documents/riscv_sv/work_sint/" { { 0 { 0 ""} 0 9980 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1486673898856 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "button_debouncer:debouncer\|data_out  " "Automatically promoted node button_debouncer:debouncer\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1486673898856 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riscv_wishbone:cpu\|inst_mem_ctrl:inst_mem\|addcmp2_r~0 " "Destination node riscv_wishbone:cpu\|inst_mem_ctrl:inst_mem\|addcmp2_r~0" {  } { { "../cpu/inst_mem_ctrl.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/cpu/inst_mem_ctrl.sv" 30 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { riscv_wishbone:cpu|inst_mem_ctrl:inst_mem|addcmp2_r~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vanessa/Documents/riscv_sv/work_sint/" { { 0 { 0 ""} 0 6407 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1486673898856 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riscv_wishbone:cpu\|inst_mem_ctrl:inst_mem\|addcmp2_r~1 " "Destination node riscv_wishbone:cpu\|inst_mem_ctrl:inst_mem\|addcmp2_r~1" {  } { { "../cpu/inst_mem_ctrl.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/cpu/inst_mem_ctrl.sv" 30 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { riscv_wishbone:cpu|inst_mem_ctrl:inst_mem|addcmp2_r~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vanessa/Documents/riscv_sv/work_sint/" { { 0 { 0 ""} 0 6679 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1486673898856 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\|riscv_div:riscv_div\|div_r\[31\]~3 " "Destination node riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\|riscv_div:riscv_div\|div_r\[31\]~3" {  } { { "../cpu/riscv_div.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/cpu/riscv_div.sv" 75 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_r[31]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vanessa/Documents/riscv_sv/work_sint/" { { 0 { 0 ""} 0 7206 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1486673898856 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "button_debouncer:debouncer\|data_out~0 " "Destination node button_debouncer:debouncer\|data_out~0" {  } { { "../button_debouncer.v" "" { Text "C:/Users/vanessa/Documents/riscv_sv/button_debouncer.v" 52 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { button_debouncer:debouncer|data_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vanessa/Documents/riscv_sv/work_sint/" { { 0 { 0 ""} 0 7384 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1486673898856 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\|riscv_div:riscv_div\|div_d\[31\]~95 " "Destination node riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\|riscv_div:riscv_div\|div_d\[31\]~95" {  } { { "../cpu/riscv_div.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/cpu/riscv_div.sv" 75 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[31]~95 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vanessa/Documents/riscv_sv/work_sint/" { { 0 { 0 ""} 0 7624 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1486673898856 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riscv_wishbone:cpu\|wshbn_timer:SLV1\|process_3~0 " "Destination node riscv_wishbone:cpu\|wshbn_timer:SLV1\|process_3~0" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { riscv_wishbone:cpu|wshbn_timer:SLV1|process_3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vanessa/Documents/riscv_sv/work_sint/" { { 0 { 0 ""} 0 7763 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1486673898856 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1486673898856 ""}  } { { "../button_debouncer.v" "" { Text "C:/Users/vanessa/Documents/riscv_sv/button_debouncer.v" 52 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { button_debouncer:debouncer|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vanessa/Documents/riscv_sv/work_sint/" { { 0 { 0 ""} 0 2757 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1486673898856 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1486673900215 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1486673900223 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1486673900224 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1486673900233 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1486673900244 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1486673900252 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1486673900548 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1486673900558 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1486673900558 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1486673900866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1486673905272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1486673907528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1486673907582 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1486673925498 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:18 " "Fitter placement operations ending: elapsed time is 00:00:18" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1486673925498 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1486673926768 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "42 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "C:/Users/vanessa/Documents/riscv_sv/work_sint/" { { 1 { 0 "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1486673935639 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1486673935639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:29 " "Fitter routing operations ending: elapsed time is 00:00:29" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1486673958775 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1486673958777 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1486673958777 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "9.30 " "Total time spent on timing analysis during the Fitter is 9.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1486673958973 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1486673959056 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1486673960226 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1486673960297 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1486673961404 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1486673962827 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL J1 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "../riscv_top.sv" "" { Text "C:/Users/vanessa/Documents/riscv_sv/riscv_top.sv" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vanessa/Documents/riscv_sv/work_sint/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1486673964741 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1486673964741 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vanessa/Documents/riscv_sv/work_sint/output_files/riscv.fit.smsg " "Generated suppressed messages file C:/Users/vanessa/Documents/riscv_sv/work_sint/output_files/riscv.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1486673965244 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1328 " "Peak virtual memory: 1328 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1486673966882 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 09 17:59:26 2017 " "Processing ended: Thu Feb 09 17:59:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1486673966882 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:22 " "Elapsed time: 00:01:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1486673966882 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:34 " "Total CPU time (on all processors): 00:01:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1486673966882 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1486673966882 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1486673976139 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1486673976140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 09 17:59:28 2017 " "Processing started: Thu Feb 09 17:59:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1486673976140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1486673976140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off riscv -c riscv " "Command: quartus_asm --read_settings_files=off --write_settings_files=off riscv -c riscv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1486673976140 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1486673980909 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1486673981064 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "542 " "Peak virtual memory: 542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1486673983070 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 09 17:59:43 2017 " "Processing ended: Thu Feb 09 17:59:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1486673983070 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1486673983070 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1486673983070 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1486673983070 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1486673983764 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1486673993601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1486673993603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 09 17:59:44 2017 " "Processing started: Thu Feb 09 17:59:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1486673993603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1486673993603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta riscv -c riscv " "Command: quartus_sta riscv -c riscv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1486673993604 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1486673993911 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1486673994344 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1486673994460 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1486673994461 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1486673995619 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1486673995619 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1486673995619 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1486673995619 ""}
{ "Info" "ISTA_SDC_FOUND" "riscv.sdc " "Reading SDC File: 'riscv.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1486673995652 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_50\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_50\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1486673995655 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1486673995655 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1486673996538 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1486673996538 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1486673996538 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1486673996538 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1486673996540 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1486673996752 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1486673997917 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1486673997917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.580 " "Worst-case setup slack is -10.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486673997939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486673997939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.580           -1222.399 pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -10.580           -1222.399 pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486673997939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.480               0.000 altera_reserved_tck  " "   45.480               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486673997939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1486673997939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.389 " "Worst-case hold slack is 0.389" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486673998036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486673998036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.389               0.000 pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486673998036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486673998036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1486673998036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.856 " "Worst-case recovery slack is 13.856" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486673998057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486673998057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.856               0.000 pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   13.856               0.000 pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486673998057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.271               0.000 altera_reserved_tck  " "   48.271               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486673998057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1486673998057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.343 " "Worst-case removal slack is 1.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486673998073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486673998073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.343               0.000 pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.343               0.000 pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486673998073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.363               0.000 altera_reserved_tck  " "    1.363               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486673998073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1486673998073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.697 " "Worst-case minimum pulse width slack is 9.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486673998079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486673998079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.697               0.000 pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.697               0.000 pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486673998079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.819               0.000 CLOCK_50  " "    9.819               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486673998079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.490               0.000 altera_reserved_tck  " "   49.490               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486673998079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1486673998079 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1486674000464 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1486674000517 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1486674002018 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1486674002483 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1486674002483 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1486674002483 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1486674002483 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1486674002721 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1486674002721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.012 " "Worst-case setup slack is -8.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674002726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674002726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.012            -737.638 pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -8.012            -737.638 pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674002726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.950               0.000 altera_reserved_tck  " "   45.950               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674002726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1486674002726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.348 " "Worst-case hold slack is 0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674002806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674002806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.348               0.000 pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674002806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674002806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1486674002806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.317 " "Worst-case recovery slack is 14.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674002829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674002829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.317               0.000 pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.317               0.000 pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674002829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.543               0.000 altera_reserved_tck  " "   48.543               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674002829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1486674002829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.216 " "Worst-case removal slack is 1.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674002847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674002847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.216               0.000 pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.216               0.000 pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674002847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 altera_reserved_tck  " "    1.250               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674002847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1486674002847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.688 " "Worst-case minimum pulse width slack is 9.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674002855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674002855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.688               0.000 pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.688               0.000 pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674002855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.799               0.000 CLOCK_50  " "    9.799               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674002855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.401               0.000 altera_reserved_tck  " "   49.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674002855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1486674002855 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1486674004913 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1486674005415 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1486674005415 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1486674005415 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1486674005415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.230 " "Worst-case setup slack is 5.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674005527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674005527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.230               0.000 pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.230               0.000 pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674005527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.108               0.000 altera_reserved_tck  " "   48.108               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674005527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1486674005527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674005635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674005635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.180               0.000 pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674005635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 altera_reserved_tck  " "    0.182               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674005635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1486674005635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.758 " "Worst-case recovery slack is 16.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674005668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674005668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.758               0.000 pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   16.758               0.000 pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674005668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.485               0.000 altera_reserved_tck  " "   49.485               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674005668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1486674005668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.648 " "Worst-case removal slack is 0.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674005694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674005694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.648               0.000 pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.648               0.000 pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674005694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.649               0.000 altera_reserved_tck  " "    0.649               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674005694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1486674005694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.400 " "Worst-case minimum pulse width slack is 9.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674005710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674005710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.400               0.000 CLOCK_50  " "    9.400               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674005710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.750               0.000 pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.750               0.000 pll_50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674005710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.285               0.000 altera_reserved_tck  " "   49.285               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486674005710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1486674005710 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1486674009379 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1486674009380 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "674 " "Peak virtual memory: 674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1486674009971 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 09 18:00:09 2017 " "Processing ended: Thu Feb 09 18:00:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1486674009971 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1486674009971 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1486674009971 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1486674009971 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1486674046992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1486674046993 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 09 18:00:12 2017 " "Processing started: Thu Feb 09 18:00:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1486674046993 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1486674046993 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off riscv -c riscv " "Command: quartus_eda --read_settings_files=off --write_settings_files=off riscv -c riscv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1486674046994 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "riscv_7_1200mv_85c_slow.vo C:/Users/vanessa/Documents/riscv_sv/work_sint/simulation/modelsim/ simulation " "Generated file riscv_7_1200mv_85c_slow.vo in folder \"C:/Users/vanessa/Documents/riscv_sv/work_sint/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1486674049601 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "riscv_7_1200mv_0c_slow.vo C:/Users/vanessa/Documents/riscv_sv/work_sint/simulation/modelsim/ simulation " "Generated file riscv_7_1200mv_0c_slow.vo in folder \"C:/Users/vanessa/Documents/riscv_sv/work_sint/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1486674050451 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "riscv_min_1200mv_0c_fast.vo C:/Users/vanessa/Documents/riscv_sv/work_sint/simulation/modelsim/ simulation " "Generated file riscv_min_1200mv_0c_fast.vo in folder \"C:/Users/vanessa/Documents/riscv_sv/work_sint/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1486674051276 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "riscv.vo C:/Users/vanessa/Documents/riscv_sv/work_sint/simulation/modelsim/ simulation " "Generated file riscv.vo in folder \"C:/Users/vanessa/Documents/riscv_sv/work_sint/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1486674052179 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "riscv_7_1200mv_85c_v_slow.sdo C:/Users/vanessa/Documents/riscv_sv/work_sint/simulation/modelsim/ simulation " "Generated file riscv_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/vanessa/Documents/riscv_sv/work_sint/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1486674052832 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "riscv_7_1200mv_0c_v_slow.sdo C:/Users/vanessa/Documents/riscv_sv/work_sint/simulation/modelsim/ simulation " "Generated file riscv_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/vanessa/Documents/riscv_sv/work_sint/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1486674053513 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "riscv_min_1200mv_0c_v_fast.sdo C:/Users/vanessa/Documents/riscv_sv/work_sint/simulation/modelsim/ simulation " "Generated file riscv_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/vanessa/Documents/riscv_sv/work_sint/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1486674054149 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "riscv_v.sdo C:/Users/vanessa/Documents/riscv_sv/work_sint/simulation/modelsim/ simulation " "Generated file riscv_v.sdo in folder \"C:/Users/vanessa/Documents/riscv_sv/work_sint/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1486674054784 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "536 " "Peak virtual memory: 536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1486674055253 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 09 18:00:55 2017 " "Processing ended: Thu Feb 09 18:00:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1486674055253 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1486674055253 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1486674055253 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1486674055253 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 38 s " "Quartus II Full Compilation was successful. 0 errors, 38 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1486674055996 ""}
