{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668553063820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668553063827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 16:57:43 2022 " "Processing started: Tue Nov 15 16:57:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668553063827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668553063827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CalculatorOU -c CalculatorOU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CalculatorOU -c CalculatorOU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668553063827 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668553064595 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668553064595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab08/part01/onehzclock.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab08/part01/onehzclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneHzclock " "Found entity 1: oneHzclock" {  } { { "../../../LAB08/Part01/oneHzclock.v" "" { Text "G:/MyCSE2441Labs/LAB08/Part01/oneHzclock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668553076360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668553076360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab08/part00/dividexn.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab08/part00/dividexn.v" { { "Info" "ISGN_ENTITY_NAME" "1 divideXN " "Found entity 1: divideXN" {  } { { "../../../LAB08/Part00/divideXN.v" "" { Text "G:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668553076362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668553076362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab08/onofftoggle/onofftoggle.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab08/onofftoggle/onofftoggle.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnOffToggle " "Found entity 1: OnOffToggle" {  } { { "../../../LAB08/OnOffToggle/OnOffToggle.v" "" { Text "G:/MyCSE2441Labs/LAB08/OnOffToggle/OnOffToggle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668553076363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668553076363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab08/part02/onoffswitch.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab08/part02/onoffswitch.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnOffSwitch " "Found entity 1: OnOffSwitch" {  } { { "../../../LAB08/Part02/OnOffSwitch.v" "" { Text "G:/MyCSE2441Labs/LAB08/Part02/OnOffSwitch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668553076366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668553076366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/part #2/signmagnitude/signmagnitude.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/part #2/signmagnitude/signmagnitude.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignMagnitude " "Found entity 1: SignMagnitude" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668553076374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668553076374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/part #2/halfadder/halfadder.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/part #2/halfadder/halfadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "../HalfAdder/HalfAdder.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/HalfAdder/HalfAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668553076376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668553076376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/part #2/habehav/habehav.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/part #2/habehav/habehav.v" { { "Info" "ISGN_ENTITY_NAME" "1 HAbehav " "Found entity 1: HAbehav" {  } { { "../HAbehav/HAbehav.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/HAbehav/HAbehav.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668553076378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668553076378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/part #2/four2onemux/four2onemux.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/part #2/four2onemux/four2onemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Four2OneMUX " "Found entity 1: Four2OneMUX" {  } { { "../Four2OneMUX/Four2OneMUX.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/Four2OneMUX/Four2OneMUX.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668553076380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668553076380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/part #2/binary2bcd/binary2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/part #2/binary2bcd/binary2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Binary2BCD " "Found entity 1: Binary2BCD" {  } { { "../Binary2BCD/Binary2BCD.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/Binary2BCD/Binary2BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668553076381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668553076381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/part #2/twoscomplement/twoscomplement.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/part #2/twoscomplement/twoscomplement.v" { { "Info" "ISGN_ENTITY_NAME" "1 TwosComplement " "Found entity 1: TwosComplement" {  } { { "../TwosComplement/TwosComplement.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/TwosComplement/TwosComplement.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668553076383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668553076383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/part #2/outputunit/outputunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/part #2/outputunit/outputunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutputUnit " "Found entity 1: OutputUnit" {  } { { "../OutputUnit/OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/OutputUnit/OutputUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668553076387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668553076387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/part #2/tpg/tpg.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/part #2/tpg/tpg.v" { { "Info" "ISGN_ENTITY_NAME" "1 TPG " "Found entity 1: TPG" {  } { { "../TPG/TPG.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/TPG/TPG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668553076414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668553076414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/part #2/eightbitcounter/eightbitcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/part #2/eightbitcounter/eightbitcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 EightBitCounter " "Found entity 1: EightBitCounter" {  } { { "../EightBitCounter/EightBitCounter.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/EightBitCounter/EightBitCounter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668553076433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668553076433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/part #2/bcdconverter/bcdconverter.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/part #2/bcdconverter/bcdconverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDConverter " "Found entity 1: BCDConverter" {  } { { "../BCDConverter/BCDConverter.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/BCDConverter/BCDConverter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668553076436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668553076436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculatorou.v 1 1 " "Found 1 design units, including 1 entities, in source file calculatorou.v" { { "Info" "ISGN_ENTITY_NAME" "1 CalculatorOU " "Found entity 1: CalculatorOU" {  } { { "CalculatorOU.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/CalculatorOU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668553076452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668553076452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "count oneHzclock.v(15) " "Verilog HDL Implicit Net warning at oneHzclock.v(15): created implicit net for \"count\"" {  } { { "../../../LAB08/Part01/oneHzclock.v" "" { Text "G:/MyCSE2441Labs/LAB08/Part01/oneHzclock.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668553076453 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TGP_OUT CalculatorOU.v(20) " "Verilog HDL Implicit Net warning at CalculatorOU.v(20): created implicit net for \"TGP_OUT\"" {  } { { "CalculatorOU.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/CalculatorOU.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668553076453 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CalculatorOU " "Elaborating entity \"CalculatorOU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668553076560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TPG TPG:TPG_inst " "Elaborating entity \"TPG\" for hierarchy \"TPG:TPG_inst\"" {  } { { "CalculatorOU.v" "TPG_inst" { Text "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/CalculatorOU.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668553076565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnOffSwitch TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst " "Elaborating entity \"OnOffSwitch\" for hierarchy \"TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\"" {  } { { "../TPG/TPG.v" "OnOffSwitch_inst" { Text "G:/MyCSE2441Labs/Lab10/Part #2/TPG/TPG.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668553076572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneHzclock TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst " "Elaborating entity \"oneHzclock\" for hierarchy \"TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\"" {  } { { "../../../LAB08/Part02/OnOffSwitch.v" "oneHzclock_inst" { Text "G:/MyCSE2441Labs/LAB08/Part02/OnOffSwitch.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668553076574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXN TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5 " "Elaborating entity \"divideXN\" for hierarchy \"TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\"" {  } { { "../../../LAB08/Part01/oneHzclock.v" "div5" { Text "G:/MyCSE2441Labs/LAB08/Part01/oneHzclock.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668553076576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXN TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10 " "Elaborating entity \"divideXN\" for hierarchy \"TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\"" {  } { { "../../../LAB08/Part01/oneHzclock.v" "div10" { Text "G:/MyCSE2441Labs/LAB08/Part01/oneHzclock.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668553076579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXN TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L " "Elaborating entity \"divideXN\" for hierarchy \"TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\"" {  } { { "../../../LAB08/Part01/oneHzclock.v" "div1000L" { Text "G:/MyCSE2441Labs/LAB08/Part01/oneHzclock.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668553076581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnOffToggle TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|OnOffToggle:OnOffToggle_inst " "Elaborating entity \"OnOffToggle\" for hierarchy \"TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|OnOffToggle:OnOffToggle_inst\"" {  } { { "../../../LAB08/Part02/OnOffSwitch.v" "OnOffToggle_inst" { Text "G:/MyCSE2441Labs/LAB08/Part02/OnOffSwitch.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668553076584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitCounter TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst " "Elaborating entity \"EightBitCounter\" for hierarchy \"TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\"" {  } { { "../TPG/TPG.v" "EightBitCounter_inst" { Text "G:/MyCSE2441Labs/Lab10/Part #2/TPG/TPG.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668553076589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputUnit OutputUnit:OutputUnit_inst " "Elaborating entity \"OutputUnit\" for hierarchy \"OutputUnit:OutputUnit_inst\"" {  } { { "CalculatorOU.v" "OutputUnit_inst" { Text "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/CalculatorOU.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668553076594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwosComplement OutputUnit:OutputUnit_inst\|TwosComplement:twoscomplement " "Elaborating entity \"TwosComplement\" for hierarchy \"OutputUnit:OutputUnit_inst\|TwosComplement:twoscomplement\"" {  } { { "../OutputUnit/OutputUnit.v" "twoscomplement" { Text "G:/MyCSE2441Labs/Lab10/Part #2/OutputUnit/OutputUnit.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668553076612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HAbehav OutputUnit:OutputUnit_inst\|TwosComplement:twoscomplement\|HAbehav:s0 " "Elaborating entity \"HAbehav\" for hierarchy \"OutputUnit:OutputUnit_inst\|TwosComplement:twoscomplement\|HAbehav:s0\"" {  } { { "../TwosComplement/TwosComplement.v" "s0" { Text "G:/MyCSE2441Labs/Lab10/Part #2/TwosComplement/TwosComplement.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668553076615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary2BCD OutputUnit:OutputUnit_inst\|Binary2BCD:binary2BCD " "Elaborating entity \"Binary2BCD\" for hierarchy \"OutputUnit:OutputUnit_inst\|Binary2BCD:binary2BCD\"" {  } { { "../OutputUnit/OutputUnit.v" "binary2BCD" { Text "G:/MyCSE2441Labs/Lab10/Part #2/OutputUnit/OutputUnit.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668553076617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDConverter OutputUnit:OutputUnit_inst\|Binary2BCD:binary2BCD\|BCDConverter:m1 " "Elaborating entity \"BCDConverter\" for hierarchy \"OutputUnit:OutputUnit_inst\|Binary2BCD:binary2BCD\|BCDConverter:m1\"" {  } { { "../Binary2BCD/Binary2BCD.v" "m1" { Text "G:/MyCSE2441Labs/Lab10/Part #2/Binary2BCD/Binary2BCD.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668553076627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignMagnitude OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace " "Elaborating entity \"SignMagnitude\" for hierarchy \"OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\"" {  } { { "../OutputUnit/OutputUnit.v" "OnesPlace" { Text "G:/MyCSE2441Labs/Lab10/Part #2/OutputUnit/OutputUnit.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668553076631 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SignMagnitude.v(9) " "Verilog HDL Case Statement warning at SignMagnitude.v(9): incomplete case statement has no default case item" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1668553076631 "|CalculatorOU|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668553076631 "|CalculatorOU|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668553076631 "|CalculatorOU|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668553076640 "|CalculatorOU|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668553076640 "|CalculatorOU|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"e\", which holds its previous value in one or more paths through the always construct" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668553076640 "|CalculatorOU|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"f\", which holds its previous value in one or more paths through the always construct" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668553076640 "|CalculatorOU|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"g\", which holds its previous value in one or more paths through the always construct" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668553076640 "|CalculatorOU|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g SignMagnitude.v(7) " "Inferred latch for \"g\" at SignMagnitude.v(7)" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668553076640 "|CalculatorOU|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f SignMagnitude.v(7) " "Inferred latch for \"f\" at SignMagnitude.v(7)" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668553076642 "|CalculatorOU|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e SignMagnitude.v(7) " "Inferred latch for \"e\" at SignMagnitude.v(7)" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668553076642 "|CalculatorOU|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d SignMagnitude.v(7) " "Inferred latch for \"d\" at SignMagnitude.v(7)" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668553076642 "|CalculatorOU|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c SignMagnitude.v(7) " "Inferred latch for \"c\" at SignMagnitude.v(7)" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668553076642 "|CalculatorOU|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b SignMagnitude.v(7) " "Inferred latch for \"b\" at SignMagnitude.v(7)" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668553076642 "|CalculatorOU|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a SignMagnitude.v(7) " "Inferred latch for \"a\" at SignMagnitude.v(7)" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668553076642 "|CalculatorOU|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:SignsPlace\|g " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:SignsPlace\|g\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668553077287 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|g " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|g\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668553077287 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|f " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|f\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668553077287 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|e " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|e\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668553077294 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|d " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|d\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668553077294 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|c " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|c\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668553077296 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|b " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|b\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668553077296 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|a " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|a\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668553077296 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|g " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|g\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668553077296 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|f " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|f\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668553077297 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|e " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|e\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668553077297 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|d " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|d\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668553077297 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|c " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|c\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668553077297 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|b " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|b\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668553077299 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|a " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|a\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668553077299 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|g " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|g\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668553077301 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1668553078061 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[0\] GND " "Pin \"hex0\[0\]\" is stuck at GND" {  } { { "CalculatorOU.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/CalculatorOU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668553078187 "|CalculatorOU|hex0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[1\] GND " "Pin \"hex0\[1\]\" is stuck at GND" {  } { { "CalculatorOU.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/CalculatorOU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668553078187 "|CalculatorOU|hex0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[2\] GND " "Pin \"hex0\[2\]\" is stuck at GND" {  } { { "CalculatorOU.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/CalculatorOU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668553078187 "|CalculatorOU|hex0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[3\] GND " "Pin \"hex0\[3\]\" is stuck at GND" {  } { { "CalculatorOU.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/CalculatorOU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668553078187 "|CalculatorOU|hex0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[4\] GND " "Pin \"hex0\[4\]\" is stuck at GND" {  } { { "CalculatorOU.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/CalculatorOU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668553078187 "|CalculatorOU|hex0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[5\] GND " "Pin \"hex0\[5\]\" is stuck at GND" {  } { { "CalculatorOU.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/CalculatorOU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668553078187 "|CalculatorOU|hex0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[6\] VCC " "Pin \"hex0\[6\]\" is stuck at VCC" {  } { { "CalculatorOU.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/CalculatorOU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668553078187 "|CalculatorOU|hex0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[0\] GND " "Pin \"hex1\[0\]\" is stuck at GND" {  } { { "CalculatorOU.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/CalculatorOU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668553078187 "|CalculatorOU|hex1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[1\] GND " "Pin \"hex1\[1\]\" is stuck at GND" {  } { { "CalculatorOU.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/CalculatorOU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668553078187 "|CalculatorOU|hex1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[2\] GND " "Pin \"hex1\[2\]\" is stuck at GND" {  } { { "CalculatorOU.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/CalculatorOU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668553078187 "|CalculatorOU|hex1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[3\] GND " "Pin \"hex1\[3\]\" is stuck at GND" {  } { { "CalculatorOU.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/CalculatorOU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668553078187 "|CalculatorOU|hex1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[4\] GND " "Pin \"hex1\[4\]\" is stuck at GND" {  } { { "CalculatorOU.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/CalculatorOU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668553078187 "|CalculatorOU|hex1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[5\] GND " "Pin \"hex1\[5\]\" is stuck at GND" {  } { { "CalculatorOU.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/CalculatorOU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668553078187 "|CalculatorOU|hex1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[6\] VCC " "Pin \"hex1\[6\]\" is stuck at VCC" {  } { { "CalculatorOU.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/CalculatorOU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668553078187 "|CalculatorOU|hex1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[0\] GND " "Pin \"hex2\[0\]\" is stuck at GND" {  } { { "CalculatorOU.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/CalculatorOU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668553078187 "|CalculatorOU|hex2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[1\] GND " "Pin \"hex2\[1\]\" is stuck at GND" {  } { { "CalculatorOU.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/CalculatorOU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668553078187 "|CalculatorOU|hex2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[2\] GND " "Pin \"hex2\[2\]\" is stuck at GND" {  } { { "CalculatorOU.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/CalculatorOU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668553078187 "|CalculatorOU|hex2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[3\] GND " "Pin \"hex2\[3\]\" is stuck at GND" {  } { { "CalculatorOU.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/CalculatorOU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668553078187 "|CalculatorOU|hex2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[4\] GND " "Pin \"hex2\[4\]\" is stuck at GND" {  } { { "CalculatorOU.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/CalculatorOU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668553078187 "|CalculatorOU|hex2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[5\] GND " "Pin \"hex2\[5\]\" is stuck at GND" {  } { { "CalculatorOU.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/CalculatorOU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668553078187 "|CalculatorOU|hex2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[6\] VCC " "Pin \"hex2\[6\]\" is stuck at VCC" {  } { { "CalculatorOU.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/CalculatorOU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668553078187 "|CalculatorOU|hex2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[0\] VCC " "Pin \"hex3\[0\]\" is stuck at VCC" {  } { { "CalculatorOU.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/CalculatorOU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668553078187 "|CalculatorOU|hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[1\] VCC " "Pin \"hex3\[1\]\" is stuck at VCC" {  } { { "CalculatorOU.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/CalculatorOU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668553078187 "|CalculatorOU|hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[2\] VCC " "Pin \"hex3\[2\]\" is stuck at VCC" {  } { { "CalculatorOU.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/CalculatorOU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668553078187 "|CalculatorOU|hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[3\] VCC " "Pin \"hex3\[3\]\" is stuck at VCC" {  } { { "CalculatorOU.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/CalculatorOU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668553078187 "|CalculatorOU|hex3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[4\] VCC " "Pin \"hex3\[4\]\" is stuck at VCC" {  } { { "CalculatorOU.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/CalculatorOU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668553078187 "|CalculatorOU|hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[5\] VCC " "Pin \"hex3\[5\]\" is stuck at VCC" {  } { { "CalculatorOU.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/CalculatorOU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668553078187 "|CalculatorOU|hex3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[6\] VCC " "Pin \"hex3\[6\]\" is stuck at VCC" {  } { { "CalculatorOU.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/CalculatorOU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668553078187 "|CalculatorOU|hex3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1668553078187 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668553078346 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668553079769 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668553079769 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668553080269 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668553080269 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Implemented 50 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668553080269 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668553080269 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668553080622 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 15 16:58:00 2022 " "Processing ended: Tue Nov 15 16:58:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668553080622 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668553080622 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668553080622 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668553080622 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1668553082654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668553082654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 16:58:02 2022 " "Processing started: Tue Nov 15 16:58:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668553082654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1668553082654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CalculatorOU -c CalculatorOU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CalculatorOU -c CalculatorOU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1668553082654 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1668553082880 ""}
{ "Info" "0" "" "Project  = CalculatorOU" {  } {  } 0 0 "Project  = CalculatorOU" 0 0 "Fitter" 0 0 1668553082880 ""}
{ "Info" "0" "" "Revision = CalculatorOU" {  } {  } 0 0 "Revision = CalculatorOU" 0 0 "Fitter" 0 0 1668553082880 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1668553083152 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1668553083156 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CalculatorOU 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"CalculatorOU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1668553083179 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668553083275 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668553083275 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1668553083695 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1668553083702 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668553083806 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668553083806 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668553083806 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668553083806 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668553083806 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668553083806 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668553083806 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668553083806 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668553083806 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668553083806 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668553083806 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668553083806 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668553083806 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1668553083806 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668553083806 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668553083806 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668553083806 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668553083806 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668553083806 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668553083806 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668553083806 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668553083806 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1668553083806 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1668553083822 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1668553083822 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1668553083822 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1668553083822 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1668553083824 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CalculatorOU.sdc " "Synopsys Design Constraints File file not found: 'CalculatorOU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1668553085040 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1668553085041 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1668553085042 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1668553085042 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1668553085045 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clock~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668553085062 ""}  } { { "CalculatorOU.v" "" { Text "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/CalculatorOU.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668553085062 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "Automatically promoted node TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668553085063 ""}  } { { "../../../LAB08/Part00/divideXN.v" "" { Text "G:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668553085063 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "Automatically promoted node TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668553085063 ""}  } { { "../../../LAB08/Part00/divideXN.v" "" { Text "G:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668553085063 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|OnOffToggle:OnOffToggle_inst\|Mult0  " "Automatically promoted node TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|OnOffToggle:OnOffToggle_inst\|Mult0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668553085063 ""}  } { { "../../../LAB08/OnOffToggle/OnOffToggle.v" "" { Text "G:/MyCSE2441Labs/LAB08/OnOffToggle/OnOffToggle.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668553085063 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "Automatically promoted node TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668553085063 ""}  } { { "../../../LAB08/Part00/divideXN.v" "" { Text "G:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668553085063 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1668553085965 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1668553085965 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1668553085971 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668553085971 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668553085972 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1668553085972 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1668553085972 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1668553085972 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1668553085986 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1668553085987 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1668553085987 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668553086141 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1668553086192 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1668553088587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668553088714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1668553088750 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1668553093069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668553093069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1668553094012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1668553095886 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1668553095886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1668553096823 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1668553096823 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668553096827 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.35 " "Total time spent on timing analysis during the Fitter is 0.35 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1668553097419 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668553097443 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668553098043 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668553098045 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668553098721 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668553099519 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/output_files/CalculatorOU.fit.smsg " "Generated suppressed messages file G:/MyCSE2441Labs/Lab10/Part #2/CalculatorOU/output_files/CalculatorOU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1668553100237 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5642 " "Peak virtual memory: 5642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668553103383 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 15 16:58:23 2022 " "Processing ended: Tue Nov 15 16:58:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668553103383 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668553103383 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668553103383 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1668553103383 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1668553105157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668553105161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 16:58:24 2022 " "Processing started: Tue Nov 15 16:58:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668553105161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1668553105161 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CalculatorOU -c CalculatorOU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CalculatorOU -c CalculatorOU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1668553105161 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1668553105663 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1668553108707 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1668553108968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668553115018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 15 16:58:35 2022 " "Processing ended: Tue Nov 15 16:58:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668553115018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668553115018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668553115018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1668553115018 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1668553116062 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1668553117270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668553117270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 16:58:36 2022 " "Processing started: Tue Nov 15 16:58:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668553117270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1668553117270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CalculatorOU -c CalculatorOU " "Command: quartus_sta CalculatorOU -c CalculatorOU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1668553117286 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1668553117437 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1668553117837 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1668553117838 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668553117930 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668553117930 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CalculatorOU.sdc " "Synopsys Design Constraints File file not found: 'CalculatorOU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1668553118618 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1668553118628 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " "create_clock -period 1.000 -name TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668553118628 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " "create_clock -period 1.000 -name TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668553118628 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " "create_clock -period 1.000 -name TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668553118628 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " "create_clock -period 1.000 -name TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668553118628 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668553118628 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name onoff onoff " "create_clock -period 1.000 -name onoff onoff" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668553118628 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668553118628 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1668553118628 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668553118645 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1668553118647 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1668553118728 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1668553118807 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668553118812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.558 " "Worst-case setup slack is -1.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553118860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553118860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.558             -16.909 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "   -1.558             -16.909 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553118860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.550             -16.820 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "   -1.550             -16.820 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553118860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.167              -5.934 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT  " "   -1.167              -5.934 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553118860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.205              -0.687 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "   -0.205              -0.687 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553118860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.205              -0.567 clock  " "   -0.205              -0.567 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553118860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 onoff  " "    0.298               0.000 onoff " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553118860 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668553118860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553118924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553118924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "    0.342               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553118924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 clock  " "    0.343               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553118924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT  " "    0.362               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553118924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 onoff  " "    0.393               0.000 onoff " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553118924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "    0.432               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553118924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.638               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "    0.638               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553118924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668553118924 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668553118982 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668553119047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553119097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553119097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.612 clock  " "   -3.000              -8.612 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553119097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 onoff  " "   -3.000              -4.403 onoff " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553119097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "   -1.403             -15.433 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553119097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "   -1.403             -15.433 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553119097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT  " "   -1.403             -11.224 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553119097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "   -1.403              -7.015 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553119097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668553119097 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1668553119179 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1668553119252 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1668553120144 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668553120550 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668553120622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.350 " "Worst-case setup slack is -1.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553120679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553120679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.350             -14.615 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "   -1.350             -14.615 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553120679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.348             -14.593 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "   -1.348             -14.593 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553120679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.960              -4.738 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT  " "   -0.960              -4.738 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553120679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.104              -0.280 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "   -0.104              -0.280 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553120679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.101              -0.263 clock  " "   -0.101              -0.263 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553120679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 onoff  " "    0.361               0.000 onoff " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553120679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668553120679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.306 " "Worst-case hold slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553120735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553120735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "    0.306               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553120735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 clock  " "    0.306               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553120735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT  " "    0.328               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553120735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 onoff  " "    0.354               0.000 onoff " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553120735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "    0.397               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553120735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.587               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "    0.587               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553120735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668553120735 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668553120808 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668553120847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553120913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553120913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.612 clock  " "   -3.000              -8.612 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553120913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 onoff  " "   -3.000              -4.403 onoff " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553120913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "   -1.403             -15.433 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553120913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "   -1.403             -15.433 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553120913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT  " "   -1.403             -11.224 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553120913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "   -1.403              -7.015 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553120913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668553120913 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1668553120980 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668553121638 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668553121653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.077 " "Worst-case setup slack is -0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553121750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553121750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.077              -0.770 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "   -0.077              -0.770 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553121750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.066              -0.660 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "   -0.066              -0.660 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553121750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT  " "    0.138               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553121750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.480               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "    0.480               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553121750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.480               0.000 clock  " "    0.480               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553121750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.693               0.000 onoff  " "    0.693               0.000 onoff " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553121750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668553121750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553121795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553121795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "    0.147               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553121795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 clock  " "    0.147               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553121795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT  " "    0.156               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553121795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 onoff  " "    0.169               0.000 onoff " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553121795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "    0.171               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553121795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "    0.245               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553121795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668553121795 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668553121864 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668553121919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553121978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553121978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.232 clock  " "   -3.000              -7.232 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553121978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.099 onoff  " "   -3.000              -4.099 onoff " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553121978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "   -1.000             -11.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553121978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "   -1.000             -11.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553121978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT  " "   -1.000              -8.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553121978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "   -1.000              -5.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668553121978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668553121978 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1668553124360 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1668553124360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668553125140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 15 16:58:45 2022 " "Processing ended: Tue Nov 15 16:58:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668553125140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668553125140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668553125140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1668553125140 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 67 s " "Quartus Prime Full Compilation was successful. 0 errors, 67 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1668553126522 ""}
