# FPGA-i.MX8MP MIPI CSI-2 Communication Project

[![License](https://img.shields.io/badge/license-MIT-blue.svg)](LICENSE)
[![Documentation](https://img.shields.io/badge/docs-available-brightgreen.svg)](agent-guide/README.md)

## ğŸ“– í”„ë¡œì íŠ¸ ê°œìš”

FPGA(Xilinx Artix-7 XC7A35T)ì—ì„œ i.MX8MPë¡œ 16-bit ë°ì´í„°ë¥¼ MIPI CSI-2 4-Laneì„ í†µí•´ ì „ì†¡í•˜ëŠ” í”„ë¡œì íŠ¸ì…ë‹ˆë‹¤.

### ì£¼ìš” íŠ¹ì§•
- âœ… FPGA Configuration via SPI (i.MX8MP â†’ FPGA)
- âœ… MIPI CSI-2 4-Lane ë°ì´í„° ì „ì†¡
- âœ… ISP ìš°íšŒ, ISI Direct Path
- âœ… 64-byte ë©”ëª¨ë¦¬ ì •ë ¬ ìµœì í™”
- âœ… ì™„ì „í•œ ë¬¸ì„œí™” ë° ê²€ì¦ ìŠ¤í¬ë¦½íŠ¸

---

## ğŸš€ ë¹ ë¥¸ ì‹œì‘

### 1. ë¬¸ì„œ ì½ê¸°
ëª¨ë“  ë¬¸ì„œëŠ” **[agent-guide](agent-guide/)** í´ë”ì— ìˆìŠµë‹ˆë‹¤.

**ì¶”ì²œ ìˆœì„œ:**
```
1. agent-guide/README.md          - ì „ì²´ ë¬¸ì„œ ê°€ì´ë“œ
2. agent-guide/QUICK-REFERENCE.md - ë¹ ë¥¸ ì°¸ì¡°
3. agent-guide/mipi-project-plan.md - í”„ë¡œì íŠ¸ ê³„íš
4. agent-guide/agent-prompts.md    - ì‘ì—… ì§€ì¹¨
5. agent-guide/todo-list-5days.md  - 5ì¼ ì‘ì—… ê³„íš
6. agent-guide/system-flow-diagram.md - í”Œë¡œìš° ì°¨íŠ¸
```

### 2. ì „ì œ ì¡°ê±´ í™•ì¸
```bash
# FPGA Configuration ì™„ë£Œ í™•ì¸ (í•„ìˆ˜!)
cat /sys/class/gpio/gpioXXX/value  # 1ì´ë©´ Config ì™„ë£Œ
```

### 3. ì‘ì—… ì‹œì‘
**[5ì¼ ì‘ì—… ê³„íš](agent-guide/todo-list-5days.md)** ì°¸ì¡°

---

## ğŸ“Š ì‹œìŠ¤í…œ ì‚¬ì–‘

| í•­ëª© | ê°’ |
|------|-----|
| **FPGA** | Xilinx Artix-7 XC7A35T |
| **AP** | NXP i.MX8MP |
| **ì¸í„°í˜ì´ìŠ¤** | MIPI CSI-2 (4 Data Lanes) |
| **ë°ì´í„° íƒ€ì…** | RAW8 (0x2A) |
| **í•´ìƒë„** | 512 Ã— 16 (ì „ì†¡) |
| **Stride** | 512 bytes (64-byte ì •ë ¬) |

---

## ğŸ”§ ì‹œìŠ¤í…œ ì•„í‚¤í…ì²˜

```
Power On â†’ i.MX8MP Boot â†’ FPGA Config (SPI) â†’ DONE í™•ì¸
    â†“
FPGA (256Ã—16-bit) â†’ íŒ¨í‚¹ (512Ã—RAW8) â†’ MIPI TX â†’ D-PHY (4-Lane)
    â†“
MIPI RX â†’ ISI â†’ DRAM (64-byte ì •ë ¬)
```

**í•µì‹¬ íŠ¹ì§•:**
- FPGA Configuration: i.MX8MPê°€ SPIë¡œ ì„¤ì • (ì´ë¯¸ êµ¬í˜„ë¨)
- ISP ìš°íšŒ: ISI Direct Path ì‚¬ìš©
- Endian: Little Endian (0xABCD â†’ [0xCD, 0xAB])

---

## ğŸ“š ë¬¸ì„œ êµ¬ì¡°

### í•„ìˆ˜ ë¬¸ì„œ
- **[README.md](agent-guide/README.md)** - ì „ì²´ í”„ë¡œì íŠ¸ ê°€ì´ë“œ
- **[QUICK-REFERENCE.md](agent-guide/QUICK-REFERENCE.md)** - í•µì‹¬ ìš”ì•½ ë° ëª…ë ¹ì–´
- **[mipi-project-plan.md](agent-guide/mipi-project-plan.md)** - í”„ë¡œì íŠ¸ ê³„íšì„œ
- **[agent-prompts.md](agent-guide/agent-prompts.md)** - AI ì—ì´ì „íŠ¸ ì‘ì—… ì§€ì¹¨
- **[todo-list-5days.md](agent-guide/todo-list-5days.md)** - 5ì¼ ì‘ì—… ê³„íš
- **[system-flow-diagram.md](agent-guide/system-flow-diagram.md)** - 10ê°œ Mermaid ì°¨íŠ¸

---

## ğŸ¯ ì‘ì—… ì²´í¬ë¦¬ìŠ¤íŠ¸

### Phase 1: FPGA êµ¬í˜„
- [ ] FPGA Configuration ì™„ë£Œ í™•ì¸
- [ ] Vivado MIPI CSI-2 TX IP ì„¤ì •
- [ ] 16-bit â†’ RAW8 íŒ¨í‚¹ ëª¨ë“ˆ
- [ ] MIPI FSM (FS/LS/Payload/FE)
- [ ] ê°€ìƒ í”„ë ˆì„ ìƒì„± (16ì¤„)

### Phase 2: i.MX8MP ì„¤ì •
- [ ] Device Tree ìˆ˜ì •
- [ ] ISP ìš°íšŒ ì„¤ì •
- [ ] /dev/video0 í™•ì¸
- [ ] ISI clock/power í™œì„±í™”

### Phase 3: ê²€ì¦
- [ ] v4l2-ctl ë°ì´í„° ìº¡ì²˜
- [ ] ë°ì´í„° ë¬´ê²°ì„± 100%
- [ ] ì„±ëŠ¥ ì¸¡ì •

---

## ğŸ› ï¸ ê°œë°œ í™˜ê²½

### FPGA
- Vivado Design Suite
- ILA (Integrated Logic Analyzer)
- Verilog HDL

### i.MX8MP
- Linux Kernel (with Device Tree)
- v4l2-ctl, media-ctl
- Python 3.x (ê²€ì¦ ìŠ¤í¬ë¦½íŠ¸)

---

## ğŸ’¡ í•µì‹¬ ê°œë…

### ë©”ëª¨ë¦¬ ì •ë ¬
```python
stride = 512 bytes  # 64-byte ì •ë ¬ í•„ìˆ˜
assert stride % 64 == 0  # âœ…
```

### MIPI íŒ¨í‚· êµ¬ì¡°
```
FS (0x00) â†’ [LS (0x02) â†’ Payload (512B)] Ã— 16 â†’ FE (0x01)
```

### AXI4-Stream Handshake
```verilog
if (TVALID && TREADY) begin
    // ë°ì´í„° ì „ì†¡
end
```

---

## ğŸ› ë¬¸ì œ í•´ê²°

### ìì£¼ ë°œìƒí•˜ëŠ” ì´ìŠˆ

| ì¦ìƒ | í•´ê²° ë°©ì•ˆ |
|------|-----------|
| `/dev/video0` ì—†ìŒ | `modprobe imx8-isi-cap` |
| ë°ì´í„° ì „ë¶€ 0x00 | FPGA ì¶œë ¥ í™•ì¸ (ILA) |
| í”„ë ˆì„ ì¸ì‹ ì‹¤íŒ¨ | ìµœì†Œ 16ì¤„ í™•ì¸ |
| ë©”ëª¨ë¦¬ ì •ë ¬ ì—ëŸ¬ | stride = 512 í™•ì¸ |

**ìƒì„¸ ê°€ì´ë“œ:** [QUICK-REFERENCE.md](agent-guide/QUICK-REFERENCE.md)

---

## ğŸ“– ìƒì„¸ ë¬¸ì„œ

ê° ë¬¸ì„œì˜ ì—­í• :

| ë¬¸ì„œ | ìš©ë„ | ë…ì |
|------|------|------|
| [README.md](agent-guide/README.md) | ì „ì²´ ê°€ì´ë“œ | ëª¨ë“  ì°¸ì—¬ì |
| [QUICK-REFERENCE.md](agent-guide/QUICK-REFERENCE.md) | ë¹ ë¥¸ ì°¸ì¡° | ê°œë°œì |
| [mipi-project-plan.md](agent-guide/mipi-project-plan.md) | í”„ë¡œì íŠ¸ ê³„íš | PM, ê°œë°œì |
| [agent-prompts.md](agent-guide/agent-prompts.md) | ì‘ì—… ì§€ì¹¨ | AI ì—ì´ì „íŠ¸ |
| [todo-list-5days.md](agent-guide/todo-list-5days.md) | 5ì¼ ê³„íš | ê°œë°œíŒ€ |
| [system-flow-diagram.md](agent-guide/system-flow-diagram.md) | ì°¨íŠ¸ | ëª¨ë“  ì°¸ì—¬ì |

---

## ğŸ¨ ì‹œê°í™” ìë£Œ

**[system-flow-diagram.md](agent-guide/system-flow-diagram.md)**ì— 10ê°œì˜ Mermaid ì°¨íŠ¸ í¬í•¨:
1. ì „ì²´ ì‹œìŠ¤í…œ ì•„í‚¤í…ì²˜
2. ë°ì´í„° ë³€í™˜ í”Œë¡œìš°
3. MIPI í”„ë ˆì„ ì „ì†¡ ì‹œí€€ìŠ¤
4. FPGA FSM ìƒíƒœ ë‹¤ì´ì–´ê·¸ë¨
5. i.MX8MP ë°ì´í„° ì²˜ë¦¬ í”Œë¡œìš°
6. AXI4-Stream Handshake
7. ë©”ëª¨ë¦¬ ë§µ ë° ë°ì´í„° ë³µì›
8. ì—ëŸ¬ ì²˜ë¦¬ í”Œë¡œìš°
9. 5ì¼ ì‘ì—… ê°„íŠ¸ ì°¨íŠ¸
10. ì‹œìŠ¤í…œ ìƒíƒœ ë‹¤ì´ì–´ê·¸ë¨

---

## ğŸš¨ ì¤‘ìš” ì‚¬í•­

### í•„ìˆ˜ í™•ì¸
1. âœ… **FPGA DONE ìƒíƒœ** - ëª¨ë“  ì‘ì—… ì „ í™•ì¸
2. âœ… **64-byte ì •ë ¬** - `512 % 64 = 0`
3. âœ… **AXI Handshake** - `TVALID && TREADY`
4. âœ… **ISP ìš°íšŒ** - Device Tree ì„¤ì •

### ê¸ˆì§€ ì‚¬í•­
- âŒ FPGA Config ì™„ë£Œ ì „ MIPI ì‘ì—…
- âŒ TREADY ë¬´ì‹œ
- âŒ ìê°€ ê²€í†  ìƒëµ

---

## ğŸ“ ì§€ì›

ë¬¸ì œ ë°œìƒ ì‹œ:
1. [QUICK-REFERENCE.md](agent-guide/QUICK-REFERENCE.md) ì°¸ì¡°
2. [agent-prompts.md ì„¹ì…˜ 6](agent-guide/agent-prompts.md#6-ë””ë²„ê¹…-ê°€ì´ë“œ) ë””ë²„ê¹… ê°€ì´ë“œ
3. dmesg ë¡œê·¸ í™•ì¸
4. ILA íƒ€ì´ë° ë¶„ì„

---

## ğŸ“ ë¼ì´ì„ ìŠ¤

ì´ í”„ë¡œì íŠ¸ëŠ” MIT ë¼ì´ì„ ìŠ¤ë¥¼ ë”°ë¦…ë‹ˆë‹¤.

---

## ğŸ™ ê¸°ì—¬

ê¸°ì—¬ë¥¼ í™˜ì˜í•©ë‹ˆë‹¤! Pull Requestë¥¼ ë³´ë‚´ì£¼ì„¸ìš”.

---

**ìµœì¢… ìˆ˜ì •**: 2026-01-07  
**ë²„ì „**: 1.0  
**ë¬¸ì„œ ê°œìˆ˜**: 7ê°œ (2,576ì¤„)
