---
layout: default
title: 1.5 CFETæ§‹é€ ã¨ã‚¹ã‚¿ãƒƒã‚¯å‹MOSã®å±•æœ›
---

# 1.5 CFETæ§‹é€ ã¨ã‚¹ã‚¿ãƒƒã‚¯å‹MOSã®å±•æœ›  
# 1.5 CFET Structure and Outlook for Stacked MOS

---

## ğŸ“˜ æ¦‚è¦ï½œOverview

**CFETï¼ˆComplementary FETï¼‰** ã¯ã€**nFETã¨pFETã‚’å‚ç›´æ–¹å‘ã«ç©å±¤**ã™ã‚‹æ¬¡ä¸–ä»£ãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿æ§‹é€ ã§ã™ã€‚  
FinFET â†’ GAA ã®é€²åŒ–ã‚’å¼•ãç¶™ããªãŒã‚‰ã€**ã‚»ãƒ«é¢ç©ã®å¤§å¹…å‰Šæ¸›**ã¨**é…ç·šè‡ªç”±åº¦ã®æ‹¡å¤§**ã‚’å¯èƒ½ã«ã—ã¾ã™ã€‚

> CFET vertically stacks nFET and pFET, aiming for denser standard cells and improved routing flexibility beyond GAA.

---

## ğŸ§± æ§‹é€ åŸç†ï½œStructural Concept

```mermaid
graph TB
    subgraph Upper Layer
        PFET["p-FET<br/>(Upper Nanosheets)"]
    end
    OX["Isolation Oxide"]
    subgraph Lower Layer
        NFET["n-FET<br/>(Lower Nanosheets)"]
    end
    SUB["Substrate / Handle Wafer"]

    PFET --> OX --> NFET --> SUB
```
> **GAA**: n/p ã‚’åŒä¸€å±¤ã«ä¸¦åˆ—é…ç½®  
> **CFET**: n/p ã‚’å‚ç›´ç©å±¤ã—ã€ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆé¢ç©ã‚’ç¸®å°

---

## âš¡ é›»æ°—çš„ç‰¹å¾´ã¨è¨­è¨ˆå½±éŸ¿ï½œElectrical Characteristics & Design Impact

| ğŸ” é …ç›® / Item | ğŸ’¡ CFETã®ç‰¹æ€§ / CFET Features |
|----------------|--------------------------------|
| ã‚²ãƒ¼ãƒˆåˆ¶å¾¡ | GAAã¨åŒç­‰ã®4é¢åˆ¶å¾¡ / Same as GAA |
| n/på¯¾ç§°æ€§ | å‚ç›´æ§‹é€ ã§ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆå¯¾ç§°æ€§å‘ä¸Š |
| ã‚¯ãƒ­ã‚¹ãƒˆãƒ¼ã‚¯ | å±¤é–“å¹²æ¸‰ã«å¯¾ç­–å¿…è¦ |
| é…ç·šè‡ªç”±åº¦ | BEOLç©ºé–“ã®æœ‰åŠ¹åˆ©ç”¨ |
| è¨­è¨ˆé›£æ˜“åº¦ | é«˜åº¦PDKãƒ»æŠ½è±¡åŒ–å¿…é ˆ |

---

## ğŸ­ è£½é€ èª²é¡Œï½œManufacturing Challenges

- **ãƒãƒ£ãƒãƒ«ã”ã¨ã®ãƒ‰ãƒ¼ãƒ”ãƒ³ã‚°ç‹¬ç«‹æ€§**ï¼šnFETã¨pFETã®ãƒ‰ãƒ¼ãƒ”ãƒ³ã‚°åˆ†é›¢ãŒé›£ã—ã„  
- **ç†±å‡¦ç†ã‚¹ãƒ†ãƒƒãƒ—åˆ†é›¢**ï¼šä¸‹å±¤ãŒç†±äºˆç®—ã‚’è¶…ãˆã‚„ã™ã„  
- **é¸æŠã‚¨ãƒ”æˆé•·ã¨ã‚¨ãƒƒãƒãƒ³ã‚°ç²¾åº¦**ï¼šè¤‡æ•°å·¥ç¨‹ã®æ•´åˆãŒå¿…é ˆ  
- **BEOLçµ±åˆ**ï¼šé‡‘å±å±¤é«˜ã•ã‚„IRãƒ‰ãƒ­ãƒƒãƒ—ã®èª¿æ•´

> Independent doping, thermal budget control, selective epitaxy, and BEOL integration are critical for CFET fabrication.

---

## ğŸ§© ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«çµ±åˆåŠ¹æœï½œModule-Level Integration Advantage

- **ã‚¤ãƒ³ãƒãƒ¼ã‚¿ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã‚’1ã‚»ãƒ«ã§å®Œçµ**  
- n/pã®ç‰©ç†çš„åˆ†é›¢ãŒä¸è¦ã€**ã‚»ãƒ«é¢ç©åŠæ¸›**  
- æ¨™æº–ã‚»ãƒ«å¯†åº¦ãŒå®Ÿè³ª**2å€**

> CFET enables the tightest inverter integration, halving cell area and doubling density.

---

## ğŸ”® ä»Šå¾Œã®å±•æœ›ï½œFuture Outlook

```mermaid
timeline
    title CFET Roadmap
    2024 : GAA mainstream adoption
    2026 : Early CFET R&D (IME, Intel labs)
    2030 : Pilot CFET integration in niche products
    2032 : CFET standard cell libraries emerge
```

- **2030å¹´ä»£å‰åŠ**ï¼šIntelã‚„IMEãŒè©¦ä½œæ®µéšã¸  
- **EDA/PDKæ•´å‚™**ã¨**è¨­è¨ˆè€…æ•™è‚²**ãŒå¿…é ˆ  
- **ã‚·ã‚¹ãƒ†ãƒ ãƒ»ã‚ªãƒ³ãƒ»ã‚¹ã‚¿ãƒƒã‚¯ï¼ˆSoSï¼‰**æ™‚ä»£ã®ä¸­æ ¸æŠ€è¡“ã¸

---

### ğŸ”— é–¢é€£è£œè¶³ï½œRelated Appendices

- [`appendixf1_04_cfet.md`](appendixf1_04_cfet.md)  
- [`appendixf1_05a_cfet_params.md`](appendixf1_05a_cfet_params.md)  
- [`appendixf1_05_node_params_structural.md`](appendixf1_05_node_params_structural.md)  

---

[â† æˆ»ã‚‹ / Back to Special Chapter 1 Top](../f_chapter1_finfet_gaa/README.md)



---

```mermaid
flowchart TB
%% CFET æ–­é¢ã®ç°¡æ˜“3Dé¢¨ï¼ˆæ“¬ä¼¼ï¼‰ã‚¤ãƒ¡ãƒ¼ã‚¸
%% Mermaid v10+ ã‚’æƒ³å®šã€‚è‰²ã¯æ•™æå‘ã‘ã«åˆ†é¡ã€‚

classDef metal fill:#cfd8dc,stroke:#333,stroke-width:1px,color:#111;
classDef contact fill:#dddddd,stroke:#333,stroke-width:1px,color:#111;
classDef oxide fill:#e6f2ff,stroke:#333,stroke-width:1px,color:#111;
classDef gate fill:#c8a37a,stroke:#333,stroke-width:1px,color:#111;
classDef si fill:#fff5f0,stroke:#333,stroke-width:1px,color:#111;
classDef nwell fill:#d8e6ff,stroke:#333,stroke-width:1px,color:#111;
classDef pwell fill:#ffd6e0,stroke:#333,stroke-width:1px,color:#111;
classDef dopN fill:#a6c0ff,stroke:#333,stroke-width:1px,color:#111;
classDef dopP fill:#ff9da6,stroke:#333,stroke-width:1px,color:#111;

%% â”€â”€ BEOL â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
subgraph BEOL["BEOL (é…ç·š)"]
direction TB
M2[M2 Metal]:::metal
VIA12[Via (M1â†”M2)]:::contact
M1[M1 Metal]:::metal
end

%% â”€â”€ ä¸Šå±¤ï¼špFETï¼ˆUpperï¼‰ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
subgraph PFET["pFETï¼ˆä¸Šå±¤ï¼‰/ Upper Layer"]
direction TB
pS[p+ Source]:::dopP
pGate[Gate (GAA wrap)]:::gate
pNS2[Upper Nanosheet]:::si
pNS1[Lower Nanosheet]:::si
pD[p+ Drain]:::dopP
end

%% â”€â”€ ä¸­é–“çµ¶ç¸ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
Iso[Interlayer Oxide]:::oxide

%% â”€â”€ ä¸‹å±¤ï¼šnFETï¼ˆLowerï¼‰ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
subgraph NFET["nFETï¼ˆä¸‹å±¤ï¼‰/ Lower Layer"]
direction TB
nS[n+ Source]:::dopN
nGate[Gate (GAA wrap)]:::gate
nNS2[Upper Nanosheet]:::si
nNS1[Lower Nanosheet]:::si
nD[n+ Drain]:::dopN
end

%% â”€â”€ ãƒãƒ«ã‚¯/ãƒãƒ³ãƒ‰ãƒ« â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
SubW[Substrate / Handle]:::si

%% â”€â”€ BEOL ã¸ã®æ¥ç¶šï¼ˆç«‹ä½“æ„Ÿï¼šæ–œã‚é…ç·šã®æ“¬ä¼¼è¡¨ç¾ï¼‰ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
pS -->|Contact| CpS[W Plug]:::contact --> M1
pD -->|Contact| CpD[W Plug]:::contact --> M1
nS -->|Contact| CnS[W Plug]:::contact --> M1
nD -->|Contact| CnD[W Plug]:::contact --> M1
M1 --> VIA12 --> M2

%% â”€â”€ ç¸¦ç©ã¿ã®é–¢ä¿‚ï¼ˆæ“¬ä¼¼3Dï¼šãšã‚‰ã—é…ç½®ã®æ¥ç¶šï¼‰ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
pGate --- pNS2
pGate --- pNS1
nGate --- nNS2
nGate --- nNS1

%% â”€â”€ ç¸¦æ–¹å‘ã‚¹ã‚¿ãƒƒã‚¯é€£çµ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
PFET --> Iso --> NFET --> SubW

%% â”€â”€ è£œè¶³ãƒ©ãƒ™ãƒ« â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
class M1,M2 metal
class CpS,CpD,CnS,CnD,VIA12 contact
```

```mermaid
flowchart TB
%% CFET æ–­é¢ã®ç°¡æ˜“3Dé¢¨ï¼ˆæ“¬ä¼¼ï¼‰ã‚¤ãƒ¡ãƒ¼ã‚¸

classDef metal fill:#cfd8dc,stroke:#333,stroke-width:1px,color:#111;
classDef contact fill:#dddddd,stroke:#333,stroke-width:1px,color:#111;
classDef oxide fill:#e6f2ff,stroke:#333,stroke-width:1px,color:#111;
classDef gate fill:#c8a37a,stroke:#333,stroke-width:1px,color:#111;
classDef si fill:#fff5f0,stroke:#333,stroke-width:1px,color:#111;
classDef dopN fill:#a6c0ff,stroke:#333,stroke-width:1px,color:#111;
classDef dopP fill:#ff9da6,stroke:#333,stroke-width:1px,color:#111;

%% â”€â”€ BEOL â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
subgraph BEOL["BEOL (é…ç·š)"]
direction TB
M2[M2 Metal]:::metal
VIA12[Via (M1â†”M2)]:::contact
M1[M1 Metal]:::metal
end

%% â”€â”€ ä¸Šå±¤ï¼špFET â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
subgraph PFET["pFETï¼ˆä¸Šå±¤ï¼‰/ Upper Layer"]
direction TB
pS[p+ Source]:::dopP
pGate[Gate (GAA wrap)]:::gate
pNS2[Upper Nanosheet]:::si
pNS1[Lower Nanosheet]:::si
pD[p+ Drain]:::dopP
end

%% â”€â”€ ä¸­é–“çµ¶ç¸ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
Iso[Interlayer Oxide]:::oxide

%% â”€â”€ ä¸‹å±¤ï¼šnFET â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
subgraph NFET["nFETï¼ˆä¸‹å±¤ï¼‰/ Lower Layer"]
direction TB
nS[n+ Source]:::dopN
nGate[Gate (GAA wrap)]:::gate
nNS2[Upper Nanosheet]:::si
nNS1[Lower Nanosheet]:::si
nD[n+ Drain]:::dopN
end

%% â”€â”€ ãƒãƒ«ã‚¯/ãƒãƒ³ãƒ‰ãƒ« â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
SubW[Substrate / Handle]:::si

%% æ¥ç¶šï¼ˆæ“¬ä¼¼3Dï¼šæ–œã‚è¡¨ç¾ã¯çŸ¢å°ç¨®ã§è¡¨ç¾ï¼‰
pS -->|Contact| CpS[W Plug]:::contact --> M1
pD -->|Contact| CpD[W Plug]:::contact --> M1
nS -->|Contact| CnS[W Plug]:::contact --> M1
nD -->|Contact| CnD[W Plug]:::contact --> M1
M1 --> VIA12 --> M2

%% ã‚²ãƒ¼ãƒˆã¨ãƒŠãƒã‚·ãƒ¼ãƒˆã®å›²ã¿é–¢ä¿‚ï¼ˆæ“¬ä¼¼ï¼‰
pGate --- pNS2
pGate --- pNS1
nGate --- nNS2
nGate --- nNS1

%% ç¸¦ç©ã¿ã‚¹ã‚¿ãƒƒã‚¯ï¼ˆãƒãƒ¼ãƒ‰çµŒç”±ã§æ¥ç¶šï¼‰
pNS1 --> Iso --> nNS1 --> SubW

%% ä»•ä¸Šã’ã®ã‚¯ãƒ©ã‚¹æŒ‡å®š
class M1,M2 metal;
class CpS,CpD,CnS,CnD,VIA12 contact;
```
