// Seed: 3989653646
module module_0 (
    output logic id_0,
    input tri id_1,
    input supply1 id_2
);
  assign module_2.id_1 = 0;
  if (-1) begin : LABEL_0
    always if ((1'b0)) id_0 <= 1 - 1'b0;
  end else begin : LABEL_1
    logic id_4;
  end
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output logic id_0,
    input  tri   id_1
);
  wire id_3;
  always begin : LABEL_0
    fork
      id_0 = -1;
    join_none
  end
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1
  );
endmodule
macromodule module_2 (
    input wor id_0,
    input tri1 id_1,
    output supply0 id_2,
    output logic id_3,
    output wire id_4,
    output tri0 id_5,
    input wand id_6,
    input supply0 id_7,
    output wand id_8
);
  logic id_10;
  ;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_1
  );
  always begin : LABEL_0
    id_3 <= -1;
  end
endmodule
