{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info: Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd " "Info: Source file: C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd has changed." {  } {  } 0 0 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 0 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 21 02:56:06 2024 " "Info: Processing started: Fri Jun 21 02:56:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aplikasi_Gerbang_Tol -c Aplikasi_Gerbang_Tol " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Aplikasi_Gerbang_Tol -c Aplikasi_Gerbang_Tol" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Aplikasi_Gerbang_Tol.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Aplikasi_Gerbang_Tol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aplikasi_Gerbang_Tol-Behavioral " "Info: Found design unit 1: Aplikasi_Gerbang_Tol-Behavioral" {  } { { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Aplikasi_Gerbang_Tol " "Info: Found entity 1: Aplikasi_Gerbang_Tol" {  } { { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Aplikasi_Gerbang_Tol " "Info: Elaborating entity \"Aplikasi_Gerbang_Tol\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Info: Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Info: Implemented 39 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "61 " "Info: Implemented 61 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "250 " "Info: Peak virtual memory: 250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 21 02:56:07 2024 " "Info: Processing ended: Fri Jun 21 02:56:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 21 02:56:07 2024 " "Info: Processing started: Fri Jun 21 02:56:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Aplikasi_Gerbang_Tol -c Aplikasi_Gerbang_Tol " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Aplikasi_Gerbang_Tol -c Aplikasi_Gerbang_Tol" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Aplikasi_Gerbang_Tol EP1C12Q240C8 " "Info: Selected device EP1C12Q240C8 for design \"Aplikasi_Gerbang_Tol\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6Q240C8 " "Info: Device EP1C6Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Clock Global clock in PIN 28 " "Info: Automatically promoted signal \"Clock\" to use Global clock in PIN 28" {  } { { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 12 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Buzzer " "Warning: Node \"Buzzer\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buzzer" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.720 ns register register " "Info: Estimated most critical path is register to register delay of 7.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[10\] 1 REG LAB_X5_Y18 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X5_Y18; Fanout = 3; REG Node = 'counter\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[10] } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.304 ns) + CELL(0.114 ns) 1.418 ns LessThan0~5 2 COMB LAB_X6_Y17 1 " "Info: 2: + IC(1.304 ns) + CELL(0.114 ns) = 1.418 ns; Loc. = LAB_X6_Y17; Fanout = 1; COMB Node = 'LessThan0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.418 ns" { counter[10] LessThan0~5 } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 2.071 ns LessThan0~6 3 COMB LAB_X6_Y17 1 " "Info: 3: + IC(0.361 ns) + CELL(0.292 ns) = 2.071 ns; Loc. = LAB_X6_Y17; Fanout = 1; COMB Node = 'LessThan0~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { LessThan0~5 LessThan0~6 } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.114 ns) 3.413 ns LessThan0~7 4 COMB LAB_X5_Y16 1 " "Info: 4: + IC(1.228 ns) + CELL(0.114 ns) = 3.413 ns; Loc. = LAB_X5_Y16; Fanout = 1; COMB Node = 'LessThan0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { LessThan0~6 LessThan0~7 } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 4.066 ns LessThan0~8 5 COMB LAB_X5_Y16 5 " "Info: 5: + IC(0.539 ns) + CELL(0.114 ns) = 4.066 ns; Loc. = LAB_X5_Y16; Fanout = 5; COMB Node = 'LessThan0~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { LessThan0~7 LessThan0~8 } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.838 ns) 6.006 ns counter\[0\]~191 6 COMB LAB_X5_Y19 6 " "Info: 6: + IC(1.102 ns) + CELL(0.838 ns) = 6.006 ns; Loc. = LAB_X5_Y19; Fanout = 6; COMB Node = 'counter\[0\]~191'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.940 ns" { LessThan0~8 counter[0]~191 } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 6.142 ns counter\[5\]~181 7 COMB LAB_X5_Y19 6 " "Info: 7: + IC(0.000 ns) + CELL(0.136 ns) = 6.142 ns; Loc. = LAB_X5_Y19; Fanout = 6; COMB Node = 'counter\[5\]~181'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { counter[0]~191 counter[5]~181 } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 6.278 ns counter\[10\]~175 8 COMB LAB_X5_Y18 6 " "Info: 8: + IC(0.000 ns) + CELL(0.136 ns) = 6.278 ns; Loc. = LAB_X5_Y18; Fanout = 6; COMB Node = 'counter\[10\]~175'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { counter[5]~181 counter[10]~175 } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 6.414 ns counter\[15\]~167 9 COMB LAB_X5_Y18 6 " "Info: 9: + IC(0.000 ns) + CELL(0.136 ns) = 6.414 ns; Loc. = LAB_X5_Y18; Fanout = 6; COMB Node = 'counter\[15\]~167'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { counter[10]~175 counter[15]~167 } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 6.550 ns counter\[20\]~153 10 COMB LAB_X5_Y17 6 " "Info: 10: + IC(0.000 ns) + CELL(0.136 ns) = 6.550 ns; Loc. = LAB_X5_Y17; Fanout = 6; COMB Node = 'counter\[20\]~153'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { counter[15]~167 counter[20]~153 } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 6.686 ns counter\[25\]~143 11 COMB LAB_X5_Y17 6 " "Info: 11: + IC(0.000 ns) + CELL(0.136 ns) = 6.686 ns; Loc. = LAB_X5_Y17; Fanout = 6; COMB Node = 'counter\[25\]~143'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { counter[20]~153 counter[25]~143 } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 6.822 ns counter\[30\]~131 12 COMB LAB_X5_Y16 1 " "Info: 12: + IC(0.000 ns) + CELL(0.136 ns) = 6.822 ns; Loc. = LAB_X5_Y16; Fanout = 1; COMB Node = 'counter\[30\]~131'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { counter[25]~143 counter[30]~131 } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.898 ns) 7.720 ns counter\[31\] 13 REG LAB_X5_Y16 2 " "Info: 13: + IC(0.000 ns) + CELL(0.898 ns) = 7.720 ns; Loc. = LAB_X5_Y16; Fanout = 2; REG Node = 'counter\[31\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { counter[30]~131 counter[31] } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.186 ns ( 41.27 % ) " "Info: Total cell delay = 3.186 ns ( 41.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.534 ns ( 58.73 % ) " "Info: Total interconnect delay = 4.534 ns ( 58.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.720 ns" { counter[10] LessThan0~5 LessThan0~6 LessThan0~7 LessThan0~8 counter[0]~191 counter[5]~181 counter[10]~175 counter[15]~167 counter[20]~153 counter[25]~143 counter[30]~131 counter[31] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y14 X9_Y27 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y14 to location X9_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "273 " "Info: Peak virtual memory: 273 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 21 02:56:09 2024 " "Info: Processing ended: Fri Jun 21 02:56:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 21 02:56:10 2024 " "Info: Processing started: Fri Jun 21 02:56:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Aplikasi_Gerbang_Tol -c Aplikasi_Gerbang_Tol " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Aplikasi_Gerbang_Tol -c Aplikasi_Gerbang_Tol" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 21 02:56:10 2024 " "Info: Processing ended: Fri Jun 21 02:56:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 21 02:56:11 2024 " "Info: Processing started: Fri Jun 21 02:56:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Aplikasi_Gerbang_Tol -c Aplikasi_Gerbang_Tol --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Aplikasi_Gerbang_Tol -c Aplikasi_Gerbang_Tol --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 12 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register counter\[15\] register counter\[31\] 125.42 MHz 7.973 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 125.42 MHz between source register \"counter\[15\]\" and destination register \"counter\[31\]\" (period= 7.973 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.712 ns + Longest register register " "Info: + Longest register to register delay is 7.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[15\] 1 REG LC_X5_Y18_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y18_N9; Fanout = 3; REG Node = 'counter\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[15] } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.590 ns) 1.798 ns LessThan0~4 2 COMB LC_X6_Y17_N7 1 " "Info: 2: + IC(1.208 ns) + CELL(0.590 ns) = 1.798 ns; Loc. = LC_X6_Y17_N7; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { counter[15] LessThan0~4 } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.292 ns) 2.528 ns LessThan0~6 3 COMB LC_X6_Y17_N2 1 " "Info: 3: + IC(0.438 ns) + CELL(0.292 ns) = 2.528 ns; Loc. = LC_X6_Y17_N2; Fanout = 1; COMB Node = 'LessThan0~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { LessThan0~4 LessThan0~6 } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.114 ns) 3.757 ns LessThan0~7 4 COMB LC_X5_Y16_N6 1 " "Info: 4: + IC(1.115 ns) + CELL(0.114 ns) = 3.757 ns; Loc. = LC_X5_Y16_N6; Fanout = 1; COMB Node = 'LessThan0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { LessThan0~6 LessThan0~7 } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 4.053 ns LessThan0~8 5 COMB LC_X5_Y16_N7 5 " "Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 4.053 ns; Loc. = LC_X5_Y16_N7; Fanout = 5; COMB Node = 'LessThan0~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { LessThan0~7 LessThan0~8 } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.583 ns) 5.841 ns counter\[0\]~191 6 COMB LC_X5_Y19_N4 6 " "Info: 6: + IC(1.205 ns) + CELL(0.583 ns) = 5.841 ns; Loc. = LC_X5_Y19_N4; Fanout = 6; COMB Node = 'counter\[0\]~191'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { LessThan0~8 counter[0]~191 } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 6.049 ns counter\[5\]~181 7 COMB LC_X5_Y19_N9 6 " "Info: 7: + IC(0.000 ns) + CELL(0.208 ns) = 6.049 ns; Loc. = LC_X5_Y19_N9; Fanout = 6; COMB Node = 'counter\[5\]~181'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { counter[0]~191 counter[5]~181 } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 6.185 ns counter\[10\]~175 8 COMB LC_X5_Y18_N4 6 " "Info: 8: + IC(0.000 ns) + CELL(0.136 ns) = 6.185 ns; Loc. = LC_X5_Y18_N4; Fanout = 6; COMB Node = 'counter\[10\]~175'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { counter[5]~181 counter[10]~175 } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 6.393 ns counter\[15\]~167 9 COMB LC_X5_Y18_N9 6 " "Info: 9: + IC(0.000 ns) + CELL(0.208 ns) = 6.393 ns; Loc. = LC_X5_Y18_N9; Fanout = 6; COMB Node = 'counter\[15\]~167'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { counter[10]~175 counter[15]~167 } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 6.529 ns counter\[20\]~153 10 COMB LC_X5_Y17_N4 6 " "Info: 10: + IC(0.000 ns) + CELL(0.136 ns) = 6.529 ns; Loc. = LC_X5_Y17_N4; Fanout = 6; COMB Node = 'counter\[20\]~153'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { counter[15]~167 counter[20]~153 } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 6.737 ns counter\[25\]~143 11 COMB LC_X5_Y17_N9 6 " "Info: 11: + IC(0.000 ns) + CELL(0.208 ns) = 6.737 ns; Loc. = LC_X5_Y17_N9; Fanout = 6; COMB Node = 'counter\[25\]~143'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { counter[20]~153 counter[25]~143 } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 6.873 ns counter\[30\]~131 12 COMB LC_X5_Y16_N4 1 " "Info: 12: + IC(0.000 ns) + CELL(0.136 ns) = 6.873 ns; Loc. = LC_X5_Y16_N4; Fanout = 1; COMB Node = 'counter\[30\]~131'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { counter[25]~143 counter[30]~131 } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 7.712 ns counter\[31\] 13 REG LC_X5_Y16_N5 2 " "Info: 13: + IC(0.000 ns) + CELL(0.839 ns) = 7.712 ns; Loc. = LC_X5_Y16_N5; Fanout = 2; REG Node = 'counter\[31\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { counter[30]~131 counter[31] } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.564 ns ( 46.21 % ) " "Info: Total cell delay = 3.564 ns ( 46.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.148 ns ( 53.79 % ) " "Info: Total interconnect delay = 4.148 ns ( 53.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.712 ns" { counter[15] LessThan0~4 LessThan0~6 LessThan0~7 LessThan0~8 counter[0]~191 counter[5]~181 counter[10]~175 counter[15]~167 counter[20]~153 counter[25]~143 counter[30]~131 counter[31] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.712 ns" { counter[15] {} LessThan0~4 {} LessThan0~6 {} LessThan0~7 {} LessThan0~8 {} counter[0]~191 {} counter[5]~181 {} counter[10]~175 {} counter[15]~167 {} counter[20]~153 {} counter[25]~143 {} counter[30]~131 {} counter[31] {} } { 0.000ns 1.208ns 0.438ns 1.115ns 0.182ns 1.205ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.590ns 0.292ns 0.114ns 0.114ns 0.583ns 0.208ns 0.136ns 0.208ns 0.136ns 0.208ns 0.136ns 0.839ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 3.246 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 3.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK PIN_28 35 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 35; CLK Node = 'Clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.711 ns) 3.246 ns counter\[31\] 2 REG LC_X5_Y16_N5 2 " "Info: 2: + IC(1.066 ns) + CELL(0.711 ns) = 3.246 ns; Loc. = LC_X5_Y16_N5; Fanout = 2; REG Node = 'counter\[31\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { Clock counter[31] } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.16 % ) " "Info: Total cell delay = 2.180 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 32.84 % ) " "Info: Total interconnect delay = 1.066 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { Clock counter[31] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { Clock {} Clock~out0 {} counter[31] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 3.246 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 3.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK PIN_28 35 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 35; CLK Node = 'Clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.711 ns) 3.246 ns counter\[15\] 2 REG LC_X5_Y18_N9 3 " "Info: 2: + IC(1.066 ns) + CELL(0.711 ns) = 3.246 ns; Loc. = LC_X5_Y18_N9; Fanout = 3; REG Node = 'counter\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { Clock counter[15] } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.16 % ) " "Info: Total cell delay = 2.180 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 32.84 % ) " "Info: Total interconnect delay = 1.066 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { Clock counter[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { Clock {} Clock~out0 {} counter[15] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { Clock counter[31] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { Clock {} Clock~out0 {} counter[31] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { Clock counter[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { Clock {} Clock~out0 {} counter[15] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.712 ns" { counter[15] LessThan0~4 LessThan0~6 LessThan0~7 LessThan0~8 counter[0]~191 counter[5]~181 counter[10]~175 counter[15]~167 counter[20]~153 counter[25]~143 counter[30]~131 counter[31] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.712 ns" { counter[15] {} LessThan0~4 {} LessThan0~6 {} LessThan0~7 {} LessThan0~8 {} counter[0]~191 {} counter[5]~181 {} counter[10]~175 {} counter[15]~167 {} counter[20]~153 {} counter[25]~143 {} counter[30]~131 {} counter[31] {} } { 0.000ns 1.208ns 0.438ns 1.115ns 0.182ns 1.205ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.590ns 0.292ns 0.114ns 0.114ns 0.583ns 0.208ns 0.136ns 0.208ns 0.136ns 0.208ns 0.136ns 0.839ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { Clock counter[31] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { Clock {} Clock~out0 {} counter[31] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { Clock counter[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { Clock {} Clock~out0 {} counter[15] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "counter\[5\] Gol3 Clock 7.498 ns register " "Info: tsu for register \"counter\[5\]\" (data pin = \"Gol3\", clock pin = \"Clock\") is 7.498 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.707 ns + Longest pin register " "Info: + Longest pin to register delay is 10.707 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Gol3 1 PIN PIN_3 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_3; Fanout = 4; PIN Node = 'Gol3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Gol3 } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.899 ns) + CELL(0.590 ns) 7.958 ns process_1~6 2 COMB LC_X3_Y20_N5 50 " "Info: 2: + IC(5.899 ns) + CELL(0.590 ns) = 7.958 ns; Loc. = LC_X3_Y20_N5; Fanout = 50; COMB Node = 'process_1~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.489 ns" { Gol3 process_1~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.637 ns) + CELL(1.112 ns) 10.707 ns counter\[5\] 3 REG LC_X5_Y19_N9 2 " "Info: 3: + IC(1.637 ns) + CELL(1.112 ns) = 10.707 ns; Loc. = LC_X5_Y19_N9; Fanout = 2; REG Node = 'counter\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { process_1~6 counter[5] } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.171 ns ( 29.62 % ) " "Info: Total cell delay = 3.171 ns ( 29.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.536 ns ( 70.38 % ) " "Info: Total interconnect delay = 7.536 ns ( 70.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.707 ns" { Gol3 process_1~6 counter[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.707 ns" { Gol3 {} Gol3~out0 {} process_1~6 {} counter[5] {} } { 0.000ns 0.000ns 5.899ns 1.637ns } { 0.000ns 1.469ns 0.590ns 1.112ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 3.246 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 3.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK PIN_28 35 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 35; CLK Node = 'Clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.711 ns) 3.246 ns counter\[5\] 2 REG LC_X5_Y19_N9 2 " "Info: 2: + IC(1.066 ns) + CELL(0.711 ns) = 3.246 ns; Loc. = LC_X5_Y19_N9; Fanout = 2; REG Node = 'counter\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { Clock counter[5] } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.16 % ) " "Info: Total cell delay = 2.180 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 32.84 % ) " "Info: Total interconnect delay = 1.066 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { Clock counter[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { Clock {} Clock~out0 {} counter[5] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.707 ns" { Gol3 process_1~6 counter[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.707 ns" { Gol3 {} Gol3~out0 {} process_1~6 {} counter[5] {} } { 0.000ns 0.000ns 5.899ns 1.637ns } { 0.000ns 1.469ns 0.590ns 1.112ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { Clock counter[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { Clock {} Clock~out0 {} counter[5] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock Seven_Segment\[4\] display_6 9.835 ns register " "Info: tco from clock \"Clock\" to destination pin \"Seven_Segment\[4\]\" through register \"display_6\" is 9.835 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 3.246 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 3.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK PIN_28 35 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 35; CLK Node = 'Clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.711 ns) 3.246 ns display_6 2 REG LC_X5_Y19_N0 3 " "Info: 2: + IC(1.066 ns) + CELL(0.711 ns) = 3.246 ns; Loc. = LC_X5_Y19_N0; Fanout = 3; REG Node = 'display_6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { Clock display_6 } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.16 % ) " "Info: Total cell delay = 2.180 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 32.84 % ) " "Info: Total interconnect delay = 1.066 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { Clock display_6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { Clock {} Clock~out0 {} display_6 {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.365 ns + Longest register pin " "Info: + Longest register to pin delay is 6.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns display_6 1 REG LC_X5_Y19_N0 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y19_N0; Fanout = 3; REG Node = 'display_6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_6 } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.584 ns) + CELL(0.292 ns) 1.876 ns Seven_Segment~23 2 COMB LC_X3_Y20_N6 1 " "Info: 2: + IC(1.584 ns) + CELL(0.292 ns) = 1.876 ns; Loc. = LC_X3_Y20_N6; Fanout = 1; COMB Node = 'Seven_Segment~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { display_6 Seven_Segment~23 } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.114 ns) 2.406 ns Seven_Segment~24 3 COMB LC_X3_Y20_N8 1 " "Info: 3: + IC(0.416 ns) + CELL(0.114 ns) = 2.406 ns; Loc. = LC_X3_Y20_N8; Fanout = 1; COMB Node = 'Seven_Segment~24'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { Seven_Segment~23 Seven_Segment~24 } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.835 ns) + CELL(2.124 ns) 6.365 ns Seven_Segment\[4\] 4 PIN PIN_15 0 " "Info: 4: + IC(1.835 ns) + CELL(2.124 ns) = 6.365 ns; Loc. = PIN_15; Fanout = 0; PIN Node = 'Seven_Segment\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.959 ns" { Seven_Segment~24 Seven_Segment[4] } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.530 ns ( 39.75 % ) " "Info: Total cell delay = 2.530 ns ( 39.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.835 ns ( 60.25 % ) " "Info: Total interconnect delay = 3.835 ns ( 60.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.365 ns" { display_6 Seven_Segment~23 Seven_Segment~24 Seven_Segment[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.365 ns" { display_6 {} Seven_Segment~23 {} Seven_Segment~24 {} Seven_Segment[4] {} } { 0.000ns 1.584ns 0.416ns 1.835ns } { 0.000ns 0.292ns 0.114ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { Clock display_6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { Clock {} Clock~out0 {} display_6 {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.365 ns" { display_6 Seven_Segment~23 Seven_Segment~24 Seven_Segment[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.365 ns" { display_6 {} Seven_Segment~23 {} Seven_Segment~24 {} Seven_Segment[4] {} } { 0.000ns 1.584ns 0.416ns 1.835ns } { 0.000ns 0.292ns 0.114ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Gol3 Keluar_Lampu_Merah\[0\] 18.165 ns Longest " "Info: Longest tpd from source pin \"Gol3\" to destination pin \"Keluar_Lampu_Merah\[0\]\" is 18.165 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Gol3 1 PIN PIN_3 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_3; Fanout = 4; PIN Node = 'Gol3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Gol3 } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.899 ns) + CELL(0.590 ns) 7.958 ns process_1~6 2 COMB LC_X3_Y20_N5 50 " "Info: 2: + IC(5.899 ns) + CELL(0.590 ns) = 7.958 ns; Loc. = LC_X3_Y20_N5; Fanout = 50; COMB Node = 'process_1~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.489 ns" { Gol3 process_1~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.099 ns) + CELL(2.108 ns) 18.165 ns Keluar_Lampu_Merah\[0\] 3 PIN PIN_116 0 " "Info: 3: + IC(8.099 ns) + CELL(2.108 ns) = 18.165 ns; Loc. = PIN_116; Fanout = 0; PIN Node = 'Keluar_Lampu_Merah\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.207 ns" { process_1~6 Keluar_Lampu_Merah[0] } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.167 ns ( 22.94 % ) " "Info: Total cell delay = 4.167 ns ( 22.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.998 ns ( 77.06 % ) " "Info: Total interconnect delay = 13.998 ns ( 77.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.165 ns" { Gol3 process_1~6 Keluar_Lampu_Merah[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.165 ns" { Gol3 {} Gol3~out0 {} process_1~6 {} Keluar_Lampu_Merah[0] {} } { 0.000ns 0.000ns 5.899ns 8.099ns } { 0.000ns 1.469ns 0.590ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "display_4 Gol1 Clock -5.175 ns register " "Info: th for register \"display_4\" (data pin = \"Gol1\", clock pin = \"Clock\") is -5.175 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 3.246 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 3.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK PIN_28 35 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 35; CLK Node = 'Clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.711 ns) 3.246 ns display_4 2 REG LC_X4_Y19_N5 3 " "Info: 2: + IC(1.066 ns) + CELL(0.711 ns) = 3.246 ns; Loc. = LC_X4_Y19_N5; Fanout = 3; REG Node = 'display_4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { Clock display_4 } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.16 % ) " "Info: Total cell delay = 2.180 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 32.84 % ) " "Info: Total interconnect delay = 1.066 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { Clock display_4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { Clock {} Clock~out0 {} display_4 {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.436 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.436 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Gol1 1 PIN PIN_1 7 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_1; Fanout = 7; PIN Node = 'Gol1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Gol1 } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.888 ns) + CELL(0.114 ns) 7.471 ns process_1~3 2 COMB LC_X4_Y19_N8 4 " "Info: 2: + IC(5.888 ns) + CELL(0.114 ns) = 7.471 ns; Loc. = LC_X4_Y19_N8; Fanout = 4; COMB Node = 'process_1~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.002 ns" { Gol1 process_1~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.487 ns) + CELL(0.478 ns) 8.436 ns display_4 3 REG LC_X4_Y19_N5 3 " "Info: 3: + IC(0.487 ns) + CELL(0.478 ns) = 8.436 ns; Loc. = LC_X4_Y19_N5; Fanout = 3; REG Node = 'display_4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { process_1~3 display_4 } "NODE_NAME" } } { "Aplikasi_Gerbang_Tol.vhd" "" { Text "C:/Users/poiuy/Downloads/Aplikasi_Gerbang_Tol/Aplikasi_Gerbang_Tol.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.061 ns ( 24.43 % ) " "Info: Total cell delay = 2.061 ns ( 24.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.375 ns ( 75.57 % ) " "Info: Total interconnect delay = 6.375 ns ( 75.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.436 ns" { Gol1 process_1~3 display_4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.436 ns" { Gol1 {} Gol1~out0 {} process_1~3 {} display_4 {} } { 0.000ns 0.000ns 5.888ns 0.487ns } { 0.000ns 1.469ns 0.114ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { Clock display_4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { Clock {} Clock~out0 {} display_4 {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.436 ns" { Gol1 process_1~3 display_4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.436 ns" { Gol1 {} Gol1~out0 {} process_1~3 {} display_4 {} } { 0.000ns 0.000ns 5.888ns 0.487ns } { 0.000ns 1.469ns 0.114ns 0.478ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 21 02:56:11 2024 " "Info: Processing ended: Fri Jun 21 02:56:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 5 s " "Info: Quartus II Full Compilation was successful. 0 errors, 5 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
