Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Fri Dec 10 20:09:24 2021
| Host         : raul-pop-os running 64-bit Pop!_OS 20.10
| Command      : report_timing_summary -file HLS_output//Synthesis/vivado_flow/post_synth_timing_summary.rpt
| Design       : posit_add
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.919      -78.975                      8                    8       10.840        0.000                      0                    8           NA           NA                      NA                    NA  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_virt  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_virt          -10.919      -78.975                      8                    8       10.840        0.000                      0                    8                                                                          


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_virt
  To Clock:  clk_virt

Setup :            8  Failing Endpoints,  Worst Slack      -10.919ns,  Total Violation      -78.975ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.840ns,  Total Violation        0.000ns
PW    :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.919ns  (required time - arrival time)
  Source:                 in2[1]
                            (input port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out[6]
                            (output port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_virt
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk_virt rise@20.000ns - clk_virt rise@0.000ns)
  Data Path Delay:        20.894ns  (logic 4.173ns (19.972%)  route 16.721ns (80.028%))
  Logic Levels:           21  (CARRY4=3 LUT4=4 LUT5=5 LUT6=9)
  Input Delay:            5.000ns
  Output Delay:           5.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_virt rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  in2[1] (IN)
                         net (fo=10, unset)           0.973     5.973    uut_add_sub_N/s11/s1/in2[1]
                         LUT4 (Prop_lut4_I3_O)        0.124     6.097 f  uut_add_sub_N/s11/s1/out[7]_INST_0_i_37/O
                         net (fo=9, unplaced)         0.943     7.040    uut_add_sub_N/s11/s1/in2_2_sn_1
                         LUT4 (Prop_lut4_I1_O)        0.124     7.164 r  uut_add_sub_N/s11/s1/out[7]_INST_0_i_15/O
                         net (fo=1, unplaced)         0.639     7.803    uut_add_sub_N/s11/s1/out[7]_INST_0_i_15_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.323 r  uut_add_sub_N/s11/s1/out[7]_INST_0_i_4/CO[3]
                         net (fo=41, unplaced)        0.995     9.318    uut_add_sub_N/s11/s1/in1[6][0]
                         LUT5 (Prop_lut5_I2_O)        0.124     9.442 r  uut_add_sub_N/s11/s1/c_carry__0_i_4/O
                         net (fo=10, unplaced)        0.945    10.387    uut_add_sub_N/s11/s1/in2[0]_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.511 r  uut_add_sub_N/s11/s1/c_carry__0_i_9__0/O
                         net (fo=4, unplaced)         0.443    10.954    uut_add_sub_N/s11/s1/in2[6]_6
                         LUT6 (Prop_lut6_I0_O)        0.124    11.078 r  uut_add_sub_N/s11/s1/c_carry__0_i_3__0/O
                         net (fo=1, unplaced)         0.000    11.078    uut_ediff/s1/c_carry_i_13_0[0]
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.505 f  uut_ediff/s1/c_carry__0/O[1]
                         net (fo=18, unplaced)        0.668    12.173    uut_ediff/s1/c_carry__0_n_6
                         LUT4 (Prop_lut4_I2_O)        0.306    12.479 r  uut_ediff/s1/c_carry_i_19__0/O
                         net (fo=8, unplaced)         0.487    12.966    uut_ediff/s1/c_carry_i_19__0_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124    13.090 f  uut_ediff/s1/c_carry_i_7/O
                         net (fo=6, unplaced)         0.481    13.571    uut_ediff/s1/c_carry_i_7_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.695 f  uut_ediff/s1/c_carry_i_13/O
                         net (fo=3, unplaced)         0.467    14.162    uut_ediff/s1/c_carry_i_13_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124    14.286 r  uut_ediff/s1/out[7]_INST_0_i_44/O
                         net (fo=1, unplaced)         0.639    14.925    uut_ediff/s1/out[7]_INST_0_i_44_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.629    15.554 r  uut_ediff/s1/out[7]_INST_0_i_21/O[3]
                         net (fo=5, unplaced)         0.646    16.200    uut_add_sub_N/s11/s1/c_add[3]
                         LUT4 (Prop_lut4_I3_O)        0.307    16.507 r  uut_add_sub_N/s11/s1/out[7]_INST_0_i_7/O
                         net (fo=3, unplaced)         1.129    17.636    uut_ediff/s1/out[7]_2
                         LUT6 (Prop_lut6_I1_O)        0.124    17.760 r  uut_ediff/s1/out[7]_INST_0_i_10/O
                         net (fo=17, unplaced)        0.958    18.718    uut_ediff/s1/in2_7_sn_1
                         LUT6 (Prop_lut6_I0_O)        0.124    18.842 f  uut_ediff/s1/out[6]_INST_0_i_30/O
                         net (fo=3, unplaced)         0.920    19.762    uut_ediff/s1/out[6]_INST_0_i_30_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    19.886 r  uut_ediff/s1/out[6]_INST_0_i_8/O
                         net (fo=17, unplaced)        0.958    20.844    uut_ediff/s1/out[6]_INST_0_i_8_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124    20.968 r  uut_ediff/s1/out[6]_INST_0_i_18/O
                         net (fo=4, unplaced)         1.135    22.103    uut_ediff/s1/out[6]_INST_0_i_18_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124    22.227 r  uut_ediff/s1/out[6]_INST_0_i_14/O
                         net (fo=9, unplaced)         0.943    23.170    uut_ediff/s1/out[6]_INST_0_i_14_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    23.294 f  uut_ediff/s1/out[6]_INST_0_i_17/O
                         net (fo=1, unplaced)         0.449    23.743    uut_ediff/s1/out[6]_INST_0_i_17_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    23.867 r  uut_ediff/s1/out[6]_INST_0_i_2/O
                         net (fo=5, unplaced)         0.930    24.797    uut_ediff/s1/out[6]_INST_0_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    24.921 r  uut_ediff/s1/out[6]_INST_0/O
                         net (fo=0)                   0.973    25.894    out[6]
                                                                      r  out[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_virt rise edge)
                                                     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -5.000    14.975    
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                         -25.894    
  -------------------------------------------------------------------
                         slack                                -10.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.840ns  (arrival time - required time)
  Source:                 in1[7]
                            (input port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out[0]
                            (output port clocked by clk_virt  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_virt
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_virt rise@0.000ns - clk_virt rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT6=1)
  Input Delay:            5.000ns
  Output Delay:           5.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_virt rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
                                                      0.000     5.000 r  in1[7] (IN)
                         net (fo=39, unset)           0.410     5.410    uut_ediff/s1/in1[7]
                         LUT6 (Prop_lut6_I5_O)        0.045     5.455 r  uut_ediff/s1/out[0]_INST_0/O
                         net (fo=0)                   0.410     5.865    out[0]
                                                                      r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_virt rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -5.000    -4.975    
  -------------------------------------------------------------------
                         required time                          4.975    
                         arrival time                           5.865    
  -------------------------------------------------------------------
                         slack                                 10.840    






