
SmartPigFarm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000087c0  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f50  080088d0  080088d0  000098d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009820  08009820  0000b200  2**0
                  CONTENTS
  4 .ARM          00000008  08009820  08009820  0000a820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009828  08009828  0000b200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009828  08009828  0000a828  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800982c  0800982c  0000a82c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000200  20000000  08009830  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004094  20000200  08009a30  0000b200  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004294  08009a30  0000b294  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b200  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005134  00000000  00000000  0000b229  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a57  00000000  00000000  0001035d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000640  00000000  00000000  00011db8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000479  00000000  00000000  000123f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000187e5  00000000  00000000  00012871  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009293  00000000  00000000  0002b056  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082ad2  00000000  00000000  000342e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b6dbb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002f38  00000000  00000000  000b6e00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004d  00000000  00000000  000b9d38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000200 	.word	0x20000200
 800012c:	00000000 	.word	0x00000000
 8000130:	080088b8 	.word	0x080088b8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000204 	.word	0x20000204
 800014c:	080088b8 	.word	0x080088b8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_fcmpun>:
 8001110:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001114:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001118:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800111c:	d102      	bne.n	8001124 <__aeabi_fcmpun+0x14>
 800111e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001122:	d108      	bne.n	8001136 <__aeabi_fcmpun+0x26>
 8001124:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001128:	d102      	bne.n	8001130 <__aeabi_fcmpun+0x20>
 800112a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800112e:	d102      	bne.n	8001136 <__aeabi_fcmpun+0x26>
 8001130:	f04f 0000 	mov.w	r0, #0
 8001134:	4770      	bx	lr
 8001136:	f04f 0001 	mov.w	r0, #1
 800113a:	4770      	bx	lr

0800113c <__aeabi_f2uiz>:
 800113c:	0042      	lsls	r2, r0, #1
 800113e:	d20e      	bcs.n	800115e <__aeabi_f2uiz+0x22>
 8001140:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001144:	d30b      	bcc.n	800115e <__aeabi_f2uiz+0x22>
 8001146:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800114a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800114e:	d409      	bmi.n	8001164 <__aeabi_f2uiz+0x28>
 8001150:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001154:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001158:	fa23 f002 	lsr.w	r0, r3, r2
 800115c:	4770      	bx	lr
 800115e:	f04f 0000 	mov.w	r0, #0
 8001162:	4770      	bx	lr
 8001164:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001168:	d101      	bne.n	800116e <__aeabi_f2uiz+0x32>
 800116a:	0242      	lsls	r2, r0, #9
 800116c:	d102      	bne.n	8001174 <__aeabi_f2uiz+0x38>
 800116e:	f04f 30ff 	mov.w	r0, #4294967295
 8001172:	4770      	bx	lr
 8001174:	f04f 0000 	mov.w	r0, #0
 8001178:	4770      	bx	lr
 800117a:	bf00      	nop

0800117c <__aeabi_d2lz>:
 800117c:	b538      	push	{r3, r4, r5, lr}
 800117e:	2200      	movs	r2, #0
 8001180:	2300      	movs	r3, #0
 8001182:	4604      	mov	r4, r0
 8001184:	460d      	mov	r5, r1
 8001186:	f7ff fc19 	bl	80009bc <__aeabi_dcmplt>
 800118a:	b928      	cbnz	r0, 8001198 <__aeabi_d2lz+0x1c>
 800118c:	4620      	mov	r0, r4
 800118e:	4629      	mov	r1, r5
 8001190:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001194:	f000 b80a 	b.w	80011ac <__aeabi_d2ulz>
 8001198:	4620      	mov	r0, r4
 800119a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 800119e:	f000 f805 	bl	80011ac <__aeabi_d2ulz>
 80011a2:	4240      	negs	r0, r0
 80011a4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011a8:	bd38      	pop	{r3, r4, r5, pc}
 80011aa:	bf00      	nop

080011ac <__aeabi_d2ulz>:
 80011ac:	b5d0      	push	{r4, r6, r7, lr}
 80011ae:	2200      	movs	r2, #0
 80011b0:	4b0b      	ldr	r3, [pc, #44]	@ (80011e0 <__aeabi_d2ulz+0x34>)
 80011b2:	4606      	mov	r6, r0
 80011b4:	460f      	mov	r7, r1
 80011b6:	f7ff f98f 	bl	80004d8 <__aeabi_dmul>
 80011ba:	f7ff fc65 	bl	8000a88 <__aeabi_d2uiz>
 80011be:	4604      	mov	r4, r0
 80011c0:	f7ff f910 	bl	80003e4 <__aeabi_ui2d>
 80011c4:	2200      	movs	r2, #0
 80011c6:	4b07      	ldr	r3, [pc, #28]	@ (80011e4 <__aeabi_d2ulz+0x38>)
 80011c8:	f7ff f986 	bl	80004d8 <__aeabi_dmul>
 80011cc:	4602      	mov	r2, r0
 80011ce:	460b      	mov	r3, r1
 80011d0:	4630      	mov	r0, r6
 80011d2:	4639      	mov	r1, r7
 80011d4:	f7fe ffc8 	bl	8000168 <__aeabi_dsub>
 80011d8:	f7ff fc56 	bl	8000a88 <__aeabi_d2uiz>
 80011dc:	4621      	mov	r1, r4
 80011de:	bdd0      	pop	{r4, r6, r7, pc}
 80011e0:	3df00000 	.word	0x3df00000
 80011e4:	41f00000 	.word	0x41f00000

080011e8 <main>:
/**
 * @brief The application entry point.
 * @retval int
 */
int main(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b084      	sub	sp, #16
 80011ec:	af00      	add	r7, sp, #0
  // HAL Initialization
  HAL_Init();
 80011ee:	f000 fa45 	bl	800167c <HAL_Init>
  SystemClock_Config();
 80011f2:	f000 f8c7 	bl	8001384 <SystemClock_Config>
  // GPIOx_Init();
  // ADCx_Init();
  USARTx_Init(USART1, PA9PA10, 115200);
 80011f6:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011fa:	2100      	movs	r1, #0
 80011fc:	484a      	ldr	r0, [pc, #296]	@ (8001328 <main+0x140>)
 80011fe:	f001 fa99 	bl	8002734 <USARTx_Init>

  // Display welcome message
  printf("HE THONG GIAM SAT KHI NH3 & CO2\n");
 8001202:	484a      	ldr	r0, [pc, #296]	@ (800132c <main+0x144>)
 8001204:	f003 fa90 	bl	8004728 <puts>
  printf("         HE THONG          \n");
 8001208:	4849      	ldr	r0, [pc, #292]	@ (8001330 <main+0x148>)
 800120a:	f003 fa8d 	bl	8004728 <puts>
  printf("      Cm bin: MQ137 + MQ135          \r\n");
 800120e:	4849      	ldr	r0, [pc, #292]	@ (8001334 <main+0x14c>)
 8001210:	f003 fa8a 	bl	8004728 <puts>
  printf("      ADC: 3.3V (cn mch chia p)     \r\n");
 8001214:	4848      	ldr	r0, [pc, #288]	@ (8001338 <main+0x150>)
 8001216:	f003 fa87 	bl	8004728 <puts>

  printf("\r\n  LU  QUAN TRNG:\r\n");
 800121a:	4848      	ldr	r0, [pc, #288]	@ (800133c <main+0x154>)
 800121c:	f003 fa84 	bl	8004728 <puts>
  printf("   - STM32F103 ch o ADC 0-3.3V\r\n");
 8001220:	4847      	ldr	r0, [pc, #284]	@ (8001340 <main+0x158>)
 8001222:	f003 fa81 	bl	8004728 <puts>
  printf("   - Cm bin MQ hot ng  5V\r\n");
 8001226:	4847      	ldr	r0, [pc, #284]	@ (8001344 <main+0x15c>)
 8001228:	f003 fa7e 	bl	8004728 <puts>
  printf("   - CN mch chia p cho AOUT:\r\n");
 800122c:	4846      	ldr	r0, [pc, #280]	@ (8001348 <main+0x160>)
 800122e:	f003 fa7b 	bl	8004728 <puts>
  printf("     AOUT  R1(2.7k)  ADC_PIN  R2(5.1k)  GND\r\n");
 8001232:	4846      	ldr	r0, [pc, #280]	@ (800134c <main+0x164>)
 8001234:	f003 fa78 	bl	8004728 <puts>
  printf("   - Hoc dng Op-Amp buffer vi gain = 0.66\r\n\r\n");
 8001238:	4845      	ldr	r0, [pc, #276]	@ (8001350 <main+0x168>)
 800123a:	f003 fa75 	bl	8004728 <puts>

  // Khi to h thng cm bin
  InitSensorSystem();
 800123e:	f001 ff9b 	bl	8003178 <InitSensorSystem>

  // Test h thng
  TestSensorSystem();
 8001242:	f002 f8d7 	bl	80033f4 <TestSensorSystem>

  // Hiu chun nu cn (uncomment  chy)
  CalibrateSensors();
 8001246:	f002 f931 	bl	80034ac <CalibrateSensors>

  printf("\r\n BT U GIM ST LIN TC\r\n");
 800124a:	4842      	ldr	r0, [pc, #264]	@ (8001354 <main+0x16c>)
 800124c:	f003 fa6c 	bl	8004728 <puts>
  printf("Press any key to stop...\r\n");
 8001250:	4841      	ldr	r0, [pc, #260]	@ (8001358 <main+0x170>)
 8001252:	f003 fa69 	bl	8004728 <puts>

  // Main loop
  while (1)
  {
    // X l tt c cm bin
    ProcessAllSensors();
 8001256:	f002 f81f 	bl	8003298 <ProcessAllSensors>

    // Hin th trng thi
    DisplaySystemStatus();
 800125a:	f002 f85f 	bl	800331c <DisplaySystemStatus>

    // Ly gi tr  iu khin
    float nh3_ppm = GetNH3_PPM();
 800125e:	f002 f9ed 	bl	800363c <GetNH3_PPM>
 8001262:	60f8      	str	r0, [r7, #12]
    float co2_ppm = GetCO2_PPM();
 8001264:	f002 f9fc 	bl	8003660 <GetCO2_PPM>
 8001268:	60b8      	str	r0, [r7, #8]
    AlarmLevel_t nh3_alarm = GetNH3AlarmLevel();
 800126a:	f002 fa0d 	bl	8003688 <GetNH3AlarmLevel>
 800126e:	4603      	mov	r3, r0
 8001270:	71fb      	strb	r3, [r7, #7]
    AlarmLevel_t co2_alarm = GetCO2AlarmLevel();
 8001272:	f002 fa15 	bl	80036a0 <GetCO2AlarmLevel>
 8001276:	4603      	mov	r3, r0
 8001278:	71bb      	strb	r3, [r7, #6]
    AlarmLevel_t system_alarm = GetSystemAlarmLevel();
 800127a:	f002 fa1d 	bl	80036b8 <GetSystemAlarmLevel>
 800127e:	4603      	mov	r3, r0
 8001280:	717b      	strb	r3, [r7, #5]

    // Logic iu khin NH3
    if (nh3_alarm >= ALARM_HIGH)
 8001282:	79fb      	ldrb	r3, [r7, #7]
 8001284:	2b01      	cmp	r3, #1
 8001286:	d908      	bls.n	800129a <main+0xb2>
    {
      printf(" NH3 = %.1f ppm - BT QUT THNG GI!\r\n", nh3_ppm);
 8001288:	68f8      	ldr	r0, [r7, #12]
 800128a:	f7ff f8cd 	bl	8000428 <__aeabi_f2d>
 800128e:	4602      	mov	r2, r0
 8001290:	460b      	mov	r3, r1
 8001292:	4832      	ldr	r0, [pc, #200]	@ (800135c <main+0x174>)
 8001294:	f003 f9e0 	bl	8004658 <iprintf>
 8001298:	e00a      	b.n	80012b0 <main+0xc8>
      // HAL_GPIO_WritePin(FAN_NH3_PORT, FAN_NH3_PIN, GPIO_PIN_SET);
    }
    else if (nh3_alarm <= ALARM_NORMAL)
 800129a:	79fb      	ldrb	r3, [r7, #7]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d107      	bne.n	80012b0 <main+0xc8>
    {
      printf(" NH3 = %.1f ppm - Bnh thng\r\n", nh3_ppm);
 80012a0:	68f8      	ldr	r0, [r7, #12]
 80012a2:	f7ff f8c1 	bl	8000428 <__aeabi_f2d>
 80012a6:	4602      	mov	r2, r0
 80012a8:	460b      	mov	r3, r1
 80012aa:	482d      	ldr	r0, [pc, #180]	@ (8001360 <main+0x178>)
 80012ac:	f003 f9d4 	bl	8004658 <iprintf>
      // HAL_GPIO_WritePin(FAN_NH3_PORT, FAN_NH3_PIN, GPIO_PIN_RESET);
    }

    // Logic iu khin CO2
    if (co2_alarm >= ALARM_HIGH)
 80012b0:	79bb      	ldrb	r3, [r7, #6]
 80012b2:	2b01      	cmp	r3, #1
 80012b4:	d908      	bls.n	80012c8 <main+0xe0>
    {
      printf(" CO2 = %.1f ppm - CN THNG GI!\r\n", co2_ppm);
 80012b6:	68b8      	ldr	r0, [r7, #8]
 80012b8:	f7ff f8b6 	bl	8000428 <__aeabi_f2d>
 80012bc:	4602      	mov	r2, r0
 80012be:	460b      	mov	r3, r1
 80012c0:	4828      	ldr	r0, [pc, #160]	@ (8001364 <main+0x17c>)
 80012c2:	f003 f9c9 	bl	8004658 <iprintf>
 80012c6:	e00a      	b.n	80012de <main+0xf6>
      // HAL_GPIO_WritePin(FAN_CO2_PORT, FAN_CO2_PIN, GPIO_PIN_SET);
    }
    else if (co2_alarm <= ALARM_NORMAL)
 80012c8:	79bb      	ldrb	r3, [r7, #6]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d107      	bne.n	80012de <main+0xf6>
    {
      printf(" CO2 = %.1f ppm - Bnh thng\r\n", co2_ppm);
 80012ce:	68b8      	ldr	r0, [r7, #8]
 80012d0:	f7ff f8aa 	bl	8000428 <__aeabi_f2d>
 80012d4:	4602      	mov	r2, r0
 80012d6:	460b      	mov	r3, r1
 80012d8:	4823      	ldr	r0, [pc, #140]	@ (8001368 <main+0x180>)
 80012da:	f003 f9bd 	bl	8004658 <iprintf>
      // HAL_GPIO_WritePin(FAN_CO2_PORT, FAN_CO2_PIN, GPIO_PIN_RESET);
    }

    // Cnh bo tng th
    switch (system_alarm)
 80012de:	797b      	ldrb	r3, [r7, #5]
 80012e0:	2b03      	cmp	r3, #3
 80012e2:	d006      	beq.n	80012f2 <main+0x10a>
 80012e4:	2b03      	cmp	r3, #3
 80012e6:	dc10      	bgt.n	800130a <main+0x122>
 80012e8:	2b01      	cmp	r3, #1
 80012ea:	d00a      	beq.n	8001302 <main+0x11a>
 80012ec:	2b02      	cmp	r3, #2
 80012ee:	d004      	beq.n	80012fa <main+0x112>
 80012f0:	e00b      	b.n	800130a <main+0x122>
    {
    case ALARM_DANGER:
      printf(" NGUY HIM! KIM TRA NGAY LP TC! \r\n");
 80012f2:	481e      	ldr	r0, [pc, #120]	@ (800136c <main+0x184>)
 80012f4:	f003 fa18 	bl	8004728 <puts>
      // HAL_GPIO_WritePin(BUZZER_PORT, BUZZER_PIN, GPIO_PIN_SET);
      break;
 80012f8:	e00b      	b.n	8001312 <main+0x12a>
    case ALARM_HIGH:
      printf(" CNH BO CAO - Cn ch  ngay\r\n");
 80012fa:	481d      	ldr	r0, [pc, #116]	@ (8001370 <main+0x188>)
 80012fc:	f003 fa14 	bl	8004728 <puts>
      break;
 8001300:	e007      	b.n	8001312 <main+0x12a>
    case ALARM_LOW:
      printf(" Cnh bo thp - Theo di\r\n");
 8001302:	481c      	ldr	r0, [pc, #112]	@ (8001374 <main+0x18c>)
 8001304:	f003 fa10 	bl	8004728 <puts>
      break;
 8001308:	e003      	b.n	8001312 <main+0x12a>
    default:
      printf(" H thng hot ng bnh thng\r\n");
 800130a:	481b      	ldr	r0, [pc, #108]	@ (8001378 <main+0x190>)
 800130c:	f003 fa0c 	bl	8004728 <puts>
      // HAL_GPIO_WritePin(BUZZER_PORT, BUZZER_PIN, GPIO_PIN_RESET);
      break;
 8001310:	bf00      	nop
    // UpdateLCDDisplay(nh3_ppm, co2_ppm, system_alarm);

    // - Log d liu
    // LogToFile(&g_sensor_system);

    printf("\r\n Ch 60 giy  o tip...\r\n");
 8001312:	481a      	ldr	r0, [pc, #104]	@ (800137c <main+0x194>)
 8001314:	f003 fa08 	bl	8004728 <puts>
    printf("\r\n");
 8001318:	4819      	ldr	r0, [pc, #100]	@ (8001380 <main+0x198>)
 800131a:	f003 fa05 	bl	8004728 <puts>

    HAL_Delay(MAIN_LOOP_DELAY); // Ch 1 pht
 800131e:	f64e 2060 	movw	r0, #60000	@ 0xea60
 8001322:	f000 fa0d 	bl	8001740 <HAL_Delay>
  {
 8001326:	e796      	b.n	8001256 <main+0x6e>
 8001328:	40013800 	.word	0x40013800
 800132c:	080088d0 	.word	0x080088d0
 8001330:	080088f0 	.word	0x080088f0
 8001334:	0800890c 	.word	0x0800890c
 8001338:	0800893c 	.word	0x0800893c
 800133c:	0800896c 	.word	0x0800896c
 8001340:	08008990 	.word	0x08008990
 8001344:	080089b8 	.word	0x080089b8
 8001348:	080089e4 	.word	0x080089e4
 800134c:	08008a0c 	.word	0x08008a0c
 8001350:	08008a4c 	.word	0x08008a4c
 8001354:	08008a84 	.word	0x08008a84
 8001358:	08008ab0 	.word	0x08008ab0
 800135c:	08008acc 	.word	0x08008acc
 8001360:	08008b00 	.word	0x08008b00
 8001364:	08008b28 	.word	0x08008b28
 8001368:	08008b54 	.word	0x08008b54
 800136c:	08008b7c 	.word	0x08008b7c
 8001370:	08008bbc 	.word	0x08008bbc
 8001374:	08008bec 	.word	0x08008bec
 8001378:	08008c14 	.word	0x08008c14
 800137c:	08008c48 	.word	0x08008c48
 8001380:	08008c74 	.word	0x08008c74

08001384 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b090      	sub	sp, #64	@ 0x40
 8001388:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800138a:	f107 0318 	add.w	r3, r7, #24
 800138e:	2228      	movs	r2, #40	@ 0x28
 8001390:	2100      	movs	r1, #0
 8001392:	4618      	mov	r0, r3
 8001394:	f003 fac8 	bl	8004928 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001398:	1d3b      	adds	r3, r7, #4
 800139a:	2200      	movs	r2, #0
 800139c:	601a      	str	r2, [r3, #0]
 800139e:	605a      	str	r2, [r3, #4]
 80013a0:	609a      	str	r2, [r3, #8]
 80013a2:	60da      	str	r2, [r3, #12]
 80013a4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013a6:	2301      	movs	r3, #1
 80013a8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013aa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80013ae:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80013b0:	2300      	movs	r3, #0
 80013b2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013b4:	2301      	movs	r3, #1
 80013b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013b8:	2302      	movs	r3, #2
 80013ba:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013bc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80013c0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80013c2:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80013c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013c8:	f107 0318 	add.w	r3, r7, #24
 80013cc:	4618      	mov	r0, r3
 80013ce:	f000 fabf 	bl	8001950 <HAL_RCC_OscConfig>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <SystemClock_Config+0x58>
  {
    Error_Handler();
 80013d8:	f000 f819 	bl	800140e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80013dc:	230f      	movs	r3, #15
 80013de:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013e0:	2302      	movs	r3, #2
 80013e2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013e4:	2300      	movs	r3, #0
 80013e6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80013ec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013ee:	2300      	movs	r3, #0
 80013f0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80013f2:	1d3b      	adds	r3, r7, #4
 80013f4:	2102      	movs	r1, #2
 80013f6:	4618      	mov	r0, r3
 80013f8:	f000 fd2c 	bl	8001e54 <HAL_RCC_ClockConfig>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001402:	f000 f804 	bl	800140e <Error_Handler>
  }
}
 8001406:	bf00      	nop
 8001408:	3740      	adds	r7, #64	@ 0x40
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}

0800140e <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800140e:	b480      	push	{r7}
 8001410:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001412:	b672      	cpsid	i
}
 8001414:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001416:	bf00      	nop
 8001418:	e7fd      	b.n	8001416 <Error_Handler+0x8>
	...

0800141c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800141c:	b480      	push	{r7}
 800141e:	b085      	sub	sp, #20
 8001420:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001422:	4b15      	ldr	r3, [pc, #84]	@ (8001478 <HAL_MspInit+0x5c>)
 8001424:	699b      	ldr	r3, [r3, #24]
 8001426:	4a14      	ldr	r2, [pc, #80]	@ (8001478 <HAL_MspInit+0x5c>)
 8001428:	f043 0301 	orr.w	r3, r3, #1
 800142c:	6193      	str	r3, [r2, #24]
 800142e:	4b12      	ldr	r3, [pc, #72]	@ (8001478 <HAL_MspInit+0x5c>)
 8001430:	699b      	ldr	r3, [r3, #24]
 8001432:	f003 0301 	and.w	r3, r3, #1
 8001436:	60bb      	str	r3, [r7, #8]
 8001438:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800143a:	4b0f      	ldr	r3, [pc, #60]	@ (8001478 <HAL_MspInit+0x5c>)
 800143c:	69db      	ldr	r3, [r3, #28]
 800143e:	4a0e      	ldr	r2, [pc, #56]	@ (8001478 <HAL_MspInit+0x5c>)
 8001440:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001444:	61d3      	str	r3, [r2, #28]
 8001446:	4b0c      	ldr	r3, [pc, #48]	@ (8001478 <HAL_MspInit+0x5c>)
 8001448:	69db      	ldr	r3, [r3, #28]
 800144a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800144e:	607b      	str	r3, [r7, #4]
 8001450:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001452:	4b0a      	ldr	r3, [pc, #40]	@ (800147c <HAL_MspInit+0x60>)
 8001454:	685b      	ldr	r3, [r3, #4]
 8001456:	60fb      	str	r3, [r7, #12]
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800145e:	60fb      	str	r3, [r7, #12]
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001466:	60fb      	str	r3, [r7, #12]
 8001468:	4a04      	ldr	r2, [pc, #16]	@ (800147c <HAL_MspInit+0x60>)
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800146e:	bf00      	nop
 8001470:	3714      	adds	r7, #20
 8001472:	46bd      	mov	sp, r7
 8001474:	bc80      	pop	{r7}
 8001476:	4770      	bx	lr
 8001478:	40021000 	.word	0x40021000
 800147c:	40010000 	.word	0x40010000

08001480 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001484:	bf00      	nop
 8001486:	e7fd      	b.n	8001484 <NMI_Handler+0x4>

08001488 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800148c:	bf00      	nop
 800148e:	e7fd      	b.n	800148c <HardFault_Handler+0x4>

08001490 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001494:	bf00      	nop
 8001496:	e7fd      	b.n	8001494 <MemManage_Handler+0x4>

08001498 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800149c:	bf00      	nop
 800149e:	e7fd      	b.n	800149c <BusFault_Handler+0x4>

080014a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014a4:	bf00      	nop
 80014a6:	e7fd      	b.n	80014a4 <UsageFault_Handler+0x4>

080014a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014ac:	bf00      	nop
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bc80      	pop	{r7}
 80014b2:	4770      	bx	lr

080014b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014b8:	bf00      	nop
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bc80      	pop	{r7}
 80014be:	4770      	bx	lr

080014c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014c4:	bf00      	nop
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bc80      	pop	{r7}
 80014ca:	4770      	bx	lr

080014cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014d0:	f000 f91a 	bl	8001708 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014d4:	bf00      	nop
 80014d6:	bd80      	pop	{r7, pc}

080014d8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0
  return 1;
 80014dc:	2301      	movs	r3, #1
}
 80014de:	4618      	mov	r0, r3
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bc80      	pop	{r7}
 80014e4:	4770      	bx	lr

080014e6 <_kill>:

int _kill(int pid, int sig)
{
 80014e6:	b580      	push	{r7, lr}
 80014e8:	b082      	sub	sp, #8
 80014ea:	af00      	add	r7, sp, #0
 80014ec:	6078      	str	r0, [r7, #4]
 80014ee:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80014f0:	f003 fa6c 	bl	80049cc <__errno>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2216      	movs	r2, #22
 80014f8:	601a      	str	r2, [r3, #0]
  return -1;
 80014fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014fe:	4618      	mov	r0, r3
 8001500:	3708      	adds	r7, #8
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}

08001506 <_exit>:

void _exit (int status)
{
 8001506:	b580      	push	{r7, lr}
 8001508:	b082      	sub	sp, #8
 800150a:	af00      	add	r7, sp, #0
 800150c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800150e:	f04f 31ff 	mov.w	r1, #4294967295
 8001512:	6878      	ldr	r0, [r7, #4]
 8001514:	f7ff ffe7 	bl	80014e6 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001518:	bf00      	nop
 800151a:	e7fd      	b.n	8001518 <_exit+0x12>

0800151c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b086      	sub	sp, #24
 8001520:	af00      	add	r7, sp, #0
 8001522:	60f8      	str	r0, [r7, #12]
 8001524:	60b9      	str	r1, [r7, #8]
 8001526:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001528:	2300      	movs	r3, #0
 800152a:	617b      	str	r3, [r7, #20]
 800152c:	e00a      	b.n	8001544 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800152e:	f3af 8000 	nop.w
 8001532:	4601      	mov	r1, r0
 8001534:	68bb      	ldr	r3, [r7, #8]
 8001536:	1c5a      	adds	r2, r3, #1
 8001538:	60ba      	str	r2, [r7, #8]
 800153a:	b2ca      	uxtb	r2, r1
 800153c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	3301      	adds	r3, #1
 8001542:	617b      	str	r3, [r7, #20]
 8001544:	697a      	ldr	r2, [r7, #20]
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	429a      	cmp	r2, r3
 800154a:	dbf0      	blt.n	800152e <_read+0x12>
  }

  return len;
 800154c:	687b      	ldr	r3, [r7, #4]
}
 800154e:	4618      	mov	r0, r3
 8001550:	3718      	adds	r7, #24
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}

08001556 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001556:	b480      	push	{r7}
 8001558:	b083      	sub	sp, #12
 800155a:	af00      	add	r7, sp, #0
 800155c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800155e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001562:	4618      	mov	r0, r3
 8001564:	370c      	adds	r7, #12
 8001566:	46bd      	mov	sp, r7
 8001568:	bc80      	pop	{r7}
 800156a:	4770      	bx	lr

0800156c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800156c:	b480      	push	{r7}
 800156e:	b083      	sub	sp, #12
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
 8001574:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800157c:	605a      	str	r2, [r3, #4]
  return 0;
 800157e:	2300      	movs	r3, #0
}
 8001580:	4618      	mov	r0, r3
 8001582:	370c      	adds	r7, #12
 8001584:	46bd      	mov	sp, r7
 8001586:	bc80      	pop	{r7}
 8001588:	4770      	bx	lr

0800158a <_isatty>:

int _isatty(int file)
{
 800158a:	b480      	push	{r7}
 800158c:	b083      	sub	sp, #12
 800158e:	af00      	add	r7, sp, #0
 8001590:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001592:	2301      	movs	r3, #1
}
 8001594:	4618      	mov	r0, r3
 8001596:	370c      	adds	r7, #12
 8001598:	46bd      	mov	sp, r7
 800159a:	bc80      	pop	{r7}
 800159c:	4770      	bx	lr

0800159e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800159e:	b480      	push	{r7}
 80015a0:	b085      	sub	sp, #20
 80015a2:	af00      	add	r7, sp, #0
 80015a4:	60f8      	str	r0, [r7, #12]
 80015a6:	60b9      	str	r1, [r7, #8]
 80015a8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015aa:	2300      	movs	r3, #0
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	3714      	adds	r7, #20
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bc80      	pop	{r7}
 80015b4:	4770      	bx	lr
	...

080015b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b086      	sub	sp, #24
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015c0:	4a14      	ldr	r2, [pc, #80]	@ (8001614 <_sbrk+0x5c>)
 80015c2:	4b15      	ldr	r3, [pc, #84]	@ (8001618 <_sbrk+0x60>)
 80015c4:	1ad3      	subs	r3, r2, r3
 80015c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015c8:	697b      	ldr	r3, [r7, #20]
 80015ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015cc:	4b13      	ldr	r3, [pc, #76]	@ (800161c <_sbrk+0x64>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d102      	bne.n	80015da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015d4:	4b11      	ldr	r3, [pc, #68]	@ (800161c <_sbrk+0x64>)
 80015d6:	4a12      	ldr	r2, [pc, #72]	@ (8001620 <_sbrk+0x68>)
 80015d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015da:	4b10      	ldr	r3, [pc, #64]	@ (800161c <_sbrk+0x64>)
 80015dc:	681a      	ldr	r2, [r3, #0]
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	4413      	add	r3, r2
 80015e2:	693a      	ldr	r2, [r7, #16]
 80015e4:	429a      	cmp	r2, r3
 80015e6:	d207      	bcs.n	80015f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015e8:	f003 f9f0 	bl	80049cc <__errno>
 80015ec:	4603      	mov	r3, r0
 80015ee:	220c      	movs	r2, #12
 80015f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015f2:	f04f 33ff 	mov.w	r3, #4294967295
 80015f6:	e009      	b.n	800160c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015f8:	4b08      	ldr	r3, [pc, #32]	@ (800161c <_sbrk+0x64>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015fe:	4b07      	ldr	r3, [pc, #28]	@ (800161c <_sbrk+0x64>)
 8001600:	681a      	ldr	r2, [r3, #0]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4413      	add	r3, r2
 8001606:	4a05      	ldr	r2, [pc, #20]	@ (800161c <_sbrk+0x64>)
 8001608:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800160a:	68fb      	ldr	r3, [r7, #12]
}
 800160c:	4618      	mov	r0, r3
 800160e:	3718      	adds	r7, #24
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	20005000 	.word	0x20005000
 8001618:	00000400 	.word	0x00000400
 800161c:	2000021c 	.word	0x2000021c
 8001620:	20004298 	.word	0x20004298

08001624 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001628:	bf00      	nop
 800162a:	46bd      	mov	sp, r7
 800162c:	bc80      	pop	{r7}
 800162e:	4770      	bx	lr

08001630 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001630:	f7ff fff8 	bl	8001624 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001634:	480b      	ldr	r0, [pc, #44]	@ (8001664 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001636:	490c      	ldr	r1, [pc, #48]	@ (8001668 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001638:	4a0c      	ldr	r2, [pc, #48]	@ (800166c <LoopFillZerobss+0x16>)
  movs r3, #0
 800163a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800163c:	e002      	b.n	8001644 <LoopCopyDataInit>

0800163e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800163e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001640:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001642:	3304      	adds	r3, #4

08001644 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001644:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001646:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001648:	d3f9      	bcc.n	800163e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800164a:	4a09      	ldr	r2, [pc, #36]	@ (8001670 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800164c:	4c09      	ldr	r4, [pc, #36]	@ (8001674 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800164e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001650:	e001      	b.n	8001656 <LoopFillZerobss>

08001652 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001652:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001654:	3204      	adds	r2, #4

08001656 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001656:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001658:	d3fb      	bcc.n	8001652 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800165a:	f003 f9bd 	bl	80049d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800165e:	f7ff fdc3 	bl	80011e8 <main>
  bx lr
 8001662:	4770      	bx	lr
  ldr r0, =_sdata
 8001664:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001668:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 800166c:	08009830 	.word	0x08009830
  ldr r2, =_sbss
 8001670:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 8001674:	20004294 	.word	0x20004294

08001678 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001678:	e7fe      	b.n	8001678 <ADC1_2_IRQHandler>
	...

0800167c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001680:	4b08      	ldr	r3, [pc, #32]	@ (80016a4 <HAL_Init+0x28>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a07      	ldr	r2, [pc, #28]	@ (80016a4 <HAL_Init+0x28>)
 8001686:	f043 0310 	orr.w	r3, r3, #16
 800168a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800168c:	2003      	movs	r0, #3
 800168e:	f000 f92b 	bl	80018e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001692:	200f      	movs	r0, #15
 8001694:	f000 f808 	bl	80016a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001698:	f7ff fec0 	bl	800141c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800169c:	2300      	movs	r3, #0
}
 800169e:	4618      	mov	r0, r3
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	40022000 	.word	0x40022000

080016a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b082      	sub	sp, #8
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016b0:	4b12      	ldr	r3, [pc, #72]	@ (80016fc <HAL_InitTick+0x54>)
 80016b2:	681a      	ldr	r2, [r3, #0]
 80016b4:	4b12      	ldr	r3, [pc, #72]	@ (8001700 <HAL_InitTick+0x58>)
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	4619      	mov	r1, r3
 80016ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016be:	fbb3 f3f1 	udiv	r3, r3, r1
 80016c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80016c6:	4618      	mov	r0, r3
 80016c8:	f000 f935 	bl	8001936 <HAL_SYSTICK_Config>
 80016cc:	4603      	mov	r3, r0
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d001      	beq.n	80016d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016d2:	2301      	movs	r3, #1
 80016d4:	e00e      	b.n	80016f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2b0f      	cmp	r3, #15
 80016da:	d80a      	bhi.n	80016f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016dc:	2200      	movs	r2, #0
 80016de:	6879      	ldr	r1, [r7, #4]
 80016e0:	f04f 30ff 	mov.w	r0, #4294967295
 80016e4:	f000 f90b 	bl	80018fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016e8:	4a06      	ldr	r2, [pc, #24]	@ (8001704 <HAL_InitTick+0x5c>)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016ee:	2300      	movs	r3, #0
 80016f0:	e000      	b.n	80016f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016f2:	2301      	movs	r3, #1
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	3708      	adds	r7, #8
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	20000000 	.word	0x20000000
 8001700:	20000008 	.word	0x20000008
 8001704:	20000004 	.word	0x20000004

08001708 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800170c:	4b05      	ldr	r3, [pc, #20]	@ (8001724 <HAL_IncTick+0x1c>)
 800170e:	781b      	ldrb	r3, [r3, #0]
 8001710:	461a      	mov	r2, r3
 8001712:	4b05      	ldr	r3, [pc, #20]	@ (8001728 <HAL_IncTick+0x20>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4413      	add	r3, r2
 8001718:	4a03      	ldr	r2, [pc, #12]	@ (8001728 <HAL_IncTick+0x20>)
 800171a:	6013      	str	r3, [r2, #0]
}
 800171c:	bf00      	nop
 800171e:	46bd      	mov	sp, r7
 8001720:	bc80      	pop	{r7}
 8001722:	4770      	bx	lr
 8001724:	20000008 	.word	0x20000008
 8001728:	20000220 	.word	0x20000220

0800172c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800172c:	b480      	push	{r7}
 800172e:	af00      	add	r7, sp, #0
  return uwTick;
 8001730:	4b02      	ldr	r3, [pc, #8]	@ (800173c <HAL_GetTick+0x10>)
 8001732:	681b      	ldr	r3, [r3, #0]
}
 8001734:	4618      	mov	r0, r3
 8001736:	46bd      	mov	sp, r7
 8001738:	bc80      	pop	{r7}
 800173a:	4770      	bx	lr
 800173c:	20000220 	.word	0x20000220

08001740 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b084      	sub	sp, #16
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001748:	f7ff fff0 	bl	800172c <HAL_GetTick>
 800174c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001758:	d005      	beq.n	8001766 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800175a:	4b0a      	ldr	r3, [pc, #40]	@ (8001784 <HAL_Delay+0x44>)
 800175c:	781b      	ldrb	r3, [r3, #0]
 800175e:	461a      	mov	r2, r3
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	4413      	add	r3, r2
 8001764:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001766:	bf00      	nop
 8001768:	f7ff ffe0 	bl	800172c <HAL_GetTick>
 800176c:	4602      	mov	r2, r0
 800176e:	68bb      	ldr	r3, [r7, #8]
 8001770:	1ad3      	subs	r3, r2, r3
 8001772:	68fa      	ldr	r2, [r7, #12]
 8001774:	429a      	cmp	r2, r3
 8001776:	d8f7      	bhi.n	8001768 <HAL_Delay+0x28>
  {
  }
}
 8001778:	bf00      	nop
 800177a:	bf00      	nop
 800177c:	3710      	adds	r7, #16
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	20000008 	.word	0x20000008

08001788 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001788:	b480      	push	{r7}
 800178a:	b085      	sub	sp, #20
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	f003 0307 	and.w	r3, r3, #7
 8001796:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001798:	4b0c      	ldr	r3, [pc, #48]	@ (80017cc <__NVIC_SetPriorityGrouping+0x44>)
 800179a:	68db      	ldr	r3, [r3, #12]
 800179c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800179e:	68ba      	ldr	r2, [r7, #8]
 80017a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80017a4:	4013      	ands	r3, r2
 80017a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017ac:	68bb      	ldr	r3, [r7, #8]
 80017ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017b0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80017b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017ba:	4a04      	ldr	r2, [pc, #16]	@ (80017cc <__NVIC_SetPriorityGrouping+0x44>)
 80017bc:	68bb      	ldr	r3, [r7, #8]
 80017be:	60d3      	str	r3, [r2, #12]
}
 80017c0:	bf00      	nop
 80017c2:	3714      	adds	r7, #20
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bc80      	pop	{r7}
 80017c8:	4770      	bx	lr
 80017ca:	bf00      	nop
 80017cc:	e000ed00 	.word	0xe000ed00

080017d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017d4:	4b04      	ldr	r3, [pc, #16]	@ (80017e8 <__NVIC_GetPriorityGrouping+0x18>)
 80017d6:	68db      	ldr	r3, [r3, #12]
 80017d8:	0a1b      	lsrs	r3, r3, #8
 80017da:	f003 0307 	and.w	r3, r3, #7
}
 80017de:	4618      	mov	r0, r3
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bc80      	pop	{r7}
 80017e4:	4770      	bx	lr
 80017e6:	bf00      	nop
 80017e8:	e000ed00 	.word	0xe000ed00

080017ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	4603      	mov	r3, r0
 80017f4:	6039      	str	r1, [r7, #0]
 80017f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	db0a      	blt.n	8001816 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	b2da      	uxtb	r2, r3
 8001804:	490c      	ldr	r1, [pc, #48]	@ (8001838 <__NVIC_SetPriority+0x4c>)
 8001806:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800180a:	0112      	lsls	r2, r2, #4
 800180c:	b2d2      	uxtb	r2, r2
 800180e:	440b      	add	r3, r1
 8001810:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001814:	e00a      	b.n	800182c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	b2da      	uxtb	r2, r3
 800181a:	4908      	ldr	r1, [pc, #32]	@ (800183c <__NVIC_SetPriority+0x50>)
 800181c:	79fb      	ldrb	r3, [r7, #7]
 800181e:	f003 030f 	and.w	r3, r3, #15
 8001822:	3b04      	subs	r3, #4
 8001824:	0112      	lsls	r2, r2, #4
 8001826:	b2d2      	uxtb	r2, r2
 8001828:	440b      	add	r3, r1
 800182a:	761a      	strb	r2, [r3, #24]
}
 800182c:	bf00      	nop
 800182e:	370c      	adds	r7, #12
 8001830:	46bd      	mov	sp, r7
 8001832:	bc80      	pop	{r7}
 8001834:	4770      	bx	lr
 8001836:	bf00      	nop
 8001838:	e000e100 	.word	0xe000e100
 800183c:	e000ed00 	.word	0xe000ed00

08001840 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001840:	b480      	push	{r7}
 8001842:	b089      	sub	sp, #36	@ 0x24
 8001844:	af00      	add	r7, sp, #0
 8001846:	60f8      	str	r0, [r7, #12]
 8001848:	60b9      	str	r1, [r7, #8]
 800184a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	f003 0307 	and.w	r3, r3, #7
 8001852:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001854:	69fb      	ldr	r3, [r7, #28]
 8001856:	f1c3 0307 	rsb	r3, r3, #7
 800185a:	2b04      	cmp	r3, #4
 800185c:	bf28      	it	cs
 800185e:	2304      	movcs	r3, #4
 8001860:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001862:	69fb      	ldr	r3, [r7, #28]
 8001864:	3304      	adds	r3, #4
 8001866:	2b06      	cmp	r3, #6
 8001868:	d902      	bls.n	8001870 <NVIC_EncodePriority+0x30>
 800186a:	69fb      	ldr	r3, [r7, #28]
 800186c:	3b03      	subs	r3, #3
 800186e:	e000      	b.n	8001872 <NVIC_EncodePriority+0x32>
 8001870:	2300      	movs	r3, #0
 8001872:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001874:	f04f 32ff 	mov.w	r2, #4294967295
 8001878:	69bb      	ldr	r3, [r7, #24]
 800187a:	fa02 f303 	lsl.w	r3, r2, r3
 800187e:	43da      	mvns	r2, r3
 8001880:	68bb      	ldr	r3, [r7, #8]
 8001882:	401a      	ands	r2, r3
 8001884:	697b      	ldr	r3, [r7, #20]
 8001886:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001888:	f04f 31ff 	mov.w	r1, #4294967295
 800188c:	697b      	ldr	r3, [r7, #20]
 800188e:	fa01 f303 	lsl.w	r3, r1, r3
 8001892:	43d9      	mvns	r1, r3
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001898:	4313      	orrs	r3, r2
         );
}
 800189a:	4618      	mov	r0, r3
 800189c:	3724      	adds	r7, #36	@ 0x24
 800189e:	46bd      	mov	sp, r7
 80018a0:	bc80      	pop	{r7}
 80018a2:	4770      	bx	lr

080018a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b082      	sub	sp, #8
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	3b01      	subs	r3, #1
 80018b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80018b4:	d301      	bcc.n	80018ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018b6:	2301      	movs	r3, #1
 80018b8:	e00f      	b.n	80018da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018ba:	4a0a      	ldr	r2, [pc, #40]	@ (80018e4 <SysTick_Config+0x40>)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	3b01      	subs	r3, #1
 80018c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018c2:	210f      	movs	r1, #15
 80018c4:	f04f 30ff 	mov.w	r0, #4294967295
 80018c8:	f7ff ff90 	bl	80017ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018cc:	4b05      	ldr	r3, [pc, #20]	@ (80018e4 <SysTick_Config+0x40>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018d2:	4b04      	ldr	r3, [pc, #16]	@ (80018e4 <SysTick_Config+0x40>)
 80018d4:	2207      	movs	r2, #7
 80018d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018d8:	2300      	movs	r3, #0
}
 80018da:	4618      	mov	r0, r3
 80018dc:	3708      	adds	r7, #8
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	e000e010 	.word	0xe000e010

080018e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b082      	sub	sp, #8
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018f0:	6878      	ldr	r0, [r7, #4]
 80018f2:	f7ff ff49 	bl	8001788 <__NVIC_SetPriorityGrouping>
}
 80018f6:	bf00      	nop
 80018f8:	3708      	adds	r7, #8
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}

080018fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018fe:	b580      	push	{r7, lr}
 8001900:	b086      	sub	sp, #24
 8001902:	af00      	add	r7, sp, #0
 8001904:	4603      	mov	r3, r0
 8001906:	60b9      	str	r1, [r7, #8]
 8001908:	607a      	str	r2, [r7, #4]
 800190a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800190c:	2300      	movs	r3, #0
 800190e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001910:	f7ff ff5e 	bl	80017d0 <__NVIC_GetPriorityGrouping>
 8001914:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001916:	687a      	ldr	r2, [r7, #4]
 8001918:	68b9      	ldr	r1, [r7, #8]
 800191a:	6978      	ldr	r0, [r7, #20]
 800191c:	f7ff ff90 	bl	8001840 <NVIC_EncodePriority>
 8001920:	4602      	mov	r2, r0
 8001922:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001926:	4611      	mov	r1, r2
 8001928:	4618      	mov	r0, r3
 800192a:	f7ff ff5f 	bl	80017ec <__NVIC_SetPriority>
}
 800192e:	bf00      	nop
 8001930:	3718      	adds	r7, #24
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}

08001936 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001936:	b580      	push	{r7, lr}
 8001938:	b082      	sub	sp, #8
 800193a:	af00      	add	r7, sp, #0
 800193c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800193e:	6878      	ldr	r0, [r7, #4]
 8001940:	f7ff ffb0 	bl	80018a4 <SysTick_Config>
 8001944:	4603      	mov	r3, r0
}
 8001946:	4618      	mov	r0, r3
 8001948:	3708      	adds	r7, #8
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
	...

08001950 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b086      	sub	sp, #24
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2b00      	cmp	r3, #0
 800195c:	d101      	bne.n	8001962 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800195e:	2301      	movs	r3, #1
 8001960:	e272      	b.n	8001e48 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f003 0301 	and.w	r3, r3, #1
 800196a:	2b00      	cmp	r3, #0
 800196c:	f000 8087 	beq.w	8001a7e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001970:	4b92      	ldr	r3, [pc, #584]	@ (8001bbc <HAL_RCC_OscConfig+0x26c>)
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	f003 030c 	and.w	r3, r3, #12
 8001978:	2b04      	cmp	r3, #4
 800197a:	d00c      	beq.n	8001996 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800197c:	4b8f      	ldr	r3, [pc, #572]	@ (8001bbc <HAL_RCC_OscConfig+0x26c>)
 800197e:	685b      	ldr	r3, [r3, #4]
 8001980:	f003 030c 	and.w	r3, r3, #12
 8001984:	2b08      	cmp	r3, #8
 8001986:	d112      	bne.n	80019ae <HAL_RCC_OscConfig+0x5e>
 8001988:	4b8c      	ldr	r3, [pc, #560]	@ (8001bbc <HAL_RCC_OscConfig+0x26c>)
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001990:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001994:	d10b      	bne.n	80019ae <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001996:	4b89      	ldr	r3, [pc, #548]	@ (8001bbc <HAL_RCC_OscConfig+0x26c>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d06c      	beq.n	8001a7c <HAL_RCC_OscConfig+0x12c>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d168      	bne.n	8001a7c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80019aa:	2301      	movs	r3, #1
 80019ac:	e24c      	b.n	8001e48 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80019b6:	d106      	bne.n	80019c6 <HAL_RCC_OscConfig+0x76>
 80019b8:	4b80      	ldr	r3, [pc, #512]	@ (8001bbc <HAL_RCC_OscConfig+0x26c>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a7f      	ldr	r2, [pc, #508]	@ (8001bbc <HAL_RCC_OscConfig+0x26c>)
 80019be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019c2:	6013      	str	r3, [r2, #0]
 80019c4:	e02e      	b.n	8001a24 <HAL_RCC_OscConfig+0xd4>
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d10c      	bne.n	80019e8 <HAL_RCC_OscConfig+0x98>
 80019ce:	4b7b      	ldr	r3, [pc, #492]	@ (8001bbc <HAL_RCC_OscConfig+0x26c>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4a7a      	ldr	r2, [pc, #488]	@ (8001bbc <HAL_RCC_OscConfig+0x26c>)
 80019d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80019d8:	6013      	str	r3, [r2, #0]
 80019da:	4b78      	ldr	r3, [pc, #480]	@ (8001bbc <HAL_RCC_OscConfig+0x26c>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a77      	ldr	r2, [pc, #476]	@ (8001bbc <HAL_RCC_OscConfig+0x26c>)
 80019e0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80019e4:	6013      	str	r3, [r2, #0]
 80019e6:	e01d      	b.n	8001a24 <HAL_RCC_OscConfig+0xd4>
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80019f0:	d10c      	bne.n	8001a0c <HAL_RCC_OscConfig+0xbc>
 80019f2:	4b72      	ldr	r3, [pc, #456]	@ (8001bbc <HAL_RCC_OscConfig+0x26c>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4a71      	ldr	r2, [pc, #452]	@ (8001bbc <HAL_RCC_OscConfig+0x26c>)
 80019f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80019fc:	6013      	str	r3, [r2, #0]
 80019fe:	4b6f      	ldr	r3, [pc, #444]	@ (8001bbc <HAL_RCC_OscConfig+0x26c>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4a6e      	ldr	r2, [pc, #440]	@ (8001bbc <HAL_RCC_OscConfig+0x26c>)
 8001a04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a08:	6013      	str	r3, [r2, #0]
 8001a0a:	e00b      	b.n	8001a24 <HAL_RCC_OscConfig+0xd4>
 8001a0c:	4b6b      	ldr	r3, [pc, #428]	@ (8001bbc <HAL_RCC_OscConfig+0x26c>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a6a      	ldr	r2, [pc, #424]	@ (8001bbc <HAL_RCC_OscConfig+0x26c>)
 8001a12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a16:	6013      	str	r3, [r2, #0]
 8001a18:	4b68      	ldr	r3, [pc, #416]	@ (8001bbc <HAL_RCC_OscConfig+0x26c>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4a67      	ldr	r2, [pc, #412]	@ (8001bbc <HAL_RCC_OscConfig+0x26c>)
 8001a1e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a22:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d013      	beq.n	8001a54 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a2c:	f7ff fe7e 	bl	800172c <HAL_GetTick>
 8001a30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a32:	e008      	b.n	8001a46 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a34:	f7ff fe7a 	bl	800172c <HAL_GetTick>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	1ad3      	subs	r3, r2, r3
 8001a3e:	2b64      	cmp	r3, #100	@ 0x64
 8001a40:	d901      	bls.n	8001a46 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001a42:	2303      	movs	r3, #3
 8001a44:	e200      	b.n	8001e48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a46:	4b5d      	ldr	r3, [pc, #372]	@ (8001bbc <HAL_RCC_OscConfig+0x26c>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d0f0      	beq.n	8001a34 <HAL_RCC_OscConfig+0xe4>
 8001a52:	e014      	b.n	8001a7e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a54:	f7ff fe6a 	bl	800172c <HAL_GetTick>
 8001a58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a5a:	e008      	b.n	8001a6e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a5c:	f7ff fe66 	bl	800172c <HAL_GetTick>
 8001a60:	4602      	mov	r2, r0
 8001a62:	693b      	ldr	r3, [r7, #16]
 8001a64:	1ad3      	subs	r3, r2, r3
 8001a66:	2b64      	cmp	r3, #100	@ 0x64
 8001a68:	d901      	bls.n	8001a6e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001a6a:	2303      	movs	r3, #3
 8001a6c:	e1ec      	b.n	8001e48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a6e:	4b53      	ldr	r3, [pc, #332]	@ (8001bbc <HAL_RCC_OscConfig+0x26c>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d1f0      	bne.n	8001a5c <HAL_RCC_OscConfig+0x10c>
 8001a7a:	e000      	b.n	8001a7e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f003 0302 	and.w	r3, r3, #2
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d063      	beq.n	8001b52 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a8a:	4b4c      	ldr	r3, [pc, #304]	@ (8001bbc <HAL_RCC_OscConfig+0x26c>)
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	f003 030c 	and.w	r3, r3, #12
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d00b      	beq.n	8001aae <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001a96:	4b49      	ldr	r3, [pc, #292]	@ (8001bbc <HAL_RCC_OscConfig+0x26c>)
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	f003 030c 	and.w	r3, r3, #12
 8001a9e:	2b08      	cmp	r3, #8
 8001aa0:	d11c      	bne.n	8001adc <HAL_RCC_OscConfig+0x18c>
 8001aa2:	4b46      	ldr	r3, [pc, #280]	@ (8001bbc <HAL_RCC_OscConfig+0x26c>)
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d116      	bne.n	8001adc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001aae:	4b43      	ldr	r3, [pc, #268]	@ (8001bbc <HAL_RCC_OscConfig+0x26c>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f003 0302 	and.w	r3, r3, #2
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d005      	beq.n	8001ac6 <HAL_RCC_OscConfig+0x176>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	691b      	ldr	r3, [r3, #16]
 8001abe:	2b01      	cmp	r3, #1
 8001ac0:	d001      	beq.n	8001ac6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	e1c0      	b.n	8001e48 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ac6:	4b3d      	ldr	r3, [pc, #244]	@ (8001bbc <HAL_RCC_OscConfig+0x26c>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	695b      	ldr	r3, [r3, #20]
 8001ad2:	00db      	lsls	r3, r3, #3
 8001ad4:	4939      	ldr	r1, [pc, #228]	@ (8001bbc <HAL_RCC_OscConfig+0x26c>)
 8001ad6:	4313      	orrs	r3, r2
 8001ad8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ada:	e03a      	b.n	8001b52 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	691b      	ldr	r3, [r3, #16]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d020      	beq.n	8001b26 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ae4:	4b36      	ldr	r3, [pc, #216]	@ (8001bc0 <HAL_RCC_OscConfig+0x270>)
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aea:	f7ff fe1f 	bl	800172c <HAL_GetTick>
 8001aee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001af0:	e008      	b.n	8001b04 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001af2:	f7ff fe1b 	bl	800172c <HAL_GetTick>
 8001af6:	4602      	mov	r2, r0
 8001af8:	693b      	ldr	r3, [r7, #16]
 8001afa:	1ad3      	subs	r3, r2, r3
 8001afc:	2b02      	cmp	r3, #2
 8001afe:	d901      	bls.n	8001b04 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001b00:	2303      	movs	r3, #3
 8001b02:	e1a1      	b.n	8001e48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b04:	4b2d      	ldr	r3, [pc, #180]	@ (8001bbc <HAL_RCC_OscConfig+0x26c>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f003 0302 	and.w	r3, r3, #2
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d0f0      	beq.n	8001af2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b10:	4b2a      	ldr	r3, [pc, #168]	@ (8001bbc <HAL_RCC_OscConfig+0x26c>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	695b      	ldr	r3, [r3, #20]
 8001b1c:	00db      	lsls	r3, r3, #3
 8001b1e:	4927      	ldr	r1, [pc, #156]	@ (8001bbc <HAL_RCC_OscConfig+0x26c>)
 8001b20:	4313      	orrs	r3, r2
 8001b22:	600b      	str	r3, [r1, #0]
 8001b24:	e015      	b.n	8001b52 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b26:	4b26      	ldr	r3, [pc, #152]	@ (8001bc0 <HAL_RCC_OscConfig+0x270>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b2c:	f7ff fdfe 	bl	800172c <HAL_GetTick>
 8001b30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b32:	e008      	b.n	8001b46 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b34:	f7ff fdfa 	bl	800172c <HAL_GetTick>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	693b      	ldr	r3, [r7, #16]
 8001b3c:	1ad3      	subs	r3, r2, r3
 8001b3e:	2b02      	cmp	r3, #2
 8001b40:	d901      	bls.n	8001b46 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001b42:	2303      	movs	r3, #3
 8001b44:	e180      	b.n	8001e48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b46:	4b1d      	ldr	r3, [pc, #116]	@ (8001bbc <HAL_RCC_OscConfig+0x26c>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f003 0302 	and.w	r3, r3, #2
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d1f0      	bne.n	8001b34 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f003 0308 	and.w	r3, r3, #8
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d03a      	beq.n	8001bd4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	699b      	ldr	r3, [r3, #24]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d019      	beq.n	8001b9a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b66:	4b17      	ldr	r3, [pc, #92]	@ (8001bc4 <HAL_RCC_OscConfig+0x274>)
 8001b68:	2201      	movs	r2, #1
 8001b6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b6c:	f7ff fdde 	bl	800172c <HAL_GetTick>
 8001b70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b72:	e008      	b.n	8001b86 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b74:	f7ff fdda 	bl	800172c <HAL_GetTick>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	693b      	ldr	r3, [r7, #16]
 8001b7c:	1ad3      	subs	r3, r2, r3
 8001b7e:	2b02      	cmp	r3, #2
 8001b80:	d901      	bls.n	8001b86 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001b82:	2303      	movs	r3, #3
 8001b84:	e160      	b.n	8001e48 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b86:	4b0d      	ldr	r3, [pc, #52]	@ (8001bbc <HAL_RCC_OscConfig+0x26c>)
 8001b88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b8a:	f003 0302 	and.w	r3, r3, #2
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d0f0      	beq.n	8001b74 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001b92:	2001      	movs	r0, #1
 8001b94:	f000 faa6 	bl	80020e4 <RCC_Delay>
 8001b98:	e01c      	b.n	8001bd4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b9a:	4b0a      	ldr	r3, [pc, #40]	@ (8001bc4 <HAL_RCC_OscConfig+0x274>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ba0:	f7ff fdc4 	bl	800172c <HAL_GetTick>
 8001ba4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ba6:	e00f      	b.n	8001bc8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ba8:	f7ff fdc0 	bl	800172c <HAL_GetTick>
 8001bac:	4602      	mov	r2, r0
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	1ad3      	subs	r3, r2, r3
 8001bb2:	2b02      	cmp	r3, #2
 8001bb4:	d908      	bls.n	8001bc8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	e146      	b.n	8001e48 <HAL_RCC_OscConfig+0x4f8>
 8001bba:	bf00      	nop
 8001bbc:	40021000 	.word	0x40021000
 8001bc0:	42420000 	.word	0x42420000
 8001bc4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bc8:	4b92      	ldr	r3, [pc, #584]	@ (8001e14 <HAL_RCC_OscConfig+0x4c4>)
 8001bca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bcc:	f003 0302 	and.w	r3, r3, #2
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d1e9      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f003 0304 	and.w	r3, r3, #4
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	f000 80a6 	beq.w	8001d2e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001be2:	2300      	movs	r3, #0
 8001be4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001be6:	4b8b      	ldr	r3, [pc, #556]	@ (8001e14 <HAL_RCC_OscConfig+0x4c4>)
 8001be8:	69db      	ldr	r3, [r3, #28]
 8001bea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d10d      	bne.n	8001c0e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bf2:	4b88      	ldr	r3, [pc, #544]	@ (8001e14 <HAL_RCC_OscConfig+0x4c4>)
 8001bf4:	69db      	ldr	r3, [r3, #28]
 8001bf6:	4a87      	ldr	r2, [pc, #540]	@ (8001e14 <HAL_RCC_OscConfig+0x4c4>)
 8001bf8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bfc:	61d3      	str	r3, [r2, #28]
 8001bfe:	4b85      	ldr	r3, [pc, #532]	@ (8001e14 <HAL_RCC_OscConfig+0x4c4>)
 8001c00:	69db      	ldr	r3, [r3, #28]
 8001c02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c06:	60bb      	str	r3, [r7, #8]
 8001c08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c0e:	4b82      	ldr	r3, [pc, #520]	@ (8001e18 <HAL_RCC_OscConfig+0x4c8>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d118      	bne.n	8001c4c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c1a:	4b7f      	ldr	r3, [pc, #508]	@ (8001e18 <HAL_RCC_OscConfig+0x4c8>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4a7e      	ldr	r2, [pc, #504]	@ (8001e18 <HAL_RCC_OscConfig+0x4c8>)
 8001c20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c26:	f7ff fd81 	bl	800172c <HAL_GetTick>
 8001c2a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c2c:	e008      	b.n	8001c40 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c2e:	f7ff fd7d 	bl	800172c <HAL_GetTick>
 8001c32:	4602      	mov	r2, r0
 8001c34:	693b      	ldr	r3, [r7, #16]
 8001c36:	1ad3      	subs	r3, r2, r3
 8001c38:	2b64      	cmp	r3, #100	@ 0x64
 8001c3a:	d901      	bls.n	8001c40 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001c3c:	2303      	movs	r3, #3
 8001c3e:	e103      	b.n	8001e48 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c40:	4b75      	ldr	r3, [pc, #468]	@ (8001e18 <HAL_RCC_OscConfig+0x4c8>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d0f0      	beq.n	8001c2e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	68db      	ldr	r3, [r3, #12]
 8001c50:	2b01      	cmp	r3, #1
 8001c52:	d106      	bne.n	8001c62 <HAL_RCC_OscConfig+0x312>
 8001c54:	4b6f      	ldr	r3, [pc, #444]	@ (8001e14 <HAL_RCC_OscConfig+0x4c4>)
 8001c56:	6a1b      	ldr	r3, [r3, #32]
 8001c58:	4a6e      	ldr	r2, [pc, #440]	@ (8001e14 <HAL_RCC_OscConfig+0x4c4>)
 8001c5a:	f043 0301 	orr.w	r3, r3, #1
 8001c5e:	6213      	str	r3, [r2, #32]
 8001c60:	e02d      	b.n	8001cbe <HAL_RCC_OscConfig+0x36e>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	68db      	ldr	r3, [r3, #12]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d10c      	bne.n	8001c84 <HAL_RCC_OscConfig+0x334>
 8001c6a:	4b6a      	ldr	r3, [pc, #424]	@ (8001e14 <HAL_RCC_OscConfig+0x4c4>)
 8001c6c:	6a1b      	ldr	r3, [r3, #32]
 8001c6e:	4a69      	ldr	r2, [pc, #420]	@ (8001e14 <HAL_RCC_OscConfig+0x4c4>)
 8001c70:	f023 0301 	bic.w	r3, r3, #1
 8001c74:	6213      	str	r3, [r2, #32]
 8001c76:	4b67      	ldr	r3, [pc, #412]	@ (8001e14 <HAL_RCC_OscConfig+0x4c4>)
 8001c78:	6a1b      	ldr	r3, [r3, #32]
 8001c7a:	4a66      	ldr	r2, [pc, #408]	@ (8001e14 <HAL_RCC_OscConfig+0x4c4>)
 8001c7c:	f023 0304 	bic.w	r3, r3, #4
 8001c80:	6213      	str	r3, [r2, #32]
 8001c82:	e01c      	b.n	8001cbe <HAL_RCC_OscConfig+0x36e>
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	68db      	ldr	r3, [r3, #12]
 8001c88:	2b05      	cmp	r3, #5
 8001c8a:	d10c      	bne.n	8001ca6 <HAL_RCC_OscConfig+0x356>
 8001c8c:	4b61      	ldr	r3, [pc, #388]	@ (8001e14 <HAL_RCC_OscConfig+0x4c4>)
 8001c8e:	6a1b      	ldr	r3, [r3, #32]
 8001c90:	4a60      	ldr	r2, [pc, #384]	@ (8001e14 <HAL_RCC_OscConfig+0x4c4>)
 8001c92:	f043 0304 	orr.w	r3, r3, #4
 8001c96:	6213      	str	r3, [r2, #32]
 8001c98:	4b5e      	ldr	r3, [pc, #376]	@ (8001e14 <HAL_RCC_OscConfig+0x4c4>)
 8001c9a:	6a1b      	ldr	r3, [r3, #32]
 8001c9c:	4a5d      	ldr	r2, [pc, #372]	@ (8001e14 <HAL_RCC_OscConfig+0x4c4>)
 8001c9e:	f043 0301 	orr.w	r3, r3, #1
 8001ca2:	6213      	str	r3, [r2, #32]
 8001ca4:	e00b      	b.n	8001cbe <HAL_RCC_OscConfig+0x36e>
 8001ca6:	4b5b      	ldr	r3, [pc, #364]	@ (8001e14 <HAL_RCC_OscConfig+0x4c4>)
 8001ca8:	6a1b      	ldr	r3, [r3, #32]
 8001caa:	4a5a      	ldr	r2, [pc, #360]	@ (8001e14 <HAL_RCC_OscConfig+0x4c4>)
 8001cac:	f023 0301 	bic.w	r3, r3, #1
 8001cb0:	6213      	str	r3, [r2, #32]
 8001cb2:	4b58      	ldr	r3, [pc, #352]	@ (8001e14 <HAL_RCC_OscConfig+0x4c4>)
 8001cb4:	6a1b      	ldr	r3, [r3, #32]
 8001cb6:	4a57      	ldr	r2, [pc, #348]	@ (8001e14 <HAL_RCC_OscConfig+0x4c4>)
 8001cb8:	f023 0304 	bic.w	r3, r3, #4
 8001cbc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	68db      	ldr	r3, [r3, #12]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d015      	beq.n	8001cf2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cc6:	f7ff fd31 	bl	800172c <HAL_GetTick>
 8001cca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ccc:	e00a      	b.n	8001ce4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cce:	f7ff fd2d 	bl	800172c <HAL_GetTick>
 8001cd2:	4602      	mov	r2, r0
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	1ad3      	subs	r3, r2, r3
 8001cd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d901      	bls.n	8001ce4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	e0b1      	b.n	8001e48 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ce4:	4b4b      	ldr	r3, [pc, #300]	@ (8001e14 <HAL_RCC_OscConfig+0x4c4>)
 8001ce6:	6a1b      	ldr	r3, [r3, #32]
 8001ce8:	f003 0302 	and.w	r3, r3, #2
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d0ee      	beq.n	8001cce <HAL_RCC_OscConfig+0x37e>
 8001cf0:	e014      	b.n	8001d1c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cf2:	f7ff fd1b 	bl	800172c <HAL_GetTick>
 8001cf6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cf8:	e00a      	b.n	8001d10 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cfa:	f7ff fd17 	bl	800172c <HAL_GetTick>
 8001cfe:	4602      	mov	r2, r0
 8001d00:	693b      	ldr	r3, [r7, #16]
 8001d02:	1ad3      	subs	r3, r2, r3
 8001d04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d901      	bls.n	8001d10 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001d0c:	2303      	movs	r3, #3
 8001d0e:	e09b      	b.n	8001e48 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d10:	4b40      	ldr	r3, [pc, #256]	@ (8001e14 <HAL_RCC_OscConfig+0x4c4>)
 8001d12:	6a1b      	ldr	r3, [r3, #32]
 8001d14:	f003 0302 	and.w	r3, r3, #2
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d1ee      	bne.n	8001cfa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001d1c:	7dfb      	ldrb	r3, [r7, #23]
 8001d1e:	2b01      	cmp	r3, #1
 8001d20:	d105      	bne.n	8001d2e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d22:	4b3c      	ldr	r3, [pc, #240]	@ (8001e14 <HAL_RCC_OscConfig+0x4c4>)
 8001d24:	69db      	ldr	r3, [r3, #28]
 8001d26:	4a3b      	ldr	r2, [pc, #236]	@ (8001e14 <HAL_RCC_OscConfig+0x4c4>)
 8001d28:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d2c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	69db      	ldr	r3, [r3, #28]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	f000 8087 	beq.w	8001e46 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d38:	4b36      	ldr	r3, [pc, #216]	@ (8001e14 <HAL_RCC_OscConfig+0x4c4>)
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	f003 030c 	and.w	r3, r3, #12
 8001d40:	2b08      	cmp	r3, #8
 8001d42:	d061      	beq.n	8001e08 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	69db      	ldr	r3, [r3, #28]
 8001d48:	2b02      	cmp	r3, #2
 8001d4a:	d146      	bne.n	8001dda <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d4c:	4b33      	ldr	r3, [pc, #204]	@ (8001e1c <HAL_RCC_OscConfig+0x4cc>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d52:	f7ff fceb 	bl	800172c <HAL_GetTick>
 8001d56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d58:	e008      	b.n	8001d6c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d5a:	f7ff fce7 	bl	800172c <HAL_GetTick>
 8001d5e:	4602      	mov	r2, r0
 8001d60:	693b      	ldr	r3, [r7, #16]
 8001d62:	1ad3      	subs	r3, r2, r3
 8001d64:	2b02      	cmp	r3, #2
 8001d66:	d901      	bls.n	8001d6c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001d68:	2303      	movs	r3, #3
 8001d6a:	e06d      	b.n	8001e48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d6c:	4b29      	ldr	r3, [pc, #164]	@ (8001e14 <HAL_RCC_OscConfig+0x4c4>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d1f0      	bne.n	8001d5a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6a1b      	ldr	r3, [r3, #32]
 8001d7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d80:	d108      	bne.n	8001d94 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001d82:	4b24      	ldr	r3, [pc, #144]	@ (8001e14 <HAL_RCC_OscConfig+0x4c4>)
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	689b      	ldr	r3, [r3, #8]
 8001d8e:	4921      	ldr	r1, [pc, #132]	@ (8001e14 <HAL_RCC_OscConfig+0x4c4>)
 8001d90:	4313      	orrs	r3, r2
 8001d92:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d94:	4b1f      	ldr	r3, [pc, #124]	@ (8001e14 <HAL_RCC_OscConfig+0x4c4>)
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6a19      	ldr	r1, [r3, #32]
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001da4:	430b      	orrs	r3, r1
 8001da6:	491b      	ldr	r1, [pc, #108]	@ (8001e14 <HAL_RCC_OscConfig+0x4c4>)
 8001da8:	4313      	orrs	r3, r2
 8001daa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001dac:	4b1b      	ldr	r3, [pc, #108]	@ (8001e1c <HAL_RCC_OscConfig+0x4cc>)
 8001dae:	2201      	movs	r2, #1
 8001db0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001db2:	f7ff fcbb 	bl	800172c <HAL_GetTick>
 8001db6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001db8:	e008      	b.n	8001dcc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dba:	f7ff fcb7 	bl	800172c <HAL_GetTick>
 8001dbe:	4602      	mov	r2, r0
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	1ad3      	subs	r3, r2, r3
 8001dc4:	2b02      	cmp	r3, #2
 8001dc6:	d901      	bls.n	8001dcc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001dc8:	2303      	movs	r3, #3
 8001dca:	e03d      	b.n	8001e48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001dcc:	4b11      	ldr	r3, [pc, #68]	@ (8001e14 <HAL_RCC_OscConfig+0x4c4>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d0f0      	beq.n	8001dba <HAL_RCC_OscConfig+0x46a>
 8001dd8:	e035      	b.n	8001e46 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dda:	4b10      	ldr	r3, [pc, #64]	@ (8001e1c <HAL_RCC_OscConfig+0x4cc>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001de0:	f7ff fca4 	bl	800172c <HAL_GetTick>
 8001de4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001de6:	e008      	b.n	8001dfa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001de8:	f7ff fca0 	bl	800172c <HAL_GetTick>
 8001dec:	4602      	mov	r2, r0
 8001dee:	693b      	ldr	r3, [r7, #16]
 8001df0:	1ad3      	subs	r3, r2, r3
 8001df2:	2b02      	cmp	r3, #2
 8001df4:	d901      	bls.n	8001dfa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001df6:	2303      	movs	r3, #3
 8001df8:	e026      	b.n	8001e48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dfa:	4b06      	ldr	r3, [pc, #24]	@ (8001e14 <HAL_RCC_OscConfig+0x4c4>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d1f0      	bne.n	8001de8 <HAL_RCC_OscConfig+0x498>
 8001e06:	e01e      	b.n	8001e46 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	69db      	ldr	r3, [r3, #28]
 8001e0c:	2b01      	cmp	r3, #1
 8001e0e:	d107      	bne.n	8001e20 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001e10:	2301      	movs	r3, #1
 8001e12:	e019      	b.n	8001e48 <HAL_RCC_OscConfig+0x4f8>
 8001e14:	40021000 	.word	0x40021000
 8001e18:	40007000 	.word	0x40007000
 8001e1c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001e20:	4b0b      	ldr	r3, [pc, #44]	@ (8001e50 <HAL_RCC_OscConfig+0x500>)
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6a1b      	ldr	r3, [r3, #32]
 8001e30:	429a      	cmp	r2, r3
 8001e32:	d106      	bne.n	8001e42 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e3e:	429a      	cmp	r2, r3
 8001e40:	d001      	beq.n	8001e46 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001e42:	2301      	movs	r3, #1
 8001e44:	e000      	b.n	8001e48 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001e46:	2300      	movs	r3, #0
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	3718      	adds	r7, #24
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	40021000 	.word	0x40021000

08001e54 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b084      	sub	sp, #16
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
 8001e5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d101      	bne.n	8001e68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e64:	2301      	movs	r3, #1
 8001e66:	e0d0      	b.n	800200a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e68:	4b6a      	ldr	r3, [pc, #424]	@ (8002014 <HAL_RCC_ClockConfig+0x1c0>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f003 0307 	and.w	r3, r3, #7
 8001e70:	683a      	ldr	r2, [r7, #0]
 8001e72:	429a      	cmp	r2, r3
 8001e74:	d910      	bls.n	8001e98 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e76:	4b67      	ldr	r3, [pc, #412]	@ (8002014 <HAL_RCC_ClockConfig+0x1c0>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f023 0207 	bic.w	r2, r3, #7
 8001e7e:	4965      	ldr	r1, [pc, #404]	@ (8002014 <HAL_RCC_ClockConfig+0x1c0>)
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	4313      	orrs	r3, r2
 8001e84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e86:	4b63      	ldr	r3, [pc, #396]	@ (8002014 <HAL_RCC_ClockConfig+0x1c0>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f003 0307 	and.w	r3, r3, #7
 8001e8e:	683a      	ldr	r2, [r7, #0]
 8001e90:	429a      	cmp	r2, r3
 8001e92:	d001      	beq.n	8001e98 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001e94:	2301      	movs	r3, #1
 8001e96:	e0b8      	b.n	800200a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f003 0302 	and.w	r3, r3, #2
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d020      	beq.n	8001ee6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f003 0304 	and.w	r3, r3, #4
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d005      	beq.n	8001ebc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001eb0:	4b59      	ldr	r3, [pc, #356]	@ (8002018 <HAL_RCC_ClockConfig+0x1c4>)
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	4a58      	ldr	r2, [pc, #352]	@ (8002018 <HAL_RCC_ClockConfig+0x1c4>)
 8001eb6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001eba:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f003 0308 	and.w	r3, r3, #8
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d005      	beq.n	8001ed4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ec8:	4b53      	ldr	r3, [pc, #332]	@ (8002018 <HAL_RCC_ClockConfig+0x1c4>)
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	4a52      	ldr	r2, [pc, #328]	@ (8002018 <HAL_RCC_ClockConfig+0x1c4>)
 8001ece:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001ed2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ed4:	4b50      	ldr	r3, [pc, #320]	@ (8002018 <HAL_RCC_ClockConfig+0x1c4>)
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	689b      	ldr	r3, [r3, #8]
 8001ee0:	494d      	ldr	r1, [pc, #308]	@ (8002018 <HAL_RCC_ClockConfig+0x1c4>)
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f003 0301 	and.w	r3, r3, #1
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d040      	beq.n	8001f74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	2b01      	cmp	r3, #1
 8001ef8:	d107      	bne.n	8001f0a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001efa:	4b47      	ldr	r3, [pc, #284]	@ (8002018 <HAL_RCC_ClockConfig+0x1c4>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d115      	bne.n	8001f32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f06:	2301      	movs	r3, #1
 8001f08:	e07f      	b.n	800200a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	2b02      	cmp	r3, #2
 8001f10:	d107      	bne.n	8001f22 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f12:	4b41      	ldr	r3, [pc, #260]	@ (8002018 <HAL_RCC_ClockConfig+0x1c4>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d109      	bne.n	8001f32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	e073      	b.n	800200a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f22:	4b3d      	ldr	r3, [pc, #244]	@ (8002018 <HAL_RCC_ClockConfig+0x1c4>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f003 0302 	and.w	r3, r3, #2
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d101      	bne.n	8001f32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	e06b      	b.n	800200a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f32:	4b39      	ldr	r3, [pc, #228]	@ (8002018 <HAL_RCC_ClockConfig+0x1c4>)
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	f023 0203 	bic.w	r2, r3, #3
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	4936      	ldr	r1, [pc, #216]	@ (8002018 <HAL_RCC_ClockConfig+0x1c4>)
 8001f40:	4313      	orrs	r3, r2
 8001f42:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f44:	f7ff fbf2 	bl	800172c <HAL_GetTick>
 8001f48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f4a:	e00a      	b.n	8001f62 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f4c:	f7ff fbee 	bl	800172c <HAL_GetTick>
 8001f50:	4602      	mov	r2, r0
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	1ad3      	subs	r3, r2, r3
 8001f56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d901      	bls.n	8001f62 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f5e:	2303      	movs	r3, #3
 8001f60:	e053      	b.n	800200a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f62:	4b2d      	ldr	r3, [pc, #180]	@ (8002018 <HAL_RCC_ClockConfig+0x1c4>)
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	f003 020c 	and.w	r2, r3, #12
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	009b      	lsls	r3, r3, #2
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d1eb      	bne.n	8001f4c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f74:	4b27      	ldr	r3, [pc, #156]	@ (8002014 <HAL_RCC_ClockConfig+0x1c0>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f003 0307 	and.w	r3, r3, #7
 8001f7c:	683a      	ldr	r2, [r7, #0]
 8001f7e:	429a      	cmp	r2, r3
 8001f80:	d210      	bcs.n	8001fa4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f82:	4b24      	ldr	r3, [pc, #144]	@ (8002014 <HAL_RCC_ClockConfig+0x1c0>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f023 0207 	bic.w	r2, r3, #7
 8001f8a:	4922      	ldr	r1, [pc, #136]	@ (8002014 <HAL_RCC_ClockConfig+0x1c0>)
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f92:	4b20      	ldr	r3, [pc, #128]	@ (8002014 <HAL_RCC_ClockConfig+0x1c0>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f003 0307 	and.w	r3, r3, #7
 8001f9a:	683a      	ldr	r2, [r7, #0]
 8001f9c:	429a      	cmp	r2, r3
 8001f9e:	d001      	beq.n	8001fa4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001fa0:	2301      	movs	r3, #1
 8001fa2:	e032      	b.n	800200a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f003 0304 	and.w	r3, r3, #4
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d008      	beq.n	8001fc2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001fb0:	4b19      	ldr	r3, [pc, #100]	@ (8002018 <HAL_RCC_ClockConfig+0x1c4>)
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	68db      	ldr	r3, [r3, #12]
 8001fbc:	4916      	ldr	r1, [pc, #88]	@ (8002018 <HAL_RCC_ClockConfig+0x1c4>)
 8001fbe:	4313      	orrs	r3, r2
 8001fc0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f003 0308 	and.w	r3, r3, #8
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d009      	beq.n	8001fe2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001fce:	4b12      	ldr	r3, [pc, #72]	@ (8002018 <HAL_RCC_ClockConfig+0x1c4>)
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	691b      	ldr	r3, [r3, #16]
 8001fda:	00db      	lsls	r3, r3, #3
 8001fdc:	490e      	ldr	r1, [pc, #56]	@ (8002018 <HAL_RCC_ClockConfig+0x1c4>)
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001fe2:	f000 f821 	bl	8002028 <HAL_RCC_GetSysClockFreq>
 8001fe6:	4602      	mov	r2, r0
 8001fe8:	4b0b      	ldr	r3, [pc, #44]	@ (8002018 <HAL_RCC_ClockConfig+0x1c4>)
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	091b      	lsrs	r3, r3, #4
 8001fee:	f003 030f 	and.w	r3, r3, #15
 8001ff2:	490a      	ldr	r1, [pc, #40]	@ (800201c <HAL_RCC_ClockConfig+0x1c8>)
 8001ff4:	5ccb      	ldrb	r3, [r1, r3]
 8001ff6:	fa22 f303 	lsr.w	r3, r2, r3
 8001ffa:	4a09      	ldr	r2, [pc, #36]	@ (8002020 <HAL_RCC_ClockConfig+0x1cc>)
 8001ffc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001ffe:	4b09      	ldr	r3, [pc, #36]	@ (8002024 <HAL_RCC_ClockConfig+0x1d0>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4618      	mov	r0, r3
 8002004:	f7ff fb50 	bl	80016a8 <HAL_InitTick>

  return HAL_OK;
 8002008:	2300      	movs	r3, #0
}
 800200a:	4618      	mov	r0, r3
 800200c:	3710      	adds	r7, #16
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}
 8002012:	bf00      	nop
 8002014:	40022000 	.word	0x40022000
 8002018:	40021000 	.word	0x40021000
 800201c:	080093b0 	.word	0x080093b0
 8002020:	20000000 	.word	0x20000000
 8002024:	20000004 	.word	0x20000004

08002028 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002028:	b480      	push	{r7}
 800202a:	b087      	sub	sp, #28
 800202c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800202e:	2300      	movs	r3, #0
 8002030:	60fb      	str	r3, [r7, #12]
 8002032:	2300      	movs	r3, #0
 8002034:	60bb      	str	r3, [r7, #8]
 8002036:	2300      	movs	r3, #0
 8002038:	617b      	str	r3, [r7, #20]
 800203a:	2300      	movs	r3, #0
 800203c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800203e:	2300      	movs	r3, #0
 8002040:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002042:	4b1e      	ldr	r3, [pc, #120]	@ (80020bc <HAL_RCC_GetSysClockFreq+0x94>)
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	f003 030c 	and.w	r3, r3, #12
 800204e:	2b04      	cmp	r3, #4
 8002050:	d002      	beq.n	8002058 <HAL_RCC_GetSysClockFreq+0x30>
 8002052:	2b08      	cmp	r3, #8
 8002054:	d003      	beq.n	800205e <HAL_RCC_GetSysClockFreq+0x36>
 8002056:	e027      	b.n	80020a8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002058:	4b19      	ldr	r3, [pc, #100]	@ (80020c0 <HAL_RCC_GetSysClockFreq+0x98>)
 800205a:	613b      	str	r3, [r7, #16]
      break;
 800205c:	e027      	b.n	80020ae <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	0c9b      	lsrs	r3, r3, #18
 8002062:	f003 030f 	and.w	r3, r3, #15
 8002066:	4a17      	ldr	r2, [pc, #92]	@ (80020c4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002068:	5cd3      	ldrb	r3, [r2, r3]
 800206a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002072:	2b00      	cmp	r3, #0
 8002074:	d010      	beq.n	8002098 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002076:	4b11      	ldr	r3, [pc, #68]	@ (80020bc <HAL_RCC_GetSysClockFreq+0x94>)
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	0c5b      	lsrs	r3, r3, #17
 800207c:	f003 0301 	and.w	r3, r3, #1
 8002080:	4a11      	ldr	r2, [pc, #68]	@ (80020c8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002082:	5cd3      	ldrb	r3, [r2, r3]
 8002084:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	4a0d      	ldr	r2, [pc, #52]	@ (80020c0 <HAL_RCC_GetSysClockFreq+0x98>)
 800208a:	fb03 f202 	mul.w	r2, r3, r2
 800208e:	68bb      	ldr	r3, [r7, #8]
 8002090:	fbb2 f3f3 	udiv	r3, r2, r3
 8002094:	617b      	str	r3, [r7, #20]
 8002096:	e004      	b.n	80020a2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	4a0c      	ldr	r2, [pc, #48]	@ (80020cc <HAL_RCC_GetSysClockFreq+0xa4>)
 800209c:	fb02 f303 	mul.w	r3, r2, r3
 80020a0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	613b      	str	r3, [r7, #16]
      break;
 80020a6:	e002      	b.n	80020ae <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80020a8:	4b05      	ldr	r3, [pc, #20]	@ (80020c0 <HAL_RCC_GetSysClockFreq+0x98>)
 80020aa:	613b      	str	r3, [r7, #16]
      break;
 80020ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80020ae:	693b      	ldr	r3, [r7, #16]
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	371c      	adds	r7, #28
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bc80      	pop	{r7}
 80020b8:	4770      	bx	lr
 80020ba:	bf00      	nop
 80020bc:	40021000 	.word	0x40021000
 80020c0:	007a1200 	.word	0x007a1200
 80020c4:	080093c8 	.word	0x080093c8
 80020c8:	080093d8 	.word	0x080093d8
 80020cc:	003d0900 	.word	0x003d0900

080020d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020d4:	4b02      	ldr	r3, [pc, #8]	@ (80020e0 <HAL_RCC_GetHCLKFreq+0x10>)
 80020d6:	681b      	ldr	r3, [r3, #0]
}
 80020d8:	4618      	mov	r0, r3
 80020da:	46bd      	mov	sp, r7
 80020dc:	bc80      	pop	{r7}
 80020de:	4770      	bx	lr
 80020e0:	20000000 	.word	0x20000000

080020e4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b085      	sub	sp, #20
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80020ec:	4b0a      	ldr	r3, [pc, #40]	@ (8002118 <RCC_Delay+0x34>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a0a      	ldr	r2, [pc, #40]	@ (800211c <RCC_Delay+0x38>)
 80020f2:	fba2 2303 	umull	r2, r3, r2, r3
 80020f6:	0a5b      	lsrs	r3, r3, #9
 80020f8:	687a      	ldr	r2, [r7, #4]
 80020fa:	fb02 f303 	mul.w	r3, r2, r3
 80020fe:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002100:	bf00      	nop
  }
  while (Delay --);
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	1e5a      	subs	r2, r3, #1
 8002106:	60fa      	str	r2, [r7, #12]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d1f9      	bne.n	8002100 <RCC_Delay+0x1c>
}
 800210c:	bf00      	nop
 800210e:	bf00      	nop
 8002110:	3714      	adds	r7, #20
 8002112:	46bd      	mov	sp, r7
 8002114:	bc80      	pop	{r7}
 8002116:	4770      	bx	lr
 8002118:	20000000 	.word	0x20000000
 800211c:	10624dd3 	.word	0x10624dd3

08002120 <ADCx_Init>:
#include "adc.h"

void ADCx_Init(ADC_TypeDef *ADCx, uint8_t Channel) {
 8002120:	b580      	push	{r7, lr}
 8002122:	b084      	sub	sp, #16
 8002124:	af02      	add	r7, sp, #8
 8002126:	6078      	str	r0, [r7, #4]
 8002128:	460b      	mov	r3, r1
 800212a:	70fb      	strb	r3, [r7, #3]
    // Enable ADC clock
    if(ADCx == ADC1) RCC->APB2ENR |= 1<<9;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	4a84      	ldr	r2, [pc, #528]	@ (8002340 <ADCx_Init+0x220>)
 8002130:	4293      	cmp	r3, r2
 8002132:	d105      	bne.n	8002140 <ADCx_Init+0x20>
 8002134:	4b83      	ldr	r3, [pc, #524]	@ (8002344 <ADCx_Init+0x224>)
 8002136:	699b      	ldr	r3, [r3, #24]
 8002138:	4a82      	ldr	r2, [pc, #520]	@ (8002344 <ADCx_Init+0x224>)
 800213a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800213e:	6193      	str	r3, [r2, #24]
    if(ADCx == ADC2) RCC->APB2ENR |= 1<<10;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	4a81      	ldr	r2, [pc, #516]	@ (8002348 <ADCx_Init+0x228>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d105      	bne.n	8002154 <ADCx_Init+0x34>
 8002148:	4b7e      	ldr	r3, [pc, #504]	@ (8002344 <ADCx_Init+0x224>)
 800214a:	699b      	ldr	r3, [r3, #24]
 800214c:	4a7d      	ldr	r2, [pc, #500]	@ (8002344 <ADCx_Init+0x224>)
 800214e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002152:	6193      	str	r3, [r2, #24]
    
    // Configure GPIO pins for analog input
    if(Channel == ADC_Channel_0) GPIOx_Init(GPIOA, 0, INPUT_ANALOG, NOPULL, 0);
 8002154:	78fb      	ldrb	r3, [r7, #3]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d107      	bne.n	800216a <ADCx_Init+0x4a>
 800215a:	2300      	movs	r3, #0
 800215c:	9300      	str	r3, [sp, #0]
 800215e:	2300      	movs	r3, #0
 8002160:	2200      	movs	r2, #0
 8002162:	2100      	movs	r1, #0
 8002164:	4879      	ldr	r0, [pc, #484]	@ (800234c <ADCx_Init+0x22c>)
 8002166:	f000 fa2f 	bl	80025c8 <GPIOx_Init>
    if(Channel == ADC_Channel_1) GPIOx_Init(GPIOA, 1, INPUT_ANALOG, NOPULL, 0);
 800216a:	78fb      	ldrb	r3, [r7, #3]
 800216c:	2b01      	cmp	r3, #1
 800216e:	d107      	bne.n	8002180 <ADCx_Init+0x60>
 8002170:	2300      	movs	r3, #0
 8002172:	9300      	str	r3, [sp, #0]
 8002174:	2300      	movs	r3, #0
 8002176:	2200      	movs	r2, #0
 8002178:	2101      	movs	r1, #1
 800217a:	4874      	ldr	r0, [pc, #464]	@ (800234c <ADCx_Init+0x22c>)
 800217c:	f000 fa24 	bl	80025c8 <GPIOx_Init>
    if(Channel == ADC_Channel_2) GPIOx_Init(GPIOA, 2, INPUT_ANALOG, NOPULL, 0);
 8002180:	78fb      	ldrb	r3, [r7, #3]
 8002182:	2b02      	cmp	r3, #2
 8002184:	d107      	bne.n	8002196 <ADCx_Init+0x76>
 8002186:	2300      	movs	r3, #0
 8002188:	9300      	str	r3, [sp, #0]
 800218a:	2300      	movs	r3, #0
 800218c:	2200      	movs	r2, #0
 800218e:	2102      	movs	r1, #2
 8002190:	486e      	ldr	r0, [pc, #440]	@ (800234c <ADCx_Init+0x22c>)
 8002192:	f000 fa19 	bl	80025c8 <GPIOx_Init>
    if(Channel == ADC_Channel_3) GPIOx_Init(GPIOA, 3, INPUT_ANALOG, NOPULL, 0);
 8002196:	78fb      	ldrb	r3, [r7, #3]
 8002198:	2b03      	cmp	r3, #3
 800219a:	d107      	bne.n	80021ac <ADCx_Init+0x8c>
 800219c:	2300      	movs	r3, #0
 800219e:	9300      	str	r3, [sp, #0]
 80021a0:	2300      	movs	r3, #0
 80021a2:	2200      	movs	r2, #0
 80021a4:	2103      	movs	r1, #3
 80021a6:	4869      	ldr	r0, [pc, #420]	@ (800234c <ADCx_Init+0x22c>)
 80021a8:	f000 fa0e 	bl	80025c8 <GPIOx_Init>
    if(Channel == ADC_Channel_4) GPIOx_Init(GPIOA, 4, INPUT_ANALOG, NOPULL, 0);
 80021ac:	78fb      	ldrb	r3, [r7, #3]
 80021ae:	2b04      	cmp	r3, #4
 80021b0:	d107      	bne.n	80021c2 <ADCx_Init+0xa2>
 80021b2:	2300      	movs	r3, #0
 80021b4:	9300      	str	r3, [sp, #0]
 80021b6:	2300      	movs	r3, #0
 80021b8:	2200      	movs	r2, #0
 80021ba:	2104      	movs	r1, #4
 80021bc:	4863      	ldr	r0, [pc, #396]	@ (800234c <ADCx_Init+0x22c>)
 80021be:	f000 fa03 	bl	80025c8 <GPIOx_Init>
    if(Channel == ADC_Channel_5) GPIOx_Init(GPIOA, 5, INPUT_ANALOG, NOPULL, 0);
 80021c2:	78fb      	ldrb	r3, [r7, #3]
 80021c4:	2b05      	cmp	r3, #5
 80021c6:	d107      	bne.n	80021d8 <ADCx_Init+0xb8>
 80021c8:	2300      	movs	r3, #0
 80021ca:	9300      	str	r3, [sp, #0]
 80021cc:	2300      	movs	r3, #0
 80021ce:	2200      	movs	r2, #0
 80021d0:	2105      	movs	r1, #5
 80021d2:	485e      	ldr	r0, [pc, #376]	@ (800234c <ADCx_Init+0x22c>)
 80021d4:	f000 f9f8 	bl	80025c8 <GPIOx_Init>
    if(Channel == ADC_Channel_6) GPIOx_Init(GPIOA, 6, INPUT_ANALOG, NOPULL, 0);
 80021d8:	78fb      	ldrb	r3, [r7, #3]
 80021da:	2b06      	cmp	r3, #6
 80021dc:	d107      	bne.n	80021ee <ADCx_Init+0xce>
 80021de:	2300      	movs	r3, #0
 80021e0:	9300      	str	r3, [sp, #0]
 80021e2:	2300      	movs	r3, #0
 80021e4:	2200      	movs	r2, #0
 80021e6:	2106      	movs	r1, #6
 80021e8:	4858      	ldr	r0, [pc, #352]	@ (800234c <ADCx_Init+0x22c>)
 80021ea:	f000 f9ed 	bl	80025c8 <GPIOx_Init>
    if(Channel == ADC_Channel_7) GPIOx_Init(GPIOA, 7, INPUT_ANALOG, NOPULL, 0);
 80021ee:	78fb      	ldrb	r3, [r7, #3]
 80021f0:	2b07      	cmp	r3, #7
 80021f2:	d107      	bne.n	8002204 <ADCx_Init+0xe4>
 80021f4:	2300      	movs	r3, #0
 80021f6:	9300      	str	r3, [sp, #0]
 80021f8:	2300      	movs	r3, #0
 80021fa:	2200      	movs	r2, #0
 80021fc:	2107      	movs	r1, #7
 80021fe:	4853      	ldr	r0, [pc, #332]	@ (800234c <ADCx_Init+0x22c>)
 8002200:	f000 f9e2 	bl	80025c8 <GPIOx_Init>
    
    // ADC Configuration
    ADCx->CR1 |= 1<<8;              // SCAN MODE enable
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	605a      	str	r2, [r3, #4]
    ADCx->CR2 |= (1<<1) | (1<<0);   // CONT=1, ADON=1 (Continuous mode)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	689b      	ldr	r3, [r3, #8]
 8002214:	f043 0203 	orr.w	r2, r3, #3
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	609a      	str	r2, [r3, #8]
    ADCx->CR2 |= 1<<20;             // EXTEN[1:0] = 00 (External trigger disabled)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	609a      	str	r2, [r3, #8]
    ADCx->CR2 &= ~(1<<11);          // ALIGN=0 (Right alignment)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	689b      	ldr	r3, [r3, #8]
 800222c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	609a      	str	r2, [r3, #8]
    ADCx->CR2 &= ~(0x7<<17);        // Clear EXTSEL bits
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	689b      	ldr	r3, [r3, #8]
 8002238:	f423 2260 	bic.w	r2, r3, #917504	@ 0xe0000
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	609a      	str	r2, [r3, #8]
    ADCx->CR2 |= (0x7<<17);         // EXTSEL = 111 (SWSTART)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	689b      	ldr	r3, [r3, #8]
 8002244:	f443 2260 	orr.w	r2, r3, #917504	@ 0xe0000
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	609a      	str	r2, [r3, #8]
    
    // Set sequence length to 1 conversion
    ADCx->SQR1 &= ~(0xF<<20);       // Clear L[3:0]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002250:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	62da      	str	r2, [r3, #44]	@ 0x2c
    ADCx->SQR1 |= (0x0<<20);        // L=0 (1 conversion)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    // Set sampling time (longest for better accuracy)
    if(Channel > 9) {
 8002260:	78fb      	ldrb	r3, [r7, #3]
 8002262:	2b09      	cmp	r3, #9
 8002264:	d91f      	bls.n	80022a6 <ADCx_Init+0x186>
        ADCx->SMPR1 &= ~(7<<((Channel-10)*3)); 
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	68d9      	ldr	r1, [r3, #12]
 800226a:	78fb      	ldrb	r3, [r7, #3]
 800226c:	f1a3 020a 	sub.w	r2, r3, #10
 8002270:	4613      	mov	r3, r2
 8002272:	005b      	lsls	r3, r3, #1
 8002274:	4413      	add	r3, r2
 8002276:	2207      	movs	r2, #7
 8002278:	fa02 f303 	lsl.w	r3, r2, r3
 800227c:	43db      	mvns	r3, r3
 800227e:	ea01 0203 	and.w	r2, r1, r3
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	60da      	str	r2, [r3, #12]
        ADCx->SMPR1 |= (7<<((Channel-10)*3));   // 480 cycles
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	68d9      	ldr	r1, [r3, #12]
 800228a:	78fb      	ldrb	r3, [r7, #3]
 800228c:	f1a3 020a 	sub.w	r2, r3, #10
 8002290:	4613      	mov	r3, r2
 8002292:	005b      	lsls	r3, r3, #1
 8002294:	4413      	add	r3, r2
 8002296:	2207      	movs	r2, #7
 8002298:	fa02 f303 	lsl.w	r3, r2, r3
 800229c:	ea41 0203 	orr.w	r2, r1, r3
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	60da      	str	r2, [r3, #12]
 80022a4:	e01a      	b.n	80022dc <ADCx_Init+0x1bc>
    } else {
        ADCx->SMPR2 &= ~(7<<(Channel*3));
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6919      	ldr	r1, [r3, #16]
 80022aa:	78fa      	ldrb	r2, [r7, #3]
 80022ac:	4613      	mov	r3, r2
 80022ae:	005b      	lsls	r3, r3, #1
 80022b0:	4413      	add	r3, r2
 80022b2:	2207      	movs	r2, #7
 80022b4:	fa02 f303 	lsl.w	r3, r2, r3
 80022b8:	43db      	mvns	r3, r3
 80022ba:	ea01 0203 	and.w	r2, r1, r3
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	611a      	str	r2, [r3, #16]
        ADCx->SMPR2 |= (7<<(Channel*3));        // 480 cycles
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6919      	ldr	r1, [r3, #16]
 80022c6:	78fa      	ldrb	r2, [r7, #3]
 80022c8:	4613      	mov	r3, r2
 80022ca:	005b      	lsls	r3, r3, #1
 80022cc:	4413      	add	r3, r2
 80022ce:	2207      	movs	r2, #7
 80022d0:	fa02 f303 	lsl.w	r3, r2, r3
 80022d4:	ea41 0203 	orr.w	r2, r1, r3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	611a      	str	r2, [r3, #16]
    }
    
    // Set first conversion in regular sequence
    ADCx->SQR3 &= 0xFFFFFFE0;       // Clear SQ1[4:0]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022e0:	f023 021f 	bic.w	r2, r3, #31
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	635a      	str	r2, [r3, #52]	@ 0x34
    ADCx->SQR3 |= Channel;          // Set channel for SQ1
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80022ec:	78fb      	ldrb	r3, [r7, #3]
 80022ee:	431a      	orrs	r2, r3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	635a      	str	r2, [r3, #52]	@ 0x34
    
    // ADC Calibration
    ADCx->CR2 |= 1<<3;              // RSTCAL=1 (Reset calibration)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	689b      	ldr	r3, [r3, #8]
 80022f8:	f043 0208 	orr.w	r2, r3, #8
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	609a      	str	r2, [r3, #8]
    while(ADCx->CR2 & (1<<3));      // Wait for reset calibration to complete
 8002300:	bf00      	nop
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	689b      	ldr	r3, [r3, #8]
 8002306:	f003 0308 	and.w	r3, r3, #8
 800230a:	2b00      	cmp	r3, #0
 800230c:	d1f9      	bne.n	8002302 <ADCx_Init+0x1e2>
    
    ADCx->CR2 |= 1<<2;              // CAL=1 (Start calibration)  
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	f043 0204 	orr.w	r2, r3, #4
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	609a      	str	r2, [r3, #8]
    while(ADCx->CR2 & (1<<2));      // Wait for calibration to complete
 800231a:	bf00      	nop
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	689b      	ldr	r3, [r3, #8]
 8002320:	f003 0304 	and.w	r3, r3, #4
 8002324:	2b00      	cmp	r3, #0
 8002326:	d1f9      	bne.n	800231c <ADCx_Init+0x1fc>
        
    // Enable ADC
    ADCx->CR2 |= (1<<22) | (1<<0);  // SWSTART=1, ADON=1
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	689b      	ldr	r3, [r3, #8]
 800232c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002330:	f043 0301 	orr.w	r3, r3, #1
 8002334:	687a      	ldr	r2, [r7, #4]
 8002336:	6093      	str	r3, [r2, #8]
}
 8002338:	bf00      	nop
 800233a:	3708      	adds	r7, #8
 800233c:	46bd      	mov	sp, r7
 800233e:	bd80      	pop	{r7, pc}
 8002340:	40012400 	.word	0x40012400
 8002344:	40021000 	.word	0x40021000
 8002348:	40012800 	.word	0x40012800
 800234c:	40010800 	.word	0x40010800

08002350 <ADCx_Read>:

uint16_t ADCx_Read(ADC_TypeDef *ADCx, uint8_t Channel) {
 8002350:	b480      	push	{r7}
 8002352:	b083      	sub	sp, #12
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
 8002358:	460b      	mov	r3, r1
 800235a:	70fb      	strb	r3, [r7, #3]
    // Set sampling time for the channel
    if(Channel > 9) {
 800235c:	78fb      	ldrb	r3, [r7, #3]
 800235e:	2b09      	cmp	r3, #9
 8002360:	d91f      	bls.n	80023a2 <ADCx_Read+0x52>
        ADCx->SMPR1 &= ~(7<<((Channel-10)*3)); 
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	68d9      	ldr	r1, [r3, #12]
 8002366:	78fb      	ldrb	r3, [r7, #3]
 8002368:	f1a3 020a 	sub.w	r2, r3, #10
 800236c:	4613      	mov	r3, r2
 800236e:	005b      	lsls	r3, r3, #1
 8002370:	4413      	add	r3, r2
 8002372:	2207      	movs	r2, #7
 8002374:	fa02 f303 	lsl.w	r3, r2, r3
 8002378:	43db      	mvns	r3, r3
 800237a:	ea01 0203 	and.w	r2, r1, r3
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	60da      	str	r2, [r3, #12]
        ADCx->SMPR1 |= (7<<((Channel-10)*3));
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	68d9      	ldr	r1, [r3, #12]
 8002386:	78fb      	ldrb	r3, [r7, #3]
 8002388:	f1a3 020a 	sub.w	r2, r3, #10
 800238c:	4613      	mov	r3, r2
 800238e:	005b      	lsls	r3, r3, #1
 8002390:	4413      	add	r3, r2
 8002392:	2207      	movs	r2, #7
 8002394:	fa02 f303 	lsl.w	r3, r2, r3
 8002398:	ea41 0203 	orr.w	r2, r1, r3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	60da      	str	r2, [r3, #12]
 80023a0:	e01a      	b.n	80023d8 <ADCx_Read+0x88>
    } else {
        ADCx->SMPR2 &= ~(7<<(Channel*3));
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6919      	ldr	r1, [r3, #16]
 80023a6:	78fa      	ldrb	r2, [r7, #3]
 80023a8:	4613      	mov	r3, r2
 80023aa:	005b      	lsls	r3, r3, #1
 80023ac:	4413      	add	r3, r2
 80023ae:	2207      	movs	r2, #7
 80023b0:	fa02 f303 	lsl.w	r3, r2, r3
 80023b4:	43db      	mvns	r3, r3
 80023b6:	ea01 0203 	and.w	r2, r1, r3
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	611a      	str	r2, [r3, #16]
        ADCx->SMPR2 |= (7<<(Channel*3));
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6919      	ldr	r1, [r3, #16]
 80023c2:	78fa      	ldrb	r2, [r7, #3]
 80023c4:	4613      	mov	r3, r2
 80023c6:	005b      	lsls	r3, r3, #1
 80023c8:	4413      	add	r3, r2
 80023ca:	2207      	movs	r2, #7
 80023cc:	fa02 f303 	lsl.w	r3, r2, r3
 80023d0:	ea41 0203 	orr.w	r2, r1, r3
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	611a      	str	r2, [r3, #16]
    }
    
    // Set channel in regular sequence
    ADCx->SQR3 &= 0xFFFFFFE0;       
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023dc:	f023 021f 	bic.w	r2, r3, #31
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	635a      	str	r2, [r3, #52]	@ 0x34
    ADCx->SQR3 |= Channel;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80023e8:	78fb      	ldrb	r3, [r7, #3]
 80023ea:	431a      	orrs	r2, r3
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	635a      	str	r2, [r3, #52]	@ 0x34
    
    // Start conversion
    ADCx->CR2 |= (1<<22) | (1<<0);  // SWSTART=1, ADON=1
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	689b      	ldr	r3, [r3, #8]
 80023f4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80023f8:	f043 0301 	orr.w	r3, r3, #1
 80023fc:	687a      	ldr	r2, [r7, #4]
 80023fe:	6093      	str	r3, [r2, #8]
    
    // Wait for conversion to complete
    while((ADCx->SR & (1<<1)) == 0);
 8002400:	bf00      	nop
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f003 0302 	and.w	r3, r3, #2
 800240a:	2b00      	cmp	r3, #0
 800240c:	d0f9      	beq.n	8002402 <ADCx_Read+0xb2>
    
    // Clear EOC flag by reading DR
    return ADCx->DR;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002412:	b29b      	uxth	r3, r3
}
 8002414:	4618      	mov	r0, r3
 8002416:	370c      	adds	r7, #12
 8002418:	46bd      	mov	sp, r7
 800241a:	bc80      	pop	{r7}
 800241c:	4770      	bx	lr

0800241e <ADCx_Read_TB>:

//  Sa li overflow v kiu d liu
uint16_t ADCx_Read_TB(ADC_TypeDef *ADCx, uint8_t Channel, uint8_t n) {
 800241e:	b580      	push	{r7, lr}
 8002420:	b084      	sub	sp, #16
 8002422:	af00      	add	r7, sp, #0
 8002424:	6078      	str	r0, [r7, #4]
 8002426:	460b      	mov	r3, r1
 8002428:	70fb      	strb	r3, [r7, #3]
 800242a:	4613      	mov	r3, r2
 800242c:	70bb      	strb	r3, [r7, #2]
    if(n == 0) return 0;            // Validation
 800242e:	78bb      	ldrb	r3, [r7, #2]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d101      	bne.n	8002438 <ADCx_Read_TB+0x1a>
 8002434:	2300      	movs	r3, #0
 8002436:	e01a      	b.n	800246e <ADCx_Read_TB+0x50>
    
    uint32_t sum = 0;               //  Dng uint32_t thay v uint8_t
 8002438:	2300      	movs	r3, #0
 800243a:	60fb      	str	r3, [r7, #12]
    
    for(int i = 0; i < n; i++) {
 800243c:	2300      	movs	r3, #0
 800243e:	60bb      	str	r3, [r7, #8]
 8002440:	e00c      	b.n	800245c <ADCx_Read_TB+0x3e>
        sum += ADCx_Read(ADCx, Channel);
 8002442:	78fb      	ldrb	r3, [r7, #3]
 8002444:	4619      	mov	r1, r3
 8002446:	6878      	ldr	r0, [r7, #4]
 8002448:	f7ff ff82 	bl	8002350 <ADCx_Read>
 800244c:	4603      	mov	r3, r0
 800244e:	461a      	mov	r2, r3
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	4413      	add	r3, r2
 8002454:	60fb      	str	r3, [r7, #12]
    for(int i = 0; i < n; i++) {
 8002456:	68bb      	ldr	r3, [r7, #8]
 8002458:	3301      	adds	r3, #1
 800245a:	60bb      	str	r3, [r7, #8]
 800245c:	78bb      	ldrb	r3, [r7, #2]
 800245e:	68ba      	ldr	r2, [r7, #8]
 8002460:	429a      	cmp	r2, r3
 8002462:	dbee      	blt.n	8002442 <ADCx_Read_TB+0x24>
        // C th thm delay nh gia cc ln c nu cn
        // for(volatile int d = 0; d < 1000; d++);
    }
    
    return (uint16_t)(sum / n);     // p kiu an ton
 8002464:	78bb      	ldrb	r3, [r7, #2]
 8002466:	68fa      	ldr	r2, [r7, #12]
 8002468:	fbb2 f3f3 	udiv	r3, r2, r3
 800246c:	b29b      	uxth	r3, r3
}
 800246e:	4618      	mov	r0, r3
 8002470:	3710      	adds	r7, #16
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}
	...

08002478 <__NVIC_GetPriorityGrouping>:
{
 8002478:	b480      	push	{r7}
 800247a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800247c:	4b04      	ldr	r3, [pc, #16]	@ (8002490 <__NVIC_GetPriorityGrouping+0x18>)
 800247e:	68db      	ldr	r3, [r3, #12]
 8002480:	0a1b      	lsrs	r3, r3, #8
 8002482:	f003 0307 	and.w	r3, r3, #7
}
 8002486:	4618      	mov	r0, r3
 8002488:	46bd      	mov	sp, r7
 800248a:	bc80      	pop	{r7}
 800248c:	4770      	bx	lr
 800248e:	bf00      	nop
 8002490:	e000ed00 	.word	0xe000ed00

08002494 <__NVIC_EnableIRQ>:
{
 8002494:	b480      	push	{r7}
 8002496:	b083      	sub	sp, #12
 8002498:	af00      	add	r7, sp, #0
 800249a:	4603      	mov	r3, r0
 800249c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800249e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	db0b      	blt.n	80024be <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024a6:	79fb      	ldrb	r3, [r7, #7]
 80024a8:	f003 021f 	and.w	r2, r3, #31
 80024ac:	4906      	ldr	r1, [pc, #24]	@ (80024c8 <__NVIC_EnableIRQ+0x34>)
 80024ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024b2:	095b      	lsrs	r3, r3, #5
 80024b4:	2001      	movs	r0, #1
 80024b6:	fa00 f202 	lsl.w	r2, r0, r2
 80024ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80024be:	bf00      	nop
 80024c0:	370c      	adds	r7, #12
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bc80      	pop	{r7}
 80024c6:	4770      	bx	lr
 80024c8:	e000e100 	.word	0xe000e100

080024cc <__NVIC_SetPriority>:
{
 80024cc:	b480      	push	{r7}
 80024ce:	b083      	sub	sp, #12
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	4603      	mov	r3, r0
 80024d4:	6039      	str	r1, [r7, #0]
 80024d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	db0a      	blt.n	80024f6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	b2da      	uxtb	r2, r3
 80024e4:	490c      	ldr	r1, [pc, #48]	@ (8002518 <__NVIC_SetPriority+0x4c>)
 80024e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ea:	0112      	lsls	r2, r2, #4
 80024ec:	b2d2      	uxtb	r2, r2
 80024ee:	440b      	add	r3, r1
 80024f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80024f4:	e00a      	b.n	800250c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	b2da      	uxtb	r2, r3
 80024fa:	4908      	ldr	r1, [pc, #32]	@ (800251c <__NVIC_SetPriority+0x50>)
 80024fc:	79fb      	ldrb	r3, [r7, #7]
 80024fe:	f003 030f 	and.w	r3, r3, #15
 8002502:	3b04      	subs	r3, #4
 8002504:	0112      	lsls	r2, r2, #4
 8002506:	b2d2      	uxtb	r2, r2
 8002508:	440b      	add	r3, r1
 800250a:	761a      	strb	r2, [r3, #24]
}
 800250c:	bf00      	nop
 800250e:	370c      	adds	r7, #12
 8002510:	46bd      	mov	sp, r7
 8002512:	bc80      	pop	{r7}
 8002514:	4770      	bx	lr
 8002516:	bf00      	nop
 8002518:	e000e100 	.word	0xe000e100
 800251c:	e000ed00 	.word	0xe000ed00

08002520 <NVIC_EncodePriority>:
{
 8002520:	b480      	push	{r7}
 8002522:	b089      	sub	sp, #36	@ 0x24
 8002524:	af00      	add	r7, sp, #0
 8002526:	60f8      	str	r0, [r7, #12]
 8002528:	60b9      	str	r1, [r7, #8]
 800252a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	f003 0307 	and.w	r3, r3, #7
 8002532:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002534:	69fb      	ldr	r3, [r7, #28]
 8002536:	f1c3 0307 	rsb	r3, r3, #7
 800253a:	2b04      	cmp	r3, #4
 800253c:	bf28      	it	cs
 800253e:	2304      	movcs	r3, #4
 8002540:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002542:	69fb      	ldr	r3, [r7, #28]
 8002544:	3304      	adds	r3, #4
 8002546:	2b06      	cmp	r3, #6
 8002548:	d902      	bls.n	8002550 <NVIC_EncodePriority+0x30>
 800254a:	69fb      	ldr	r3, [r7, #28]
 800254c:	3b03      	subs	r3, #3
 800254e:	e000      	b.n	8002552 <NVIC_EncodePriority+0x32>
 8002550:	2300      	movs	r3, #0
 8002552:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002554:	f04f 32ff 	mov.w	r2, #4294967295
 8002558:	69bb      	ldr	r3, [r7, #24]
 800255a:	fa02 f303 	lsl.w	r3, r2, r3
 800255e:	43da      	mvns	r2, r3
 8002560:	68bb      	ldr	r3, [r7, #8]
 8002562:	401a      	ands	r2, r3
 8002564:	697b      	ldr	r3, [r7, #20]
 8002566:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002568:	f04f 31ff 	mov.w	r1, #4294967295
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	fa01 f303 	lsl.w	r3, r1, r3
 8002572:	43d9      	mvns	r1, r3
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002578:	4313      	orrs	r3, r2
}
 800257a:	4618      	mov	r0, r3
 800257c:	3724      	adds	r7, #36	@ 0x24
 800257e:	46bd      	mov	sp, r7
 8002580:	bc80      	pop	{r7}
 8002582:	4770      	bx	lr

08002584 <NVICx_Init>:
#include "gpio.h"


void NVICx_Init(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002584:	b580      	push	{r7, lr}
 8002586:	b086      	sub	sp, #24
 8002588:	af00      	add	r7, sp, #0
 800258a:	4603      	mov	r3, r0
 800258c:	60b9      	str	r1, [r7, #8]
 800258e:	607a      	str	r2, [r7, #4]
 8002590:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002592:	2300      	movs	r3, #0
 8002594:	617b      	str	r3, [r7, #20]
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002596:	f7ff ff6f 	bl	8002478 <__NVIC_GetPriorityGrouping>
 800259a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800259c:	687a      	ldr	r2, [r7, #4]
 800259e:	68b9      	ldr	r1, [r7, #8]
 80025a0:	6978      	ldr	r0, [r7, #20]
 80025a2:	f7ff ffbd 	bl	8002520 <NVIC_EncodePriority>
 80025a6:	4602      	mov	r2, r0
 80025a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025ac:	4611      	mov	r1, r2
 80025ae:	4618      	mov	r0, r3
 80025b0:	f7ff ff8c 	bl	80024cc <__NVIC_SetPriority>
	
	 /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025b8:	4618      	mov	r0, r3
 80025ba:	f7ff ff6b 	bl	8002494 <__NVIC_EnableIRQ>
}
 80025be:	bf00      	nop
 80025c0:	3718      	adds	r7, #24
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
	...

080025c8 <GPIOx_Init>:
void GPIOx_Init(GPIO_TypeDef *GPIOx ,uint8_t Pin ,uint8_t Mode ,uint8_t Pull,uint8_t Speed)
{ 
 80025c8:	b480      	push	{r7}
 80025ca:	b083      	sub	sp, #12
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
 80025d0:	4608      	mov	r0, r1
 80025d2:	4611      	mov	r1, r2
 80025d4:	461a      	mov	r2, r3
 80025d6:	4603      	mov	r3, r0
 80025d8:	70fb      	strb	r3, [r7, #3]
 80025da:	460b      	mov	r3, r1
 80025dc:	70bb      	strb	r3, [r7, #2]
 80025de:	4613      	mov	r3, r2
 80025e0:	707b      	strb	r3, [r7, #1]
if(GPIOx == GPIOA ) RCC ->APB2ENR |= 1<<2 ;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	4a41      	ldr	r2, [pc, #260]	@ (80026ec <GPIOx_Init+0x124>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d105      	bne.n	80025f6 <GPIOx_Init+0x2e>
 80025ea:	4b41      	ldr	r3, [pc, #260]	@ (80026f0 <GPIOx_Init+0x128>)
 80025ec:	699b      	ldr	r3, [r3, #24]
 80025ee:	4a40      	ldr	r2, [pc, #256]	@ (80026f0 <GPIOx_Init+0x128>)
 80025f0:	f043 0304 	orr.w	r3, r3, #4
 80025f4:	6193      	str	r3, [r2, #24]
if(GPIOx == GPIOB ) RCC ->APB2ENR |= 1<<3 ;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	4a3e      	ldr	r2, [pc, #248]	@ (80026f4 <GPIOx_Init+0x12c>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d105      	bne.n	800260a <GPIOx_Init+0x42>
 80025fe:	4b3c      	ldr	r3, [pc, #240]	@ (80026f0 <GPIOx_Init+0x128>)
 8002600:	699b      	ldr	r3, [r3, #24]
 8002602:	4a3b      	ldr	r2, [pc, #236]	@ (80026f0 <GPIOx_Init+0x128>)
 8002604:	f043 0308 	orr.w	r3, r3, #8
 8002608:	6193      	str	r3, [r2, #24]
if(GPIOx == GPIOC ) RCC ->APB2ENR |= 1<<4 ;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	4a3a      	ldr	r2, [pc, #232]	@ (80026f8 <GPIOx_Init+0x130>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d105      	bne.n	800261e <GPIOx_Init+0x56>
 8002612:	4b37      	ldr	r3, [pc, #220]	@ (80026f0 <GPIOx_Init+0x128>)
 8002614:	699b      	ldr	r3, [r3, #24]
 8002616:	4a36      	ldr	r2, [pc, #216]	@ (80026f0 <GPIOx_Init+0x128>)
 8002618:	f043 0310 	orr.w	r3, r3, #16
 800261c:	6193      	str	r3, [r2, #24]
if(GPIOx == GPIOD ) RCC ->APB2ENR |= 1<<5 ;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	4a36      	ldr	r2, [pc, #216]	@ (80026fc <GPIOx_Init+0x134>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d105      	bne.n	8002632 <GPIOx_Init+0x6a>
 8002626:	4b32      	ldr	r3, [pc, #200]	@ (80026f0 <GPIOx_Init+0x128>)
 8002628:	699b      	ldr	r3, [r3, #24]
 800262a:	4a31      	ldr	r2, [pc, #196]	@ (80026f0 <GPIOx_Init+0x128>)
 800262c:	f043 0320 	orr.w	r3, r3, #32
 8002630:	6193      	str	r3, [r2, #24]
if(GPIOx == GPIOE ) RCC ->APB2ENR |= 1<<6 ;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	4a32      	ldr	r2, [pc, #200]	@ (8002700 <GPIOx_Init+0x138>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d105      	bne.n	8002646 <GPIOx_Init+0x7e>
 800263a:	4b2d      	ldr	r3, [pc, #180]	@ (80026f0 <GPIOx_Init+0x128>)
 800263c:	699b      	ldr	r3, [r3, #24]
 800263e:	4a2c      	ldr	r2, [pc, #176]	@ (80026f0 <GPIOx_Init+0x128>)
 8002640:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002644:	6193      	str	r3, [r2, #24]
	if(Pin<8){
 8002646:	78fb      	ldrb	r3, [r7, #3]
 8002648:	2b07      	cmp	r3, #7
 800264a:	d818      	bhi.n	800267e <GPIOx_Init+0xb6>
	GPIOx->CRL &=~(0xF<<(Pin*4)) ;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	78fa      	ldrb	r2, [r7, #3]
 8002652:	0092      	lsls	r2, r2, #2
 8002654:	210f      	movs	r1, #15
 8002656:	fa01 f202 	lsl.w	r2, r1, r2
 800265a:	43d2      	mvns	r2, r2
 800265c:	401a      	ands	r2, r3
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	601a      	str	r2, [r3, #0]
	GPIOx->CRL |=(((Mode<<2)+ Speed) <<(Pin*4)) ; 
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	78ba      	ldrb	r2, [r7, #2]
 8002668:	0091      	lsls	r1, r2, #2
 800266a:	7c3a      	ldrb	r2, [r7, #16]
 800266c:	4411      	add	r1, r2
 800266e:	78fa      	ldrb	r2, [r7, #3]
 8002670:	0092      	lsls	r2, r2, #2
 8002672:	fa01 f202 	lsl.w	r2, r1, r2
 8002676:	431a      	orrs	r2, r3
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	601a      	str	r2, [r3, #0]
 800267c:	e019      	b.n	80026b2 <GPIOx_Init+0xea>
	}
	else{
	GPIOx->CRH &=~(0xF<<((Pin-8)*4)) ;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	78fa      	ldrb	r2, [r7, #3]
 8002684:	3a08      	subs	r2, #8
 8002686:	0092      	lsls	r2, r2, #2
 8002688:	210f      	movs	r1, #15
 800268a:	fa01 f202 	lsl.w	r2, r1, r2
 800268e:	43d2      	mvns	r2, r2
 8002690:	401a      	ands	r2, r3
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	605a      	str	r2, [r3, #4]
	GPIOx->CRH |=(((Mode<<2)+ Speed) <<((Pin-8)*4)) ;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	78ba      	ldrb	r2, [r7, #2]
 800269c:	0091      	lsls	r1, r2, #2
 800269e:	7c3a      	ldrb	r2, [r7, #16]
 80026a0:	4411      	add	r1, r2
 80026a2:	78fa      	ldrb	r2, [r7, #3]
 80026a4:	3a08      	subs	r2, #8
 80026a6:	0092      	lsls	r2, r2, #2
 80026a8:	fa01 f202 	lsl.w	r2, r1, r2
 80026ac:	431a      	orrs	r2, r3
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	605a      	str	r2, [r3, #4]
	}
	if(Pull ==PU)
 80026b2:	787b      	ldrb	r3, [r7, #1]
 80026b4:	2b01      	cmp	r3, #1
 80026b6:	d109      	bne.n	80026cc <GPIOx_Init+0x104>
  GPIOx->ODR |= 1<<Pin ;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	68db      	ldr	r3, [r3, #12]
 80026bc:	78fa      	ldrb	r2, [r7, #3]
 80026be:	2101      	movs	r1, #1
 80026c0:	fa01 f202 	lsl.w	r2, r1, r2
 80026c4:	431a      	orrs	r2, r3
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	60da      	str	r2, [r3, #12]
  else GPIOx->ODR &= ~(1<<Pin); 	
}
 80026ca:	e009      	b.n	80026e0 <GPIOx_Init+0x118>
  else GPIOx->ODR &= ~(1<<Pin); 	
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	68db      	ldr	r3, [r3, #12]
 80026d0:	78fa      	ldrb	r2, [r7, #3]
 80026d2:	2101      	movs	r1, #1
 80026d4:	fa01 f202 	lsl.w	r2, r1, r2
 80026d8:	43d2      	mvns	r2, r2
 80026da:	401a      	ands	r2, r3
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	60da      	str	r2, [r3, #12]
}
 80026e0:	bf00      	nop
 80026e2:	370c      	adds	r7, #12
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bc80      	pop	{r7}
 80026e8:	4770      	bx	lr
 80026ea:	bf00      	nop
 80026ec:	40010800 	.word	0x40010800
 80026f0:	40021000 	.word	0x40021000
 80026f4:	40010c00 	.word	0x40010c00
 80026f8:	40011000 	.word	0x40011000
 80026fc:	40011400 	.word	0x40011400
 8002700:	40011800 	.word	0x40011800

08002704 <GPIOx_ReadPin>:
{
	if (bit==1) GPIOx->BSRR |= 1 << Pin ;
	else GPIOx->BSRR |= 1 << (Pin + 16);
}
uint8_t GPIOx_ReadPin(GPIO_TypeDef *GPIOx ,uint8_t Pin )
{
 8002704:	b480      	push	{r7}
 8002706:	b083      	sub	sp, #12
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
 800270c:	460b      	mov	r3, r1
 800270e:	70fb      	strb	r3, [r7, #3]
	return ((GPIOx->IDR)&(1<<Pin))==0 ? 0:1 ; 
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	78fa      	ldrb	r2, [r7, #3]
 8002716:	2101      	movs	r1, #1
 8002718:	fa01 f202 	lsl.w	r2, r1, r2
 800271c:	4013      	ands	r3, r2
 800271e:	2b00      	cmp	r3, #0
 8002720:	bf14      	ite	ne
 8002722:	2301      	movne	r3, #1
 8002724:	2300      	moveq	r3, #0
 8002726:	b2db      	uxtb	r3, r3
}
 8002728:	4618      	mov	r0, r3
 800272a:	370c      	adds	r7, #12
 800272c:	46bd      	mov	sp, r7
 800272e:	bc80      	pop	{r7}
 8002730:	4770      	bx	lr
	...

08002734 <USARTx_Init>:
 *      Author: FPTSHOP
 */

#include "uart.h"
void USARTx_Init(USART_TypeDef * USARTx,USART_Pin Pin,uint32_t baud)
{
 8002734:	b5b0      	push	{r4, r5, r7, lr}
 8002736:	b08a      	sub	sp, #40	@ 0x28
 8002738:	af02      	add	r7, sp, #8
 800273a:	60f8      	str	r0, [r7, #12]
 800273c:	460b      	mov	r3, r1
 800273e:	607a      	str	r2, [r7, #4]
 8002740:	72fb      	strb	r3, [r7, #11]
	  IRQn_Type IRQn  ; 
	  uint8_t u = 0 ; 
 8002742:	2300      	movs	r3, #0
 8002744:	77bb      	strb	r3, [r7, #30]
	  uint32_t PCLKx = 0 ; 
 8002746:	2300      	movs	r3, #0
 8002748:	61bb      	str	r3, [r7, #24]
	  RCC->APB2ENR |=1<<0 ; 
 800274a:	4b87      	ldr	r3, [pc, #540]	@ (8002968 <USARTx_Init+0x234>)
 800274c:	699b      	ldr	r3, [r3, #24]
 800274e:	4a86      	ldr	r2, [pc, #536]	@ (8002968 <USARTx_Init+0x234>)
 8002750:	f043 0301 	orr.w	r3, r3, #1
 8002754:	6193      	str	r3, [r2, #24]
    float USARTDIV = 0.0 ;
 8002756:	f04f 0300 	mov.w	r3, #0
 800275a:	617b      	str	r3, [r7, #20]
    uint16_t mantisa = 0 ,fraction= 0 ;  
 800275c:	2300      	movs	r3, #0
 800275e:	827b      	strh	r3, [r7, #18]
 8002760:	2300      	movs	r3, #0
 8002762:	823b      	strh	r3, [r7, #16]
	
		if(USARTx == USART1 ){PCLKx =(HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE1_Pos]); RCC->APB2ENR|=1<<14;IRQn = USART1_IRQn ; u=1;}
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	4a81      	ldr	r2, [pc, #516]	@ (800296c <USARTx_Init+0x238>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d116      	bne.n	800279a <USARTx_Init+0x66>
 800276c:	f7ff fcb0 	bl	80020d0 <HAL_RCC_GetHCLKFreq>
 8002770:	4602      	mov	r2, r0
 8002772:	4b7d      	ldr	r3, [pc, #500]	@ (8002968 <USARTx_Init+0x234>)
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	0a1b      	lsrs	r3, r3, #8
 8002778:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800277c:	497c      	ldr	r1, [pc, #496]	@ (8002970 <USARTx_Init+0x23c>)
 800277e:	5ccb      	ldrb	r3, [r1, r3]
 8002780:	fa42 f303 	asr.w	r3, r2, r3
 8002784:	61bb      	str	r3, [r7, #24]
 8002786:	4b78      	ldr	r3, [pc, #480]	@ (8002968 <USARTx_Init+0x234>)
 8002788:	699b      	ldr	r3, [r3, #24]
 800278a:	4a77      	ldr	r2, [pc, #476]	@ (8002968 <USARTx_Init+0x234>)
 800278c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002790:	6193      	str	r3, [r2, #24]
 8002792:	2325      	movs	r3, #37	@ 0x25
 8002794:	77fb      	strb	r3, [r7, #31]
 8002796:	2301      	movs	r3, #1
 8002798:	77bb      	strb	r3, [r7, #30]
		if(USARTx == USART2 ){PCLKx =(HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]); RCC->APB1ENR|=1<<17;IRQn = USART2_IRQn ; u=2;} 
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	4a75      	ldr	r2, [pc, #468]	@ (8002974 <USARTx_Init+0x240>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d116      	bne.n	80027d0 <USARTx_Init+0x9c>
 80027a2:	f7ff fc95 	bl	80020d0 <HAL_RCC_GetHCLKFreq>
 80027a6:	4602      	mov	r2, r0
 80027a8:	4b6f      	ldr	r3, [pc, #444]	@ (8002968 <USARTx_Init+0x234>)
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	0a1b      	lsrs	r3, r3, #8
 80027ae:	f003 0307 	and.w	r3, r3, #7
 80027b2:	496f      	ldr	r1, [pc, #444]	@ (8002970 <USARTx_Init+0x23c>)
 80027b4:	5ccb      	ldrb	r3, [r1, r3]
 80027b6:	fa42 f303 	asr.w	r3, r2, r3
 80027ba:	61bb      	str	r3, [r7, #24]
 80027bc:	4b6a      	ldr	r3, [pc, #424]	@ (8002968 <USARTx_Init+0x234>)
 80027be:	69db      	ldr	r3, [r3, #28]
 80027c0:	4a69      	ldr	r2, [pc, #420]	@ (8002968 <USARTx_Init+0x234>)
 80027c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027c6:	61d3      	str	r3, [r2, #28]
 80027c8:	2326      	movs	r3, #38	@ 0x26
 80027ca:	77fb      	strb	r3, [r7, #31]
 80027cc:	2302      	movs	r3, #2
 80027ce:	77bb      	strb	r3, [r7, #30]
		if(USARTx == USART3 ){PCLKx =(HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]); RCC->APB1ENR|=1<<18;IRQn = USART3_IRQn ; u=3;}
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	4a69      	ldr	r2, [pc, #420]	@ (8002978 <USARTx_Init+0x244>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d116      	bne.n	8002806 <USARTx_Init+0xd2>
 80027d8:	f7ff fc7a 	bl	80020d0 <HAL_RCC_GetHCLKFreq>
 80027dc:	4602      	mov	r2, r0
 80027de:	4b62      	ldr	r3, [pc, #392]	@ (8002968 <USARTx_Init+0x234>)
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	0a1b      	lsrs	r3, r3, #8
 80027e4:	f003 0307 	and.w	r3, r3, #7
 80027e8:	4961      	ldr	r1, [pc, #388]	@ (8002970 <USARTx_Init+0x23c>)
 80027ea:	5ccb      	ldrb	r3, [r1, r3]
 80027ec:	fa42 f303 	asr.w	r3, r2, r3
 80027f0:	61bb      	str	r3, [r7, #24]
 80027f2:	4b5d      	ldr	r3, [pc, #372]	@ (8002968 <USARTx_Init+0x234>)
 80027f4:	69db      	ldr	r3, [r3, #28]
 80027f6:	4a5c      	ldr	r2, [pc, #368]	@ (8002968 <USARTx_Init+0x234>)
 80027f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80027fc:	61d3      	str	r3, [r2, #28]
 80027fe:	2327      	movs	r3, #39	@ 0x27
 8002800:	77fb      	strb	r3, [r7, #31]
 8002802:	2303      	movs	r3, #3
 8002804:	77bb      	strb	r3, [r7, #30]
	if(Pin==PA9PA10){//usart1
 8002806:	7afb      	ldrb	r3, [r7, #11]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d10f      	bne.n	800282c <USARTx_Init+0xf8>
			GPIOx_Init(GPIOA,9, OUTPUT_AF_PP,NOPULL, MODE_OUTPUT_50MHZ);//tx
 800280c:	2303      	movs	r3, #3
 800280e:	9300      	str	r3, [sp, #0]
 8002810:	2300      	movs	r3, #0
 8002812:	2202      	movs	r2, #2
 8002814:	2109      	movs	r1, #9
 8002816:	4859      	ldr	r0, [pc, #356]	@ (800297c <USARTx_Init+0x248>)
 8002818:	f7ff fed6 	bl	80025c8 <GPIOx_Init>
			GPIOx_Init(GPIOA,10, INPUT_FLOATING,NOPULL, 0);//rx
 800281c:	2300      	movs	r3, #0
 800281e:	9300      	str	r3, [sp, #0]
 8002820:	2300      	movs	r3, #0
 8002822:	2201      	movs	r2, #1
 8002824:	210a      	movs	r1, #10
 8002826:	4855      	ldr	r0, [pc, #340]	@ (800297c <USARTx_Init+0x248>)
 8002828:	f7ff fece 	bl	80025c8 <GPIOx_Init>
		 }
	if(Pin==PB6PB7){//usart1
 800282c:	7afb      	ldrb	r3, [r7, #11]
 800282e:	2b01      	cmp	r3, #1
 8002830:	d115      	bne.n	800285e <USARTx_Init+0x12a>
			AFIO->MAPR|=1<<2;
 8002832:	4b53      	ldr	r3, [pc, #332]	@ (8002980 <USARTx_Init+0x24c>)
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	4a52      	ldr	r2, [pc, #328]	@ (8002980 <USARTx_Init+0x24c>)
 8002838:	f043 0304 	orr.w	r3, r3, #4
 800283c:	6053      	str	r3, [r2, #4]
			GPIOx_Init(GPIOB,6, OUTPUT_AF_PP,NOPULL, MODE_OUTPUT_50MHZ);//tx
 800283e:	2303      	movs	r3, #3
 8002840:	9300      	str	r3, [sp, #0]
 8002842:	2300      	movs	r3, #0
 8002844:	2202      	movs	r2, #2
 8002846:	2106      	movs	r1, #6
 8002848:	484e      	ldr	r0, [pc, #312]	@ (8002984 <USARTx_Init+0x250>)
 800284a:	f7ff febd 	bl	80025c8 <GPIOx_Init>
			GPIOx_Init(GPIOB,7, INPUT_FLOATING,NOPULL, 0);//rx
 800284e:	2300      	movs	r3, #0
 8002850:	9300      	str	r3, [sp, #0]
 8002852:	2300      	movs	r3, #0
 8002854:	2201      	movs	r2, #1
 8002856:	2107      	movs	r1, #7
 8002858:	484a      	ldr	r0, [pc, #296]	@ (8002984 <USARTx_Init+0x250>)
 800285a:	f7ff feb5 	bl	80025c8 <GPIOx_Init>
		 }

		if(Pin==PA2PA3){//usart2
 800285e:	7afb      	ldrb	r3, [r7, #11]
 8002860:	2b02      	cmp	r3, #2
 8002862:	d10f      	bne.n	8002884 <USARTx_Init+0x150>
		GPIOx_Init(GPIOA,2, OUTPUT_AF_PP,NOPULL, MODE_OUTPUT_50MHZ);//tx
 8002864:	2303      	movs	r3, #3
 8002866:	9300      	str	r3, [sp, #0]
 8002868:	2300      	movs	r3, #0
 800286a:	2202      	movs	r2, #2
 800286c:	2102      	movs	r1, #2
 800286e:	4843      	ldr	r0, [pc, #268]	@ (800297c <USARTx_Init+0x248>)
 8002870:	f7ff feaa 	bl	80025c8 <GPIOx_Init>
		GPIOx_Init(GPIOA,3, INPUT_FLOATING,NOPULL, 0);//rx
 8002874:	2300      	movs	r3, #0
 8002876:	9300      	str	r3, [sp, #0]
 8002878:	2300      	movs	r3, #0
 800287a:	2201      	movs	r2, #1
 800287c:	2103      	movs	r1, #3
 800287e:	483f      	ldr	r0, [pc, #252]	@ (800297c <USARTx_Init+0x248>)
 8002880:	f7ff fea2 	bl	80025c8 <GPIOx_Init>
	 }
		if(Pin==PB10PB11){//usart3
 8002884:	7afb      	ldrb	r3, [r7, #11]
 8002886:	2b03      	cmp	r3, #3
 8002888:	d10f      	bne.n	80028aa <USARTx_Init+0x176>
		GPIOx_Init(GPIOB,10, OUTPUT_AF_PP,NOPULL, MODE_OUTPUT_50MHZ);//tx
 800288a:	2303      	movs	r3, #3
 800288c:	9300      	str	r3, [sp, #0]
 800288e:	2300      	movs	r3, #0
 8002890:	2202      	movs	r2, #2
 8002892:	210a      	movs	r1, #10
 8002894:	483b      	ldr	r0, [pc, #236]	@ (8002984 <USARTx_Init+0x250>)
 8002896:	f7ff fe97 	bl	80025c8 <GPIOx_Init>
		GPIOx_Init(GPIOB,11, INPUT_FLOATING,NOPULL, 0);//rx
 800289a:	2300      	movs	r3, #0
 800289c:	9300      	str	r3, [sp, #0]
 800289e:	2300      	movs	r3, #0
 80028a0:	2201      	movs	r2, #1
 80028a2:	210b      	movs	r1, #11
 80028a4:	4837      	ldr	r0, [pc, #220]	@ (8002984 <USARTx_Init+0x250>)
 80028a6:	f7ff fe8f 	bl	80025c8 <GPIOx_Init>
	 }
		USARTDIV = (float)(PCLKx/(16.0*baud)) ;
 80028aa:	69b8      	ldr	r0, [r7, #24]
 80028ac:	f7fd fd9a 	bl	80003e4 <__aeabi_ui2d>
 80028b0:	4604      	mov	r4, r0
 80028b2:	460d      	mov	r5, r1
 80028b4:	6878      	ldr	r0, [r7, #4]
 80028b6:	f7fd fd95 	bl	80003e4 <__aeabi_ui2d>
 80028ba:	f04f 0200 	mov.w	r2, #0
 80028be:	4b32      	ldr	r3, [pc, #200]	@ (8002988 <USARTx_Init+0x254>)
 80028c0:	f7fd fe0a 	bl	80004d8 <__aeabi_dmul>
 80028c4:	4602      	mov	r2, r0
 80028c6:	460b      	mov	r3, r1
 80028c8:	4620      	mov	r0, r4
 80028ca:	4629      	mov	r1, r5
 80028cc:	f7fd ff2e 	bl	800072c <__aeabi_ddiv>
 80028d0:	4602      	mov	r2, r0
 80028d2:	460b      	mov	r3, r1
 80028d4:	4610      	mov	r0, r2
 80028d6:	4619      	mov	r1, r3
 80028d8:	f7fe f8f6 	bl	8000ac8 <__aeabi_d2f>
 80028dc:	4603      	mov	r3, r0
 80028de:	617b      	str	r3, [r7, #20]
	    mantisa  = (uint16_t)USARTDIV ; 
 80028e0:	6978      	ldr	r0, [r7, #20]
 80028e2:	f7fe fc2b 	bl	800113c <__aeabi_f2uiz>
 80028e6:	4603      	mov	r3, r0
 80028e8:	827b      	strh	r3, [r7, #18]
        fraction = (USARTDIV - mantisa)*16 ; 	
 80028ea:	8a7b      	ldrh	r3, [r7, #18]
 80028ec:	4618      	mov	r0, r3
 80028ee:	f7fe f9f5 	bl	8000cdc <__aeabi_i2f>
 80028f2:	4603      	mov	r3, r0
 80028f4:	4619      	mov	r1, r3
 80028f6:	6978      	ldr	r0, [r7, #20]
 80028f8:	f7fe f93a 	bl	8000b70 <__aeabi_fsub>
 80028fc:	4603      	mov	r3, r0
 80028fe:	f04f 4183 	mov.w	r1, #1098907648	@ 0x41800000
 8002902:	4618      	mov	r0, r3
 8002904:	f7fe fa3e 	bl	8000d84 <__aeabi_fmul>
 8002908:	4603      	mov	r3, r0
 800290a:	4618      	mov	r0, r3
 800290c:	f7fe fc16 	bl	800113c <__aeabi_f2uiz>
 8002910:	4603      	mov	r3, r0
 8002912:	823b      	strh	r3, [r7, #16]
		USARTx->BRR = (mantisa <<4)+fraction ; 
 8002914:	8a7b      	ldrh	r3, [r7, #18]
 8002916:	011a      	lsls	r2, r3, #4
 8002918:	8a3b      	ldrh	r3, [r7, #16]
 800291a:	4413      	add	r3, r2
 800291c:	461a      	mov	r2, r3
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	609a      	str	r2, [r3, #8]
      USARTx->CR1 |=1<<2;//tx
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	68db      	ldr	r3, [r3, #12]
 8002926:	f043 0204 	orr.w	r2, r3, #4
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	60da      	str	r2, [r3, #12]
	  USARTx->CR1 |=1<<3;//rx
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	68db      	ldr	r3, [r3, #12]
 8002932:	f043 0208 	orr.w	r2, r3, #8
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	60da      	str	r2, [r3, #12]
	  USARTx->CR1 |=1<<13 ; //enable usart
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	68db      	ldr	r3, [r3, #12]
 800293e:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	60da      	str	r2, [r3, #12]
    USARTx->CR1 |=1<<5; //it
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	68db      	ldr	r3, [r3, #12]
 800294a:	f043 0220 	orr.w	r2, r3, #32
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	60da      	str	r2, [r3, #12]
    NVICx_Init(IRQn, 1, u);
 8002952:	7fba      	ldrb	r2, [r7, #30]
 8002954:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002958:	2101      	movs	r1, #1
 800295a:	4618      	mov	r0, r3
 800295c:	f7ff fe12 	bl	8002584 <NVICx_Init>
}
 8002960:	bf00      	nop
 8002962:	3720      	adds	r7, #32
 8002964:	46bd      	mov	sp, r7
 8002966:	bdb0      	pop	{r4, r5, r7, pc}
 8002968:	40021000 	.word	0x40021000
 800296c:	40013800 	.word	0x40013800
 8002970:	080093c0 	.word	0x080093c0
 8002974:	40004400 	.word	0x40004400
 8002978:	40004800 	.word	0x40004800
 800297c:	40010800 	.word	0x40010800
 8002980:	40010000 	.word	0x40010000
 8002984:	40010c00 	.word	0x40010c00
 8002988:	40300000 	.word	0x40300000

0800298c <USARTtoBUFF>:
char USART3_BUFFER[USART3_BUFFER_SIZE];

USART_ST USART1_ST  ={USART1_BUFFER,USART1_BUFFER_SIZE , 0, 0, 0} ;
USART_ST USART2_ST  ={USART2_BUFFER,USART2_BUFFER_SIZE , 0, 0, 0} ;
USART_ST USART3_ST  ={USART3_BUFFER,USART3_BUFFER_SIZE , 0, 0, 0} ;
void USARTtoBUFF(USART_ST *u , char c){
 800298c:	b480      	push	{r7}
 800298e:	b083      	sub	sp, #12
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
 8002994:	460b      	mov	r3, r1
 8002996:	70fb      	strb	r3, [r7, #3]
	if(u->in<u->size){
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	88da      	ldrh	r2, [r3, #6]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	889b      	ldrh	r3, [r3, #4]
 80029a0:	429a      	cmp	r2, r3
 80029a2:	d21b      	bcs.n	80029dc <USARTtoBUFF+0x50>
		 u->buffer[u->in] = c;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	687a      	ldr	r2, [r7, #4]
 80029aa:	88d2      	ldrh	r2, [r2, #6]
 80029ac:	4413      	add	r3, r2
 80029ae:	78fa      	ldrb	r2, [r7, #3]
 80029b0:	701a      	strb	r2, [r3, #0]
		 u->in++;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	88db      	ldrh	r3, [r3, #6]
 80029b6:	3301      	adds	r3, #1
 80029b8:	b29a      	uxth	r2, r3
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	80da      	strh	r2, [r3, #6]
		 u->num++;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	895b      	ldrh	r3, [r3, #10]
 80029c2:	3301      	adds	r3, #1
 80029c4:	b29a      	uxth	r2, r3
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	815a      	strh	r2, [r3, #10]
		if(u->in==u->size) u->in = 0 ;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	88da      	ldrh	r2, [r3, #6]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	889b      	ldrh	r3, [r3, #4]
 80029d2:	429a      	cmp	r2, r3
 80029d4:	d102      	bne.n	80029dc <USARTtoBUFF+0x50>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2200      	movs	r2, #0
 80029da:	80da      	strh	r2, [r3, #6]
	}
}
 80029dc:	bf00      	nop
 80029de:	370c      	adds	r7, #12
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bc80      	pop	{r7}
 80029e4:	4770      	bx	lr

080029e6 <USART_PutC>:
    // Thm null terminator
    if(i < len) str[i] = '\0';
    
    return i; 
}
void USART_PutC(USART_TypeDef * USARTx, char c) {
 80029e6:	b480      	push	{r7}
 80029e8:	b083      	sub	sp, #12
 80029ea:	af00      	add	r7, sp, #0
 80029ec:	6078      	str	r0, [r7, #4]
 80029ee:	460b      	mov	r3, r1
 80029f0:	70fb      	strb	r3, [r7, #3]
    while(!(USARTx->SR & (1<<7)));  // ?i d?n khi TXE = 1
 80029f2:	bf00      	nop
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d0f9      	beq.n	80029f4 <USART_PutC+0xe>
    USARTx->DR = c;
 8002a00:	78fa      	ldrb	r2, [r7, #3]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	605a      	str	r2, [r3, #4]
}
 8002a06:	bf00      	nop
 8002a08:	370c      	adds	r7, #12
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bc80      	pop	{r7}
 8002a0e:	4770      	bx	lr

08002a10 <USART1_IRQHandler>:

 while(*str) USART_PutC(USARTx ,*str ++) ;

}
void USART1_IRQHandler(void)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b082      	sub	sp, #8
 8002a14:	af00      	add	r7, sp, #0
    if(USART1->SR & (1<<5)) {           // ? USART1 check USART1
 8002a16:	4b09      	ldr	r3, [pc, #36]	@ (8002a3c <USART1_IRQHandler+0x2c>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f003 0320 	and.w	r3, r3, #32
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d007      	beq.n	8002a32 <USART1_IRQHandler+0x22>
        char data = USART1->DR;                // ? ?c t? USART1
 8002a22:	4b06      	ldr	r3, [pc, #24]	@ (8002a3c <USART1_IRQHandler+0x2c>)
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	71fb      	strb	r3, [r7, #7]
        USARTtoBUFF(&USART1_ST, data);         // ? Luu vo buffer USART1
 8002a28:	79fb      	ldrb	r3, [r7, #7]
 8002a2a:	4619      	mov	r1, r3
 8002a2c:	4804      	ldr	r0, [pc, #16]	@ (8002a40 <USART1_IRQHandler+0x30>)
 8002a2e:	f7ff ffad 	bl	800298c <USARTtoBUFF>
    }
}
 8002a32:	bf00      	nop
 8002a34:	3708      	adds	r7, #8
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	40013800 	.word	0x40013800
 8002a40:	2000000c 	.word	0x2000000c

08002a44 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b082      	sub	sp, #8
 8002a48:	af00      	add	r7, sp, #0
    if(USART2->SR & (1<<5)) {           // ? USART2 check USART2  
 8002a4a:	4b09      	ldr	r3, [pc, #36]	@ (8002a70 <USART2_IRQHandler+0x2c>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 0320 	and.w	r3, r3, #32
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d007      	beq.n	8002a66 <USART2_IRQHandler+0x22>
        char data = USART2->DR;                // ? ?c t? USART2
 8002a56:	4b06      	ldr	r3, [pc, #24]	@ (8002a70 <USART2_IRQHandler+0x2c>)
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	71fb      	strb	r3, [r7, #7]
        USARTtoBUFF(&USART2_ST, data);         // ? Luu vo buffer USART2
 8002a5c:	79fb      	ldrb	r3, [r7, #7]
 8002a5e:	4619      	mov	r1, r3
 8002a60:	4804      	ldr	r0, [pc, #16]	@ (8002a74 <USART2_IRQHandler+0x30>)
 8002a62:	f7ff ff93 	bl	800298c <USARTtoBUFF>
    }
}
 8002a66:	bf00      	nop
 8002a68:	3708      	adds	r7, #8
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}
 8002a6e:	bf00      	nop
 8002a70:	40004400 	.word	0x40004400
 8002a74:	20000018 	.word	0x20000018

08002a78 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b082      	sub	sp, #8
 8002a7c:	af00      	add	r7, sp, #0
    if(USART3->SR & (1<<5)) {           // ? USART3 d dng
 8002a7e:	4b09      	ldr	r3, [pc, #36]	@ (8002aa4 <USART3_IRQHandler+0x2c>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f003 0320 	and.w	r3, r3, #32
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d007      	beq.n	8002a9a <USART3_IRQHandler+0x22>
        char data = USART3->DR;                // ? ?c t? USART3
 8002a8a:	4b06      	ldr	r3, [pc, #24]	@ (8002aa4 <USART3_IRQHandler+0x2c>)
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	71fb      	strb	r3, [r7, #7]
        USARTtoBUFF(&USART3_ST, data);         // ? Luu vo buffer USART3
 8002a90:	79fb      	ldrb	r3, [r7, #7]
 8002a92:	4619      	mov	r1, r3
 8002a94:	4804      	ldr	r0, [pc, #16]	@ (8002aa8 <USART3_IRQHandler+0x30>)
 8002a96:	f7ff ff79 	bl	800298c <USARTtoBUFF>
    }
}
 8002a9a:	bf00      	nop
 8002a9c:	3708      	adds	r7, #8
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop
 8002aa4:	40004800 	.word	0x40004800
 8002aa8:	20000024 	.word	0x20000024

08002aac <_write>:

// =============================================================================
// PRINTF UART REDIRECT
// =============================================================================
#ifdef __GNUC__
int _write(int file, char *ptr, int len) {
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b086      	sub	sp, #24
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	60f8      	str	r0, [r7, #12]
 8002ab4:	60b9      	str	r1, [r7, #8]
 8002ab6:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < len; i++) {
 8002ab8:	2300      	movs	r3, #0
 8002aba:	617b      	str	r3, [r7, #20]
 8002abc:	e00a      	b.n	8002ad4 <_write+0x28>
        USART_PutC(USART1, ptr[i]);
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	68ba      	ldr	r2, [r7, #8]
 8002ac2:	4413      	add	r3, r2
 8002ac4:	781b      	ldrb	r3, [r3, #0]
 8002ac6:	4619      	mov	r1, r3
 8002ac8:	4807      	ldr	r0, [pc, #28]	@ (8002ae8 <_write+0x3c>)
 8002aca:	f7ff ff8c 	bl	80029e6 <USART_PutC>
    for (int i = 0; i < len; i++) {
 8002ace:	697b      	ldr	r3, [r7, #20]
 8002ad0:	3301      	adds	r3, #1
 8002ad2:	617b      	str	r3, [r7, #20]
 8002ad4:	697a      	ldr	r2, [r7, #20]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	429a      	cmp	r2, r3
 8002ada:	dbf0      	blt.n	8002abe <_write+0x12>
    }
    return len;
 8002adc:	687b      	ldr	r3, [r7, #4]
}
 8002ade:	4618      	mov	r0, r3
 8002ae0:	3718      	adds	r7, #24
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}
 8002ae6:	bf00      	nop
 8002ae8:	40013800 	.word	0x40013800

08002aec <InitMQ137Sensor>:
 *
 *  Created on: Jun 30, 2025
 *      Author: FPTSHOP
 */
#include "gas_sensor.h"
void InitMQ137Sensor(GasSensor_t* sensor) {
 8002aec:	b480      	push	{r7}
 8002aee:	b083      	sub	sp, #12
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
    // Cu hnh base sensor
    sensor->base.sensor_id = 0;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2200      	movs	r2, #0
 8002af8:	701a      	strb	r2, [r3, #0]
    sensor->base.sensor_type = SENSOR_TYPE_MQ137;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2200      	movs	r2, #0
 8002afe:	705a      	strb	r2, [r3, #1]
    strcpy(sensor->base.sensor_name, "MQ137");
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	3302      	adds	r3, #2
 8002b04:	4a20      	ldr	r2, [pc, #128]	@ (8002b88 <InitMQ137Sensor+0x9c>)
 8002b06:	6810      	ldr	r0, [r2, #0]
 8002b08:	6018      	str	r0, [r3, #0]
 8002b0a:	8892      	ldrh	r2, [r2, #4]
 8002b0c:	809a      	strh	r2, [r3, #4]
    sensor->base.is_enabled = 1;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2201      	movs	r2, #1
 8002b12:	749a      	strb	r2, [r3, #18]
    sensor->base.adc_channel = MQ137_ADC_CHANNEL;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2200      	movs	r2, #0
 8002b18:	615a      	str	r2, [r3, #20]
    sensor->base.digital_port = MQ137_DIGITAL_PORT;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	4a1b      	ldr	r2, [pc, #108]	@ (8002b8c <InitMQ137Sensor+0xa0>)
 8002b1e:	619a      	str	r2, [r3, #24]
    sensor->base.digital_pin = MQ137_DIGITAL_PIN;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2208      	movs	r2, #8
 8002b24:	839a      	strh	r2, [r3, #28]
    sensor->base.r0_value = 10000.0f; // Gi tr mc nh, cn hiu chun
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	4a19      	ldr	r2, [pc, #100]	@ (8002b90 <InitMQ137Sensor+0xa4>)
 8002b2a:	635a      	str	r2, [r3, #52]	@ 0x34
    
    // Cu hnh gas sensor
    sensor->gas_type = GAS_TYPE_NH3;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    strcpy(sensor->gas_name, "NH3");
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	3339      	adds	r3, #57	@ 0x39
 8002b38:	4a16      	ldr	r2, [pc, #88]	@ (8002b94 <InitMQ137Sensor+0xa8>)
 8002b3a:	6810      	ldr	r0, [r2, #0]
 8002b3c:	6018      	str	r0, [r3, #0]
    strcpy(sensor->unit, "ppm");
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	3341      	adds	r3, #65	@ 0x41
 8002b42:	4a15      	ldr	r2, [pc, #84]	@ (8002b98 <InitMQ137Sensor+0xac>)
 8002b44:	6810      	ldr	r0, [r2, #0]
 8002b46:	6018      	str	r0, [r3, #0]
    
    // Ngng cnh bo NH3
    sensor->threshold_low = 15.0f;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	4a14      	ldr	r2, [pc, #80]	@ (8002b9c <InitMQ137Sensor+0xb0>)
 8002b4c:	659a      	str	r2, [r3, #88]	@ 0x58
    sensor->threshold_high = 25.0f;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	4a13      	ldr	r2, [pc, #76]	@ (8002ba0 <InitMQ137Sensor+0xb4>)
 8002b52:	65da      	str	r2, [r3, #92]	@ 0x5c
    sensor->threshold_danger = 50.0f;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	4a13      	ldr	r2, [pc, #76]	@ (8002ba4 <InitMQ137Sensor+0xb8>)
 8002b58:	661a      	str	r2, [r3, #96]	@ 0x60
    
    // Thng s c tuyn MQ137 cho NH3
    sensor->curve_a = 102.2f;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	4a12      	ldr	r2, [pc, #72]	@ (8002ba8 <InitMQ137Sensor+0xbc>)
 8002b5e:	669a      	str	r2, [r3, #104]	@ 0x68
    sensor->curve_b = -2.473f;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	4a12      	ldr	r2, [pc, #72]	@ (8002bac <InitMQ137Sensor+0xc0>)
 8002b64:	66da      	str	r2, [r3, #108]	@ 0x6c
    sensor->min_ppm = 0.0f;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	f04f 0200 	mov.w	r2, #0
 8002b6c:	671a      	str	r2, [r3, #112]	@ 0x70
    sensor->max_ppm = 500.0f;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	4a0f      	ldr	r2, [pc, #60]	@ (8002bb0 <InitMQ137Sensor+0xc4>)
 8002b72:	675a      	str	r2, [r3, #116]	@ 0x74
    
    // Khi to gi tr
    sensor->alarm_level = ALARM_NORMAL;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2200      	movs	r2, #0
 8002b78:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
}
 8002b7c:	bf00      	nop
 8002b7e:	370c      	adds	r7, #12
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bc80      	pop	{r7}
 8002b84:	4770      	bx	lr
 8002b86:	bf00      	nop
 8002b88:	08008cf0 	.word	0x08008cf0
 8002b8c:	40010800 	.word	0x40010800
 8002b90:	461c4000 	.word	0x461c4000
 8002b94:	08008cf8 	.word	0x08008cf8
 8002b98:	08008cfc 	.word	0x08008cfc
 8002b9c:	41700000 	.word	0x41700000
 8002ba0:	41c80000 	.word	0x41c80000
 8002ba4:	42480000 	.word	0x42480000
 8002ba8:	42cc6666 	.word	0x42cc6666
 8002bac:	c01e45a2 	.word	0xc01e45a2
 8002bb0:	43fa0000 	.word	0x43fa0000

08002bb4 <InitMQ135Sensor>:

/**
 * @brief Khi to cm bin MQ135 (CO2)
 */
void InitMQ135Sensor(GasSensor_t* sensor) {
 8002bb4:	b480      	push	{r7}
 8002bb6:	b083      	sub	sp, #12
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
    // Cu hnh base sensor
    sensor->base.sensor_id = 1;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	701a      	strb	r2, [r3, #0]
    sensor->base.sensor_type = SENSOR_TYPE_MQ135;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2201      	movs	r2, #1
 8002bc6:	705a      	strb	r2, [r3, #1]
    strcpy(sensor->base.sensor_name, "MQ135");
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	3302      	adds	r3, #2
 8002bcc:	4a1f      	ldr	r2, [pc, #124]	@ (8002c4c <InitMQ135Sensor+0x98>)
 8002bce:	6810      	ldr	r0, [r2, #0]
 8002bd0:	6018      	str	r0, [r3, #0]
 8002bd2:	8892      	ldrh	r2, [r2, #4]
 8002bd4:	809a      	strh	r2, [r3, #4]
    sensor->base.is_enabled = 1;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2201      	movs	r2, #1
 8002bda:	749a      	strb	r2, [r3, #18]
    sensor->base.adc_channel = MQ135_ADC_CHANNEL;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2201      	movs	r2, #1
 8002be0:	615a      	str	r2, [r3, #20]
    sensor->base.digital_port = MQ135_DIGITAL_PORT;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	4a1a      	ldr	r2, [pc, #104]	@ (8002c50 <InitMQ135Sensor+0x9c>)
 8002be6:	619a      	str	r2, [r3, #24]
    sensor->base.digital_pin = MQ135_DIGITAL_PIN;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2210      	movs	r2, #16
 8002bec:	839a      	strh	r2, [r3, #28]
    sensor->base.r0_value = 10000.0f; // Gi tr mc nh, cn hiu chun
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	4a18      	ldr	r2, [pc, #96]	@ (8002c54 <InitMQ135Sensor+0xa0>)
 8002bf2:	635a      	str	r2, [r3, #52]	@ 0x34
    
    // Cu hnh gas sensor
    sensor->gas_type = GAS_TYPE_CO2;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    strcpy(sensor->gas_name, "CO2");
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	3339      	adds	r3, #57	@ 0x39
 8002c00:	4a15      	ldr	r2, [pc, #84]	@ (8002c58 <InitMQ135Sensor+0xa4>)
 8002c02:	6810      	ldr	r0, [r2, #0]
 8002c04:	6018      	str	r0, [r3, #0]
    strcpy(sensor->unit, "ppm");
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	3341      	adds	r3, #65	@ 0x41
 8002c0a:	4a14      	ldr	r2, [pc, #80]	@ (8002c5c <InitMQ135Sensor+0xa8>)
 8002c0c:	6810      	ldr	r0, [r2, #0]
 8002c0e:	6018      	str	r0, [r3, #0]
    
    // Ngng cnh bo CO2
    sensor->threshold_low = 800.0f;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	4a13      	ldr	r2, [pc, #76]	@ (8002c60 <InitMQ135Sensor+0xac>)
 8002c14:	659a      	str	r2, [r3, #88]	@ 0x58
    sensor->threshold_high = 1200.0f;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	4a12      	ldr	r2, [pc, #72]	@ (8002c64 <InitMQ135Sensor+0xb0>)
 8002c1a:	65da      	str	r2, [r3, #92]	@ 0x5c
    sensor->threshold_danger = 2000.0f;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	4a12      	ldr	r2, [pc, #72]	@ (8002c68 <InitMQ135Sensor+0xb4>)
 8002c20:	661a      	str	r2, [r3, #96]	@ 0x60
    
    // Thng s c tuyn MQ135 cho CO2
    sensor->curve_a = 116.6f;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	4a11      	ldr	r2, [pc, #68]	@ (8002c6c <InitMQ135Sensor+0xb8>)
 8002c26:	669a      	str	r2, [r3, #104]	@ 0x68
    sensor->curve_b = -2.769f;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	4a11      	ldr	r2, [pc, #68]	@ (8002c70 <InitMQ135Sensor+0xbc>)
 8002c2c:	66da      	str	r2, [r3, #108]	@ 0x6c
    sensor->min_ppm = 300.0f;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	4a10      	ldr	r2, [pc, #64]	@ (8002c74 <InitMQ135Sensor+0xc0>)
 8002c32:	671a      	str	r2, [r3, #112]	@ 0x70
    sensor->max_ppm = 5000.0f;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	4a10      	ldr	r2, [pc, #64]	@ (8002c78 <InitMQ135Sensor+0xc4>)
 8002c38:	675a      	str	r2, [r3, #116]	@ 0x74
    
    // Khi to gi tr
    sensor->alarm_level = ALARM_NORMAL;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
}
 8002c42:	bf00      	nop
 8002c44:	370c      	adds	r7, #12
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bc80      	pop	{r7}
 8002c4a:	4770      	bx	lr
 8002c4c:	08008d00 	.word	0x08008d00
 8002c50:	40010800 	.word	0x40010800
 8002c54:	461c4000 	.word	0x461c4000
 8002c58:	08008d08 	.word	0x08008d08
 8002c5c:	08008cfc 	.word	0x08008cfc
 8002c60:	44480000 	.word	0x44480000
 8002c64:	44960000 	.word	0x44960000
 8002c68:	44fa0000 	.word	0x44fa0000
 8002c6c:	42e93333 	.word	0x42e93333
 8002c70:	c031374c 	.word	0xc031374c
 8002c74:	43960000 	.word	0x43960000
 8002c78:	459c4000 	.word	0x459c4000

08002c7c <ProcessGasSensor>:
void ProcessGasSensor(GasSensor_t* sensor) {
 8002c7c:	b590      	push	{r4, r7, lr}
 8002c7e:	b083      	sub	sp, #12
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]

    sensor->base.raw_voltage = ReadADC_Voltage(sensor->base.adc_channel);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	695b      	ldr	r3, [r3, #20]
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f000 f9c5 	bl	8003018 <ReadADC_Voltage>
 8002c8e:	4602      	mov	r2, r0
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	621a      	str	r2, [r3, #32]
    sensor->base.digital_state = ReadDigitalState(sensor->base.digital_port, sensor->base.digital_pin);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	699a      	ldr	r2, [r3, #24]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	8b9b      	ldrh	r3, [r3, #28]
 8002c9c:	4619      	mov	r1, r3
 8002c9e:	4610      	mov	r0, r2
 8002ca0:	f000 f9ea 	bl	8003078 <ReadDigitalState>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	461a      	mov	r2, r3
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    sensor->base.timestamp = HAL_GetTick();
 8002cae:	f7fe fd3d 	bl	800172c <HAL_GetTick>
 8002cb2:	4602      	mov	r2, r0
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	631a      	str	r2, [r3, #48]	@ 0x30

    // Tnh ton in tr v t l Rs/R0
    if(sensor->base.raw_voltage > 0.2f) { // Ngng thp hn cho ADC 3.3V
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6a1b      	ldr	r3, [r3, #32]
 8002cbc:	493f      	ldr	r1, [pc, #252]	@ (8002dbc <ProcessGasSensor+0x140>)
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	f7fe fa1c 	bl	80010fc <__aeabi_fcmpgt>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d059      	beq.n	8002d7e <ProcessGasSensor+0x102>
        sensor->base.resistance = CalculateResistance(sensor->base.raw_voltage);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6a1b      	ldr	r3, [r3, #32]
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f000 f9e4 	bl	800309c <CalculateResistance>
 8002cd4:	4602      	mov	r2, r0
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	625a      	str	r2, [r3, #36]	@ 0x24
        sensor->base.rs_r0_ratio = sensor->base.resistance / sensor->base.r0_value;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ce2:	4619      	mov	r1, r3
 8002ce4:	4610      	mov	r0, r2
 8002ce6:	f7fe f901 	bl	8000eec <__aeabi_fdiv>
 8002cea:	4603      	mov	r3, r0
 8002cec:	461a      	mov	r2, r3
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	629a      	str	r2, [r3, #40]	@ 0x28

        // Tnh nng  kh
        sensor->gas_ppm = CalculateGasPPM(sensor->base.rs_r0_ratio, sensor->curve_a, sensor->curve_b);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6e99      	ldr	r1, [r3, #104]	@ 0x68
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002cfe:	461a      	mov	r2, r3
 8002d00:	f000 f9f4 	bl	80030ec <CalculateGasPPM>
 8002d04:	4602      	mov	r2, r0
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	64da      	str	r2, [r3, #76]	@ 0x4c

        // Gii hn gi tr trong khong hp l
        if(sensor->gas_ppm < sensor->min_ppm) sensor->gas_ppm = sensor->min_ppm;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d12:	4619      	mov	r1, r3
 8002d14:	4610      	mov	r0, r2
 8002d16:	f7fe f9d3 	bl	80010c0 <__aeabi_fcmplt>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d003      	beq.n	8002d28 <ProcessGasSensor+0xac>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	64da      	str	r2, [r3, #76]	@ 0x4c
        if(sensor->gas_ppm > sensor->max_ppm) sensor->gas_ppm = sensor->max_ppm;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d30:	4619      	mov	r1, r3
 8002d32:	4610      	mov	r0, r2
 8002d34:	f7fe f9e2 	bl	80010fc <__aeabi_fcmpgt>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d003      	beq.n	8002d46 <ProcessGasSensor+0xca>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	64da      	str	r2, [r3, #76]	@ 0x4c

        // Lc nhiu n gin (moving average)
        sensor->filtered_ppm = 0.8f * sensor->filtered_ppm + 0.2f * sensor->gas_ppm;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d4a:	491d      	ldr	r1, [pc, #116]	@ (8002dc0 <ProcessGasSensor+0x144>)
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f7fe f819 	bl	8000d84 <__aeabi_fmul>
 8002d52:	4603      	mov	r3, r0
 8002d54:	461c      	mov	r4, r3
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d5a:	4918      	ldr	r1, [pc, #96]	@ (8002dbc <ProcessGasSensor+0x140>)
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f7fe f811 	bl	8000d84 <__aeabi_fmul>
 8002d62:	4603      	mov	r3, r0
 8002d64:	4619      	mov	r1, r3
 8002d66:	4620      	mov	r0, r4
 8002d68:	f7fd ff04 	bl	8000b74 <__addsf3>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	461a      	mov	r2, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	651a      	str	r2, [r3, #80]	@ 0x50
        sensor->average_ppm = sensor->filtered_ppm;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	655a      	str	r2, [r3, #84]	@ 0x54
 8002d7c:	e00f      	b.n	8002d9e <ProcessGasSensor+0x122>

    } else {
        sensor->base.resistance = 0.0f;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	f04f 0200 	mov.w	r2, #0
 8002d84:	625a      	str	r2, [r3, #36]	@ 0x24
        sensor->base.rs_r0_ratio = 0.0f;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	f04f 0200 	mov.w	r2, #0
 8002d8c:	629a      	str	r2, [r3, #40]	@ 0x28
        sensor->gas_ppm = sensor->min_ppm;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	64da      	str	r2, [r3, #76]	@ 0x4c
        sensor->filtered_ppm = sensor->min_ppm;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    // Validate d liu
    sensor->base.is_valid = ValidateGasSensor(sensor);
 8002d9e:	6878      	ldr	r0, [r7, #4]
 8002da0:	f000 f810 	bl	8002dc4 <ValidateGasSensor>
 8002da4:	4603      	mov	r3, r0
 8002da6:	461a      	mov	r2, r3
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	74da      	strb	r2, [r3, #19]

    // Cp nht mc cnh bo
    UpdateAlarmLevel(sensor);
 8002dac:	6878      	ldr	r0, [r7, #4]
 8002dae:	f000 f85b 	bl	8002e68 <UpdateAlarmLevel>
}
 8002db2:	bf00      	nop
 8002db4:	370c      	adds	r7, #12
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd90      	pop	{r4, r7, pc}
 8002dba:	bf00      	nop
 8002dbc:	3e4ccccd 	.word	0x3e4ccccd
 8002dc0:	3f4ccccd 	.word	0x3f4ccccd

08002dc4 <ValidateGasSensor>:

/**
 * @brief Validate d liu cm bin (cp nht cho in p 3.3V)
 */
uint8_t ValidateGasSensor(GasSensor_t* sensor) {
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b082      	sub	sp, #8
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
    // Kim tra in p trong khong hp l (0.1V - 4.8V cho cm bin 5V)
    // Sau khi qua mch chia p, tn hiu s t 0.066V - 3.168V ti ADC
    if(sensor->base.raw_voltage < 0.2f || sensor->base.raw_voltage > 4.8f) {
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6a1b      	ldr	r3, [r3, #32]
 8002dd0:	4921      	ldr	r1, [pc, #132]	@ (8002e58 <ValidateGasSensor+0x94>)
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f7fe f974 	bl	80010c0 <__aeabi_fcmplt>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d108      	bne.n	8002df0 <ValidateGasSensor+0x2c>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6a1b      	ldr	r3, [r3, #32]
 8002de2:	491e      	ldr	r1, [pc, #120]	@ (8002e5c <ValidateGasSensor+0x98>)
 8002de4:	4618      	mov	r0, r3
 8002de6:	f7fe f989 	bl	80010fc <__aeabi_fcmpgt>
 8002dea:	4603      	mov	r3, r0
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d001      	beq.n	8002df4 <ValidateGasSensor+0x30>
        return 0;
 8002df0:	2300      	movs	r3, #0
 8002df2:	e02c      	b.n	8002e4e <ValidateGasSensor+0x8a>
    }
    
    // Kim tra in tr trong khong hp l
    if(sensor->base.resistance < 1000.0f || sensor->base.resistance > 200000.0f) {
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002df8:	4919      	ldr	r1, [pc, #100]	@ (8002e60 <ValidateGasSensor+0x9c>)
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f7fe f960 	bl	80010c0 <__aeabi_fcmplt>
 8002e00:	4603      	mov	r3, r0
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d108      	bne.n	8002e18 <ValidateGasSensor+0x54>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e0a:	4916      	ldr	r1, [pc, #88]	@ (8002e64 <ValidateGasSensor+0xa0>)
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f7fe f975 	bl	80010fc <__aeabi_fcmpgt>
 8002e12:	4603      	mov	r3, r0
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d001      	beq.n	8002e1c <ValidateGasSensor+0x58>
        return 0;
 8002e18:	2300      	movs	r3, #0
 8002e1a:	e018      	b.n	8002e4e <ValidateGasSensor+0x8a>
    }
    
    // Kim tra nng  kh trong khong hp l
    if(sensor->gas_ppm < sensor->min_ppm || sensor->gas_ppm > sensor->max_ppm) {
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e24:	4619      	mov	r1, r3
 8002e26:	4610      	mov	r0, r2
 8002e28:	f7fe f94a 	bl	80010c0 <__aeabi_fcmplt>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d10a      	bne.n	8002e48 <ValidateGasSensor+0x84>
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e3a:	4619      	mov	r1, r3
 8002e3c:	4610      	mov	r0, r2
 8002e3e:	f7fe f95d 	bl	80010fc <__aeabi_fcmpgt>
 8002e42:	4603      	mov	r3, r0
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d001      	beq.n	8002e4c <ValidateGasSensor+0x88>
        return 0;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	e000      	b.n	8002e4e <ValidateGasSensor+0x8a>
    }
    
    return 1; // D liu hp l
 8002e4c:	2301      	movs	r3, #1
}
 8002e4e:	4618      	mov	r0, r3
 8002e50:	3708      	adds	r7, #8
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	bf00      	nop
 8002e58:	3e4ccccd 	.word	0x3e4ccccd
 8002e5c:	4099999a 	.word	0x4099999a
 8002e60:	447a0000 	.word	0x447a0000
 8002e64:	48435000 	.word	0x48435000

08002e68 <UpdateAlarmLevel>:

/**
 * @brief Cp nht mc cnh bo cho cm bin
 */
void UpdateAlarmLevel(GasSensor_t* sensor) {
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b082      	sub	sp, #8
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
    sensor->alarm_level = DetermineAlarmLevel(sensor->filtered_ppm, 
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e80:	f000 f953 	bl	800312a <DetermineAlarmLevel>
 8002e84:	4603      	mov	r3, r0
 8002e86:	461a      	mov	r2, r3
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
                                            sensor->threshold_low,
                                            sensor->threshold_high, 
                                            sensor->threshold_danger);
}
 8002e8e:	bf00      	nop
 8002e90:	3708      	adds	r7, #8
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}
	...

08002e98 <PrintSensorDetails>:
void PrintSensorDetails(GasSensor_t* sensor) {
 8002e98:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002e9c:	b08d      	sub	sp, #52	@ 0x34
 8002e9e:	af06      	add	r7, sp, #24
 8002ea0:	6078      	str	r0, [r7, #4]
    printf("\r\n--- %s (%s) ---\r\n", sensor->base.sensor_name, sensor->gas_name);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	1c99      	adds	r1, r3, #2
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	3339      	adds	r3, #57	@ 0x39
 8002eaa:	461a      	mov	r2, r3
 8002eac:	484d      	ldr	r0, [pc, #308]	@ (8002fe4 <PrintSensorDetails+0x14c>)
 8002eae:	f001 fbd3 	bl	8004658 <iprintf>
    printf("ID: %d | Trng thi: %s\r\n", 
           sensor->base.sensor_id, 
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	781b      	ldrb	r3, [r3, #0]
    printf("ID: %d | Trng thi: %s\r\n", 
 8002eb6:	4619      	mov	r1, r3
           sensor->base.is_enabled ? (sensor->base.is_valid ? "Hot ng" : "Li") : "Tt");
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	7c9b      	ldrb	r3, [r3, #18]
    printf("ID: %d | Trng thi: %s\r\n", 
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d007      	beq.n	8002ed0 <PrintSensorDetails+0x38>
           sensor->base.is_enabled ? (sensor->base.is_valid ? "Hot ng" : "Li") : "Tt");
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	7cdb      	ldrb	r3, [r3, #19]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d001      	beq.n	8002ecc <PrintSensorDetails+0x34>
 8002ec8:	4b47      	ldr	r3, [pc, #284]	@ (8002fe8 <PrintSensorDetails+0x150>)
 8002eca:	e002      	b.n	8002ed2 <PrintSensorDetails+0x3a>
 8002ecc:	4b47      	ldr	r3, [pc, #284]	@ (8002fec <PrintSensorDetails+0x154>)
 8002ece:	e000      	b.n	8002ed2 <PrintSensorDetails+0x3a>
    printf("ID: %d | Trng thi: %s\r\n", 
 8002ed0:	4b47      	ldr	r3, [pc, #284]	@ (8002ff0 <PrintSensorDetails+0x158>)
 8002ed2:	461a      	mov	r2, r3
 8002ed4:	4847      	ldr	r0, [pc, #284]	@ (8002ff4 <PrintSensorDetails+0x15c>)
 8002ed6:	f001 fbbf 	bl	8004658 <iprintf>
    printf("in p: %.3f V | in tr: %.1f \r\n", 
           sensor->base.raw_voltage, sensor->base.resistance);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6a1b      	ldr	r3, [r3, #32]
    printf("in p: %.3f V | in tr: %.1f \r\n", 
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f7fd faa2 	bl	8000428 <__aeabi_f2d>
 8002ee4:	4604      	mov	r4, r0
 8002ee6:	460d      	mov	r5, r1
           sensor->base.raw_voltage, sensor->base.resistance);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    printf("in p: %.3f V | in tr: %.1f \r\n", 
 8002eec:	4618      	mov	r0, r3
 8002eee:	f7fd fa9b 	bl	8000428 <__aeabi_f2d>
 8002ef2:	4602      	mov	r2, r0
 8002ef4:	460b      	mov	r3, r1
 8002ef6:	e9cd 2300 	strd	r2, r3, [sp]
 8002efa:	4622      	mov	r2, r4
 8002efc:	462b      	mov	r3, r5
 8002efe:	483e      	ldr	r0, [pc, #248]	@ (8002ff8 <PrintSensorDetails+0x160>)
 8002f00:	f001 fbaa 	bl	8004658 <iprintf>
    printf("Rs/R0: %.3f | R0: %.1f \r\n", 
           sensor->base.rs_r0_ratio, sensor->base.r0_value);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    printf("Rs/R0: %.3f | R0: %.1f \r\n", 
 8002f08:	4618      	mov	r0, r3
 8002f0a:	f7fd fa8d 	bl	8000428 <__aeabi_f2d>
 8002f0e:	4604      	mov	r4, r0
 8002f10:	460d      	mov	r5, r1
           sensor->base.rs_r0_ratio, sensor->base.r0_value);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    printf("Rs/R0: %.3f | R0: %.1f \r\n", 
 8002f16:	4618      	mov	r0, r3
 8002f18:	f7fd fa86 	bl	8000428 <__aeabi_f2d>
 8002f1c:	4602      	mov	r2, r0
 8002f1e:	460b      	mov	r3, r1
 8002f20:	e9cd 2300 	strd	r2, r3, [sp]
 8002f24:	4622      	mov	r2, r4
 8002f26:	462b      	mov	r3, r5
 8002f28:	4834      	ldr	r0, [pc, #208]	@ (8002ffc <PrintSensorDetails+0x164>)
 8002f2a:	f001 fb95 	bl	8004658 <iprintf>
    printf("Nng : %.1f %s (Lc: %.1f %s)\r\n", 
           sensor->gas_ppm, sensor->unit, sensor->filtered_ppm, sensor->unit);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    printf("Nng : %.1f %s (Lc: %.1f %s)\r\n", 
 8002f32:	4618      	mov	r0, r3
 8002f34:	f7fd fa78 	bl	8000428 <__aeabi_f2d>
 8002f38:	4604      	mov	r4, r0
 8002f3a:	460d      	mov	r5, r1
           sensor->gas_ppm, sensor->unit, sensor->filtered_ppm, sensor->unit);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	f103 0641 	add.w	r6, r3, #65	@ 0x41
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
    printf("Nng : %.1f %s (Lc: %.1f %s)\r\n", 
 8002f46:	4618      	mov	r0, r3
 8002f48:	f7fd fa6e 	bl	8000428 <__aeabi_f2d>
 8002f4c:	4602      	mov	r2, r0
 8002f4e:	460b      	mov	r3, r1
           sensor->gas_ppm, sensor->unit, sensor->filtered_ppm, sensor->unit);
 8002f50:	6879      	ldr	r1, [r7, #4]
 8002f52:	3141      	adds	r1, #65	@ 0x41
    printf("Nng : %.1f %s (Lc: %.1f %s)\r\n", 
 8002f54:	9104      	str	r1, [sp, #16]
 8002f56:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002f5a:	9600      	str	r6, [sp, #0]
 8002f5c:	4622      	mov	r2, r4
 8002f5e:	462b      	mov	r3, r5
 8002f60:	4827      	ldr	r0, [pc, #156]	@ (8003000 <PrintSensorDetails+0x168>)
 8002f62:	f001 fb79 	bl	8004658 <iprintf>
    printf("Digital: %s\r\n", sensor->base.digital_state ? "HIGH" : "LOW");
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d001      	beq.n	8002f74 <PrintSensorDetails+0xdc>
 8002f70:	4b24      	ldr	r3, [pc, #144]	@ (8003004 <PrintSensorDetails+0x16c>)
 8002f72:	e000      	b.n	8002f76 <PrintSensorDetails+0xde>
 8002f74:	4b24      	ldr	r3, [pc, #144]	@ (8003008 <PrintSensorDetails+0x170>)
 8002f76:	4619      	mov	r1, r3
 8002f78:	4824      	ldr	r0, [pc, #144]	@ (800300c <PrintSensorDetails+0x174>)
 8002f7a:	f001 fb6d 	bl	8004658 <iprintf>
    
    const char* alarm_text[] = {"Bnh thng", "Thp", "Cao", "NGUY HIM"};
 8002f7e:	4b24      	ldr	r3, [pc, #144]	@ (8003010 <PrintSensorDetails+0x178>)
 8002f80:	f107 0408 	add.w	r4, r7, #8
 8002f84:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002f86:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    printf("Cnh bo: %s (%.1f/%.1f/%.1f)\r\n", 
           alarm_text[sensor->alarm_level],
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
    printf("Cnh bo: %s (%.1f/%.1f/%.1f)\r\n", 
 8002f90:	009b      	lsls	r3, r3, #2
 8002f92:	3318      	adds	r3, #24
 8002f94:	443b      	add	r3, r7
 8002f96:	f853 6c10 	ldr.w	r6, [r3, #-16]
           sensor->threshold_low, sensor->threshold_high, sensor->threshold_danger);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
    printf("Cnh bo: %s (%.1f/%.1f/%.1f)\r\n", 
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	f7fd fa42 	bl	8000428 <__aeabi_f2d>
 8002fa4:	4680      	mov	r8, r0
 8002fa6:	4689      	mov	r9, r1
           sensor->threshold_low, sensor->threshold_high, sensor->threshold_danger);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
    printf("Cnh bo: %s (%.1f/%.1f/%.1f)\r\n", 
 8002fac:	4618      	mov	r0, r3
 8002fae:	f7fd fa3b 	bl	8000428 <__aeabi_f2d>
 8002fb2:	4604      	mov	r4, r0
 8002fb4:	460d      	mov	r5, r1
           sensor->threshold_low, sensor->threshold_high, sensor->threshold_danger);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
    printf("Cnh bo: %s (%.1f/%.1f/%.1f)\r\n", 
 8002fba:	4618      	mov	r0, r3
 8002fbc:	f7fd fa34 	bl	8000428 <__aeabi_f2d>
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	460b      	mov	r3, r1
 8002fc4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002fc8:	e9cd 4500 	strd	r4, r5, [sp]
 8002fcc:	4642      	mov	r2, r8
 8002fce:	464b      	mov	r3, r9
 8002fd0:	4631      	mov	r1, r6
 8002fd2:	4810      	ldr	r0, [pc, #64]	@ (8003014 <PrintSensorDetails+0x17c>)
 8002fd4:	f001 fb40 	bl	8004658 <iprintf>
}
 8002fd8:	bf00      	nop
 8002fda:	371c      	adds	r7, #28
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002fe2:	bf00      	nop
 8002fe4:	08008d0c 	.word	0x08008d0c
 8002fe8:	08008d20 	.word	0x08008d20
 8002fec:	08008d30 	.word	0x08008d30
 8002ff0:	08008d38 	.word	0x08008d38
 8002ff4:	08008d40 	.word	0x08008d40
 8002ff8:	08008d60 	.word	0x08008d60
 8002ffc:	08008d90 	.word	0x08008d90
 8003000:	08008dac 	.word	0x08008dac
 8003004:	08008dd8 	.word	0x08008dd8
 8003008:	08008de0 	.word	0x08008de0
 800300c:	08008de4 	.word	0x08008de4
 8003010:	08008e40 	.word	0x08008e40
 8003014:	08008df4 	.word	0x08008df4

08003018 <ReadADC_Voltage>:
 *
 *  Created on: Jun 30, 2025
 *      Author: FPTSHOP
 */
#include "sensor_hardware.h"
float ReadADC_Voltage(uint32_t channel) {
 8003018:	b580      	push	{r7, lr}
 800301a:	b086      	sub	sp, #24
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
    // c gi tr ADC trung bnh
    float adc_avg = ADCx_Read_TB(ADC1, channel, 10);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	b2db      	uxtb	r3, r3
 8003024:	220a      	movs	r2, #10
 8003026:	4619      	mov	r1, r3
 8003028:	480f      	ldr	r0, [pc, #60]	@ (8003068 <ReadADC_Voltage+0x50>)
 800302a:	f7ff f9f8 	bl	800241e <ADCx_Read_TB>
 800302e:	4603      	mov	r3, r0
 8003030:	4618      	mov	r0, r3
 8003032:	f7fd fe4f 	bl	8000cd4 <__aeabi_ui2f>
 8003036:	4603      	mov	r3, r0
 8003038:	617b      	str	r3, [r7, #20]
    
    // Chuyn i gi tr ADC sang in p ti chn ADC
    float adc_voltage = adc_avg * ADC_VREF / ADC_RESOLUTION;
 800303a:	490c      	ldr	r1, [pc, #48]	@ (800306c <ReadADC_Voltage+0x54>)
 800303c:	6978      	ldr	r0, [r7, #20]
 800303e:	f7fd fea1 	bl	8000d84 <__aeabi_fmul>
 8003042:	4603      	mov	r3, r0
 8003044:	490a      	ldr	r1, [pc, #40]	@ (8003070 <ReadADC_Voltage+0x58>)
 8003046:	4618      	mov	r0, r3
 8003048:	f7fd ff50 	bl	8000eec <__aeabi_fdiv>
 800304c:	4603      	mov	r3, r0
 800304e:	613b      	str	r3, [r7, #16]
    
    // Hiu chnh cho mch chia p  c in p thc ca cm bin
    float sensor_voltage = adc_voltage / VOLTAGE_DIVIDER_RATIO;
 8003050:	4908      	ldr	r1, [pc, #32]	@ (8003074 <ReadADC_Voltage+0x5c>)
 8003052:	6938      	ldr	r0, [r7, #16]
 8003054:	f7fd ff4a 	bl	8000eec <__aeabi_fdiv>
 8003058:	4603      	mov	r3, r0
 800305a:	60fb      	str	r3, [r7, #12]
    
    return sensor_voltage;
 800305c:	68fb      	ldr	r3, [r7, #12]
}
 800305e:	4618      	mov	r0, r3
 8003060:	3718      	adds	r7, #24
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	40012400 	.word	0x40012400
 800306c:	40533333 	.word	0x40533333
 8003070:	457ff000 	.word	0x457ff000
 8003074:	3f28f5c3 	.word	0x3f28f5c3

08003078 <ReadDigitalState>:
/**
 * @brief c trng thi digital
 */
uint8_t ReadDigitalState(GPIO_TypeDef* port, uint16_t pin) {
 8003078:	b580      	push	{r7, lr}
 800307a:	b082      	sub	sp, #8
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
 8003080:	460b      	mov	r3, r1
 8003082:	807b      	strh	r3, [r7, #2]
    return GPIOx_ReadPin(port , pin );
 8003084:	887b      	ldrh	r3, [r7, #2]
 8003086:	b2db      	uxtb	r3, r3
 8003088:	4619      	mov	r1, r3
 800308a:	6878      	ldr	r0, [r7, #4]
 800308c:	f7ff fb3a 	bl	8002704 <GPIOx_ReadPin>
 8003090:	4603      	mov	r3, r0
}
 8003092:	4618      	mov	r0, r3
 8003094:	3708      	adds	r7, #8
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}
	...

0800309c <CalculateResistance>:

/**
 * @brief Tnh in tr cm bin (hiu chnh cho ngun 5V)
 */
float CalculateResistance(float voltage) {
 800309c:	b580      	push	{r7, lr}
 800309e:	b082      	sub	sp, #8
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
    if(voltage <= 0.1f) return 0.0f;
 80030a4:	490e      	ldr	r1, [pc, #56]	@ (80030e0 <CalculateResistance+0x44>)
 80030a6:	6878      	ldr	r0, [r7, #4]
 80030a8:	f7fe f814 	bl	80010d4 <__aeabi_fcmple>
 80030ac:	4603      	mov	r3, r0
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d002      	beq.n	80030b8 <CalculateResistance+0x1c>
 80030b2:	f04f 0300 	mov.w	r3, #0
 80030b6:	e00e      	b.n	80030d6 <CalculateResistance+0x3a>
    
    // Cng thc tnh in tr cm bin vi ngun cp 5V
    // Rs = (Vcc - Vs) / Vs * RL
    // Trong : Vcc = 5V, Vs = in p o c, RL = in tr ti
    return ((SENSOR_VCC - voltage) / voltage) * LOAD_RESISTANCE;
 80030b8:	6879      	ldr	r1, [r7, #4]
 80030ba:	480a      	ldr	r0, [pc, #40]	@ (80030e4 <CalculateResistance+0x48>)
 80030bc:	f7fd fd58 	bl	8000b70 <__aeabi_fsub>
 80030c0:	4603      	mov	r3, r0
 80030c2:	6879      	ldr	r1, [r7, #4]
 80030c4:	4618      	mov	r0, r3
 80030c6:	f7fd ff11 	bl	8000eec <__aeabi_fdiv>
 80030ca:	4603      	mov	r3, r0
 80030cc:	4906      	ldr	r1, [pc, #24]	@ (80030e8 <CalculateResistance+0x4c>)
 80030ce:	4618      	mov	r0, r3
 80030d0:	f7fd fe58 	bl	8000d84 <__aeabi_fmul>
 80030d4:	4603      	mov	r3, r0
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	3708      	adds	r7, #8
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	bf00      	nop
 80030e0:	3dcccccd 	.word	0x3dcccccd
 80030e4:	40a00000 	.word	0x40a00000
 80030e8:	461c4000 	.word	0x461c4000

080030ec <CalculateGasPPM>:

/**
 * @brief Tnh nng  kh t t l Rs/R0
 */
float CalculateGasPPM(float rs_r0_ratio, float curve_a, float curve_b) {
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b084      	sub	sp, #16
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	60f8      	str	r0, [r7, #12]
 80030f4:	60b9      	str	r1, [r7, #8]
 80030f6:	607a      	str	r2, [r7, #4]
    if(rs_r0_ratio <= 0) return 0.0f;
 80030f8:	f04f 0100 	mov.w	r1, #0
 80030fc:	68f8      	ldr	r0, [r7, #12]
 80030fe:	f7fd ffe9 	bl	80010d4 <__aeabi_fcmple>
 8003102:	4603      	mov	r3, r0
 8003104:	2b00      	cmp	r3, #0
 8003106:	d002      	beq.n	800310e <CalculateGasPPM+0x22>
 8003108:	f04f 0300 	mov.w	r3, #0
 800310c:	e009      	b.n	8003122 <CalculateGasPPM+0x36>
    return curve_a * powf(rs_r0_ratio, curve_b);
 800310e:	6879      	ldr	r1, [r7, #4]
 8003110:	68f8      	ldr	r0, [r7, #12]
 8003112:	f004 ff3f 	bl	8007f94 <powf>
 8003116:	4603      	mov	r3, r0
 8003118:	68b9      	ldr	r1, [r7, #8]
 800311a:	4618      	mov	r0, r3
 800311c:	f7fd fe32 	bl	8000d84 <__aeabi_fmul>
 8003120:	4603      	mov	r3, r0
}
 8003122:	4618      	mov	r0, r3
 8003124:	3710      	adds	r7, #16
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}

0800312a <DetermineAlarmLevel>:

/**
 * @brief Xc nh mc cnh bo
 */
AlarmLevel_t DetermineAlarmLevel(float ppm, float low, float high, float danger) {
 800312a:	b580      	push	{r7, lr}
 800312c:	b084      	sub	sp, #16
 800312e:	af00      	add	r7, sp, #0
 8003130:	60f8      	str	r0, [r7, #12]
 8003132:	60b9      	str	r1, [r7, #8]
 8003134:	607a      	str	r2, [r7, #4]
 8003136:	603b      	str	r3, [r7, #0]
    if(ppm >= danger) return ALARM_DANGER;
 8003138:	6839      	ldr	r1, [r7, #0]
 800313a:	68f8      	ldr	r0, [r7, #12]
 800313c:	f7fd ffd4 	bl	80010e8 <__aeabi_fcmpge>
 8003140:	4603      	mov	r3, r0
 8003142:	2b00      	cmp	r3, #0
 8003144:	d001      	beq.n	800314a <DetermineAlarmLevel+0x20>
 8003146:	2303      	movs	r3, #3
 8003148:	e012      	b.n	8003170 <DetermineAlarmLevel+0x46>
    if(ppm >= high) return ALARM_HIGH;
 800314a:	6879      	ldr	r1, [r7, #4]
 800314c:	68f8      	ldr	r0, [r7, #12]
 800314e:	f7fd ffcb 	bl	80010e8 <__aeabi_fcmpge>
 8003152:	4603      	mov	r3, r0
 8003154:	2b00      	cmp	r3, #0
 8003156:	d001      	beq.n	800315c <DetermineAlarmLevel+0x32>
 8003158:	2302      	movs	r3, #2
 800315a:	e009      	b.n	8003170 <DetermineAlarmLevel+0x46>
    if(ppm >= low) return ALARM_LOW;
 800315c:	68b9      	ldr	r1, [r7, #8]
 800315e:	68f8      	ldr	r0, [r7, #12]
 8003160:	f7fd ffc2 	bl	80010e8 <__aeabi_fcmpge>
 8003164:	4603      	mov	r3, r0
 8003166:	2b00      	cmp	r3, #0
 8003168:	d001      	beq.n	800316e <DetermineAlarmLevel+0x44>
 800316a:	2301      	movs	r3, #1
 800316c:	e000      	b.n	8003170 <DetermineAlarmLevel+0x46>
    return ALARM_NORMAL;
 800316e:	2300      	movs	r3, #0
}
 8003170:	4618      	mov	r0, r3
 8003172:	3710      	adds	r7, #16
 8003174:	46bd      	mov	sp, r7
 8003176:	bd80      	pop	{r7, pc}

08003178 <InitSensorSystem>:
static SensorSystem_t history_buffer[HISTORY_BUFFER_SIZE];
static uint8_t history_index = 0;

// Cc define khc cn thit
#define MAIN_LOOP_DELAY 60000  // 1 pht = 60000ms
void InitSensorSystem(void) {
 8003178:	b580      	push	{r7, lr}
 800317a:	b084      	sub	sp, #16
 800317c:	af02      	add	r7, sp, #8
    printf("\r\n=== KHI TO H THNG CM BIN ===\r\n");
 800317e:	4838      	ldr	r0, [pc, #224]	@ (8003260 <InitSensorSystem+0xe8>)
 8003180:	f001 fad2 	bl	8004728 <puts>
    
    // Reset ton b h thng
    memset(&g_sensor_system, 0, sizeof(SensorSystem_t));
 8003184:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003188:	2100      	movs	r1, #0
 800318a:	4836      	ldr	r0, [pc, #216]	@ (8003264 <InitSensorSystem+0xec>)
 800318c:	f001 fbcc 	bl	8004928 <memset>
    memset(history_buffer, 0, sizeof(history_buffer));
 8003190:	f643 42f0 	movw	r2, #15600	@ 0x3cf0
 8003194:	2100      	movs	r1, #0
 8003196:	4834      	ldr	r0, [pc, #208]	@ (8003268 <InitSensorSystem+0xf0>)
 8003198:	f001 fbc6 	bl	8004928 <memset>
    
    // Khi to tng cm bin
    InitMQ137Sensor(&g_sensor_system.mq137);
 800319c:	4831      	ldr	r0, [pc, #196]	@ (8003264 <InitSensorSystem+0xec>)
 800319e:	f7ff fca5 	bl	8002aec <InitMQ137Sensor>
    InitMQ135Sensor(&g_sensor_system.mq135);
 80031a2:	4832      	ldr	r0, [pc, #200]	@ (800326c <InitSensorSystem+0xf4>)
 80031a4:	f7ff fd06 	bl	8002bb4 <InitMQ135Sensor>
    
    // MQ137 Digital Pin
    GPIOx_Init(MQ137_DIGITAL_PORT ,MQ137_DIGITAL_PIN ,MODE_INPUT ,PU,0)  ; 
 80031a8:	2300      	movs	r3, #0
 80031aa:	9300      	str	r3, [sp, #0]
 80031ac:	2301      	movs	r3, #1
 80031ae:	2200      	movs	r2, #0
 80031b0:	2108      	movs	r1, #8
 80031b2:	482f      	ldr	r0, [pc, #188]	@ (8003270 <InitSensorSystem+0xf8>)
 80031b4:	f7ff fa08 	bl	80025c8 <GPIOx_Init>
    // MQ135 Digital Pin
    GPIOx_Init(MQ135_DIGITAL_PORT ,MQ135_DIGITAL_PIN ,MODE_INPUT ,PU,0)  ;
 80031b8:	2300      	movs	r3, #0
 80031ba:	9300      	str	r3, [sp, #0]
 80031bc:	2301      	movs	r3, #1
 80031be:	2200      	movs	r2, #0
 80031c0:	2110      	movs	r1, #16
 80031c2:	482b      	ldr	r0, [pc, #172]	@ (8003270 <InitSensorSystem+0xf8>)
 80031c4:	f7ff fa00 	bl	80025c8 <GPIOx_Init>
    ADCx_Init(ADC1,MQ137_ADC_CHANNEL); // Khi to ADC cho MQ137
 80031c8:	2100      	movs	r1, #0
 80031ca:	482a      	ldr	r0, [pc, #168]	@ (8003274 <InitSensorSystem+0xfc>)
 80031cc:	f7fe ffa8 	bl	8002120 <ADCx_Init>
    ADCx_Init(ADC1,MQ135_ADC_CHANNEL); // Khi to ADC cho MQ135
 80031d0:	2101      	movs	r1, #1
 80031d2:	4828      	ldr	r0, [pc, #160]	@ (8003274 <InitSensorSystem+0xfc>)
 80031d4:	f7fe ffa4 	bl	8002120 <ADCx_Init>
    
    
    // Cp nht trng thi h thng
    g_sensor_system.active_sensor_count = 2;
 80031d8:	4b22      	ldr	r3, [pc, #136]	@ (8003264 <InitSensorSystem+0xec>)
 80031da:	2202      	movs	r2, #2
 80031dc:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
    g_sensor_system.last_update = HAL_GetTick();
 80031e0:	f7fe faa4 	bl	800172c <HAL_GetTick>
 80031e4:	4603      	mov	r3, r0
 80031e6:	4a1f      	ldr	r2, [pc, #124]	@ (8003264 <InitSensorSystem+0xec>)
 80031e8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
    
    printf(" Khi to MQ137 (NH3): %s\r\n", g_sensor_system.mq137.base.is_enabled ? "OK" : "FAIL");
 80031ec:	4b1d      	ldr	r3, [pc, #116]	@ (8003264 <InitSensorSystem+0xec>)
 80031ee:	7c9b      	ldrb	r3, [r3, #18]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d001      	beq.n	80031f8 <InitSensorSystem+0x80>
 80031f4:	4b20      	ldr	r3, [pc, #128]	@ (8003278 <InitSensorSystem+0x100>)
 80031f6:	e000      	b.n	80031fa <InitSensorSystem+0x82>
 80031f8:	4b20      	ldr	r3, [pc, #128]	@ (800327c <InitSensorSystem+0x104>)
 80031fa:	4619      	mov	r1, r3
 80031fc:	4820      	ldr	r0, [pc, #128]	@ (8003280 <InitSensorSystem+0x108>)
 80031fe:	f001 fa2b 	bl	8004658 <iprintf>
    printf(" Khi to MQ135 (CO2): %s\r\n", g_sensor_system.mq135.base.is_enabled ? "OK" : "FAIL");
 8003202:	4b18      	ldr	r3, [pc, #96]	@ (8003264 <InitSensorSystem+0xec>)
 8003204:	f893 308a 	ldrb.w	r3, [r3, #138]	@ 0x8a
 8003208:	2b00      	cmp	r3, #0
 800320a:	d001      	beq.n	8003210 <InitSensorSystem+0x98>
 800320c:	4b1a      	ldr	r3, [pc, #104]	@ (8003278 <InitSensorSystem+0x100>)
 800320e:	e000      	b.n	8003212 <InitSensorSystem+0x9a>
 8003210:	4b1a      	ldr	r3, [pc, #104]	@ (800327c <InitSensorSystem+0x104>)
 8003212:	4619      	mov	r1, r3
 8003214:	481b      	ldr	r0, [pc, #108]	@ (8003284 <InitSensorSystem+0x10c>)
 8003216:	f001 fa1f 	bl	8004658 <iprintf>
    printf(" Cm bin hot ng: %d/2\r\n", g_sensor_system.active_sensor_count);
 800321a:	4b12      	ldr	r3, [pc, #72]	@ (8003264 <InitSensorSystem+0xec>)
 800321c:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 8003220:	4619      	mov	r1, r3
 8003222:	4819      	ldr	r0, [pc, #100]	@ (8003288 <InitSensorSystem+0x110>)
 8003224:	f001 fa18 	bl	8004658 <iprintf>
    
    // Thi gian n nh
    printf(" ang n nh cm bin...\r\n");
 8003228:	4818      	ldr	r0, [pc, #96]	@ (800328c <InitSensorSystem+0x114>)
 800322a:	f001 fa7d 	bl	8004728 <puts>
    for(int i = 30; i > 0; i--) {
 800322e:	231e      	movs	r3, #30
 8003230:	607b      	str	r3, [r7, #4]
 8003232:	e00a      	b.n	800324a <InitSensorSystem+0xd2>
        printf("n nh: %d giy\r", i);
 8003234:	6879      	ldr	r1, [r7, #4]
 8003236:	4816      	ldr	r0, [pc, #88]	@ (8003290 <InitSensorSystem+0x118>)
 8003238:	f001 fa0e 	bl	8004658 <iprintf>
        HAL_Delay(1000);
 800323c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003240:	f7fe fa7e 	bl	8001740 <HAL_Delay>
    for(int i = 30; i > 0; i--) {
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	3b01      	subs	r3, #1
 8003248:	607b      	str	r3, [r7, #4]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2b00      	cmp	r3, #0
 800324e:	dcf1      	bgt.n	8003234 <InitSensorSystem+0xbc>
    }
    printf("\r\n H thng sn sng!\r\n");
 8003250:	4810      	ldr	r0, [pc, #64]	@ (8003294 <InitSensorSystem+0x11c>)
 8003252:	f001 fa69 	bl	8004728 <puts>
}
 8003256:	bf00      	nop
 8003258:	3708      	adds	r7, #8
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}
 800325e:	bf00      	nop
 8003260:	08008e50 	.word	0x08008e50
 8003264:	20000350 	.word	0x20000350
 8003268:	20000454 	.word	0x20000454
 800326c:	200003c8 	.word	0x200003c8
 8003270:	40010800 	.word	0x40010800
 8003274:	40012400 	.word	0x40012400
 8003278:	08008e84 	.word	0x08008e84
 800327c:	08008e88 	.word	0x08008e88
 8003280:	08008e90 	.word	0x08008e90
 8003284:	08008eb4 	.word	0x08008eb4
 8003288:	08008ed8 	.word	0x08008ed8
 800328c:	08008f00 	.word	0x08008f00
 8003290:	08008f28 	.word	0x08008f28
 8003294:	08008f40 	.word	0x08008f40

08003298 <ProcessAllSensors>:
void ProcessAllSensors(void) {
 8003298:	b580      	push	{r7, lr}
 800329a:	b082      	sub	sp, #8
 800329c:	af00      	add	r7, sp, #0
    uint32_t current_time = HAL_GetTick();
 800329e:	f7fe fa45 	bl	800172c <HAL_GetTick>
 80032a2:	6078      	str	r0, [r7, #4]
    printf  ("\r\n=== X L CM BIN TI %lu ms ===\r\n", current_time);
 80032a4:	6879      	ldr	r1, [r7, #4]
 80032a6:	4819      	ldr	r0, [pc, #100]	@ (800330c <ProcessAllSensors+0x74>)
 80032a8:	f001 f9d6 	bl	8004658 <iprintf>
    // X l tng cm bin
    if(g_sensor_system.mq137.base.is_enabled) {
 80032ac:	4b18      	ldr	r3, [pc, #96]	@ (8003310 <ProcessAllSensors+0x78>)
 80032ae:	7c9b      	ldrb	r3, [r3, #18]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d002      	beq.n	80032ba <ProcessAllSensors+0x22>
        ProcessGasSensor(&g_sensor_system.mq137);
 80032b4:	4816      	ldr	r0, [pc, #88]	@ (8003310 <ProcessAllSensors+0x78>)
 80032b6:	f7ff fce1 	bl	8002c7c <ProcessGasSensor>

    }
        

    if(g_sensor_system.mq135.base.is_enabled) {
 80032ba:	4b15      	ldr	r3, [pc, #84]	@ (8003310 <ProcessAllSensors+0x78>)
 80032bc:	f893 308a 	ldrb.w	r3, [r3, #138]	@ 0x8a
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d002      	beq.n	80032ca <ProcessAllSensors+0x32>
        ProcessGasSensor(&g_sensor_system.mq135);
 80032c4:	4813      	ldr	r0, [pc, #76]	@ (8003314 <ProcessAllSensors+0x7c>)
 80032c6:	f7ff fcd9 	bl	8002c7c <ProcessGasSensor>
    }
    // Cp nht trng thi h thng
    UpdateSystemStatus();
 80032ca:	f000 fa3d 	bl	8003748 <UpdateSystemStatus>
    
    // Lu lch s
    SaveToHistory();
 80032ce:	f000 fa0b 	bl	80036e8 <SaveToHistory>
    
    // Cp nht thng k
    g_sensor_system.total_readings++;
 80032d2:	4b0f      	ldr	r3, [pc, #60]	@ (8003310 <ProcessAllSensors+0x78>)
 80032d4:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 80032d8:	3301      	adds	r3, #1
 80032da:	4a0d      	ldr	r2, [pc, #52]	@ (8003310 <ProcessAllSensors+0x78>)
 80032dc:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
    g_sensor_system.last_update = current_time;
 80032e0:	4a0b      	ldr	r2, [pc, #44]	@ (8003310 <ProcessAllSensors+0x78>)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
    g_sensor_system.uptime_minutes = current_time / 60000.0f;
 80032e8:	6878      	ldr	r0, [r7, #4]
 80032ea:	f7fd fcf3 	bl	8000cd4 <__aeabi_ui2f>
 80032ee:	4603      	mov	r3, r0
 80032f0:	4909      	ldr	r1, [pc, #36]	@ (8003318 <ProcessAllSensors+0x80>)
 80032f2:	4618      	mov	r0, r3
 80032f4:	f7fd fdfa 	bl	8000eec <__aeabi_fdiv>
 80032f8:	4603      	mov	r3, r0
 80032fa:	461a      	mov	r2, r3
 80032fc:	4b04      	ldr	r3, [pc, #16]	@ (8003310 <ProcessAllSensors+0x78>)
 80032fe:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
}
 8003302:	bf00      	nop
 8003304:	3708      	adds	r7, #8
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}
 800330a:	bf00      	nop
 800330c:	08008f64 	.word	0x08008f64
 8003310:	20000350 	.word	0x20000350
 8003314:	200003c8 	.word	0x200003c8
 8003318:	476a6000 	.word	0x476a6000

0800331c <DisplaySystemStatus>:
/**
 * @brief Hin th trng thi h thng
 */
void DisplaySystemStatus(void) {
 800331c:	b590      	push	{r4, r7, lr}
 800331e:	b089      	sub	sp, #36	@ 0x24
 8003320:	af00      	add	r7, sp, #0
    printf("\r\n=== TRNG THI H THNG CM BIN ===\r\n");
 8003322:	4829      	ldr	r0, [pc, #164]	@ (80033c8 <DisplaySystemStatus+0xac>)
 8003324:	f001 fa00 	bl	8004728 <puts>
    printf("Thi gian: %lu ms | Uptime: %.1f pht\r\n", 
 8003328:	f7fe fa00 	bl	800172c <HAL_GetTick>
 800332c:	4604      	mov	r4, r0
           HAL_GetTick(), g_sensor_system.uptime_minutes);
 800332e:	4b27      	ldr	r3, [pc, #156]	@ (80033cc <DisplaySystemStatus+0xb0>)
 8003330:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
    printf("Thi gian: %lu ms | Uptime: %.1f pht\r\n", 
 8003334:	4618      	mov	r0, r3
 8003336:	f7fd f877 	bl	8000428 <__aeabi_f2d>
 800333a:	4602      	mov	r2, r0
 800333c:	460b      	mov	r3, r1
 800333e:	4621      	mov	r1, r4
 8003340:	4823      	ldr	r0, [pc, #140]	@ (80033d0 <DisplaySystemStatus+0xb4>)
 8003342:	f001 f989 	bl	8004658 <iprintf>
    
    // Hin th MQ137
    PrintSensorDetails(&g_sensor_system.mq137);
 8003346:	4821      	ldr	r0, [pc, #132]	@ (80033cc <DisplaySystemStatus+0xb0>)
 8003348:	f7ff fda6 	bl	8002e98 <PrintSensorDetails>
    
    // Hin th MQ135
    PrintSensorDetails(&g_sensor_system.mq135);
 800334c:	4821      	ldr	r0, [pc, #132]	@ (80033d4 <DisplaySystemStatus+0xb8>)
 800334e:	f7ff fda3 	bl	8002e98 <PrintSensorDetails>
    
    // Trng thi tng th
    printf("\r\n--- H THNG ---\r\n");
 8003352:	4821      	ldr	r0, [pc, #132]	@ (80033d8 <DisplaySystemStatus+0xbc>)
 8003354:	f001 f9e8 	bl	8004728 <puts>
    const char* status_text[] = {"LI", "C bn", "Tt", "Ti u"};
 8003358:	4b20      	ldr	r3, [pc, #128]	@ (80033dc <DisplaySystemStatus+0xc0>)
 800335a:	f107 0410 	add.w	r4, r7, #16
 800335e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003360:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    const char* alarm_text[] = {"Bnh thng", "Thp", "Cao", "NGUY HIM"};
 8003364:	4b1e      	ldr	r3, [pc, #120]	@ (80033e0 <DisplaySystemStatus+0xc4>)
 8003366:	463c      	mov	r4, r7
 8003368:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800336a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    
    printf("Trng thi: %s (%d/2 cm bin hot ng)\r\n", 
           status_text[g_sensor_system.system_status], g_sensor_system.active_sensor_count);
 800336e:	4b17      	ldr	r3, [pc, #92]	@ (80033cc <DisplaySystemStatus+0xb0>)
 8003370:	f893 30f1 	ldrb.w	r3, [r3, #241]	@ 0xf1
    printf("Trng thi: %s (%d/2 cm bin hot ng)\r\n", 
 8003374:	009b      	lsls	r3, r3, #2
 8003376:	3320      	adds	r3, #32
 8003378:	443b      	add	r3, r7
 800337a:	f853 3c10 	ldr.w	r3, [r3, #-16]
           status_text[g_sensor_system.system_status], g_sensor_system.active_sensor_count);
 800337e:	4a13      	ldr	r2, [pc, #76]	@ (80033cc <DisplaySystemStatus+0xb0>)
 8003380:	f892 20f0 	ldrb.w	r2, [r2, #240]	@ 0xf0
    printf("Trng thi: %s (%d/2 cm bin hot ng)\r\n", 
 8003384:	4619      	mov	r1, r3
 8003386:	4817      	ldr	r0, [pc, #92]	@ (80033e4 <DisplaySystemStatus+0xc8>)
 8003388:	f001 f966 	bl	8004658 <iprintf>
    printf("Cnh bo tng th: %s\r\n", alarm_text[g_sensor_system.system_alarm]);
 800338c:	4b0f      	ldr	r3, [pc, #60]	@ (80033cc <DisplaySystemStatus+0xb0>)
 800338e:	f893 30f2 	ldrb.w	r3, [r3, #242]	@ 0xf2
 8003392:	009b      	lsls	r3, r3, #2
 8003394:	3320      	adds	r3, #32
 8003396:	443b      	add	r3, r7
 8003398:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800339c:	4619      	mov	r1, r3
 800339e:	4812      	ldr	r0, [pc, #72]	@ (80033e8 <DisplaySystemStatus+0xcc>)
 80033a0:	f001 f95a 	bl	8004658 <iprintf>
    printf("Tng s o: %lu | Li: %lu\r\n", 
 80033a4:	4b09      	ldr	r3, [pc, #36]	@ (80033cc <DisplaySystemStatus+0xb0>)
 80033a6:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 80033aa:	4a08      	ldr	r2, [pc, #32]	@ (80033cc <DisplaySystemStatus+0xb0>)
 80033ac:	f8d2 20fc 	ldr.w	r2, [r2, #252]	@ 0xfc
 80033b0:	4619      	mov	r1, r3
 80033b2:	480e      	ldr	r0, [pc, #56]	@ (80033ec <DisplaySystemStatus+0xd0>)
 80033b4:	f001 f950 	bl	8004658 <iprintf>
           g_sensor_system.total_readings, g_sensor_system.error_count);
    
    printf("=====================================\r\n");
 80033b8:	480d      	ldr	r0, [pc, #52]	@ (80033f0 <DisplaySystemStatus+0xd4>)
 80033ba:	f001 f9b5 	bl	8004728 <puts>
}
 80033be:	bf00      	nop
 80033c0:	3724      	adds	r7, #36	@ 0x24
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd90      	pop	{r4, r7, pc}
 80033c6:	bf00      	nop
 80033c8:	08008f94 	.word	0x08008f94
 80033cc:	20000350 	.word	0x20000350
 80033d0:	08008fc8 	.word	0x08008fc8
 80033d4:	200003c8 	.word	0x200003c8
 80033d8:	08008ff4 	.word	0x08008ff4
 80033dc:	080090d8 	.word	0x080090d8
 80033e0:	08009110 	.word	0x08009110
 80033e4:	0800900c 	.word	0x0800900c
 80033e8:	08009044 	.word	0x08009044
 80033ec:	08009064 	.word	0x08009064
 80033f0:	08009088 	.word	0x08009088

080033f4 <TestSensorSystem>:

/**
 * @brief Test h thng
 */
void TestSensorSystem(void) {
 80033f4:	b5b0      	push	{r4, r5, r7, lr}
 80033f6:	b084      	sub	sp, #16
 80033f8:	af02      	add	r7, sp, #8
    printf("\r\n=== TEST H THNG CM BIN ===\r\n");
 80033fa:	4826      	ldr	r0, [pc, #152]	@ (8003494 <TestSensorSystem+0xa0>)
 80033fc:	f001 f994 	bl	8004728 <puts>
    
    for(int i = 0; i < 10; i++) {
 8003400:	2300      	movs	r3, #0
 8003402:	607b      	str	r3, [r7, #4]
 8003404:	e03c      	b.n	8003480 <TestSensorSystem+0x8c>
        printf("Test ln %d:\r\n", i + 1);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	3301      	adds	r3, #1
 800340a:	4619      	mov	r1, r3
 800340c:	4822      	ldr	r0, [pc, #136]	@ (8003498 <TestSensorSystem+0xa4>)
 800340e:	f001 f923 	bl	8004658 <iprintf>
        
        ProcessAllSensors();
 8003412:	f7ff ff41 	bl	8003298 <ProcessAllSensors>
        
        printf("  MQ137: %.1f ppm NH3 (Alarm: %d)\r\n", 
               GetNH3_PPM(), GetNH3AlarmLevel());
 8003416:	f000 f911 	bl	800363c <GetNH3_PPM>
 800341a:	4603      	mov	r3, r0
        printf("  MQ137: %.1f ppm NH3 (Alarm: %d)\r\n", 
 800341c:	4618      	mov	r0, r3
 800341e:	f7fd f803 	bl	8000428 <__aeabi_f2d>
 8003422:	4604      	mov	r4, r0
 8003424:	460d      	mov	r5, r1
               GetNH3_PPM(), GetNH3AlarmLevel());
 8003426:	f000 f92f 	bl	8003688 <GetNH3AlarmLevel>
 800342a:	4603      	mov	r3, r0
        printf("  MQ137: %.1f ppm NH3 (Alarm: %d)\r\n", 
 800342c:	9300      	str	r3, [sp, #0]
 800342e:	4622      	mov	r2, r4
 8003430:	462b      	mov	r3, r5
 8003432:	481a      	ldr	r0, [pc, #104]	@ (800349c <TestSensorSystem+0xa8>)
 8003434:	f001 f910 	bl	8004658 <iprintf>
        printf("  MQ135: %.1f ppm CO2 (Alarm: %d)\r\n", 
               GetCO2_PPM(), GetCO2AlarmLevel());
 8003438:	f000 f912 	bl	8003660 <GetCO2_PPM>
 800343c:	4603      	mov	r3, r0
        printf("  MQ135: %.1f ppm CO2 (Alarm: %d)\r\n", 
 800343e:	4618      	mov	r0, r3
 8003440:	f7fc fff2 	bl	8000428 <__aeabi_f2d>
 8003444:	4604      	mov	r4, r0
 8003446:	460d      	mov	r5, r1
               GetCO2_PPM(), GetCO2AlarmLevel());
 8003448:	f000 f92a 	bl	80036a0 <GetCO2AlarmLevel>
 800344c:	4603      	mov	r3, r0
        printf("  MQ135: %.1f ppm CO2 (Alarm: %d)\r\n", 
 800344e:	9300      	str	r3, [sp, #0]
 8003450:	4622      	mov	r2, r4
 8003452:	462b      	mov	r3, r5
 8003454:	4812      	ldr	r0, [pc, #72]	@ (80034a0 <TestSensorSystem+0xac>)
 8003456:	f001 f8ff 	bl	8004658 <iprintf>
        printf("  H thng: Status=%d, Alarm=%d\r\n\r\n", 
               GetSystemStatus(), GetSystemAlarmLevel());
 800345a:	f000 f939 	bl	80036d0 <GetSystemStatus>
 800345e:	4603      	mov	r3, r0
        printf("  H thng: Status=%d, Alarm=%d\r\n\r\n", 
 8003460:	461c      	mov	r4, r3
               GetSystemStatus(), GetSystemAlarmLevel());
 8003462:	f000 f929 	bl	80036b8 <GetSystemAlarmLevel>
 8003466:	4603      	mov	r3, r0
        printf("  H thng: Status=%d, Alarm=%d\r\n\r\n", 
 8003468:	461a      	mov	r2, r3
 800346a:	4621      	mov	r1, r4
 800346c:	480d      	ldr	r0, [pc, #52]	@ (80034a4 <TestSensorSystem+0xb0>)
 800346e:	f001 f8f3 	bl	8004658 <iprintf>
        
        HAL_Delay(3000);
 8003472:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8003476:	f7fe f963 	bl	8001740 <HAL_Delay>
    for(int i = 0; i < 10; i++) {
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	3301      	adds	r3, #1
 800347e:	607b      	str	r3, [r7, #4]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2b09      	cmp	r3, #9
 8003484:	ddbf      	ble.n	8003406 <TestSensorSystem+0x12>
    }
    
    printf(" Test hon tt!\r\n");
 8003486:	4808      	ldr	r0, [pc, #32]	@ (80034a8 <TestSensorSystem+0xb4>)
 8003488:	f001 f94e 	bl	8004728 <puts>
}
 800348c:	bf00      	nop
 800348e:	3708      	adds	r7, #8
 8003490:	46bd      	mov	sp, r7
 8003492:	bdb0      	pop	{r4, r5, r7, pc}
 8003494:	08009120 	.word	0x08009120
 8003498:	0800914c 	.word	0x0800914c
 800349c:	08009160 	.word	0x08009160
 80034a0:	08009184 	.word	0x08009184
 80034a4:	080091a8 	.word	0x080091a8
 80034a8:	080091d0 	.word	0x080091d0

080034ac <CalibrateSensors>:
/**
 * @brief Hiu chun cm bin
 */
void CalibrateSensors(void) {
 80034ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80034ae:	b089      	sub	sp, #36	@ 0x24
 80034b0:	af02      	add	r7, sp, #8
    printf("\r\n=== HIU CHUN CM BIN ===\r\n");
 80034b2:	4854      	ldr	r0, [pc, #336]	@ (8003604 <CalibrateSensors+0x158>)
 80034b4:	f001 f938 	bl	8004728 <puts>
    printf("t cm bin trong khng kh sch...\r\n");
 80034b8:	4853      	ldr	r0, [pc, #332]	@ (8003608 <CalibrateSensors+0x15c>)
 80034ba:	f001 f935 	bl	8004728 <puts>
    printf("ang o R0 trong 30 giy...\r\n");
 80034be:	4853      	ldr	r0, [pc, #332]	@ (800360c <CalibrateSensors+0x160>)
 80034c0:	f001 f932 	bl	8004728 <puts>
    
    float mq137_r0_sum = 0;
 80034c4:	f04f 0300 	mov.w	r3, #0
 80034c8:	617b      	str	r3, [r7, #20]
    float mq135_r0_sum = 0;
 80034ca:	f04f 0300 	mov.w	r3, #0
 80034ce:	613b      	str	r3, [r7, #16]
    int valid_samples = 0;
 80034d0:	2300      	movs	r3, #0
 80034d2:	60fb      	str	r3, [r7, #12]
    
    for(int i = 0; i < 30; i++) {
 80034d4:	2300      	movs	r3, #0
 80034d6:	60bb      	str	r3, [r7, #8]
 80034d8:	e03e      	b.n	8003558 <CalibrateSensors+0xac>
        ProcessAllSensors();
 80034da:	f7ff fedd 	bl	8003298 <ProcessAllSensors>
        
        if(g_sensor_system.mq137.base.is_valid && g_sensor_system.mq135.base.is_valid) {
 80034de:	4b4c      	ldr	r3, [pc, #304]	@ (8003610 <CalibrateSensors+0x164>)
 80034e0:	7cdb      	ldrb	r3, [r3, #19]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d018      	beq.n	8003518 <CalibrateSensors+0x6c>
 80034e6:	4b4a      	ldr	r3, [pc, #296]	@ (8003610 <CalibrateSensors+0x164>)
 80034e8:	f893 308b 	ldrb.w	r3, [r3, #139]	@ 0x8b
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d013      	beq.n	8003518 <CalibrateSensors+0x6c>
            mq137_r0_sum += g_sensor_system.mq137.base.resistance;
 80034f0:	4b47      	ldr	r3, [pc, #284]	@ (8003610 <CalibrateSensors+0x164>)
 80034f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034f4:	4619      	mov	r1, r3
 80034f6:	6978      	ldr	r0, [r7, #20]
 80034f8:	f7fd fb3c 	bl	8000b74 <__addsf3>
 80034fc:	4603      	mov	r3, r0
 80034fe:	617b      	str	r3, [r7, #20]
            mq135_r0_sum += g_sensor_system.mq135.base.resistance;
 8003500:	4b43      	ldr	r3, [pc, #268]	@ (8003610 <CalibrateSensors+0x164>)
 8003502:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003506:	4619      	mov	r1, r3
 8003508:	6938      	ldr	r0, [r7, #16]
 800350a:	f7fd fb33 	bl	8000b74 <__addsf3>
 800350e:	4603      	mov	r3, r0
 8003510:	613b      	str	r3, [r7, #16]
            valid_samples++;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	3301      	adds	r3, #1
 8003516:	60fb      	str	r3, [r7, #12]
        }
        
        printf("Mu %d: MQ137=%.1f, MQ135=%.1f\r\n", 
 8003518:	68bb      	ldr	r3, [r7, #8]
 800351a:	1c5e      	adds	r6, r3, #1
               i+1, g_sensor_system.mq137.base.resistance, g_sensor_system.mq135.base.resistance);
 800351c:	4b3c      	ldr	r3, [pc, #240]	@ (8003610 <CalibrateSensors+0x164>)
 800351e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        printf("Mu %d: MQ137=%.1f, MQ135=%.1f\r\n", 
 8003520:	4618      	mov	r0, r3
 8003522:	f7fc ff81 	bl	8000428 <__aeabi_f2d>
 8003526:	4604      	mov	r4, r0
 8003528:	460d      	mov	r5, r1
               i+1, g_sensor_system.mq137.base.resistance, g_sensor_system.mq135.base.resistance);
 800352a:	4b39      	ldr	r3, [pc, #228]	@ (8003610 <CalibrateSensors+0x164>)
 800352c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
        printf("Mu %d: MQ137=%.1f, MQ135=%.1f\r\n", 
 8003530:	4618      	mov	r0, r3
 8003532:	f7fc ff79 	bl	8000428 <__aeabi_f2d>
 8003536:	4602      	mov	r2, r0
 8003538:	460b      	mov	r3, r1
 800353a:	e9cd 2300 	strd	r2, r3, [sp]
 800353e:	4622      	mov	r2, r4
 8003540:	462b      	mov	r3, r5
 8003542:	4631      	mov	r1, r6
 8003544:	4833      	ldr	r0, [pc, #204]	@ (8003614 <CalibrateSensors+0x168>)
 8003546:	f001 f887 	bl	8004658 <iprintf>
        
        HAL_Delay(1000);
 800354a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800354e:	f7fe f8f7 	bl	8001740 <HAL_Delay>
    for(int i = 0; i < 30; i++) {
 8003552:	68bb      	ldr	r3, [r7, #8]
 8003554:	3301      	adds	r3, #1
 8003556:	60bb      	str	r3, [r7, #8]
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	2b1d      	cmp	r3, #29
 800355c:	ddbd      	ble.n	80034da <CalibrateSensors+0x2e>
    }
    
    if(valid_samples > 0) {
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	2b00      	cmp	r3, #0
 8003562:	dd48      	ble.n	80035f6 <CalibrateSensors+0x14a>
        float mq137_r0_avg = mq137_r0_sum / valid_samples;
 8003564:	68f8      	ldr	r0, [r7, #12]
 8003566:	f7fd fbb9 	bl	8000cdc <__aeabi_i2f>
 800356a:	4603      	mov	r3, r0
 800356c:	4619      	mov	r1, r3
 800356e:	6978      	ldr	r0, [r7, #20]
 8003570:	f7fd fcbc 	bl	8000eec <__aeabi_fdiv>
 8003574:	4603      	mov	r3, r0
 8003576:	607b      	str	r3, [r7, #4]
        float mq135_r0_avg = mq135_r0_sum / valid_samples;
 8003578:	68f8      	ldr	r0, [r7, #12]
 800357a:	f7fd fbaf 	bl	8000cdc <__aeabi_i2f>
 800357e:	4603      	mov	r3, r0
 8003580:	4619      	mov	r1, r3
 8003582:	6938      	ldr	r0, [r7, #16]
 8003584:	f7fd fcb2 	bl	8000eec <__aeabi_fdiv>
 8003588:	4603      	mov	r3, r0
 800358a:	603b      	str	r3, [r7, #0]
        
        // Cp nht gi tr R0
        g_sensor_system.mq137.base.r0_value = mq137_r0_avg;
 800358c:	4a20      	ldr	r2, [pc, #128]	@ (8003610 <CalibrateSensors+0x164>)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6353      	str	r3, [r2, #52]	@ 0x34
        g_sensor_system.mq135.base.r0_value = mq135_r0_avg;
 8003592:	4a1f      	ldr	r2, [pc, #124]	@ (8003610 <CalibrateSensors+0x164>)
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac
        
        printf("\r\n=== KT QU HIU CHUN ===\r\n");
 800359a:	481f      	ldr	r0, [pc, #124]	@ (8003618 <CalibrateSensors+0x16c>)
 800359c:	f001 f8c4 	bl	8004728 <puts>
        printf("MQ137 R0: %.1f \r\n", mq137_r0_avg);
 80035a0:	6878      	ldr	r0, [r7, #4]
 80035a2:	f7fc ff41 	bl	8000428 <__aeabi_f2d>
 80035a6:	4602      	mov	r2, r0
 80035a8:	460b      	mov	r3, r1
 80035aa:	481c      	ldr	r0, [pc, #112]	@ (800361c <CalibrateSensors+0x170>)
 80035ac:	f001 f854 	bl	8004658 <iprintf>
        printf("MQ135 R0: %.1f \r\n", mq135_r0_avg);
 80035b0:	6838      	ldr	r0, [r7, #0]
 80035b2:	f7fc ff39 	bl	8000428 <__aeabi_f2d>
 80035b6:	4602      	mov	r2, r0
 80035b8:	460b      	mov	r3, r1
 80035ba:	4819      	ldr	r0, [pc, #100]	@ (8003620 <CalibrateSensors+0x174>)
 80035bc:	f001 f84c 	bl	8004658 <iprintf>
        printf("Mu hp l: %d/30\r\n", valid_samples);
 80035c0:	68f9      	ldr	r1, [r7, #12]
 80035c2:	4818      	ldr	r0, [pc, #96]	@ (8003624 <CalibrateSensors+0x178>)
 80035c4:	f001 f848 	bl	8004658 <iprintf>
        printf("\r\nCp nht trong code:\r\n");
 80035c8:	4817      	ldr	r0, [pc, #92]	@ (8003628 <CalibrateSensors+0x17c>)
 80035ca:	f001 f8ad 	bl	8004728 <puts>
        printf("#define MQ137_R0 %.1ff\r\n", mq137_r0_avg);
 80035ce:	6878      	ldr	r0, [r7, #4]
 80035d0:	f7fc ff2a 	bl	8000428 <__aeabi_f2d>
 80035d4:	4602      	mov	r2, r0
 80035d6:	460b      	mov	r3, r1
 80035d8:	4814      	ldr	r0, [pc, #80]	@ (800362c <CalibrateSensors+0x180>)
 80035da:	f001 f83d 	bl	8004658 <iprintf>
        printf("#define MQ135_R0 %.1ff\r\n", mq135_r0_avg);
 80035de:	6838      	ldr	r0, [r7, #0]
 80035e0:	f7fc ff22 	bl	8000428 <__aeabi_f2d>
 80035e4:	4602      	mov	r2, r0
 80035e6:	460b      	mov	r3, r1
 80035e8:	4811      	ldr	r0, [pc, #68]	@ (8003630 <CalibrateSensors+0x184>)
 80035ea:	f001 f835 	bl	8004658 <iprintf>
        printf(" Hiu chun thnh cng!\r\n");
 80035ee:	4811      	ldr	r0, [pc, #68]	@ (8003634 <CalibrateSensors+0x188>)
 80035f0:	f001 f89a 	bl	8004728 <puts>
    }
    else {
        printf(" Hiu chun tht bi - khng c mu hp l!\r\n");
    }
}
 80035f4:	e002      	b.n	80035fc <CalibrateSensors+0x150>
        printf(" Hiu chun tht bi - khng c mu hp l!\r\n");
 80035f6:	4810      	ldr	r0, [pc, #64]	@ (8003638 <CalibrateSensors+0x18c>)
 80035f8:	f001 f896 	bl	8004728 <puts>
}
 80035fc:	bf00      	nop
 80035fe:	371c      	adds	r7, #28
 8003600:	46bd      	mov	sp, r7
 8003602:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003604:	080091e8 	.word	0x080091e8
 8003608:	08009210 	.word	0x08009210
 800360c:	08009244 	.word	0x08009244
 8003610:	20000350 	.word	0x20000350
 8003614:	08009264 	.word	0x08009264
 8003618:	0800928c 	.word	0x0800928c
 800361c:	080092b4 	.word	0x080092b4
 8003620:	080092c8 	.word	0x080092c8
 8003624:	080092dc 	.word	0x080092dc
 8003628:	080092f8 	.word	0x080092f8
 800362c:	08009314 	.word	0x08009314
 8003630:	08009330 	.word	0x08009330
 8003634:	0800934c 	.word	0x0800934c
 8003638:	08009370 	.word	0x08009370

0800363c <GetNH3_PPM>:
// =============================================================================

/**
 * @brief Ly nng  NH3 hin ti
 */
float GetNH3_PPM(void) {
 800363c:	b480      	push	{r7}
 800363e:	af00      	add	r7, sp, #0
    return g_sensor_system.mq137.base.is_valid ? g_sensor_system.mq137.filtered_ppm : 0.0f;
 8003640:	4b06      	ldr	r3, [pc, #24]	@ (800365c <GetNH3_PPM+0x20>)
 8003642:	7cdb      	ldrb	r3, [r3, #19]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d002      	beq.n	800364e <GetNH3_PPM+0x12>
 8003648:	4b04      	ldr	r3, [pc, #16]	@ (800365c <GetNH3_PPM+0x20>)
 800364a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800364c:	e001      	b.n	8003652 <GetNH3_PPM+0x16>
 800364e:	f04f 0300 	mov.w	r3, #0
}
 8003652:	4618      	mov	r0, r3
 8003654:	46bd      	mov	sp, r7
 8003656:	bc80      	pop	{r7}
 8003658:	4770      	bx	lr
 800365a:	bf00      	nop
 800365c:	20000350 	.word	0x20000350

08003660 <GetCO2_PPM>:

/**
 * @brief Ly nng  CO2 hin ti
 */
float GetCO2_PPM(void) {
 8003660:	b480      	push	{r7}
 8003662:	af00      	add	r7, sp, #0
    return g_sensor_system.mq135.base.is_valid ? g_sensor_system.mq135.filtered_ppm : 0.0f;
 8003664:	4b07      	ldr	r3, [pc, #28]	@ (8003684 <GetCO2_PPM+0x24>)
 8003666:	f893 308b 	ldrb.w	r3, [r3, #139]	@ 0x8b
 800366a:	2b00      	cmp	r3, #0
 800366c:	d003      	beq.n	8003676 <GetCO2_PPM+0x16>
 800366e:	4b05      	ldr	r3, [pc, #20]	@ (8003684 <GetCO2_PPM+0x24>)
 8003670:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8003674:	e001      	b.n	800367a <GetCO2_PPM+0x1a>
 8003676:	f04f 0300 	mov.w	r3, #0
}
 800367a:	4618      	mov	r0, r3
 800367c:	46bd      	mov	sp, r7
 800367e:	bc80      	pop	{r7}
 8003680:	4770      	bx	lr
 8003682:	bf00      	nop
 8003684:	20000350 	.word	0x20000350

08003688 <GetNH3AlarmLevel>:

/**
 * @brief Ly mc cnh bo NH3
 */
AlarmLevel_t GetNH3AlarmLevel(void) {
 8003688:	b480      	push	{r7}
 800368a:	af00      	add	r7, sp, #0
    return g_sensor_system.mq137.alarm_level;
 800368c:	4b03      	ldr	r3, [pc, #12]	@ (800369c <GetNH3AlarmLevel+0x14>)
 800368e:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
}
 8003692:	4618      	mov	r0, r3
 8003694:	46bd      	mov	sp, r7
 8003696:	bc80      	pop	{r7}
 8003698:	4770      	bx	lr
 800369a:	bf00      	nop
 800369c:	20000350 	.word	0x20000350

080036a0 <GetCO2AlarmLevel>:

/**
 * @brief Ly mc cnh bo CO2
 */
AlarmLevel_t GetCO2AlarmLevel(void) {
 80036a0:	b480      	push	{r7}
 80036a2:	af00      	add	r7, sp, #0
    return g_sensor_system.mq135.alarm_level;
 80036a4:	4b03      	ldr	r3, [pc, #12]	@ (80036b4 <GetCO2AlarmLevel+0x14>)
 80036a6:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
}
 80036aa:	4618      	mov	r0, r3
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bc80      	pop	{r7}
 80036b0:	4770      	bx	lr
 80036b2:	bf00      	nop
 80036b4:	20000350 	.word	0x20000350

080036b8 <GetSystemAlarmLevel>:

/**
 * @brief Ly mc cnh bo tng th
 */
AlarmLevel_t GetSystemAlarmLevel(void) {
 80036b8:	b480      	push	{r7}
 80036ba:	af00      	add	r7, sp, #0
    return g_sensor_system.system_alarm;
 80036bc:	4b03      	ldr	r3, [pc, #12]	@ (80036cc <GetSystemAlarmLevel+0x14>)
 80036be:	f893 30f2 	ldrb.w	r3, [r3, #242]	@ 0xf2
}
 80036c2:	4618      	mov	r0, r3
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bc80      	pop	{r7}
 80036c8:	4770      	bx	lr
 80036ca:	bf00      	nop
 80036cc:	20000350 	.word	0x20000350

080036d0 <GetSystemStatus>:

/**
 * @brief Ly trng thi h thng
 */
uint8_t GetSystemStatus(void) {
 80036d0:	b480      	push	{r7}
 80036d2:	af00      	add	r7, sp, #0
    return g_sensor_system.system_status;
 80036d4:	4b03      	ldr	r3, [pc, #12]	@ (80036e4 <GetSystemStatus+0x14>)
 80036d6:	f893 30f1 	ldrb.w	r3, [r3, #241]	@ 0xf1
}
 80036da:	4618      	mov	r0, r3
 80036dc:	46bd      	mov	sp, r7
 80036de:	bc80      	pop	{r7}
 80036e0:	4770      	bx	lr
 80036e2:	bf00      	nop
 80036e4:	20000350 	.word	0x20000350

080036e8 <SaveToHistory>:
/**
 * @brief Lu d liu vo buffer lch s
 */
void SaveToHistory(void) {
 80036e8:	b580      	push	{r7, lr}
 80036ea:	af00      	add	r7, sp, #0
    history_buffer[history_index] = g_sensor_system;
 80036ec:	4b12      	ldr	r3, [pc, #72]	@ (8003738 <SaveToHistory+0x50>)
 80036ee:	781b      	ldrb	r3, [r3, #0]
 80036f0:	4619      	mov	r1, r3
 80036f2:	4a12      	ldr	r2, [pc, #72]	@ (800373c <SaveToHistory+0x54>)
 80036f4:	460b      	mov	r3, r1
 80036f6:	019b      	lsls	r3, r3, #6
 80036f8:	440b      	add	r3, r1
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	4413      	add	r3, r2
 80036fe:	4a10      	ldr	r2, [pc, #64]	@ (8003740 <SaveToHistory+0x58>)
 8003700:	4618      	mov	r0, r3
 8003702:	4611      	mov	r1, r2
 8003704:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8003708:	461a      	mov	r2, r3
 800370a:	f001 f99a 	bl	8004a42 <memcpy>
    history_index = (history_index + 1) % HISTORY_SIZE;
 800370e:	4b0a      	ldr	r3, [pc, #40]	@ (8003738 <SaveToHistory+0x50>)
 8003710:	781b      	ldrb	r3, [r3, #0]
 8003712:	1c5a      	adds	r2, r3, #1
 8003714:	4b0b      	ldr	r3, [pc, #44]	@ (8003744 <SaveToHistory+0x5c>)
 8003716:	fb83 1302 	smull	r1, r3, r3, r2
 800371a:	4413      	add	r3, r2
 800371c:	1159      	asrs	r1, r3, #5
 800371e:	17d3      	asrs	r3, r2, #31
 8003720:	1ac9      	subs	r1, r1, r3
 8003722:	460b      	mov	r3, r1
 8003724:	011b      	lsls	r3, r3, #4
 8003726:	1a5b      	subs	r3, r3, r1
 8003728:	009b      	lsls	r3, r3, #2
 800372a:	1ad1      	subs	r1, r2, r3
 800372c:	b2ca      	uxtb	r2, r1
 800372e:	4b02      	ldr	r3, [pc, #8]	@ (8003738 <SaveToHistory+0x50>)
 8003730:	701a      	strb	r2, [r3, #0]
}
 8003732:	bf00      	nop
 8003734:	bd80      	pop	{r7, pc}
 8003736:	bf00      	nop
 8003738:	20004144 	.word	0x20004144
 800373c:	20000454 	.word	0x20000454
 8003740:	20000350 	.word	0x20000350
 8003744:	88888889 	.word	0x88888889

08003748 <UpdateSystemStatus>:
/**
 * @brief Cp nht trng thi h thng
 */         

void UpdateSystemStatus(void) {
 8003748:	b480      	push	{r7}
 800374a:	b083      	sub	sp, #12
 800374c:	af00      	add	r7, sp, #0
    uint8_t valid_sensors = 0;
 800374e:	2300      	movs	r3, #0
 8003750:	71fb      	strb	r3, [r7, #7]
    AlarmLevel_t max_alarm = ALARM_NORMAL;
 8003752:	2300      	movs	r3, #0
 8003754:	71bb      	strb	r3, [r7, #6]
    
    // m cm bin hp l v tm mc cnh bo cao nht
    if(g_sensor_system.mq137.base.is_enabled && g_sensor_system.mq137.base.is_valid) {
 8003756:	4b28      	ldr	r3, [pc, #160]	@ (80037f8 <UpdateSystemStatus+0xb0>)
 8003758:	7c9b      	ldrb	r3, [r3, #18]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d010      	beq.n	8003780 <UpdateSystemStatus+0x38>
 800375e:	4b26      	ldr	r3, [pc, #152]	@ (80037f8 <UpdateSystemStatus+0xb0>)
 8003760:	7cdb      	ldrb	r3, [r3, #19]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d00c      	beq.n	8003780 <UpdateSystemStatus+0x38>
        valid_sensors++;
 8003766:	79fb      	ldrb	r3, [r7, #7]
 8003768:	3301      	adds	r3, #1
 800376a:	71fb      	strb	r3, [r7, #7]
        if(g_sensor_system.mq137.alarm_level > max_alarm) {
 800376c:	4b22      	ldr	r3, [pc, #136]	@ (80037f8 <UpdateSystemStatus+0xb0>)
 800376e:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 8003772:	79ba      	ldrb	r2, [r7, #6]
 8003774:	429a      	cmp	r2, r3
 8003776:	d203      	bcs.n	8003780 <UpdateSystemStatus+0x38>
            max_alarm = g_sensor_system.mq137.alarm_level;
 8003778:	4b1f      	ldr	r3, [pc, #124]	@ (80037f8 <UpdateSystemStatus+0xb0>)
 800377a:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 800377e:	71bb      	strb	r3, [r7, #6]
        }
    }
    
    if(g_sensor_system.mq135.base.is_enabled && g_sensor_system.mq135.base.is_valid) {
 8003780:	4b1d      	ldr	r3, [pc, #116]	@ (80037f8 <UpdateSystemStatus+0xb0>)
 8003782:	f893 308a 	ldrb.w	r3, [r3, #138]	@ 0x8a
 8003786:	2b00      	cmp	r3, #0
 8003788:	d011      	beq.n	80037ae <UpdateSystemStatus+0x66>
 800378a:	4b1b      	ldr	r3, [pc, #108]	@ (80037f8 <UpdateSystemStatus+0xb0>)
 800378c:	f893 308b 	ldrb.w	r3, [r3, #139]	@ 0x8b
 8003790:	2b00      	cmp	r3, #0
 8003792:	d00c      	beq.n	80037ae <UpdateSystemStatus+0x66>
        valid_sensors++;
 8003794:	79fb      	ldrb	r3, [r7, #7]
 8003796:	3301      	adds	r3, #1
 8003798:	71fb      	strb	r3, [r7, #7]
        if(g_sensor_system.mq135.alarm_level > max_alarm) {
 800379a:	4b17      	ldr	r3, [pc, #92]	@ (80037f8 <UpdateSystemStatus+0xb0>)
 800379c:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 80037a0:	79ba      	ldrb	r2, [r7, #6]
 80037a2:	429a      	cmp	r2, r3
 80037a4:	d203      	bcs.n	80037ae <UpdateSystemStatus+0x66>
            max_alarm = g_sensor_system.mq135.alarm_level;
 80037a6:	4b14      	ldr	r3, [pc, #80]	@ (80037f8 <UpdateSystemStatus+0xb0>)
 80037a8:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 80037ac:	71bb      	strb	r3, [r7, #6]
        }
    }
    
    // Cp nht trng thi h thng
    if(valid_sensors == 2) {
 80037ae:	79fb      	ldrb	r3, [r7, #7]
 80037b0:	2b02      	cmp	r3, #2
 80037b2:	d104      	bne.n	80037be <UpdateSystemStatus+0x76>
        g_sensor_system.system_status = 3; // Ti u
 80037b4:	4b10      	ldr	r3, [pc, #64]	@ (80037f8 <UpdateSystemStatus+0xb0>)
 80037b6:	2203      	movs	r2, #3
 80037b8:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
 80037bc:	e012      	b.n	80037e4 <UpdateSystemStatus+0x9c>
    } else if(valid_sensors == 1) {
 80037be:	79fb      	ldrb	r3, [r7, #7]
 80037c0:	2b01      	cmp	r3, #1
 80037c2:	d104      	bne.n	80037ce <UpdateSystemStatus+0x86>
        g_sensor_system.system_status = 2; // Tt
 80037c4:	4b0c      	ldr	r3, [pc, #48]	@ (80037f8 <UpdateSystemStatus+0xb0>)
 80037c6:	2202      	movs	r2, #2
 80037c8:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
 80037cc:	e00a      	b.n	80037e4 <UpdateSystemStatus+0x9c>
    } else {
        g_sensor_system.system_status = 0; // Li
 80037ce:	4b0a      	ldr	r3, [pc, #40]	@ (80037f8 <UpdateSystemStatus+0xb0>)
 80037d0:	2200      	movs	r2, #0
 80037d2:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
        g_sensor_system.error_count++;
 80037d6:	4b08      	ldr	r3, [pc, #32]	@ (80037f8 <UpdateSystemStatus+0xb0>)
 80037d8:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 80037dc:	3301      	adds	r3, #1
 80037de:	4a06      	ldr	r2, [pc, #24]	@ (80037f8 <UpdateSystemStatus+0xb0>)
 80037e0:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
    }
    
    g_sensor_system.system_alarm = max_alarm;
 80037e4:	4a04      	ldr	r2, [pc, #16]	@ (80037f8 <UpdateSystemStatus+0xb0>)
 80037e6:	79bb      	ldrb	r3, [r7, #6]
 80037e8:	f882 30f2 	strb.w	r3, [r2, #242]	@ 0xf2
}
 80037ec:	bf00      	nop
 80037ee:	370c      	adds	r7, #12
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bc80      	pop	{r7}
 80037f4:	4770      	bx	lr
 80037f6:	bf00      	nop
 80037f8:	20000350 	.word	0x20000350

080037fc <__cvt>:
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003802:	461d      	mov	r5, r3
 8003804:	bfbb      	ittet	lt
 8003806:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800380a:	461d      	movlt	r5, r3
 800380c:	2300      	movge	r3, #0
 800380e:	232d      	movlt	r3, #45	@ 0x2d
 8003810:	b088      	sub	sp, #32
 8003812:	4614      	mov	r4, r2
 8003814:	bfb8      	it	lt
 8003816:	4614      	movlt	r4, r2
 8003818:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800381a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800381c:	7013      	strb	r3, [r2, #0]
 800381e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003820:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8003824:	f023 0820 	bic.w	r8, r3, #32
 8003828:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800382c:	d005      	beq.n	800383a <__cvt+0x3e>
 800382e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003832:	d100      	bne.n	8003836 <__cvt+0x3a>
 8003834:	3601      	adds	r6, #1
 8003836:	2302      	movs	r3, #2
 8003838:	e000      	b.n	800383c <__cvt+0x40>
 800383a:	2303      	movs	r3, #3
 800383c:	aa07      	add	r2, sp, #28
 800383e:	9204      	str	r2, [sp, #16]
 8003840:	aa06      	add	r2, sp, #24
 8003842:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003846:	e9cd 3600 	strd	r3, r6, [sp]
 800384a:	4622      	mov	r2, r4
 800384c:	462b      	mov	r3, r5
 800384e:	f001 f993 	bl	8004b78 <_dtoa_r>
 8003852:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003856:	4607      	mov	r7, r0
 8003858:	d119      	bne.n	800388e <__cvt+0x92>
 800385a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800385c:	07db      	lsls	r3, r3, #31
 800385e:	d50e      	bpl.n	800387e <__cvt+0x82>
 8003860:	eb00 0906 	add.w	r9, r0, r6
 8003864:	2200      	movs	r2, #0
 8003866:	2300      	movs	r3, #0
 8003868:	4620      	mov	r0, r4
 800386a:	4629      	mov	r1, r5
 800386c:	f7fd f89c 	bl	80009a8 <__aeabi_dcmpeq>
 8003870:	b108      	cbz	r0, 8003876 <__cvt+0x7a>
 8003872:	f8cd 901c 	str.w	r9, [sp, #28]
 8003876:	2230      	movs	r2, #48	@ 0x30
 8003878:	9b07      	ldr	r3, [sp, #28]
 800387a:	454b      	cmp	r3, r9
 800387c:	d31e      	bcc.n	80038bc <__cvt+0xc0>
 800387e:	4638      	mov	r0, r7
 8003880:	9b07      	ldr	r3, [sp, #28]
 8003882:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8003884:	1bdb      	subs	r3, r3, r7
 8003886:	6013      	str	r3, [r2, #0]
 8003888:	b008      	add	sp, #32
 800388a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800388e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003892:	eb00 0906 	add.w	r9, r0, r6
 8003896:	d1e5      	bne.n	8003864 <__cvt+0x68>
 8003898:	7803      	ldrb	r3, [r0, #0]
 800389a:	2b30      	cmp	r3, #48	@ 0x30
 800389c:	d10a      	bne.n	80038b4 <__cvt+0xb8>
 800389e:	2200      	movs	r2, #0
 80038a0:	2300      	movs	r3, #0
 80038a2:	4620      	mov	r0, r4
 80038a4:	4629      	mov	r1, r5
 80038a6:	f7fd f87f 	bl	80009a8 <__aeabi_dcmpeq>
 80038aa:	b918      	cbnz	r0, 80038b4 <__cvt+0xb8>
 80038ac:	f1c6 0601 	rsb	r6, r6, #1
 80038b0:	f8ca 6000 	str.w	r6, [sl]
 80038b4:	f8da 3000 	ldr.w	r3, [sl]
 80038b8:	4499      	add	r9, r3
 80038ba:	e7d3      	b.n	8003864 <__cvt+0x68>
 80038bc:	1c59      	adds	r1, r3, #1
 80038be:	9107      	str	r1, [sp, #28]
 80038c0:	701a      	strb	r2, [r3, #0]
 80038c2:	e7d9      	b.n	8003878 <__cvt+0x7c>

080038c4 <__exponent>:
 80038c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80038c6:	2900      	cmp	r1, #0
 80038c8:	bfb6      	itet	lt
 80038ca:	232d      	movlt	r3, #45	@ 0x2d
 80038cc:	232b      	movge	r3, #43	@ 0x2b
 80038ce:	4249      	neglt	r1, r1
 80038d0:	2909      	cmp	r1, #9
 80038d2:	7002      	strb	r2, [r0, #0]
 80038d4:	7043      	strb	r3, [r0, #1]
 80038d6:	dd29      	ble.n	800392c <__exponent+0x68>
 80038d8:	f10d 0307 	add.w	r3, sp, #7
 80038dc:	461d      	mov	r5, r3
 80038de:	270a      	movs	r7, #10
 80038e0:	fbb1 f6f7 	udiv	r6, r1, r7
 80038e4:	461a      	mov	r2, r3
 80038e6:	fb07 1416 	mls	r4, r7, r6, r1
 80038ea:	3430      	adds	r4, #48	@ 0x30
 80038ec:	f802 4c01 	strb.w	r4, [r2, #-1]
 80038f0:	460c      	mov	r4, r1
 80038f2:	2c63      	cmp	r4, #99	@ 0x63
 80038f4:	4631      	mov	r1, r6
 80038f6:	f103 33ff 	add.w	r3, r3, #4294967295
 80038fa:	dcf1      	bgt.n	80038e0 <__exponent+0x1c>
 80038fc:	3130      	adds	r1, #48	@ 0x30
 80038fe:	1e94      	subs	r4, r2, #2
 8003900:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003904:	4623      	mov	r3, r4
 8003906:	1c41      	adds	r1, r0, #1
 8003908:	42ab      	cmp	r3, r5
 800390a:	d30a      	bcc.n	8003922 <__exponent+0x5e>
 800390c:	f10d 0309 	add.w	r3, sp, #9
 8003910:	1a9b      	subs	r3, r3, r2
 8003912:	42ac      	cmp	r4, r5
 8003914:	bf88      	it	hi
 8003916:	2300      	movhi	r3, #0
 8003918:	3302      	adds	r3, #2
 800391a:	4403      	add	r3, r0
 800391c:	1a18      	subs	r0, r3, r0
 800391e:	b003      	add	sp, #12
 8003920:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003922:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003926:	f801 6f01 	strb.w	r6, [r1, #1]!
 800392a:	e7ed      	b.n	8003908 <__exponent+0x44>
 800392c:	2330      	movs	r3, #48	@ 0x30
 800392e:	3130      	adds	r1, #48	@ 0x30
 8003930:	7083      	strb	r3, [r0, #2]
 8003932:	70c1      	strb	r1, [r0, #3]
 8003934:	1d03      	adds	r3, r0, #4
 8003936:	e7f1      	b.n	800391c <__exponent+0x58>

08003938 <_printf_float>:
 8003938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800393c:	b091      	sub	sp, #68	@ 0x44
 800393e:	460c      	mov	r4, r1
 8003940:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8003944:	4616      	mov	r6, r2
 8003946:	461f      	mov	r7, r3
 8003948:	4605      	mov	r5, r0
 800394a:	f000 fff5 	bl	8004938 <_localeconv_r>
 800394e:	6803      	ldr	r3, [r0, #0]
 8003950:	4618      	mov	r0, r3
 8003952:	9308      	str	r3, [sp, #32]
 8003954:	f7fc fbfc 	bl	8000150 <strlen>
 8003958:	2300      	movs	r3, #0
 800395a:	930e      	str	r3, [sp, #56]	@ 0x38
 800395c:	f8d8 3000 	ldr.w	r3, [r8]
 8003960:	9009      	str	r0, [sp, #36]	@ 0x24
 8003962:	3307      	adds	r3, #7
 8003964:	f023 0307 	bic.w	r3, r3, #7
 8003968:	f103 0208 	add.w	r2, r3, #8
 800396c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003970:	f8d4 b000 	ldr.w	fp, [r4]
 8003974:	f8c8 2000 	str.w	r2, [r8]
 8003978:	e9d3 8900 	ldrd	r8, r9, [r3]
 800397c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003980:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003982:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8003986:	f04f 32ff 	mov.w	r2, #4294967295
 800398a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800398e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003992:	4b9c      	ldr	r3, [pc, #624]	@ (8003c04 <_printf_float+0x2cc>)
 8003994:	f7fd f83a 	bl	8000a0c <__aeabi_dcmpun>
 8003998:	bb70      	cbnz	r0, 80039f8 <_printf_float+0xc0>
 800399a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800399e:	f04f 32ff 	mov.w	r2, #4294967295
 80039a2:	4b98      	ldr	r3, [pc, #608]	@ (8003c04 <_printf_float+0x2cc>)
 80039a4:	f7fd f814 	bl	80009d0 <__aeabi_dcmple>
 80039a8:	bb30      	cbnz	r0, 80039f8 <_printf_float+0xc0>
 80039aa:	2200      	movs	r2, #0
 80039ac:	2300      	movs	r3, #0
 80039ae:	4640      	mov	r0, r8
 80039b0:	4649      	mov	r1, r9
 80039b2:	f7fd f803 	bl	80009bc <__aeabi_dcmplt>
 80039b6:	b110      	cbz	r0, 80039be <_printf_float+0x86>
 80039b8:	232d      	movs	r3, #45	@ 0x2d
 80039ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80039be:	4a92      	ldr	r2, [pc, #584]	@ (8003c08 <_printf_float+0x2d0>)
 80039c0:	4b92      	ldr	r3, [pc, #584]	@ (8003c0c <_printf_float+0x2d4>)
 80039c2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80039c6:	bf94      	ite	ls
 80039c8:	4690      	movls	r8, r2
 80039ca:	4698      	movhi	r8, r3
 80039cc:	2303      	movs	r3, #3
 80039ce:	f04f 0900 	mov.w	r9, #0
 80039d2:	6123      	str	r3, [r4, #16]
 80039d4:	f02b 0304 	bic.w	r3, fp, #4
 80039d8:	6023      	str	r3, [r4, #0]
 80039da:	4633      	mov	r3, r6
 80039dc:	4621      	mov	r1, r4
 80039de:	4628      	mov	r0, r5
 80039e0:	9700      	str	r7, [sp, #0]
 80039e2:	aa0f      	add	r2, sp, #60	@ 0x3c
 80039e4:	f000 f9d4 	bl	8003d90 <_printf_common>
 80039e8:	3001      	adds	r0, #1
 80039ea:	f040 8090 	bne.w	8003b0e <_printf_float+0x1d6>
 80039ee:	f04f 30ff 	mov.w	r0, #4294967295
 80039f2:	b011      	add	sp, #68	@ 0x44
 80039f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039f8:	4642      	mov	r2, r8
 80039fa:	464b      	mov	r3, r9
 80039fc:	4640      	mov	r0, r8
 80039fe:	4649      	mov	r1, r9
 8003a00:	f7fd f804 	bl	8000a0c <__aeabi_dcmpun>
 8003a04:	b148      	cbz	r0, 8003a1a <_printf_float+0xe2>
 8003a06:	464b      	mov	r3, r9
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	bfb8      	it	lt
 8003a0c:	232d      	movlt	r3, #45	@ 0x2d
 8003a0e:	4a80      	ldr	r2, [pc, #512]	@ (8003c10 <_printf_float+0x2d8>)
 8003a10:	bfb8      	it	lt
 8003a12:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8003a16:	4b7f      	ldr	r3, [pc, #508]	@ (8003c14 <_printf_float+0x2dc>)
 8003a18:	e7d3      	b.n	80039c2 <_printf_float+0x8a>
 8003a1a:	6863      	ldr	r3, [r4, #4]
 8003a1c:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8003a20:	1c5a      	adds	r2, r3, #1
 8003a22:	d13f      	bne.n	8003aa4 <_printf_float+0x16c>
 8003a24:	2306      	movs	r3, #6
 8003a26:	6063      	str	r3, [r4, #4]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8003a2e:	6023      	str	r3, [r4, #0]
 8003a30:	9206      	str	r2, [sp, #24]
 8003a32:	aa0e      	add	r2, sp, #56	@ 0x38
 8003a34:	e9cd a204 	strd	sl, r2, [sp, #16]
 8003a38:	aa0d      	add	r2, sp, #52	@ 0x34
 8003a3a:	9203      	str	r2, [sp, #12]
 8003a3c:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8003a40:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003a44:	6863      	ldr	r3, [r4, #4]
 8003a46:	4642      	mov	r2, r8
 8003a48:	9300      	str	r3, [sp, #0]
 8003a4a:	4628      	mov	r0, r5
 8003a4c:	464b      	mov	r3, r9
 8003a4e:	910a      	str	r1, [sp, #40]	@ 0x28
 8003a50:	f7ff fed4 	bl	80037fc <__cvt>
 8003a54:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8003a56:	4680      	mov	r8, r0
 8003a58:	2947      	cmp	r1, #71	@ 0x47
 8003a5a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8003a5c:	d128      	bne.n	8003ab0 <_printf_float+0x178>
 8003a5e:	1cc8      	adds	r0, r1, #3
 8003a60:	db02      	blt.n	8003a68 <_printf_float+0x130>
 8003a62:	6863      	ldr	r3, [r4, #4]
 8003a64:	4299      	cmp	r1, r3
 8003a66:	dd40      	ble.n	8003aea <_printf_float+0x1b2>
 8003a68:	f1aa 0a02 	sub.w	sl, sl, #2
 8003a6c:	fa5f fa8a 	uxtb.w	sl, sl
 8003a70:	4652      	mov	r2, sl
 8003a72:	3901      	subs	r1, #1
 8003a74:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003a78:	910d      	str	r1, [sp, #52]	@ 0x34
 8003a7a:	f7ff ff23 	bl	80038c4 <__exponent>
 8003a7e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003a80:	4681      	mov	r9, r0
 8003a82:	1813      	adds	r3, r2, r0
 8003a84:	2a01      	cmp	r2, #1
 8003a86:	6123      	str	r3, [r4, #16]
 8003a88:	dc02      	bgt.n	8003a90 <_printf_float+0x158>
 8003a8a:	6822      	ldr	r2, [r4, #0]
 8003a8c:	07d2      	lsls	r2, r2, #31
 8003a8e:	d501      	bpl.n	8003a94 <_printf_float+0x15c>
 8003a90:	3301      	adds	r3, #1
 8003a92:	6123      	str	r3, [r4, #16]
 8003a94:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d09e      	beq.n	80039da <_printf_float+0xa2>
 8003a9c:	232d      	movs	r3, #45	@ 0x2d
 8003a9e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003aa2:	e79a      	b.n	80039da <_printf_float+0xa2>
 8003aa4:	2947      	cmp	r1, #71	@ 0x47
 8003aa6:	d1bf      	bne.n	8003a28 <_printf_float+0xf0>
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d1bd      	bne.n	8003a28 <_printf_float+0xf0>
 8003aac:	2301      	movs	r3, #1
 8003aae:	e7ba      	b.n	8003a26 <_printf_float+0xee>
 8003ab0:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003ab4:	d9dc      	bls.n	8003a70 <_printf_float+0x138>
 8003ab6:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8003aba:	d118      	bne.n	8003aee <_printf_float+0x1b6>
 8003abc:	2900      	cmp	r1, #0
 8003abe:	6863      	ldr	r3, [r4, #4]
 8003ac0:	dd0b      	ble.n	8003ada <_printf_float+0x1a2>
 8003ac2:	6121      	str	r1, [r4, #16]
 8003ac4:	b913      	cbnz	r3, 8003acc <_printf_float+0x194>
 8003ac6:	6822      	ldr	r2, [r4, #0]
 8003ac8:	07d0      	lsls	r0, r2, #31
 8003aca:	d502      	bpl.n	8003ad2 <_printf_float+0x19a>
 8003acc:	3301      	adds	r3, #1
 8003ace:	440b      	add	r3, r1
 8003ad0:	6123      	str	r3, [r4, #16]
 8003ad2:	f04f 0900 	mov.w	r9, #0
 8003ad6:	65a1      	str	r1, [r4, #88]	@ 0x58
 8003ad8:	e7dc      	b.n	8003a94 <_printf_float+0x15c>
 8003ada:	b913      	cbnz	r3, 8003ae2 <_printf_float+0x1aa>
 8003adc:	6822      	ldr	r2, [r4, #0]
 8003ade:	07d2      	lsls	r2, r2, #31
 8003ae0:	d501      	bpl.n	8003ae6 <_printf_float+0x1ae>
 8003ae2:	3302      	adds	r3, #2
 8003ae4:	e7f4      	b.n	8003ad0 <_printf_float+0x198>
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	e7f2      	b.n	8003ad0 <_printf_float+0x198>
 8003aea:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003aee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003af0:	4299      	cmp	r1, r3
 8003af2:	db05      	blt.n	8003b00 <_printf_float+0x1c8>
 8003af4:	6823      	ldr	r3, [r4, #0]
 8003af6:	6121      	str	r1, [r4, #16]
 8003af8:	07d8      	lsls	r0, r3, #31
 8003afa:	d5ea      	bpl.n	8003ad2 <_printf_float+0x19a>
 8003afc:	1c4b      	adds	r3, r1, #1
 8003afe:	e7e7      	b.n	8003ad0 <_printf_float+0x198>
 8003b00:	2900      	cmp	r1, #0
 8003b02:	bfcc      	ite	gt
 8003b04:	2201      	movgt	r2, #1
 8003b06:	f1c1 0202 	rsble	r2, r1, #2
 8003b0a:	4413      	add	r3, r2
 8003b0c:	e7e0      	b.n	8003ad0 <_printf_float+0x198>
 8003b0e:	6823      	ldr	r3, [r4, #0]
 8003b10:	055a      	lsls	r2, r3, #21
 8003b12:	d407      	bmi.n	8003b24 <_printf_float+0x1ec>
 8003b14:	6923      	ldr	r3, [r4, #16]
 8003b16:	4642      	mov	r2, r8
 8003b18:	4631      	mov	r1, r6
 8003b1a:	4628      	mov	r0, r5
 8003b1c:	47b8      	blx	r7
 8003b1e:	3001      	adds	r0, #1
 8003b20:	d12b      	bne.n	8003b7a <_printf_float+0x242>
 8003b22:	e764      	b.n	80039ee <_printf_float+0xb6>
 8003b24:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003b28:	f240 80dc 	bls.w	8003ce4 <_printf_float+0x3ac>
 8003b2c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003b30:	2200      	movs	r2, #0
 8003b32:	2300      	movs	r3, #0
 8003b34:	f7fc ff38 	bl	80009a8 <__aeabi_dcmpeq>
 8003b38:	2800      	cmp	r0, #0
 8003b3a:	d033      	beq.n	8003ba4 <_printf_float+0x26c>
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	4631      	mov	r1, r6
 8003b40:	4628      	mov	r0, r5
 8003b42:	4a35      	ldr	r2, [pc, #212]	@ (8003c18 <_printf_float+0x2e0>)
 8003b44:	47b8      	blx	r7
 8003b46:	3001      	adds	r0, #1
 8003b48:	f43f af51 	beq.w	80039ee <_printf_float+0xb6>
 8003b4c:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8003b50:	4543      	cmp	r3, r8
 8003b52:	db02      	blt.n	8003b5a <_printf_float+0x222>
 8003b54:	6823      	ldr	r3, [r4, #0]
 8003b56:	07d8      	lsls	r0, r3, #31
 8003b58:	d50f      	bpl.n	8003b7a <_printf_float+0x242>
 8003b5a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003b5e:	4631      	mov	r1, r6
 8003b60:	4628      	mov	r0, r5
 8003b62:	47b8      	blx	r7
 8003b64:	3001      	adds	r0, #1
 8003b66:	f43f af42 	beq.w	80039ee <_printf_float+0xb6>
 8003b6a:	f04f 0900 	mov.w	r9, #0
 8003b6e:	f108 38ff 	add.w	r8, r8, #4294967295
 8003b72:	f104 0a1a 	add.w	sl, r4, #26
 8003b76:	45c8      	cmp	r8, r9
 8003b78:	dc09      	bgt.n	8003b8e <_printf_float+0x256>
 8003b7a:	6823      	ldr	r3, [r4, #0]
 8003b7c:	079b      	lsls	r3, r3, #30
 8003b7e:	f100 8102 	bmi.w	8003d86 <_printf_float+0x44e>
 8003b82:	68e0      	ldr	r0, [r4, #12]
 8003b84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003b86:	4298      	cmp	r0, r3
 8003b88:	bfb8      	it	lt
 8003b8a:	4618      	movlt	r0, r3
 8003b8c:	e731      	b.n	80039f2 <_printf_float+0xba>
 8003b8e:	2301      	movs	r3, #1
 8003b90:	4652      	mov	r2, sl
 8003b92:	4631      	mov	r1, r6
 8003b94:	4628      	mov	r0, r5
 8003b96:	47b8      	blx	r7
 8003b98:	3001      	adds	r0, #1
 8003b9a:	f43f af28 	beq.w	80039ee <_printf_float+0xb6>
 8003b9e:	f109 0901 	add.w	r9, r9, #1
 8003ba2:	e7e8      	b.n	8003b76 <_printf_float+0x23e>
 8003ba4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	dc38      	bgt.n	8003c1c <_printf_float+0x2e4>
 8003baa:	2301      	movs	r3, #1
 8003bac:	4631      	mov	r1, r6
 8003bae:	4628      	mov	r0, r5
 8003bb0:	4a19      	ldr	r2, [pc, #100]	@ (8003c18 <_printf_float+0x2e0>)
 8003bb2:	47b8      	blx	r7
 8003bb4:	3001      	adds	r0, #1
 8003bb6:	f43f af1a 	beq.w	80039ee <_printf_float+0xb6>
 8003bba:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8003bbe:	ea59 0303 	orrs.w	r3, r9, r3
 8003bc2:	d102      	bne.n	8003bca <_printf_float+0x292>
 8003bc4:	6823      	ldr	r3, [r4, #0]
 8003bc6:	07d9      	lsls	r1, r3, #31
 8003bc8:	d5d7      	bpl.n	8003b7a <_printf_float+0x242>
 8003bca:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003bce:	4631      	mov	r1, r6
 8003bd0:	4628      	mov	r0, r5
 8003bd2:	47b8      	blx	r7
 8003bd4:	3001      	adds	r0, #1
 8003bd6:	f43f af0a 	beq.w	80039ee <_printf_float+0xb6>
 8003bda:	f04f 0a00 	mov.w	sl, #0
 8003bde:	f104 0b1a 	add.w	fp, r4, #26
 8003be2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003be4:	425b      	negs	r3, r3
 8003be6:	4553      	cmp	r3, sl
 8003be8:	dc01      	bgt.n	8003bee <_printf_float+0x2b6>
 8003bea:	464b      	mov	r3, r9
 8003bec:	e793      	b.n	8003b16 <_printf_float+0x1de>
 8003bee:	2301      	movs	r3, #1
 8003bf0:	465a      	mov	r2, fp
 8003bf2:	4631      	mov	r1, r6
 8003bf4:	4628      	mov	r0, r5
 8003bf6:	47b8      	blx	r7
 8003bf8:	3001      	adds	r0, #1
 8003bfa:	f43f aef8 	beq.w	80039ee <_printf_float+0xb6>
 8003bfe:	f10a 0a01 	add.w	sl, sl, #1
 8003c02:	e7ee      	b.n	8003be2 <_printf_float+0x2aa>
 8003c04:	7fefffff 	.word	0x7fefffff
 8003c08:	080093da 	.word	0x080093da
 8003c0c:	080093de 	.word	0x080093de
 8003c10:	080093e2 	.word	0x080093e2
 8003c14:	080093e6 	.word	0x080093e6
 8003c18:	080093ea 	.word	0x080093ea
 8003c1c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003c1e:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8003c22:	4553      	cmp	r3, sl
 8003c24:	bfa8      	it	ge
 8003c26:	4653      	movge	r3, sl
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	4699      	mov	r9, r3
 8003c2c:	dc36      	bgt.n	8003c9c <_printf_float+0x364>
 8003c2e:	f04f 0b00 	mov.w	fp, #0
 8003c32:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003c36:	f104 021a 	add.w	r2, r4, #26
 8003c3a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003c3c:	930a      	str	r3, [sp, #40]	@ 0x28
 8003c3e:	eba3 0309 	sub.w	r3, r3, r9
 8003c42:	455b      	cmp	r3, fp
 8003c44:	dc31      	bgt.n	8003caa <_printf_float+0x372>
 8003c46:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003c48:	459a      	cmp	sl, r3
 8003c4a:	dc3a      	bgt.n	8003cc2 <_printf_float+0x38a>
 8003c4c:	6823      	ldr	r3, [r4, #0]
 8003c4e:	07da      	lsls	r2, r3, #31
 8003c50:	d437      	bmi.n	8003cc2 <_printf_float+0x38a>
 8003c52:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003c54:	ebaa 0903 	sub.w	r9, sl, r3
 8003c58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003c5a:	ebaa 0303 	sub.w	r3, sl, r3
 8003c5e:	4599      	cmp	r9, r3
 8003c60:	bfa8      	it	ge
 8003c62:	4699      	movge	r9, r3
 8003c64:	f1b9 0f00 	cmp.w	r9, #0
 8003c68:	dc33      	bgt.n	8003cd2 <_printf_float+0x39a>
 8003c6a:	f04f 0800 	mov.w	r8, #0
 8003c6e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003c72:	f104 0b1a 	add.w	fp, r4, #26
 8003c76:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003c78:	ebaa 0303 	sub.w	r3, sl, r3
 8003c7c:	eba3 0309 	sub.w	r3, r3, r9
 8003c80:	4543      	cmp	r3, r8
 8003c82:	f77f af7a 	ble.w	8003b7a <_printf_float+0x242>
 8003c86:	2301      	movs	r3, #1
 8003c88:	465a      	mov	r2, fp
 8003c8a:	4631      	mov	r1, r6
 8003c8c:	4628      	mov	r0, r5
 8003c8e:	47b8      	blx	r7
 8003c90:	3001      	adds	r0, #1
 8003c92:	f43f aeac 	beq.w	80039ee <_printf_float+0xb6>
 8003c96:	f108 0801 	add.w	r8, r8, #1
 8003c9a:	e7ec      	b.n	8003c76 <_printf_float+0x33e>
 8003c9c:	4642      	mov	r2, r8
 8003c9e:	4631      	mov	r1, r6
 8003ca0:	4628      	mov	r0, r5
 8003ca2:	47b8      	blx	r7
 8003ca4:	3001      	adds	r0, #1
 8003ca6:	d1c2      	bne.n	8003c2e <_printf_float+0x2f6>
 8003ca8:	e6a1      	b.n	80039ee <_printf_float+0xb6>
 8003caa:	2301      	movs	r3, #1
 8003cac:	4631      	mov	r1, r6
 8003cae:	4628      	mov	r0, r5
 8003cb0:	920a      	str	r2, [sp, #40]	@ 0x28
 8003cb2:	47b8      	blx	r7
 8003cb4:	3001      	adds	r0, #1
 8003cb6:	f43f ae9a 	beq.w	80039ee <_printf_float+0xb6>
 8003cba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003cbc:	f10b 0b01 	add.w	fp, fp, #1
 8003cc0:	e7bb      	b.n	8003c3a <_printf_float+0x302>
 8003cc2:	4631      	mov	r1, r6
 8003cc4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003cc8:	4628      	mov	r0, r5
 8003cca:	47b8      	blx	r7
 8003ccc:	3001      	adds	r0, #1
 8003cce:	d1c0      	bne.n	8003c52 <_printf_float+0x31a>
 8003cd0:	e68d      	b.n	80039ee <_printf_float+0xb6>
 8003cd2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003cd4:	464b      	mov	r3, r9
 8003cd6:	4631      	mov	r1, r6
 8003cd8:	4628      	mov	r0, r5
 8003cda:	4442      	add	r2, r8
 8003cdc:	47b8      	blx	r7
 8003cde:	3001      	adds	r0, #1
 8003ce0:	d1c3      	bne.n	8003c6a <_printf_float+0x332>
 8003ce2:	e684      	b.n	80039ee <_printf_float+0xb6>
 8003ce4:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8003ce8:	f1ba 0f01 	cmp.w	sl, #1
 8003cec:	dc01      	bgt.n	8003cf2 <_printf_float+0x3ba>
 8003cee:	07db      	lsls	r3, r3, #31
 8003cf0:	d536      	bpl.n	8003d60 <_printf_float+0x428>
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	4642      	mov	r2, r8
 8003cf6:	4631      	mov	r1, r6
 8003cf8:	4628      	mov	r0, r5
 8003cfa:	47b8      	blx	r7
 8003cfc:	3001      	adds	r0, #1
 8003cfe:	f43f ae76 	beq.w	80039ee <_printf_float+0xb6>
 8003d02:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003d06:	4631      	mov	r1, r6
 8003d08:	4628      	mov	r0, r5
 8003d0a:	47b8      	blx	r7
 8003d0c:	3001      	adds	r0, #1
 8003d0e:	f43f ae6e 	beq.w	80039ee <_printf_float+0xb6>
 8003d12:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003d16:	2200      	movs	r2, #0
 8003d18:	2300      	movs	r3, #0
 8003d1a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003d1e:	f7fc fe43 	bl	80009a8 <__aeabi_dcmpeq>
 8003d22:	b9c0      	cbnz	r0, 8003d56 <_printf_float+0x41e>
 8003d24:	4653      	mov	r3, sl
 8003d26:	f108 0201 	add.w	r2, r8, #1
 8003d2a:	4631      	mov	r1, r6
 8003d2c:	4628      	mov	r0, r5
 8003d2e:	47b8      	blx	r7
 8003d30:	3001      	adds	r0, #1
 8003d32:	d10c      	bne.n	8003d4e <_printf_float+0x416>
 8003d34:	e65b      	b.n	80039ee <_printf_float+0xb6>
 8003d36:	2301      	movs	r3, #1
 8003d38:	465a      	mov	r2, fp
 8003d3a:	4631      	mov	r1, r6
 8003d3c:	4628      	mov	r0, r5
 8003d3e:	47b8      	blx	r7
 8003d40:	3001      	adds	r0, #1
 8003d42:	f43f ae54 	beq.w	80039ee <_printf_float+0xb6>
 8003d46:	f108 0801 	add.w	r8, r8, #1
 8003d4a:	45d0      	cmp	r8, sl
 8003d4c:	dbf3      	blt.n	8003d36 <_printf_float+0x3fe>
 8003d4e:	464b      	mov	r3, r9
 8003d50:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003d54:	e6e0      	b.n	8003b18 <_printf_float+0x1e0>
 8003d56:	f04f 0800 	mov.w	r8, #0
 8003d5a:	f104 0b1a 	add.w	fp, r4, #26
 8003d5e:	e7f4      	b.n	8003d4a <_printf_float+0x412>
 8003d60:	2301      	movs	r3, #1
 8003d62:	4642      	mov	r2, r8
 8003d64:	e7e1      	b.n	8003d2a <_printf_float+0x3f2>
 8003d66:	2301      	movs	r3, #1
 8003d68:	464a      	mov	r2, r9
 8003d6a:	4631      	mov	r1, r6
 8003d6c:	4628      	mov	r0, r5
 8003d6e:	47b8      	blx	r7
 8003d70:	3001      	adds	r0, #1
 8003d72:	f43f ae3c 	beq.w	80039ee <_printf_float+0xb6>
 8003d76:	f108 0801 	add.w	r8, r8, #1
 8003d7a:	68e3      	ldr	r3, [r4, #12]
 8003d7c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8003d7e:	1a5b      	subs	r3, r3, r1
 8003d80:	4543      	cmp	r3, r8
 8003d82:	dcf0      	bgt.n	8003d66 <_printf_float+0x42e>
 8003d84:	e6fd      	b.n	8003b82 <_printf_float+0x24a>
 8003d86:	f04f 0800 	mov.w	r8, #0
 8003d8a:	f104 0919 	add.w	r9, r4, #25
 8003d8e:	e7f4      	b.n	8003d7a <_printf_float+0x442>

08003d90 <_printf_common>:
 8003d90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d94:	4616      	mov	r6, r2
 8003d96:	4698      	mov	r8, r3
 8003d98:	688a      	ldr	r2, [r1, #8]
 8003d9a:	690b      	ldr	r3, [r1, #16]
 8003d9c:	4607      	mov	r7, r0
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	bfb8      	it	lt
 8003da2:	4613      	movlt	r3, r2
 8003da4:	6033      	str	r3, [r6, #0]
 8003da6:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003daa:	460c      	mov	r4, r1
 8003dac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003db0:	b10a      	cbz	r2, 8003db6 <_printf_common+0x26>
 8003db2:	3301      	adds	r3, #1
 8003db4:	6033      	str	r3, [r6, #0]
 8003db6:	6823      	ldr	r3, [r4, #0]
 8003db8:	0699      	lsls	r1, r3, #26
 8003dba:	bf42      	ittt	mi
 8003dbc:	6833      	ldrmi	r3, [r6, #0]
 8003dbe:	3302      	addmi	r3, #2
 8003dc0:	6033      	strmi	r3, [r6, #0]
 8003dc2:	6825      	ldr	r5, [r4, #0]
 8003dc4:	f015 0506 	ands.w	r5, r5, #6
 8003dc8:	d106      	bne.n	8003dd8 <_printf_common+0x48>
 8003dca:	f104 0a19 	add.w	sl, r4, #25
 8003dce:	68e3      	ldr	r3, [r4, #12]
 8003dd0:	6832      	ldr	r2, [r6, #0]
 8003dd2:	1a9b      	subs	r3, r3, r2
 8003dd4:	42ab      	cmp	r3, r5
 8003dd6:	dc2b      	bgt.n	8003e30 <_printf_common+0xa0>
 8003dd8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003ddc:	6822      	ldr	r2, [r4, #0]
 8003dde:	3b00      	subs	r3, #0
 8003de0:	bf18      	it	ne
 8003de2:	2301      	movne	r3, #1
 8003de4:	0692      	lsls	r2, r2, #26
 8003de6:	d430      	bmi.n	8003e4a <_printf_common+0xba>
 8003de8:	4641      	mov	r1, r8
 8003dea:	4638      	mov	r0, r7
 8003dec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003df0:	47c8      	blx	r9
 8003df2:	3001      	adds	r0, #1
 8003df4:	d023      	beq.n	8003e3e <_printf_common+0xae>
 8003df6:	6823      	ldr	r3, [r4, #0]
 8003df8:	6922      	ldr	r2, [r4, #16]
 8003dfa:	f003 0306 	and.w	r3, r3, #6
 8003dfe:	2b04      	cmp	r3, #4
 8003e00:	bf14      	ite	ne
 8003e02:	2500      	movne	r5, #0
 8003e04:	6833      	ldreq	r3, [r6, #0]
 8003e06:	f04f 0600 	mov.w	r6, #0
 8003e0a:	bf08      	it	eq
 8003e0c:	68e5      	ldreq	r5, [r4, #12]
 8003e0e:	f104 041a 	add.w	r4, r4, #26
 8003e12:	bf08      	it	eq
 8003e14:	1aed      	subeq	r5, r5, r3
 8003e16:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003e1a:	bf08      	it	eq
 8003e1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003e20:	4293      	cmp	r3, r2
 8003e22:	bfc4      	itt	gt
 8003e24:	1a9b      	subgt	r3, r3, r2
 8003e26:	18ed      	addgt	r5, r5, r3
 8003e28:	42b5      	cmp	r5, r6
 8003e2a:	d11a      	bne.n	8003e62 <_printf_common+0xd2>
 8003e2c:	2000      	movs	r0, #0
 8003e2e:	e008      	b.n	8003e42 <_printf_common+0xb2>
 8003e30:	2301      	movs	r3, #1
 8003e32:	4652      	mov	r2, sl
 8003e34:	4641      	mov	r1, r8
 8003e36:	4638      	mov	r0, r7
 8003e38:	47c8      	blx	r9
 8003e3a:	3001      	adds	r0, #1
 8003e3c:	d103      	bne.n	8003e46 <_printf_common+0xb6>
 8003e3e:	f04f 30ff 	mov.w	r0, #4294967295
 8003e42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e46:	3501      	adds	r5, #1
 8003e48:	e7c1      	b.n	8003dce <_printf_common+0x3e>
 8003e4a:	2030      	movs	r0, #48	@ 0x30
 8003e4c:	18e1      	adds	r1, r4, r3
 8003e4e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003e52:	1c5a      	adds	r2, r3, #1
 8003e54:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003e58:	4422      	add	r2, r4
 8003e5a:	3302      	adds	r3, #2
 8003e5c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003e60:	e7c2      	b.n	8003de8 <_printf_common+0x58>
 8003e62:	2301      	movs	r3, #1
 8003e64:	4622      	mov	r2, r4
 8003e66:	4641      	mov	r1, r8
 8003e68:	4638      	mov	r0, r7
 8003e6a:	47c8      	blx	r9
 8003e6c:	3001      	adds	r0, #1
 8003e6e:	d0e6      	beq.n	8003e3e <_printf_common+0xae>
 8003e70:	3601      	adds	r6, #1
 8003e72:	e7d9      	b.n	8003e28 <_printf_common+0x98>

08003e74 <_printf_i>:
 8003e74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003e78:	7e0f      	ldrb	r7, [r1, #24]
 8003e7a:	4691      	mov	r9, r2
 8003e7c:	2f78      	cmp	r7, #120	@ 0x78
 8003e7e:	4680      	mov	r8, r0
 8003e80:	460c      	mov	r4, r1
 8003e82:	469a      	mov	sl, r3
 8003e84:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003e86:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003e8a:	d807      	bhi.n	8003e9c <_printf_i+0x28>
 8003e8c:	2f62      	cmp	r7, #98	@ 0x62
 8003e8e:	d80a      	bhi.n	8003ea6 <_printf_i+0x32>
 8003e90:	2f00      	cmp	r7, #0
 8003e92:	f000 80d3 	beq.w	800403c <_printf_i+0x1c8>
 8003e96:	2f58      	cmp	r7, #88	@ 0x58
 8003e98:	f000 80ba 	beq.w	8004010 <_printf_i+0x19c>
 8003e9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003ea0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003ea4:	e03a      	b.n	8003f1c <_printf_i+0xa8>
 8003ea6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003eaa:	2b15      	cmp	r3, #21
 8003eac:	d8f6      	bhi.n	8003e9c <_printf_i+0x28>
 8003eae:	a101      	add	r1, pc, #4	@ (adr r1, 8003eb4 <_printf_i+0x40>)
 8003eb0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003eb4:	08003f0d 	.word	0x08003f0d
 8003eb8:	08003f21 	.word	0x08003f21
 8003ebc:	08003e9d 	.word	0x08003e9d
 8003ec0:	08003e9d 	.word	0x08003e9d
 8003ec4:	08003e9d 	.word	0x08003e9d
 8003ec8:	08003e9d 	.word	0x08003e9d
 8003ecc:	08003f21 	.word	0x08003f21
 8003ed0:	08003e9d 	.word	0x08003e9d
 8003ed4:	08003e9d 	.word	0x08003e9d
 8003ed8:	08003e9d 	.word	0x08003e9d
 8003edc:	08003e9d 	.word	0x08003e9d
 8003ee0:	08004023 	.word	0x08004023
 8003ee4:	08003f4b 	.word	0x08003f4b
 8003ee8:	08003fdd 	.word	0x08003fdd
 8003eec:	08003e9d 	.word	0x08003e9d
 8003ef0:	08003e9d 	.word	0x08003e9d
 8003ef4:	08004045 	.word	0x08004045
 8003ef8:	08003e9d 	.word	0x08003e9d
 8003efc:	08003f4b 	.word	0x08003f4b
 8003f00:	08003e9d 	.word	0x08003e9d
 8003f04:	08003e9d 	.word	0x08003e9d
 8003f08:	08003fe5 	.word	0x08003fe5
 8003f0c:	6833      	ldr	r3, [r6, #0]
 8003f0e:	1d1a      	adds	r2, r3, #4
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	6032      	str	r2, [r6, #0]
 8003f14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003f18:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	e09e      	b.n	800405e <_printf_i+0x1ea>
 8003f20:	6833      	ldr	r3, [r6, #0]
 8003f22:	6820      	ldr	r0, [r4, #0]
 8003f24:	1d19      	adds	r1, r3, #4
 8003f26:	6031      	str	r1, [r6, #0]
 8003f28:	0606      	lsls	r6, r0, #24
 8003f2a:	d501      	bpl.n	8003f30 <_printf_i+0xbc>
 8003f2c:	681d      	ldr	r5, [r3, #0]
 8003f2e:	e003      	b.n	8003f38 <_printf_i+0xc4>
 8003f30:	0645      	lsls	r5, r0, #25
 8003f32:	d5fb      	bpl.n	8003f2c <_printf_i+0xb8>
 8003f34:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003f38:	2d00      	cmp	r5, #0
 8003f3a:	da03      	bge.n	8003f44 <_printf_i+0xd0>
 8003f3c:	232d      	movs	r3, #45	@ 0x2d
 8003f3e:	426d      	negs	r5, r5
 8003f40:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003f44:	230a      	movs	r3, #10
 8003f46:	4859      	ldr	r0, [pc, #356]	@ (80040ac <_printf_i+0x238>)
 8003f48:	e011      	b.n	8003f6e <_printf_i+0xfa>
 8003f4a:	6821      	ldr	r1, [r4, #0]
 8003f4c:	6833      	ldr	r3, [r6, #0]
 8003f4e:	0608      	lsls	r0, r1, #24
 8003f50:	f853 5b04 	ldr.w	r5, [r3], #4
 8003f54:	d402      	bmi.n	8003f5c <_printf_i+0xe8>
 8003f56:	0649      	lsls	r1, r1, #25
 8003f58:	bf48      	it	mi
 8003f5a:	b2ad      	uxthmi	r5, r5
 8003f5c:	2f6f      	cmp	r7, #111	@ 0x6f
 8003f5e:	6033      	str	r3, [r6, #0]
 8003f60:	bf14      	ite	ne
 8003f62:	230a      	movne	r3, #10
 8003f64:	2308      	moveq	r3, #8
 8003f66:	4851      	ldr	r0, [pc, #324]	@ (80040ac <_printf_i+0x238>)
 8003f68:	2100      	movs	r1, #0
 8003f6a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003f6e:	6866      	ldr	r6, [r4, #4]
 8003f70:	2e00      	cmp	r6, #0
 8003f72:	bfa8      	it	ge
 8003f74:	6821      	ldrge	r1, [r4, #0]
 8003f76:	60a6      	str	r6, [r4, #8]
 8003f78:	bfa4      	itt	ge
 8003f7a:	f021 0104 	bicge.w	r1, r1, #4
 8003f7e:	6021      	strge	r1, [r4, #0]
 8003f80:	b90d      	cbnz	r5, 8003f86 <_printf_i+0x112>
 8003f82:	2e00      	cmp	r6, #0
 8003f84:	d04b      	beq.n	800401e <_printf_i+0x1aa>
 8003f86:	4616      	mov	r6, r2
 8003f88:	fbb5 f1f3 	udiv	r1, r5, r3
 8003f8c:	fb03 5711 	mls	r7, r3, r1, r5
 8003f90:	5dc7      	ldrb	r7, [r0, r7]
 8003f92:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003f96:	462f      	mov	r7, r5
 8003f98:	42bb      	cmp	r3, r7
 8003f9a:	460d      	mov	r5, r1
 8003f9c:	d9f4      	bls.n	8003f88 <_printf_i+0x114>
 8003f9e:	2b08      	cmp	r3, #8
 8003fa0:	d10b      	bne.n	8003fba <_printf_i+0x146>
 8003fa2:	6823      	ldr	r3, [r4, #0]
 8003fa4:	07df      	lsls	r7, r3, #31
 8003fa6:	d508      	bpl.n	8003fba <_printf_i+0x146>
 8003fa8:	6923      	ldr	r3, [r4, #16]
 8003faa:	6861      	ldr	r1, [r4, #4]
 8003fac:	4299      	cmp	r1, r3
 8003fae:	bfde      	ittt	le
 8003fb0:	2330      	movle	r3, #48	@ 0x30
 8003fb2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003fb6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003fba:	1b92      	subs	r2, r2, r6
 8003fbc:	6122      	str	r2, [r4, #16]
 8003fbe:	464b      	mov	r3, r9
 8003fc0:	4621      	mov	r1, r4
 8003fc2:	4640      	mov	r0, r8
 8003fc4:	f8cd a000 	str.w	sl, [sp]
 8003fc8:	aa03      	add	r2, sp, #12
 8003fca:	f7ff fee1 	bl	8003d90 <_printf_common>
 8003fce:	3001      	adds	r0, #1
 8003fd0:	d14a      	bne.n	8004068 <_printf_i+0x1f4>
 8003fd2:	f04f 30ff 	mov.w	r0, #4294967295
 8003fd6:	b004      	add	sp, #16
 8003fd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fdc:	6823      	ldr	r3, [r4, #0]
 8003fde:	f043 0320 	orr.w	r3, r3, #32
 8003fe2:	6023      	str	r3, [r4, #0]
 8003fe4:	2778      	movs	r7, #120	@ 0x78
 8003fe6:	4832      	ldr	r0, [pc, #200]	@ (80040b0 <_printf_i+0x23c>)
 8003fe8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003fec:	6823      	ldr	r3, [r4, #0]
 8003fee:	6831      	ldr	r1, [r6, #0]
 8003ff0:	061f      	lsls	r7, r3, #24
 8003ff2:	f851 5b04 	ldr.w	r5, [r1], #4
 8003ff6:	d402      	bmi.n	8003ffe <_printf_i+0x18a>
 8003ff8:	065f      	lsls	r7, r3, #25
 8003ffa:	bf48      	it	mi
 8003ffc:	b2ad      	uxthmi	r5, r5
 8003ffe:	6031      	str	r1, [r6, #0]
 8004000:	07d9      	lsls	r1, r3, #31
 8004002:	bf44      	itt	mi
 8004004:	f043 0320 	orrmi.w	r3, r3, #32
 8004008:	6023      	strmi	r3, [r4, #0]
 800400a:	b11d      	cbz	r5, 8004014 <_printf_i+0x1a0>
 800400c:	2310      	movs	r3, #16
 800400e:	e7ab      	b.n	8003f68 <_printf_i+0xf4>
 8004010:	4826      	ldr	r0, [pc, #152]	@ (80040ac <_printf_i+0x238>)
 8004012:	e7e9      	b.n	8003fe8 <_printf_i+0x174>
 8004014:	6823      	ldr	r3, [r4, #0]
 8004016:	f023 0320 	bic.w	r3, r3, #32
 800401a:	6023      	str	r3, [r4, #0]
 800401c:	e7f6      	b.n	800400c <_printf_i+0x198>
 800401e:	4616      	mov	r6, r2
 8004020:	e7bd      	b.n	8003f9e <_printf_i+0x12a>
 8004022:	6833      	ldr	r3, [r6, #0]
 8004024:	6825      	ldr	r5, [r4, #0]
 8004026:	1d18      	adds	r0, r3, #4
 8004028:	6961      	ldr	r1, [r4, #20]
 800402a:	6030      	str	r0, [r6, #0]
 800402c:	062e      	lsls	r6, r5, #24
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	d501      	bpl.n	8004036 <_printf_i+0x1c2>
 8004032:	6019      	str	r1, [r3, #0]
 8004034:	e002      	b.n	800403c <_printf_i+0x1c8>
 8004036:	0668      	lsls	r0, r5, #25
 8004038:	d5fb      	bpl.n	8004032 <_printf_i+0x1be>
 800403a:	8019      	strh	r1, [r3, #0]
 800403c:	2300      	movs	r3, #0
 800403e:	4616      	mov	r6, r2
 8004040:	6123      	str	r3, [r4, #16]
 8004042:	e7bc      	b.n	8003fbe <_printf_i+0x14a>
 8004044:	6833      	ldr	r3, [r6, #0]
 8004046:	2100      	movs	r1, #0
 8004048:	1d1a      	adds	r2, r3, #4
 800404a:	6032      	str	r2, [r6, #0]
 800404c:	681e      	ldr	r6, [r3, #0]
 800404e:	6862      	ldr	r2, [r4, #4]
 8004050:	4630      	mov	r0, r6
 8004052:	f000 fce8 	bl	8004a26 <memchr>
 8004056:	b108      	cbz	r0, 800405c <_printf_i+0x1e8>
 8004058:	1b80      	subs	r0, r0, r6
 800405a:	6060      	str	r0, [r4, #4]
 800405c:	6863      	ldr	r3, [r4, #4]
 800405e:	6123      	str	r3, [r4, #16]
 8004060:	2300      	movs	r3, #0
 8004062:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004066:	e7aa      	b.n	8003fbe <_printf_i+0x14a>
 8004068:	4632      	mov	r2, r6
 800406a:	4649      	mov	r1, r9
 800406c:	4640      	mov	r0, r8
 800406e:	6923      	ldr	r3, [r4, #16]
 8004070:	47d0      	blx	sl
 8004072:	3001      	adds	r0, #1
 8004074:	d0ad      	beq.n	8003fd2 <_printf_i+0x15e>
 8004076:	6823      	ldr	r3, [r4, #0]
 8004078:	079b      	lsls	r3, r3, #30
 800407a:	d413      	bmi.n	80040a4 <_printf_i+0x230>
 800407c:	68e0      	ldr	r0, [r4, #12]
 800407e:	9b03      	ldr	r3, [sp, #12]
 8004080:	4298      	cmp	r0, r3
 8004082:	bfb8      	it	lt
 8004084:	4618      	movlt	r0, r3
 8004086:	e7a6      	b.n	8003fd6 <_printf_i+0x162>
 8004088:	2301      	movs	r3, #1
 800408a:	4632      	mov	r2, r6
 800408c:	4649      	mov	r1, r9
 800408e:	4640      	mov	r0, r8
 8004090:	47d0      	blx	sl
 8004092:	3001      	adds	r0, #1
 8004094:	d09d      	beq.n	8003fd2 <_printf_i+0x15e>
 8004096:	3501      	adds	r5, #1
 8004098:	68e3      	ldr	r3, [r4, #12]
 800409a:	9903      	ldr	r1, [sp, #12]
 800409c:	1a5b      	subs	r3, r3, r1
 800409e:	42ab      	cmp	r3, r5
 80040a0:	dcf2      	bgt.n	8004088 <_printf_i+0x214>
 80040a2:	e7eb      	b.n	800407c <_printf_i+0x208>
 80040a4:	2500      	movs	r5, #0
 80040a6:	f104 0619 	add.w	r6, r4, #25
 80040aa:	e7f5      	b.n	8004098 <_printf_i+0x224>
 80040ac:	080093ec 	.word	0x080093ec
 80040b0:	080093fd 	.word	0x080093fd

080040b4 <_scanf_float>:
 80040b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040b8:	b087      	sub	sp, #28
 80040ba:	9303      	str	r3, [sp, #12]
 80040bc:	688b      	ldr	r3, [r1, #8]
 80040be:	4617      	mov	r7, r2
 80040c0:	1e5a      	subs	r2, r3, #1
 80040c2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80040c6:	bf82      	ittt	hi
 80040c8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80040cc:	eb03 0b05 	addhi.w	fp, r3, r5
 80040d0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80040d4:	460a      	mov	r2, r1
 80040d6:	f04f 0500 	mov.w	r5, #0
 80040da:	bf88      	it	hi
 80040dc:	608b      	strhi	r3, [r1, #8]
 80040de:	680b      	ldr	r3, [r1, #0]
 80040e0:	4680      	mov	r8, r0
 80040e2:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80040e6:	f842 3b1c 	str.w	r3, [r2], #28
 80040ea:	460c      	mov	r4, r1
 80040ec:	bf98      	it	ls
 80040ee:	f04f 0b00 	movls.w	fp, #0
 80040f2:	4616      	mov	r6, r2
 80040f4:	46aa      	mov	sl, r5
 80040f6:	46a9      	mov	r9, r5
 80040f8:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80040fc:	9201      	str	r2, [sp, #4]
 80040fe:	9502      	str	r5, [sp, #8]
 8004100:	68a2      	ldr	r2, [r4, #8]
 8004102:	b152      	cbz	r2, 800411a <_scanf_float+0x66>
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	781b      	ldrb	r3, [r3, #0]
 8004108:	2b4e      	cmp	r3, #78	@ 0x4e
 800410a:	d865      	bhi.n	80041d8 <_scanf_float+0x124>
 800410c:	2b40      	cmp	r3, #64	@ 0x40
 800410e:	d83d      	bhi.n	800418c <_scanf_float+0xd8>
 8004110:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8004114:	b2c8      	uxtb	r0, r1
 8004116:	280e      	cmp	r0, #14
 8004118:	d93b      	bls.n	8004192 <_scanf_float+0xde>
 800411a:	f1b9 0f00 	cmp.w	r9, #0
 800411e:	d003      	beq.n	8004128 <_scanf_float+0x74>
 8004120:	6823      	ldr	r3, [r4, #0]
 8004122:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004126:	6023      	str	r3, [r4, #0]
 8004128:	f10a 3aff 	add.w	sl, sl, #4294967295
 800412c:	f1ba 0f01 	cmp.w	sl, #1
 8004130:	f200 8118 	bhi.w	8004364 <_scanf_float+0x2b0>
 8004134:	9b01      	ldr	r3, [sp, #4]
 8004136:	429e      	cmp	r6, r3
 8004138:	f200 8109 	bhi.w	800434e <_scanf_float+0x29a>
 800413c:	2001      	movs	r0, #1
 800413e:	b007      	add	sp, #28
 8004140:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004144:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8004148:	2a0d      	cmp	r2, #13
 800414a:	d8e6      	bhi.n	800411a <_scanf_float+0x66>
 800414c:	a101      	add	r1, pc, #4	@ (adr r1, 8004154 <_scanf_float+0xa0>)
 800414e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004152:	bf00      	nop
 8004154:	0800429b 	.word	0x0800429b
 8004158:	0800411b 	.word	0x0800411b
 800415c:	0800411b 	.word	0x0800411b
 8004160:	0800411b 	.word	0x0800411b
 8004164:	080042fb 	.word	0x080042fb
 8004168:	080042d3 	.word	0x080042d3
 800416c:	0800411b 	.word	0x0800411b
 8004170:	0800411b 	.word	0x0800411b
 8004174:	080042a9 	.word	0x080042a9
 8004178:	0800411b 	.word	0x0800411b
 800417c:	0800411b 	.word	0x0800411b
 8004180:	0800411b 	.word	0x0800411b
 8004184:	0800411b 	.word	0x0800411b
 8004188:	08004261 	.word	0x08004261
 800418c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8004190:	e7da      	b.n	8004148 <_scanf_float+0x94>
 8004192:	290e      	cmp	r1, #14
 8004194:	d8c1      	bhi.n	800411a <_scanf_float+0x66>
 8004196:	a001      	add	r0, pc, #4	@ (adr r0, 800419c <_scanf_float+0xe8>)
 8004198:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800419c:	08004251 	.word	0x08004251
 80041a0:	0800411b 	.word	0x0800411b
 80041a4:	08004251 	.word	0x08004251
 80041a8:	080042e7 	.word	0x080042e7
 80041ac:	0800411b 	.word	0x0800411b
 80041b0:	080041f9 	.word	0x080041f9
 80041b4:	08004237 	.word	0x08004237
 80041b8:	08004237 	.word	0x08004237
 80041bc:	08004237 	.word	0x08004237
 80041c0:	08004237 	.word	0x08004237
 80041c4:	08004237 	.word	0x08004237
 80041c8:	08004237 	.word	0x08004237
 80041cc:	08004237 	.word	0x08004237
 80041d0:	08004237 	.word	0x08004237
 80041d4:	08004237 	.word	0x08004237
 80041d8:	2b6e      	cmp	r3, #110	@ 0x6e
 80041da:	d809      	bhi.n	80041f0 <_scanf_float+0x13c>
 80041dc:	2b60      	cmp	r3, #96	@ 0x60
 80041de:	d8b1      	bhi.n	8004144 <_scanf_float+0x90>
 80041e0:	2b54      	cmp	r3, #84	@ 0x54
 80041e2:	d07b      	beq.n	80042dc <_scanf_float+0x228>
 80041e4:	2b59      	cmp	r3, #89	@ 0x59
 80041e6:	d198      	bne.n	800411a <_scanf_float+0x66>
 80041e8:	2d07      	cmp	r5, #7
 80041ea:	d196      	bne.n	800411a <_scanf_float+0x66>
 80041ec:	2508      	movs	r5, #8
 80041ee:	e02c      	b.n	800424a <_scanf_float+0x196>
 80041f0:	2b74      	cmp	r3, #116	@ 0x74
 80041f2:	d073      	beq.n	80042dc <_scanf_float+0x228>
 80041f4:	2b79      	cmp	r3, #121	@ 0x79
 80041f6:	e7f6      	b.n	80041e6 <_scanf_float+0x132>
 80041f8:	6821      	ldr	r1, [r4, #0]
 80041fa:	05c8      	lsls	r0, r1, #23
 80041fc:	d51b      	bpl.n	8004236 <_scanf_float+0x182>
 80041fe:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8004202:	6021      	str	r1, [r4, #0]
 8004204:	f109 0901 	add.w	r9, r9, #1
 8004208:	f1bb 0f00 	cmp.w	fp, #0
 800420c:	d003      	beq.n	8004216 <_scanf_float+0x162>
 800420e:	3201      	adds	r2, #1
 8004210:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004214:	60a2      	str	r2, [r4, #8]
 8004216:	68a3      	ldr	r3, [r4, #8]
 8004218:	3b01      	subs	r3, #1
 800421a:	60a3      	str	r3, [r4, #8]
 800421c:	6923      	ldr	r3, [r4, #16]
 800421e:	3301      	adds	r3, #1
 8004220:	6123      	str	r3, [r4, #16]
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	3b01      	subs	r3, #1
 8004226:	2b00      	cmp	r3, #0
 8004228:	607b      	str	r3, [r7, #4]
 800422a:	f340 8087 	ble.w	800433c <_scanf_float+0x288>
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	3301      	adds	r3, #1
 8004232:	603b      	str	r3, [r7, #0]
 8004234:	e764      	b.n	8004100 <_scanf_float+0x4c>
 8004236:	eb1a 0105 	adds.w	r1, sl, r5
 800423a:	f47f af6e 	bne.w	800411a <_scanf_float+0x66>
 800423e:	460d      	mov	r5, r1
 8004240:	468a      	mov	sl, r1
 8004242:	6822      	ldr	r2, [r4, #0]
 8004244:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8004248:	6022      	str	r2, [r4, #0]
 800424a:	f806 3b01 	strb.w	r3, [r6], #1
 800424e:	e7e2      	b.n	8004216 <_scanf_float+0x162>
 8004250:	6822      	ldr	r2, [r4, #0]
 8004252:	0610      	lsls	r0, r2, #24
 8004254:	f57f af61 	bpl.w	800411a <_scanf_float+0x66>
 8004258:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800425c:	6022      	str	r2, [r4, #0]
 800425e:	e7f4      	b.n	800424a <_scanf_float+0x196>
 8004260:	f1ba 0f00 	cmp.w	sl, #0
 8004264:	d10e      	bne.n	8004284 <_scanf_float+0x1d0>
 8004266:	f1b9 0f00 	cmp.w	r9, #0
 800426a:	d10e      	bne.n	800428a <_scanf_float+0x1d6>
 800426c:	6822      	ldr	r2, [r4, #0]
 800426e:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004272:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004276:	d108      	bne.n	800428a <_scanf_float+0x1d6>
 8004278:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800427c:	f04f 0a01 	mov.w	sl, #1
 8004280:	6022      	str	r2, [r4, #0]
 8004282:	e7e2      	b.n	800424a <_scanf_float+0x196>
 8004284:	f1ba 0f02 	cmp.w	sl, #2
 8004288:	d055      	beq.n	8004336 <_scanf_float+0x282>
 800428a:	2d01      	cmp	r5, #1
 800428c:	d002      	beq.n	8004294 <_scanf_float+0x1e0>
 800428e:	2d04      	cmp	r5, #4
 8004290:	f47f af43 	bne.w	800411a <_scanf_float+0x66>
 8004294:	3501      	adds	r5, #1
 8004296:	b2ed      	uxtb	r5, r5
 8004298:	e7d7      	b.n	800424a <_scanf_float+0x196>
 800429a:	f1ba 0f01 	cmp.w	sl, #1
 800429e:	f47f af3c 	bne.w	800411a <_scanf_float+0x66>
 80042a2:	f04f 0a02 	mov.w	sl, #2
 80042a6:	e7d0      	b.n	800424a <_scanf_float+0x196>
 80042a8:	b97d      	cbnz	r5, 80042ca <_scanf_float+0x216>
 80042aa:	f1b9 0f00 	cmp.w	r9, #0
 80042ae:	f47f af37 	bne.w	8004120 <_scanf_float+0x6c>
 80042b2:	6822      	ldr	r2, [r4, #0]
 80042b4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80042b8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80042bc:	f040 8103 	bne.w	80044c6 <_scanf_float+0x412>
 80042c0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80042c4:	2501      	movs	r5, #1
 80042c6:	6022      	str	r2, [r4, #0]
 80042c8:	e7bf      	b.n	800424a <_scanf_float+0x196>
 80042ca:	2d03      	cmp	r5, #3
 80042cc:	d0e2      	beq.n	8004294 <_scanf_float+0x1e0>
 80042ce:	2d05      	cmp	r5, #5
 80042d0:	e7de      	b.n	8004290 <_scanf_float+0x1dc>
 80042d2:	2d02      	cmp	r5, #2
 80042d4:	f47f af21 	bne.w	800411a <_scanf_float+0x66>
 80042d8:	2503      	movs	r5, #3
 80042da:	e7b6      	b.n	800424a <_scanf_float+0x196>
 80042dc:	2d06      	cmp	r5, #6
 80042de:	f47f af1c 	bne.w	800411a <_scanf_float+0x66>
 80042e2:	2507      	movs	r5, #7
 80042e4:	e7b1      	b.n	800424a <_scanf_float+0x196>
 80042e6:	6822      	ldr	r2, [r4, #0]
 80042e8:	0591      	lsls	r1, r2, #22
 80042ea:	f57f af16 	bpl.w	800411a <_scanf_float+0x66>
 80042ee:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80042f2:	6022      	str	r2, [r4, #0]
 80042f4:	f8cd 9008 	str.w	r9, [sp, #8]
 80042f8:	e7a7      	b.n	800424a <_scanf_float+0x196>
 80042fa:	6822      	ldr	r2, [r4, #0]
 80042fc:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8004300:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8004304:	d006      	beq.n	8004314 <_scanf_float+0x260>
 8004306:	0550      	lsls	r0, r2, #21
 8004308:	f57f af07 	bpl.w	800411a <_scanf_float+0x66>
 800430c:	f1b9 0f00 	cmp.w	r9, #0
 8004310:	f000 80d9 	beq.w	80044c6 <_scanf_float+0x412>
 8004314:	0591      	lsls	r1, r2, #22
 8004316:	bf58      	it	pl
 8004318:	9902      	ldrpl	r1, [sp, #8]
 800431a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800431e:	bf58      	it	pl
 8004320:	eba9 0101 	subpl.w	r1, r9, r1
 8004324:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8004328:	f04f 0900 	mov.w	r9, #0
 800432c:	bf58      	it	pl
 800432e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004332:	6022      	str	r2, [r4, #0]
 8004334:	e789      	b.n	800424a <_scanf_float+0x196>
 8004336:	f04f 0a03 	mov.w	sl, #3
 800433a:	e786      	b.n	800424a <_scanf_float+0x196>
 800433c:	4639      	mov	r1, r7
 800433e:	4640      	mov	r0, r8
 8004340:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8004344:	4798      	blx	r3
 8004346:	2800      	cmp	r0, #0
 8004348:	f43f aeda 	beq.w	8004100 <_scanf_float+0x4c>
 800434c:	e6e5      	b.n	800411a <_scanf_float+0x66>
 800434e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004352:	463a      	mov	r2, r7
 8004354:	4640      	mov	r0, r8
 8004356:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800435a:	4798      	blx	r3
 800435c:	6923      	ldr	r3, [r4, #16]
 800435e:	3b01      	subs	r3, #1
 8004360:	6123      	str	r3, [r4, #16]
 8004362:	e6e7      	b.n	8004134 <_scanf_float+0x80>
 8004364:	1e6b      	subs	r3, r5, #1
 8004366:	2b06      	cmp	r3, #6
 8004368:	d824      	bhi.n	80043b4 <_scanf_float+0x300>
 800436a:	2d02      	cmp	r5, #2
 800436c:	d836      	bhi.n	80043dc <_scanf_float+0x328>
 800436e:	9b01      	ldr	r3, [sp, #4]
 8004370:	429e      	cmp	r6, r3
 8004372:	f67f aee3 	bls.w	800413c <_scanf_float+0x88>
 8004376:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800437a:	463a      	mov	r2, r7
 800437c:	4640      	mov	r0, r8
 800437e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004382:	4798      	blx	r3
 8004384:	6923      	ldr	r3, [r4, #16]
 8004386:	3b01      	subs	r3, #1
 8004388:	6123      	str	r3, [r4, #16]
 800438a:	e7f0      	b.n	800436e <_scanf_float+0x2ba>
 800438c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004390:	463a      	mov	r2, r7
 8004392:	4640      	mov	r0, r8
 8004394:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8004398:	4798      	blx	r3
 800439a:	6923      	ldr	r3, [r4, #16]
 800439c:	3b01      	subs	r3, #1
 800439e:	6123      	str	r3, [r4, #16]
 80043a0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80043a4:	fa5f fa8a 	uxtb.w	sl, sl
 80043a8:	f1ba 0f02 	cmp.w	sl, #2
 80043ac:	d1ee      	bne.n	800438c <_scanf_float+0x2d8>
 80043ae:	3d03      	subs	r5, #3
 80043b0:	b2ed      	uxtb	r5, r5
 80043b2:	1b76      	subs	r6, r6, r5
 80043b4:	6823      	ldr	r3, [r4, #0]
 80043b6:	05da      	lsls	r2, r3, #23
 80043b8:	d530      	bpl.n	800441c <_scanf_float+0x368>
 80043ba:	055b      	lsls	r3, r3, #21
 80043bc:	d511      	bpl.n	80043e2 <_scanf_float+0x32e>
 80043be:	9b01      	ldr	r3, [sp, #4]
 80043c0:	429e      	cmp	r6, r3
 80043c2:	f67f aebb 	bls.w	800413c <_scanf_float+0x88>
 80043c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80043ca:	463a      	mov	r2, r7
 80043cc:	4640      	mov	r0, r8
 80043ce:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80043d2:	4798      	blx	r3
 80043d4:	6923      	ldr	r3, [r4, #16]
 80043d6:	3b01      	subs	r3, #1
 80043d8:	6123      	str	r3, [r4, #16]
 80043da:	e7f0      	b.n	80043be <_scanf_float+0x30a>
 80043dc:	46aa      	mov	sl, r5
 80043de:	46b3      	mov	fp, r6
 80043e0:	e7de      	b.n	80043a0 <_scanf_float+0x2ec>
 80043e2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80043e6:	6923      	ldr	r3, [r4, #16]
 80043e8:	2965      	cmp	r1, #101	@ 0x65
 80043ea:	f103 33ff 	add.w	r3, r3, #4294967295
 80043ee:	f106 35ff 	add.w	r5, r6, #4294967295
 80043f2:	6123      	str	r3, [r4, #16]
 80043f4:	d00c      	beq.n	8004410 <_scanf_float+0x35c>
 80043f6:	2945      	cmp	r1, #69	@ 0x45
 80043f8:	d00a      	beq.n	8004410 <_scanf_float+0x35c>
 80043fa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80043fe:	463a      	mov	r2, r7
 8004400:	4640      	mov	r0, r8
 8004402:	4798      	blx	r3
 8004404:	6923      	ldr	r3, [r4, #16]
 8004406:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800440a:	3b01      	subs	r3, #1
 800440c:	1eb5      	subs	r5, r6, #2
 800440e:	6123      	str	r3, [r4, #16]
 8004410:	463a      	mov	r2, r7
 8004412:	4640      	mov	r0, r8
 8004414:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004418:	4798      	blx	r3
 800441a:	462e      	mov	r6, r5
 800441c:	6822      	ldr	r2, [r4, #0]
 800441e:	f012 0210 	ands.w	r2, r2, #16
 8004422:	d001      	beq.n	8004428 <_scanf_float+0x374>
 8004424:	2000      	movs	r0, #0
 8004426:	e68a      	b.n	800413e <_scanf_float+0x8a>
 8004428:	7032      	strb	r2, [r6, #0]
 800442a:	6823      	ldr	r3, [r4, #0]
 800442c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004430:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004434:	d11c      	bne.n	8004470 <_scanf_float+0x3bc>
 8004436:	9b02      	ldr	r3, [sp, #8]
 8004438:	454b      	cmp	r3, r9
 800443a:	eba3 0209 	sub.w	r2, r3, r9
 800443e:	d123      	bne.n	8004488 <_scanf_float+0x3d4>
 8004440:	2200      	movs	r2, #0
 8004442:	4640      	mov	r0, r8
 8004444:	9901      	ldr	r1, [sp, #4]
 8004446:	f002 fcff 	bl	8006e48 <_strtod_r>
 800444a:	9b03      	ldr	r3, [sp, #12]
 800444c:	6825      	ldr	r5, [r4, #0]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f015 0f02 	tst.w	r5, #2
 8004454:	4606      	mov	r6, r0
 8004456:	460f      	mov	r7, r1
 8004458:	f103 0204 	add.w	r2, r3, #4
 800445c:	d01f      	beq.n	800449e <_scanf_float+0x3ea>
 800445e:	9903      	ldr	r1, [sp, #12]
 8004460:	600a      	str	r2, [r1, #0]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	e9c3 6700 	strd	r6, r7, [r3]
 8004468:	68e3      	ldr	r3, [r4, #12]
 800446a:	3301      	adds	r3, #1
 800446c:	60e3      	str	r3, [r4, #12]
 800446e:	e7d9      	b.n	8004424 <_scanf_float+0x370>
 8004470:	9b04      	ldr	r3, [sp, #16]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d0e4      	beq.n	8004440 <_scanf_float+0x38c>
 8004476:	9905      	ldr	r1, [sp, #20]
 8004478:	230a      	movs	r3, #10
 800447a:	4640      	mov	r0, r8
 800447c:	3101      	adds	r1, #1
 800447e:	f002 fd63 	bl	8006f48 <_strtol_r>
 8004482:	9b04      	ldr	r3, [sp, #16]
 8004484:	9e05      	ldr	r6, [sp, #20]
 8004486:	1ac2      	subs	r2, r0, r3
 8004488:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800448c:	429e      	cmp	r6, r3
 800448e:	bf28      	it	cs
 8004490:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8004494:	4630      	mov	r0, r6
 8004496:	490d      	ldr	r1, [pc, #52]	@ (80044cc <_scanf_float+0x418>)
 8004498:	f000 f94e 	bl	8004738 <siprintf>
 800449c:	e7d0      	b.n	8004440 <_scanf_float+0x38c>
 800449e:	076d      	lsls	r5, r5, #29
 80044a0:	d4dd      	bmi.n	800445e <_scanf_float+0x3aa>
 80044a2:	9d03      	ldr	r5, [sp, #12]
 80044a4:	602a      	str	r2, [r5, #0]
 80044a6:	681d      	ldr	r5, [r3, #0]
 80044a8:	4602      	mov	r2, r0
 80044aa:	460b      	mov	r3, r1
 80044ac:	f7fc faae 	bl	8000a0c <__aeabi_dcmpun>
 80044b0:	b120      	cbz	r0, 80044bc <_scanf_float+0x408>
 80044b2:	4807      	ldr	r0, [pc, #28]	@ (80044d0 <_scanf_float+0x41c>)
 80044b4:	f000 fad4 	bl	8004a60 <nanf>
 80044b8:	6028      	str	r0, [r5, #0]
 80044ba:	e7d5      	b.n	8004468 <_scanf_float+0x3b4>
 80044bc:	4630      	mov	r0, r6
 80044be:	4639      	mov	r1, r7
 80044c0:	f7fc fb02 	bl	8000ac8 <__aeabi_d2f>
 80044c4:	e7f8      	b.n	80044b8 <_scanf_float+0x404>
 80044c6:	f04f 0900 	mov.w	r9, #0
 80044ca:	e62d      	b.n	8004128 <_scanf_float+0x74>
 80044cc:	0800940e 	.word	0x0800940e
 80044d0:	080097a5 	.word	0x080097a5

080044d4 <std>:
 80044d4:	2300      	movs	r3, #0
 80044d6:	b510      	push	{r4, lr}
 80044d8:	4604      	mov	r4, r0
 80044da:	e9c0 3300 	strd	r3, r3, [r0]
 80044de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80044e2:	6083      	str	r3, [r0, #8]
 80044e4:	8181      	strh	r1, [r0, #12]
 80044e6:	6643      	str	r3, [r0, #100]	@ 0x64
 80044e8:	81c2      	strh	r2, [r0, #14]
 80044ea:	6183      	str	r3, [r0, #24]
 80044ec:	4619      	mov	r1, r3
 80044ee:	2208      	movs	r2, #8
 80044f0:	305c      	adds	r0, #92	@ 0x5c
 80044f2:	f000 fa19 	bl	8004928 <memset>
 80044f6:	4b0d      	ldr	r3, [pc, #52]	@ (800452c <std+0x58>)
 80044f8:	6224      	str	r4, [r4, #32]
 80044fa:	6263      	str	r3, [r4, #36]	@ 0x24
 80044fc:	4b0c      	ldr	r3, [pc, #48]	@ (8004530 <std+0x5c>)
 80044fe:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004500:	4b0c      	ldr	r3, [pc, #48]	@ (8004534 <std+0x60>)
 8004502:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004504:	4b0c      	ldr	r3, [pc, #48]	@ (8004538 <std+0x64>)
 8004506:	6323      	str	r3, [r4, #48]	@ 0x30
 8004508:	4b0c      	ldr	r3, [pc, #48]	@ (800453c <std+0x68>)
 800450a:	429c      	cmp	r4, r3
 800450c:	d006      	beq.n	800451c <std+0x48>
 800450e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004512:	4294      	cmp	r4, r2
 8004514:	d002      	beq.n	800451c <std+0x48>
 8004516:	33d0      	adds	r3, #208	@ 0xd0
 8004518:	429c      	cmp	r4, r3
 800451a:	d105      	bne.n	8004528 <std+0x54>
 800451c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004520:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004524:	f000 ba7c 	b.w	8004a20 <__retarget_lock_init_recursive>
 8004528:	bd10      	pop	{r4, pc}
 800452a:	bf00      	nop
 800452c:	08004779 	.word	0x08004779
 8004530:	0800479b 	.word	0x0800479b
 8004534:	080047d3 	.word	0x080047d3
 8004538:	080047f7 	.word	0x080047f7
 800453c:	20004148 	.word	0x20004148

08004540 <stdio_exit_handler>:
 8004540:	4a02      	ldr	r2, [pc, #8]	@ (800454c <stdio_exit_handler+0xc>)
 8004542:	4903      	ldr	r1, [pc, #12]	@ (8004550 <stdio_exit_handler+0x10>)
 8004544:	4803      	ldr	r0, [pc, #12]	@ (8004554 <stdio_exit_handler+0x14>)
 8004546:	f000 b869 	b.w	800461c <_fwalk_sglue>
 800454a:	bf00      	nop
 800454c:	20000030 	.word	0x20000030
 8004550:	0800757d 	.word	0x0800757d
 8004554:	20000040 	.word	0x20000040

08004558 <cleanup_stdio>:
 8004558:	6841      	ldr	r1, [r0, #4]
 800455a:	4b0c      	ldr	r3, [pc, #48]	@ (800458c <cleanup_stdio+0x34>)
 800455c:	b510      	push	{r4, lr}
 800455e:	4299      	cmp	r1, r3
 8004560:	4604      	mov	r4, r0
 8004562:	d001      	beq.n	8004568 <cleanup_stdio+0x10>
 8004564:	f003 f80a 	bl	800757c <_fflush_r>
 8004568:	68a1      	ldr	r1, [r4, #8]
 800456a:	4b09      	ldr	r3, [pc, #36]	@ (8004590 <cleanup_stdio+0x38>)
 800456c:	4299      	cmp	r1, r3
 800456e:	d002      	beq.n	8004576 <cleanup_stdio+0x1e>
 8004570:	4620      	mov	r0, r4
 8004572:	f003 f803 	bl	800757c <_fflush_r>
 8004576:	68e1      	ldr	r1, [r4, #12]
 8004578:	4b06      	ldr	r3, [pc, #24]	@ (8004594 <cleanup_stdio+0x3c>)
 800457a:	4299      	cmp	r1, r3
 800457c:	d004      	beq.n	8004588 <cleanup_stdio+0x30>
 800457e:	4620      	mov	r0, r4
 8004580:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004584:	f002 bffa 	b.w	800757c <_fflush_r>
 8004588:	bd10      	pop	{r4, pc}
 800458a:	bf00      	nop
 800458c:	20004148 	.word	0x20004148
 8004590:	200041b0 	.word	0x200041b0
 8004594:	20004218 	.word	0x20004218

08004598 <global_stdio_init.part.0>:
 8004598:	b510      	push	{r4, lr}
 800459a:	4b0b      	ldr	r3, [pc, #44]	@ (80045c8 <global_stdio_init.part.0+0x30>)
 800459c:	4c0b      	ldr	r4, [pc, #44]	@ (80045cc <global_stdio_init.part.0+0x34>)
 800459e:	4a0c      	ldr	r2, [pc, #48]	@ (80045d0 <global_stdio_init.part.0+0x38>)
 80045a0:	4620      	mov	r0, r4
 80045a2:	601a      	str	r2, [r3, #0]
 80045a4:	2104      	movs	r1, #4
 80045a6:	2200      	movs	r2, #0
 80045a8:	f7ff ff94 	bl	80044d4 <std>
 80045ac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80045b0:	2201      	movs	r2, #1
 80045b2:	2109      	movs	r1, #9
 80045b4:	f7ff ff8e 	bl	80044d4 <std>
 80045b8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80045bc:	2202      	movs	r2, #2
 80045be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80045c2:	2112      	movs	r1, #18
 80045c4:	f7ff bf86 	b.w	80044d4 <std>
 80045c8:	20004280 	.word	0x20004280
 80045cc:	20004148 	.word	0x20004148
 80045d0:	08004541 	.word	0x08004541

080045d4 <__sfp_lock_acquire>:
 80045d4:	4801      	ldr	r0, [pc, #4]	@ (80045dc <__sfp_lock_acquire+0x8>)
 80045d6:	f000 ba24 	b.w	8004a22 <__retarget_lock_acquire_recursive>
 80045da:	bf00      	nop
 80045dc:	20004289 	.word	0x20004289

080045e0 <__sfp_lock_release>:
 80045e0:	4801      	ldr	r0, [pc, #4]	@ (80045e8 <__sfp_lock_release+0x8>)
 80045e2:	f000 ba1f 	b.w	8004a24 <__retarget_lock_release_recursive>
 80045e6:	bf00      	nop
 80045e8:	20004289 	.word	0x20004289

080045ec <__sinit>:
 80045ec:	b510      	push	{r4, lr}
 80045ee:	4604      	mov	r4, r0
 80045f0:	f7ff fff0 	bl	80045d4 <__sfp_lock_acquire>
 80045f4:	6a23      	ldr	r3, [r4, #32]
 80045f6:	b11b      	cbz	r3, 8004600 <__sinit+0x14>
 80045f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80045fc:	f7ff bff0 	b.w	80045e0 <__sfp_lock_release>
 8004600:	4b04      	ldr	r3, [pc, #16]	@ (8004614 <__sinit+0x28>)
 8004602:	6223      	str	r3, [r4, #32]
 8004604:	4b04      	ldr	r3, [pc, #16]	@ (8004618 <__sinit+0x2c>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d1f5      	bne.n	80045f8 <__sinit+0xc>
 800460c:	f7ff ffc4 	bl	8004598 <global_stdio_init.part.0>
 8004610:	e7f2      	b.n	80045f8 <__sinit+0xc>
 8004612:	bf00      	nop
 8004614:	08004559 	.word	0x08004559
 8004618:	20004280 	.word	0x20004280

0800461c <_fwalk_sglue>:
 800461c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004620:	4607      	mov	r7, r0
 8004622:	4688      	mov	r8, r1
 8004624:	4614      	mov	r4, r2
 8004626:	2600      	movs	r6, #0
 8004628:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800462c:	f1b9 0901 	subs.w	r9, r9, #1
 8004630:	d505      	bpl.n	800463e <_fwalk_sglue+0x22>
 8004632:	6824      	ldr	r4, [r4, #0]
 8004634:	2c00      	cmp	r4, #0
 8004636:	d1f7      	bne.n	8004628 <_fwalk_sglue+0xc>
 8004638:	4630      	mov	r0, r6
 800463a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800463e:	89ab      	ldrh	r3, [r5, #12]
 8004640:	2b01      	cmp	r3, #1
 8004642:	d907      	bls.n	8004654 <_fwalk_sglue+0x38>
 8004644:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004648:	3301      	adds	r3, #1
 800464a:	d003      	beq.n	8004654 <_fwalk_sglue+0x38>
 800464c:	4629      	mov	r1, r5
 800464e:	4638      	mov	r0, r7
 8004650:	47c0      	blx	r8
 8004652:	4306      	orrs	r6, r0
 8004654:	3568      	adds	r5, #104	@ 0x68
 8004656:	e7e9      	b.n	800462c <_fwalk_sglue+0x10>

08004658 <iprintf>:
 8004658:	b40f      	push	{r0, r1, r2, r3}
 800465a:	b507      	push	{r0, r1, r2, lr}
 800465c:	4906      	ldr	r1, [pc, #24]	@ (8004678 <iprintf+0x20>)
 800465e:	ab04      	add	r3, sp, #16
 8004660:	6808      	ldr	r0, [r1, #0]
 8004662:	f853 2b04 	ldr.w	r2, [r3], #4
 8004666:	6881      	ldr	r1, [r0, #8]
 8004668:	9301      	str	r3, [sp, #4]
 800466a:	f002 fdef 	bl	800724c <_vfiprintf_r>
 800466e:	b003      	add	sp, #12
 8004670:	f85d eb04 	ldr.w	lr, [sp], #4
 8004674:	b004      	add	sp, #16
 8004676:	4770      	bx	lr
 8004678:	2000003c 	.word	0x2000003c

0800467c <_puts_r>:
 800467c:	6a03      	ldr	r3, [r0, #32]
 800467e:	b570      	push	{r4, r5, r6, lr}
 8004680:	4605      	mov	r5, r0
 8004682:	460e      	mov	r6, r1
 8004684:	6884      	ldr	r4, [r0, #8]
 8004686:	b90b      	cbnz	r3, 800468c <_puts_r+0x10>
 8004688:	f7ff ffb0 	bl	80045ec <__sinit>
 800468c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800468e:	07db      	lsls	r3, r3, #31
 8004690:	d405      	bmi.n	800469e <_puts_r+0x22>
 8004692:	89a3      	ldrh	r3, [r4, #12]
 8004694:	0598      	lsls	r0, r3, #22
 8004696:	d402      	bmi.n	800469e <_puts_r+0x22>
 8004698:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800469a:	f000 f9c2 	bl	8004a22 <__retarget_lock_acquire_recursive>
 800469e:	89a3      	ldrh	r3, [r4, #12]
 80046a0:	0719      	lsls	r1, r3, #28
 80046a2:	d502      	bpl.n	80046aa <_puts_r+0x2e>
 80046a4:	6923      	ldr	r3, [r4, #16]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d135      	bne.n	8004716 <_puts_r+0x9a>
 80046aa:	4621      	mov	r1, r4
 80046ac:	4628      	mov	r0, r5
 80046ae:	f000 f8e5 	bl	800487c <__swsetup_r>
 80046b2:	b380      	cbz	r0, 8004716 <_puts_r+0x9a>
 80046b4:	f04f 35ff 	mov.w	r5, #4294967295
 80046b8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80046ba:	07da      	lsls	r2, r3, #31
 80046bc:	d405      	bmi.n	80046ca <_puts_r+0x4e>
 80046be:	89a3      	ldrh	r3, [r4, #12]
 80046c0:	059b      	lsls	r3, r3, #22
 80046c2:	d402      	bmi.n	80046ca <_puts_r+0x4e>
 80046c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80046c6:	f000 f9ad 	bl	8004a24 <__retarget_lock_release_recursive>
 80046ca:	4628      	mov	r0, r5
 80046cc:	bd70      	pop	{r4, r5, r6, pc}
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	da04      	bge.n	80046dc <_puts_r+0x60>
 80046d2:	69a2      	ldr	r2, [r4, #24]
 80046d4:	429a      	cmp	r2, r3
 80046d6:	dc17      	bgt.n	8004708 <_puts_r+0x8c>
 80046d8:	290a      	cmp	r1, #10
 80046da:	d015      	beq.n	8004708 <_puts_r+0x8c>
 80046dc:	6823      	ldr	r3, [r4, #0]
 80046de:	1c5a      	adds	r2, r3, #1
 80046e0:	6022      	str	r2, [r4, #0]
 80046e2:	7019      	strb	r1, [r3, #0]
 80046e4:	68a3      	ldr	r3, [r4, #8]
 80046e6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80046ea:	3b01      	subs	r3, #1
 80046ec:	60a3      	str	r3, [r4, #8]
 80046ee:	2900      	cmp	r1, #0
 80046f0:	d1ed      	bne.n	80046ce <_puts_r+0x52>
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	da11      	bge.n	800471a <_puts_r+0x9e>
 80046f6:	4622      	mov	r2, r4
 80046f8:	210a      	movs	r1, #10
 80046fa:	4628      	mov	r0, r5
 80046fc:	f000 f87f 	bl	80047fe <__swbuf_r>
 8004700:	3001      	adds	r0, #1
 8004702:	d0d7      	beq.n	80046b4 <_puts_r+0x38>
 8004704:	250a      	movs	r5, #10
 8004706:	e7d7      	b.n	80046b8 <_puts_r+0x3c>
 8004708:	4622      	mov	r2, r4
 800470a:	4628      	mov	r0, r5
 800470c:	f000 f877 	bl	80047fe <__swbuf_r>
 8004710:	3001      	adds	r0, #1
 8004712:	d1e7      	bne.n	80046e4 <_puts_r+0x68>
 8004714:	e7ce      	b.n	80046b4 <_puts_r+0x38>
 8004716:	3e01      	subs	r6, #1
 8004718:	e7e4      	b.n	80046e4 <_puts_r+0x68>
 800471a:	6823      	ldr	r3, [r4, #0]
 800471c:	1c5a      	adds	r2, r3, #1
 800471e:	6022      	str	r2, [r4, #0]
 8004720:	220a      	movs	r2, #10
 8004722:	701a      	strb	r2, [r3, #0]
 8004724:	e7ee      	b.n	8004704 <_puts_r+0x88>
	...

08004728 <puts>:
 8004728:	4b02      	ldr	r3, [pc, #8]	@ (8004734 <puts+0xc>)
 800472a:	4601      	mov	r1, r0
 800472c:	6818      	ldr	r0, [r3, #0]
 800472e:	f7ff bfa5 	b.w	800467c <_puts_r>
 8004732:	bf00      	nop
 8004734:	2000003c 	.word	0x2000003c

08004738 <siprintf>:
 8004738:	b40e      	push	{r1, r2, r3}
 800473a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800473e:	b500      	push	{lr}
 8004740:	b09c      	sub	sp, #112	@ 0x70
 8004742:	ab1d      	add	r3, sp, #116	@ 0x74
 8004744:	9002      	str	r0, [sp, #8]
 8004746:	9006      	str	r0, [sp, #24]
 8004748:	9107      	str	r1, [sp, #28]
 800474a:	9104      	str	r1, [sp, #16]
 800474c:	4808      	ldr	r0, [pc, #32]	@ (8004770 <siprintf+0x38>)
 800474e:	4909      	ldr	r1, [pc, #36]	@ (8004774 <siprintf+0x3c>)
 8004750:	f853 2b04 	ldr.w	r2, [r3], #4
 8004754:	9105      	str	r1, [sp, #20]
 8004756:	6800      	ldr	r0, [r0, #0]
 8004758:	a902      	add	r1, sp, #8
 800475a:	9301      	str	r3, [sp, #4]
 800475c:	f002 fc52 	bl	8007004 <_svfiprintf_r>
 8004760:	2200      	movs	r2, #0
 8004762:	9b02      	ldr	r3, [sp, #8]
 8004764:	701a      	strb	r2, [r3, #0]
 8004766:	b01c      	add	sp, #112	@ 0x70
 8004768:	f85d eb04 	ldr.w	lr, [sp], #4
 800476c:	b003      	add	sp, #12
 800476e:	4770      	bx	lr
 8004770:	2000003c 	.word	0x2000003c
 8004774:	ffff0208 	.word	0xffff0208

08004778 <__sread>:
 8004778:	b510      	push	{r4, lr}
 800477a:	460c      	mov	r4, r1
 800477c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004780:	f000 f900 	bl	8004984 <_read_r>
 8004784:	2800      	cmp	r0, #0
 8004786:	bfab      	itete	ge
 8004788:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800478a:	89a3      	ldrhlt	r3, [r4, #12]
 800478c:	181b      	addge	r3, r3, r0
 800478e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004792:	bfac      	ite	ge
 8004794:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004796:	81a3      	strhlt	r3, [r4, #12]
 8004798:	bd10      	pop	{r4, pc}

0800479a <__swrite>:
 800479a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800479e:	461f      	mov	r7, r3
 80047a0:	898b      	ldrh	r3, [r1, #12]
 80047a2:	4605      	mov	r5, r0
 80047a4:	05db      	lsls	r3, r3, #23
 80047a6:	460c      	mov	r4, r1
 80047a8:	4616      	mov	r6, r2
 80047aa:	d505      	bpl.n	80047b8 <__swrite+0x1e>
 80047ac:	2302      	movs	r3, #2
 80047ae:	2200      	movs	r2, #0
 80047b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047b4:	f000 f8d4 	bl	8004960 <_lseek_r>
 80047b8:	89a3      	ldrh	r3, [r4, #12]
 80047ba:	4632      	mov	r2, r6
 80047bc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80047c0:	81a3      	strh	r3, [r4, #12]
 80047c2:	4628      	mov	r0, r5
 80047c4:	463b      	mov	r3, r7
 80047c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80047ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80047ce:	f000 b8eb 	b.w	80049a8 <_write_r>

080047d2 <__sseek>:
 80047d2:	b510      	push	{r4, lr}
 80047d4:	460c      	mov	r4, r1
 80047d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047da:	f000 f8c1 	bl	8004960 <_lseek_r>
 80047de:	1c43      	adds	r3, r0, #1
 80047e0:	89a3      	ldrh	r3, [r4, #12]
 80047e2:	bf15      	itete	ne
 80047e4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80047e6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80047ea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80047ee:	81a3      	strheq	r3, [r4, #12]
 80047f0:	bf18      	it	ne
 80047f2:	81a3      	strhne	r3, [r4, #12]
 80047f4:	bd10      	pop	{r4, pc}

080047f6 <__sclose>:
 80047f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047fa:	f000 b8a1 	b.w	8004940 <_close_r>

080047fe <__swbuf_r>:
 80047fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004800:	460e      	mov	r6, r1
 8004802:	4614      	mov	r4, r2
 8004804:	4605      	mov	r5, r0
 8004806:	b118      	cbz	r0, 8004810 <__swbuf_r+0x12>
 8004808:	6a03      	ldr	r3, [r0, #32]
 800480a:	b90b      	cbnz	r3, 8004810 <__swbuf_r+0x12>
 800480c:	f7ff feee 	bl	80045ec <__sinit>
 8004810:	69a3      	ldr	r3, [r4, #24]
 8004812:	60a3      	str	r3, [r4, #8]
 8004814:	89a3      	ldrh	r3, [r4, #12]
 8004816:	071a      	lsls	r2, r3, #28
 8004818:	d501      	bpl.n	800481e <__swbuf_r+0x20>
 800481a:	6923      	ldr	r3, [r4, #16]
 800481c:	b943      	cbnz	r3, 8004830 <__swbuf_r+0x32>
 800481e:	4621      	mov	r1, r4
 8004820:	4628      	mov	r0, r5
 8004822:	f000 f82b 	bl	800487c <__swsetup_r>
 8004826:	b118      	cbz	r0, 8004830 <__swbuf_r+0x32>
 8004828:	f04f 37ff 	mov.w	r7, #4294967295
 800482c:	4638      	mov	r0, r7
 800482e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004830:	6823      	ldr	r3, [r4, #0]
 8004832:	6922      	ldr	r2, [r4, #16]
 8004834:	b2f6      	uxtb	r6, r6
 8004836:	1a98      	subs	r0, r3, r2
 8004838:	6963      	ldr	r3, [r4, #20]
 800483a:	4637      	mov	r7, r6
 800483c:	4283      	cmp	r3, r0
 800483e:	dc05      	bgt.n	800484c <__swbuf_r+0x4e>
 8004840:	4621      	mov	r1, r4
 8004842:	4628      	mov	r0, r5
 8004844:	f002 fe9a 	bl	800757c <_fflush_r>
 8004848:	2800      	cmp	r0, #0
 800484a:	d1ed      	bne.n	8004828 <__swbuf_r+0x2a>
 800484c:	68a3      	ldr	r3, [r4, #8]
 800484e:	3b01      	subs	r3, #1
 8004850:	60a3      	str	r3, [r4, #8]
 8004852:	6823      	ldr	r3, [r4, #0]
 8004854:	1c5a      	adds	r2, r3, #1
 8004856:	6022      	str	r2, [r4, #0]
 8004858:	701e      	strb	r6, [r3, #0]
 800485a:	6962      	ldr	r2, [r4, #20]
 800485c:	1c43      	adds	r3, r0, #1
 800485e:	429a      	cmp	r2, r3
 8004860:	d004      	beq.n	800486c <__swbuf_r+0x6e>
 8004862:	89a3      	ldrh	r3, [r4, #12]
 8004864:	07db      	lsls	r3, r3, #31
 8004866:	d5e1      	bpl.n	800482c <__swbuf_r+0x2e>
 8004868:	2e0a      	cmp	r6, #10
 800486a:	d1df      	bne.n	800482c <__swbuf_r+0x2e>
 800486c:	4621      	mov	r1, r4
 800486e:	4628      	mov	r0, r5
 8004870:	f002 fe84 	bl	800757c <_fflush_r>
 8004874:	2800      	cmp	r0, #0
 8004876:	d0d9      	beq.n	800482c <__swbuf_r+0x2e>
 8004878:	e7d6      	b.n	8004828 <__swbuf_r+0x2a>
	...

0800487c <__swsetup_r>:
 800487c:	b538      	push	{r3, r4, r5, lr}
 800487e:	4b29      	ldr	r3, [pc, #164]	@ (8004924 <__swsetup_r+0xa8>)
 8004880:	4605      	mov	r5, r0
 8004882:	6818      	ldr	r0, [r3, #0]
 8004884:	460c      	mov	r4, r1
 8004886:	b118      	cbz	r0, 8004890 <__swsetup_r+0x14>
 8004888:	6a03      	ldr	r3, [r0, #32]
 800488a:	b90b      	cbnz	r3, 8004890 <__swsetup_r+0x14>
 800488c:	f7ff feae 	bl	80045ec <__sinit>
 8004890:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004894:	0719      	lsls	r1, r3, #28
 8004896:	d422      	bmi.n	80048de <__swsetup_r+0x62>
 8004898:	06da      	lsls	r2, r3, #27
 800489a:	d407      	bmi.n	80048ac <__swsetup_r+0x30>
 800489c:	2209      	movs	r2, #9
 800489e:	602a      	str	r2, [r5, #0]
 80048a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80048a4:	f04f 30ff 	mov.w	r0, #4294967295
 80048a8:	81a3      	strh	r3, [r4, #12]
 80048aa:	e033      	b.n	8004914 <__swsetup_r+0x98>
 80048ac:	0758      	lsls	r0, r3, #29
 80048ae:	d512      	bpl.n	80048d6 <__swsetup_r+0x5a>
 80048b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80048b2:	b141      	cbz	r1, 80048c6 <__swsetup_r+0x4a>
 80048b4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80048b8:	4299      	cmp	r1, r3
 80048ba:	d002      	beq.n	80048c2 <__swsetup_r+0x46>
 80048bc:	4628      	mov	r0, r5
 80048be:	f000 ff23 	bl	8005708 <_free_r>
 80048c2:	2300      	movs	r3, #0
 80048c4:	6363      	str	r3, [r4, #52]	@ 0x34
 80048c6:	89a3      	ldrh	r3, [r4, #12]
 80048c8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80048cc:	81a3      	strh	r3, [r4, #12]
 80048ce:	2300      	movs	r3, #0
 80048d0:	6063      	str	r3, [r4, #4]
 80048d2:	6923      	ldr	r3, [r4, #16]
 80048d4:	6023      	str	r3, [r4, #0]
 80048d6:	89a3      	ldrh	r3, [r4, #12]
 80048d8:	f043 0308 	orr.w	r3, r3, #8
 80048dc:	81a3      	strh	r3, [r4, #12]
 80048de:	6923      	ldr	r3, [r4, #16]
 80048e0:	b94b      	cbnz	r3, 80048f6 <__swsetup_r+0x7a>
 80048e2:	89a3      	ldrh	r3, [r4, #12]
 80048e4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80048e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80048ec:	d003      	beq.n	80048f6 <__swsetup_r+0x7a>
 80048ee:	4621      	mov	r1, r4
 80048f0:	4628      	mov	r0, r5
 80048f2:	f002 fe90 	bl	8007616 <__smakebuf_r>
 80048f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80048fa:	f013 0201 	ands.w	r2, r3, #1
 80048fe:	d00a      	beq.n	8004916 <__swsetup_r+0x9a>
 8004900:	2200      	movs	r2, #0
 8004902:	60a2      	str	r2, [r4, #8]
 8004904:	6962      	ldr	r2, [r4, #20]
 8004906:	4252      	negs	r2, r2
 8004908:	61a2      	str	r2, [r4, #24]
 800490a:	6922      	ldr	r2, [r4, #16]
 800490c:	b942      	cbnz	r2, 8004920 <__swsetup_r+0xa4>
 800490e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004912:	d1c5      	bne.n	80048a0 <__swsetup_r+0x24>
 8004914:	bd38      	pop	{r3, r4, r5, pc}
 8004916:	0799      	lsls	r1, r3, #30
 8004918:	bf58      	it	pl
 800491a:	6962      	ldrpl	r2, [r4, #20]
 800491c:	60a2      	str	r2, [r4, #8]
 800491e:	e7f4      	b.n	800490a <__swsetup_r+0x8e>
 8004920:	2000      	movs	r0, #0
 8004922:	e7f7      	b.n	8004914 <__swsetup_r+0x98>
 8004924:	2000003c 	.word	0x2000003c

08004928 <memset>:
 8004928:	4603      	mov	r3, r0
 800492a:	4402      	add	r2, r0
 800492c:	4293      	cmp	r3, r2
 800492e:	d100      	bne.n	8004932 <memset+0xa>
 8004930:	4770      	bx	lr
 8004932:	f803 1b01 	strb.w	r1, [r3], #1
 8004936:	e7f9      	b.n	800492c <memset+0x4>

08004938 <_localeconv_r>:
 8004938:	4800      	ldr	r0, [pc, #0]	@ (800493c <_localeconv_r+0x4>)
 800493a:	4770      	bx	lr
 800493c:	2000017c 	.word	0x2000017c

08004940 <_close_r>:
 8004940:	b538      	push	{r3, r4, r5, lr}
 8004942:	2300      	movs	r3, #0
 8004944:	4d05      	ldr	r5, [pc, #20]	@ (800495c <_close_r+0x1c>)
 8004946:	4604      	mov	r4, r0
 8004948:	4608      	mov	r0, r1
 800494a:	602b      	str	r3, [r5, #0]
 800494c:	f7fc fe03 	bl	8001556 <_close>
 8004950:	1c43      	adds	r3, r0, #1
 8004952:	d102      	bne.n	800495a <_close_r+0x1a>
 8004954:	682b      	ldr	r3, [r5, #0]
 8004956:	b103      	cbz	r3, 800495a <_close_r+0x1a>
 8004958:	6023      	str	r3, [r4, #0]
 800495a:	bd38      	pop	{r3, r4, r5, pc}
 800495c:	20004284 	.word	0x20004284

08004960 <_lseek_r>:
 8004960:	b538      	push	{r3, r4, r5, lr}
 8004962:	4604      	mov	r4, r0
 8004964:	4608      	mov	r0, r1
 8004966:	4611      	mov	r1, r2
 8004968:	2200      	movs	r2, #0
 800496a:	4d05      	ldr	r5, [pc, #20]	@ (8004980 <_lseek_r+0x20>)
 800496c:	602a      	str	r2, [r5, #0]
 800496e:	461a      	mov	r2, r3
 8004970:	f7fc fe15 	bl	800159e <_lseek>
 8004974:	1c43      	adds	r3, r0, #1
 8004976:	d102      	bne.n	800497e <_lseek_r+0x1e>
 8004978:	682b      	ldr	r3, [r5, #0]
 800497a:	b103      	cbz	r3, 800497e <_lseek_r+0x1e>
 800497c:	6023      	str	r3, [r4, #0]
 800497e:	bd38      	pop	{r3, r4, r5, pc}
 8004980:	20004284 	.word	0x20004284

08004984 <_read_r>:
 8004984:	b538      	push	{r3, r4, r5, lr}
 8004986:	4604      	mov	r4, r0
 8004988:	4608      	mov	r0, r1
 800498a:	4611      	mov	r1, r2
 800498c:	2200      	movs	r2, #0
 800498e:	4d05      	ldr	r5, [pc, #20]	@ (80049a4 <_read_r+0x20>)
 8004990:	602a      	str	r2, [r5, #0]
 8004992:	461a      	mov	r2, r3
 8004994:	f7fc fdc2 	bl	800151c <_read>
 8004998:	1c43      	adds	r3, r0, #1
 800499a:	d102      	bne.n	80049a2 <_read_r+0x1e>
 800499c:	682b      	ldr	r3, [r5, #0]
 800499e:	b103      	cbz	r3, 80049a2 <_read_r+0x1e>
 80049a0:	6023      	str	r3, [r4, #0]
 80049a2:	bd38      	pop	{r3, r4, r5, pc}
 80049a4:	20004284 	.word	0x20004284

080049a8 <_write_r>:
 80049a8:	b538      	push	{r3, r4, r5, lr}
 80049aa:	4604      	mov	r4, r0
 80049ac:	4608      	mov	r0, r1
 80049ae:	4611      	mov	r1, r2
 80049b0:	2200      	movs	r2, #0
 80049b2:	4d05      	ldr	r5, [pc, #20]	@ (80049c8 <_write_r+0x20>)
 80049b4:	602a      	str	r2, [r5, #0]
 80049b6:	461a      	mov	r2, r3
 80049b8:	f7fe f878 	bl	8002aac <_write>
 80049bc:	1c43      	adds	r3, r0, #1
 80049be:	d102      	bne.n	80049c6 <_write_r+0x1e>
 80049c0:	682b      	ldr	r3, [r5, #0]
 80049c2:	b103      	cbz	r3, 80049c6 <_write_r+0x1e>
 80049c4:	6023      	str	r3, [r4, #0]
 80049c6:	bd38      	pop	{r3, r4, r5, pc}
 80049c8:	20004284 	.word	0x20004284

080049cc <__errno>:
 80049cc:	4b01      	ldr	r3, [pc, #4]	@ (80049d4 <__errno+0x8>)
 80049ce:	6818      	ldr	r0, [r3, #0]
 80049d0:	4770      	bx	lr
 80049d2:	bf00      	nop
 80049d4:	2000003c 	.word	0x2000003c

080049d8 <__libc_init_array>:
 80049d8:	b570      	push	{r4, r5, r6, lr}
 80049da:	2600      	movs	r6, #0
 80049dc:	4d0c      	ldr	r5, [pc, #48]	@ (8004a10 <__libc_init_array+0x38>)
 80049de:	4c0d      	ldr	r4, [pc, #52]	@ (8004a14 <__libc_init_array+0x3c>)
 80049e0:	1b64      	subs	r4, r4, r5
 80049e2:	10a4      	asrs	r4, r4, #2
 80049e4:	42a6      	cmp	r6, r4
 80049e6:	d109      	bne.n	80049fc <__libc_init_array+0x24>
 80049e8:	f003 ff66 	bl	80088b8 <_init>
 80049ec:	2600      	movs	r6, #0
 80049ee:	4d0a      	ldr	r5, [pc, #40]	@ (8004a18 <__libc_init_array+0x40>)
 80049f0:	4c0a      	ldr	r4, [pc, #40]	@ (8004a1c <__libc_init_array+0x44>)
 80049f2:	1b64      	subs	r4, r4, r5
 80049f4:	10a4      	asrs	r4, r4, #2
 80049f6:	42a6      	cmp	r6, r4
 80049f8:	d105      	bne.n	8004a06 <__libc_init_array+0x2e>
 80049fa:	bd70      	pop	{r4, r5, r6, pc}
 80049fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a00:	4798      	blx	r3
 8004a02:	3601      	adds	r6, #1
 8004a04:	e7ee      	b.n	80049e4 <__libc_init_array+0xc>
 8004a06:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a0a:	4798      	blx	r3
 8004a0c:	3601      	adds	r6, #1
 8004a0e:	e7f2      	b.n	80049f6 <__libc_init_array+0x1e>
 8004a10:	08009828 	.word	0x08009828
 8004a14:	08009828 	.word	0x08009828
 8004a18:	08009828 	.word	0x08009828
 8004a1c:	0800982c 	.word	0x0800982c

08004a20 <__retarget_lock_init_recursive>:
 8004a20:	4770      	bx	lr

08004a22 <__retarget_lock_acquire_recursive>:
 8004a22:	4770      	bx	lr

08004a24 <__retarget_lock_release_recursive>:
 8004a24:	4770      	bx	lr

08004a26 <memchr>:
 8004a26:	4603      	mov	r3, r0
 8004a28:	b510      	push	{r4, lr}
 8004a2a:	b2c9      	uxtb	r1, r1
 8004a2c:	4402      	add	r2, r0
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	4618      	mov	r0, r3
 8004a32:	d101      	bne.n	8004a38 <memchr+0x12>
 8004a34:	2000      	movs	r0, #0
 8004a36:	e003      	b.n	8004a40 <memchr+0x1a>
 8004a38:	7804      	ldrb	r4, [r0, #0]
 8004a3a:	3301      	adds	r3, #1
 8004a3c:	428c      	cmp	r4, r1
 8004a3e:	d1f6      	bne.n	8004a2e <memchr+0x8>
 8004a40:	bd10      	pop	{r4, pc}

08004a42 <memcpy>:
 8004a42:	440a      	add	r2, r1
 8004a44:	4291      	cmp	r1, r2
 8004a46:	f100 33ff 	add.w	r3, r0, #4294967295
 8004a4a:	d100      	bne.n	8004a4e <memcpy+0xc>
 8004a4c:	4770      	bx	lr
 8004a4e:	b510      	push	{r4, lr}
 8004a50:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004a54:	4291      	cmp	r1, r2
 8004a56:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004a5a:	d1f9      	bne.n	8004a50 <memcpy+0xe>
 8004a5c:	bd10      	pop	{r4, pc}
	...

08004a60 <nanf>:
 8004a60:	4800      	ldr	r0, [pc, #0]	@ (8004a64 <nanf+0x4>)
 8004a62:	4770      	bx	lr
 8004a64:	7fc00000 	.word	0x7fc00000

08004a68 <quorem>:
 8004a68:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a6c:	6903      	ldr	r3, [r0, #16]
 8004a6e:	690c      	ldr	r4, [r1, #16]
 8004a70:	4607      	mov	r7, r0
 8004a72:	42a3      	cmp	r3, r4
 8004a74:	db7e      	blt.n	8004b74 <quorem+0x10c>
 8004a76:	3c01      	subs	r4, #1
 8004a78:	00a3      	lsls	r3, r4, #2
 8004a7a:	f100 0514 	add.w	r5, r0, #20
 8004a7e:	f101 0814 	add.w	r8, r1, #20
 8004a82:	9300      	str	r3, [sp, #0]
 8004a84:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004a88:	9301      	str	r3, [sp, #4]
 8004a8a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004a8e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004a92:	3301      	adds	r3, #1
 8004a94:	429a      	cmp	r2, r3
 8004a96:	fbb2 f6f3 	udiv	r6, r2, r3
 8004a9a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004a9e:	d32e      	bcc.n	8004afe <quorem+0x96>
 8004aa0:	f04f 0a00 	mov.w	sl, #0
 8004aa4:	46c4      	mov	ip, r8
 8004aa6:	46ae      	mov	lr, r5
 8004aa8:	46d3      	mov	fp, sl
 8004aaa:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004aae:	b298      	uxth	r0, r3
 8004ab0:	fb06 a000 	mla	r0, r6, r0, sl
 8004ab4:	0c1b      	lsrs	r3, r3, #16
 8004ab6:	0c02      	lsrs	r2, r0, #16
 8004ab8:	fb06 2303 	mla	r3, r6, r3, r2
 8004abc:	f8de 2000 	ldr.w	r2, [lr]
 8004ac0:	b280      	uxth	r0, r0
 8004ac2:	b292      	uxth	r2, r2
 8004ac4:	1a12      	subs	r2, r2, r0
 8004ac6:	445a      	add	r2, fp
 8004ac8:	f8de 0000 	ldr.w	r0, [lr]
 8004acc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004ad0:	b29b      	uxth	r3, r3
 8004ad2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004ad6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004ada:	b292      	uxth	r2, r2
 8004adc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004ae0:	45e1      	cmp	r9, ip
 8004ae2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004ae6:	f84e 2b04 	str.w	r2, [lr], #4
 8004aea:	d2de      	bcs.n	8004aaa <quorem+0x42>
 8004aec:	9b00      	ldr	r3, [sp, #0]
 8004aee:	58eb      	ldr	r3, [r5, r3]
 8004af0:	b92b      	cbnz	r3, 8004afe <quorem+0x96>
 8004af2:	9b01      	ldr	r3, [sp, #4]
 8004af4:	3b04      	subs	r3, #4
 8004af6:	429d      	cmp	r5, r3
 8004af8:	461a      	mov	r2, r3
 8004afa:	d32f      	bcc.n	8004b5c <quorem+0xf4>
 8004afc:	613c      	str	r4, [r7, #16]
 8004afe:	4638      	mov	r0, r7
 8004b00:	f001 f9c2 	bl	8005e88 <__mcmp>
 8004b04:	2800      	cmp	r0, #0
 8004b06:	db25      	blt.n	8004b54 <quorem+0xec>
 8004b08:	4629      	mov	r1, r5
 8004b0a:	2000      	movs	r0, #0
 8004b0c:	f858 2b04 	ldr.w	r2, [r8], #4
 8004b10:	f8d1 c000 	ldr.w	ip, [r1]
 8004b14:	fa1f fe82 	uxth.w	lr, r2
 8004b18:	fa1f f38c 	uxth.w	r3, ip
 8004b1c:	eba3 030e 	sub.w	r3, r3, lr
 8004b20:	4403      	add	r3, r0
 8004b22:	0c12      	lsrs	r2, r2, #16
 8004b24:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004b28:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004b2c:	b29b      	uxth	r3, r3
 8004b2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004b32:	45c1      	cmp	r9, r8
 8004b34:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004b38:	f841 3b04 	str.w	r3, [r1], #4
 8004b3c:	d2e6      	bcs.n	8004b0c <quorem+0xa4>
 8004b3e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004b42:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004b46:	b922      	cbnz	r2, 8004b52 <quorem+0xea>
 8004b48:	3b04      	subs	r3, #4
 8004b4a:	429d      	cmp	r5, r3
 8004b4c:	461a      	mov	r2, r3
 8004b4e:	d30b      	bcc.n	8004b68 <quorem+0x100>
 8004b50:	613c      	str	r4, [r7, #16]
 8004b52:	3601      	adds	r6, #1
 8004b54:	4630      	mov	r0, r6
 8004b56:	b003      	add	sp, #12
 8004b58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b5c:	6812      	ldr	r2, [r2, #0]
 8004b5e:	3b04      	subs	r3, #4
 8004b60:	2a00      	cmp	r2, #0
 8004b62:	d1cb      	bne.n	8004afc <quorem+0x94>
 8004b64:	3c01      	subs	r4, #1
 8004b66:	e7c6      	b.n	8004af6 <quorem+0x8e>
 8004b68:	6812      	ldr	r2, [r2, #0]
 8004b6a:	3b04      	subs	r3, #4
 8004b6c:	2a00      	cmp	r2, #0
 8004b6e:	d1ef      	bne.n	8004b50 <quorem+0xe8>
 8004b70:	3c01      	subs	r4, #1
 8004b72:	e7ea      	b.n	8004b4a <quorem+0xe2>
 8004b74:	2000      	movs	r0, #0
 8004b76:	e7ee      	b.n	8004b56 <quorem+0xee>

08004b78 <_dtoa_r>:
 8004b78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b7c:	4614      	mov	r4, r2
 8004b7e:	461d      	mov	r5, r3
 8004b80:	69c7      	ldr	r7, [r0, #28]
 8004b82:	b097      	sub	sp, #92	@ 0x5c
 8004b84:	4683      	mov	fp, r0
 8004b86:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8004b8a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8004b8c:	b97f      	cbnz	r7, 8004bae <_dtoa_r+0x36>
 8004b8e:	2010      	movs	r0, #16
 8004b90:	f000 fe02 	bl	8005798 <malloc>
 8004b94:	4602      	mov	r2, r0
 8004b96:	f8cb 001c 	str.w	r0, [fp, #28]
 8004b9a:	b920      	cbnz	r0, 8004ba6 <_dtoa_r+0x2e>
 8004b9c:	21ef      	movs	r1, #239	@ 0xef
 8004b9e:	4ba8      	ldr	r3, [pc, #672]	@ (8004e40 <_dtoa_r+0x2c8>)
 8004ba0:	48a8      	ldr	r0, [pc, #672]	@ (8004e44 <_dtoa_r+0x2cc>)
 8004ba2:	f002 fdd9 	bl	8007758 <__assert_func>
 8004ba6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004baa:	6007      	str	r7, [r0, #0]
 8004bac:	60c7      	str	r7, [r0, #12]
 8004bae:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004bb2:	6819      	ldr	r1, [r3, #0]
 8004bb4:	b159      	cbz	r1, 8004bce <_dtoa_r+0x56>
 8004bb6:	685a      	ldr	r2, [r3, #4]
 8004bb8:	2301      	movs	r3, #1
 8004bba:	4093      	lsls	r3, r2
 8004bbc:	604a      	str	r2, [r1, #4]
 8004bbe:	608b      	str	r3, [r1, #8]
 8004bc0:	4658      	mov	r0, fp
 8004bc2:	f000 fedf 	bl	8005984 <_Bfree>
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004bcc:	601a      	str	r2, [r3, #0]
 8004bce:	1e2b      	subs	r3, r5, #0
 8004bd0:	bfaf      	iteee	ge
 8004bd2:	2300      	movge	r3, #0
 8004bd4:	2201      	movlt	r2, #1
 8004bd6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004bda:	9303      	strlt	r3, [sp, #12]
 8004bdc:	bfa8      	it	ge
 8004bde:	6033      	strge	r3, [r6, #0]
 8004be0:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8004be4:	4b98      	ldr	r3, [pc, #608]	@ (8004e48 <_dtoa_r+0x2d0>)
 8004be6:	bfb8      	it	lt
 8004be8:	6032      	strlt	r2, [r6, #0]
 8004bea:	ea33 0308 	bics.w	r3, r3, r8
 8004bee:	d112      	bne.n	8004c16 <_dtoa_r+0x9e>
 8004bf0:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004bf4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8004bf6:	6013      	str	r3, [r2, #0]
 8004bf8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8004bfc:	4323      	orrs	r3, r4
 8004bfe:	f000 8550 	beq.w	80056a2 <_dtoa_r+0xb2a>
 8004c02:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004c04:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8004e4c <_dtoa_r+0x2d4>
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	f000 8552 	beq.w	80056b2 <_dtoa_r+0xb3a>
 8004c0e:	f10a 0303 	add.w	r3, sl, #3
 8004c12:	f000 bd4c 	b.w	80056ae <_dtoa_r+0xb36>
 8004c16:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004c1a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8004c1e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004c22:	2200      	movs	r2, #0
 8004c24:	2300      	movs	r3, #0
 8004c26:	f7fb febf 	bl	80009a8 <__aeabi_dcmpeq>
 8004c2a:	4607      	mov	r7, r0
 8004c2c:	b158      	cbz	r0, 8004c46 <_dtoa_r+0xce>
 8004c2e:	2301      	movs	r3, #1
 8004c30:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8004c32:	6013      	str	r3, [r2, #0]
 8004c34:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004c36:	b113      	cbz	r3, 8004c3e <_dtoa_r+0xc6>
 8004c38:	4b85      	ldr	r3, [pc, #532]	@ (8004e50 <_dtoa_r+0x2d8>)
 8004c3a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8004c3c:	6013      	str	r3, [r2, #0]
 8004c3e:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8004e54 <_dtoa_r+0x2dc>
 8004c42:	f000 bd36 	b.w	80056b2 <_dtoa_r+0xb3a>
 8004c46:	ab14      	add	r3, sp, #80	@ 0x50
 8004c48:	9301      	str	r3, [sp, #4]
 8004c4a:	ab15      	add	r3, sp, #84	@ 0x54
 8004c4c:	9300      	str	r3, [sp, #0]
 8004c4e:	4658      	mov	r0, fp
 8004c50:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8004c54:	f001 fa30 	bl	80060b8 <__d2b>
 8004c58:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8004c5c:	4681      	mov	r9, r0
 8004c5e:	2e00      	cmp	r6, #0
 8004c60:	d077      	beq.n	8004d52 <_dtoa_r+0x1da>
 8004c62:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004c66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004c68:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004c6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004c70:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004c74:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004c78:	9712      	str	r7, [sp, #72]	@ 0x48
 8004c7a:	4619      	mov	r1, r3
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	4b76      	ldr	r3, [pc, #472]	@ (8004e58 <_dtoa_r+0x2e0>)
 8004c80:	f7fb fa72 	bl	8000168 <__aeabi_dsub>
 8004c84:	a368      	add	r3, pc, #416	@ (adr r3, 8004e28 <_dtoa_r+0x2b0>)
 8004c86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c8a:	f7fb fc25 	bl	80004d8 <__aeabi_dmul>
 8004c8e:	a368      	add	r3, pc, #416	@ (adr r3, 8004e30 <_dtoa_r+0x2b8>)
 8004c90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c94:	f7fb fa6a 	bl	800016c <__adddf3>
 8004c98:	4604      	mov	r4, r0
 8004c9a:	4630      	mov	r0, r6
 8004c9c:	460d      	mov	r5, r1
 8004c9e:	f7fb fbb1 	bl	8000404 <__aeabi_i2d>
 8004ca2:	a365      	add	r3, pc, #404	@ (adr r3, 8004e38 <_dtoa_r+0x2c0>)
 8004ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ca8:	f7fb fc16 	bl	80004d8 <__aeabi_dmul>
 8004cac:	4602      	mov	r2, r0
 8004cae:	460b      	mov	r3, r1
 8004cb0:	4620      	mov	r0, r4
 8004cb2:	4629      	mov	r1, r5
 8004cb4:	f7fb fa5a 	bl	800016c <__adddf3>
 8004cb8:	4604      	mov	r4, r0
 8004cba:	460d      	mov	r5, r1
 8004cbc:	f7fb febc 	bl	8000a38 <__aeabi_d2iz>
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	4607      	mov	r7, r0
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	4620      	mov	r0, r4
 8004cc8:	4629      	mov	r1, r5
 8004cca:	f7fb fe77 	bl	80009bc <__aeabi_dcmplt>
 8004cce:	b140      	cbz	r0, 8004ce2 <_dtoa_r+0x16a>
 8004cd0:	4638      	mov	r0, r7
 8004cd2:	f7fb fb97 	bl	8000404 <__aeabi_i2d>
 8004cd6:	4622      	mov	r2, r4
 8004cd8:	462b      	mov	r3, r5
 8004cda:	f7fb fe65 	bl	80009a8 <__aeabi_dcmpeq>
 8004cde:	b900      	cbnz	r0, 8004ce2 <_dtoa_r+0x16a>
 8004ce0:	3f01      	subs	r7, #1
 8004ce2:	2f16      	cmp	r7, #22
 8004ce4:	d853      	bhi.n	8004d8e <_dtoa_r+0x216>
 8004ce6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004cea:	4b5c      	ldr	r3, [pc, #368]	@ (8004e5c <_dtoa_r+0x2e4>)
 8004cec:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cf4:	f7fb fe62 	bl	80009bc <__aeabi_dcmplt>
 8004cf8:	2800      	cmp	r0, #0
 8004cfa:	d04a      	beq.n	8004d92 <_dtoa_r+0x21a>
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	3f01      	subs	r7, #1
 8004d00:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004d02:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004d04:	1b9b      	subs	r3, r3, r6
 8004d06:	1e5a      	subs	r2, r3, #1
 8004d08:	bf46      	itte	mi
 8004d0a:	f1c3 0801 	rsbmi	r8, r3, #1
 8004d0e:	2300      	movmi	r3, #0
 8004d10:	f04f 0800 	movpl.w	r8, #0
 8004d14:	9209      	str	r2, [sp, #36]	@ 0x24
 8004d16:	bf48      	it	mi
 8004d18:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8004d1a:	2f00      	cmp	r7, #0
 8004d1c:	db3b      	blt.n	8004d96 <_dtoa_r+0x21e>
 8004d1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d20:	970e      	str	r7, [sp, #56]	@ 0x38
 8004d22:	443b      	add	r3, r7
 8004d24:	9309      	str	r3, [sp, #36]	@ 0x24
 8004d26:	2300      	movs	r3, #0
 8004d28:	930a      	str	r3, [sp, #40]	@ 0x28
 8004d2a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004d2c:	2b09      	cmp	r3, #9
 8004d2e:	d866      	bhi.n	8004dfe <_dtoa_r+0x286>
 8004d30:	2b05      	cmp	r3, #5
 8004d32:	bfc4      	itt	gt
 8004d34:	3b04      	subgt	r3, #4
 8004d36:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8004d38:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004d3a:	bfc8      	it	gt
 8004d3c:	2400      	movgt	r4, #0
 8004d3e:	f1a3 0302 	sub.w	r3, r3, #2
 8004d42:	bfd8      	it	le
 8004d44:	2401      	movle	r4, #1
 8004d46:	2b03      	cmp	r3, #3
 8004d48:	d864      	bhi.n	8004e14 <_dtoa_r+0x29c>
 8004d4a:	e8df f003 	tbb	[pc, r3]
 8004d4e:	382b      	.short	0x382b
 8004d50:	5636      	.short	0x5636
 8004d52:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8004d56:	441e      	add	r6, r3
 8004d58:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004d5c:	2b20      	cmp	r3, #32
 8004d5e:	bfc1      	itttt	gt
 8004d60:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004d64:	fa08 f803 	lslgt.w	r8, r8, r3
 8004d68:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004d6c:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004d70:	bfd6      	itet	le
 8004d72:	f1c3 0320 	rsble	r3, r3, #32
 8004d76:	ea48 0003 	orrgt.w	r0, r8, r3
 8004d7a:	fa04 f003 	lslle.w	r0, r4, r3
 8004d7e:	f7fb fb31 	bl	80003e4 <__aeabi_ui2d>
 8004d82:	2201      	movs	r2, #1
 8004d84:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004d88:	3e01      	subs	r6, #1
 8004d8a:	9212      	str	r2, [sp, #72]	@ 0x48
 8004d8c:	e775      	b.n	8004c7a <_dtoa_r+0x102>
 8004d8e:	2301      	movs	r3, #1
 8004d90:	e7b6      	b.n	8004d00 <_dtoa_r+0x188>
 8004d92:	900f      	str	r0, [sp, #60]	@ 0x3c
 8004d94:	e7b5      	b.n	8004d02 <_dtoa_r+0x18a>
 8004d96:	427b      	negs	r3, r7
 8004d98:	930a      	str	r3, [sp, #40]	@ 0x28
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	eba8 0807 	sub.w	r8, r8, r7
 8004da0:	930e      	str	r3, [sp, #56]	@ 0x38
 8004da2:	e7c2      	b.n	8004d2a <_dtoa_r+0x1b2>
 8004da4:	2300      	movs	r3, #0
 8004da6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004da8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	dc35      	bgt.n	8004e1a <_dtoa_r+0x2a2>
 8004dae:	2301      	movs	r3, #1
 8004db0:	461a      	mov	r2, r3
 8004db2:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004db6:	9221      	str	r2, [sp, #132]	@ 0x84
 8004db8:	e00b      	b.n	8004dd2 <_dtoa_r+0x25a>
 8004dba:	2301      	movs	r3, #1
 8004dbc:	e7f3      	b.n	8004da6 <_dtoa_r+0x22e>
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004dc2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004dc4:	18fb      	adds	r3, r7, r3
 8004dc6:	9308      	str	r3, [sp, #32]
 8004dc8:	3301      	adds	r3, #1
 8004dca:	2b01      	cmp	r3, #1
 8004dcc:	9307      	str	r3, [sp, #28]
 8004dce:	bfb8      	it	lt
 8004dd0:	2301      	movlt	r3, #1
 8004dd2:	2100      	movs	r1, #0
 8004dd4:	2204      	movs	r2, #4
 8004dd6:	f8db 001c 	ldr.w	r0, [fp, #28]
 8004dda:	f102 0514 	add.w	r5, r2, #20
 8004dde:	429d      	cmp	r5, r3
 8004de0:	d91f      	bls.n	8004e22 <_dtoa_r+0x2aa>
 8004de2:	6041      	str	r1, [r0, #4]
 8004de4:	4658      	mov	r0, fp
 8004de6:	f000 fd8d 	bl	8005904 <_Balloc>
 8004dea:	4682      	mov	sl, r0
 8004dec:	2800      	cmp	r0, #0
 8004dee:	d139      	bne.n	8004e64 <_dtoa_r+0x2ec>
 8004df0:	4602      	mov	r2, r0
 8004df2:	f240 11af 	movw	r1, #431	@ 0x1af
 8004df6:	4b1a      	ldr	r3, [pc, #104]	@ (8004e60 <_dtoa_r+0x2e8>)
 8004df8:	e6d2      	b.n	8004ba0 <_dtoa_r+0x28>
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	e7e0      	b.n	8004dc0 <_dtoa_r+0x248>
 8004dfe:	2401      	movs	r4, #1
 8004e00:	2300      	movs	r3, #0
 8004e02:	940b      	str	r4, [sp, #44]	@ 0x2c
 8004e04:	9320      	str	r3, [sp, #128]	@ 0x80
 8004e06:	f04f 33ff 	mov.w	r3, #4294967295
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004e10:	2312      	movs	r3, #18
 8004e12:	e7d0      	b.n	8004db6 <_dtoa_r+0x23e>
 8004e14:	2301      	movs	r3, #1
 8004e16:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004e18:	e7f5      	b.n	8004e06 <_dtoa_r+0x28e>
 8004e1a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004e1c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004e20:	e7d7      	b.n	8004dd2 <_dtoa_r+0x25a>
 8004e22:	3101      	adds	r1, #1
 8004e24:	0052      	lsls	r2, r2, #1
 8004e26:	e7d8      	b.n	8004dda <_dtoa_r+0x262>
 8004e28:	636f4361 	.word	0x636f4361
 8004e2c:	3fd287a7 	.word	0x3fd287a7
 8004e30:	8b60c8b3 	.word	0x8b60c8b3
 8004e34:	3fc68a28 	.word	0x3fc68a28
 8004e38:	509f79fb 	.word	0x509f79fb
 8004e3c:	3fd34413 	.word	0x3fd34413
 8004e40:	08009420 	.word	0x08009420
 8004e44:	08009437 	.word	0x08009437
 8004e48:	7ff00000 	.word	0x7ff00000
 8004e4c:	0800941c 	.word	0x0800941c
 8004e50:	080093eb 	.word	0x080093eb
 8004e54:	080093ea 	.word	0x080093ea
 8004e58:	3ff80000 	.word	0x3ff80000
 8004e5c:	08009530 	.word	0x08009530
 8004e60:	0800948f 	.word	0x0800948f
 8004e64:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004e68:	6018      	str	r0, [r3, #0]
 8004e6a:	9b07      	ldr	r3, [sp, #28]
 8004e6c:	2b0e      	cmp	r3, #14
 8004e6e:	f200 80a4 	bhi.w	8004fba <_dtoa_r+0x442>
 8004e72:	2c00      	cmp	r4, #0
 8004e74:	f000 80a1 	beq.w	8004fba <_dtoa_r+0x442>
 8004e78:	2f00      	cmp	r7, #0
 8004e7a:	dd33      	ble.n	8004ee4 <_dtoa_r+0x36c>
 8004e7c:	4b86      	ldr	r3, [pc, #536]	@ (8005098 <_dtoa_r+0x520>)
 8004e7e:	f007 020f 	and.w	r2, r7, #15
 8004e82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004e86:	05f8      	lsls	r0, r7, #23
 8004e88:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004e8c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004e90:	ea4f 1427 	mov.w	r4, r7, asr #4
 8004e94:	d516      	bpl.n	8004ec4 <_dtoa_r+0x34c>
 8004e96:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004e9a:	4b80      	ldr	r3, [pc, #512]	@ (800509c <_dtoa_r+0x524>)
 8004e9c:	2603      	movs	r6, #3
 8004e9e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004ea2:	f7fb fc43 	bl	800072c <__aeabi_ddiv>
 8004ea6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004eaa:	f004 040f 	and.w	r4, r4, #15
 8004eae:	4d7b      	ldr	r5, [pc, #492]	@ (800509c <_dtoa_r+0x524>)
 8004eb0:	b954      	cbnz	r4, 8004ec8 <_dtoa_r+0x350>
 8004eb2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004eb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004eba:	f7fb fc37 	bl	800072c <__aeabi_ddiv>
 8004ebe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004ec2:	e028      	b.n	8004f16 <_dtoa_r+0x39e>
 8004ec4:	2602      	movs	r6, #2
 8004ec6:	e7f2      	b.n	8004eae <_dtoa_r+0x336>
 8004ec8:	07e1      	lsls	r1, r4, #31
 8004eca:	d508      	bpl.n	8004ede <_dtoa_r+0x366>
 8004ecc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004ed0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004ed4:	f7fb fb00 	bl	80004d8 <__aeabi_dmul>
 8004ed8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004edc:	3601      	adds	r6, #1
 8004ede:	1064      	asrs	r4, r4, #1
 8004ee0:	3508      	adds	r5, #8
 8004ee2:	e7e5      	b.n	8004eb0 <_dtoa_r+0x338>
 8004ee4:	f000 80d2 	beq.w	800508c <_dtoa_r+0x514>
 8004ee8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004eec:	427c      	negs	r4, r7
 8004eee:	4b6a      	ldr	r3, [pc, #424]	@ (8005098 <_dtoa_r+0x520>)
 8004ef0:	f004 020f 	and.w	r2, r4, #15
 8004ef4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004efc:	f7fb faec 	bl	80004d8 <__aeabi_dmul>
 8004f00:	2602      	movs	r6, #2
 8004f02:	2300      	movs	r3, #0
 8004f04:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004f08:	4d64      	ldr	r5, [pc, #400]	@ (800509c <_dtoa_r+0x524>)
 8004f0a:	1124      	asrs	r4, r4, #4
 8004f0c:	2c00      	cmp	r4, #0
 8004f0e:	f040 80b2 	bne.w	8005076 <_dtoa_r+0x4fe>
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d1d3      	bne.n	8004ebe <_dtoa_r+0x346>
 8004f16:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004f1a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	f000 80b7 	beq.w	8005090 <_dtoa_r+0x518>
 8004f22:	2200      	movs	r2, #0
 8004f24:	4620      	mov	r0, r4
 8004f26:	4629      	mov	r1, r5
 8004f28:	4b5d      	ldr	r3, [pc, #372]	@ (80050a0 <_dtoa_r+0x528>)
 8004f2a:	f7fb fd47 	bl	80009bc <__aeabi_dcmplt>
 8004f2e:	2800      	cmp	r0, #0
 8004f30:	f000 80ae 	beq.w	8005090 <_dtoa_r+0x518>
 8004f34:	9b07      	ldr	r3, [sp, #28]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	f000 80aa 	beq.w	8005090 <_dtoa_r+0x518>
 8004f3c:	9b08      	ldr	r3, [sp, #32]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	dd37      	ble.n	8004fb2 <_dtoa_r+0x43a>
 8004f42:	1e7b      	subs	r3, r7, #1
 8004f44:	4620      	mov	r0, r4
 8004f46:	9304      	str	r3, [sp, #16]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	4629      	mov	r1, r5
 8004f4c:	4b55      	ldr	r3, [pc, #340]	@ (80050a4 <_dtoa_r+0x52c>)
 8004f4e:	f7fb fac3 	bl	80004d8 <__aeabi_dmul>
 8004f52:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004f56:	9c08      	ldr	r4, [sp, #32]
 8004f58:	3601      	adds	r6, #1
 8004f5a:	4630      	mov	r0, r6
 8004f5c:	f7fb fa52 	bl	8000404 <__aeabi_i2d>
 8004f60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004f64:	f7fb fab8 	bl	80004d8 <__aeabi_dmul>
 8004f68:	2200      	movs	r2, #0
 8004f6a:	4b4f      	ldr	r3, [pc, #316]	@ (80050a8 <_dtoa_r+0x530>)
 8004f6c:	f7fb f8fe 	bl	800016c <__adddf3>
 8004f70:	4605      	mov	r5, r0
 8004f72:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8004f76:	2c00      	cmp	r4, #0
 8004f78:	f040 809a 	bne.w	80050b0 <_dtoa_r+0x538>
 8004f7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004f80:	2200      	movs	r2, #0
 8004f82:	4b4a      	ldr	r3, [pc, #296]	@ (80050ac <_dtoa_r+0x534>)
 8004f84:	f7fb f8f0 	bl	8000168 <__aeabi_dsub>
 8004f88:	4602      	mov	r2, r0
 8004f8a:	460b      	mov	r3, r1
 8004f8c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004f90:	462a      	mov	r2, r5
 8004f92:	4633      	mov	r3, r6
 8004f94:	f7fb fd30 	bl	80009f8 <__aeabi_dcmpgt>
 8004f98:	2800      	cmp	r0, #0
 8004f9a:	f040 828e 	bne.w	80054ba <_dtoa_r+0x942>
 8004f9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004fa2:	462a      	mov	r2, r5
 8004fa4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004fa8:	f7fb fd08 	bl	80009bc <__aeabi_dcmplt>
 8004fac:	2800      	cmp	r0, #0
 8004fae:	f040 8127 	bne.w	8005200 <_dtoa_r+0x688>
 8004fb2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8004fb6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8004fba:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	f2c0 8163 	blt.w	8005288 <_dtoa_r+0x710>
 8004fc2:	2f0e      	cmp	r7, #14
 8004fc4:	f300 8160 	bgt.w	8005288 <_dtoa_r+0x710>
 8004fc8:	4b33      	ldr	r3, [pc, #204]	@ (8005098 <_dtoa_r+0x520>)
 8004fca:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004fce:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004fd2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004fd6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	da03      	bge.n	8004fe4 <_dtoa_r+0x46c>
 8004fdc:	9b07      	ldr	r3, [sp, #28]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	f340 8100 	ble.w	80051e4 <_dtoa_r+0x66c>
 8004fe4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004fe8:	4656      	mov	r6, sl
 8004fea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004fee:	4620      	mov	r0, r4
 8004ff0:	4629      	mov	r1, r5
 8004ff2:	f7fb fb9b 	bl	800072c <__aeabi_ddiv>
 8004ff6:	f7fb fd1f 	bl	8000a38 <__aeabi_d2iz>
 8004ffa:	4680      	mov	r8, r0
 8004ffc:	f7fb fa02 	bl	8000404 <__aeabi_i2d>
 8005000:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005004:	f7fb fa68 	bl	80004d8 <__aeabi_dmul>
 8005008:	4602      	mov	r2, r0
 800500a:	460b      	mov	r3, r1
 800500c:	4620      	mov	r0, r4
 800500e:	4629      	mov	r1, r5
 8005010:	f7fb f8aa 	bl	8000168 <__aeabi_dsub>
 8005014:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005018:	9d07      	ldr	r5, [sp, #28]
 800501a:	f806 4b01 	strb.w	r4, [r6], #1
 800501e:	eba6 040a 	sub.w	r4, r6, sl
 8005022:	42a5      	cmp	r5, r4
 8005024:	4602      	mov	r2, r0
 8005026:	460b      	mov	r3, r1
 8005028:	f040 8116 	bne.w	8005258 <_dtoa_r+0x6e0>
 800502c:	f7fb f89e 	bl	800016c <__adddf3>
 8005030:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005034:	4604      	mov	r4, r0
 8005036:	460d      	mov	r5, r1
 8005038:	f7fb fcde 	bl	80009f8 <__aeabi_dcmpgt>
 800503c:	2800      	cmp	r0, #0
 800503e:	f040 80f8 	bne.w	8005232 <_dtoa_r+0x6ba>
 8005042:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005046:	4620      	mov	r0, r4
 8005048:	4629      	mov	r1, r5
 800504a:	f7fb fcad 	bl	80009a8 <__aeabi_dcmpeq>
 800504e:	b118      	cbz	r0, 8005058 <_dtoa_r+0x4e0>
 8005050:	f018 0f01 	tst.w	r8, #1
 8005054:	f040 80ed 	bne.w	8005232 <_dtoa_r+0x6ba>
 8005058:	4649      	mov	r1, r9
 800505a:	4658      	mov	r0, fp
 800505c:	f000 fc92 	bl	8005984 <_Bfree>
 8005060:	2300      	movs	r3, #0
 8005062:	7033      	strb	r3, [r6, #0]
 8005064:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005066:	3701      	adds	r7, #1
 8005068:	601f      	str	r7, [r3, #0]
 800506a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800506c:	2b00      	cmp	r3, #0
 800506e:	f000 8320 	beq.w	80056b2 <_dtoa_r+0xb3a>
 8005072:	601e      	str	r6, [r3, #0]
 8005074:	e31d      	b.n	80056b2 <_dtoa_r+0xb3a>
 8005076:	07e2      	lsls	r2, r4, #31
 8005078:	d505      	bpl.n	8005086 <_dtoa_r+0x50e>
 800507a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800507e:	f7fb fa2b 	bl	80004d8 <__aeabi_dmul>
 8005082:	2301      	movs	r3, #1
 8005084:	3601      	adds	r6, #1
 8005086:	1064      	asrs	r4, r4, #1
 8005088:	3508      	adds	r5, #8
 800508a:	e73f      	b.n	8004f0c <_dtoa_r+0x394>
 800508c:	2602      	movs	r6, #2
 800508e:	e742      	b.n	8004f16 <_dtoa_r+0x39e>
 8005090:	9c07      	ldr	r4, [sp, #28]
 8005092:	9704      	str	r7, [sp, #16]
 8005094:	e761      	b.n	8004f5a <_dtoa_r+0x3e2>
 8005096:	bf00      	nop
 8005098:	08009530 	.word	0x08009530
 800509c:	08009508 	.word	0x08009508
 80050a0:	3ff00000 	.word	0x3ff00000
 80050a4:	40240000 	.word	0x40240000
 80050a8:	401c0000 	.word	0x401c0000
 80050ac:	40140000 	.word	0x40140000
 80050b0:	4b70      	ldr	r3, [pc, #448]	@ (8005274 <_dtoa_r+0x6fc>)
 80050b2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80050b4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80050b8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80050bc:	4454      	add	r4, sl
 80050be:	2900      	cmp	r1, #0
 80050c0:	d045      	beq.n	800514e <_dtoa_r+0x5d6>
 80050c2:	2000      	movs	r0, #0
 80050c4:	496c      	ldr	r1, [pc, #432]	@ (8005278 <_dtoa_r+0x700>)
 80050c6:	f7fb fb31 	bl	800072c <__aeabi_ddiv>
 80050ca:	4633      	mov	r3, r6
 80050cc:	462a      	mov	r2, r5
 80050ce:	f7fb f84b 	bl	8000168 <__aeabi_dsub>
 80050d2:	4656      	mov	r6, sl
 80050d4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80050d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80050dc:	f7fb fcac 	bl	8000a38 <__aeabi_d2iz>
 80050e0:	4605      	mov	r5, r0
 80050e2:	f7fb f98f 	bl	8000404 <__aeabi_i2d>
 80050e6:	4602      	mov	r2, r0
 80050e8:	460b      	mov	r3, r1
 80050ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80050ee:	f7fb f83b 	bl	8000168 <__aeabi_dsub>
 80050f2:	4602      	mov	r2, r0
 80050f4:	460b      	mov	r3, r1
 80050f6:	3530      	adds	r5, #48	@ 0x30
 80050f8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80050fc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005100:	f806 5b01 	strb.w	r5, [r6], #1
 8005104:	f7fb fc5a 	bl	80009bc <__aeabi_dcmplt>
 8005108:	2800      	cmp	r0, #0
 800510a:	d163      	bne.n	80051d4 <_dtoa_r+0x65c>
 800510c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005110:	2000      	movs	r0, #0
 8005112:	495a      	ldr	r1, [pc, #360]	@ (800527c <_dtoa_r+0x704>)
 8005114:	f7fb f828 	bl	8000168 <__aeabi_dsub>
 8005118:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800511c:	f7fb fc4e 	bl	80009bc <__aeabi_dcmplt>
 8005120:	2800      	cmp	r0, #0
 8005122:	f040 8087 	bne.w	8005234 <_dtoa_r+0x6bc>
 8005126:	42a6      	cmp	r6, r4
 8005128:	f43f af43 	beq.w	8004fb2 <_dtoa_r+0x43a>
 800512c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005130:	2200      	movs	r2, #0
 8005132:	4b53      	ldr	r3, [pc, #332]	@ (8005280 <_dtoa_r+0x708>)
 8005134:	f7fb f9d0 	bl	80004d8 <__aeabi_dmul>
 8005138:	2200      	movs	r2, #0
 800513a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800513e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005142:	4b4f      	ldr	r3, [pc, #316]	@ (8005280 <_dtoa_r+0x708>)
 8005144:	f7fb f9c8 	bl	80004d8 <__aeabi_dmul>
 8005148:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800514c:	e7c4      	b.n	80050d8 <_dtoa_r+0x560>
 800514e:	4631      	mov	r1, r6
 8005150:	4628      	mov	r0, r5
 8005152:	f7fb f9c1 	bl	80004d8 <__aeabi_dmul>
 8005156:	4656      	mov	r6, sl
 8005158:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800515c:	9413      	str	r4, [sp, #76]	@ 0x4c
 800515e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005162:	f7fb fc69 	bl	8000a38 <__aeabi_d2iz>
 8005166:	4605      	mov	r5, r0
 8005168:	f7fb f94c 	bl	8000404 <__aeabi_i2d>
 800516c:	4602      	mov	r2, r0
 800516e:	460b      	mov	r3, r1
 8005170:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005174:	f7fa fff8 	bl	8000168 <__aeabi_dsub>
 8005178:	4602      	mov	r2, r0
 800517a:	460b      	mov	r3, r1
 800517c:	3530      	adds	r5, #48	@ 0x30
 800517e:	f806 5b01 	strb.w	r5, [r6], #1
 8005182:	42a6      	cmp	r6, r4
 8005184:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005188:	f04f 0200 	mov.w	r2, #0
 800518c:	d124      	bne.n	80051d8 <_dtoa_r+0x660>
 800518e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005192:	4b39      	ldr	r3, [pc, #228]	@ (8005278 <_dtoa_r+0x700>)
 8005194:	f7fa ffea 	bl	800016c <__adddf3>
 8005198:	4602      	mov	r2, r0
 800519a:	460b      	mov	r3, r1
 800519c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80051a0:	f7fb fc2a 	bl	80009f8 <__aeabi_dcmpgt>
 80051a4:	2800      	cmp	r0, #0
 80051a6:	d145      	bne.n	8005234 <_dtoa_r+0x6bc>
 80051a8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80051ac:	2000      	movs	r0, #0
 80051ae:	4932      	ldr	r1, [pc, #200]	@ (8005278 <_dtoa_r+0x700>)
 80051b0:	f7fa ffda 	bl	8000168 <__aeabi_dsub>
 80051b4:	4602      	mov	r2, r0
 80051b6:	460b      	mov	r3, r1
 80051b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80051bc:	f7fb fbfe 	bl	80009bc <__aeabi_dcmplt>
 80051c0:	2800      	cmp	r0, #0
 80051c2:	f43f aef6 	beq.w	8004fb2 <_dtoa_r+0x43a>
 80051c6:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80051c8:	1e73      	subs	r3, r6, #1
 80051ca:	9313      	str	r3, [sp, #76]	@ 0x4c
 80051cc:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80051d0:	2b30      	cmp	r3, #48	@ 0x30
 80051d2:	d0f8      	beq.n	80051c6 <_dtoa_r+0x64e>
 80051d4:	9f04      	ldr	r7, [sp, #16]
 80051d6:	e73f      	b.n	8005058 <_dtoa_r+0x4e0>
 80051d8:	4b29      	ldr	r3, [pc, #164]	@ (8005280 <_dtoa_r+0x708>)
 80051da:	f7fb f97d 	bl	80004d8 <__aeabi_dmul>
 80051de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80051e2:	e7bc      	b.n	800515e <_dtoa_r+0x5e6>
 80051e4:	d10c      	bne.n	8005200 <_dtoa_r+0x688>
 80051e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80051ea:	2200      	movs	r2, #0
 80051ec:	4b25      	ldr	r3, [pc, #148]	@ (8005284 <_dtoa_r+0x70c>)
 80051ee:	f7fb f973 	bl	80004d8 <__aeabi_dmul>
 80051f2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80051f6:	f7fb fbf5 	bl	80009e4 <__aeabi_dcmpge>
 80051fa:	2800      	cmp	r0, #0
 80051fc:	f000 815b 	beq.w	80054b6 <_dtoa_r+0x93e>
 8005200:	2400      	movs	r4, #0
 8005202:	4625      	mov	r5, r4
 8005204:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005206:	4656      	mov	r6, sl
 8005208:	43db      	mvns	r3, r3
 800520a:	9304      	str	r3, [sp, #16]
 800520c:	2700      	movs	r7, #0
 800520e:	4621      	mov	r1, r4
 8005210:	4658      	mov	r0, fp
 8005212:	f000 fbb7 	bl	8005984 <_Bfree>
 8005216:	2d00      	cmp	r5, #0
 8005218:	d0dc      	beq.n	80051d4 <_dtoa_r+0x65c>
 800521a:	b12f      	cbz	r7, 8005228 <_dtoa_r+0x6b0>
 800521c:	42af      	cmp	r7, r5
 800521e:	d003      	beq.n	8005228 <_dtoa_r+0x6b0>
 8005220:	4639      	mov	r1, r7
 8005222:	4658      	mov	r0, fp
 8005224:	f000 fbae 	bl	8005984 <_Bfree>
 8005228:	4629      	mov	r1, r5
 800522a:	4658      	mov	r0, fp
 800522c:	f000 fbaa 	bl	8005984 <_Bfree>
 8005230:	e7d0      	b.n	80051d4 <_dtoa_r+0x65c>
 8005232:	9704      	str	r7, [sp, #16]
 8005234:	4633      	mov	r3, r6
 8005236:	461e      	mov	r6, r3
 8005238:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800523c:	2a39      	cmp	r2, #57	@ 0x39
 800523e:	d107      	bne.n	8005250 <_dtoa_r+0x6d8>
 8005240:	459a      	cmp	sl, r3
 8005242:	d1f8      	bne.n	8005236 <_dtoa_r+0x6be>
 8005244:	9a04      	ldr	r2, [sp, #16]
 8005246:	3201      	adds	r2, #1
 8005248:	9204      	str	r2, [sp, #16]
 800524a:	2230      	movs	r2, #48	@ 0x30
 800524c:	f88a 2000 	strb.w	r2, [sl]
 8005250:	781a      	ldrb	r2, [r3, #0]
 8005252:	3201      	adds	r2, #1
 8005254:	701a      	strb	r2, [r3, #0]
 8005256:	e7bd      	b.n	80051d4 <_dtoa_r+0x65c>
 8005258:	2200      	movs	r2, #0
 800525a:	4b09      	ldr	r3, [pc, #36]	@ (8005280 <_dtoa_r+0x708>)
 800525c:	f7fb f93c 	bl	80004d8 <__aeabi_dmul>
 8005260:	2200      	movs	r2, #0
 8005262:	2300      	movs	r3, #0
 8005264:	4604      	mov	r4, r0
 8005266:	460d      	mov	r5, r1
 8005268:	f7fb fb9e 	bl	80009a8 <__aeabi_dcmpeq>
 800526c:	2800      	cmp	r0, #0
 800526e:	f43f aebc 	beq.w	8004fea <_dtoa_r+0x472>
 8005272:	e6f1      	b.n	8005058 <_dtoa_r+0x4e0>
 8005274:	08009530 	.word	0x08009530
 8005278:	3fe00000 	.word	0x3fe00000
 800527c:	3ff00000 	.word	0x3ff00000
 8005280:	40240000 	.word	0x40240000
 8005284:	40140000 	.word	0x40140000
 8005288:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800528a:	2a00      	cmp	r2, #0
 800528c:	f000 80db 	beq.w	8005446 <_dtoa_r+0x8ce>
 8005290:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005292:	2a01      	cmp	r2, #1
 8005294:	f300 80bf 	bgt.w	8005416 <_dtoa_r+0x89e>
 8005298:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800529a:	2a00      	cmp	r2, #0
 800529c:	f000 80b7 	beq.w	800540e <_dtoa_r+0x896>
 80052a0:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80052a4:	4646      	mov	r6, r8
 80052a6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80052a8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80052aa:	2101      	movs	r1, #1
 80052ac:	441a      	add	r2, r3
 80052ae:	4658      	mov	r0, fp
 80052b0:	4498      	add	r8, r3
 80052b2:	9209      	str	r2, [sp, #36]	@ 0x24
 80052b4:	f000 fc64 	bl	8005b80 <__i2b>
 80052b8:	4605      	mov	r5, r0
 80052ba:	b15e      	cbz	r6, 80052d4 <_dtoa_r+0x75c>
 80052bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80052be:	2b00      	cmp	r3, #0
 80052c0:	dd08      	ble.n	80052d4 <_dtoa_r+0x75c>
 80052c2:	42b3      	cmp	r3, r6
 80052c4:	bfa8      	it	ge
 80052c6:	4633      	movge	r3, r6
 80052c8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80052ca:	eba8 0803 	sub.w	r8, r8, r3
 80052ce:	1af6      	subs	r6, r6, r3
 80052d0:	1ad3      	subs	r3, r2, r3
 80052d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80052d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80052d6:	b1f3      	cbz	r3, 8005316 <_dtoa_r+0x79e>
 80052d8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80052da:	2b00      	cmp	r3, #0
 80052dc:	f000 80b7 	beq.w	800544e <_dtoa_r+0x8d6>
 80052e0:	b18c      	cbz	r4, 8005306 <_dtoa_r+0x78e>
 80052e2:	4629      	mov	r1, r5
 80052e4:	4622      	mov	r2, r4
 80052e6:	4658      	mov	r0, fp
 80052e8:	f000 fd08 	bl	8005cfc <__pow5mult>
 80052ec:	464a      	mov	r2, r9
 80052ee:	4601      	mov	r1, r0
 80052f0:	4605      	mov	r5, r0
 80052f2:	4658      	mov	r0, fp
 80052f4:	f000 fc5a 	bl	8005bac <__multiply>
 80052f8:	4649      	mov	r1, r9
 80052fa:	9004      	str	r0, [sp, #16]
 80052fc:	4658      	mov	r0, fp
 80052fe:	f000 fb41 	bl	8005984 <_Bfree>
 8005302:	9b04      	ldr	r3, [sp, #16]
 8005304:	4699      	mov	r9, r3
 8005306:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005308:	1b1a      	subs	r2, r3, r4
 800530a:	d004      	beq.n	8005316 <_dtoa_r+0x79e>
 800530c:	4649      	mov	r1, r9
 800530e:	4658      	mov	r0, fp
 8005310:	f000 fcf4 	bl	8005cfc <__pow5mult>
 8005314:	4681      	mov	r9, r0
 8005316:	2101      	movs	r1, #1
 8005318:	4658      	mov	r0, fp
 800531a:	f000 fc31 	bl	8005b80 <__i2b>
 800531e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005320:	4604      	mov	r4, r0
 8005322:	2b00      	cmp	r3, #0
 8005324:	f000 81c9 	beq.w	80056ba <_dtoa_r+0xb42>
 8005328:	461a      	mov	r2, r3
 800532a:	4601      	mov	r1, r0
 800532c:	4658      	mov	r0, fp
 800532e:	f000 fce5 	bl	8005cfc <__pow5mult>
 8005332:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005334:	4604      	mov	r4, r0
 8005336:	2b01      	cmp	r3, #1
 8005338:	f300 808f 	bgt.w	800545a <_dtoa_r+0x8e2>
 800533c:	9b02      	ldr	r3, [sp, #8]
 800533e:	2b00      	cmp	r3, #0
 8005340:	f040 8087 	bne.w	8005452 <_dtoa_r+0x8da>
 8005344:	9b03      	ldr	r3, [sp, #12]
 8005346:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800534a:	2b00      	cmp	r3, #0
 800534c:	f040 8083 	bne.w	8005456 <_dtoa_r+0x8de>
 8005350:	9b03      	ldr	r3, [sp, #12]
 8005352:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005356:	0d1b      	lsrs	r3, r3, #20
 8005358:	051b      	lsls	r3, r3, #20
 800535a:	b12b      	cbz	r3, 8005368 <_dtoa_r+0x7f0>
 800535c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800535e:	f108 0801 	add.w	r8, r8, #1
 8005362:	3301      	adds	r3, #1
 8005364:	9309      	str	r3, [sp, #36]	@ 0x24
 8005366:	2301      	movs	r3, #1
 8005368:	930a      	str	r3, [sp, #40]	@ 0x28
 800536a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800536c:	2b00      	cmp	r3, #0
 800536e:	f000 81aa 	beq.w	80056c6 <_dtoa_r+0xb4e>
 8005372:	6923      	ldr	r3, [r4, #16]
 8005374:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005378:	6918      	ldr	r0, [r3, #16]
 800537a:	f000 fbb5 	bl	8005ae8 <__hi0bits>
 800537e:	f1c0 0020 	rsb	r0, r0, #32
 8005382:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005384:	4418      	add	r0, r3
 8005386:	f010 001f 	ands.w	r0, r0, #31
 800538a:	d071      	beq.n	8005470 <_dtoa_r+0x8f8>
 800538c:	f1c0 0320 	rsb	r3, r0, #32
 8005390:	2b04      	cmp	r3, #4
 8005392:	dd65      	ble.n	8005460 <_dtoa_r+0x8e8>
 8005394:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005396:	f1c0 001c 	rsb	r0, r0, #28
 800539a:	4403      	add	r3, r0
 800539c:	4480      	add	r8, r0
 800539e:	4406      	add	r6, r0
 80053a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80053a2:	f1b8 0f00 	cmp.w	r8, #0
 80053a6:	dd05      	ble.n	80053b4 <_dtoa_r+0x83c>
 80053a8:	4649      	mov	r1, r9
 80053aa:	4642      	mov	r2, r8
 80053ac:	4658      	mov	r0, fp
 80053ae:	f000 fcff 	bl	8005db0 <__lshift>
 80053b2:	4681      	mov	r9, r0
 80053b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	dd05      	ble.n	80053c6 <_dtoa_r+0x84e>
 80053ba:	4621      	mov	r1, r4
 80053bc:	461a      	mov	r2, r3
 80053be:	4658      	mov	r0, fp
 80053c0:	f000 fcf6 	bl	8005db0 <__lshift>
 80053c4:	4604      	mov	r4, r0
 80053c6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d053      	beq.n	8005474 <_dtoa_r+0x8fc>
 80053cc:	4621      	mov	r1, r4
 80053ce:	4648      	mov	r0, r9
 80053d0:	f000 fd5a 	bl	8005e88 <__mcmp>
 80053d4:	2800      	cmp	r0, #0
 80053d6:	da4d      	bge.n	8005474 <_dtoa_r+0x8fc>
 80053d8:	1e7b      	subs	r3, r7, #1
 80053da:	4649      	mov	r1, r9
 80053dc:	9304      	str	r3, [sp, #16]
 80053de:	220a      	movs	r2, #10
 80053e0:	2300      	movs	r3, #0
 80053e2:	4658      	mov	r0, fp
 80053e4:	f000 faf0 	bl	80059c8 <__multadd>
 80053e8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80053ea:	4681      	mov	r9, r0
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	f000 816c 	beq.w	80056ca <_dtoa_r+0xb52>
 80053f2:	2300      	movs	r3, #0
 80053f4:	4629      	mov	r1, r5
 80053f6:	220a      	movs	r2, #10
 80053f8:	4658      	mov	r0, fp
 80053fa:	f000 fae5 	bl	80059c8 <__multadd>
 80053fe:	9b08      	ldr	r3, [sp, #32]
 8005400:	4605      	mov	r5, r0
 8005402:	2b00      	cmp	r3, #0
 8005404:	dc61      	bgt.n	80054ca <_dtoa_r+0x952>
 8005406:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005408:	2b02      	cmp	r3, #2
 800540a:	dc3b      	bgt.n	8005484 <_dtoa_r+0x90c>
 800540c:	e05d      	b.n	80054ca <_dtoa_r+0x952>
 800540e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005410:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005414:	e746      	b.n	80052a4 <_dtoa_r+0x72c>
 8005416:	9b07      	ldr	r3, [sp, #28]
 8005418:	1e5c      	subs	r4, r3, #1
 800541a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800541c:	42a3      	cmp	r3, r4
 800541e:	bfbf      	itttt	lt
 8005420:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005422:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8005424:	1ae3      	sublt	r3, r4, r3
 8005426:	18d2      	addlt	r2, r2, r3
 8005428:	bfa8      	it	ge
 800542a:	1b1c      	subge	r4, r3, r4
 800542c:	9b07      	ldr	r3, [sp, #28]
 800542e:	bfbe      	ittt	lt
 8005430:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005432:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8005434:	2400      	movlt	r4, #0
 8005436:	2b00      	cmp	r3, #0
 8005438:	bfb5      	itete	lt
 800543a:	eba8 0603 	sublt.w	r6, r8, r3
 800543e:	4646      	movge	r6, r8
 8005440:	2300      	movlt	r3, #0
 8005442:	9b07      	ldrge	r3, [sp, #28]
 8005444:	e730      	b.n	80052a8 <_dtoa_r+0x730>
 8005446:	4646      	mov	r6, r8
 8005448:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800544a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800544c:	e735      	b.n	80052ba <_dtoa_r+0x742>
 800544e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005450:	e75c      	b.n	800530c <_dtoa_r+0x794>
 8005452:	2300      	movs	r3, #0
 8005454:	e788      	b.n	8005368 <_dtoa_r+0x7f0>
 8005456:	9b02      	ldr	r3, [sp, #8]
 8005458:	e786      	b.n	8005368 <_dtoa_r+0x7f0>
 800545a:	2300      	movs	r3, #0
 800545c:	930a      	str	r3, [sp, #40]	@ 0x28
 800545e:	e788      	b.n	8005372 <_dtoa_r+0x7fa>
 8005460:	d09f      	beq.n	80053a2 <_dtoa_r+0x82a>
 8005462:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005464:	331c      	adds	r3, #28
 8005466:	441a      	add	r2, r3
 8005468:	4498      	add	r8, r3
 800546a:	441e      	add	r6, r3
 800546c:	9209      	str	r2, [sp, #36]	@ 0x24
 800546e:	e798      	b.n	80053a2 <_dtoa_r+0x82a>
 8005470:	4603      	mov	r3, r0
 8005472:	e7f6      	b.n	8005462 <_dtoa_r+0x8ea>
 8005474:	9b07      	ldr	r3, [sp, #28]
 8005476:	9704      	str	r7, [sp, #16]
 8005478:	2b00      	cmp	r3, #0
 800547a:	dc20      	bgt.n	80054be <_dtoa_r+0x946>
 800547c:	9308      	str	r3, [sp, #32]
 800547e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005480:	2b02      	cmp	r3, #2
 8005482:	dd1e      	ble.n	80054c2 <_dtoa_r+0x94a>
 8005484:	9b08      	ldr	r3, [sp, #32]
 8005486:	2b00      	cmp	r3, #0
 8005488:	f47f aebc 	bne.w	8005204 <_dtoa_r+0x68c>
 800548c:	4621      	mov	r1, r4
 800548e:	2205      	movs	r2, #5
 8005490:	4658      	mov	r0, fp
 8005492:	f000 fa99 	bl	80059c8 <__multadd>
 8005496:	4601      	mov	r1, r0
 8005498:	4604      	mov	r4, r0
 800549a:	4648      	mov	r0, r9
 800549c:	f000 fcf4 	bl	8005e88 <__mcmp>
 80054a0:	2800      	cmp	r0, #0
 80054a2:	f77f aeaf 	ble.w	8005204 <_dtoa_r+0x68c>
 80054a6:	2331      	movs	r3, #49	@ 0x31
 80054a8:	4656      	mov	r6, sl
 80054aa:	f806 3b01 	strb.w	r3, [r6], #1
 80054ae:	9b04      	ldr	r3, [sp, #16]
 80054b0:	3301      	adds	r3, #1
 80054b2:	9304      	str	r3, [sp, #16]
 80054b4:	e6aa      	b.n	800520c <_dtoa_r+0x694>
 80054b6:	9c07      	ldr	r4, [sp, #28]
 80054b8:	9704      	str	r7, [sp, #16]
 80054ba:	4625      	mov	r5, r4
 80054bc:	e7f3      	b.n	80054a6 <_dtoa_r+0x92e>
 80054be:	9b07      	ldr	r3, [sp, #28]
 80054c0:	9308      	str	r3, [sp, #32]
 80054c2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	f000 8104 	beq.w	80056d2 <_dtoa_r+0xb5a>
 80054ca:	2e00      	cmp	r6, #0
 80054cc:	dd05      	ble.n	80054da <_dtoa_r+0x962>
 80054ce:	4629      	mov	r1, r5
 80054d0:	4632      	mov	r2, r6
 80054d2:	4658      	mov	r0, fp
 80054d4:	f000 fc6c 	bl	8005db0 <__lshift>
 80054d8:	4605      	mov	r5, r0
 80054da:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d05a      	beq.n	8005596 <_dtoa_r+0xa1e>
 80054e0:	4658      	mov	r0, fp
 80054e2:	6869      	ldr	r1, [r5, #4]
 80054e4:	f000 fa0e 	bl	8005904 <_Balloc>
 80054e8:	4606      	mov	r6, r0
 80054ea:	b928      	cbnz	r0, 80054f8 <_dtoa_r+0x980>
 80054ec:	4602      	mov	r2, r0
 80054ee:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80054f2:	4b83      	ldr	r3, [pc, #524]	@ (8005700 <_dtoa_r+0xb88>)
 80054f4:	f7ff bb54 	b.w	8004ba0 <_dtoa_r+0x28>
 80054f8:	692a      	ldr	r2, [r5, #16]
 80054fa:	f105 010c 	add.w	r1, r5, #12
 80054fe:	3202      	adds	r2, #2
 8005500:	0092      	lsls	r2, r2, #2
 8005502:	300c      	adds	r0, #12
 8005504:	f7ff fa9d 	bl	8004a42 <memcpy>
 8005508:	2201      	movs	r2, #1
 800550a:	4631      	mov	r1, r6
 800550c:	4658      	mov	r0, fp
 800550e:	f000 fc4f 	bl	8005db0 <__lshift>
 8005512:	462f      	mov	r7, r5
 8005514:	4605      	mov	r5, r0
 8005516:	f10a 0301 	add.w	r3, sl, #1
 800551a:	9307      	str	r3, [sp, #28]
 800551c:	9b08      	ldr	r3, [sp, #32]
 800551e:	4453      	add	r3, sl
 8005520:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005522:	9b02      	ldr	r3, [sp, #8]
 8005524:	f003 0301 	and.w	r3, r3, #1
 8005528:	930a      	str	r3, [sp, #40]	@ 0x28
 800552a:	9b07      	ldr	r3, [sp, #28]
 800552c:	4621      	mov	r1, r4
 800552e:	3b01      	subs	r3, #1
 8005530:	4648      	mov	r0, r9
 8005532:	9302      	str	r3, [sp, #8]
 8005534:	f7ff fa98 	bl	8004a68 <quorem>
 8005538:	4639      	mov	r1, r7
 800553a:	9008      	str	r0, [sp, #32]
 800553c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005540:	4648      	mov	r0, r9
 8005542:	f000 fca1 	bl	8005e88 <__mcmp>
 8005546:	462a      	mov	r2, r5
 8005548:	9009      	str	r0, [sp, #36]	@ 0x24
 800554a:	4621      	mov	r1, r4
 800554c:	4658      	mov	r0, fp
 800554e:	f000 fcb7 	bl	8005ec0 <__mdiff>
 8005552:	68c2      	ldr	r2, [r0, #12]
 8005554:	4606      	mov	r6, r0
 8005556:	bb02      	cbnz	r2, 800559a <_dtoa_r+0xa22>
 8005558:	4601      	mov	r1, r0
 800555a:	4648      	mov	r0, r9
 800555c:	f000 fc94 	bl	8005e88 <__mcmp>
 8005560:	4602      	mov	r2, r0
 8005562:	4631      	mov	r1, r6
 8005564:	4658      	mov	r0, fp
 8005566:	920c      	str	r2, [sp, #48]	@ 0x30
 8005568:	f000 fa0c 	bl	8005984 <_Bfree>
 800556c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800556e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005570:	9e07      	ldr	r6, [sp, #28]
 8005572:	ea43 0102 	orr.w	r1, r3, r2
 8005576:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005578:	4319      	orrs	r1, r3
 800557a:	d110      	bne.n	800559e <_dtoa_r+0xa26>
 800557c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005580:	d029      	beq.n	80055d6 <_dtoa_r+0xa5e>
 8005582:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005584:	2b00      	cmp	r3, #0
 8005586:	dd02      	ble.n	800558e <_dtoa_r+0xa16>
 8005588:	9b08      	ldr	r3, [sp, #32]
 800558a:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800558e:	9b02      	ldr	r3, [sp, #8]
 8005590:	f883 8000 	strb.w	r8, [r3]
 8005594:	e63b      	b.n	800520e <_dtoa_r+0x696>
 8005596:	4628      	mov	r0, r5
 8005598:	e7bb      	b.n	8005512 <_dtoa_r+0x99a>
 800559a:	2201      	movs	r2, #1
 800559c:	e7e1      	b.n	8005562 <_dtoa_r+0x9ea>
 800559e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	db04      	blt.n	80055ae <_dtoa_r+0xa36>
 80055a4:	9920      	ldr	r1, [sp, #128]	@ 0x80
 80055a6:	430b      	orrs	r3, r1
 80055a8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80055aa:	430b      	orrs	r3, r1
 80055ac:	d120      	bne.n	80055f0 <_dtoa_r+0xa78>
 80055ae:	2a00      	cmp	r2, #0
 80055b0:	dded      	ble.n	800558e <_dtoa_r+0xa16>
 80055b2:	4649      	mov	r1, r9
 80055b4:	2201      	movs	r2, #1
 80055b6:	4658      	mov	r0, fp
 80055b8:	f000 fbfa 	bl	8005db0 <__lshift>
 80055bc:	4621      	mov	r1, r4
 80055be:	4681      	mov	r9, r0
 80055c0:	f000 fc62 	bl	8005e88 <__mcmp>
 80055c4:	2800      	cmp	r0, #0
 80055c6:	dc03      	bgt.n	80055d0 <_dtoa_r+0xa58>
 80055c8:	d1e1      	bne.n	800558e <_dtoa_r+0xa16>
 80055ca:	f018 0f01 	tst.w	r8, #1
 80055ce:	d0de      	beq.n	800558e <_dtoa_r+0xa16>
 80055d0:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80055d4:	d1d8      	bne.n	8005588 <_dtoa_r+0xa10>
 80055d6:	2339      	movs	r3, #57	@ 0x39
 80055d8:	9a02      	ldr	r2, [sp, #8]
 80055da:	7013      	strb	r3, [r2, #0]
 80055dc:	4633      	mov	r3, r6
 80055de:	461e      	mov	r6, r3
 80055e0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80055e4:	3b01      	subs	r3, #1
 80055e6:	2a39      	cmp	r2, #57	@ 0x39
 80055e8:	d052      	beq.n	8005690 <_dtoa_r+0xb18>
 80055ea:	3201      	adds	r2, #1
 80055ec:	701a      	strb	r2, [r3, #0]
 80055ee:	e60e      	b.n	800520e <_dtoa_r+0x696>
 80055f0:	2a00      	cmp	r2, #0
 80055f2:	dd07      	ble.n	8005604 <_dtoa_r+0xa8c>
 80055f4:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80055f8:	d0ed      	beq.n	80055d6 <_dtoa_r+0xa5e>
 80055fa:	9a02      	ldr	r2, [sp, #8]
 80055fc:	f108 0301 	add.w	r3, r8, #1
 8005600:	7013      	strb	r3, [r2, #0]
 8005602:	e604      	b.n	800520e <_dtoa_r+0x696>
 8005604:	9b07      	ldr	r3, [sp, #28]
 8005606:	9a07      	ldr	r2, [sp, #28]
 8005608:	f803 8c01 	strb.w	r8, [r3, #-1]
 800560c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800560e:	4293      	cmp	r3, r2
 8005610:	d028      	beq.n	8005664 <_dtoa_r+0xaec>
 8005612:	4649      	mov	r1, r9
 8005614:	2300      	movs	r3, #0
 8005616:	220a      	movs	r2, #10
 8005618:	4658      	mov	r0, fp
 800561a:	f000 f9d5 	bl	80059c8 <__multadd>
 800561e:	42af      	cmp	r7, r5
 8005620:	4681      	mov	r9, r0
 8005622:	f04f 0300 	mov.w	r3, #0
 8005626:	f04f 020a 	mov.w	r2, #10
 800562a:	4639      	mov	r1, r7
 800562c:	4658      	mov	r0, fp
 800562e:	d107      	bne.n	8005640 <_dtoa_r+0xac8>
 8005630:	f000 f9ca 	bl	80059c8 <__multadd>
 8005634:	4607      	mov	r7, r0
 8005636:	4605      	mov	r5, r0
 8005638:	9b07      	ldr	r3, [sp, #28]
 800563a:	3301      	adds	r3, #1
 800563c:	9307      	str	r3, [sp, #28]
 800563e:	e774      	b.n	800552a <_dtoa_r+0x9b2>
 8005640:	f000 f9c2 	bl	80059c8 <__multadd>
 8005644:	4629      	mov	r1, r5
 8005646:	4607      	mov	r7, r0
 8005648:	2300      	movs	r3, #0
 800564a:	220a      	movs	r2, #10
 800564c:	4658      	mov	r0, fp
 800564e:	f000 f9bb 	bl	80059c8 <__multadd>
 8005652:	4605      	mov	r5, r0
 8005654:	e7f0      	b.n	8005638 <_dtoa_r+0xac0>
 8005656:	9b08      	ldr	r3, [sp, #32]
 8005658:	2700      	movs	r7, #0
 800565a:	2b00      	cmp	r3, #0
 800565c:	bfcc      	ite	gt
 800565e:	461e      	movgt	r6, r3
 8005660:	2601      	movle	r6, #1
 8005662:	4456      	add	r6, sl
 8005664:	4649      	mov	r1, r9
 8005666:	2201      	movs	r2, #1
 8005668:	4658      	mov	r0, fp
 800566a:	f000 fba1 	bl	8005db0 <__lshift>
 800566e:	4621      	mov	r1, r4
 8005670:	4681      	mov	r9, r0
 8005672:	f000 fc09 	bl	8005e88 <__mcmp>
 8005676:	2800      	cmp	r0, #0
 8005678:	dcb0      	bgt.n	80055dc <_dtoa_r+0xa64>
 800567a:	d102      	bne.n	8005682 <_dtoa_r+0xb0a>
 800567c:	f018 0f01 	tst.w	r8, #1
 8005680:	d1ac      	bne.n	80055dc <_dtoa_r+0xa64>
 8005682:	4633      	mov	r3, r6
 8005684:	461e      	mov	r6, r3
 8005686:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800568a:	2a30      	cmp	r2, #48	@ 0x30
 800568c:	d0fa      	beq.n	8005684 <_dtoa_r+0xb0c>
 800568e:	e5be      	b.n	800520e <_dtoa_r+0x696>
 8005690:	459a      	cmp	sl, r3
 8005692:	d1a4      	bne.n	80055de <_dtoa_r+0xa66>
 8005694:	9b04      	ldr	r3, [sp, #16]
 8005696:	3301      	adds	r3, #1
 8005698:	9304      	str	r3, [sp, #16]
 800569a:	2331      	movs	r3, #49	@ 0x31
 800569c:	f88a 3000 	strb.w	r3, [sl]
 80056a0:	e5b5      	b.n	800520e <_dtoa_r+0x696>
 80056a2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80056a4:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8005704 <_dtoa_r+0xb8c>
 80056a8:	b11b      	cbz	r3, 80056b2 <_dtoa_r+0xb3a>
 80056aa:	f10a 0308 	add.w	r3, sl, #8
 80056ae:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80056b0:	6013      	str	r3, [r2, #0]
 80056b2:	4650      	mov	r0, sl
 80056b4:	b017      	add	sp, #92	@ 0x5c
 80056b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056ba:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80056bc:	2b01      	cmp	r3, #1
 80056be:	f77f ae3d 	ble.w	800533c <_dtoa_r+0x7c4>
 80056c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80056c4:	930a      	str	r3, [sp, #40]	@ 0x28
 80056c6:	2001      	movs	r0, #1
 80056c8:	e65b      	b.n	8005382 <_dtoa_r+0x80a>
 80056ca:	9b08      	ldr	r3, [sp, #32]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	f77f aed6 	ble.w	800547e <_dtoa_r+0x906>
 80056d2:	4656      	mov	r6, sl
 80056d4:	4621      	mov	r1, r4
 80056d6:	4648      	mov	r0, r9
 80056d8:	f7ff f9c6 	bl	8004a68 <quorem>
 80056dc:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80056e0:	9b08      	ldr	r3, [sp, #32]
 80056e2:	f806 8b01 	strb.w	r8, [r6], #1
 80056e6:	eba6 020a 	sub.w	r2, r6, sl
 80056ea:	4293      	cmp	r3, r2
 80056ec:	ddb3      	ble.n	8005656 <_dtoa_r+0xade>
 80056ee:	4649      	mov	r1, r9
 80056f0:	2300      	movs	r3, #0
 80056f2:	220a      	movs	r2, #10
 80056f4:	4658      	mov	r0, fp
 80056f6:	f000 f967 	bl	80059c8 <__multadd>
 80056fa:	4681      	mov	r9, r0
 80056fc:	e7ea      	b.n	80056d4 <_dtoa_r+0xb5c>
 80056fe:	bf00      	nop
 8005700:	0800948f 	.word	0x0800948f
 8005704:	08009413 	.word	0x08009413

08005708 <_free_r>:
 8005708:	b538      	push	{r3, r4, r5, lr}
 800570a:	4605      	mov	r5, r0
 800570c:	2900      	cmp	r1, #0
 800570e:	d040      	beq.n	8005792 <_free_r+0x8a>
 8005710:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005714:	1f0c      	subs	r4, r1, #4
 8005716:	2b00      	cmp	r3, #0
 8005718:	bfb8      	it	lt
 800571a:	18e4      	addlt	r4, r4, r3
 800571c:	f000 f8e6 	bl	80058ec <__malloc_lock>
 8005720:	4a1c      	ldr	r2, [pc, #112]	@ (8005794 <_free_r+0x8c>)
 8005722:	6813      	ldr	r3, [r2, #0]
 8005724:	b933      	cbnz	r3, 8005734 <_free_r+0x2c>
 8005726:	6063      	str	r3, [r4, #4]
 8005728:	6014      	str	r4, [r2, #0]
 800572a:	4628      	mov	r0, r5
 800572c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005730:	f000 b8e2 	b.w	80058f8 <__malloc_unlock>
 8005734:	42a3      	cmp	r3, r4
 8005736:	d908      	bls.n	800574a <_free_r+0x42>
 8005738:	6820      	ldr	r0, [r4, #0]
 800573a:	1821      	adds	r1, r4, r0
 800573c:	428b      	cmp	r3, r1
 800573e:	bf01      	itttt	eq
 8005740:	6819      	ldreq	r1, [r3, #0]
 8005742:	685b      	ldreq	r3, [r3, #4]
 8005744:	1809      	addeq	r1, r1, r0
 8005746:	6021      	streq	r1, [r4, #0]
 8005748:	e7ed      	b.n	8005726 <_free_r+0x1e>
 800574a:	461a      	mov	r2, r3
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	b10b      	cbz	r3, 8005754 <_free_r+0x4c>
 8005750:	42a3      	cmp	r3, r4
 8005752:	d9fa      	bls.n	800574a <_free_r+0x42>
 8005754:	6811      	ldr	r1, [r2, #0]
 8005756:	1850      	adds	r0, r2, r1
 8005758:	42a0      	cmp	r0, r4
 800575a:	d10b      	bne.n	8005774 <_free_r+0x6c>
 800575c:	6820      	ldr	r0, [r4, #0]
 800575e:	4401      	add	r1, r0
 8005760:	1850      	adds	r0, r2, r1
 8005762:	4283      	cmp	r3, r0
 8005764:	6011      	str	r1, [r2, #0]
 8005766:	d1e0      	bne.n	800572a <_free_r+0x22>
 8005768:	6818      	ldr	r0, [r3, #0]
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	4408      	add	r0, r1
 800576e:	6010      	str	r0, [r2, #0]
 8005770:	6053      	str	r3, [r2, #4]
 8005772:	e7da      	b.n	800572a <_free_r+0x22>
 8005774:	d902      	bls.n	800577c <_free_r+0x74>
 8005776:	230c      	movs	r3, #12
 8005778:	602b      	str	r3, [r5, #0]
 800577a:	e7d6      	b.n	800572a <_free_r+0x22>
 800577c:	6820      	ldr	r0, [r4, #0]
 800577e:	1821      	adds	r1, r4, r0
 8005780:	428b      	cmp	r3, r1
 8005782:	bf01      	itttt	eq
 8005784:	6819      	ldreq	r1, [r3, #0]
 8005786:	685b      	ldreq	r3, [r3, #4]
 8005788:	1809      	addeq	r1, r1, r0
 800578a:	6021      	streq	r1, [r4, #0]
 800578c:	6063      	str	r3, [r4, #4]
 800578e:	6054      	str	r4, [r2, #4]
 8005790:	e7cb      	b.n	800572a <_free_r+0x22>
 8005792:	bd38      	pop	{r3, r4, r5, pc}
 8005794:	20004290 	.word	0x20004290

08005798 <malloc>:
 8005798:	4b02      	ldr	r3, [pc, #8]	@ (80057a4 <malloc+0xc>)
 800579a:	4601      	mov	r1, r0
 800579c:	6818      	ldr	r0, [r3, #0]
 800579e:	f000 b825 	b.w	80057ec <_malloc_r>
 80057a2:	bf00      	nop
 80057a4:	2000003c 	.word	0x2000003c

080057a8 <sbrk_aligned>:
 80057a8:	b570      	push	{r4, r5, r6, lr}
 80057aa:	4e0f      	ldr	r6, [pc, #60]	@ (80057e8 <sbrk_aligned+0x40>)
 80057ac:	460c      	mov	r4, r1
 80057ae:	6831      	ldr	r1, [r6, #0]
 80057b0:	4605      	mov	r5, r0
 80057b2:	b911      	cbnz	r1, 80057ba <sbrk_aligned+0x12>
 80057b4:	f001 ffba 	bl	800772c <_sbrk_r>
 80057b8:	6030      	str	r0, [r6, #0]
 80057ba:	4621      	mov	r1, r4
 80057bc:	4628      	mov	r0, r5
 80057be:	f001 ffb5 	bl	800772c <_sbrk_r>
 80057c2:	1c43      	adds	r3, r0, #1
 80057c4:	d103      	bne.n	80057ce <sbrk_aligned+0x26>
 80057c6:	f04f 34ff 	mov.w	r4, #4294967295
 80057ca:	4620      	mov	r0, r4
 80057cc:	bd70      	pop	{r4, r5, r6, pc}
 80057ce:	1cc4      	adds	r4, r0, #3
 80057d0:	f024 0403 	bic.w	r4, r4, #3
 80057d4:	42a0      	cmp	r0, r4
 80057d6:	d0f8      	beq.n	80057ca <sbrk_aligned+0x22>
 80057d8:	1a21      	subs	r1, r4, r0
 80057da:	4628      	mov	r0, r5
 80057dc:	f001 ffa6 	bl	800772c <_sbrk_r>
 80057e0:	3001      	adds	r0, #1
 80057e2:	d1f2      	bne.n	80057ca <sbrk_aligned+0x22>
 80057e4:	e7ef      	b.n	80057c6 <sbrk_aligned+0x1e>
 80057e6:	bf00      	nop
 80057e8:	2000428c 	.word	0x2000428c

080057ec <_malloc_r>:
 80057ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80057f0:	1ccd      	adds	r5, r1, #3
 80057f2:	f025 0503 	bic.w	r5, r5, #3
 80057f6:	3508      	adds	r5, #8
 80057f8:	2d0c      	cmp	r5, #12
 80057fa:	bf38      	it	cc
 80057fc:	250c      	movcc	r5, #12
 80057fe:	2d00      	cmp	r5, #0
 8005800:	4606      	mov	r6, r0
 8005802:	db01      	blt.n	8005808 <_malloc_r+0x1c>
 8005804:	42a9      	cmp	r1, r5
 8005806:	d904      	bls.n	8005812 <_malloc_r+0x26>
 8005808:	230c      	movs	r3, #12
 800580a:	6033      	str	r3, [r6, #0]
 800580c:	2000      	movs	r0, #0
 800580e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005812:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80058e8 <_malloc_r+0xfc>
 8005816:	f000 f869 	bl	80058ec <__malloc_lock>
 800581a:	f8d8 3000 	ldr.w	r3, [r8]
 800581e:	461c      	mov	r4, r3
 8005820:	bb44      	cbnz	r4, 8005874 <_malloc_r+0x88>
 8005822:	4629      	mov	r1, r5
 8005824:	4630      	mov	r0, r6
 8005826:	f7ff ffbf 	bl	80057a8 <sbrk_aligned>
 800582a:	1c43      	adds	r3, r0, #1
 800582c:	4604      	mov	r4, r0
 800582e:	d158      	bne.n	80058e2 <_malloc_r+0xf6>
 8005830:	f8d8 4000 	ldr.w	r4, [r8]
 8005834:	4627      	mov	r7, r4
 8005836:	2f00      	cmp	r7, #0
 8005838:	d143      	bne.n	80058c2 <_malloc_r+0xd6>
 800583a:	2c00      	cmp	r4, #0
 800583c:	d04b      	beq.n	80058d6 <_malloc_r+0xea>
 800583e:	6823      	ldr	r3, [r4, #0]
 8005840:	4639      	mov	r1, r7
 8005842:	4630      	mov	r0, r6
 8005844:	eb04 0903 	add.w	r9, r4, r3
 8005848:	f001 ff70 	bl	800772c <_sbrk_r>
 800584c:	4581      	cmp	r9, r0
 800584e:	d142      	bne.n	80058d6 <_malloc_r+0xea>
 8005850:	6821      	ldr	r1, [r4, #0]
 8005852:	4630      	mov	r0, r6
 8005854:	1a6d      	subs	r5, r5, r1
 8005856:	4629      	mov	r1, r5
 8005858:	f7ff ffa6 	bl	80057a8 <sbrk_aligned>
 800585c:	3001      	adds	r0, #1
 800585e:	d03a      	beq.n	80058d6 <_malloc_r+0xea>
 8005860:	6823      	ldr	r3, [r4, #0]
 8005862:	442b      	add	r3, r5
 8005864:	6023      	str	r3, [r4, #0]
 8005866:	f8d8 3000 	ldr.w	r3, [r8]
 800586a:	685a      	ldr	r2, [r3, #4]
 800586c:	bb62      	cbnz	r2, 80058c8 <_malloc_r+0xdc>
 800586e:	f8c8 7000 	str.w	r7, [r8]
 8005872:	e00f      	b.n	8005894 <_malloc_r+0xa8>
 8005874:	6822      	ldr	r2, [r4, #0]
 8005876:	1b52      	subs	r2, r2, r5
 8005878:	d420      	bmi.n	80058bc <_malloc_r+0xd0>
 800587a:	2a0b      	cmp	r2, #11
 800587c:	d917      	bls.n	80058ae <_malloc_r+0xc2>
 800587e:	1961      	adds	r1, r4, r5
 8005880:	42a3      	cmp	r3, r4
 8005882:	6025      	str	r5, [r4, #0]
 8005884:	bf18      	it	ne
 8005886:	6059      	strne	r1, [r3, #4]
 8005888:	6863      	ldr	r3, [r4, #4]
 800588a:	bf08      	it	eq
 800588c:	f8c8 1000 	streq.w	r1, [r8]
 8005890:	5162      	str	r2, [r4, r5]
 8005892:	604b      	str	r3, [r1, #4]
 8005894:	4630      	mov	r0, r6
 8005896:	f000 f82f 	bl	80058f8 <__malloc_unlock>
 800589a:	f104 000b 	add.w	r0, r4, #11
 800589e:	1d23      	adds	r3, r4, #4
 80058a0:	f020 0007 	bic.w	r0, r0, #7
 80058a4:	1ac2      	subs	r2, r0, r3
 80058a6:	bf1c      	itt	ne
 80058a8:	1a1b      	subne	r3, r3, r0
 80058aa:	50a3      	strne	r3, [r4, r2]
 80058ac:	e7af      	b.n	800580e <_malloc_r+0x22>
 80058ae:	6862      	ldr	r2, [r4, #4]
 80058b0:	42a3      	cmp	r3, r4
 80058b2:	bf0c      	ite	eq
 80058b4:	f8c8 2000 	streq.w	r2, [r8]
 80058b8:	605a      	strne	r2, [r3, #4]
 80058ba:	e7eb      	b.n	8005894 <_malloc_r+0xa8>
 80058bc:	4623      	mov	r3, r4
 80058be:	6864      	ldr	r4, [r4, #4]
 80058c0:	e7ae      	b.n	8005820 <_malloc_r+0x34>
 80058c2:	463c      	mov	r4, r7
 80058c4:	687f      	ldr	r7, [r7, #4]
 80058c6:	e7b6      	b.n	8005836 <_malloc_r+0x4a>
 80058c8:	461a      	mov	r2, r3
 80058ca:	685b      	ldr	r3, [r3, #4]
 80058cc:	42a3      	cmp	r3, r4
 80058ce:	d1fb      	bne.n	80058c8 <_malloc_r+0xdc>
 80058d0:	2300      	movs	r3, #0
 80058d2:	6053      	str	r3, [r2, #4]
 80058d4:	e7de      	b.n	8005894 <_malloc_r+0xa8>
 80058d6:	230c      	movs	r3, #12
 80058d8:	4630      	mov	r0, r6
 80058da:	6033      	str	r3, [r6, #0]
 80058dc:	f000 f80c 	bl	80058f8 <__malloc_unlock>
 80058e0:	e794      	b.n	800580c <_malloc_r+0x20>
 80058e2:	6005      	str	r5, [r0, #0]
 80058e4:	e7d6      	b.n	8005894 <_malloc_r+0xa8>
 80058e6:	bf00      	nop
 80058e8:	20004290 	.word	0x20004290

080058ec <__malloc_lock>:
 80058ec:	4801      	ldr	r0, [pc, #4]	@ (80058f4 <__malloc_lock+0x8>)
 80058ee:	f7ff b898 	b.w	8004a22 <__retarget_lock_acquire_recursive>
 80058f2:	bf00      	nop
 80058f4:	20004288 	.word	0x20004288

080058f8 <__malloc_unlock>:
 80058f8:	4801      	ldr	r0, [pc, #4]	@ (8005900 <__malloc_unlock+0x8>)
 80058fa:	f7ff b893 	b.w	8004a24 <__retarget_lock_release_recursive>
 80058fe:	bf00      	nop
 8005900:	20004288 	.word	0x20004288

08005904 <_Balloc>:
 8005904:	b570      	push	{r4, r5, r6, lr}
 8005906:	69c6      	ldr	r6, [r0, #28]
 8005908:	4604      	mov	r4, r0
 800590a:	460d      	mov	r5, r1
 800590c:	b976      	cbnz	r6, 800592c <_Balloc+0x28>
 800590e:	2010      	movs	r0, #16
 8005910:	f7ff ff42 	bl	8005798 <malloc>
 8005914:	4602      	mov	r2, r0
 8005916:	61e0      	str	r0, [r4, #28]
 8005918:	b920      	cbnz	r0, 8005924 <_Balloc+0x20>
 800591a:	216b      	movs	r1, #107	@ 0x6b
 800591c:	4b17      	ldr	r3, [pc, #92]	@ (800597c <_Balloc+0x78>)
 800591e:	4818      	ldr	r0, [pc, #96]	@ (8005980 <_Balloc+0x7c>)
 8005920:	f001 ff1a 	bl	8007758 <__assert_func>
 8005924:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005928:	6006      	str	r6, [r0, #0]
 800592a:	60c6      	str	r6, [r0, #12]
 800592c:	69e6      	ldr	r6, [r4, #28]
 800592e:	68f3      	ldr	r3, [r6, #12]
 8005930:	b183      	cbz	r3, 8005954 <_Balloc+0x50>
 8005932:	69e3      	ldr	r3, [r4, #28]
 8005934:	68db      	ldr	r3, [r3, #12]
 8005936:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800593a:	b9b8      	cbnz	r0, 800596c <_Balloc+0x68>
 800593c:	2101      	movs	r1, #1
 800593e:	fa01 f605 	lsl.w	r6, r1, r5
 8005942:	1d72      	adds	r2, r6, #5
 8005944:	4620      	mov	r0, r4
 8005946:	0092      	lsls	r2, r2, #2
 8005948:	f001 ff24 	bl	8007794 <_calloc_r>
 800594c:	b160      	cbz	r0, 8005968 <_Balloc+0x64>
 800594e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005952:	e00e      	b.n	8005972 <_Balloc+0x6e>
 8005954:	2221      	movs	r2, #33	@ 0x21
 8005956:	2104      	movs	r1, #4
 8005958:	4620      	mov	r0, r4
 800595a:	f001 ff1b 	bl	8007794 <_calloc_r>
 800595e:	69e3      	ldr	r3, [r4, #28]
 8005960:	60f0      	str	r0, [r6, #12]
 8005962:	68db      	ldr	r3, [r3, #12]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d1e4      	bne.n	8005932 <_Balloc+0x2e>
 8005968:	2000      	movs	r0, #0
 800596a:	bd70      	pop	{r4, r5, r6, pc}
 800596c:	6802      	ldr	r2, [r0, #0]
 800596e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005972:	2300      	movs	r3, #0
 8005974:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005978:	e7f7      	b.n	800596a <_Balloc+0x66>
 800597a:	bf00      	nop
 800597c:	08009420 	.word	0x08009420
 8005980:	080094a0 	.word	0x080094a0

08005984 <_Bfree>:
 8005984:	b570      	push	{r4, r5, r6, lr}
 8005986:	69c6      	ldr	r6, [r0, #28]
 8005988:	4605      	mov	r5, r0
 800598a:	460c      	mov	r4, r1
 800598c:	b976      	cbnz	r6, 80059ac <_Bfree+0x28>
 800598e:	2010      	movs	r0, #16
 8005990:	f7ff ff02 	bl	8005798 <malloc>
 8005994:	4602      	mov	r2, r0
 8005996:	61e8      	str	r0, [r5, #28]
 8005998:	b920      	cbnz	r0, 80059a4 <_Bfree+0x20>
 800599a:	218f      	movs	r1, #143	@ 0x8f
 800599c:	4b08      	ldr	r3, [pc, #32]	@ (80059c0 <_Bfree+0x3c>)
 800599e:	4809      	ldr	r0, [pc, #36]	@ (80059c4 <_Bfree+0x40>)
 80059a0:	f001 feda 	bl	8007758 <__assert_func>
 80059a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80059a8:	6006      	str	r6, [r0, #0]
 80059aa:	60c6      	str	r6, [r0, #12]
 80059ac:	b13c      	cbz	r4, 80059be <_Bfree+0x3a>
 80059ae:	69eb      	ldr	r3, [r5, #28]
 80059b0:	6862      	ldr	r2, [r4, #4]
 80059b2:	68db      	ldr	r3, [r3, #12]
 80059b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80059b8:	6021      	str	r1, [r4, #0]
 80059ba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80059be:	bd70      	pop	{r4, r5, r6, pc}
 80059c0:	08009420 	.word	0x08009420
 80059c4:	080094a0 	.word	0x080094a0

080059c8 <__multadd>:
 80059c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059cc:	4607      	mov	r7, r0
 80059ce:	460c      	mov	r4, r1
 80059d0:	461e      	mov	r6, r3
 80059d2:	2000      	movs	r0, #0
 80059d4:	690d      	ldr	r5, [r1, #16]
 80059d6:	f101 0c14 	add.w	ip, r1, #20
 80059da:	f8dc 3000 	ldr.w	r3, [ip]
 80059de:	3001      	adds	r0, #1
 80059e0:	b299      	uxth	r1, r3
 80059e2:	fb02 6101 	mla	r1, r2, r1, r6
 80059e6:	0c1e      	lsrs	r6, r3, #16
 80059e8:	0c0b      	lsrs	r3, r1, #16
 80059ea:	fb02 3306 	mla	r3, r2, r6, r3
 80059ee:	b289      	uxth	r1, r1
 80059f0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80059f4:	4285      	cmp	r5, r0
 80059f6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80059fa:	f84c 1b04 	str.w	r1, [ip], #4
 80059fe:	dcec      	bgt.n	80059da <__multadd+0x12>
 8005a00:	b30e      	cbz	r6, 8005a46 <__multadd+0x7e>
 8005a02:	68a3      	ldr	r3, [r4, #8]
 8005a04:	42ab      	cmp	r3, r5
 8005a06:	dc19      	bgt.n	8005a3c <__multadd+0x74>
 8005a08:	6861      	ldr	r1, [r4, #4]
 8005a0a:	4638      	mov	r0, r7
 8005a0c:	3101      	adds	r1, #1
 8005a0e:	f7ff ff79 	bl	8005904 <_Balloc>
 8005a12:	4680      	mov	r8, r0
 8005a14:	b928      	cbnz	r0, 8005a22 <__multadd+0x5a>
 8005a16:	4602      	mov	r2, r0
 8005a18:	21ba      	movs	r1, #186	@ 0xba
 8005a1a:	4b0c      	ldr	r3, [pc, #48]	@ (8005a4c <__multadd+0x84>)
 8005a1c:	480c      	ldr	r0, [pc, #48]	@ (8005a50 <__multadd+0x88>)
 8005a1e:	f001 fe9b 	bl	8007758 <__assert_func>
 8005a22:	6922      	ldr	r2, [r4, #16]
 8005a24:	f104 010c 	add.w	r1, r4, #12
 8005a28:	3202      	adds	r2, #2
 8005a2a:	0092      	lsls	r2, r2, #2
 8005a2c:	300c      	adds	r0, #12
 8005a2e:	f7ff f808 	bl	8004a42 <memcpy>
 8005a32:	4621      	mov	r1, r4
 8005a34:	4638      	mov	r0, r7
 8005a36:	f7ff ffa5 	bl	8005984 <_Bfree>
 8005a3a:	4644      	mov	r4, r8
 8005a3c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005a40:	3501      	adds	r5, #1
 8005a42:	615e      	str	r6, [r3, #20]
 8005a44:	6125      	str	r5, [r4, #16]
 8005a46:	4620      	mov	r0, r4
 8005a48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a4c:	0800948f 	.word	0x0800948f
 8005a50:	080094a0 	.word	0x080094a0

08005a54 <__s2b>:
 8005a54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a58:	4615      	mov	r5, r2
 8005a5a:	2209      	movs	r2, #9
 8005a5c:	461f      	mov	r7, r3
 8005a5e:	3308      	adds	r3, #8
 8005a60:	460c      	mov	r4, r1
 8005a62:	fb93 f3f2 	sdiv	r3, r3, r2
 8005a66:	4606      	mov	r6, r0
 8005a68:	2201      	movs	r2, #1
 8005a6a:	2100      	movs	r1, #0
 8005a6c:	429a      	cmp	r2, r3
 8005a6e:	db09      	blt.n	8005a84 <__s2b+0x30>
 8005a70:	4630      	mov	r0, r6
 8005a72:	f7ff ff47 	bl	8005904 <_Balloc>
 8005a76:	b940      	cbnz	r0, 8005a8a <__s2b+0x36>
 8005a78:	4602      	mov	r2, r0
 8005a7a:	21d3      	movs	r1, #211	@ 0xd3
 8005a7c:	4b18      	ldr	r3, [pc, #96]	@ (8005ae0 <__s2b+0x8c>)
 8005a7e:	4819      	ldr	r0, [pc, #100]	@ (8005ae4 <__s2b+0x90>)
 8005a80:	f001 fe6a 	bl	8007758 <__assert_func>
 8005a84:	0052      	lsls	r2, r2, #1
 8005a86:	3101      	adds	r1, #1
 8005a88:	e7f0      	b.n	8005a6c <__s2b+0x18>
 8005a8a:	9b08      	ldr	r3, [sp, #32]
 8005a8c:	2d09      	cmp	r5, #9
 8005a8e:	6143      	str	r3, [r0, #20]
 8005a90:	f04f 0301 	mov.w	r3, #1
 8005a94:	6103      	str	r3, [r0, #16]
 8005a96:	dd16      	ble.n	8005ac6 <__s2b+0x72>
 8005a98:	f104 0909 	add.w	r9, r4, #9
 8005a9c:	46c8      	mov	r8, r9
 8005a9e:	442c      	add	r4, r5
 8005aa0:	f818 3b01 	ldrb.w	r3, [r8], #1
 8005aa4:	4601      	mov	r1, r0
 8005aa6:	220a      	movs	r2, #10
 8005aa8:	4630      	mov	r0, r6
 8005aaa:	3b30      	subs	r3, #48	@ 0x30
 8005aac:	f7ff ff8c 	bl	80059c8 <__multadd>
 8005ab0:	45a0      	cmp	r8, r4
 8005ab2:	d1f5      	bne.n	8005aa0 <__s2b+0x4c>
 8005ab4:	f1a5 0408 	sub.w	r4, r5, #8
 8005ab8:	444c      	add	r4, r9
 8005aba:	1b2d      	subs	r5, r5, r4
 8005abc:	1963      	adds	r3, r4, r5
 8005abe:	42bb      	cmp	r3, r7
 8005ac0:	db04      	blt.n	8005acc <__s2b+0x78>
 8005ac2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ac6:	2509      	movs	r5, #9
 8005ac8:	340a      	adds	r4, #10
 8005aca:	e7f6      	b.n	8005aba <__s2b+0x66>
 8005acc:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005ad0:	4601      	mov	r1, r0
 8005ad2:	220a      	movs	r2, #10
 8005ad4:	4630      	mov	r0, r6
 8005ad6:	3b30      	subs	r3, #48	@ 0x30
 8005ad8:	f7ff ff76 	bl	80059c8 <__multadd>
 8005adc:	e7ee      	b.n	8005abc <__s2b+0x68>
 8005ade:	bf00      	nop
 8005ae0:	0800948f 	.word	0x0800948f
 8005ae4:	080094a0 	.word	0x080094a0

08005ae8 <__hi0bits>:
 8005ae8:	4603      	mov	r3, r0
 8005aea:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005aee:	bf3a      	itte	cc
 8005af0:	0403      	lslcc	r3, r0, #16
 8005af2:	2010      	movcc	r0, #16
 8005af4:	2000      	movcs	r0, #0
 8005af6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005afa:	bf3c      	itt	cc
 8005afc:	021b      	lslcc	r3, r3, #8
 8005afe:	3008      	addcc	r0, #8
 8005b00:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005b04:	bf3c      	itt	cc
 8005b06:	011b      	lslcc	r3, r3, #4
 8005b08:	3004      	addcc	r0, #4
 8005b0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b0e:	bf3c      	itt	cc
 8005b10:	009b      	lslcc	r3, r3, #2
 8005b12:	3002      	addcc	r0, #2
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	db05      	blt.n	8005b24 <__hi0bits+0x3c>
 8005b18:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005b1c:	f100 0001 	add.w	r0, r0, #1
 8005b20:	bf08      	it	eq
 8005b22:	2020      	moveq	r0, #32
 8005b24:	4770      	bx	lr

08005b26 <__lo0bits>:
 8005b26:	6803      	ldr	r3, [r0, #0]
 8005b28:	4602      	mov	r2, r0
 8005b2a:	f013 0007 	ands.w	r0, r3, #7
 8005b2e:	d00b      	beq.n	8005b48 <__lo0bits+0x22>
 8005b30:	07d9      	lsls	r1, r3, #31
 8005b32:	d421      	bmi.n	8005b78 <__lo0bits+0x52>
 8005b34:	0798      	lsls	r0, r3, #30
 8005b36:	bf49      	itett	mi
 8005b38:	085b      	lsrmi	r3, r3, #1
 8005b3a:	089b      	lsrpl	r3, r3, #2
 8005b3c:	2001      	movmi	r0, #1
 8005b3e:	6013      	strmi	r3, [r2, #0]
 8005b40:	bf5c      	itt	pl
 8005b42:	2002      	movpl	r0, #2
 8005b44:	6013      	strpl	r3, [r2, #0]
 8005b46:	4770      	bx	lr
 8005b48:	b299      	uxth	r1, r3
 8005b4a:	b909      	cbnz	r1, 8005b50 <__lo0bits+0x2a>
 8005b4c:	2010      	movs	r0, #16
 8005b4e:	0c1b      	lsrs	r3, r3, #16
 8005b50:	b2d9      	uxtb	r1, r3
 8005b52:	b909      	cbnz	r1, 8005b58 <__lo0bits+0x32>
 8005b54:	3008      	adds	r0, #8
 8005b56:	0a1b      	lsrs	r3, r3, #8
 8005b58:	0719      	lsls	r1, r3, #28
 8005b5a:	bf04      	itt	eq
 8005b5c:	091b      	lsreq	r3, r3, #4
 8005b5e:	3004      	addeq	r0, #4
 8005b60:	0799      	lsls	r1, r3, #30
 8005b62:	bf04      	itt	eq
 8005b64:	089b      	lsreq	r3, r3, #2
 8005b66:	3002      	addeq	r0, #2
 8005b68:	07d9      	lsls	r1, r3, #31
 8005b6a:	d403      	bmi.n	8005b74 <__lo0bits+0x4e>
 8005b6c:	085b      	lsrs	r3, r3, #1
 8005b6e:	f100 0001 	add.w	r0, r0, #1
 8005b72:	d003      	beq.n	8005b7c <__lo0bits+0x56>
 8005b74:	6013      	str	r3, [r2, #0]
 8005b76:	4770      	bx	lr
 8005b78:	2000      	movs	r0, #0
 8005b7a:	4770      	bx	lr
 8005b7c:	2020      	movs	r0, #32
 8005b7e:	4770      	bx	lr

08005b80 <__i2b>:
 8005b80:	b510      	push	{r4, lr}
 8005b82:	460c      	mov	r4, r1
 8005b84:	2101      	movs	r1, #1
 8005b86:	f7ff febd 	bl	8005904 <_Balloc>
 8005b8a:	4602      	mov	r2, r0
 8005b8c:	b928      	cbnz	r0, 8005b9a <__i2b+0x1a>
 8005b8e:	f240 1145 	movw	r1, #325	@ 0x145
 8005b92:	4b04      	ldr	r3, [pc, #16]	@ (8005ba4 <__i2b+0x24>)
 8005b94:	4804      	ldr	r0, [pc, #16]	@ (8005ba8 <__i2b+0x28>)
 8005b96:	f001 fddf 	bl	8007758 <__assert_func>
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	6144      	str	r4, [r0, #20]
 8005b9e:	6103      	str	r3, [r0, #16]
 8005ba0:	bd10      	pop	{r4, pc}
 8005ba2:	bf00      	nop
 8005ba4:	0800948f 	.word	0x0800948f
 8005ba8:	080094a0 	.word	0x080094a0

08005bac <__multiply>:
 8005bac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bb0:	4614      	mov	r4, r2
 8005bb2:	690a      	ldr	r2, [r1, #16]
 8005bb4:	6923      	ldr	r3, [r4, #16]
 8005bb6:	460f      	mov	r7, r1
 8005bb8:	429a      	cmp	r2, r3
 8005bba:	bfa2      	ittt	ge
 8005bbc:	4623      	movge	r3, r4
 8005bbe:	460c      	movge	r4, r1
 8005bc0:	461f      	movge	r7, r3
 8005bc2:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8005bc6:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8005bca:	68a3      	ldr	r3, [r4, #8]
 8005bcc:	6861      	ldr	r1, [r4, #4]
 8005bce:	eb0a 0609 	add.w	r6, sl, r9
 8005bd2:	42b3      	cmp	r3, r6
 8005bd4:	b085      	sub	sp, #20
 8005bd6:	bfb8      	it	lt
 8005bd8:	3101      	addlt	r1, #1
 8005bda:	f7ff fe93 	bl	8005904 <_Balloc>
 8005bde:	b930      	cbnz	r0, 8005bee <__multiply+0x42>
 8005be0:	4602      	mov	r2, r0
 8005be2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005be6:	4b43      	ldr	r3, [pc, #268]	@ (8005cf4 <__multiply+0x148>)
 8005be8:	4843      	ldr	r0, [pc, #268]	@ (8005cf8 <__multiply+0x14c>)
 8005bea:	f001 fdb5 	bl	8007758 <__assert_func>
 8005bee:	f100 0514 	add.w	r5, r0, #20
 8005bf2:	462b      	mov	r3, r5
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005bfa:	4543      	cmp	r3, r8
 8005bfc:	d321      	bcc.n	8005c42 <__multiply+0x96>
 8005bfe:	f107 0114 	add.w	r1, r7, #20
 8005c02:	f104 0214 	add.w	r2, r4, #20
 8005c06:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8005c0a:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8005c0e:	9302      	str	r3, [sp, #8]
 8005c10:	1b13      	subs	r3, r2, r4
 8005c12:	3b15      	subs	r3, #21
 8005c14:	f023 0303 	bic.w	r3, r3, #3
 8005c18:	3304      	adds	r3, #4
 8005c1a:	f104 0715 	add.w	r7, r4, #21
 8005c1e:	42ba      	cmp	r2, r7
 8005c20:	bf38      	it	cc
 8005c22:	2304      	movcc	r3, #4
 8005c24:	9301      	str	r3, [sp, #4]
 8005c26:	9b02      	ldr	r3, [sp, #8]
 8005c28:	9103      	str	r1, [sp, #12]
 8005c2a:	428b      	cmp	r3, r1
 8005c2c:	d80c      	bhi.n	8005c48 <__multiply+0x9c>
 8005c2e:	2e00      	cmp	r6, #0
 8005c30:	dd03      	ble.n	8005c3a <__multiply+0x8e>
 8005c32:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d05a      	beq.n	8005cf0 <__multiply+0x144>
 8005c3a:	6106      	str	r6, [r0, #16]
 8005c3c:	b005      	add	sp, #20
 8005c3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c42:	f843 2b04 	str.w	r2, [r3], #4
 8005c46:	e7d8      	b.n	8005bfa <__multiply+0x4e>
 8005c48:	f8b1 a000 	ldrh.w	sl, [r1]
 8005c4c:	f1ba 0f00 	cmp.w	sl, #0
 8005c50:	d023      	beq.n	8005c9a <__multiply+0xee>
 8005c52:	46a9      	mov	r9, r5
 8005c54:	f04f 0c00 	mov.w	ip, #0
 8005c58:	f104 0e14 	add.w	lr, r4, #20
 8005c5c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8005c60:	f8d9 3000 	ldr.w	r3, [r9]
 8005c64:	fa1f fb87 	uxth.w	fp, r7
 8005c68:	b29b      	uxth	r3, r3
 8005c6a:	fb0a 330b 	mla	r3, sl, fp, r3
 8005c6e:	4463      	add	r3, ip
 8005c70:	f8d9 c000 	ldr.w	ip, [r9]
 8005c74:	0c3f      	lsrs	r7, r7, #16
 8005c76:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8005c7a:	fb0a c707 	mla	r7, sl, r7, ip
 8005c7e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8005c82:	b29b      	uxth	r3, r3
 8005c84:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005c88:	4572      	cmp	r2, lr
 8005c8a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8005c8e:	f849 3b04 	str.w	r3, [r9], #4
 8005c92:	d8e3      	bhi.n	8005c5c <__multiply+0xb0>
 8005c94:	9b01      	ldr	r3, [sp, #4]
 8005c96:	f845 c003 	str.w	ip, [r5, r3]
 8005c9a:	9b03      	ldr	r3, [sp, #12]
 8005c9c:	3104      	adds	r1, #4
 8005c9e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005ca2:	f1b9 0f00 	cmp.w	r9, #0
 8005ca6:	d021      	beq.n	8005cec <__multiply+0x140>
 8005ca8:	46ae      	mov	lr, r5
 8005caa:	f04f 0a00 	mov.w	sl, #0
 8005cae:	682b      	ldr	r3, [r5, #0]
 8005cb0:	f104 0c14 	add.w	ip, r4, #20
 8005cb4:	f8bc b000 	ldrh.w	fp, [ip]
 8005cb8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8005cbc:	b29b      	uxth	r3, r3
 8005cbe:	fb09 770b 	mla	r7, r9, fp, r7
 8005cc2:	4457      	add	r7, sl
 8005cc4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005cc8:	f84e 3b04 	str.w	r3, [lr], #4
 8005ccc:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005cd0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005cd4:	f8be 3000 	ldrh.w	r3, [lr]
 8005cd8:	4562      	cmp	r2, ip
 8005cda:	fb09 330a 	mla	r3, r9, sl, r3
 8005cde:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8005ce2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005ce6:	d8e5      	bhi.n	8005cb4 <__multiply+0x108>
 8005ce8:	9f01      	ldr	r7, [sp, #4]
 8005cea:	51eb      	str	r3, [r5, r7]
 8005cec:	3504      	adds	r5, #4
 8005cee:	e79a      	b.n	8005c26 <__multiply+0x7a>
 8005cf0:	3e01      	subs	r6, #1
 8005cf2:	e79c      	b.n	8005c2e <__multiply+0x82>
 8005cf4:	0800948f 	.word	0x0800948f
 8005cf8:	080094a0 	.word	0x080094a0

08005cfc <__pow5mult>:
 8005cfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d00:	4615      	mov	r5, r2
 8005d02:	f012 0203 	ands.w	r2, r2, #3
 8005d06:	4607      	mov	r7, r0
 8005d08:	460e      	mov	r6, r1
 8005d0a:	d007      	beq.n	8005d1c <__pow5mult+0x20>
 8005d0c:	4c25      	ldr	r4, [pc, #148]	@ (8005da4 <__pow5mult+0xa8>)
 8005d0e:	3a01      	subs	r2, #1
 8005d10:	2300      	movs	r3, #0
 8005d12:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005d16:	f7ff fe57 	bl	80059c8 <__multadd>
 8005d1a:	4606      	mov	r6, r0
 8005d1c:	10ad      	asrs	r5, r5, #2
 8005d1e:	d03d      	beq.n	8005d9c <__pow5mult+0xa0>
 8005d20:	69fc      	ldr	r4, [r7, #28]
 8005d22:	b97c      	cbnz	r4, 8005d44 <__pow5mult+0x48>
 8005d24:	2010      	movs	r0, #16
 8005d26:	f7ff fd37 	bl	8005798 <malloc>
 8005d2a:	4602      	mov	r2, r0
 8005d2c:	61f8      	str	r0, [r7, #28]
 8005d2e:	b928      	cbnz	r0, 8005d3c <__pow5mult+0x40>
 8005d30:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005d34:	4b1c      	ldr	r3, [pc, #112]	@ (8005da8 <__pow5mult+0xac>)
 8005d36:	481d      	ldr	r0, [pc, #116]	@ (8005dac <__pow5mult+0xb0>)
 8005d38:	f001 fd0e 	bl	8007758 <__assert_func>
 8005d3c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005d40:	6004      	str	r4, [r0, #0]
 8005d42:	60c4      	str	r4, [r0, #12]
 8005d44:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005d48:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005d4c:	b94c      	cbnz	r4, 8005d62 <__pow5mult+0x66>
 8005d4e:	f240 2171 	movw	r1, #625	@ 0x271
 8005d52:	4638      	mov	r0, r7
 8005d54:	f7ff ff14 	bl	8005b80 <__i2b>
 8005d58:	2300      	movs	r3, #0
 8005d5a:	4604      	mov	r4, r0
 8005d5c:	f8c8 0008 	str.w	r0, [r8, #8]
 8005d60:	6003      	str	r3, [r0, #0]
 8005d62:	f04f 0900 	mov.w	r9, #0
 8005d66:	07eb      	lsls	r3, r5, #31
 8005d68:	d50a      	bpl.n	8005d80 <__pow5mult+0x84>
 8005d6a:	4631      	mov	r1, r6
 8005d6c:	4622      	mov	r2, r4
 8005d6e:	4638      	mov	r0, r7
 8005d70:	f7ff ff1c 	bl	8005bac <__multiply>
 8005d74:	4680      	mov	r8, r0
 8005d76:	4631      	mov	r1, r6
 8005d78:	4638      	mov	r0, r7
 8005d7a:	f7ff fe03 	bl	8005984 <_Bfree>
 8005d7e:	4646      	mov	r6, r8
 8005d80:	106d      	asrs	r5, r5, #1
 8005d82:	d00b      	beq.n	8005d9c <__pow5mult+0xa0>
 8005d84:	6820      	ldr	r0, [r4, #0]
 8005d86:	b938      	cbnz	r0, 8005d98 <__pow5mult+0x9c>
 8005d88:	4622      	mov	r2, r4
 8005d8a:	4621      	mov	r1, r4
 8005d8c:	4638      	mov	r0, r7
 8005d8e:	f7ff ff0d 	bl	8005bac <__multiply>
 8005d92:	6020      	str	r0, [r4, #0]
 8005d94:	f8c0 9000 	str.w	r9, [r0]
 8005d98:	4604      	mov	r4, r0
 8005d9a:	e7e4      	b.n	8005d66 <__pow5mult+0x6a>
 8005d9c:	4630      	mov	r0, r6
 8005d9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005da2:	bf00      	nop
 8005da4:	080094fc 	.word	0x080094fc
 8005da8:	08009420 	.word	0x08009420
 8005dac:	080094a0 	.word	0x080094a0

08005db0 <__lshift>:
 8005db0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005db4:	460c      	mov	r4, r1
 8005db6:	4607      	mov	r7, r0
 8005db8:	4691      	mov	r9, r2
 8005dba:	6923      	ldr	r3, [r4, #16]
 8005dbc:	6849      	ldr	r1, [r1, #4]
 8005dbe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005dc2:	68a3      	ldr	r3, [r4, #8]
 8005dc4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005dc8:	f108 0601 	add.w	r6, r8, #1
 8005dcc:	42b3      	cmp	r3, r6
 8005dce:	db0b      	blt.n	8005de8 <__lshift+0x38>
 8005dd0:	4638      	mov	r0, r7
 8005dd2:	f7ff fd97 	bl	8005904 <_Balloc>
 8005dd6:	4605      	mov	r5, r0
 8005dd8:	b948      	cbnz	r0, 8005dee <__lshift+0x3e>
 8005dda:	4602      	mov	r2, r0
 8005ddc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005de0:	4b27      	ldr	r3, [pc, #156]	@ (8005e80 <__lshift+0xd0>)
 8005de2:	4828      	ldr	r0, [pc, #160]	@ (8005e84 <__lshift+0xd4>)
 8005de4:	f001 fcb8 	bl	8007758 <__assert_func>
 8005de8:	3101      	adds	r1, #1
 8005dea:	005b      	lsls	r3, r3, #1
 8005dec:	e7ee      	b.n	8005dcc <__lshift+0x1c>
 8005dee:	2300      	movs	r3, #0
 8005df0:	f100 0114 	add.w	r1, r0, #20
 8005df4:	f100 0210 	add.w	r2, r0, #16
 8005df8:	4618      	mov	r0, r3
 8005dfa:	4553      	cmp	r3, sl
 8005dfc:	db33      	blt.n	8005e66 <__lshift+0xb6>
 8005dfe:	6920      	ldr	r0, [r4, #16]
 8005e00:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005e04:	f104 0314 	add.w	r3, r4, #20
 8005e08:	f019 091f 	ands.w	r9, r9, #31
 8005e0c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005e10:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005e14:	d02b      	beq.n	8005e6e <__lshift+0xbe>
 8005e16:	468a      	mov	sl, r1
 8005e18:	2200      	movs	r2, #0
 8005e1a:	f1c9 0e20 	rsb	lr, r9, #32
 8005e1e:	6818      	ldr	r0, [r3, #0]
 8005e20:	fa00 f009 	lsl.w	r0, r0, r9
 8005e24:	4310      	orrs	r0, r2
 8005e26:	f84a 0b04 	str.w	r0, [sl], #4
 8005e2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e2e:	459c      	cmp	ip, r3
 8005e30:	fa22 f20e 	lsr.w	r2, r2, lr
 8005e34:	d8f3      	bhi.n	8005e1e <__lshift+0x6e>
 8005e36:	ebac 0304 	sub.w	r3, ip, r4
 8005e3a:	3b15      	subs	r3, #21
 8005e3c:	f023 0303 	bic.w	r3, r3, #3
 8005e40:	3304      	adds	r3, #4
 8005e42:	f104 0015 	add.w	r0, r4, #21
 8005e46:	4584      	cmp	ip, r0
 8005e48:	bf38      	it	cc
 8005e4a:	2304      	movcc	r3, #4
 8005e4c:	50ca      	str	r2, [r1, r3]
 8005e4e:	b10a      	cbz	r2, 8005e54 <__lshift+0xa4>
 8005e50:	f108 0602 	add.w	r6, r8, #2
 8005e54:	3e01      	subs	r6, #1
 8005e56:	4638      	mov	r0, r7
 8005e58:	4621      	mov	r1, r4
 8005e5a:	612e      	str	r6, [r5, #16]
 8005e5c:	f7ff fd92 	bl	8005984 <_Bfree>
 8005e60:	4628      	mov	r0, r5
 8005e62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e66:	f842 0f04 	str.w	r0, [r2, #4]!
 8005e6a:	3301      	adds	r3, #1
 8005e6c:	e7c5      	b.n	8005dfa <__lshift+0x4a>
 8005e6e:	3904      	subs	r1, #4
 8005e70:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e74:	459c      	cmp	ip, r3
 8005e76:	f841 2f04 	str.w	r2, [r1, #4]!
 8005e7a:	d8f9      	bhi.n	8005e70 <__lshift+0xc0>
 8005e7c:	e7ea      	b.n	8005e54 <__lshift+0xa4>
 8005e7e:	bf00      	nop
 8005e80:	0800948f 	.word	0x0800948f
 8005e84:	080094a0 	.word	0x080094a0

08005e88 <__mcmp>:
 8005e88:	4603      	mov	r3, r0
 8005e8a:	690a      	ldr	r2, [r1, #16]
 8005e8c:	6900      	ldr	r0, [r0, #16]
 8005e8e:	b530      	push	{r4, r5, lr}
 8005e90:	1a80      	subs	r0, r0, r2
 8005e92:	d10e      	bne.n	8005eb2 <__mcmp+0x2a>
 8005e94:	3314      	adds	r3, #20
 8005e96:	3114      	adds	r1, #20
 8005e98:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005e9c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005ea0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005ea4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005ea8:	4295      	cmp	r5, r2
 8005eaa:	d003      	beq.n	8005eb4 <__mcmp+0x2c>
 8005eac:	d205      	bcs.n	8005eba <__mcmp+0x32>
 8005eae:	f04f 30ff 	mov.w	r0, #4294967295
 8005eb2:	bd30      	pop	{r4, r5, pc}
 8005eb4:	42a3      	cmp	r3, r4
 8005eb6:	d3f3      	bcc.n	8005ea0 <__mcmp+0x18>
 8005eb8:	e7fb      	b.n	8005eb2 <__mcmp+0x2a>
 8005eba:	2001      	movs	r0, #1
 8005ebc:	e7f9      	b.n	8005eb2 <__mcmp+0x2a>
	...

08005ec0 <__mdiff>:
 8005ec0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ec4:	4689      	mov	r9, r1
 8005ec6:	4606      	mov	r6, r0
 8005ec8:	4611      	mov	r1, r2
 8005eca:	4648      	mov	r0, r9
 8005ecc:	4614      	mov	r4, r2
 8005ece:	f7ff ffdb 	bl	8005e88 <__mcmp>
 8005ed2:	1e05      	subs	r5, r0, #0
 8005ed4:	d112      	bne.n	8005efc <__mdiff+0x3c>
 8005ed6:	4629      	mov	r1, r5
 8005ed8:	4630      	mov	r0, r6
 8005eda:	f7ff fd13 	bl	8005904 <_Balloc>
 8005ede:	4602      	mov	r2, r0
 8005ee0:	b928      	cbnz	r0, 8005eee <__mdiff+0x2e>
 8005ee2:	f240 2137 	movw	r1, #567	@ 0x237
 8005ee6:	4b3e      	ldr	r3, [pc, #248]	@ (8005fe0 <__mdiff+0x120>)
 8005ee8:	483e      	ldr	r0, [pc, #248]	@ (8005fe4 <__mdiff+0x124>)
 8005eea:	f001 fc35 	bl	8007758 <__assert_func>
 8005eee:	2301      	movs	r3, #1
 8005ef0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005ef4:	4610      	mov	r0, r2
 8005ef6:	b003      	add	sp, #12
 8005ef8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005efc:	bfbc      	itt	lt
 8005efe:	464b      	movlt	r3, r9
 8005f00:	46a1      	movlt	r9, r4
 8005f02:	4630      	mov	r0, r6
 8005f04:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005f08:	bfba      	itte	lt
 8005f0a:	461c      	movlt	r4, r3
 8005f0c:	2501      	movlt	r5, #1
 8005f0e:	2500      	movge	r5, #0
 8005f10:	f7ff fcf8 	bl	8005904 <_Balloc>
 8005f14:	4602      	mov	r2, r0
 8005f16:	b918      	cbnz	r0, 8005f20 <__mdiff+0x60>
 8005f18:	f240 2145 	movw	r1, #581	@ 0x245
 8005f1c:	4b30      	ldr	r3, [pc, #192]	@ (8005fe0 <__mdiff+0x120>)
 8005f1e:	e7e3      	b.n	8005ee8 <__mdiff+0x28>
 8005f20:	f100 0b14 	add.w	fp, r0, #20
 8005f24:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005f28:	f109 0310 	add.w	r3, r9, #16
 8005f2c:	60c5      	str	r5, [r0, #12]
 8005f2e:	f04f 0c00 	mov.w	ip, #0
 8005f32:	f109 0514 	add.w	r5, r9, #20
 8005f36:	46d9      	mov	r9, fp
 8005f38:	6926      	ldr	r6, [r4, #16]
 8005f3a:	f104 0e14 	add.w	lr, r4, #20
 8005f3e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005f42:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8005f46:	9301      	str	r3, [sp, #4]
 8005f48:	9b01      	ldr	r3, [sp, #4]
 8005f4a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8005f4e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8005f52:	b281      	uxth	r1, r0
 8005f54:	9301      	str	r3, [sp, #4]
 8005f56:	fa1f f38a 	uxth.w	r3, sl
 8005f5a:	1a5b      	subs	r3, r3, r1
 8005f5c:	0c00      	lsrs	r0, r0, #16
 8005f5e:	4463      	add	r3, ip
 8005f60:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005f64:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005f68:	b29b      	uxth	r3, r3
 8005f6a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005f6e:	4576      	cmp	r6, lr
 8005f70:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005f74:	f849 3b04 	str.w	r3, [r9], #4
 8005f78:	d8e6      	bhi.n	8005f48 <__mdiff+0x88>
 8005f7a:	1b33      	subs	r3, r6, r4
 8005f7c:	3b15      	subs	r3, #21
 8005f7e:	f023 0303 	bic.w	r3, r3, #3
 8005f82:	3415      	adds	r4, #21
 8005f84:	3304      	adds	r3, #4
 8005f86:	42a6      	cmp	r6, r4
 8005f88:	bf38      	it	cc
 8005f8a:	2304      	movcc	r3, #4
 8005f8c:	441d      	add	r5, r3
 8005f8e:	445b      	add	r3, fp
 8005f90:	461e      	mov	r6, r3
 8005f92:	462c      	mov	r4, r5
 8005f94:	4544      	cmp	r4, r8
 8005f96:	d30e      	bcc.n	8005fb6 <__mdiff+0xf6>
 8005f98:	f108 0103 	add.w	r1, r8, #3
 8005f9c:	1b49      	subs	r1, r1, r5
 8005f9e:	f021 0103 	bic.w	r1, r1, #3
 8005fa2:	3d03      	subs	r5, #3
 8005fa4:	45a8      	cmp	r8, r5
 8005fa6:	bf38      	it	cc
 8005fa8:	2100      	movcc	r1, #0
 8005faa:	440b      	add	r3, r1
 8005fac:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005fb0:	b199      	cbz	r1, 8005fda <__mdiff+0x11a>
 8005fb2:	6117      	str	r7, [r2, #16]
 8005fb4:	e79e      	b.n	8005ef4 <__mdiff+0x34>
 8005fb6:	46e6      	mov	lr, ip
 8005fb8:	f854 1b04 	ldr.w	r1, [r4], #4
 8005fbc:	fa1f fc81 	uxth.w	ip, r1
 8005fc0:	44f4      	add	ip, lr
 8005fc2:	0c08      	lsrs	r0, r1, #16
 8005fc4:	4471      	add	r1, lr
 8005fc6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005fca:	b289      	uxth	r1, r1
 8005fcc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005fd0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005fd4:	f846 1b04 	str.w	r1, [r6], #4
 8005fd8:	e7dc      	b.n	8005f94 <__mdiff+0xd4>
 8005fda:	3f01      	subs	r7, #1
 8005fdc:	e7e6      	b.n	8005fac <__mdiff+0xec>
 8005fde:	bf00      	nop
 8005fe0:	0800948f 	.word	0x0800948f
 8005fe4:	080094a0 	.word	0x080094a0

08005fe8 <__ulp>:
 8005fe8:	4b0e      	ldr	r3, [pc, #56]	@ (8006024 <__ulp+0x3c>)
 8005fea:	400b      	ands	r3, r1
 8005fec:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	dc08      	bgt.n	8006006 <__ulp+0x1e>
 8005ff4:	425b      	negs	r3, r3
 8005ff6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8005ffa:	ea4f 5223 	mov.w	r2, r3, asr #20
 8005ffe:	da04      	bge.n	800600a <__ulp+0x22>
 8006000:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8006004:	4113      	asrs	r3, r2
 8006006:	2200      	movs	r2, #0
 8006008:	e008      	b.n	800601c <__ulp+0x34>
 800600a:	f1a2 0314 	sub.w	r3, r2, #20
 800600e:	2b1e      	cmp	r3, #30
 8006010:	bfd6      	itet	le
 8006012:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8006016:	2201      	movgt	r2, #1
 8006018:	40da      	lsrle	r2, r3
 800601a:	2300      	movs	r3, #0
 800601c:	4619      	mov	r1, r3
 800601e:	4610      	mov	r0, r2
 8006020:	4770      	bx	lr
 8006022:	bf00      	nop
 8006024:	7ff00000 	.word	0x7ff00000

08006028 <__b2d>:
 8006028:	6902      	ldr	r2, [r0, #16]
 800602a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800602c:	f100 0614 	add.w	r6, r0, #20
 8006030:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8006034:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8006038:	4f1e      	ldr	r7, [pc, #120]	@ (80060b4 <__b2d+0x8c>)
 800603a:	4620      	mov	r0, r4
 800603c:	f7ff fd54 	bl	8005ae8 <__hi0bits>
 8006040:	4603      	mov	r3, r0
 8006042:	f1c0 0020 	rsb	r0, r0, #32
 8006046:	2b0a      	cmp	r3, #10
 8006048:	f1a2 0504 	sub.w	r5, r2, #4
 800604c:	6008      	str	r0, [r1, #0]
 800604e:	dc12      	bgt.n	8006076 <__b2d+0x4e>
 8006050:	42ae      	cmp	r6, r5
 8006052:	bf2c      	ite	cs
 8006054:	2200      	movcs	r2, #0
 8006056:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800605a:	f1c3 0c0b 	rsb	ip, r3, #11
 800605e:	3315      	adds	r3, #21
 8006060:	fa24 fe0c 	lsr.w	lr, r4, ip
 8006064:	fa04 f303 	lsl.w	r3, r4, r3
 8006068:	fa22 f20c 	lsr.w	r2, r2, ip
 800606c:	ea4e 0107 	orr.w	r1, lr, r7
 8006070:	431a      	orrs	r2, r3
 8006072:	4610      	mov	r0, r2
 8006074:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006076:	42ae      	cmp	r6, r5
 8006078:	bf36      	itet	cc
 800607a:	f1a2 0508 	subcc.w	r5, r2, #8
 800607e:	2200      	movcs	r2, #0
 8006080:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8006084:	3b0b      	subs	r3, #11
 8006086:	d012      	beq.n	80060ae <__b2d+0x86>
 8006088:	f1c3 0720 	rsb	r7, r3, #32
 800608c:	fa22 f107 	lsr.w	r1, r2, r7
 8006090:	409c      	lsls	r4, r3
 8006092:	430c      	orrs	r4, r1
 8006094:	42b5      	cmp	r5, r6
 8006096:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800609a:	bf94      	ite	ls
 800609c:	2400      	movls	r4, #0
 800609e:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 80060a2:	409a      	lsls	r2, r3
 80060a4:	40fc      	lsrs	r4, r7
 80060a6:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80060aa:	4322      	orrs	r2, r4
 80060ac:	e7e1      	b.n	8006072 <__b2d+0x4a>
 80060ae:	ea44 0107 	orr.w	r1, r4, r7
 80060b2:	e7de      	b.n	8006072 <__b2d+0x4a>
 80060b4:	3ff00000 	.word	0x3ff00000

080060b8 <__d2b>:
 80060b8:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80060bc:	2101      	movs	r1, #1
 80060be:	4690      	mov	r8, r2
 80060c0:	4699      	mov	r9, r3
 80060c2:	9e08      	ldr	r6, [sp, #32]
 80060c4:	f7ff fc1e 	bl	8005904 <_Balloc>
 80060c8:	4604      	mov	r4, r0
 80060ca:	b930      	cbnz	r0, 80060da <__d2b+0x22>
 80060cc:	4602      	mov	r2, r0
 80060ce:	f240 310f 	movw	r1, #783	@ 0x30f
 80060d2:	4b23      	ldr	r3, [pc, #140]	@ (8006160 <__d2b+0xa8>)
 80060d4:	4823      	ldr	r0, [pc, #140]	@ (8006164 <__d2b+0xac>)
 80060d6:	f001 fb3f 	bl	8007758 <__assert_func>
 80060da:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80060de:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80060e2:	b10d      	cbz	r5, 80060e8 <__d2b+0x30>
 80060e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80060e8:	9301      	str	r3, [sp, #4]
 80060ea:	f1b8 0300 	subs.w	r3, r8, #0
 80060ee:	d024      	beq.n	800613a <__d2b+0x82>
 80060f0:	4668      	mov	r0, sp
 80060f2:	9300      	str	r3, [sp, #0]
 80060f4:	f7ff fd17 	bl	8005b26 <__lo0bits>
 80060f8:	e9dd 1200 	ldrd	r1, r2, [sp]
 80060fc:	b1d8      	cbz	r0, 8006136 <__d2b+0x7e>
 80060fe:	f1c0 0320 	rsb	r3, r0, #32
 8006102:	fa02 f303 	lsl.w	r3, r2, r3
 8006106:	430b      	orrs	r3, r1
 8006108:	40c2      	lsrs	r2, r0
 800610a:	6163      	str	r3, [r4, #20]
 800610c:	9201      	str	r2, [sp, #4]
 800610e:	9b01      	ldr	r3, [sp, #4]
 8006110:	2b00      	cmp	r3, #0
 8006112:	bf0c      	ite	eq
 8006114:	2201      	moveq	r2, #1
 8006116:	2202      	movne	r2, #2
 8006118:	61a3      	str	r3, [r4, #24]
 800611a:	6122      	str	r2, [r4, #16]
 800611c:	b1ad      	cbz	r5, 800614a <__d2b+0x92>
 800611e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006122:	4405      	add	r5, r0
 8006124:	6035      	str	r5, [r6, #0]
 8006126:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800612a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800612c:	6018      	str	r0, [r3, #0]
 800612e:	4620      	mov	r0, r4
 8006130:	b002      	add	sp, #8
 8006132:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8006136:	6161      	str	r1, [r4, #20]
 8006138:	e7e9      	b.n	800610e <__d2b+0x56>
 800613a:	a801      	add	r0, sp, #4
 800613c:	f7ff fcf3 	bl	8005b26 <__lo0bits>
 8006140:	9b01      	ldr	r3, [sp, #4]
 8006142:	2201      	movs	r2, #1
 8006144:	6163      	str	r3, [r4, #20]
 8006146:	3020      	adds	r0, #32
 8006148:	e7e7      	b.n	800611a <__d2b+0x62>
 800614a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800614e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006152:	6030      	str	r0, [r6, #0]
 8006154:	6918      	ldr	r0, [r3, #16]
 8006156:	f7ff fcc7 	bl	8005ae8 <__hi0bits>
 800615a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800615e:	e7e4      	b.n	800612a <__d2b+0x72>
 8006160:	0800948f 	.word	0x0800948f
 8006164:	080094a0 	.word	0x080094a0

08006168 <__ratio>:
 8006168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800616c:	b085      	sub	sp, #20
 800616e:	e9cd 1000 	strd	r1, r0, [sp]
 8006172:	a902      	add	r1, sp, #8
 8006174:	f7ff ff58 	bl	8006028 <__b2d>
 8006178:	468b      	mov	fp, r1
 800617a:	4606      	mov	r6, r0
 800617c:	460f      	mov	r7, r1
 800617e:	9800      	ldr	r0, [sp, #0]
 8006180:	a903      	add	r1, sp, #12
 8006182:	f7ff ff51 	bl	8006028 <__b2d>
 8006186:	460d      	mov	r5, r1
 8006188:	9b01      	ldr	r3, [sp, #4]
 800618a:	4689      	mov	r9, r1
 800618c:	6919      	ldr	r1, [r3, #16]
 800618e:	9b00      	ldr	r3, [sp, #0]
 8006190:	4604      	mov	r4, r0
 8006192:	691b      	ldr	r3, [r3, #16]
 8006194:	4630      	mov	r0, r6
 8006196:	1ac9      	subs	r1, r1, r3
 8006198:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800619c:	1a9b      	subs	r3, r3, r2
 800619e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	bfcd      	iteet	gt
 80061a6:	463a      	movgt	r2, r7
 80061a8:	462a      	movle	r2, r5
 80061aa:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80061ae:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80061b2:	bfd8      	it	le
 80061b4:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80061b8:	464b      	mov	r3, r9
 80061ba:	4622      	mov	r2, r4
 80061bc:	4659      	mov	r1, fp
 80061be:	f7fa fab5 	bl	800072c <__aeabi_ddiv>
 80061c2:	b005      	add	sp, #20
 80061c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080061c8 <__copybits>:
 80061c8:	3901      	subs	r1, #1
 80061ca:	b570      	push	{r4, r5, r6, lr}
 80061cc:	1149      	asrs	r1, r1, #5
 80061ce:	6914      	ldr	r4, [r2, #16]
 80061d0:	3101      	adds	r1, #1
 80061d2:	f102 0314 	add.w	r3, r2, #20
 80061d6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80061da:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80061de:	1f05      	subs	r5, r0, #4
 80061e0:	42a3      	cmp	r3, r4
 80061e2:	d30c      	bcc.n	80061fe <__copybits+0x36>
 80061e4:	1aa3      	subs	r3, r4, r2
 80061e6:	3b11      	subs	r3, #17
 80061e8:	f023 0303 	bic.w	r3, r3, #3
 80061ec:	3211      	adds	r2, #17
 80061ee:	42a2      	cmp	r2, r4
 80061f0:	bf88      	it	hi
 80061f2:	2300      	movhi	r3, #0
 80061f4:	4418      	add	r0, r3
 80061f6:	2300      	movs	r3, #0
 80061f8:	4288      	cmp	r0, r1
 80061fa:	d305      	bcc.n	8006208 <__copybits+0x40>
 80061fc:	bd70      	pop	{r4, r5, r6, pc}
 80061fe:	f853 6b04 	ldr.w	r6, [r3], #4
 8006202:	f845 6f04 	str.w	r6, [r5, #4]!
 8006206:	e7eb      	b.n	80061e0 <__copybits+0x18>
 8006208:	f840 3b04 	str.w	r3, [r0], #4
 800620c:	e7f4      	b.n	80061f8 <__copybits+0x30>

0800620e <__any_on>:
 800620e:	f100 0214 	add.w	r2, r0, #20
 8006212:	6900      	ldr	r0, [r0, #16]
 8006214:	114b      	asrs	r3, r1, #5
 8006216:	4298      	cmp	r0, r3
 8006218:	b510      	push	{r4, lr}
 800621a:	db11      	blt.n	8006240 <__any_on+0x32>
 800621c:	dd0a      	ble.n	8006234 <__any_on+0x26>
 800621e:	f011 011f 	ands.w	r1, r1, #31
 8006222:	d007      	beq.n	8006234 <__any_on+0x26>
 8006224:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006228:	fa24 f001 	lsr.w	r0, r4, r1
 800622c:	fa00 f101 	lsl.w	r1, r0, r1
 8006230:	428c      	cmp	r4, r1
 8006232:	d10b      	bne.n	800624c <__any_on+0x3e>
 8006234:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006238:	4293      	cmp	r3, r2
 800623a:	d803      	bhi.n	8006244 <__any_on+0x36>
 800623c:	2000      	movs	r0, #0
 800623e:	bd10      	pop	{r4, pc}
 8006240:	4603      	mov	r3, r0
 8006242:	e7f7      	b.n	8006234 <__any_on+0x26>
 8006244:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006248:	2900      	cmp	r1, #0
 800624a:	d0f5      	beq.n	8006238 <__any_on+0x2a>
 800624c:	2001      	movs	r0, #1
 800624e:	e7f6      	b.n	800623e <__any_on+0x30>

08006250 <sulp>:
 8006250:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006254:	460f      	mov	r7, r1
 8006256:	4690      	mov	r8, r2
 8006258:	f7ff fec6 	bl	8005fe8 <__ulp>
 800625c:	4604      	mov	r4, r0
 800625e:	460d      	mov	r5, r1
 8006260:	f1b8 0f00 	cmp.w	r8, #0
 8006264:	d011      	beq.n	800628a <sulp+0x3a>
 8006266:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800626a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800626e:	2b00      	cmp	r3, #0
 8006270:	dd0b      	ble.n	800628a <sulp+0x3a>
 8006272:	2400      	movs	r4, #0
 8006274:	051b      	lsls	r3, r3, #20
 8006276:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800627a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800627e:	4622      	mov	r2, r4
 8006280:	462b      	mov	r3, r5
 8006282:	f7fa f929 	bl	80004d8 <__aeabi_dmul>
 8006286:	4604      	mov	r4, r0
 8006288:	460d      	mov	r5, r1
 800628a:	4620      	mov	r0, r4
 800628c:	4629      	mov	r1, r5
 800628e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006292:	0000      	movs	r0, r0
 8006294:	0000      	movs	r0, r0
	...

08006298 <_strtod_l>:
 8006298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800629c:	b09f      	sub	sp, #124	@ 0x7c
 800629e:	9217      	str	r2, [sp, #92]	@ 0x5c
 80062a0:	2200      	movs	r2, #0
 80062a2:	460c      	mov	r4, r1
 80062a4:	921a      	str	r2, [sp, #104]	@ 0x68
 80062a6:	f04f 0a00 	mov.w	sl, #0
 80062aa:	f04f 0b00 	mov.w	fp, #0
 80062ae:	460a      	mov	r2, r1
 80062b0:	9005      	str	r0, [sp, #20]
 80062b2:	9219      	str	r2, [sp, #100]	@ 0x64
 80062b4:	7811      	ldrb	r1, [r2, #0]
 80062b6:	292b      	cmp	r1, #43	@ 0x2b
 80062b8:	d048      	beq.n	800634c <_strtod_l+0xb4>
 80062ba:	d836      	bhi.n	800632a <_strtod_l+0x92>
 80062bc:	290d      	cmp	r1, #13
 80062be:	d830      	bhi.n	8006322 <_strtod_l+0x8a>
 80062c0:	2908      	cmp	r1, #8
 80062c2:	d830      	bhi.n	8006326 <_strtod_l+0x8e>
 80062c4:	2900      	cmp	r1, #0
 80062c6:	d039      	beq.n	800633c <_strtod_l+0xa4>
 80062c8:	2200      	movs	r2, #0
 80062ca:	920b      	str	r2, [sp, #44]	@ 0x2c
 80062cc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80062ce:	782a      	ldrb	r2, [r5, #0]
 80062d0:	2a30      	cmp	r2, #48	@ 0x30
 80062d2:	f040 80b1 	bne.w	8006438 <_strtod_l+0x1a0>
 80062d6:	786a      	ldrb	r2, [r5, #1]
 80062d8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80062dc:	2a58      	cmp	r2, #88	@ 0x58
 80062de:	d16c      	bne.n	80063ba <_strtod_l+0x122>
 80062e0:	9302      	str	r3, [sp, #8]
 80062e2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80062e4:	4a8e      	ldr	r2, [pc, #568]	@ (8006520 <_strtod_l+0x288>)
 80062e6:	9301      	str	r3, [sp, #4]
 80062e8:	ab1a      	add	r3, sp, #104	@ 0x68
 80062ea:	9300      	str	r3, [sp, #0]
 80062ec:	9805      	ldr	r0, [sp, #20]
 80062ee:	ab1b      	add	r3, sp, #108	@ 0x6c
 80062f0:	a919      	add	r1, sp, #100	@ 0x64
 80062f2:	f001 facb 	bl	800788c <__gethex>
 80062f6:	f010 060f 	ands.w	r6, r0, #15
 80062fa:	4604      	mov	r4, r0
 80062fc:	d005      	beq.n	800630a <_strtod_l+0x72>
 80062fe:	2e06      	cmp	r6, #6
 8006300:	d126      	bne.n	8006350 <_strtod_l+0xb8>
 8006302:	2300      	movs	r3, #0
 8006304:	3501      	adds	r5, #1
 8006306:	9519      	str	r5, [sp, #100]	@ 0x64
 8006308:	930b      	str	r3, [sp, #44]	@ 0x2c
 800630a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800630c:	2b00      	cmp	r3, #0
 800630e:	f040 8584 	bne.w	8006e1a <_strtod_l+0xb82>
 8006312:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006314:	b1bb      	cbz	r3, 8006346 <_strtod_l+0xae>
 8006316:	4650      	mov	r0, sl
 8006318:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800631c:	b01f      	add	sp, #124	@ 0x7c
 800631e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006322:	2920      	cmp	r1, #32
 8006324:	d1d0      	bne.n	80062c8 <_strtod_l+0x30>
 8006326:	3201      	adds	r2, #1
 8006328:	e7c3      	b.n	80062b2 <_strtod_l+0x1a>
 800632a:	292d      	cmp	r1, #45	@ 0x2d
 800632c:	d1cc      	bne.n	80062c8 <_strtod_l+0x30>
 800632e:	2101      	movs	r1, #1
 8006330:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006332:	1c51      	adds	r1, r2, #1
 8006334:	9119      	str	r1, [sp, #100]	@ 0x64
 8006336:	7852      	ldrb	r2, [r2, #1]
 8006338:	2a00      	cmp	r2, #0
 800633a:	d1c7      	bne.n	80062cc <_strtod_l+0x34>
 800633c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800633e:	9419      	str	r4, [sp, #100]	@ 0x64
 8006340:	2b00      	cmp	r3, #0
 8006342:	f040 8568 	bne.w	8006e16 <_strtod_l+0xb7e>
 8006346:	4650      	mov	r0, sl
 8006348:	4659      	mov	r1, fp
 800634a:	e7e7      	b.n	800631c <_strtod_l+0x84>
 800634c:	2100      	movs	r1, #0
 800634e:	e7ef      	b.n	8006330 <_strtod_l+0x98>
 8006350:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006352:	b13a      	cbz	r2, 8006364 <_strtod_l+0xcc>
 8006354:	2135      	movs	r1, #53	@ 0x35
 8006356:	a81c      	add	r0, sp, #112	@ 0x70
 8006358:	f7ff ff36 	bl	80061c8 <__copybits>
 800635c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800635e:	9805      	ldr	r0, [sp, #20]
 8006360:	f7ff fb10 	bl	8005984 <_Bfree>
 8006364:	3e01      	subs	r6, #1
 8006366:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8006368:	2e04      	cmp	r6, #4
 800636a:	d806      	bhi.n	800637a <_strtod_l+0xe2>
 800636c:	e8df f006 	tbb	[pc, r6]
 8006370:	201d0314 	.word	0x201d0314
 8006374:	14          	.byte	0x14
 8006375:	00          	.byte	0x00
 8006376:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800637a:	05e1      	lsls	r1, r4, #23
 800637c:	bf48      	it	mi
 800637e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8006382:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006386:	0d1b      	lsrs	r3, r3, #20
 8006388:	051b      	lsls	r3, r3, #20
 800638a:	2b00      	cmp	r3, #0
 800638c:	d1bd      	bne.n	800630a <_strtod_l+0x72>
 800638e:	f7fe fb1d 	bl	80049cc <__errno>
 8006392:	2322      	movs	r3, #34	@ 0x22
 8006394:	6003      	str	r3, [r0, #0]
 8006396:	e7b8      	b.n	800630a <_strtod_l+0x72>
 8006398:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800639c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80063a0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80063a4:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80063a8:	e7e7      	b.n	800637a <_strtod_l+0xe2>
 80063aa:	f8df b178 	ldr.w	fp, [pc, #376]	@ 8006524 <_strtod_l+0x28c>
 80063ae:	e7e4      	b.n	800637a <_strtod_l+0xe2>
 80063b0:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80063b4:	f04f 3aff 	mov.w	sl, #4294967295
 80063b8:	e7df      	b.n	800637a <_strtod_l+0xe2>
 80063ba:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80063bc:	1c5a      	adds	r2, r3, #1
 80063be:	9219      	str	r2, [sp, #100]	@ 0x64
 80063c0:	785b      	ldrb	r3, [r3, #1]
 80063c2:	2b30      	cmp	r3, #48	@ 0x30
 80063c4:	d0f9      	beq.n	80063ba <_strtod_l+0x122>
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d09f      	beq.n	800630a <_strtod_l+0x72>
 80063ca:	2301      	movs	r3, #1
 80063cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80063ce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80063d0:	220a      	movs	r2, #10
 80063d2:	930c      	str	r3, [sp, #48]	@ 0x30
 80063d4:	2300      	movs	r3, #0
 80063d6:	461f      	mov	r7, r3
 80063d8:	9308      	str	r3, [sp, #32]
 80063da:	930a      	str	r3, [sp, #40]	@ 0x28
 80063dc:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80063de:	7805      	ldrb	r5, [r0, #0]
 80063e0:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80063e4:	b2d9      	uxtb	r1, r3
 80063e6:	2909      	cmp	r1, #9
 80063e8:	d928      	bls.n	800643c <_strtod_l+0x1a4>
 80063ea:	2201      	movs	r2, #1
 80063ec:	494e      	ldr	r1, [pc, #312]	@ (8006528 <_strtod_l+0x290>)
 80063ee:	f001 f968 	bl	80076c2 <strncmp>
 80063f2:	2800      	cmp	r0, #0
 80063f4:	d032      	beq.n	800645c <_strtod_l+0x1c4>
 80063f6:	2000      	movs	r0, #0
 80063f8:	462a      	mov	r2, r5
 80063fa:	4681      	mov	r9, r0
 80063fc:	463d      	mov	r5, r7
 80063fe:	4603      	mov	r3, r0
 8006400:	2a65      	cmp	r2, #101	@ 0x65
 8006402:	d001      	beq.n	8006408 <_strtod_l+0x170>
 8006404:	2a45      	cmp	r2, #69	@ 0x45
 8006406:	d114      	bne.n	8006432 <_strtod_l+0x19a>
 8006408:	b91d      	cbnz	r5, 8006412 <_strtod_l+0x17a>
 800640a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800640c:	4302      	orrs	r2, r0
 800640e:	d095      	beq.n	800633c <_strtod_l+0xa4>
 8006410:	2500      	movs	r5, #0
 8006412:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8006414:	1c62      	adds	r2, r4, #1
 8006416:	9219      	str	r2, [sp, #100]	@ 0x64
 8006418:	7862      	ldrb	r2, [r4, #1]
 800641a:	2a2b      	cmp	r2, #43	@ 0x2b
 800641c:	d077      	beq.n	800650e <_strtod_l+0x276>
 800641e:	2a2d      	cmp	r2, #45	@ 0x2d
 8006420:	d07b      	beq.n	800651a <_strtod_l+0x282>
 8006422:	f04f 0c00 	mov.w	ip, #0
 8006426:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800642a:	2909      	cmp	r1, #9
 800642c:	f240 8082 	bls.w	8006534 <_strtod_l+0x29c>
 8006430:	9419      	str	r4, [sp, #100]	@ 0x64
 8006432:	f04f 0800 	mov.w	r8, #0
 8006436:	e0a2      	b.n	800657e <_strtod_l+0x2e6>
 8006438:	2300      	movs	r3, #0
 800643a:	e7c7      	b.n	80063cc <_strtod_l+0x134>
 800643c:	2f08      	cmp	r7, #8
 800643e:	bfd5      	itete	le
 8006440:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8006442:	9908      	ldrgt	r1, [sp, #32]
 8006444:	fb02 3301 	mlale	r3, r2, r1, r3
 8006448:	fb02 3301 	mlagt	r3, r2, r1, r3
 800644c:	f100 0001 	add.w	r0, r0, #1
 8006450:	bfd4      	ite	le
 8006452:	930a      	strle	r3, [sp, #40]	@ 0x28
 8006454:	9308      	strgt	r3, [sp, #32]
 8006456:	3701      	adds	r7, #1
 8006458:	9019      	str	r0, [sp, #100]	@ 0x64
 800645a:	e7bf      	b.n	80063dc <_strtod_l+0x144>
 800645c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800645e:	1c5a      	adds	r2, r3, #1
 8006460:	9219      	str	r2, [sp, #100]	@ 0x64
 8006462:	785a      	ldrb	r2, [r3, #1]
 8006464:	b37f      	cbz	r7, 80064c6 <_strtod_l+0x22e>
 8006466:	4681      	mov	r9, r0
 8006468:	463d      	mov	r5, r7
 800646a:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800646e:	2b09      	cmp	r3, #9
 8006470:	d912      	bls.n	8006498 <_strtod_l+0x200>
 8006472:	2301      	movs	r3, #1
 8006474:	e7c4      	b.n	8006400 <_strtod_l+0x168>
 8006476:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006478:	3001      	adds	r0, #1
 800647a:	1c5a      	adds	r2, r3, #1
 800647c:	9219      	str	r2, [sp, #100]	@ 0x64
 800647e:	785a      	ldrb	r2, [r3, #1]
 8006480:	2a30      	cmp	r2, #48	@ 0x30
 8006482:	d0f8      	beq.n	8006476 <_strtod_l+0x1de>
 8006484:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8006488:	2b08      	cmp	r3, #8
 800648a:	f200 84cb 	bhi.w	8006e24 <_strtod_l+0xb8c>
 800648e:	4681      	mov	r9, r0
 8006490:	2000      	movs	r0, #0
 8006492:	4605      	mov	r5, r0
 8006494:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006496:	930c      	str	r3, [sp, #48]	@ 0x30
 8006498:	3a30      	subs	r2, #48	@ 0x30
 800649a:	f100 0301 	add.w	r3, r0, #1
 800649e:	d02a      	beq.n	80064f6 <_strtod_l+0x25e>
 80064a0:	4499      	add	r9, r3
 80064a2:	210a      	movs	r1, #10
 80064a4:	462b      	mov	r3, r5
 80064a6:	eb00 0c05 	add.w	ip, r0, r5
 80064aa:	4563      	cmp	r3, ip
 80064ac:	d10d      	bne.n	80064ca <_strtod_l+0x232>
 80064ae:	1c69      	adds	r1, r5, #1
 80064b0:	4401      	add	r1, r0
 80064b2:	4428      	add	r0, r5
 80064b4:	2808      	cmp	r0, #8
 80064b6:	dc16      	bgt.n	80064e6 <_strtod_l+0x24e>
 80064b8:	230a      	movs	r3, #10
 80064ba:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80064bc:	fb03 2300 	mla	r3, r3, r0, r2
 80064c0:	930a      	str	r3, [sp, #40]	@ 0x28
 80064c2:	2300      	movs	r3, #0
 80064c4:	e018      	b.n	80064f8 <_strtod_l+0x260>
 80064c6:	4638      	mov	r0, r7
 80064c8:	e7da      	b.n	8006480 <_strtod_l+0x1e8>
 80064ca:	2b08      	cmp	r3, #8
 80064cc:	f103 0301 	add.w	r3, r3, #1
 80064d0:	dc03      	bgt.n	80064da <_strtod_l+0x242>
 80064d2:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80064d4:	434e      	muls	r6, r1
 80064d6:	960a      	str	r6, [sp, #40]	@ 0x28
 80064d8:	e7e7      	b.n	80064aa <_strtod_l+0x212>
 80064da:	2b10      	cmp	r3, #16
 80064dc:	bfde      	ittt	le
 80064de:	9e08      	ldrle	r6, [sp, #32]
 80064e0:	434e      	mulle	r6, r1
 80064e2:	9608      	strle	r6, [sp, #32]
 80064e4:	e7e1      	b.n	80064aa <_strtod_l+0x212>
 80064e6:	280f      	cmp	r0, #15
 80064e8:	dceb      	bgt.n	80064c2 <_strtod_l+0x22a>
 80064ea:	230a      	movs	r3, #10
 80064ec:	9808      	ldr	r0, [sp, #32]
 80064ee:	fb03 2300 	mla	r3, r3, r0, r2
 80064f2:	9308      	str	r3, [sp, #32]
 80064f4:	e7e5      	b.n	80064c2 <_strtod_l+0x22a>
 80064f6:	4629      	mov	r1, r5
 80064f8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80064fa:	460d      	mov	r5, r1
 80064fc:	1c50      	adds	r0, r2, #1
 80064fe:	9019      	str	r0, [sp, #100]	@ 0x64
 8006500:	7852      	ldrb	r2, [r2, #1]
 8006502:	4618      	mov	r0, r3
 8006504:	e7b1      	b.n	800646a <_strtod_l+0x1d2>
 8006506:	f04f 0900 	mov.w	r9, #0
 800650a:	2301      	movs	r3, #1
 800650c:	e77d      	b.n	800640a <_strtod_l+0x172>
 800650e:	f04f 0c00 	mov.w	ip, #0
 8006512:	1ca2      	adds	r2, r4, #2
 8006514:	9219      	str	r2, [sp, #100]	@ 0x64
 8006516:	78a2      	ldrb	r2, [r4, #2]
 8006518:	e785      	b.n	8006426 <_strtod_l+0x18e>
 800651a:	f04f 0c01 	mov.w	ip, #1
 800651e:	e7f8      	b.n	8006512 <_strtod_l+0x27a>
 8006520:	08009610 	.word	0x08009610
 8006524:	7ff00000 	.word	0x7ff00000
 8006528:	080095f8 	.word	0x080095f8
 800652c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800652e:	1c51      	adds	r1, r2, #1
 8006530:	9119      	str	r1, [sp, #100]	@ 0x64
 8006532:	7852      	ldrb	r2, [r2, #1]
 8006534:	2a30      	cmp	r2, #48	@ 0x30
 8006536:	d0f9      	beq.n	800652c <_strtod_l+0x294>
 8006538:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800653c:	2908      	cmp	r1, #8
 800653e:	f63f af78 	bhi.w	8006432 <_strtod_l+0x19a>
 8006542:	f04f 080a 	mov.w	r8, #10
 8006546:	3a30      	subs	r2, #48	@ 0x30
 8006548:	920e      	str	r2, [sp, #56]	@ 0x38
 800654a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800654c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800654e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006550:	1c56      	adds	r6, r2, #1
 8006552:	9619      	str	r6, [sp, #100]	@ 0x64
 8006554:	7852      	ldrb	r2, [r2, #1]
 8006556:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800655a:	f1be 0f09 	cmp.w	lr, #9
 800655e:	d939      	bls.n	80065d4 <_strtod_l+0x33c>
 8006560:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006562:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8006566:	1a76      	subs	r6, r6, r1
 8006568:	2e08      	cmp	r6, #8
 800656a:	dc03      	bgt.n	8006574 <_strtod_l+0x2dc>
 800656c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800656e:	4588      	cmp	r8, r1
 8006570:	bfa8      	it	ge
 8006572:	4688      	movge	r8, r1
 8006574:	f1bc 0f00 	cmp.w	ip, #0
 8006578:	d001      	beq.n	800657e <_strtod_l+0x2e6>
 800657a:	f1c8 0800 	rsb	r8, r8, #0
 800657e:	2d00      	cmp	r5, #0
 8006580:	d14e      	bne.n	8006620 <_strtod_l+0x388>
 8006582:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006584:	4308      	orrs	r0, r1
 8006586:	f47f aec0 	bne.w	800630a <_strtod_l+0x72>
 800658a:	2b00      	cmp	r3, #0
 800658c:	f47f aed6 	bne.w	800633c <_strtod_l+0xa4>
 8006590:	2a69      	cmp	r2, #105	@ 0x69
 8006592:	d028      	beq.n	80065e6 <_strtod_l+0x34e>
 8006594:	dc25      	bgt.n	80065e2 <_strtod_l+0x34a>
 8006596:	2a49      	cmp	r2, #73	@ 0x49
 8006598:	d025      	beq.n	80065e6 <_strtod_l+0x34e>
 800659a:	2a4e      	cmp	r2, #78	@ 0x4e
 800659c:	f47f aece 	bne.w	800633c <_strtod_l+0xa4>
 80065a0:	499a      	ldr	r1, [pc, #616]	@ (800680c <_strtod_l+0x574>)
 80065a2:	a819      	add	r0, sp, #100	@ 0x64
 80065a4:	f001 fb94 	bl	8007cd0 <__match>
 80065a8:	2800      	cmp	r0, #0
 80065aa:	f43f aec7 	beq.w	800633c <_strtod_l+0xa4>
 80065ae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80065b0:	781b      	ldrb	r3, [r3, #0]
 80065b2:	2b28      	cmp	r3, #40	@ 0x28
 80065b4:	d12e      	bne.n	8006614 <_strtod_l+0x37c>
 80065b6:	4996      	ldr	r1, [pc, #600]	@ (8006810 <_strtod_l+0x578>)
 80065b8:	aa1c      	add	r2, sp, #112	@ 0x70
 80065ba:	a819      	add	r0, sp, #100	@ 0x64
 80065bc:	f001 fb9c 	bl	8007cf8 <__hexnan>
 80065c0:	2805      	cmp	r0, #5
 80065c2:	d127      	bne.n	8006614 <_strtod_l+0x37c>
 80065c4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80065c6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80065ca:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80065ce:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80065d2:	e69a      	b.n	800630a <_strtod_l+0x72>
 80065d4:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80065d6:	fb08 2101 	mla	r1, r8, r1, r2
 80065da:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80065de:	920e      	str	r2, [sp, #56]	@ 0x38
 80065e0:	e7b5      	b.n	800654e <_strtod_l+0x2b6>
 80065e2:	2a6e      	cmp	r2, #110	@ 0x6e
 80065e4:	e7da      	b.n	800659c <_strtod_l+0x304>
 80065e6:	498b      	ldr	r1, [pc, #556]	@ (8006814 <_strtod_l+0x57c>)
 80065e8:	a819      	add	r0, sp, #100	@ 0x64
 80065ea:	f001 fb71 	bl	8007cd0 <__match>
 80065ee:	2800      	cmp	r0, #0
 80065f0:	f43f aea4 	beq.w	800633c <_strtod_l+0xa4>
 80065f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80065f6:	4988      	ldr	r1, [pc, #544]	@ (8006818 <_strtod_l+0x580>)
 80065f8:	3b01      	subs	r3, #1
 80065fa:	a819      	add	r0, sp, #100	@ 0x64
 80065fc:	9319      	str	r3, [sp, #100]	@ 0x64
 80065fe:	f001 fb67 	bl	8007cd0 <__match>
 8006602:	b910      	cbnz	r0, 800660a <_strtod_l+0x372>
 8006604:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006606:	3301      	adds	r3, #1
 8006608:	9319      	str	r3, [sp, #100]	@ 0x64
 800660a:	f04f 0a00 	mov.w	sl, #0
 800660e:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 800681c <_strtod_l+0x584>
 8006612:	e67a      	b.n	800630a <_strtod_l+0x72>
 8006614:	4882      	ldr	r0, [pc, #520]	@ (8006820 <_strtod_l+0x588>)
 8006616:	f001 f899 	bl	800774c <nan>
 800661a:	4682      	mov	sl, r0
 800661c:	468b      	mov	fp, r1
 800661e:	e674      	b.n	800630a <_strtod_l+0x72>
 8006620:	eba8 0309 	sub.w	r3, r8, r9
 8006624:	2f00      	cmp	r7, #0
 8006626:	bf08      	it	eq
 8006628:	462f      	moveq	r7, r5
 800662a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800662c:	2d10      	cmp	r5, #16
 800662e:	462c      	mov	r4, r5
 8006630:	9309      	str	r3, [sp, #36]	@ 0x24
 8006632:	bfa8      	it	ge
 8006634:	2410      	movge	r4, #16
 8006636:	f7f9 fed5 	bl	80003e4 <__aeabi_ui2d>
 800663a:	2d09      	cmp	r5, #9
 800663c:	4682      	mov	sl, r0
 800663e:	468b      	mov	fp, r1
 8006640:	dc11      	bgt.n	8006666 <_strtod_l+0x3ce>
 8006642:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006644:	2b00      	cmp	r3, #0
 8006646:	f43f ae60 	beq.w	800630a <_strtod_l+0x72>
 800664a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800664c:	dd76      	ble.n	800673c <_strtod_l+0x4a4>
 800664e:	2b16      	cmp	r3, #22
 8006650:	dc5d      	bgt.n	800670e <_strtod_l+0x476>
 8006652:	4974      	ldr	r1, [pc, #464]	@ (8006824 <_strtod_l+0x58c>)
 8006654:	4652      	mov	r2, sl
 8006656:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800665a:	465b      	mov	r3, fp
 800665c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006660:	f7f9 ff3a 	bl	80004d8 <__aeabi_dmul>
 8006664:	e7d9      	b.n	800661a <_strtod_l+0x382>
 8006666:	4b6f      	ldr	r3, [pc, #444]	@ (8006824 <_strtod_l+0x58c>)
 8006668:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800666c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006670:	f7f9 ff32 	bl	80004d8 <__aeabi_dmul>
 8006674:	4682      	mov	sl, r0
 8006676:	9808      	ldr	r0, [sp, #32]
 8006678:	468b      	mov	fp, r1
 800667a:	f7f9 feb3 	bl	80003e4 <__aeabi_ui2d>
 800667e:	4602      	mov	r2, r0
 8006680:	460b      	mov	r3, r1
 8006682:	4650      	mov	r0, sl
 8006684:	4659      	mov	r1, fp
 8006686:	f7f9 fd71 	bl	800016c <__adddf3>
 800668a:	2d0f      	cmp	r5, #15
 800668c:	4682      	mov	sl, r0
 800668e:	468b      	mov	fp, r1
 8006690:	ddd7      	ble.n	8006642 <_strtod_l+0x3aa>
 8006692:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006694:	1b2c      	subs	r4, r5, r4
 8006696:	441c      	add	r4, r3
 8006698:	2c00      	cmp	r4, #0
 800669a:	f340 8096 	ble.w	80067ca <_strtod_l+0x532>
 800669e:	f014 030f 	ands.w	r3, r4, #15
 80066a2:	d00a      	beq.n	80066ba <_strtod_l+0x422>
 80066a4:	495f      	ldr	r1, [pc, #380]	@ (8006824 <_strtod_l+0x58c>)
 80066a6:	4652      	mov	r2, sl
 80066a8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80066ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80066b0:	465b      	mov	r3, fp
 80066b2:	f7f9 ff11 	bl	80004d8 <__aeabi_dmul>
 80066b6:	4682      	mov	sl, r0
 80066b8:	468b      	mov	fp, r1
 80066ba:	f034 040f 	bics.w	r4, r4, #15
 80066be:	d073      	beq.n	80067a8 <_strtod_l+0x510>
 80066c0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80066c4:	dd48      	ble.n	8006758 <_strtod_l+0x4c0>
 80066c6:	2400      	movs	r4, #0
 80066c8:	46a0      	mov	r8, r4
 80066ca:	46a1      	mov	r9, r4
 80066cc:	940a      	str	r4, [sp, #40]	@ 0x28
 80066ce:	2322      	movs	r3, #34	@ 0x22
 80066d0:	f04f 0a00 	mov.w	sl, #0
 80066d4:	9a05      	ldr	r2, [sp, #20]
 80066d6:	f8df b144 	ldr.w	fp, [pc, #324]	@ 800681c <_strtod_l+0x584>
 80066da:	6013      	str	r3, [r2, #0]
 80066dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80066de:	2b00      	cmp	r3, #0
 80066e0:	f43f ae13 	beq.w	800630a <_strtod_l+0x72>
 80066e4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80066e6:	9805      	ldr	r0, [sp, #20]
 80066e8:	f7ff f94c 	bl	8005984 <_Bfree>
 80066ec:	4649      	mov	r1, r9
 80066ee:	9805      	ldr	r0, [sp, #20]
 80066f0:	f7ff f948 	bl	8005984 <_Bfree>
 80066f4:	4641      	mov	r1, r8
 80066f6:	9805      	ldr	r0, [sp, #20]
 80066f8:	f7ff f944 	bl	8005984 <_Bfree>
 80066fc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80066fe:	9805      	ldr	r0, [sp, #20]
 8006700:	f7ff f940 	bl	8005984 <_Bfree>
 8006704:	4621      	mov	r1, r4
 8006706:	9805      	ldr	r0, [sp, #20]
 8006708:	f7ff f93c 	bl	8005984 <_Bfree>
 800670c:	e5fd      	b.n	800630a <_strtod_l+0x72>
 800670e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006710:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8006714:	4293      	cmp	r3, r2
 8006716:	dbbc      	blt.n	8006692 <_strtod_l+0x3fa>
 8006718:	4c42      	ldr	r4, [pc, #264]	@ (8006824 <_strtod_l+0x58c>)
 800671a:	f1c5 050f 	rsb	r5, r5, #15
 800671e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006722:	4652      	mov	r2, sl
 8006724:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006728:	465b      	mov	r3, fp
 800672a:	f7f9 fed5 	bl	80004d8 <__aeabi_dmul>
 800672e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006730:	1b5d      	subs	r5, r3, r5
 8006732:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006736:	e9d4 2300 	ldrd	r2, r3, [r4]
 800673a:	e791      	b.n	8006660 <_strtod_l+0x3c8>
 800673c:	3316      	adds	r3, #22
 800673e:	dba8      	blt.n	8006692 <_strtod_l+0x3fa>
 8006740:	4b38      	ldr	r3, [pc, #224]	@ (8006824 <_strtod_l+0x58c>)
 8006742:	eba9 0808 	sub.w	r8, r9, r8
 8006746:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800674a:	4650      	mov	r0, sl
 800674c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006750:	4659      	mov	r1, fp
 8006752:	f7f9 ffeb 	bl	800072c <__aeabi_ddiv>
 8006756:	e760      	b.n	800661a <_strtod_l+0x382>
 8006758:	4b33      	ldr	r3, [pc, #204]	@ (8006828 <_strtod_l+0x590>)
 800675a:	4650      	mov	r0, sl
 800675c:	9308      	str	r3, [sp, #32]
 800675e:	2300      	movs	r3, #0
 8006760:	4659      	mov	r1, fp
 8006762:	461e      	mov	r6, r3
 8006764:	1124      	asrs	r4, r4, #4
 8006766:	2c01      	cmp	r4, #1
 8006768:	dc21      	bgt.n	80067ae <_strtod_l+0x516>
 800676a:	b10b      	cbz	r3, 8006770 <_strtod_l+0x4d8>
 800676c:	4682      	mov	sl, r0
 800676e:	468b      	mov	fp, r1
 8006770:	492d      	ldr	r1, [pc, #180]	@ (8006828 <_strtod_l+0x590>)
 8006772:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8006776:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800677a:	4652      	mov	r2, sl
 800677c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006780:	465b      	mov	r3, fp
 8006782:	f7f9 fea9 	bl	80004d8 <__aeabi_dmul>
 8006786:	4b25      	ldr	r3, [pc, #148]	@ (800681c <_strtod_l+0x584>)
 8006788:	460a      	mov	r2, r1
 800678a:	400b      	ands	r3, r1
 800678c:	4927      	ldr	r1, [pc, #156]	@ (800682c <_strtod_l+0x594>)
 800678e:	4682      	mov	sl, r0
 8006790:	428b      	cmp	r3, r1
 8006792:	d898      	bhi.n	80066c6 <_strtod_l+0x42e>
 8006794:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8006798:	428b      	cmp	r3, r1
 800679a:	bf86      	itte	hi
 800679c:	f04f 3aff 	movhi.w	sl, #4294967295
 80067a0:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8006830 <_strtod_l+0x598>
 80067a4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80067a8:	2300      	movs	r3, #0
 80067aa:	9308      	str	r3, [sp, #32]
 80067ac:	e07a      	b.n	80068a4 <_strtod_l+0x60c>
 80067ae:	07e2      	lsls	r2, r4, #31
 80067b0:	d505      	bpl.n	80067be <_strtod_l+0x526>
 80067b2:	9b08      	ldr	r3, [sp, #32]
 80067b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067b8:	f7f9 fe8e 	bl	80004d8 <__aeabi_dmul>
 80067bc:	2301      	movs	r3, #1
 80067be:	9a08      	ldr	r2, [sp, #32]
 80067c0:	3601      	adds	r6, #1
 80067c2:	3208      	adds	r2, #8
 80067c4:	1064      	asrs	r4, r4, #1
 80067c6:	9208      	str	r2, [sp, #32]
 80067c8:	e7cd      	b.n	8006766 <_strtod_l+0x4ce>
 80067ca:	d0ed      	beq.n	80067a8 <_strtod_l+0x510>
 80067cc:	4264      	negs	r4, r4
 80067ce:	f014 020f 	ands.w	r2, r4, #15
 80067d2:	d00a      	beq.n	80067ea <_strtod_l+0x552>
 80067d4:	4b13      	ldr	r3, [pc, #76]	@ (8006824 <_strtod_l+0x58c>)
 80067d6:	4650      	mov	r0, sl
 80067d8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80067dc:	4659      	mov	r1, fp
 80067de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067e2:	f7f9 ffa3 	bl	800072c <__aeabi_ddiv>
 80067e6:	4682      	mov	sl, r0
 80067e8:	468b      	mov	fp, r1
 80067ea:	1124      	asrs	r4, r4, #4
 80067ec:	d0dc      	beq.n	80067a8 <_strtod_l+0x510>
 80067ee:	2c1f      	cmp	r4, #31
 80067f0:	dd20      	ble.n	8006834 <_strtod_l+0x59c>
 80067f2:	2400      	movs	r4, #0
 80067f4:	46a0      	mov	r8, r4
 80067f6:	46a1      	mov	r9, r4
 80067f8:	940a      	str	r4, [sp, #40]	@ 0x28
 80067fa:	2322      	movs	r3, #34	@ 0x22
 80067fc:	9a05      	ldr	r2, [sp, #20]
 80067fe:	f04f 0a00 	mov.w	sl, #0
 8006802:	f04f 0b00 	mov.w	fp, #0
 8006806:	6013      	str	r3, [r2, #0]
 8006808:	e768      	b.n	80066dc <_strtod_l+0x444>
 800680a:	bf00      	nop
 800680c:	080093e7 	.word	0x080093e7
 8006810:	080095fc 	.word	0x080095fc
 8006814:	080093df 	.word	0x080093df
 8006818:	08009416 	.word	0x08009416
 800681c:	7ff00000 	.word	0x7ff00000
 8006820:	080097a5 	.word	0x080097a5
 8006824:	08009530 	.word	0x08009530
 8006828:	08009508 	.word	0x08009508
 800682c:	7ca00000 	.word	0x7ca00000
 8006830:	7fefffff 	.word	0x7fefffff
 8006834:	f014 0310 	ands.w	r3, r4, #16
 8006838:	bf18      	it	ne
 800683a:	236a      	movne	r3, #106	@ 0x6a
 800683c:	4650      	mov	r0, sl
 800683e:	9308      	str	r3, [sp, #32]
 8006840:	4659      	mov	r1, fp
 8006842:	2300      	movs	r3, #0
 8006844:	4ea9      	ldr	r6, [pc, #676]	@ (8006aec <_strtod_l+0x854>)
 8006846:	07e2      	lsls	r2, r4, #31
 8006848:	d504      	bpl.n	8006854 <_strtod_l+0x5bc>
 800684a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800684e:	f7f9 fe43 	bl	80004d8 <__aeabi_dmul>
 8006852:	2301      	movs	r3, #1
 8006854:	1064      	asrs	r4, r4, #1
 8006856:	f106 0608 	add.w	r6, r6, #8
 800685a:	d1f4      	bne.n	8006846 <_strtod_l+0x5ae>
 800685c:	b10b      	cbz	r3, 8006862 <_strtod_l+0x5ca>
 800685e:	4682      	mov	sl, r0
 8006860:	468b      	mov	fp, r1
 8006862:	9b08      	ldr	r3, [sp, #32]
 8006864:	b1b3      	cbz	r3, 8006894 <_strtod_l+0x5fc>
 8006866:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800686a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800686e:	2b00      	cmp	r3, #0
 8006870:	4659      	mov	r1, fp
 8006872:	dd0f      	ble.n	8006894 <_strtod_l+0x5fc>
 8006874:	2b1f      	cmp	r3, #31
 8006876:	dd57      	ble.n	8006928 <_strtod_l+0x690>
 8006878:	2b34      	cmp	r3, #52	@ 0x34
 800687a:	bfd8      	it	le
 800687c:	f04f 33ff 	movle.w	r3, #4294967295
 8006880:	f04f 0a00 	mov.w	sl, #0
 8006884:	bfcf      	iteee	gt
 8006886:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800688a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800688e:	4093      	lslle	r3, r2
 8006890:	ea03 0b01 	andle.w	fp, r3, r1
 8006894:	2200      	movs	r2, #0
 8006896:	2300      	movs	r3, #0
 8006898:	4650      	mov	r0, sl
 800689a:	4659      	mov	r1, fp
 800689c:	f7fa f884 	bl	80009a8 <__aeabi_dcmpeq>
 80068a0:	2800      	cmp	r0, #0
 80068a2:	d1a6      	bne.n	80067f2 <_strtod_l+0x55a>
 80068a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80068a6:	463a      	mov	r2, r7
 80068a8:	9300      	str	r3, [sp, #0]
 80068aa:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80068ac:	462b      	mov	r3, r5
 80068ae:	9805      	ldr	r0, [sp, #20]
 80068b0:	f7ff f8d0 	bl	8005a54 <__s2b>
 80068b4:	900a      	str	r0, [sp, #40]	@ 0x28
 80068b6:	2800      	cmp	r0, #0
 80068b8:	f43f af05 	beq.w	80066c6 <_strtod_l+0x42e>
 80068bc:	2400      	movs	r4, #0
 80068be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80068c0:	eba9 0308 	sub.w	r3, r9, r8
 80068c4:	2a00      	cmp	r2, #0
 80068c6:	bfa8      	it	ge
 80068c8:	2300      	movge	r3, #0
 80068ca:	46a0      	mov	r8, r4
 80068cc:	9312      	str	r3, [sp, #72]	@ 0x48
 80068ce:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80068d2:	9316      	str	r3, [sp, #88]	@ 0x58
 80068d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80068d6:	9805      	ldr	r0, [sp, #20]
 80068d8:	6859      	ldr	r1, [r3, #4]
 80068da:	f7ff f813 	bl	8005904 <_Balloc>
 80068de:	4681      	mov	r9, r0
 80068e0:	2800      	cmp	r0, #0
 80068e2:	f43f aef4 	beq.w	80066ce <_strtod_l+0x436>
 80068e6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80068e8:	300c      	adds	r0, #12
 80068ea:	691a      	ldr	r2, [r3, #16]
 80068ec:	f103 010c 	add.w	r1, r3, #12
 80068f0:	3202      	adds	r2, #2
 80068f2:	0092      	lsls	r2, r2, #2
 80068f4:	f7fe f8a5 	bl	8004a42 <memcpy>
 80068f8:	ab1c      	add	r3, sp, #112	@ 0x70
 80068fa:	9301      	str	r3, [sp, #4]
 80068fc:	ab1b      	add	r3, sp, #108	@ 0x6c
 80068fe:	9300      	str	r3, [sp, #0]
 8006900:	4652      	mov	r2, sl
 8006902:	465b      	mov	r3, fp
 8006904:	9805      	ldr	r0, [sp, #20]
 8006906:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800690a:	f7ff fbd5 	bl	80060b8 <__d2b>
 800690e:	901a      	str	r0, [sp, #104]	@ 0x68
 8006910:	2800      	cmp	r0, #0
 8006912:	f43f aedc 	beq.w	80066ce <_strtod_l+0x436>
 8006916:	2101      	movs	r1, #1
 8006918:	9805      	ldr	r0, [sp, #20]
 800691a:	f7ff f931 	bl	8005b80 <__i2b>
 800691e:	4680      	mov	r8, r0
 8006920:	b948      	cbnz	r0, 8006936 <_strtod_l+0x69e>
 8006922:	f04f 0800 	mov.w	r8, #0
 8006926:	e6d2      	b.n	80066ce <_strtod_l+0x436>
 8006928:	f04f 32ff 	mov.w	r2, #4294967295
 800692c:	fa02 f303 	lsl.w	r3, r2, r3
 8006930:	ea03 0a0a 	and.w	sl, r3, sl
 8006934:	e7ae      	b.n	8006894 <_strtod_l+0x5fc>
 8006936:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8006938:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800693a:	2d00      	cmp	r5, #0
 800693c:	bfab      	itete	ge
 800693e:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8006940:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8006942:	18ef      	addge	r7, r5, r3
 8006944:	1b5e      	sublt	r6, r3, r5
 8006946:	9b08      	ldr	r3, [sp, #32]
 8006948:	bfa8      	it	ge
 800694a:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800694c:	eba5 0503 	sub.w	r5, r5, r3
 8006950:	4415      	add	r5, r2
 8006952:	4b67      	ldr	r3, [pc, #412]	@ (8006af0 <_strtod_l+0x858>)
 8006954:	f105 35ff 	add.w	r5, r5, #4294967295
 8006958:	bfb8      	it	lt
 800695a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800695c:	429d      	cmp	r5, r3
 800695e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8006962:	da50      	bge.n	8006a06 <_strtod_l+0x76e>
 8006964:	1b5b      	subs	r3, r3, r5
 8006966:	2b1f      	cmp	r3, #31
 8006968:	f04f 0101 	mov.w	r1, #1
 800696c:	eba2 0203 	sub.w	r2, r2, r3
 8006970:	dc3d      	bgt.n	80069ee <_strtod_l+0x756>
 8006972:	fa01 f303 	lsl.w	r3, r1, r3
 8006976:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006978:	2300      	movs	r3, #0
 800697a:	9310      	str	r3, [sp, #64]	@ 0x40
 800697c:	18bd      	adds	r5, r7, r2
 800697e:	9b08      	ldr	r3, [sp, #32]
 8006980:	42af      	cmp	r7, r5
 8006982:	4416      	add	r6, r2
 8006984:	441e      	add	r6, r3
 8006986:	463b      	mov	r3, r7
 8006988:	bfa8      	it	ge
 800698a:	462b      	movge	r3, r5
 800698c:	42b3      	cmp	r3, r6
 800698e:	bfa8      	it	ge
 8006990:	4633      	movge	r3, r6
 8006992:	2b00      	cmp	r3, #0
 8006994:	bfc2      	ittt	gt
 8006996:	1aed      	subgt	r5, r5, r3
 8006998:	1af6      	subgt	r6, r6, r3
 800699a:	1aff      	subgt	r7, r7, r3
 800699c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800699e:	2b00      	cmp	r3, #0
 80069a0:	dd16      	ble.n	80069d0 <_strtod_l+0x738>
 80069a2:	4641      	mov	r1, r8
 80069a4:	461a      	mov	r2, r3
 80069a6:	9805      	ldr	r0, [sp, #20]
 80069a8:	f7ff f9a8 	bl	8005cfc <__pow5mult>
 80069ac:	4680      	mov	r8, r0
 80069ae:	2800      	cmp	r0, #0
 80069b0:	d0b7      	beq.n	8006922 <_strtod_l+0x68a>
 80069b2:	4601      	mov	r1, r0
 80069b4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80069b6:	9805      	ldr	r0, [sp, #20]
 80069b8:	f7ff f8f8 	bl	8005bac <__multiply>
 80069bc:	900e      	str	r0, [sp, #56]	@ 0x38
 80069be:	2800      	cmp	r0, #0
 80069c0:	f43f ae85 	beq.w	80066ce <_strtod_l+0x436>
 80069c4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80069c6:	9805      	ldr	r0, [sp, #20]
 80069c8:	f7fe ffdc 	bl	8005984 <_Bfree>
 80069cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80069ce:	931a      	str	r3, [sp, #104]	@ 0x68
 80069d0:	2d00      	cmp	r5, #0
 80069d2:	dc1d      	bgt.n	8006a10 <_strtod_l+0x778>
 80069d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	dd23      	ble.n	8006a22 <_strtod_l+0x78a>
 80069da:	4649      	mov	r1, r9
 80069dc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80069de:	9805      	ldr	r0, [sp, #20]
 80069e0:	f7ff f98c 	bl	8005cfc <__pow5mult>
 80069e4:	4681      	mov	r9, r0
 80069e6:	b9e0      	cbnz	r0, 8006a22 <_strtod_l+0x78a>
 80069e8:	f04f 0900 	mov.w	r9, #0
 80069ec:	e66f      	b.n	80066ce <_strtod_l+0x436>
 80069ee:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80069f2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80069f6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80069fa:	35e2      	adds	r5, #226	@ 0xe2
 80069fc:	fa01 f305 	lsl.w	r3, r1, r5
 8006a00:	9310      	str	r3, [sp, #64]	@ 0x40
 8006a02:	9113      	str	r1, [sp, #76]	@ 0x4c
 8006a04:	e7ba      	b.n	800697c <_strtod_l+0x6e4>
 8006a06:	2300      	movs	r3, #0
 8006a08:	9310      	str	r3, [sp, #64]	@ 0x40
 8006a0a:	2301      	movs	r3, #1
 8006a0c:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006a0e:	e7b5      	b.n	800697c <_strtod_l+0x6e4>
 8006a10:	462a      	mov	r2, r5
 8006a12:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006a14:	9805      	ldr	r0, [sp, #20]
 8006a16:	f7ff f9cb 	bl	8005db0 <__lshift>
 8006a1a:	901a      	str	r0, [sp, #104]	@ 0x68
 8006a1c:	2800      	cmp	r0, #0
 8006a1e:	d1d9      	bne.n	80069d4 <_strtod_l+0x73c>
 8006a20:	e655      	b.n	80066ce <_strtod_l+0x436>
 8006a22:	2e00      	cmp	r6, #0
 8006a24:	dd07      	ble.n	8006a36 <_strtod_l+0x79e>
 8006a26:	4649      	mov	r1, r9
 8006a28:	4632      	mov	r2, r6
 8006a2a:	9805      	ldr	r0, [sp, #20]
 8006a2c:	f7ff f9c0 	bl	8005db0 <__lshift>
 8006a30:	4681      	mov	r9, r0
 8006a32:	2800      	cmp	r0, #0
 8006a34:	d0d8      	beq.n	80069e8 <_strtod_l+0x750>
 8006a36:	2f00      	cmp	r7, #0
 8006a38:	dd08      	ble.n	8006a4c <_strtod_l+0x7b4>
 8006a3a:	4641      	mov	r1, r8
 8006a3c:	463a      	mov	r2, r7
 8006a3e:	9805      	ldr	r0, [sp, #20]
 8006a40:	f7ff f9b6 	bl	8005db0 <__lshift>
 8006a44:	4680      	mov	r8, r0
 8006a46:	2800      	cmp	r0, #0
 8006a48:	f43f ae41 	beq.w	80066ce <_strtod_l+0x436>
 8006a4c:	464a      	mov	r2, r9
 8006a4e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006a50:	9805      	ldr	r0, [sp, #20]
 8006a52:	f7ff fa35 	bl	8005ec0 <__mdiff>
 8006a56:	4604      	mov	r4, r0
 8006a58:	2800      	cmp	r0, #0
 8006a5a:	f43f ae38 	beq.w	80066ce <_strtod_l+0x436>
 8006a5e:	68c3      	ldr	r3, [r0, #12]
 8006a60:	4641      	mov	r1, r8
 8006a62:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006a64:	2300      	movs	r3, #0
 8006a66:	60c3      	str	r3, [r0, #12]
 8006a68:	f7ff fa0e 	bl	8005e88 <__mcmp>
 8006a6c:	2800      	cmp	r0, #0
 8006a6e:	da45      	bge.n	8006afc <_strtod_l+0x864>
 8006a70:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006a72:	ea53 030a 	orrs.w	r3, r3, sl
 8006a76:	d16b      	bne.n	8006b50 <_strtod_l+0x8b8>
 8006a78:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d167      	bne.n	8006b50 <_strtod_l+0x8b8>
 8006a80:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006a84:	0d1b      	lsrs	r3, r3, #20
 8006a86:	051b      	lsls	r3, r3, #20
 8006a88:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006a8c:	d960      	bls.n	8006b50 <_strtod_l+0x8b8>
 8006a8e:	6963      	ldr	r3, [r4, #20]
 8006a90:	b913      	cbnz	r3, 8006a98 <_strtod_l+0x800>
 8006a92:	6923      	ldr	r3, [r4, #16]
 8006a94:	2b01      	cmp	r3, #1
 8006a96:	dd5b      	ble.n	8006b50 <_strtod_l+0x8b8>
 8006a98:	4621      	mov	r1, r4
 8006a9a:	2201      	movs	r2, #1
 8006a9c:	9805      	ldr	r0, [sp, #20]
 8006a9e:	f7ff f987 	bl	8005db0 <__lshift>
 8006aa2:	4641      	mov	r1, r8
 8006aa4:	4604      	mov	r4, r0
 8006aa6:	f7ff f9ef 	bl	8005e88 <__mcmp>
 8006aaa:	2800      	cmp	r0, #0
 8006aac:	dd50      	ble.n	8006b50 <_strtod_l+0x8b8>
 8006aae:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006ab2:	9a08      	ldr	r2, [sp, #32]
 8006ab4:	0d1b      	lsrs	r3, r3, #20
 8006ab6:	051b      	lsls	r3, r3, #20
 8006ab8:	2a00      	cmp	r2, #0
 8006aba:	d06a      	beq.n	8006b92 <_strtod_l+0x8fa>
 8006abc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006ac0:	d867      	bhi.n	8006b92 <_strtod_l+0x8fa>
 8006ac2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8006ac6:	f67f ae98 	bls.w	80067fa <_strtod_l+0x562>
 8006aca:	4650      	mov	r0, sl
 8006acc:	4659      	mov	r1, fp
 8006ace:	4b09      	ldr	r3, [pc, #36]	@ (8006af4 <_strtod_l+0x85c>)
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	f7f9 fd01 	bl	80004d8 <__aeabi_dmul>
 8006ad6:	4b08      	ldr	r3, [pc, #32]	@ (8006af8 <_strtod_l+0x860>)
 8006ad8:	4682      	mov	sl, r0
 8006ada:	400b      	ands	r3, r1
 8006adc:	468b      	mov	fp, r1
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	f47f ae00 	bne.w	80066e4 <_strtod_l+0x44c>
 8006ae4:	2322      	movs	r3, #34	@ 0x22
 8006ae6:	9a05      	ldr	r2, [sp, #20]
 8006ae8:	6013      	str	r3, [r2, #0]
 8006aea:	e5fb      	b.n	80066e4 <_strtod_l+0x44c>
 8006aec:	08009628 	.word	0x08009628
 8006af0:	fffffc02 	.word	0xfffffc02
 8006af4:	39500000 	.word	0x39500000
 8006af8:	7ff00000 	.word	0x7ff00000
 8006afc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8006b00:	d165      	bne.n	8006bce <_strtod_l+0x936>
 8006b02:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8006b04:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006b08:	b35a      	cbz	r2, 8006b62 <_strtod_l+0x8ca>
 8006b0a:	4a99      	ldr	r2, [pc, #612]	@ (8006d70 <_strtod_l+0xad8>)
 8006b0c:	4293      	cmp	r3, r2
 8006b0e:	d12b      	bne.n	8006b68 <_strtod_l+0x8d0>
 8006b10:	9b08      	ldr	r3, [sp, #32]
 8006b12:	4651      	mov	r1, sl
 8006b14:	b303      	cbz	r3, 8006b58 <_strtod_l+0x8c0>
 8006b16:	465a      	mov	r2, fp
 8006b18:	4b96      	ldr	r3, [pc, #600]	@ (8006d74 <_strtod_l+0xadc>)
 8006b1a:	4013      	ands	r3, r2
 8006b1c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8006b20:	f04f 32ff 	mov.w	r2, #4294967295
 8006b24:	d81b      	bhi.n	8006b5e <_strtod_l+0x8c6>
 8006b26:	0d1b      	lsrs	r3, r3, #20
 8006b28:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8006b30:	4299      	cmp	r1, r3
 8006b32:	d119      	bne.n	8006b68 <_strtod_l+0x8d0>
 8006b34:	4b90      	ldr	r3, [pc, #576]	@ (8006d78 <_strtod_l+0xae0>)
 8006b36:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006b38:	429a      	cmp	r2, r3
 8006b3a:	d102      	bne.n	8006b42 <_strtod_l+0x8aa>
 8006b3c:	3101      	adds	r1, #1
 8006b3e:	f43f adc6 	beq.w	80066ce <_strtod_l+0x436>
 8006b42:	f04f 0a00 	mov.w	sl, #0
 8006b46:	4b8b      	ldr	r3, [pc, #556]	@ (8006d74 <_strtod_l+0xadc>)
 8006b48:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006b4a:	401a      	ands	r2, r3
 8006b4c:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8006b50:	9b08      	ldr	r3, [sp, #32]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d1b9      	bne.n	8006aca <_strtod_l+0x832>
 8006b56:	e5c5      	b.n	80066e4 <_strtod_l+0x44c>
 8006b58:	f04f 33ff 	mov.w	r3, #4294967295
 8006b5c:	e7e8      	b.n	8006b30 <_strtod_l+0x898>
 8006b5e:	4613      	mov	r3, r2
 8006b60:	e7e6      	b.n	8006b30 <_strtod_l+0x898>
 8006b62:	ea53 030a 	orrs.w	r3, r3, sl
 8006b66:	d0a2      	beq.n	8006aae <_strtod_l+0x816>
 8006b68:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006b6a:	b1db      	cbz	r3, 8006ba4 <_strtod_l+0x90c>
 8006b6c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006b6e:	4213      	tst	r3, r2
 8006b70:	d0ee      	beq.n	8006b50 <_strtod_l+0x8b8>
 8006b72:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006b74:	4650      	mov	r0, sl
 8006b76:	4659      	mov	r1, fp
 8006b78:	9a08      	ldr	r2, [sp, #32]
 8006b7a:	b1bb      	cbz	r3, 8006bac <_strtod_l+0x914>
 8006b7c:	f7ff fb68 	bl	8006250 <sulp>
 8006b80:	4602      	mov	r2, r0
 8006b82:	460b      	mov	r3, r1
 8006b84:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006b88:	f7f9 faf0 	bl	800016c <__adddf3>
 8006b8c:	4682      	mov	sl, r0
 8006b8e:	468b      	mov	fp, r1
 8006b90:	e7de      	b.n	8006b50 <_strtod_l+0x8b8>
 8006b92:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8006b96:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006b9a:	f04f 3aff 	mov.w	sl, #4294967295
 8006b9e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006ba2:	e7d5      	b.n	8006b50 <_strtod_l+0x8b8>
 8006ba4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006ba6:	ea13 0f0a 	tst.w	r3, sl
 8006baa:	e7e1      	b.n	8006b70 <_strtod_l+0x8d8>
 8006bac:	f7ff fb50 	bl	8006250 <sulp>
 8006bb0:	4602      	mov	r2, r0
 8006bb2:	460b      	mov	r3, r1
 8006bb4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006bb8:	f7f9 fad6 	bl	8000168 <__aeabi_dsub>
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	4682      	mov	sl, r0
 8006bc2:	468b      	mov	fp, r1
 8006bc4:	f7f9 fef0 	bl	80009a8 <__aeabi_dcmpeq>
 8006bc8:	2800      	cmp	r0, #0
 8006bca:	d0c1      	beq.n	8006b50 <_strtod_l+0x8b8>
 8006bcc:	e615      	b.n	80067fa <_strtod_l+0x562>
 8006bce:	4641      	mov	r1, r8
 8006bd0:	4620      	mov	r0, r4
 8006bd2:	f7ff fac9 	bl	8006168 <__ratio>
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006bdc:	4606      	mov	r6, r0
 8006bde:	460f      	mov	r7, r1
 8006be0:	f7f9 fef6 	bl	80009d0 <__aeabi_dcmple>
 8006be4:	2800      	cmp	r0, #0
 8006be6:	d06d      	beq.n	8006cc4 <_strtod_l+0xa2c>
 8006be8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d178      	bne.n	8006ce0 <_strtod_l+0xa48>
 8006bee:	f1ba 0f00 	cmp.w	sl, #0
 8006bf2:	d156      	bne.n	8006ca2 <_strtod_l+0xa0a>
 8006bf4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006bf6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d158      	bne.n	8006cb0 <_strtod_l+0xa18>
 8006bfe:	2200      	movs	r2, #0
 8006c00:	4630      	mov	r0, r6
 8006c02:	4639      	mov	r1, r7
 8006c04:	4b5d      	ldr	r3, [pc, #372]	@ (8006d7c <_strtod_l+0xae4>)
 8006c06:	f7f9 fed9 	bl	80009bc <__aeabi_dcmplt>
 8006c0a:	2800      	cmp	r0, #0
 8006c0c:	d157      	bne.n	8006cbe <_strtod_l+0xa26>
 8006c0e:	4630      	mov	r0, r6
 8006c10:	4639      	mov	r1, r7
 8006c12:	2200      	movs	r2, #0
 8006c14:	4b5a      	ldr	r3, [pc, #360]	@ (8006d80 <_strtod_l+0xae8>)
 8006c16:	f7f9 fc5f 	bl	80004d8 <__aeabi_dmul>
 8006c1a:	4606      	mov	r6, r0
 8006c1c:	460f      	mov	r7, r1
 8006c1e:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8006c22:	9606      	str	r6, [sp, #24]
 8006c24:	9307      	str	r3, [sp, #28]
 8006c26:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006c2a:	4d52      	ldr	r5, [pc, #328]	@ (8006d74 <_strtod_l+0xadc>)
 8006c2c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8006c30:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006c32:	401d      	ands	r5, r3
 8006c34:	4b53      	ldr	r3, [pc, #332]	@ (8006d84 <_strtod_l+0xaec>)
 8006c36:	429d      	cmp	r5, r3
 8006c38:	f040 80aa 	bne.w	8006d90 <_strtod_l+0xaf8>
 8006c3c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006c3e:	4650      	mov	r0, sl
 8006c40:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8006c44:	4659      	mov	r1, fp
 8006c46:	f7ff f9cf 	bl	8005fe8 <__ulp>
 8006c4a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006c4e:	f7f9 fc43 	bl	80004d8 <__aeabi_dmul>
 8006c52:	4652      	mov	r2, sl
 8006c54:	465b      	mov	r3, fp
 8006c56:	f7f9 fa89 	bl	800016c <__adddf3>
 8006c5a:	460b      	mov	r3, r1
 8006c5c:	4945      	ldr	r1, [pc, #276]	@ (8006d74 <_strtod_l+0xadc>)
 8006c5e:	4a4a      	ldr	r2, [pc, #296]	@ (8006d88 <_strtod_l+0xaf0>)
 8006c60:	4019      	ands	r1, r3
 8006c62:	4291      	cmp	r1, r2
 8006c64:	4682      	mov	sl, r0
 8006c66:	d942      	bls.n	8006cee <_strtod_l+0xa56>
 8006c68:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006c6a:	4b43      	ldr	r3, [pc, #268]	@ (8006d78 <_strtod_l+0xae0>)
 8006c6c:	429a      	cmp	r2, r3
 8006c6e:	d103      	bne.n	8006c78 <_strtod_l+0x9e0>
 8006c70:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006c72:	3301      	adds	r3, #1
 8006c74:	f43f ad2b 	beq.w	80066ce <_strtod_l+0x436>
 8006c78:	f04f 3aff 	mov.w	sl, #4294967295
 8006c7c:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 8006d78 <_strtod_l+0xae0>
 8006c80:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006c82:	9805      	ldr	r0, [sp, #20]
 8006c84:	f7fe fe7e 	bl	8005984 <_Bfree>
 8006c88:	4649      	mov	r1, r9
 8006c8a:	9805      	ldr	r0, [sp, #20]
 8006c8c:	f7fe fe7a 	bl	8005984 <_Bfree>
 8006c90:	4641      	mov	r1, r8
 8006c92:	9805      	ldr	r0, [sp, #20]
 8006c94:	f7fe fe76 	bl	8005984 <_Bfree>
 8006c98:	4621      	mov	r1, r4
 8006c9a:	9805      	ldr	r0, [sp, #20]
 8006c9c:	f7fe fe72 	bl	8005984 <_Bfree>
 8006ca0:	e618      	b.n	80068d4 <_strtod_l+0x63c>
 8006ca2:	f1ba 0f01 	cmp.w	sl, #1
 8006ca6:	d103      	bne.n	8006cb0 <_strtod_l+0xa18>
 8006ca8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	f43f ada5 	beq.w	80067fa <_strtod_l+0x562>
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	4b36      	ldr	r3, [pc, #216]	@ (8006d8c <_strtod_l+0xaf4>)
 8006cb4:	2600      	movs	r6, #0
 8006cb6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006cba:	4f30      	ldr	r7, [pc, #192]	@ (8006d7c <_strtod_l+0xae4>)
 8006cbc:	e7b3      	b.n	8006c26 <_strtod_l+0x98e>
 8006cbe:	2600      	movs	r6, #0
 8006cc0:	4f2f      	ldr	r7, [pc, #188]	@ (8006d80 <_strtod_l+0xae8>)
 8006cc2:	e7ac      	b.n	8006c1e <_strtod_l+0x986>
 8006cc4:	4630      	mov	r0, r6
 8006cc6:	4639      	mov	r1, r7
 8006cc8:	4b2d      	ldr	r3, [pc, #180]	@ (8006d80 <_strtod_l+0xae8>)
 8006cca:	2200      	movs	r2, #0
 8006ccc:	f7f9 fc04 	bl	80004d8 <__aeabi_dmul>
 8006cd0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006cd2:	4606      	mov	r6, r0
 8006cd4:	460f      	mov	r7, r1
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d0a1      	beq.n	8006c1e <_strtod_l+0x986>
 8006cda:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8006cde:	e7a2      	b.n	8006c26 <_strtod_l+0x98e>
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	4b26      	ldr	r3, [pc, #152]	@ (8006d7c <_strtod_l+0xae4>)
 8006ce4:	4616      	mov	r6, r2
 8006ce6:	461f      	mov	r7, r3
 8006ce8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006cec:	e79b      	b.n	8006c26 <_strtod_l+0x98e>
 8006cee:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8006cf2:	9b08      	ldr	r3, [sp, #32]
 8006cf4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d1c1      	bne.n	8006c80 <_strtod_l+0x9e8>
 8006cfc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006d00:	0d1b      	lsrs	r3, r3, #20
 8006d02:	051b      	lsls	r3, r3, #20
 8006d04:	429d      	cmp	r5, r3
 8006d06:	d1bb      	bne.n	8006c80 <_strtod_l+0x9e8>
 8006d08:	4630      	mov	r0, r6
 8006d0a:	4639      	mov	r1, r7
 8006d0c:	f7fa fa36 	bl	800117c <__aeabi_d2lz>
 8006d10:	f7f9 fbb4 	bl	800047c <__aeabi_l2d>
 8006d14:	4602      	mov	r2, r0
 8006d16:	460b      	mov	r3, r1
 8006d18:	4630      	mov	r0, r6
 8006d1a:	4639      	mov	r1, r7
 8006d1c:	f7f9 fa24 	bl	8000168 <__aeabi_dsub>
 8006d20:	460b      	mov	r3, r1
 8006d22:	4602      	mov	r2, r0
 8006d24:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8006d28:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8006d2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006d2e:	ea46 060a 	orr.w	r6, r6, sl
 8006d32:	431e      	orrs	r6, r3
 8006d34:	d069      	beq.n	8006e0a <_strtod_l+0xb72>
 8006d36:	a30a      	add	r3, pc, #40	@ (adr r3, 8006d60 <_strtod_l+0xac8>)
 8006d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d3c:	f7f9 fe3e 	bl	80009bc <__aeabi_dcmplt>
 8006d40:	2800      	cmp	r0, #0
 8006d42:	f47f accf 	bne.w	80066e4 <_strtod_l+0x44c>
 8006d46:	a308      	add	r3, pc, #32	@ (adr r3, 8006d68 <_strtod_l+0xad0>)
 8006d48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d4c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006d50:	f7f9 fe52 	bl	80009f8 <__aeabi_dcmpgt>
 8006d54:	2800      	cmp	r0, #0
 8006d56:	d093      	beq.n	8006c80 <_strtod_l+0x9e8>
 8006d58:	e4c4      	b.n	80066e4 <_strtod_l+0x44c>
 8006d5a:	bf00      	nop
 8006d5c:	f3af 8000 	nop.w
 8006d60:	94a03595 	.word	0x94a03595
 8006d64:	3fdfffff 	.word	0x3fdfffff
 8006d68:	35afe535 	.word	0x35afe535
 8006d6c:	3fe00000 	.word	0x3fe00000
 8006d70:	000fffff 	.word	0x000fffff
 8006d74:	7ff00000 	.word	0x7ff00000
 8006d78:	7fefffff 	.word	0x7fefffff
 8006d7c:	3ff00000 	.word	0x3ff00000
 8006d80:	3fe00000 	.word	0x3fe00000
 8006d84:	7fe00000 	.word	0x7fe00000
 8006d88:	7c9fffff 	.word	0x7c9fffff
 8006d8c:	bff00000 	.word	0xbff00000
 8006d90:	9b08      	ldr	r3, [sp, #32]
 8006d92:	b323      	cbz	r3, 8006dde <_strtod_l+0xb46>
 8006d94:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8006d98:	d821      	bhi.n	8006dde <_strtod_l+0xb46>
 8006d9a:	a327      	add	r3, pc, #156	@ (adr r3, 8006e38 <_strtod_l+0xba0>)
 8006d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006da0:	4630      	mov	r0, r6
 8006da2:	4639      	mov	r1, r7
 8006da4:	f7f9 fe14 	bl	80009d0 <__aeabi_dcmple>
 8006da8:	b1a0      	cbz	r0, 8006dd4 <_strtod_l+0xb3c>
 8006daa:	4639      	mov	r1, r7
 8006dac:	4630      	mov	r0, r6
 8006dae:	f7f9 fe6b 	bl	8000a88 <__aeabi_d2uiz>
 8006db2:	2801      	cmp	r0, #1
 8006db4:	bf38      	it	cc
 8006db6:	2001      	movcc	r0, #1
 8006db8:	f7f9 fb14 	bl	80003e4 <__aeabi_ui2d>
 8006dbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006dbe:	4606      	mov	r6, r0
 8006dc0:	460f      	mov	r7, r1
 8006dc2:	b9fb      	cbnz	r3, 8006e04 <_strtod_l+0xb6c>
 8006dc4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006dc8:	9014      	str	r0, [sp, #80]	@ 0x50
 8006dca:	9315      	str	r3, [sp, #84]	@ 0x54
 8006dcc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8006dd0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8006dd4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006dd6:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8006dda:	1b5b      	subs	r3, r3, r5
 8006ddc:	9311      	str	r3, [sp, #68]	@ 0x44
 8006dde:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006de2:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8006de6:	f7ff f8ff 	bl	8005fe8 <__ulp>
 8006dea:	4602      	mov	r2, r0
 8006dec:	460b      	mov	r3, r1
 8006dee:	4650      	mov	r0, sl
 8006df0:	4659      	mov	r1, fp
 8006df2:	f7f9 fb71 	bl	80004d8 <__aeabi_dmul>
 8006df6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8006dfa:	f7f9 f9b7 	bl	800016c <__adddf3>
 8006dfe:	4682      	mov	sl, r0
 8006e00:	468b      	mov	fp, r1
 8006e02:	e776      	b.n	8006cf2 <_strtod_l+0xa5a>
 8006e04:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8006e08:	e7e0      	b.n	8006dcc <_strtod_l+0xb34>
 8006e0a:	a30d      	add	r3, pc, #52	@ (adr r3, 8006e40 <_strtod_l+0xba8>)
 8006e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e10:	f7f9 fdd4 	bl	80009bc <__aeabi_dcmplt>
 8006e14:	e79e      	b.n	8006d54 <_strtod_l+0xabc>
 8006e16:	2300      	movs	r3, #0
 8006e18:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006e1a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006e1c:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8006e1e:	6013      	str	r3, [r2, #0]
 8006e20:	f7ff ba77 	b.w	8006312 <_strtod_l+0x7a>
 8006e24:	2a65      	cmp	r2, #101	@ 0x65
 8006e26:	f43f ab6e 	beq.w	8006506 <_strtod_l+0x26e>
 8006e2a:	2a45      	cmp	r2, #69	@ 0x45
 8006e2c:	f43f ab6b 	beq.w	8006506 <_strtod_l+0x26e>
 8006e30:	2301      	movs	r3, #1
 8006e32:	f7ff bba6 	b.w	8006582 <_strtod_l+0x2ea>
 8006e36:	bf00      	nop
 8006e38:	ffc00000 	.word	0xffc00000
 8006e3c:	41dfffff 	.word	0x41dfffff
 8006e40:	94a03595 	.word	0x94a03595
 8006e44:	3fcfffff 	.word	0x3fcfffff

08006e48 <_strtod_r>:
 8006e48:	4b01      	ldr	r3, [pc, #4]	@ (8006e50 <_strtod_r+0x8>)
 8006e4a:	f7ff ba25 	b.w	8006298 <_strtod_l>
 8006e4e:	bf00      	nop
 8006e50:	2000008c 	.word	0x2000008c

08006e54 <_strtol_l.constprop.0>:
 8006e54:	2b24      	cmp	r3, #36	@ 0x24
 8006e56:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e5a:	4686      	mov	lr, r0
 8006e5c:	4690      	mov	r8, r2
 8006e5e:	d801      	bhi.n	8006e64 <_strtol_l.constprop.0+0x10>
 8006e60:	2b01      	cmp	r3, #1
 8006e62:	d106      	bne.n	8006e72 <_strtol_l.constprop.0+0x1e>
 8006e64:	f7fd fdb2 	bl	80049cc <__errno>
 8006e68:	2316      	movs	r3, #22
 8006e6a:	6003      	str	r3, [r0, #0]
 8006e6c:	2000      	movs	r0, #0
 8006e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e72:	460d      	mov	r5, r1
 8006e74:	4833      	ldr	r0, [pc, #204]	@ (8006f44 <_strtol_l.constprop.0+0xf0>)
 8006e76:	462a      	mov	r2, r5
 8006e78:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006e7c:	5d06      	ldrb	r6, [r0, r4]
 8006e7e:	f016 0608 	ands.w	r6, r6, #8
 8006e82:	d1f8      	bne.n	8006e76 <_strtol_l.constprop.0+0x22>
 8006e84:	2c2d      	cmp	r4, #45	@ 0x2d
 8006e86:	d12d      	bne.n	8006ee4 <_strtol_l.constprop.0+0x90>
 8006e88:	2601      	movs	r6, #1
 8006e8a:	782c      	ldrb	r4, [r5, #0]
 8006e8c:	1c95      	adds	r5, r2, #2
 8006e8e:	f033 0210 	bics.w	r2, r3, #16
 8006e92:	d109      	bne.n	8006ea8 <_strtol_l.constprop.0+0x54>
 8006e94:	2c30      	cmp	r4, #48	@ 0x30
 8006e96:	d12a      	bne.n	8006eee <_strtol_l.constprop.0+0x9a>
 8006e98:	782a      	ldrb	r2, [r5, #0]
 8006e9a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006e9e:	2a58      	cmp	r2, #88	@ 0x58
 8006ea0:	d125      	bne.n	8006eee <_strtol_l.constprop.0+0x9a>
 8006ea2:	2310      	movs	r3, #16
 8006ea4:	786c      	ldrb	r4, [r5, #1]
 8006ea6:	3502      	adds	r5, #2
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8006eae:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006eb2:	fbbc f9f3 	udiv	r9, ip, r3
 8006eb6:	4610      	mov	r0, r2
 8006eb8:	fb03 ca19 	mls	sl, r3, r9, ip
 8006ebc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8006ec0:	2f09      	cmp	r7, #9
 8006ec2:	d81b      	bhi.n	8006efc <_strtol_l.constprop.0+0xa8>
 8006ec4:	463c      	mov	r4, r7
 8006ec6:	42a3      	cmp	r3, r4
 8006ec8:	dd27      	ble.n	8006f1a <_strtol_l.constprop.0+0xc6>
 8006eca:	1c57      	adds	r7, r2, #1
 8006ecc:	d007      	beq.n	8006ede <_strtol_l.constprop.0+0x8a>
 8006ece:	4581      	cmp	r9, r0
 8006ed0:	d320      	bcc.n	8006f14 <_strtol_l.constprop.0+0xc0>
 8006ed2:	d101      	bne.n	8006ed8 <_strtol_l.constprop.0+0x84>
 8006ed4:	45a2      	cmp	sl, r4
 8006ed6:	db1d      	blt.n	8006f14 <_strtol_l.constprop.0+0xc0>
 8006ed8:	2201      	movs	r2, #1
 8006eda:	fb00 4003 	mla	r0, r0, r3, r4
 8006ede:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006ee2:	e7eb      	b.n	8006ebc <_strtol_l.constprop.0+0x68>
 8006ee4:	2c2b      	cmp	r4, #43	@ 0x2b
 8006ee6:	bf04      	itt	eq
 8006ee8:	782c      	ldrbeq	r4, [r5, #0]
 8006eea:	1c95      	addeq	r5, r2, #2
 8006eec:	e7cf      	b.n	8006e8e <_strtol_l.constprop.0+0x3a>
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d1da      	bne.n	8006ea8 <_strtol_l.constprop.0+0x54>
 8006ef2:	2c30      	cmp	r4, #48	@ 0x30
 8006ef4:	bf0c      	ite	eq
 8006ef6:	2308      	moveq	r3, #8
 8006ef8:	230a      	movne	r3, #10
 8006efa:	e7d5      	b.n	8006ea8 <_strtol_l.constprop.0+0x54>
 8006efc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8006f00:	2f19      	cmp	r7, #25
 8006f02:	d801      	bhi.n	8006f08 <_strtol_l.constprop.0+0xb4>
 8006f04:	3c37      	subs	r4, #55	@ 0x37
 8006f06:	e7de      	b.n	8006ec6 <_strtol_l.constprop.0+0x72>
 8006f08:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8006f0c:	2f19      	cmp	r7, #25
 8006f0e:	d804      	bhi.n	8006f1a <_strtol_l.constprop.0+0xc6>
 8006f10:	3c57      	subs	r4, #87	@ 0x57
 8006f12:	e7d8      	b.n	8006ec6 <_strtol_l.constprop.0+0x72>
 8006f14:	f04f 32ff 	mov.w	r2, #4294967295
 8006f18:	e7e1      	b.n	8006ede <_strtol_l.constprop.0+0x8a>
 8006f1a:	1c53      	adds	r3, r2, #1
 8006f1c:	d108      	bne.n	8006f30 <_strtol_l.constprop.0+0xdc>
 8006f1e:	2322      	movs	r3, #34	@ 0x22
 8006f20:	4660      	mov	r0, ip
 8006f22:	f8ce 3000 	str.w	r3, [lr]
 8006f26:	f1b8 0f00 	cmp.w	r8, #0
 8006f2a:	d0a0      	beq.n	8006e6e <_strtol_l.constprop.0+0x1a>
 8006f2c:	1e69      	subs	r1, r5, #1
 8006f2e:	e006      	b.n	8006f3e <_strtol_l.constprop.0+0xea>
 8006f30:	b106      	cbz	r6, 8006f34 <_strtol_l.constprop.0+0xe0>
 8006f32:	4240      	negs	r0, r0
 8006f34:	f1b8 0f00 	cmp.w	r8, #0
 8006f38:	d099      	beq.n	8006e6e <_strtol_l.constprop.0+0x1a>
 8006f3a:	2a00      	cmp	r2, #0
 8006f3c:	d1f6      	bne.n	8006f2c <_strtol_l.constprop.0+0xd8>
 8006f3e:	f8c8 1000 	str.w	r1, [r8]
 8006f42:	e794      	b.n	8006e6e <_strtol_l.constprop.0+0x1a>
 8006f44:	08009651 	.word	0x08009651

08006f48 <_strtol_r>:
 8006f48:	f7ff bf84 	b.w	8006e54 <_strtol_l.constprop.0>

08006f4c <__ssputs_r>:
 8006f4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f50:	461f      	mov	r7, r3
 8006f52:	688e      	ldr	r6, [r1, #8]
 8006f54:	4682      	mov	sl, r0
 8006f56:	42be      	cmp	r6, r7
 8006f58:	460c      	mov	r4, r1
 8006f5a:	4690      	mov	r8, r2
 8006f5c:	680b      	ldr	r3, [r1, #0]
 8006f5e:	d82d      	bhi.n	8006fbc <__ssputs_r+0x70>
 8006f60:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006f64:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006f68:	d026      	beq.n	8006fb8 <__ssputs_r+0x6c>
 8006f6a:	6965      	ldr	r5, [r4, #20]
 8006f6c:	6909      	ldr	r1, [r1, #16]
 8006f6e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006f72:	eba3 0901 	sub.w	r9, r3, r1
 8006f76:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006f7a:	1c7b      	adds	r3, r7, #1
 8006f7c:	444b      	add	r3, r9
 8006f7e:	106d      	asrs	r5, r5, #1
 8006f80:	429d      	cmp	r5, r3
 8006f82:	bf38      	it	cc
 8006f84:	461d      	movcc	r5, r3
 8006f86:	0553      	lsls	r3, r2, #21
 8006f88:	d527      	bpl.n	8006fda <__ssputs_r+0x8e>
 8006f8a:	4629      	mov	r1, r5
 8006f8c:	f7fe fc2e 	bl	80057ec <_malloc_r>
 8006f90:	4606      	mov	r6, r0
 8006f92:	b360      	cbz	r0, 8006fee <__ssputs_r+0xa2>
 8006f94:	464a      	mov	r2, r9
 8006f96:	6921      	ldr	r1, [r4, #16]
 8006f98:	f7fd fd53 	bl	8004a42 <memcpy>
 8006f9c:	89a3      	ldrh	r3, [r4, #12]
 8006f9e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006fa2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006fa6:	81a3      	strh	r3, [r4, #12]
 8006fa8:	6126      	str	r6, [r4, #16]
 8006faa:	444e      	add	r6, r9
 8006fac:	6026      	str	r6, [r4, #0]
 8006fae:	463e      	mov	r6, r7
 8006fb0:	6165      	str	r5, [r4, #20]
 8006fb2:	eba5 0509 	sub.w	r5, r5, r9
 8006fb6:	60a5      	str	r5, [r4, #8]
 8006fb8:	42be      	cmp	r6, r7
 8006fba:	d900      	bls.n	8006fbe <__ssputs_r+0x72>
 8006fbc:	463e      	mov	r6, r7
 8006fbe:	4632      	mov	r2, r6
 8006fc0:	4641      	mov	r1, r8
 8006fc2:	6820      	ldr	r0, [r4, #0]
 8006fc4:	f000 fb63 	bl	800768e <memmove>
 8006fc8:	2000      	movs	r0, #0
 8006fca:	68a3      	ldr	r3, [r4, #8]
 8006fcc:	1b9b      	subs	r3, r3, r6
 8006fce:	60a3      	str	r3, [r4, #8]
 8006fd0:	6823      	ldr	r3, [r4, #0]
 8006fd2:	4433      	add	r3, r6
 8006fd4:	6023      	str	r3, [r4, #0]
 8006fd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fda:	462a      	mov	r2, r5
 8006fdc:	f000 ff39 	bl	8007e52 <_realloc_r>
 8006fe0:	4606      	mov	r6, r0
 8006fe2:	2800      	cmp	r0, #0
 8006fe4:	d1e0      	bne.n	8006fa8 <__ssputs_r+0x5c>
 8006fe6:	4650      	mov	r0, sl
 8006fe8:	6921      	ldr	r1, [r4, #16]
 8006fea:	f7fe fb8d 	bl	8005708 <_free_r>
 8006fee:	230c      	movs	r3, #12
 8006ff0:	f8ca 3000 	str.w	r3, [sl]
 8006ff4:	89a3      	ldrh	r3, [r4, #12]
 8006ff6:	f04f 30ff 	mov.w	r0, #4294967295
 8006ffa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ffe:	81a3      	strh	r3, [r4, #12]
 8007000:	e7e9      	b.n	8006fd6 <__ssputs_r+0x8a>
	...

08007004 <_svfiprintf_r>:
 8007004:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007008:	4698      	mov	r8, r3
 800700a:	898b      	ldrh	r3, [r1, #12]
 800700c:	4607      	mov	r7, r0
 800700e:	061b      	lsls	r3, r3, #24
 8007010:	460d      	mov	r5, r1
 8007012:	4614      	mov	r4, r2
 8007014:	b09d      	sub	sp, #116	@ 0x74
 8007016:	d510      	bpl.n	800703a <_svfiprintf_r+0x36>
 8007018:	690b      	ldr	r3, [r1, #16]
 800701a:	b973      	cbnz	r3, 800703a <_svfiprintf_r+0x36>
 800701c:	2140      	movs	r1, #64	@ 0x40
 800701e:	f7fe fbe5 	bl	80057ec <_malloc_r>
 8007022:	6028      	str	r0, [r5, #0]
 8007024:	6128      	str	r0, [r5, #16]
 8007026:	b930      	cbnz	r0, 8007036 <_svfiprintf_r+0x32>
 8007028:	230c      	movs	r3, #12
 800702a:	603b      	str	r3, [r7, #0]
 800702c:	f04f 30ff 	mov.w	r0, #4294967295
 8007030:	b01d      	add	sp, #116	@ 0x74
 8007032:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007036:	2340      	movs	r3, #64	@ 0x40
 8007038:	616b      	str	r3, [r5, #20]
 800703a:	2300      	movs	r3, #0
 800703c:	9309      	str	r3, [sp, #36]	@ 0x24
 800703e:	2320      	movs	r3, #32
 8007040:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007044:	2330      	movs	r3, #48	@ 0x30
 8007046:	f04f 0901 	mov.w	r9, #1
 800704a:	f8cd 800c 	str.w	r8, [sp, #12]
 800704e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80071e8 <_svfiprintf_r+0x1e4>
 8007052:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007056:	4623      	mov	r3, r4
 8007058:	469a      	mov	sl, r3
 800705a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800705e:	b10a      	cbz	r2, 8007064 <_svfiprintf_r+0x60>
 8007060:	2a25      	cmp	r2, #37	@ 0x25
 8007062:	d1f9      	bne.n	8007058 <_svfiprintf_r+0x54>
 8007064:	ebba 0b04 	subs.w	fp, sl, r4
 8007068:	d00b      	beq.n	8007082 <_svfiprintf_r+0x7e>
 800706a:	465b      	mov	r3, fp
 800706c:	4622      	mov	r2, r4
 800706e:	4629      	mov	r1, r5
 8007070:	4638      	mov	r0, r7
 8007072:	f7ff ff6b 	bl	8006f4c <__ssputs_r>
 8007076:	3001      	adds	r0, #1
 8007078:	f000 80a7 	beq.w	80071ca <_svfiprintf_r+0x1c6>
 800707c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800707e:	445a      	add	r2, fp
 8007080:	9209      	str	r2, [sp, #36]	@ 0x24
 8007082:	f89a 3000 	ldrb.w	r3, [sl]
 8007086:	2b00      	cmp	r3, #0
 8007088:	f000 809f 	beq.w	80071ca <_svfiprintf_r+0x1c6>
 800708c:	2300      	movs	r3, #0
 800708e:	f04f 32ff 	mov.w	r2, #4294967295
 8007092:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007096:	f10a 0a01 	add.w	sl, sl, #1
 800709a:	9304      	str	r3, [sp, #16]
 800709c:	9307      	str	r3, [sp, #28]
 800709e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80070a2:	931a      	str	r3, [sp, #104]	@ 0x68
 80070a4:	4654      	mov	r4, sl
 80070a6:	2205      	movs	r2, #5
 80070a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070ac:	484e      	ldr	r0, [pc, #312]	@ (80071e8 <_svfiprintf_r+0x1e4>)
 80070ae:	f7fd fcba 	bl	8004a26 <memchr>
 80070b2:	9a04      	ldr	r2, [sp, #16]
 80070b4:	b9d8      	cbnz	r0, 80070ee <_svfiprintf_r+0xea>
 80070b6:	06d0      	lsls	r0, r2, #27
 80070b8:	bf44      	itt	mi
 80070ba:	2320      	movmi	r3, #32
 80070bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80070c0:	0711      	lsls	r1, r2, #28
 80070c2:	bf44      	itt	mi
 80070c4:	232b      	movmi	r3, #43	@ 0x2b
 80070c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80070ca:	f89a 3000 	ldrb.w	r3, [sl]
 80070ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80070d0:	d015      	beq.n	80070fe <_svfiprintf_r+0xfa>
 80070d2:	4654      	mov	r4, sl
 80070d4:	2000      	movs	r0, #0
 80070d6:	f04f 0c0a 	mov.w	ip, #10
 80070da:	9a07      	ldr	r2, [sp, #28]
 80070dc:	4621      	mov	r1, r4
 80070de:	f811 3b01 	ldrb.w	r3, [r1], #1
 80070e2:	3b30      	subs	r3, #48	@ 0x30
 80070e4:	2b09      	cmp	r3, #9
 80070e6:	d94b      	bls.n	8007180 <_svfiprintf_r+0x17c>
 80070e8:	b1b0      	cbz	r0, 8007118 <_svfiprintf_r+0x114>
 80070ea:	9207      	str	r2, [sp, #28]
 80070ec:	e014      	b.n	8007118 <_svfiprintf_r+0x114>
 80070ee:	eba0 0308 	sub.w	r3, r0, r8
 80070f2:	fa09 f303 	lsl.w	r3, r9, r3
 80070f6:	4313      	orrs	r3, r2
 80070f8:	46a2      	mov	sl, r4
 80070fa:	9304      	str	r3, [sp, #16]
 80070fc:	e7d2      	b.n	80070a4 <_svfiprintf_r+0xa0>
 80070fe:	9b03      	ldr	r3, [sp, #12]
 8007100:	1d19      	adds	r1, r3, #4
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	9103      	str	r1, [sp, #12]
 8007106:	2b00      	cmp	r3, #0
 8007108:	bfbb      	ittet	lt
 800710a:	425b      	neglt	r3, r3
 800710c:	f042 0202 	orrlt.w	r2, r2, #2
 8007110:	9307      	strge	r3, [sp, #28]
 8007112:	9307      	strlt	r3, [sp, #28]
 8007114:	bfb8      	it	lt
 8007116:	9204      	strlt	r2, [sp, #16]
 8007118:	7823      	ldrb	r3, [r4, #0]
 800711a:	2b2e      	cmp	r3, #46	@ 0x2e
 800711c:	d10a      	bne.n	8007134 <_svfiprintf_r+0x130>
 800711e:	7863      	ldrb	r3, [r4, #1]
 8007120:	2b2a      	cmp	r3, #42	@ 0x2a
 8007122:	d132      	bne.n	800718a <_svfiprintf_r+0x186>
 8007124:	9b03      	ldr	r3, [sp, #12]
 8007126:	3402      	adds	r4, #2
 8007128:	1d1a      	adds	r2, r3, #4
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	9203      	str	r2, [sp, #12]
 800712e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007132:	9305      	str	r3, [sp, #20]
 8007134:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80071ec <_svfiprintf_r+0x1e8>
 8007138:	2203      	movs	r2, #3
 800713a:	4650      	mov	r0, sl
 800713c:	7821      	ldrb	r1, [r4, #0]
 800713e:	f7fd fc72 	bl	8004a26 <memchr>
 8007142:	b138      	cbz	r0, 8007154 <_svfiprintf_r+0x150>
 8007144:	2240      	movs	r2, #64	@ 0x40
 8007146:	9b04      	ldr	r3, [sp, #16]
 8007148:	eba0 000a 	sub.w	r0, r0, sl
 800714c:	4082      	lsls	r2, r0
 800714e:	4313      	orrs	r3, r2
 8007150:	3401      	adds	r4, #1
 8007152:	9304      	str	r3, [sp, #16]
 8007154:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007158:	2206      	movs	r2, #6
 800715a:	4825      	ldr	r0, [pc, #148]	@ (80071f0 <_svfiprintf_r+0x1ec>)
 800715c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007160:	f7fd fc61 	bl	8004a26 <memchr>
 8007164:	2800      	cmp	r0, #0
 8007166:	d036      	beq.n	80071d6 <_svfiprintf_r+0x1d2>
 8007168:	4b22      	ldr	r3, [pc, #136]	@ (80071f4 <_svfiprintf_r+0x1f0>)
 800716a:	bb1b      	cbnz	r3, 80071b4 <_svfiprintf_r+0x1b0>
 800716c:	9b03      	ldr	r3, [sp, #12]
 800716e:	3307      	adds	r3, #7
 8007170:	f023 0307 	bic.w	r3, r3, #7
 8007174:	3308      	adds	r3, #8
 8007176:	9303      	str	r3, [sp, #12]
 8007178:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800717a:	4433      	add	r3, r6
 800717c:	9309      	str	r3, [sp, #36]	@ 0x24
 800717e:	e76a      	b.n	8007056 <_svfiprintf_r+0x52>
 8007180:	460c      	mov	r4, r1
 8007182:	2001      	movs	r0, #1
 8007184:	fb0c 3202 	mla	r2, ip, r2, r3
 8007188:	e7a8      	b.n	80070dc <_svfiprintf_r+0xd8>
 800718a:	2300      	movs	r3, #0
 800718c:	f04f 0c0a 	mov.w	ip, #10
 8007190:	4619      	mov	r1, r3
 8007192:	3401      	adds	r4, #1
 8007194:	9305      	str	r3, [sp, #20]
 8007196:	4620      	mov	r0, r4
 8007198:	f810 2b01 	ldrb.w	r2, [r0], #1
 800719c:	3a30      	subs	r2, #48	@ 0x30
 800719e:	2a09      	cmp	r2, #9
 80071a0:	d903      	bls.n	80071aa <_svfiprintf_r+0x1a6>
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d0c6      	beq.n	8007134 <_svfiprintf_r+0x130>
 80071a6:	9105      	str	r1, [sp, #20]
 80071a8:	e7c4      	b.n	8007134 <_svfiprintf_r+0x130>
 80071aa:	4604      	mov	r4, r0
 80071ac:	2301      	movs	r3, #1
 80071ae:	fb0c 2101 	mla	r1, ip, r1, r2
 80071b2:	e7f0      	b.n	8007196 <_svfiprintf_r+0x192>
 80071b4:	ab03      	add	r3, sp, #12
 80071b6:	9300      	str	r3, [sp, #0]
 80071b8:	462a      	mov	r2, r5
 80071ba:	4638      	mov	r0, r7
 80071bc:	4b0e      	ldr	r3, [pc, #56]	@ (80071f8 <_svfiprintf_r+0x1f4>)
 80071be:	a904      	add	r1, sp, #16
 80071c0:	f7fc fbba 	bl	8003938 <_printf_float>
 80071c4:	1c42      	adds	r2, r0, #1
 80071c6:	4606      	mov	r6, r0
 80071c8:	d1d6      	bne.n	8007178 <_svfiprintf_r+0x174>
 80071ca:	89ab      	ldrh	r3, [r5, #12]
 80071cc:	065b      	lsls	r3, r3, #25
 80071ce:	f53f af2d 	bmi.w	800702c <_svfiprintf_r+0x28>
 80071d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80071d4:	e72c      	b.n	8007030 <_svfiprintf_r+0x2c>
 80071d6:	ab03      	add	r3, sp, #12
 80071d8:	9300      	str	r3, [sp, #0]
 80071da:	462a      	mov	r2, r5
 80071dc:	4638      	mov	r0, r7
 80071de:	4b06      	ldr	r3, [pc, #24]	@ (80071f8 <_svfiprintf_r+0x1f4>)
 80071e0:	a904      	add	r1, sp, #16
 80071e2:	f7fc fe47 	bl	8003e74 <_printf_i>
 80071e6:	e7ed      	b.n	80071c4 <_svfiprintf_r+0x1c0>
 80071e8:	08009751 	.word	0x08009751
 80071ec:	08009757 	.word	0x08009757
 80071f0:	0800975b 	.word	0x0800975b
 80071f4:	08003939 	.word	0x08003939
 80071f8:	08006f4d 	.word	0x08006f4d

080071fc <__sfputc_r>:
 80071fc:	6893      	ldr	r3, [r2, #8]
 80071fe:	b410      	push	{r4}
 8007200:	3b01      	subs	r3, #1
 8007202:	2b00      	cmp	r3, #0
 8007204:	6093      	str	r3, [r2, #8]
 8007206:	da07      	bge.n	8007218 <__sfputc_r+0x1c>
 8007208:	6994      	ldr	r4, [r2, #24]
 800720a:	42a3      	cmp	r3, r4
 800720c:	db01      	blt.n	8007212 <__sfputc_r+0x16>
 800720e:	290a      	cmp	r1, #10
 8007210:	d102      	bne.n	8007218 <__sfputc_r+0x1c>
 8007212:	bc10      	pop	{r4}
 8007214:	f7fd baf3 	b.w	80047fe <__swbuf_r>
 8007218:	6813      	ldr	r3, [r2, #0]
 800721a:	1c58      	adds	r0, r3, #1
 800721c:	6010      	str	r0, [r2, #0]
 800721e:	7019      	strb	r1, [r3, #0]
 8007220:	4608      	mov	r0, r1
 8007222:	bc10      	pop	{r4}
 8007224:	4770      	bx	lr

08007226 <__sfputs_r>:
 8007226:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007228:	4606      	mov	r6, r0
 800722a:	460f      	mov	r7, r1
 800722c:	4614      	mov	r4, r2
 800722e:	18d5      	adds	r5, r2, r3
 8007230:	42ac      	cmp	r4, r5
 8007232:	d101      	bne.n	8007238 <__sfputs_r+0x12>
 8007234:	2000      	movs	r0, #0
 8007236:	e007      	b.n	8007248 <__sfputs_r+0x22>
 8007238:	463a      	mov	r2, r7
 800723a:	4630      	mov	r0, r6
 800723c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007240:	f7ff ffdc 	bl	80071fc <__sfputc_r>
 8007244:	1c43      	adds	r3, r0, #1
 8007246:	d1f3      	bne.n	8007230 <__sfputs_r+0xa>
 8007248:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800724c <_vfiprintf_r>:
 800724c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007250:	460d      	mov	r5, r1
 8007252:	4614      	mov	r4, r2
 8007254:	4698      	mov	r8, r3
 8007256:	4606      	mov	r6, r0
 8007258:	b09d      	sub	sp, #116	@ 0x74
 800725a:	b118      	cbz	r0, 8007264 <_vfiprintf_r+0x18>
 800725c:	6a03      	ldr	r3, [r0, #32]
 800725e:	b90b      	cbnz	r3, 8007264 <_vfiprintf_r+0x18>
 8007260:	f7fd f9c4 	bl	80045ec <__sinit>
 8007264:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007266:	07d9      	lsls	r1, r3, #31
 8007268:	d405      	bmi.n	8007276 <_vfiprintf_r+0x2a>
 800726a:	89ab      	ldrh	r3, [r5, #12]
 800726c:	059a      	lsls	r2, r3, #22
 800726e:	d402      	bmi.n	8007276 <_vfiprintf_r+0x2a>
 8007270:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007272:	f7fd fbd6 	bl	8004a22 <__retarget_lock_acquire_recursive>
 8007276:	89ab      	ldrh	r3, [r5, #12]
 8007278:	071b      	lsls	r3, r3, #28
 800727a:	d501      	bpl.n	8007280 <_vfiprintf_r+0x34>
 800727c:	692b      	ldr	r3, [r5, #16]
 800727e:	b99b      	cbnz	r3, 80072a8 <_vfiprintf_r+0x5c>
 8007280:	4629      	mov	r1, r5
 8007282:	4630      	mov	r0, r6
 8007284:	f7fd fafa 	bl	800487c <__swsetup_r>
 8007288:	b170      	cbz	r0, 80072a8 <_vfiprintf_r+0x5c>
 800728a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800728c:	07dc      	lsls	r4, r3, #31
 800728e:	d504      	bpl.n	800729a <_vfiprintf_r+0x4e>
 8007290:	f04f 30ff 	mov.w	r0, #4294967295
 8007294:	b01d      	add	sp, #116	@ 0x74
 8007296:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800729a:	89ab      	ldrh	r3, [r5, #12]
 800729c:	0598      	lsls	r0, r3, #22
 800729e:	d4f7      	bmi.n	8007290 <_vfiprintf_r+0x44>
 80072a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80072a2:	f7fd fbbf 	bl	8004a24 <__retarget_lock_release_recursive>
 80072a6:	e7f3      	b.n	8007290 <_vfiprintf_r+0x44>
 80072a8:	2300      	movs	r3, #0
 80072aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80072ac:	2320      	movs	r3, #32
 80072ae:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80072b2:	2330      	movs	r3, #48	@ 0x30
 80072b4:	f04f 0901 	mov.w	r9, #1
 80072b8:	f8cd 800c 	str.w	r8, [sp, #12]
 80072bc:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8007468 <_vfiprintf_r+0x21c>
 80072c0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80072c4:	4623      	mov	r3, r4
 80072c6:	469a      	mov	sl, r3
 80072c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80072cc:	b10a      	cbz	r2, 80072d2 <_vfiprintf_r+0x86>
 80072ce:	2a25      	cmp	r2, #37	@ 0x25
 80072d0:	d1f9      	bne.n	80072c6 <_vfiprintf_r+0x7a>
 80072d2:	ebba 0b04 	subs.w	fp, sl, r4
 80072d6:	d00b      	beq.n	80072f0 <_vfiprintf_r+0xa4>
 80072d8:	465b      	mov	r3, fp
 80072da:	4622      	mov	r2, r4
 80072dc:	4629      	mov	r1, r5
 80072de:	4630      	mov	r0, r6
 80072e0:	f7ff ffa1 	bl	8007226 <__sfputs_r>
 80072e4:	3001      	adds	r0, #1
 80072e6:	f000 80a7 	beq.w	8007438 <_vfiprintf_r+0x1ec>
 80072ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80072ec:	445a      	add	r2, fp
 80072ee:	9209      	str	r2, [sp, #36]	@ 0x24
 80072f0:	f89a 3000 	ldrb.w	r3, [sl]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	f000 809f 	beq.w	8007438 <_vfiprintf_r+0x1ec>
 80072fa:	2300      	movs	r3, #0
 80072fc:	f04f 32ff 	mov.w	r2, #4294967295
 8007300:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007304:	f10a 0a01 	add.w	sl, sl, #1
 8007308:	9304      	str	r3, [sp, #16]
 800730a:	9307      	str	r3, [sp, #28]
 800730c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007310:	931a      	str	r3, [sp, #104]	@ 0x68
 8007312:	4654      	mov	r4, sl
 8007314:	2205      	movs	r2, #5
 8007316:	f814 1b01 	ldrb.w	r1, [r4], #1
 800731a:	4853      	ldr	r0, [pc, #332]	@ (8007468 <_vfiprintf_r+0x21c>)
 800731c:	f7fd fb83 	bl	8004a26 <memchr>
 8007320:	9a04      	ldr	r2, [sp, #16]
 8007322:	b9d8      	cbnz	r0, 800735c <_vfiprintf_r+0x110>
 8007324:	06d1      	lsls	r1, r2, #27
 8007326:	bf44      	itt	mi
 8007328:	2320      	movmi	r3, #32
 800732a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800732e:	0713      	lsls	r3, r2, #28
 8007330:	bf44      	itt	mi
 8007332:	232b      	movmi	r3, #43	@ 0x2b
 8007334:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007338:	f89a 3000 	ldrb.w	r3, [sl]
 800733c:	2b2a      	cmp	r3, #42	@ 0x2a
 800733e:	d015      	beq.n	800736c <_vfiprintf_r+0x120>
 8007340:	4654      	mov	r4, sl
 8007342:	2000      	movs	r0, #0
 8007344:	f04f 0c0a 	mov.w	ip, #10
 8007348:	9a07      	ldr	r2, [sp, #28]
 800734a:	4621      	mov	r1, r4
 800734c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007350:	3b30      	subs	r3, #48	@ 0x30
 8007352:	2b09      	cmp	r3, #9
 8007354:	d94b      	bls.n	80073ee <_vfiprintf_r+0x1a2>
 8007356:	b1b0      	cbz	r0, 8007386 <_vfiprintf_r+0x13a>
 8007358:	9207      	str	r2, [sp, #28]
 800735a:	e014      	b.n	8007386 <_vfiprintf_r+0x13a>
 800735c:	eba0 0308 	sub.w	r3, r0, r8
 8007360:	fa09 f303 	lsl.w	r3, r9, r3
 8007364:	4313      	orrs	r3, r2
 8007366:	46a2      	mov	sl, r4
 8007368:	9304      	str	r3, [sp, #16]
 800736a:	e7d2      	b.n	8007312 <_vfiprintf_r+0xc6>
 800736c:	9b03      	ldr	r3, [sp, #12]
 800736e:	1d19      	adds	r1, r3, #4
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	9103      	str	r1, [sp, #12]
 8007374:	2b00      	cmp	r3, #0
 8007376:	bfbb      	ittet	lt
 8007378:	425b      	neglt	r3, r3
 800737a:	f042 0202 	orrlt.w	r2, r2, #2
 800737e:	9307      	strge	r3, [sp, #28]
 8007380:	9307      	strlt	r3, [sp, #28]
 8007382:	bfb8      	it	lt
 8007384:	9204      	strlt	r2, [sp, #16]
 8007386:	7823      	ldrb	r3, [r4, #0]
 8007388:	2b2e      	cmp	r3, #46	@ 0x2e
 800738a:	d10a      	bne.n	80073a2 <_vfiprintf_r+0x156>
 800738c:	7863      	ldrb	r3, [r4, #1]
 800738e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007390:	d132      	bne.n	80073f8 <_vfiprintf_r+0x1ac>
 8007392:	9b03      	ldr	r3, [sp, #12]
 8007394:	3402      	adds	r4, #2
 8007396:	1d1a      	adds	r2, r3, #4
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	9203      	str	r2, [sp, #12]
 800739c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80073a0:	9305      	str	r3, [sp, #20]
 80073a2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800746c <_vfiprintf_r+0x220>
 80073a6:	2203      	movs	r2, #3
 80073a8:	4650      	mov	r0, sl
 80073aa:	7821      	ldrb	r1, [r4, #0]
 80073ac:	f7fd fb3b 	bl	8004a26 <memchr>
 80073b0:	b138      	cbz	r0, 80073c2 <_vfiprintf_r+0x176>
 80073b2:	2240      	movs	r2, #64	@ 0x40
 80073b4:	9b04      	ldr	r3, [sp, #16]
 80073b6:	eba0 000a 	sub.w	r0, r0, sl
 80073ba:	4082      	lsls	r2, r0
 80073bc:	4313      	orrs	r3, r2
 80073be:	3401      	adds	r4, #1
 80073c0:	9304      	str	r3, [sp, #16]
 80073c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073c6:	2206      	movs	r2, #6
 80073c8:	4829      	ldr	r0, [pc, #164]	@ (8007470 <_vfiprintf_r+0x224>)
 80073ca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80073ce:	f7fd fb2a 	bl	8004a26 <memchr>
 80073d2:	2800      	cmp	r0, #0
 80073d4:	d03f      	beq.n	8007456 <_vfiprintf_r+0x20a>
 80073d6:	4b27      	ldr	r3, [pc, #156]	@ (8007474 <_vfiprintf_r+0x228>)
 80073d8:	bb1b      	cbnz	r3, 8007422 <_vfiprintf_r+0x1d6>
 80073da:	9b03      	ldr	r3, [sp, #12]
 80073dc:	3307      	adds	r3, #7
 80073de:	f023 0307 	bic.w	r3, r3, #7
 80073e2:	3308      	adds	r3, #8
 80073e4:	9303      	str	r3, [sp, #12]
 80073e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073e8:	443b      	add	r3, r7
 80073ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80073ec:	e76a      	b.n	80072c4 <_vfiprintf_r+0x78>
 80073ee:	460c      	mov	r4, r1
 80073f0:	2001      	movs	r0, #1
 80073f2:	fb0c 3202 	mla	r2, ip, r2, r3
 80073f6:	e7a8      	b.n	800734a <_vfiprintf_r+0xfe>
 80073f8:	2300      	movs	r3, #0
 80073fa:	f04f 0c0a 	mov.w	ip, #10
 80073fe:	4619      	mov	r1, r3
 8007400:	3401      	adds	r4, #1
 8007402:	9305      	str	r3, [sp, #20]
 8007404:	4620      	mov	r0, r4
 8007406:	f810 2b01 	ldrb.w	r2, [r0], #1
 800740a:	3a30      	subs	r2, #48	@ 0x30
 800740c:	2a09      	cmp	r2, #9
 800740e:	d903      	bls.n	8007418 <_vfiprintf_r+0x1cc>
 8007410:	2b00      	cmp	r3, #0
 8007412:	d0c6      	beq.n	80073a2 <_vfiprintf_r+0x156>
 8007414:	9105      	str	r1, [sp, #20]
 8007416:	e7c4      	b.n	80073a2 <_vfiprintf_r+0x156>
 8007418:	4604      	mov	r4, r0
 800741a:	2301      	movs	r3, #1
 800741c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007420:	e7f0      	b.n	8007404 <_vfiprintf_r+0x1b8>
 8007422:	ab03      	add	r3, sp, #12
 8007424:	9300      	str	r3, [sp, #0]
 8007426:	462a      	mov	r2, r5
 8007428:	4630      	mov	r0, r6
 800742a:	4b13      	ldr	r3, [pc, #76]	@ (8007478 <_vfiprintf_r+0x22c>)
 800742c:	a904      	add	r1, sp, #16
 800742e:	f7fc fa83 	bl	8003938 <_printf_float>
 8007432:	4607      	mov	r7, r0
 8007434:	1c78      	adds	r0, r7, #1
 8007436:	d1d6      	bne.n	80073e6 <_vfiprintf_r+0x19a>
 8007438:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800743a:	07d9      	lsls	r1, r3, #31
 800743c:	d405      	bmi.n	800744a <_vfiprintf_r+0x1fe>
 800743e:	89ab      	ldrh	r3, [r5, #12]
 8007440:	059a      	lsls	r2, r3, #22
 8007442:	d402      	bmi.n	800744a <_vfiprintf_r+0x1fe>
 8007444:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007446:	f7fd faed 	bl	8004a24 <__retarget_lock_release_recursive>
 800744a:	89ab      	ldrh	r3, [r5, #12]
 800744c:	065b      	lsls	r3, r3, #25
 800744e:	f53f af1f 	bmi.w	8007290 <_vfiprintf_r+0x44>
 8007452:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007454:	e71e      	b.n	8007294 <_vfiprintf_r+0x48>
 8007456:	ab03      	add	r3, sp, #12
 8007458:	9300      	str	r3, [sp, #0]
 800745a:	462a      	mov	r2, r5
 800745c:	4630      	mov	r0, r6
 800745e:	4b06      	ldr	r3, [pc, #24]	@ (8007478 <_vfiprintf_r+0x22c>)
 8007460:	a904      	add	r1, sp, #16
 8007462:	f7fc fd07 	bl	8003e74 <_printf_i>
 8007466:	e7e4      	b.n	8007432 <_vfiprintf_r+0x1e6>
 8007468:	08009751 	.word	0x08009751
 800746c:	08009757 	.word	0x08009757
 8007470:	0800975b 	.word	0x0800975b
 8007474:	08003939 	.word	0x08003939
 8007478:	08007227 	.word	0x08007227

0800747c <__sflush_r>:
 800747c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007482:	0716      	lsls	r6, r2, #28
 8007484:	4605      	mov	r5, r0
 8007486:	460c      	mov	r4, r1
 8007488:	d454      	bmi.n	8007534 <__sflush_r+0xb8>
 800748a:	684b      	ldr	r3, [r1, #4]
 800748c:	2b00      	cmp	r3, #0
 800748e:	dc02      	bgt.n	8007496 <__sflush_r+0x1a>
 8007490:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007492:	2b00      	cmp	r3, #0
 8007494:	dd48      	ble.n	8007528 <__sflush_r+0xac>
 8007496:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007498:	2e00      	cmp	r6, #0
 800749a:	d045      	beq.n	8007528 <__sflush_r+0xac>
 800749c:	2300      	movs	r3, #0
 800749e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80074a2:	682f      	ldr	r7, [r5, #0]
 80074a4:	6a21      	ldr	r1, [r4, #32]
 80074a6:	602b      	str	r3, [r5, #0]
 80074a8:	d030      	beq.n	800750c <__sflush_r+0x90>
 80074aa:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80074ac:	89a3      	ldrh	r3, [r4, #12]
 80074ae:	0759      	lsls	r1, r3, #29
 80074b0:	d505      	bpl.n	80074be <__sflush_r+0x42>
 80074b2:	6863      	ldr	r3, [r4, #4]
 80074b4:	1ad2      	subs	r2, r2, r3
 80074b6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80074b8:	b10b      	cbz	r3, 80074be <__sflush_r+0x42>
 80074ba:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80074bc:	1ad2      	subs	r2, r2, r3
 80074be:	2300      	movs	r3, #0
 80074c0:	4628      	mov	r0, r5
 80074c2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80074c4:	6a21      	ldr	r1, [r4, #32]
 80074c6:	47b0      	blx	r6
 80074c8:	1c43      	adds	r3, r0, #1
 80074ca:	89a3      	ldrh	r3, [r4, #12]
 80074cc:	d106      	bne.n	80074dc <__sflush_r+0x60>
 80074ce:	6829      	ldr	r1, [r5, #0]
 80074d0:	291d      	cmp	r1, #29
 80074d2:	d82b      	bhi.n	800752c <__sflush_r+0xb0>
 80074d4:	4a28      	ldr	r2, [pc, #160]	@ (8007578 <__sflush_r+0xfc>)
 80074d6:	410a      	asrs	r2, r1
 80074d8:	07d6      	lsls	r6, r2, #31
 80074da:	d427      	bmi.n	800752c <__sflush_r+0xb0>
 80074dc:	2200      	movs	r2, #0
 80074de:	6062      	str	r2, [r4, #4]
 80074e0:	6922      	ldr	r2, [r4, #16]
 80074e2:	04d9      	lsls	r1, r3, #19
 80074e4:	6022      	str	r2, [r4, #0]
 80074e6:	d504      	bpl.n	80074f2 <__sflush_r+0x76>
 80074e8:	1c42      	adds	r2, r0, #1
 80074ea:	d101      	bne.n	80074f0 <__sflush_r+0x74>
 80074ec:	682b      	ldr	r3, [r5, #0]
 80074ee:	b903      	cbnz	r3, 80074f2 <__sflush_r+0x76>
 80074f0:	6560      	str	r0, [r4, #84]	@ 0x54
 80074f2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80074f4:	602f      	str	r7, [r5, #0]
 80074f6:	b1b9      	cbz	r1, 8007528 <__sflush_r+0xac>
 80074f8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80074fc:	4299      	cmp	r1, r3
 80074fe:	d002      	beq.n	8007506 <__sflush_r+0x8a>
 8007500:	4628      	mov	r0, r5
 8007502:	f7fe f901 	bl	8005708 <_free_r>
 8007506:	2300      	movs	r3, #0
 8007508:	6363      	str	r3, [r4, #52]	@ 0x34
 800750a:	e00d      	b.n	8007528 <__sflush_r+0xac>
 800750c:	2301      	movs	r3, #1
 800750e:	4628      	mov	r0, r5
 8007510:	47b0      	blx	r6
 8007512:	4602      	mov	r2, r0
 8007514:	1c50      	adds	r0, r2, #1
 8007516:	d1c9      	bne.n	80074ac <__sflush_r+0x30>
 8007518:	682b      	ldr	r3, [r5, #0]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d0c6      	beq.n	80074ac <__sflush_r+0x30>
 800751e:	2b1d      	cmp	r3, #29
 8007520:	d001      	beq.n	8007526 <__sflush_r+0xaa>
 8007522:	2b16      	cmp	r3, #22
 8007524:	d11d      	bne.n	8007562 <__sflush_r+0xe6>
 8007526:	602f      	str	r7, [r5, #0]
 8007528:	2000      	movs	r0, #0
 800752a:	e021      	b.n	8007570 <__sflush_r+0xf4>
 800752c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007530:	b21b      	sxth	r3, r3
 8007532:	e01a      	b.n	800756a <__sflush_r+0xee>
 8007534:	690f      	ldr	r7, [r1, #16]
 8007536:	2f00      	cmp	r7, #0
 8007538:	d0f6      	beq.n	8007528 <__sflush_r+0xac>
 800753a:	0793      	lsls	r3, r2, #30
 800753c:	bf18      	it	ne
 800753e:	2300      	movne	r3, #0
 8007540:	680e      	ldr	r6, [r1, #0]
 8007542:	bf08      	it	eq
 8007544:	694b      	ldreq	r3, [r1, #20]
 8007546:	1bf6      	subs	r6, r6, r7
 8007548:	600f      	str	r7, [r1, #0]
 800754a:	608b      	str	r3, [r1, #8]
 800754c:	2e00      	cmp	r6, #0
 800754e:	ddeb      	ble.n	8007528 <__sflush_r+0xac>
 8007550:	4633      	mov	r3, r6
 8007552:	463a      	mov	r2, r7
 8007554:	4628      	mov	r0, r5
 8007556:	6a21      	ldr	r1, [r4, #32]
 8007558:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800755c:	47e0      	blx	ip
 800755e:	2800      	cmp	r0, #0
 8007560:	dc07      	bgt.n	8007572 <__sflush_r+0xf6>
 8007562:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007566:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800756a:	f04f 30ff 	mov.w	r0, #4294967295
 800756e:	81a3      	strh	r3, [r4, #12]
 8007570:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007572:	4407      	add	r7, r0
 8007574:	1a36      	subs	r6, r6, r0
 8007576:	e7e9      	b.n	800754c <__sflush_r+0xd0>
 8007578:	dfbffffe 	.word	0xdfbffffe

0800757c <_fflush_r>:
 800757c:	b538      	push	{r3, r4, r5, lr}
 800757e:	690b      	ldr	r3, [r1, #16]
 8007580:	4605      	mov	r5, r0
 8007582:	460c      	mov	r4, r1
 8007584:	b913      	cbnz	r3, 800758c <_fflush_r+0x10>
 8007586:	2500      	movs	r5, #0
 8007588:	4628      	mov	r0, r5
 800758a:	bd38      	pop	{r3, r4, r5, pc}
 800758c:	b118      	cbz	r0, 8007596 <_fflush_r+0x1a>
 800758e:	6a03      	ldr	r3, [r0, #32]
 8007590:	b90b      	cbnz	r3, 8007596 <_fflush_r+0x1a>
 8007592:	f7fd f82b 	bl	80045ec <__sinit>
 8007596:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800759a:	2b00      	cmp	r3, #0
 800759c:	d0f3      	beq.n	8007586 <_fflush_r+0xa>
 800759e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80075a0:	07d0      	lsls	r0, r2, #31
 80075a2:	d404      	bmi.n	80075ae <_fflush_r+0x32>
 80075a4:	0599      	lsls	r1, r3, #22
 80075a6:	d402      	bmi.n	80075ae <_fflush_r+0x32>
 80075a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80075aa:	f7fd fa3a 	bl	8004a22 <__retarget_lock_acquire_recursive>
 80075ae:	4628      	mov	r0, r5
 80075b0:	4621      	mov	r1, r4
 80075b2:	f7ff ff63 	bl	800747c <__sflush_r>
 80075b6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80075b8:	4605      	mov	r5, r0
 80075ba:	07da      	lsls	r2, r3, #31
 80075bc:	d4e4      	bmi.n	8007588 <_fflush_r+0xc>
 80075be:	89a3      	ldrh	r3, [r4, #12]
 80075c0:	059b      	lsls	r3, r3, #22
 80075c2:	d4e1      	bmi.n	8007588 <_fflush_r+0xc>
 80075c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80075c6:	f7fd fa2d 	bl	8004a24 <__retarget_lock_release_recursive>
 80075ca:	e7dd      	b.n	8007588 <_fflush_r+0xc>

080075cc <__swhatbuf_r>:
 80075cc:	b570      	push	{r4, r5, r6, lr}
 80075ce:	460c      	mov	r4, r1
 80075d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075d4:	4615      	mov	r5, r2
 80075d6:	2900      	cmp	r1, #0
 80075d8:	461e      	mov	r6, r3
 80075da:	b096      	sub	sp, #88	@ 0x58
 80075dc:	da0c      	bge.n	80075f8 <__swhatbuf_r+0x2c>
 80075de:	89a3      	ldrh	r3, [r4, #12]
 80075e0:	2100      	movs	r1, #0
 80075e2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80075e6:	bf14      	ite	ne
 80075e8:	2340      	movne	r3, #64	@ 0x40
 80075ea:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80075ee:	2000      	movs	r0, #0
 80075f0:	6031      	str	r1, [r6, #0]
 80075f2:	602b      	str	r3, [r5, #0]
 80075f4:	b016      	add	sp, #88	@ 0x58
 80075f6:	bd70      	pop	{r4, r5, r6, pc}
 80075f8:	466a      	mov	r2, sp
 80075fa:	f000 f875 	bl	80076e8 <_fstat_r>
 80075fe:	2800      	cmp	r0, #0
 8007600:	dbed      	blt.n	80075de <__swhatbuf_r+0x12>
 8007602:	9901      	ldr	r1, [sp, #4]
 8007604:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007608:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800760c:	4259      	negs	r1, r3
 800760e:	4159      	adcs	r1, r3
 8007610:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007614:	e7eb      	b.n	80075ee <__swhatbuf_r+0x22>

08007616 <__smakebuf_r>:
 8007616:	898b      	ldrh	r3, [r1, #12]
 8007618:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800761a:	079d      	lsls	r5, r3, #30
 800761c:	4606      	mov	r6, r0
 800761e:	460c      	mov	r4, r1
 8007620:	d507      	bpl.n	8007632 <__smakebuf_r+0x1c>
 8007622:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007626:	6023      	str	r3, [r4, #0]
 8007628:	6123      	str	r3, [r4, #16]
 800762a:	2301      	movs	r3, #1
 800762c:	6163      	str	r3, [r4, #20]
 800762e:	b003      	add	sp, #12
 8007630:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007632:	466a      	mov	r2, sp
 8007634:	ab01      	add	r3, sp, #4
 8007636:	f7ff ffc9 	bl	80075cc <__swhatbuf_r>
 800763a:	9f00      	ldr	r7, [sp, #0]
 800763c:	4605      	mov	r5, r0
 800763e:	4639      	mov	r1, r7
 8007640:	4630      	mov	r0, r6
 8007642:	f7fe f8d3 	bl	80057ec <_malloc_r>
 8007646:	b948      	cbnz	r0, 800765c <__smakebuf_r+0x46>
 8007648:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800764c:	059a      	lsls	r2, r3, #22
 800764e:	d4ee      	bmi.n	800762e <__smakebuf_r+0x18>
 8007650:	f023 0303 	bic.w	r3, r3, #3
 8007654:	f043 0302 	orr.w	r3, r3, #2
 8007658:	81a3      	strh	r3, [r4, #12]
 800765a:	e7e2      	b.n	8007622 <__smakebuf_r+0xc>
 800765c:	89a3      	ldrh	r3, [r4, #12]
 800765e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007662:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007666:	81a3      	strh	r3, [r4, #12]
 8007668:	9b01      	ldr	r3, [sp, #4]
 800766a:	6020      	str	r0, [r4, #0]
 800766c:	b15b      	cbz	r3, 8007686 <__smakebuf_r+0x70>
 800766e:	4630      	mov	r0, r6
 8007670:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007674:	f000 f84a 	bl	800770c <_isatty_r>
 8007678:	b128      	cbz	r0, 8007686 <__smakebuf_r+0x70>
 800767a:	89a3      	ldrh	r3, [r4, #12]
 800767c:	f023 0303 	bic.w	r3, r3, #3
 8007680:	f043 0301 	orr.w	r3, r3, #1
 8007684:	81a3      	strh	r3, [r4, #12]
 8007686:	89a3      	ldrh	r3, [r4, #12]
 8007688:	431d      	orrs	r5, r3
 800768a:	81a5      	strh	r5, [r4, #12]
 800768c:	e7cf      	b.n	800762e <__smakebuf_r+0x18>

0800768e <memmove>:
 800768e:	4288      	cmp	r0, r1
 8007690:	b510      	push	{r4, lr}
 8007692:	eb01 0402 	add.w	r4, r1, r2
 8007696:	d902      	bls.n	800769e <memmove+0x10>
 8007698:	4284      	cmp	r4, r0
 800769a:	4623      	mov	r3, r4
 800769c:	d807      	bhi.n	80076ae <memmove+0x20>
 800769e:	1e43      	subs	r3, r0, #1
 80076a0:	42a1      	cmp	r1, r4
 80076a2:	d008      	beq.n	80076b6 <memmove+0x28>
 80076a4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80076a8:	f803 2f01 	strb.w	r2, [r3, #1]!
 80076ac:	e7f8      	b.n	80076a0 <memmove+0x12>
 80076ae:	4601      	mov	r1, r0
 80076b0:	4402      	add	r2, r0
 80076b2:	428a      	cmp	r2, r1
 80076b4:	d100      	bne.n	80076b8 <memmove+0x2a>
 80076b6:	bd10      	pop	{r4, pc}
 80076b8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80076bc:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80076c0:	e7f7      	b.n	80076b2 <memmove+0x24>

080076c2 <strncmp>:
 80076c2:	b510      	push	{r4, lr}
 80076c4:	b16a      	cbz	r2, 80076e2 <strncmp+0x20>
 80076c6:	3901      	subs	r1, #1
 80076c8:	1884      	adds	r4, r0, r2
 80076ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 80076ce:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80076d2:	429a      	cmp	r2, r3
 80076d4:	d103      	bne.n	80076de <strncmp+0x1c>
 80076d6:	42a0      	cmp	r0, r4
 80076d8:	d001      	beq.n	80076de <strncmp+0x1c>
 80076da:	2a00      	cmp	r2, #0
 80076dc:	d1f5      	bne.n	80076ca <strncmp+0x8>
 80076de:	1ad0      	subs	r0, r2, r3
 80076e0:	bd10      	pop	{r4, pc}
 80076e2:	4610      	mov	r0, r2
 80076e4:	e7fc      	b.n	80076e0 <strncmp+0x1e>
	...

080076e8 <_fstat_r>:
 80076e8:	b538      	push	{r3, r4, r5, lr}
 80076ea:	2300      	movs	r3, #0
 80076ec:	4d06      	ldr	r5, [pc, #24]	@ (8007708 <_fstat_r+0x20>)
 80076ee:	4604      	mov	r4, r0
 80076f0:	4608      	mov	r0, r1
 80076f2:	4611      	mov	r1, r2
 80076f4:	602b      	str	r3, [r5, #0]
 80076f6:	f7f9 ff39 	bl	800156c <_fstat>
 80076fa:	1c43      	adds	r3, r0, #1
 80076fc:	d102      	bne.n	8007704 <_fstat_r+0x1c>
 80076fe:	682b      	ldr	r3, [r5, #0]
 8007700:	b103      	cbz	r3, 8007704 <_fstat_r+0x1c>
 8007702:	6023      	str	r3, [r4, #0]
 8007704:	bd38      	pop	{r3, r4, r5, pc}
 8007706:	bf00      	nop
 8007708:	20004284 	.word	0x20004284

0800770c <_isatty_r>:
 800770c:	b538      	push	{r3, r4, r5, lr}
 800770e:	2300      	movs	r3, #0
 8007710:	4d05      	ldr	r5, [pc, #20]	@ (8007728 <_isatty_r+0x1c>)
 8007712:	4604      	mov	r4, r0
 8007714:	4608      	mov	r0, r1
 8007716:	602b      	str	r3, [r5, #0]
 8007718:	f7f9 ff37 	bl	800158a <_isatty>
 800771c:	1c43      	adds	r3, r0, #1
 800771e:	d102      	bne.n	8007726 <_isatty_r+0x1a>
 8007720:	682b      	ldr	r3, [r5, #0]
 8007722:	b103      	cbz	r3, 8007726 <_isatty_r+0x1a>
 8007724:	6023      	str	r3, [r4, #0]
 8007726:	bd38      	pop	{r3, r4, r5, pc}
 8007728:	20004284 	.word	0x20004284

0800772c <_sbrk_r>:
 800772c:	b538      	push	{r3, r4, r5, lr}
 800772e:	2300      	movs	r3, #0
 8007730:	4d05      	ldr	r5, [pc, #20]	@ (8007748 <_sbrk_r+0x1c>)
 8007732:	4604      	mov	r4, r0
 8007734:	4608      	mov	r0, r1
 8007736:	602b      	str	r3, [r5, #0]
 8007738:	f7f9 ff3e 	bl	80015b8 <_sbrk>
 800773c:	1c43      	adds	r3, r0, #1
 800773e:	d102      	bne.n	8007746 <_sbrk_r+0x1a>
 8007740:	682b      	ldr	r3, [r5, #0]
 8007742:	b103      	cbz	r3, 8007746 <_sbrk_r+0x1a>
 8007744:	6023      	str	r3, [r4, #0]
 8007746:	bd38      	pop	{r3, r4, r5, pc}
 8007748:	20004284 	.word	0x20004284

0800774c <nan>:
 800774c:	2000      	movs	r0, #0
 800774e:	4901      	ldr	r1, [pc, #4]	@ (8007754 <nan+0x8>)
 8007750:	4770      	bx	lr
 8007752:	bf00      	nop
 8007754:	7ff80000 	.word	0x7ff80000

08007758 <__assert_func>:
 8007758:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800775a:	4614      	mov	r4, r2
 800775c:	461a      	mov	r2, r3
 800775e:	4b09      	ldr	r3, [pc, #36]	@ (8007784 <__assert_func+0x2c>)
 8007760:	4605      	mov	r5, r0
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	68d8      	ldr	r0, [r3, #12]
 8007766:	b954      	cbnz	r4, 800777e <__assert_func+0x26>
 8007768:	4b07      	ldr	r3, [pc, #28]	@ (8007788 <__assert_func+0x30>)
 800776a:	461c      	mov	r4, r3
 800776c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007770:	9100      	str	r1, [sp, #0]
 8007772:	462b      	mov	r3, r5
 8007774:	4905      	ldr	r1, [pc, #20]	@ (800778c <__assert_func+0x34>)
 8007776:	f000 fba7 	bl	8007ec8 <fiprintf>
 800777a:	f000 fbb7 	bl	8007eec <abort>
 800777e:	4b04      	ldr	r3, [pc, #16]	@ (8007790 <__assert_func+0x38>)
 8007780:	e7f4      	b.n	800776c <__assert_func+0x14>
 8007782:	bf00      	nop
 8007784:	2000003c 	.word	0x2000003c
 8007788:	080097a5 	.word	0x080097a5
 800778c:	08009777 	.word	0x08009777
 8007790:	0800976a 	.word	0x0800976a

08007794 <_calloc_r>:
 8007794:	b570      	push	{r4, r5, r6, lr}
 8007796:	fba1 5402 	umull	r5, r4, r1, r2
 800779a:	b93c      	cbnz	r4, 80077ac <_calloc_r+0x18>
 800779c:	4629      	mov	r1, r5
 800779e:	f7fe f825 	bl	80057ec <_malloc_r>
 80077a2:	4606      	mov	r6, r0
 80077a4:	b928      	cbnz	r0, 80077b2 <_calloc_r+0x1e>
 80077a6:	2600      	movs	r6, #0
 80077a8:	4630      	mov	r0, r6
 80077aa:	bd70      	pop	{r4, r5, r6, pc}
 80077ac:	220c      	movs	r2, #12
 80077ae:	6002      	str	r2, [r0, #0]
 80077b0:	e7f9      	b.n	80077a6 <_calloc_r+0x12>
 80077b2:	462a      	mov	r2, r5
 80077b4:	4621      	mov	r1, r4
 80077b6:	f7fd f8b7 	bl	8004928 <memset>
 80077ba:	e7f5      	b.n	80077a8 <_calloc_r+0x14>

080077bc <rshift>:
 80077bc:	6903      	ldr	r3, [r0, #16]
 80077be:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80077c2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80077c6:	f100 0414 	add.w	r4, r0, #20
 80077ca:	ea4f 1261 	mov.w	r2, r1, asr #5
 80077ce:	dd46      	ble.n	800785e <rshift+0xa2>
 80077d0:	f011 011f 	ands.w	r1, r1, #31
 80077d4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80077d8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80077dc:	d10c      	bne.n	80077f8 <rshift+0x3c>
 80077de:	4629      	mov	r1, r5
 80077e0:	f100 0710 	add.w	r7, r0, #16
 80077e4:	42b1      	cmp	r1, r6
 80077e6:	d335      	bcc.n	8007854 <rshift+0x98>
 80077e8:	1a9b      	subs	r3, r3, r2
 80077ea:	009b      	lsls	r3, r3, #2
 80077ec:	1eea      	subs	r2, r5, #3
 80077ee:	4296      	cmp	r6, r2
 80077f0:	bf38      	it	cc
 80077f2:	2300      	movcc	r3, #0
 80077f4:	4423      	add	r3, r4
 80077f6:	e015      	b.n	8007824 <rshift+0x68>
 80077f8:	46a1      	mov	r9, r4
 80077fa:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80077fe:	f1c1 0820 	rsb	r8, r1, #32
 8007802:	40cf      	lsrs	r7, r1
 8007804:	f105 0e04 	add.w	lr, r5, #4
 8007808:	4576      	cmp	r6, lr
 800780a:	46f4      	mov	ip, lr
 800780c:	d816      	bhi.n	800783c <rshift+0x80>
 800780e:	1a9a      	subs	r2, r3, r2
 8007810:	0092      	lsls	r2, r2, #2
 8007812:	3a04      	subs	r2, #4
 8007814:	3501      	adds	r5, #1
 8007816:	42ae      	cmp	r6, r5
 8007818:	bf38      	it	cc
 800781a:	2200      	movcc	r2, #0
 800781c:	18a3      	adds	r3, r4, r2
 800781e:	50a7      	str	r7, [r4, r2]
 8007820:	b107      	cbz	r7, 8007824 <rshift+0x68>
 8007822:	3304      	adds	r3, #4
 8007824:	42a3      	cmp	r3, r4
 8007826:	eba3 0204 	sub.w	r2, r3, r4
 800782a:	bf08      	it	eq
 800782c:	2300      	moveq	r3, #0
 800782e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007832:	6102      	str	r2, [r0, #16]
 8007834:	bf08      	it	eq
 8007836:	6143      	streq	r3, [r0, #20]
 8007838:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800783c:	f8dc c000 	ldr.w	ip, [ip]
 8007840:	fa0c fc08 	lsl.w	ip, ip, r8
 8007844:	ea4c 0707 	orr.w	r7, ip, r7
 8007848:	f849 7b04 	str.w	r7, [r9], #4
 800784c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007850:	40cf      	lsrs	r7, r1
 8007852:	e7d9      	b.n	8007808 <rshift+0x4c>
 8007854:	f851 cb04 	ldr.w	ip, [r1], #4
 8007858:	f847 cf04 	str.w	ip, [r7, #4]!
 800785c:	e7c2      	b.n	80077e4 <rshift+0x28>
 800785e:	4623      	mov	r3, r4
 8007860:	e7e0      	b.n	8007824 <rshift+0x68>

08007862 <__hexdig_fun>:
 8007862:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8007866:	2b09      	cmp	r3, #9
 8007868:	d802      	bhi.n	8007870 <__hexdig_fun+0xe>
 800786a:	3820      	subs	r0, #32
 800786c:	b2c0      	uxtb	r0, r0
 800786e:	4770      	bx	lr
 8007870:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8007874:	2b05      	cmp	r3, #5
 8007876:	d801      	bhi.n	800787c <__hexdig_fun+0x1a>
 8007878:	3847      	subs	r0, #71	@ 0x47
 800787a:	e7f7      	b.n	800786c <__hexdig_fun+0xa>
 800787c:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8007880:	2b05      	cmp	r3, #5
 8007882:	d801      	bhi.n	8007888 <__hexdig_fun+0x26>
 8007884:	3827      	subs	r0, #39	@ 0x27
 8007886:	e7f1      	b.n	800786c <__hexdig_fun+0xa>
 8007888:	2000      	movs	r0, #0
 800788a:	4770      	bx	lr

0800788c <__gethex>:
 800788c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007890:	468a      	mov	sl, r1
 8007892:	4690      	mov	r8, r2
 8007894:	b085      	sub	sp, #20
 8007896:	9302      	str	r3, [sp, #8]
 8007898:	680b      	ldr	r3, [r1, #0]
 800789a:	9001      	str	r0, [sp, #4]
 800789c:	1c9c      	adds	r4, r3, #2
 800789e:	46a1      	mov	r9, r4
 80078a0:	f814 0b01 	ldrb.w	r0, [r4], #1
 80078a4:	2830      	cmp	r0, #48	@ 0x30
 80078a6:	d0fa      	beq.n	800789e <__gethex+0x12>
 80078a8:	eba9 0303 	sub.w	r3, r9, r3
 80078ac:	f1a3 0b02 	sub.w	fp, r3, #2
 80078b0:	f7ff ffd7 	bl	8007862 <__hexdig_fun>
 80078b4:	4605      	mov	r5, r0
 80078b6:	2800      	cmp	r0, #0
 80078b8:	d168      	bne.n	800798c <__gethex+0x100>
 80078ba:	2201      	movs	r2, #1
 80078bc:	4648      	mov	r0, r9
 80078be:	499f      	ldr	r1, [pc, #636]	@ (8007b3c <__gethex+0x2b0>)
 80078c0:	f7ff feff 	bl	80076c2 <strncmp>
 80078c4:	4607      	mov	r7, r0
 80078c6:	2800      	cmp	r0, #0
 80078c8:	d167      	bne.n	800799a <__gethex+0x10e>
 80078ca:	f899 0001 	ldrb.w	r0, [r9, #1]
 80078ce:	4626      	mov	r6, r4
 80078d0:	f7ff ffc7 	bl	8007862 <__hexdig_fun>
 80078d4:	2800      	cmp	r0, #0
 80078d6:	d062      	beq.n	800799e <__gethex+0x112>
 80078d8:	4623      	mov	r3, r4
 80078da:	7818      	ldrb	r0, [r3, #0]
 80078dc:	4699      	mov	r9, r3
 80078de:	2830      	cmp	r0, #48	@ 0x30
 80078e0:	f103 0301 	add.w	r3, r3, #1
 80078e4:	d0f9      	beq.n	80078da <__gethex+0x4e>
 80078e6:	f7ff ffbc 	bl	8007862 <__hexdig_fun>
 80078ea:	fab0 f580 	clz	r5, r0
 80078ee:	f04f 0b01 	mov.w	fp, #1
 80078f2:	096d      	lsrs	r5, r5, #5
 80078f4:	464a      	mov	r2, r9
 80078f6:	4616      	mov	r6, r2
 80078f8:	7830      	ldrb	r0, [r6, #0]
 80078fa:	3201      	adds	r2, #1
 80078fc:	f7ff ffb1 	bl	8007862 <__hexdig_fun>
 8007900:	2800      	cmp	r0, #0
 8007902:	d1f8      	bne.n	80078f6 <__gethex+0x6a>
 8007904:	2201      	movs	r2, #1
 8007906:	4630      	mov	r0, r6
 8007908:	498c      	ldr	r1, [pc, #560]	@ (8007b3c <__gethex+0x2b0>)
 800790a:	f7ff feda 	bl	80076c2 <strncmp>
 800790e:	2800      	cmp	r0, #0
 8007910:	d13f      	bne.n	8007992 <__gethex+0x106>
 8007912:	b944      	cbnz	r4, 8007926 <__gethex+0x9a>
 8007914:	1c74      	adds	r4, r6, #1
 8007916:	4622      	mov	r2, r4
 8007918:	4616      	mov	r6, r2
 800791a:	7830      	ldrb	r0, [r6, #0]
 800791c:	3201      	adds	r2, #1
 800791e:	f7ff ffa0 	bl	8007862 <__hexdig_fun>
 8007922:	2800      	cmp	r0, #0
 8007924:	d1f8      	bne.n	8007918 <__gethex+0x8c>
 8007926:	1ba4      	subs	r4, r4, r6
 8007928:	00a7      	lsls	r7, r4, #2
 800792a:	7833      	ldrb	r3, [r6, #0]
 800792c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8007930:	2b50      	cmp	r3, #80	@ 0x50
 8007932:	d13e      	bne.n	80079b2 <__gethex+0x126>
 8007934:	7873      	ldrb	r3, [r6, #1]
 8007936:	2b2b      	cmp	r3, #43	@ 0x2b
 8007938:	d033      	beq.n	80079a2 <__gethex+0x116>
 800793a:	2b2d      	cmp	r3, #45	@ 0x2d
 800793c:	d034      	beq.n	80079a8 <__gethex+0x11c>
 800793e:	2400      	movs	r4, #0
 8007940:	1c71      	adds	r1, r6, #1
 8007942:	7808      	ldrb	r0, [r1, #0]
 8007944:	f7ff ff8d 	bl	8007862 <__hexdig_fun>
 8007948:	1e43      	subs	r3, r0, #1
 800794a:	b2db      	uxtb	r3, r3
 800794c:	2b18      	cmp	r3, #24
 800794e:	d830      	bhi.n	80079b2 <__gethex+0x126>
 8007950:	f1a0 0210 	sub.w	r2, r0, #16
 8007954:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007958:	f7ff ff83 	bl	8007862 <__hexdig_fun>
 800795c:	f100 3cff 	add.w	ip, r0, #4294967295
 8007960:	fa5f fc8c 	uxtb.w	ip, ip
 8007964:	f1bc 0f18 	cmp.w	ip, #24
 8007968:	f04f 030a 	mov.w	r3, #10
 800796c:	d91e      	bls.n	80079ac <__gethex+0x120>
 800796e:	b104      	cbz	r4, 8007972 <__gethex+0xe6>
 8007970:	4252      	negs	r2, r2
 8007972:	4417      	add	r7, r2
 8007974:	f8ca 1000 	str.w	r1, [sl]
 8007978:	b1ed      	cbz	r5, 80079b6 <__gethex+0x12a>
 800797a:	f1bb 0f00 	cmp.w	fp, #0
 800797e:	bf0c      	ite	eq
 8007980:	2506      	moveq	r5, #6
 8007982:	2500      	movne	r5, #0
 8007984:	4628      	mov	r0, r5
 8007986:	b005      	add	sp, #20
 8007988:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800798c:	2500      	movs	r5, #0
 800798e:	462c      	mov	r4, r5
 8007990:	e7b0      	b.n	80078f4 <__gethex+0x68>
 8007992:	2c00      	cmp	r4, #0
 8007994:	d1c7      	bne.n	8007926 <__gethex+0x9a>
 8007996:	4627      	mov	r7, r4
 8007998:	e7c7      	b.n	800792a <__gethex+0x9e>
 800799a:	464e      	mov	r6, r9
 800799c:	462f      	mov	r7, r5
 800799e:	2501      	movs	r5, #1
 80079a0:	e7c3      	b.n	800792a <__gethex+0x9e>
 80079a2:	2400      	movs	r4, #0
 80079a4:	1cb1      	adds	r1, r6, #2
 80079a6:	e7cc      	b.n	8007942 <__gethex+0xb6>
 80079a8:	2401      	movs	r4, #1
 80079aa:	e7fb      	b.n	80079a4 <__gethex+0x118>
 80079ac:	fb03 0002 	mla	r0, r3, r2, r0
 80079b0:	e7ce      	b.n	8007950 <__gethex+0xc4>
 80079b2:	4631      	mov	r1, r6
 80079b4:	e7de      	b.n	8007974 <__gethex+0xe8>
 80079b6:	4629      	mov	r1, r5
 80079b8:	eba6 0309 	sub.w	r3, r6, r9
 80079bc:	3b01      	subs	r3, #1
 80079be:	2b07      	cmp	r3, #7
 80079c0:	dc0a      	bgt.n	80079d8 <__gethex+0x14c>
 80079c2:	9801      	ldr	r0, [sp, #4]
 80079c4:	f7fd ff9e 	bl	8005904 <_Balloc>
 80079c8:	4604      	mov	r4, r0
 80079ca:	b940      	cbnz	r0, 80079de <__gethex+0x152>
 80079cc:	4602      	mov	r2, r0
 80079ce:	21e4      	movs	r1, #228	@ 0xe4
 80079d0:	4b5b      	ldr	r3, [pc, #364]	@ (8007b40 <__gethex+0x2b4>)
 80079d2:	485c      	ldr	r0, [pc, #368]	@ (8007b44 <__gethex+0x2b8>)
 80079d4:	f7ff fec0 	bl	8007758 <__assert_func>
 80079d8:	3101      	adds	r1, #1
 80079da:	105b      	asrs	r3, r3, #1
 80079dc:	e7ef      	b.n	80079be <__gethex+0x132>
 80079de:	2300      	movs	r3, #0
 80079e0:	f100 0a14 	add.w	sl, r0, #20
 80079e4:	4655      	mov	r5, sl
 80079e6:	469b      	mov	fp, r3
 80079e8:	45b1      	cmp	r9, r6
 80079ea:	d337      	bcc.n	8007a5c <__gethex+0x1d0>
 80079ec:	f845 bb04 	str.w	fp, [r5], #4
 80079f0:	eba5 050a 	sub.w	r5, r5, sl
 80079f4:	10ad      	asrs	r5, r5, #2
 80079f6:	6125      	str	r5, [r4, #16]
 80079f8:	4658      	mov	r0, fp
 80079fa:	f7fe f875 	bl	8005ae8 <__hi0bits>
 80079fe:	016d      	lsls	r5, r5, #5
 8007a00:	f8d8 6000 	ldr.w	r6, [r8]
 8007a04:	1a2d      	subs	r5, r5, r0
 8007a06:	42b5      	cmp	r5, r6
 8007a08:	dd54      	ble.n	8007ab4 <__gethex+0x228>
 8007a0a:	1bad      	subs	r5, r5, r6
 8007a0c:	4629      	mov	r1, r5
 8007a0e:	4620      	mov	r0, r4
 8007a10:	f7fe fbfd 	bl	800620e <__any_on>
 8007a14:	4681      	mov	r9, r0
 8007a16:	b178      	cbz	r0, 8007a38 <__gethex+0x1ac>
 8007a18:	f04f 0901 	mov.w	r9, #1
 8007a1c:	1e6b      	subs	r3, r5, #1
 8007a1e:	1159      	asrs	r1, r3, #5
 8007a20:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8007a24:	f003 021f 	and.w	r2, r3, #31
 8007a28:	fa09 f202 	lsl.w	r2, r9, r2
 8007a2c:	420a      	tst	r2, r1
 8007a2e:	d003      	beq.n	8007a38 <__gethex+0x1ac>
 8007a30:	454b      	cmp	r3, r9
 8007a32:	dc36      	bgt.n	8007aa2 <__gethex+0x216>
 8007a34:	f04f 0902 	mov.w	r9, #2
 8007a38:	4629      	mov	r1, r5
 8007a3a:	4620      	mov	r0, r4
 8007a3c:	f7ff febe 	bl	80077bc <rshift>
 8007a40:	442f      	add	r7, r5
 8007a42:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007a46:	42bb      	cmp	r3, r7
 8007a48:	da42      	bge.n	8007ad0 <__gethex+0x244>
 8007a4a:	4621      	mov	r1, r4
 8007a4c:	9801      	ldr	r0, [sp, #4]
 8007a4e:	f7fd ff99 	bl	8005984 <_Bfree>
 8007a52:	2300      	movs	r3, #0
 8007a54:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007a56:	25a3      	movs	r5, #163	@ 0xa3
 8007a58:	6013      	str	r3, [r2, #0]
 8007a5a:	e793      	b.n	8007984 <__gethex+0xf8>
 8007a5c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8007a60:	2a2e      	cmp	r2, #46	@ 0x2e
 8007a62:	d012      	beq.n	8007a8a <__gethex+0x1fe>
 8007a64:	2b20      	cmp	r3, #32
 8007a66:	d104      	bne.n	8007a72 <__gethex+0x1e6>
 8007a68:	f845 bb04 	str.w	fp, [r5], #4
 8007a6c:	f04f 0b00 	mov.w	fp, #0
 8007a70:	465b      	mov	r3, fp
 8007a72:	7830      	ldrb	r0, [r6, #0]
 8007a74:	9303      	str	r3, [sp, #12]
 8007a76:	f7ff fef4 	bl	8007862 <__hexdig_fun>
 8007a7a:	9b03      	ldr	r3, [sp, #12]
 8007a7c:	f000 000f 	and.w	r0, r0, #15
 8007a80:	4098      	lsls	r0, r3
 8007a82:	ea4b 0b00 	orr.w	fp, fp, r0
 8007a86:	3304      	adds	r3, #4
 8007a88:	e7ae      	b.n	80079e8 <__gethex+0x15c>
 8007a8a:	45b1      	cmp	r9, r6
 8007a8c:	d8ea      	bhi.n	8007a64 <__gethex+0x1d8>
 8007a8e:	2201      	movs	r2, #1
 8007a90:	4630      	mov	r0, r6
 8007a92:	492a      	ldr	r1, [pc, #168]	@ (8007b3c <__gethex+0x2b0>)
 8007a94:	9303      	str	r3, [sp, #12]
 8007a96:	f7ff fe14 	bl	80076c2 <strncmp>
 8007a9a:	9b03      	ldr	r3, [sp, #12]
 8007a9c:	2800      	cmp	r0, #0
 8007a9e:	d1e1      	bne.n	8007a64 <__gethex+0x1d8>
 8007aa0:	e7a2      	b.n	80079e8 <__gethex+0x15c>
 8007aa2:	4620      	mov	r0, r4
 8007aa4:	1ea9      	subs	r1, r5, #2
 8007aa6:	f7fe fbb2 	bl	800620e <__any_on>
 8007aaa:	2800      	cmp	r0, #0
 8007aac:	d0c2      	beq.n	8007a34 <__gethex+0x1a8>
 8007aae:	f04f 0903 	mov.w	r9, #3
 8007ab2:	e7c1      	b.n	8007a38 <__gethex+0x1ac>
 8007ab4:	da09      	bge.n	8007aca <__gethex+0x23e>
 8007ab6:	1b75      	subs	r5, r6, r5
 8007ab8:	4621      	mov	r1, r4
 8007aba:	462a      	mov	r2, r5
 8007abc:	9801      	ldr	r0, [sp, #4]
 8007abe:	f7fe f977 	bl	8005db0 <__lshift>
 8007ac2:	4604      	mov	r4, r0
 8007ac4:	1b7f      	subs	r7, r7, r5
 8007ac6:	f100 0a14 	add.w	sl, r0, #20
 8007aca:	f04f 0900 	mov.w	r9, #0
 8007ace:	e7b8      	b.n	8007a42 <__gethex+0x1b6>
 8007ad0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007ad4:	42bd      	cmp	r5, r7
 8007ad6:	dd6f      	ble.n	8007bb8 <__gethex+0x32c>
 8007ad8:	1bed      	subs	r5, r5, r7
 8007ada:	42ae      	cmp	r6, r5
 8007adc:	dc34      	bgt.n	8007b48 <__gethex+0x2bc>
 8007ade:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007ae2:	2b02      	cmp	r3, #2
 8007ae4:	d022      	beq.n	8007b2c <__gethex+0x2a0>
 8007ae6:	2b03      	cmp	r3, #3
 8007ae8:	d024      	beq.n	8007b34 <__gethex+0x2a8>
 8007aea:	2b01      	cmp	r3, #1
 8007aec:	d115      	bne.n	8007b1a <__gethex+0x28e>
 8007aee:	42ae      	cmp	r6, r5
 8007af0:	d113      	bne.n	8007b1a <__gethex+0x28e>
 8007af2:	2e01      	cmp	r6, #1
 8007af4:	d10b      	bne.n	8007b0e <__gethex+0x282>
 8007af6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007afa:	9a02      	ldr	r2, [sp, #8]
 8007afc:	2562      	movs	r5, #98	@ 0x62
 8007afe:	6013      	str	r3, [r2, #0]
 8007b00:	2301      	movs	r3, #1
 8007b02:	6123      	str	r3, [r4, #16]
 8007b04:	f8ca 3000 	str.w	r3, [sl]
 8007b08:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007b0a:	601c      	str	r4, [r3, #0]
 8007b0c:	e73a      	b.n	8007984 <__gethex+0xf8>
 8007b0e:	4620      	mov	r0, r4
 8007b10:	1e71      	subs	r1, r6, #1
 8007b12:	f7fe fb7c 	bl	800620e <__any_on>
 8007b16:	2800      	cmp	r0, #0
 8007b18:	d1ed      	bne.n	8007af6 <__gethex+0x26a>
 8007b1a:	4621      	mov	r1, r4
 8007b1c:	9801      	ldr	r0, [sp, #4]
 8007b1e:	f7fd ff31 	bl	8005984 <_Bfree>
 8007b22:	2300      	movs	r3, #0
 8007b24:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007b26:	2550      	movs	r5, #80	@ 0x50
 8007b28:	6013      	str	r3, [r2, #0]
 8007b2a:	e72b      	b.n	8007984 <__gethex+0xf8>
 8007b2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d1f3      	bne.n	8007b1a <__gethex+0x28e>
 8007b32:	e7e0      	b.n	8007af6 <__gethex+0x26a>
 8007b34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d1dd      	bne.n	8007af6 <__gethex+0x26a>
 8007b3a:	e7ee      	b.n	8007b1a <__gethex+0x28e>
 8007b3c:	080095f8 	.word	0x080095f8
 8007b40:	0800948f 	.word	0x0800948f
 8007b44:	080097a6 	.word	0x080097a6
 8007b48:	1e6f      	subs	r7, r5, #1
 8007b4a:	f1b9 0f00 	cmp.w	r9, #0
 8007b4e:	d130      	bne.n	8007bb2 <__gethex+0x326>
 8007b50:	b127      	cbz	r7, 8007b5c <__gethex+0x2d0>
 8007b52:	4639      	mov	r1, r7
 8007b54:	4620      	mov	r0, r4
 8007b56:	f7fe fb5a 	bl	800620e <__any_on>
 8007b5a:	4681      	mov	r9, r0
 8007b5c:	2301      	movs	r3, #1
 8007b5e:	4629      	mov	r1, r5
 8007b60:	1b76      	subs	r6, r6, r5
 8007b62:	2502      	movs	r5, #2
 8007b64:	117a      	asrs	r2, r7, #5
 8007b66:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8007b6a:	f007 071f 	and.w	r7, r7, #31
 8007b6e:	40bb      	lsls	r3, r7
 8007b70:	4213      	tst	r3, r2
 8007b72:	4620      	mov	r0, r4
 8007b74:	bf18      	it	ne
 8007b76:	f049 0902 	orrne.w	r9, r9, #2
 8007b7a:	f7ff fe1f 	bl	80077bc <rshift>
 8007b7e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8007b82:	f1b9 0f00 	cmp.w	r9, #0
 8007b86:	d047      	beq.n	8007c18 <__gethex+0x38c>
 8007b88:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007b8c:	2b02      	cmp	r3, #2
 8007b8e:	d015      	beq.n	8007bbc <__gethex+0x330>
 8007b90:	2b03      	cmp	r3, #3
 8007b92:	d017      	beq.n	8007bc4 <__gethex+0x338>
 8007b94:	2b01      	cmp	r3, #1
 8007b96:	d109      	bne.n	8007bac <__gethex+0x320>
 8007b98:	f019 0f02 	tst.w	r9, #2
 8007b9c:	d006      	beq.n	8007bac <__gethex+0x320>
 8007b9e:	f8da 3000 	ldr.w	r3, [sl]
 8007ba2:	ea49 0903 	orr.w	r9, r9, r3
 8007ba6:	f019 0f01 	tst.w	r9, #1
 8007baa:	d10e      	bne.n	8007bca <__gethex+0x33e>
 8007bac:	f045 0510 	orr.w	r5, r5, #16
 8007bb0:	e032      	b.n	8007c18 <__gethex+0x38c>
 8007bb2:	f04f 0901 	mov.w	r9, #1
 8007bb6:	e7d1      	b.n	8007b5c <__gethex+0x2d0>
 8007bb8:	2501      	movs	r5, #1
 8007bba:	e7e2      	b.n	8007b82 <__gethex+0x2f6>
 8007bbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007bbe:	f1c3 0301 	rsb	r3, r3, #1
 8007bc2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007bc4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d0f0      	beq.n	8007bac <__gethex+0x320>
 8007bca:	f04f 0c00 	mov.w	ip, #0
 8007bce:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007bd2:	f104 0314 	add.w	r3, r4, #20
 8007bd6:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007bda:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007bde:	4618      	mov	r0, r3
 8007be0:	f853 2b04 	ldr.w	r2, [r3], #4
 8007be4:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007be8:	d01b      	beq.n	8007c22 <__gethex+0x396>
 8007bea:	3201      	adds	r2, #1
 8007bec:	6002      	str	r2, [r0, #0]
 8007bee:	2d02      	cmp	r5, #2
 8007bf0:	f104 0314 	add.w	r3, r4, #20
 8007bf4:	d13c      	bne.n	8007c70 <__gethex+0x3e4>
 8007bf6:	f8d8 2000 	ldr.w	r2, [r8]
 8007bfa:	3a01      	subs	r2, #1
 8007bfc:	42b2      	cmp	r2, r6
 8007bfe:	d109      	bne.n	8007c14 <__gethex+0x388>
 8007c00:	2201      	movs	r2, #1
 8007c02:	1171      	asrs	r1, r6, #5
 8007c04:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007c08:	f006 061f 	and.w	r6, r6, #31
 8007c0c:	fa02 f606 	lsl.w	r6, r2, r6
 8007c10:	421e      	tst	r6, r3
 8007c12:	d13a      	bne.n	8007c8a <__gethex+0x3fe>
 8007c14:	f045 0520 	orr.w	r5, r5, #32
 8007c18:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007c1a:	601c      	str	r4, [r3, #0]
 8007c1c:	9b02      	ldr	r3, [sp, #8]
 8007c1e:	601f      	str	r7, [r3, #0]
 8007c20:	e6b0      	b.n	8007984 <__gethex+0xf8>
 8007c22:	4299      	cmp	r1, r3
 8007c24:	f843 cc04 	str.w	ip, [r3, #-4]
 8007c28:	d8d9      	bhi.n	8007bde <__gethex+0x352>
 8007c2a:	68a3      	ldr	r3, [r4, #8]
 8007c2c:	459b      	cmp	fp, r3
 8007c2e:	db17      	blt.n	8007c60 <__gethex+0x3d4>
 8007c30:	6861      	ldr	r1, [r4, #4]
 8007c32:	9801      	ldr	r0, [sp, #4]
 8007c34:	3101      	adds	r1, #1
 8007c36:	f7fd fe65 	bl	8005904 <_Balloc>
 8007c3a:	4681      	mov	r9, r0
 8007c3c:	b918      	cbnz	r0, 8007c46 <__gethex+0x3ba>
 8007c3e:	4602      	mov	r2, r0
 8007c40:	2184      	movs	r1, #132	@ 0x84
 8007c42:	4b19      	ldr	r3, [pc, #100]	@ (8007ca8 <__gethex+0x41c>)
 8007c44:	e6c5      	b.n	80079d2 <__gethex+0x146>
 8007c46:	6922      	ldr	r2, [r4, #16]
 8007c48:	f104 010c 	add.w	r1, r4, #12
 8007c4c:	3202      	adds	r2, #2
 8007c4e:	0092      	lsls	r2, r2, #2
 8007c50:	300c      	adds	r0, #12
 8007c52:	f7fc fef6 	bl	8004a42 <memcpy>
 8007c56:	4621      	mov	r1, r4
 8007c58:	9801      	ldr	r0, [sp, #4]
 8007c5a:	f7fd fe93 	bl	8005984 <_Bfree>
 8007c5e:	464c      	mov	r4, r9
 8007c60:	6923      	ldr	r3, [r4, #16]
 8007c62:	1c5a      	adds	r2, r3, #1
 8007c64:	6122      	str	r2, [r4, #16]
 8007c66:	2201      	movs	r2, #1
 8007c68:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007c6c:	615a      	str	r2, [r3, #20]
 8007c6e:	e7be      	b.n	8007bee <__gethex+0x362>
 8007c70:	6922      	ldr	r2, [r4, #16]
 8007c72:	455a      	cmp	r2, fp
 8007c74:	dd0b      	ble.n	8007c8e <__gethex+0x402>
 8007c76:	2101      	movs	r1, #1
 8007c78:	4620      	mov	r0, r4
 8007c7a:	f7ff fd9f 	bl	80077bc <rshift>
 8007c7e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007c82:	3701      	adds	r7, #1
 8007c84:	42bb      	cmp	r3, r7
 8007c86:	f6ff aee0 	blt.w	8007a4a <__gethex+0x1be>
 8007c8a:	2501      	movs	r5, #1
 8007c8c:	e7c2      	b.n	8007c14 <__gethex+0x388>
 8007c8e:	f016 061f 	ands.w	r6, r6, #31
 8007c92:	d0fa      	beq.n	8007c8a <__gethex+0x3fe>
 8007c94:	4453      	add	r3, sl
 8007c96:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8007c9a:	f7fd ff25 	bl	8005ae8 <__hi0bits>
 8007c9e:	f1c6 0620 	rsb	r6, r6, #32
 8007ca2:	42b0      	cmp	r0, r6
 8007ca4:	dbe7      	blt.n	8007c76 <__gethex+0x3ea>
 8007ca6:	e7f0      	b.n	8007c8a <__gethex+0x3fe>
 8007ca8:	0800948f 	.word	0x0800948f

08007cac <L_shift>:
 8007cac:	f1c2 0208 	rsb	r2, r2, #8
 8007cb0:	0092      	lsls	r2, r2, #2
 8007cb2:	b570      	push	{r4, r5, r6, lr}
 8007cb4:	f1c2 0620 	rsb	r6, r2, #32
 8007cb8:	6843      	ldr	r3, [r0, #4]
 8007cba:	6804      	ldr	r4, [r0, #0]
 8007cbc:	fa03 f506 	lsl.w	r5, r3, r6
 8007cc0:	432c      	orrs	r4, r5
 8007cc2:	40d3      	lsrs	r3, r2
 8007cc4:	6004      	str	r4, [r0, #0]
 8007cc6:	f840 3f04 	str.w	r3, [r0, #4]!
 8007cca:	4288      	cmp	r0, r1
 8007ccc:	d3f4      	bcc.n	8007cb8 <L_shift+0xc>
 8007cce:	bd70      	pop	{r4, r5, r6, pc}

08007cd0 <__match>:
 8007cd0:	b530      	push	{r4, r5, lr}
 8007cd2:	6803      	ldr	r3, [r0, #0]
 8007cd4:	3301      	adds	r3, #1
 8007cd6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007cda:	b914      	cbnz	r4, 8007ce2 <__match+0x12>
 8007cdc:	6003      	str	r3, [r0, #0]
 8007cde:	2001      	movs	r0, #1
 8007ce0:	bd30      	pop	{r4, r5, pc}
 8007ce2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ce6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8007cea:	2d19      	cmp	r5, #25
 8007cec:	bf98      	it	ls
 8007cee:	3220      	addls	r2, #32
 8007cf0:	42a2      	cmp	r2, r4
 8007cf2:	d0f0      	beq.n	8007cd6 <__match+0x6>
 8007cf4:	2000      	movs	r0, #0
 8007cf6:	e7f3      	b.n	8007ce0 <__match+0x10>

08007cf8 <__hexnan>:
 8007cf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cfc:	2500      	movs	r5, #0
 8007cfe:	680b      	ldr	r3, [r1, #0]
 8007d00:	4682      	mov	sl, r0
 8007d02:	115e      	asrs	r6, r3, #5
 8007d04:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007d08:	f013 031f 	ands.w	r3, r3, #31
 8007d0c:	bf18      	it	ne
 8007d0e:	3604      	addne	r6, #4
 8007d10:	1f37      	subs	r7, r6, #4
 8007d12:	4690      	mov	r8, r2
 8007d14:	46b9      	mov	r9, r7
 8007d16:	463c      	mov	r4, r7
 8007d18:	46ab      	mov	fp, r5
 8007d1a:	b087      	sub	sp, #28
 8007d1c:	6801      	ldr	r1, [r0, #0]
 8007d1e:	9301      	str	r3, [sp, #4]
 8007d20:	f846 5c04 	str.w	r5, [r6, #-4]
 8007d24:	9502      	str	r5, [sp, #8]
 8007d26:	784a      	ldrb	r2, [r1, #1]
 8007d28:	1c4b      	adds	r3, r1, #1
 8007d2a:	9303      	str	r3, [sp, #12]
 8007d2c:	b342      	cbz	r2, 8007d80 <__hexnan+0x88>
 8007d2e:	4610      	mov	r0, r2
 8007d30:	9105      	str	r1, [sp, #20]
 8007d32:	9204      	str	r2, [sp, #16]
 8007d34:	f7ff fd95 	bl	8007862 <__hexdig_fun>
 8007d38:	2800      	cmp	r0, #0
 8007d3a:	d151      	bne.n	8007de0 <__hexnan+0xe8>
 8007d3c:	9a04      	ldr	r2, [sp, #16]
 8007d3e:	9905      	ldr	r1, [sp, #20]
 8007d40:	2a20      	cmp	r2, #32
 8007d42:	d818      	bhi.n	8007d76 <__hexnan+0x7e>
 8007d44:	9b02      	ldr	r3, [sp, #8]
 8007d46:	459b      	cmp	fp, r3
 8007d48:	dd13      	ble.n	8007d72 <__hexnan+0x7a>
 8007d4a:	454c      	cmp	r4, r9
 8007d4c:	d206      	bcs.n	8007d5c <__hexnan+0x64>
 8007d4e:	2d07      	cmp	r5, #7
 8007d50:	dc04      	bgt.n	8007d5c <__hexnan+0x64>
 8007d52:	462a      	mov	r2, r5
 8007d54:	4649      	mov	r1, r9
 8007d56:	4620      	mov	r0, r4
 8007d58:	f7ff ffa8 	bl	8007cac <L_shift>
 8007d5c:	4544      	cmp	r4, r8
 8007d5e:	d952      	bls.n	8007e06 <__hexnan+0x10e>
 8007d60:	2300      	movs	r3, #0
 8007d62:	f1a4 0904 	sub.w	r9, r4, #4
 8007d66:	f844 3c04 	str.w	r3, [r4, #-4]
 8007d6a:	461d      	mov	r5, r3
 8007d6c:	464c      	mov	r4, r9
 8007d6e:	f8cd b008 	str.w	fp, [sp, #8]
 8007d72:	9903      	ldr	r1, [sp, #12]
 8007d74:	e7d7      	b.n	8007d26 <__hexnan+0x2e>
 8007d76:	2a29      	cmp	r2, #41	@ 0x29
 8007d78:	d157      	bne.n	8007e2a <__hexnan+0x132>
 8007d7a:	3102      	adds	r1, #2
 8007d7c:	f8ca 1000 	str.w	r1, [sl]
 8007d80:	f1bb 0f00 	cmp.w	fp, #0
 8007d84:	d051      	beq.n	8007e2a <__hexnan+0x132>
 8007d86:	454c      	cmp	r4, r9
 8007d88:	d206      	bcs.n	8007d98 <__hexnan+0xa0>
 8007d8a:	2d07      	cmp	r5, #7
 8007d8c:	dc04      	bgt.n	8007d98 <__hexnan+0xa0>
 8007d8e:	462a      	mov	r2, r5
 8007d90:	4649      	mov	r1, r9
 8007d92:	4620      	mov	r0, r4
 8007d94:	f7ff ff8a 	bl	8007cac <L_shift>
 8007d98:	4544      	cmp	r4, r8
 8007d9a:	d936      	bls.n	8007e0a <__hexnan+0x112>
 8007d9c:	4623      	mov	r3, r4
 8007d9e:	f1a8 0204 	sub.w	r2, r8, #4
 8007da2:	f853 1b04 	ldr.w	r1, [r3], #4
 8007da6:	429f      	cmp	r7, r3
 8007da8:	f842 1f04 	str.w	r1, [r2, #4]!
 8007dac:	d2f9      	bcs.n	8007da2 <__hexnan+0xaa>
 8007dae:	1b3b      	subs	r3, r7, r4
 8007db0:	f023 0303 	bic.w	r3, r3, #3
 8007db4:	3304      	adds	r3, #4
 8007db6:	3401      	adds	r4, #1
 8007db8:	3e03      	subs	r6, #3
 8007dba:	42b4      	cmp	r4, r6
 8007dbc:	bf88      	it	hi
 8007dbe:	2304      	movhi	r3, #4
 8007dc0:	2200      	movs	r2, #0
 8007dc2:	4443      	add	r3, r8
 8007dc4:	f843 2b04 	str.w	r2, [r3], #4
 8007dc8:	429f      	cmp	r7, r3
 8007dca:	d2fb      	bcs.n	8007dc4 <__hexnan+0xcc>
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	b91b      	cbnz	r3, 8007dd8 <__hexnan+0xe0>
 8007dd0:	4547      	cmp	r7, r8
 8007dd2:	d128      	bne.n	8007e26 <__hexnan+0x12e>
 8007dd4:	2301      	movs	r3, #1
 8007dd6:	603b      	str	r3, [r7, #0]
 8007dd8:	2005      	movs	r0, #5
 8007dda:	b007      	add	sp, #28
 8007ddc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007de0:	3501      	adds	r5, #1
 8007de2:	2d08      	cmp	r5, #8
 8007de4:	f10b 0b01 	add.w	fp, fp, #1
 8007de8:	dd06      	ble.n	8007df8 <__hexnan+0x100>
 8007dea:	4544      	cmp	r4, r8
 8007dec:	d9c1      	bls.n	8007d72 <__hexnan+0x7a>
 8007dee:	2300      	movs	r3, #0
 8007df0:	2501      	movs	r5, #1
 8007df2:	f844 3c04 	str.w	r3, [r4, #-4]
 8007df6:	3c04      	subs	r4, #4
 8007df8:	6822      	ldr	r2, [r4, #0]
 8007dfa:	f000 000f 	and.w	r0, r0, #15
 8007dfe:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8007e02:	6020      	str	r0, [r4, #0]
 8007e04:	e7b5      	b.n	8007d72 <__hexnan+0x7a>
 8007e06:	2508      	movs	r5, #8
 8007e08:	e7b3      	b.n	8007d72 <__hexnan+0x7a>
 8007e0a:	9b01      	ldr	r3, [sp, #4]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d0dd      	beq.n	8007dcc <__hexnan+0xd4>
 8007e10:	f04f 32ff 	mov.w	r2, #4294967295
 8007e14:	f1c3 0320 	rsb	r3, r3, #32
 8007e18:	40da      	lsrs	r2, r3
 8007e1a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8007e1e:	4013      	ands	r3, r2
 8007e20:	f846 3c04 	str.w	r3, [r6, #-4]
 8007e24:	e7d2      	b.n	8007dcc <__hexnan+0xd4>
 8007e26:	3f04      	subs	r7, #4
 8007e28:	e7d0      	b.n	8007dcc <__hexnan+0xd4>
 8007e2a:	2004      	movs	r0, #4
 8007e2c:	e7d5      	b.n	8007dda <__hexnan+0xe2>

08007e2e <__ascii_mbtowc>:
 8007e2e:	b082      	sub	sp, #8
 8007e30:	b901      	cbnz	r1, 8007e34 <__ascii_mbtowc+0x6>
 8007e32:	a901      	add	r1, sp, #4
 8007e34:	b142      	cbz	r2, 8007e48 <__ascii_mbtowc+0x1a>
 8007e36:	b14b      	cbz	r3, 8007e4c <__ascii_mbtowc+0x1e>
 8007e38:	7813      	ldrb	r3, [r2, #0]
 8007e3a:	600b      	str	r3, [r1, #0]
 8007e3c:	7812      	ldrb	r2, [r2, #0]
 8007e3e:	1e10      	subs	r0, r2, #0
 8007e40:	bf18      	it	ne
 8007e42:	2001      	movne	r0, #1
 8007e44:	b002      	add	sp, #8
 8007e46:	4770      	bx	lr
 8007e48:	4610      	mov	r0, r2
 8007e4a:	e7fb      	b.n	8007e44 <__ascii_mbtowc+0x16>
 8007e4c:	f06f 0001 	mvn.w	r0, #1
 8007e50:	e7f8      	b.n	8007e44 <__ascii_mbtowc+0x16>

08007e52 <_realloc_r>:
 8007e52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e56:	4680      	mov	r8, r0
 8007e58:	4615      	mov	r5, r2
 8007e5a:	460c      	mov	r4, r1
 8007e5c:	b921      	cbnz	r1, 8007e68 <_realloc_r+0x16>
 8007e5e:	4611      	mov	r1, r2
 8007e60:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e64:	f7fd bcc2 	b.w	80057ec <_malloc_r>
 8007e68:	b92a      	cbnz	r2, 8007e76 <_realloc_r+0x24>
 8007e6a:	f7fd fc4d 	bl	8005708 <_free_r>
 8007e6e:	2400      	movs	r4, #0
 8007e70:	4620      	mov	r0, r4
 8007e72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e76:	f000 f840 	bl	8007efa <_malloc_usable_size_r>
 8007e7a:	4285      	cmp	r5, r0
 8007e7c:	4606      	mov	r6, r0
 8007e7e:	d802      	bhi.n	8007e86 <_realloc_r+0x34>
 8007e80:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8007e84:	d8f4      	bhi.n	8007e70 <_realloc_r+0x1e>
 8007e86:	4629      	mov	r1, r5
 8007e88:	4640      	mov	r0, r8
 8007e8a:	f7fd fcaf 	bl	80057ec <_malloc_r>
 8007e8e:	4607      	mov	r7, r0
 8007e90:	2800      	cmp	r0, #0
 8007e92:	d0ec      	beq.n	8007e6e <_realloc_r+0x1c>
 8007e94:	42b5      	cmp	r5, r6
 8007e96:	462a      	mov	r2, r5
 8007e98:	4621      	mov	r1, r4
 8007e9a:	bf28      	it	cs
 8007e9c:	4632      	movcs	r2, r6
 8007e9e:	f7fc fdd0 	bl	8004a42 <memcpy>
 8007ea2:	4621      	mov	r1, r4
 8007ea4:	4640      	mov	r0, r8
 8007ea6:	f7fd fc2f 	bl	8005708 <_free_r>
 8007eaa:	463c      	mov	r4, r7
 8007eac:	e7e0      	b.n	8007e70 <_realloc_r+0x1e>

08007eae <__ascii_wctomb>:
 8007eae:	4603      	mov	r3, r0
 8007eb0:	4608      	mov	r0, r1
 8007eb2:	b141      	cbz	r1, 8007ec6 <__ascii_wctomb+0x18>
 8007eb4:	2aff      	cmp	r2, #255	@ 0xff
 8007eb6:	d904      	bls.n	8007ec2 <__ascii_wctomb+0x14>
 8007eb8:	228a      	movs	r2, #138	@ 0x8a
 8007eba:	f04f 30ff 	mov.w	r0, #4294967295
 8007ebe:	601a      	str	r2, [r3, #0]
 8007ec0:	4770      	bx	lr
 8007ec2:	2001      	movs	r0, #1
 8007ec4:	700a      	strb	r2, [r1, #0]
 8007ec6:	4770      	bx	lr

08007ec8 <fiprintf>:
 8007ec8:	b40e      	push	{r1, r2, r3}
 8007eca:	b503      	push	{r0, r1, lr}
 8007ecc:	4601      	mov	r1, r0
 8007ece:	ab03      	add	r3, sp, #12
 8007ed0:	4805      	ldr	r0, [pc, #20]	@ (8007ee8 <fiprintf+0x20>)
 8007ed2:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ed6:	6800      	ldr	r0, [r0, #0]
 8007ed8:	9301      	str	r3, [sp, #4]
 8007eda:	f7ff f9b7 	bl	800724c <_vfiprintf_r>
 8007ede:	b002      	add	sp, #8
 8007ee0:	f85d eb04 	ldr.w	lr, [sp], #4
 8007ee4:	b003      	add	sp, #12
 8007ee6:	4770      	bx	lr
 8007ee8:	2000003c 	.word	0x2000003c

08007eec <abort>:
 8007eec:	2006      	movs	r0, #6
 8007eee:	b508      	push	{r3, lr}
 8007ef0:	f000 f834 	bl	8007f5c <raise>
 8007ef4:	2001      	movs	r0, #1
 8007ef6:	f7f9 fb06 	bl	8001506 <_exit>

08007efa <_malloc_usable_size_r>:
 8007efa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007efe:	1f18      	subs	r0, r3, #4
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	bfbc      	itt	lt
 8007f04:	580b      	ldrlt	r3, [r1, r0]
 8007f06:	18c0      	addlt	r0, r0, r3
 8007f08:	4770      	bx	lr

08007f0a <_raise_r>:
 8007f0a:	291f      	cmp	r1, #31
 8007f0c:	b538      	push	{r3, r4, r5, lr}
 8007f0e:	4605      	mov	r5, r0
 8007f10:	460c      	mov	r4, r1
 8007f12:	d904      	bls.n	8007f1e <_raise_r+0x14>
 8007f14:	2316      	movs	r3, #22
 8007f16:	6003      	str	r3, [r0, #0]
 8007f18:	f04f 30ff 	mov.w	r0, #4294967295
 8007f1c:	bd38      	pop	{r3, r4, r5, pc}
 8007f1e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007f20:	b112      	cbz	r2, 8007f28 <_raise_r+0x1e>
 8007f22:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007f26:	b94b      	cbnz	r3, 8007f3c <_raise_r+0x32>
 8007f28:	4628      	mov	r0, r5
 8007f2a:	f000 f831 	bl	8007f90 <_getpid_r>
 8007f2e:	4622      	mov	r2, r4
 8007f30:	4601      	mov	r1, r0
 8007f32:	4628      	mov	r0, r5
 8007f34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007f38:	f000 b818 	b.w	8007f6c <_kill_r>
 8007f3c:	2b01      	cmp	r3, #1
 8007f3e:	d00a      	beq.n	8007f56 <_raise_r+0x4c>
 8007f40:	1c59      	adds	r1, r3, #1
 8007f42:	d103      	bne.n	8007f4c <_raise_r+0x42>
 8007f44:	2316      	movs	r3, #22
 8007f46:	6003      	str	r3, [r0, #0]
 8007f48:	2001      	movs	r0, #1
 8007f4a:	e7e7      	b.n	8007f1c <_raise_r+0x12>
 8007f4c:	2100      	movs	r1, #0
 8007f4e:	4620      	mov	r0, r4
 8007f50:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007f54:	4798      	blx	r3
 8007f56:	2000      	movs	r0, #0
 8007f58:	e7e0      	b.n	8007f1c <_raise_r+0x12>
	...

08007f5c <raise>:
 8007f5c:	4b02      	ldr	r3, [pc, #8]	@ (8007f68 <raise+0xc>)
 8007f5e:	4601      	mov	r1, r0
 8007f60:	6818      	ldr	r0, [r3, #0]
 8007f62:	f7ff bfd2 	b.w	8007f0a <_raise_r>
 8007f66:	bf00      	nop
 8007f68:	2000003c 	.word	0x2000003c

08007f6c <_kill_r>:
 8007f6c:	b538      	push	{r3, r4, r5, lr}
 8007f6e:	2300      	movs	r3, #0
 8007f70:	4d06      	ldr	r5, [pc, #24]	@ (8007f8c <_kill_r+0x20>)
 8007f72:	4604      	mov	r4, r0
 8007f74:	4608      	mov	r0, r1
 8007f76:	4611      	mov	r1, r2
 8007f78:	602b      	str	r3, [r5, #0]
 8007f7a:	f7f9 fab4 	bl	80014e6 <_kill>
 8007f7e:	1c43      	adds	r3, r0, #1
 8007f80:	d102      	bne.n	8007f88 <_kill_r+0x1c>
 8007f82:	682b      	ldr	r3, [r5, #0]
 8007f84:	b103      	cbz	r3, 8007f88 <_kill_r+0x1c>
 8007f86:	6023      	str	r3, [r4, #0]
 8007f88:	bd38      	pop	{r3, r4, r5, pc}
 8007f8a:	bf00      	nop
 8007f8c:	20004284 	.word	0x20004284

08007f90 <_getpid_r>:
 8007f90:	f7f9 baa2 	b.w	80014d8 <_getpid>

08007f94 <powf>:
 8007f94:	b570      	push	{r4, r5, r6, lr}
 8007f96:	460c      	mov	r4, r1
 8007f98:	4606      	mov	r6, r0
 8007f9a:	f000 f851 	bl	8008040 <__ieee754_powf>
 8007f9e:	4621      	mov	r1, r4
 8007fa0:	4605      	mov	r5, r0
 8007fa2:	4620      	mov	r0, r4
 8007fa4:	f7f9 f8b4 	bl	8001110 <__aeabi_fcmpun>
 8007fa8:	bb68      	cbnz	r0, 8008006 <powf+0x72>
 8007faa:	2100      	movs	r1, #0
 8007fac:	4630      	mov	r0, r6
 8007fae:	f7f9 f87d 	bl	80010ac <__aeabi_fcmpeq>
 8007fb2:	b190      	cbz	r0, 8007fda <powf+0x46>
 8007fb4:	2100      	movs	r1, #0
 8007fb6:	4620      	mov	r0, r4
 8007fb8:	f7f9 f878 	bl	80010ac <__aeabi_fcmpeq>
 8007fbc:	2800      	cmp	r0, #0
 8007fbe:	d133      	bne.n	8008028 <powf+0x94>
 8007fc0:	4620      	mov	r0, r4
 8007fc2:	f000 f834 	bl	800802e <finitef>
 8007fc6:	b1f0      	cbz	r0, 8008006 <powf+0x72>
 8007fc8:	2100      	movs	r1, #0
 8007fca:	4620      	mov	r0, r4
 8007fcc:	f7f9 f878 	bl	80010c0 <__aeabi_fcmplt>
 8007fd0:	b1c8      	cbz	r0, 8008006 <powf+0x72>
 8007fd2:	f7fc fcfb 	bl	80049cc <__errno>
 8007fd6:	2322      	movs	r3, #34	@ 0x22
 8007fd8:	e014      	b.n	8008004 <powf+0x70>
 8007fda:	4628      	mov	r0, r5
 8007fdc:	f000 f827 	bl	800802e <finitef>
 8007fe0:	b998      	cbnz	r0, 800800a <powf+0x76>
 8007fe2:	4630      	mov	r0, r6
 8007fe4:	f000 f823 	bl	800802e <finitef>
 8007fe8:	b178      	cbz	r0, 800800a <powf+0x76>
 8007fea:	4620      	mov	r0, r4
 8007fec:	f000 f81f 	bl	800802e <finitef>
 8007ff0:	b158      	cbz	r0, 800800a <powf+0x76>
 8007ff2:	4629      	mov	r1, r5
 8007ff4:	4628      	mov	r0, r5
 8007ff6:	f7f9 f88b 	bl	8001110 <__aeabi_fcmpun>
 8007ffa:	2800      	cmp	r0, #0
 8007ffc:	d0e9      	beq.n	8007fd2 <powf+0x3e>
 8007ffe:	f7fc fce5 	bl	80049cc <__errno>
 8008002:	2321      	movs	r3, #33	@ 0x21
 8008004:	6003      	str	r3, [r0, #0]
 8008006:	4628      	mov	r0, r5
 8008008:	bd70      	pop	{r4, r5, r6, pc}
 800800a:	2100      	movs	r1, #0
 800800c:	4628      	mov	r0, r5
 800800e:	f7f9 f84d 	bl	80010ac <__aeabi_fcmpeq>
 8008012:	2800      	cmp	r0, #0
 8008014:	d0f7      	beq.n	8008006 <powf+0x72>
 8008016:	4630      	mov	r0, r6
 8008018:	f000 f809 	bl	800802e <finitef>
 800801c:	2800      	cmp	r0, #0
 800801e:	d0f2      	beq.n	8008006 <powf+0x72>
 8008020:	4620      	mov	r0, r4
 8008022:	f000 f804 	bl	800802e <finitef>
 8008026:	e7d3      	b.n	8007fd0 <powf+0x3c>
 8008028:	f04f 557e 	mov.w	r5, #1065353216	@ 0x3f800000
 800802c:	e7eb      	b.n	8008006 <powf+0x72>

0800802e <finitef>:
 800802e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8008032:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8008036:	bfac      	ite	ge
 8008038:	2000      	movge	r0, #0
 800803a:	2001      	movlt	r0, #1
 800803c:	4770      	bx	lr
	...

08008040 <__ieee754_powf>:
 8008040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008044:	f031 4b00 	bics.w	fp, r1, #2147483648	@ 0x80000000
 8008048:	4680      	mov	r8, r0
 800804a:	460f      	mov	r7, r1
 800804c:	4606      	mov	r6, r0
 800804e:	460c      	mov	r4, r1
 8008050:	b087      	sub	sp, #28
 8008052:	d10c      	bne.n	800806e <__ieee754_powf+0x2e>
 8008054:	f480 0680 	eor.w	r6, r0, #4194304	@ 0x400000
 8008058:	0076      	lsls	r6, r6, #1
 800805a:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 800805e:	f240 8336 	bls.w	80086ce <__ieee754_powf+0x68e>
 8008062:	4639      	mov	r1, r7
 8008064:	4640      	mov	r0, r8
 8008066:	f7f8 fd85 	bl	8000b74 <__addsf3>
 800806a:	4601      	mov	r1, r0
 800806c:	e03e      	b.n	80080ec <__ieee754_powf+0xac>
 800806e:	f020 4900 	bic.w	r9, r0, #2147483648	@ 0x80000000
 8008072:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8008076:	d802      	bhi.n	800807e <__ieee754_powf+0x3e>
 8008078:	f1bb 4fff 	cmp.w	fp, #2139095040	@ 0x7f800000
 800807c:	d908      	bls.n	8008090 <__ieee754_powf+0x50>
 800807e:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 8008082:	d1ee      	bne.n	8008062 <__ieee754_powf+0x22>
 8008084:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 8008088:	0064      	lsls	r4, r4, #1
 800808a:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 800808e:	e7e6      	b.n	800805e <__ieee754_powf+0x1e>
 8008090:	2800      	cmp	r0, #0
 8008092:	da1e      	bge.n	80080d2 <__ieee754_powf+0x92>
 8008094:	f1bb 4f97 	cmp.w	fp, #1266679808	@ 0x4b800000
 8008098:	d22c      	bcs.n	80080f4 <__ieee754_powf+0xb4>
 800809a:	f1bb 5f7e 	cmp.w	fp, #1065353216	@ 0x3f800000
 800809e:	d333      	bcc.n	8008108 <__ieee754_powf+0xc8>
 80080a0:	ea4f 53eb 	mov.w	r3, fp, asr #23
 80080a4:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 80080a8:	fa4b f503 	asr.w	r5, fp, r3
 80080ac:	fa05 f303 	lsl.w	r3, r5, r3
 80080b0:	455b      	cmp	r3, fp
 80080b2:	d127      	bne.n	8008104 <__ieee754_powf+0xc4>
 80080b4:	f005 0501 	and.w	r5, r5, #1
 80080b8:	f1c5 0502 	rsb	r5, r5, #2
 80080bc:	f1bb 5f7e 	cmp.w	fp, #1065353216	@ 0x3f800000
 80080c0:	d123      	bne.n	800810a <__ieee754_powf+0xca>
 80080c2:	2c00      	cmp	r4, #0
 80080c4:	4641      	mov	r1, r8
 80080c6:	da11      	bge.n	80080ec <__ieee754_powf+0xac>
 80080c8:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80080cc:	f7f8 ff0e 	bl	8000eec <__aeabi_fdiv>
 80080d0:	e7cb      	b.n	800806a <__ieee754_powf+0x2a>
 80080d2:	2500      	movs	r5, #0
 80080d4:	f1bb 4fff 	cmp.w	fp, #2139095040	@ 0x7f800000
 80080d8:	d1f0      	bne.n	80080bc <__ieee754_powf+0x7c>
 80080da:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 80080de:	f000 82f6 	beq.w	80086ce <__ieee754_powf+0x68e>
 80080e2:	d909      	bls.n	80080f8 <__ieee754_powf+0xb8>
 80080e4:	2c00      	cmp	r4, #0
 80080e6:	f2c0 82f5 	blt.w	80086d4 <__ieee754_powf+0x694>
 80080ea:	4639      	mov	r1, r7
 80080ec:	4608      	mov	r0, r1
 80080ee:	b007      	add	sp, #28
 80080f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080f4:	2502      	movs	r5, #2
 80080f6:	e7ed      	b.n	80080d4 <__ieee754_powf+0x94>
 80080f8:	2c00      	cmp	r4, #0
 80080fa:	f280 82eb 	bge.w	80086d4 <__ieee754_powf+0x694>
 80080fe:	f107 4100 	add.w	r1, r7, #2147483648	@ 0x80000000
 8008102:	e7f3      	b.n	80080ec <__ieee754_powf+0xac>
 8008104:	2500      	movs	r5, #0
 8008106:	e7d9      	b.n	80080bc <__ieee754_powf+0x7c>
 8008108:	2500      	movs	r5, #0
 800810a:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800810e:	d104      	bne.n	800811a <__ieee754_powf+0xda>
 8008110:	4641      	mov	r1, r8
 8008112:	4640      	mov	r0, r8
 8008114:	f7f8 fe36 	bl	8000d84 <__aeabi_fmul>
 8008118:	e7a7      	b.n	800806a <__ieee754_powf+0x2a>
 800811a:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800811e:	d107      	bne.n	8008130 <__ieee754_powf+0xf0>
 8008120:	2e00      	cmp	r6, #0
 8008122:	db05      	blt.n	8008130 <__ieee754_powf+0xf0>
 8008124:	4640      	mov	r0, r8
 8008126:	b007      	add	sp, #28
 8008128:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800812c:	f000 bb54 	b.w	80087d8 <__ieee754_sqrtf>
 8008130:	4640      	mov	r0, r8
 8008132:	f000 fae3 	bl	80086fc <fabsf>
 8008136:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 800813a:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 800813e:	46ca      	mov	sl, r9
 8008140:	4601      	mov	r1, r0
 8008142:	d002      	beq.n	800814a <__ieee754_powf+0x10a>
 8008144:	f1b9 0f00 	cmp.w	r9, #0
 8008148:	d117      	bne.n	800817a <__ieee754_powf+0x13a>
 800814a:	2c00      	cmp	r4, #0
 800814c:	da04      	bge.n	8008158 <__ieee754_powf+0x118>
 800814e:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8008152:	f7f8 fecb 	bl	8000eec <__aeabi_fdiv>
 8008156:	4601      	mov	r1, r0
 8008158:	2e00      	cmp	r6, #0
 800815a:	dac7      	bge.n	80080ec <__ieee754_powf+0xac>
 800815c:	f1a9 597e 	sub.w	r9, r9, #1065353216	@ 0x3f800000
 8008160:	ea59 0905 	orrs.w	r9, r9, r5
 8008164:	d104      	bne.n	8008170 <__ieee754_powf+0x130>
 8008166:	4608      	mov	r0, r1
 8008168:	f7f8 fd02 	bl	8000b70 <__aeabi_fsub>
 800816c:	4601      	mov	r1, r0
 800816e:	e7ad      	b.n	80080cc <__ieee754_powf+0x8c>
 8008170:	2d01      	cmp	r5, #1
 8008172:	d1bb      	bne.n	80080ec <__ieee754_powf+0xac>
 8008174:	f101 4000 	add.w	r0, r1, #2147483648	@ 0x80000000
 8008178:	e777      	b.n	800806a <__ieee754_powf+0x2a>
 800817a:	0ff3      	lsrs	r3, r6, #31
 800817c:	3b01      	subs	r3, #1
 800817e:	9303      	str	r3, [sp, #12]
 8008180:	432b      	orrs	r3, r5
 8008182:	d101      	bne.n	8008188 <__ieee754_powf+0x148>
 8008184:	4641      	mov	r1, r8
 8008186:	e7ee      	b.n	8008166 <__ieee754_powf+0x126>
 8008188:	f1bb 4f9a 	cmp.w	fp, #1291845632	@ 0x4d000000
 800818c:	f240 809e 	bls.w	80082cc <__ieee754_powf+0x28c>
 8008190:	4b47      	ldr	r3, [pc, #284]	@ (80082b0 <__ieee754_powf+0x270>)
 8008192:	4599      	cmp	r9, r3
 8008194:	d807      	bhi.n	80081a6 <__ieee754_powf+0x166>
 8008196:	2c00      	cmp	r4, #0
 8008198:	da0a      	bge.n	80081b0 <__ieee754_powf+0x170>
 800819a:	2000      	movs	r0, #0
 800819c:	b007      	add	sp, #28
 800819e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081a2:	f000 bb14 	b.w	80087ce <__math_oflowf>
 80081a6:	4b43      	ldr	r3, [pc, #268]	@ (80082b4 <__ieee754_powf+0x274>)
 80081a8:	4599      	cmp	r9, r3
 80081aa:	d907      	bls.n	80081bc <__ieee754_powf+0x17c>
 80081ac:	2c00      	cmp	r4, #0
 80081ae:	dcf4      	bgt.n	800819a <__ieee754_powf+0x15a>
 80081b0:	2000      	movs	r0, #0
 80081b2:	b007      	add	sp, #28
 80081b4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081b8:	f000 bb05 	b.w	80087c6 <__math_uflowf>
 80081bc:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80081c0:	f7f8 fcd6 	bl	8000b70 <__aeabi_fsub>
 80081c4:	493c      	ldr	r1, [pc, #240]	@ (80082b8 <__ieee754_powf+0x278>)
 80081c6:	4606      	mov	r6, r0
 80081c8:	f7f8 fddc 	bl	8000d84 <__aeabi_fmul>
 80081cc:	493b      	ldr	r1, [pc, #236]	@ (80082bc <__ieee754_powf+0x27c>)
 80081ce:	4680      	mov	r8, r0
 80081d0:	4630      	mov	r0, r6
 80081d2:	f7f8 fdd7 	bl	8000d84 <__aeabi_fmul>
 80081d6:	f04f 517a 	mov.w	r1, #1048576000	@ 0x3e800000
 80081da:	4681      	mov	r9, r0
 80081dc:	4630      	mov	r0, r6
 80081de:	f7f8 fdd1 	bl	8000d84 <__aeabi_fmul>
 80081e2:	4601      	mov	r1, r0
 80081e4:	4836      	ldr	r0, [pc, #216]	@ (80082c0 <__ieee754_powf+0x280>)
 80081e6:	f7f8 fcc3 	bl	8000b70 <__aeabi_fsub>
 80081ea:	4631      	mov	r1, r6
 80081ec:	f7f8 fdca 	bl	8000d84 <__aeabi_fmul>
 80081f0:	4601      	mov	r1, r0
 80081f2:	f04f 507c 	mov.w	r0, #1056964608	@ 0x3f000000
 80081f6:	f7f8 fcbb 	bl	8000b70 <__aeabi_fsub>
 80081fa:	4631      	mov	r1, r6
 80081fc:	4682      	mov	sl, r0
 80081fe:	4630      	mov	r0, r6
 8008200:	f7f8 fdc0 	bl	8000d84 <__aeabi_fmul>
 8008204:	4601      	mov	r1, r0
 8008206:	4650      	mov	r0, sl
 8008208:	f7f8 fdbc 	bl	8000d84 <__aeabi_fmul>
 800820c:	492d      	ldr	r1, [pc, #180]	@ (80082c4 <__ieee754_powf+0x284>)
 800820e:	f7f8 fdb9 	bl	8000d84 <__aeabi_fmul>
 8008212:	4601      	mov	r1, r0
 8008214:	4648      	mov	r0, r9
 8008216:	f7f8 fcab 	bl	8000b70 <__aeabi_fsub>
 800821a:	4601      	mov	r1, r0
 800821c:	4606      	mov	r6, r0
 800821e:	4640      	mov	r0, r8
 8008220:	f7f8 fca8 	bl	8000b74 <__addsf3>
 8008224:	f420 6b7f 	bic.w	fp, r0, #4080	@ 0xff0
 8008228:	f02b 0b0f 	bic.w	fp, fp, #15
 800822c:	4641      	mov	r1, r8
 800822e:	4658      	mov	r0, fp
 8008230:	f7f8 fc9e 	bl	8000b70 <__aeabi_fsub>
 8008234:	4601      	mov	r1, r0
 8008236:	4630      	mov	r0, r6
 8008238:	f7f8 fc9a 	bl	8000b70 <__aeabi_fsub>
 800823c:	f424 647f 	bic.w	r4, r4, #4080	@ 0xff0
 8008240:	9b03      	ldr	r3, [sp, #12]
 8008242:	3d01      	subs	r5, #1
 8008244:	f024 040f 	bic.w	r4, r4, #15
 8008248:	431d      	orrs	r5, r3
 800824a:	4606      	mov	r6, r0
 800824c:	4621      	mov	r1, r4
 800824e:	4638      	mov	r0, r7
 8008250:	bf14      	ite	ne
 8008252:	f04f 557e 	movne.w	r5, #1065353216	@ 0x3f800000
 8008256:	4d1c      	ldreq	r5, [pc, #112]	@ (80082c8 <__ieee754_powf+0x288>)
 8008258:	f7f8 fc8a 	bl	8000b70 <__aeabi_fsub>
 800825c:	4659      	mov	r1, fp
 800825e:	f7f8 fd91 	bl	8000d84 <__aeabi_fmul>
 8008262:	4639      	mov	r1, r7
 8008264:	4680      	mov	r8, r0
 8008266:	4630      	mov	r0, r6
 8008268:	f7f8 fd8c 	bl	8000d84 <__aeabi_fmul>
 800826c:	4601      	mov	r1, r0
 800826e:	4640      	mov	r0, r8
 8008270:	f7f8 fc80 	bl	8000b74 <__addsf3>
 8008274:	4621      	mov	r1, r4
 8008276:	4606      	mov	r6, r0
 8008278:	4658      	mov	r0, fp
 800827a:	f7f8 fd83 	bl	8000d84 <__aeabi_fmul>
 800827e:	4601      	mov	r1, r0
 8008280:	4607      	mov	r7, r0
 8008282:	4630      	mov	r0, r6
 8008284:	f7f8 fc76 	bl	8000b74 <__addsf3>
 8008288:	2800      	cmp	r0, #0
 800828a:	4604      	mov	r4, r0
 800828c:	4680      	mov	r8, r0
 800828e:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8008292:	f340 8141 	ble.w	8008518 <__ieee754_powf+0x4d8>
 8008296:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 800829a:	f240 812a 	bls.w	80084f2 <__ieee754_powf+0x4b2>
 800829e:	2100      	movs	r1, #0
 80082a0:	4628      	mov	r0, r5
 80082a2:	f7f8 ff0d 	bl	80010c0 <__aeabi_fcmplt>
 80082a6:	3800      	subs	r0, #0
 80082a8:	bf18      	it	ne
 80082aa:	2001      	movne	r0, #1
 80082ac:	e776      	b.n	800819c <__ieee754_powf+0x15c>
 80082ae:	bf00      	nop
 80082b0:	3f7ffff3 	.word	0x3f7ffff3
 80082b4:	3f800007 	.word	0x3f800007
 80082b8:	3fb8aa00 	.word	0x3fb8aa00
 80082bc:	36eca570 	.word	0x36eca570
 80082c0:	3eaaaaab 	.word	0x3eaaaaab
 80082c4:	3fb8aa3b 	.word	0x3fb8aa3b
 80082c8:	bf800000 	.word	0xbf800000
 80082cc:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 80082d0:	f040 810b 	bne.w	80084ea <__ieee754_powf+0x4aa>
 80082d4:	f04f 4197 	mov.w	r1, #1266679808	@ 0x4b800000
 80082d8:	f7f8 fd54 	bl	8000d84 <__aeabi_fmul>
 80082dc:	f06f 0217 	mvn.w	r2, #23
 80082e0:	4682      	mov	sl, r0
 80082e2:	ea4f 53ea 	mov.w	r3, sl, asr #23
 80082e6:	3b7f      	subs	r3, #127	@ 0x7f
 80082e8:	441a      	add	r2, r3
 80082ea:	4b96      	ldr	r3, [pc, #600]	@ (8008544 <__ieee754_powf+0x504>)
 80082ec:	f3ca 0a16 	ubfx	sl, sl, #0, #23
 80082f0:	459a      	cmp	sl, r3
 80082f2:	f04a 567e 	orr.w	r6, sl, #1065353216	@ 0x3f800000
 80082f6:	dd06      	ble.n	8008306 <__ieee754_powf+0x2c6>
 80082f8:	4b93      	ldr	r3, [pc, #588]	@ (8008548 <__ieee754_powf+0x508>)
 80082fa:	459a      	cmp	sl, r3
 80082fc:	f340 80f7 	ble.w	80084ee <__ieee754_powf+0x4ae>
 8008300:	3201      	adds	r2, #1
 8008302:	f5a6 0600 	sub.w	r6, r6, #8388608	@ 0x800000
 8008306:	2300      	movs	r3, #0
 8008308:	9301      	str	r3, [sp, #4]
 800830a:	9205      	str	r2, [sp, #20]
 800830c:	4b8f      	ldr	r3, [pc, #572]	@ (800854c <__ieee754_powf+0x50c>)
 800830e:	9a01      	ldr	r2, [sp, #4]
 8008310:	4630      	mov	r0, r6
 8008312:	f853 b022 	ldr.w	fp, [r3, r2, lsl #2]
 8008316:	46b2      	mov	sl, r6
 8008318:	4659      	mov	r1, fp
 800831a:	f7f8 fc29 	bl	8000b70 <__aeabi_fsub>
 800831e:	4631      	mov	r1, r6
 8008320:	4681      	mov	r9, r0
 8008322:	4658      	mov	r0, fp
 8008324:	f7f8 fc26 	bl	8000b74 <__addsf3>
 8008328:	4601      	mov	r1, r0
 800832a:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800832e:	f7f8 fddd 	bl	8000eec <__aeabi_fdiv>
 8008332:	4601      	mov	r1, r0
 8008334:	9004      	str	r0, [sp, #16]
 8008336:	4648      	mov	r0, r9
 8008338:	f7f8 fd24 	bl	8000d84 <__aeabi_fmul>
 800833c:	9002      	str	r0, [sp, #8]
 800833e:	9b02      	ldr	r3, [sp, #8]
 8008340:	1076      	asrs	r6, r6, #1
 8008342:	f423 687f 	bic.w	r8, r3, #4080	@ 0xff0
 8008346:	f046 5600 	orr.w	r6, r6, #536870912	@ 0x20000000
 800834a:	9b01      	ldr	r3, [sp, #4]
 800834c:	f506 2680 	add.w	r6, r6, #262144	@ 0x40000
 8008350:	eb06 5643 	add.w	r6, r6, r3, lsl #21
 8008354:	f028 080f 	bic.w	r8, r8, #15
 8008358:	4631      	mov	r1, r6
 800835a:	4640      	mov	r0, r8
 800835c:	f7f8 fd12 	bl	8000d84 <__aeabi_fmul>
 8008360:	4601      	mov	r1, r0
 8008362:	4648      	mov	r0, r9
 8008364:	f7f8 fc04 	bl	8000b70 <__aeabi_fsub>
 8008368:	4659      	mov	r1, fp
 800836a:	4681      	mov	r9, r0
 800836c:	4630      	mov	r0, r6
 800836e:	f7f8 fbff 	bl	8000b70 <__aeabi_fsub>
 8008372:	4601      	mov	r1, r0
 8008374:	4650      	mov	r0, sl
 8008376:	f7f8 fbfb 	bl	8000b70 <__aeabi_fsub>
 800837a:	4641      	mov	r1, r8
 800837c:	f7f8 fd02 	bl	8000d84 <__aeabi_fmul>
 8008380:	4601      	mov	r1, r0
 8008382:	4648      	mov	r0, r9
 8008384:	f7f8 fbf4 	bl	8000b70 <__aeabi_fsub>
 8008388:	9b04      	ldr	r3, [sp, #16]
 800838a:	4619      	mov	r1, r3
 800838c:	f7f8 fcfa 	bl	8000d84 <__aeabi_fmul>
 8008390:	9902      	ldr	r1, [sp, #8]
 8008392:	4683      	mov	fp, r0
 8008394:	4608      	mov	r0, r1
 8008396:	f7f8 fcf5 	bl	8000d84 <__aeabi_fmul>
 800839a:	4606      	mov	r6, r0
 800839c:	496c      	ldr	r1, [pc, #432]	@ (8008550 <__ieee754_powf+0x510>)
 800839e:	f7f8 fcf1 	bl	8000d84 <__aeabi_fmul>
 80083a2:	496c      	ldr	r1, [pc, #432]	@ (8008554 <__ieee754_powf+0x514>)
 80083a4:	f7f8 fbe6 	bl	8000b74 <__addsf3>
 80083a8:	4631      	mov	r1, r6
 80083aa:	f7f8 fceb 	bl	8000d84 <__aeabi_fmul>
 80083ae:	496a      	ldr	r1, [pc, #424]	@ (8008558 <__ieee754_powf+0x518>)
 80083b0:	f7f8 fbe0 	bl	8000b74 <__addsf3>
 80083b4:	4631      	mov	r1, r6
 80083b6:	f7f8 fce5 	bl	8000d84 <__aeabi_fmul>
 80083ba:	4968      	ldr	r1, [pc, #416]	@ (800855c <__ieee754_powf+0x51c>)
 80083bc:	f7f8 fbda 	bl	8000b74 <__addsf3>
 80083c0:	4631      	mov	r1, r6
 80083c2:	f7f8 fcdf 	bl	8000d84 <__aeabi_fmul>
 80083c6:	4966      	ldr	r1, [pc, #408]	@ (8008560 <__ieee754_powf+0x520>)
 80083c8:	f7f8 fbd4 	bl	8000b74 <__addsf3>
 80083cc:	4631      	mov	r1, r6
 80083ce:	f7f8 fcd9 	bl	8000d84 <__aeabi_fmul>
 80083d2:	4964      	ldr	r1, [pc, #400]	@ (8008564 <__ieee754_powf+0x524>)
 80083d4:	f7f8 fbce 	bl	8000b74 <__addsf3>
 80083d8:	4631      	mov	r1, r6
 80083da:	4681      	mov	r9, r0
 80083dc:	4630      	mov	r0, r6
 80083de:	f7f8 fcd1 	bl	8000d84 <__aeabi_fmul>
 80083e2:	4601      	mov	r1, r0
 80083e4:	4648      	mov	r0, r9
 80083e6:	f7f8 fccd 	bl	8000d84 <__aeabi_fmul>
 80083ea:	4606      	mov	r6, r0
 80083ec:	4641      	mov	r1, r8
 80083ee:	9802      	ldr	r0, [sp, #8]
 80083f0:	f7f8 fbc0 	bl	8000b74 <__addsf3>
 80083f4:	4659      	mov	r1, fp
 80083f6:	f7f8 fcc5 	bl	8000d84 <__aeabi_fmul>
 80083fa:	4631      	mov	r1, r6
 80083fc:	f7f8 fbba 	bl	8000b74 <__addsf3>
 8008400:	4641      	mov	r1, r8
 8008402:	4681      	mov	r9, r0
 8008404:	4640      	mov	r0, r8
 8008406:	f7f8 fcbd 	bl	8000d84 <__aeabi_fmul>
 800840a:	4957      	ldr	r1, [pc, #348]	@ (8008568 <__ieee754_powf+0x528>)
 800840c:	4682      	mov	sl, r0
 800840e:	f7f8 fbb1 	bl	8000b74 <__addsf3>
 8008412:	4649      	mov	r1, r9
 8008414:	f7f8 fbae 	bl	8000b74 <__addsf3>
 8008418:	f420 667f 	bic.w	r6, r0, #4080	@ 0xff0
 800841c:	f026 060f 	bic.w	r6, r6, #15
 8008420:	4631      	mov	r1, r6
 8008422:	4640      	mov	r0, r8
 8008424:	f7f8 fcae 	bl	8000d84 <__aeabi_fmul>
 8008428:	494f      	ldr	r1, [pc, #316]	@ (8008568 <__ieee754_powf+0x528>)
 800842a:	4680      	mov	r8, r0
 800842c:	4630      	mov	r0, r6
 800842e:	f7f8 fb9f 	bl	8000b70 <__aeabi_fsub>
 8008432:	4651      	mov	r1, sl
 8008434:	f7f8 fb9c 	bl	8000b70 <__aeabi_fsub>
 8008438:	4601      	mov	r1, r0
 800843a:	4648      	mov	r0, r9
 800843c:	f7f8 fb98 	bl	8000b70 <__aeabi_fsub>
 8008440:	9902      	ldr	r1, [sp, #8]
 8008442:	f7f8 fc9f 	bl	8000d84 <__aeabi_fmul>
 8008446:	4631      	mov	r1, r6
 8008448:	4681      	mov	r9, r0
 800844a:	4658      	mov	r0, fp
 800844c:	f7f8 fc9a 	bl	8000d84 <__aeabi_fmul>
 8008450:	4601      	mov	r1, r0
 8008452:	4648      	mov	r0, r9
 8008454:	f7f8 fb8e 	bl	8000b74 <__addsf3>
 8008458:	4682      	mov	sl, r0
 800845a:	4601      	mov	r1, r0
 800845c:	4640      	mov	r0, r8
 800845e:	f7f8 fb89 	bl	8000b74 <__addsf3>
 8008462:	f420 667f 	bic.w	r6, r0, #4080	@ 0xff0
 8008466:	f026 060f 	bic.w	r6, r6, #15
 800846a:	4630      	mov	r0, r6
 800846c:	493f      	ldr	r1, [pc, #252]	@ (800856c <__ieee754_powf+0x52c>)
 800846e:	f7f8 fc89 	bl	8000d84 <__aeabi_fmul>
 8008472:	4641      	mov	r1, r8
 8008474:	4681      	mov	r9, r0
 8008476:	4630      	mov	r0, r6
 8008478:	f7f8 fb7a 	bl	8000b70 <__aeabi_fsub>
 800847c:	4601      	mov	r1, r0
 800847e:	4650      	mov	r0, sl
 8008480:	f7f8 fb76 	bl	8000b70 <__aeabi_fsub>
 8008484:	493a      	ldr	r1, [pc, #232]	@ (8008570 <__ieee754_powf+0x530>)
 8008486:	f7f8 fc7d 	bl	8000d84 <__aeabi_fmul>
 800848a:	493a      	ldr	r1, [pc, #232]	@ (8008574 <__ieee754_powf+0x534>)
 800848c:	4680      	mov	r8, r0
 800848e:	4630      	mov	r0, r6
 8008490:	f7f8 fc78 	bl	8000d84 <__aeabi_fmul>
 8008494:	4601      	mov	r1, r0
 8008496:	4640      	mov	r0, r8
 8008498:	f7f8 fb6c 	bl	8000b74 <__addsf3>
 800849c:	4b36      	ldr	r3, [pc, #216]	@ (8008578 <__ieee754_powf+0x538>)
 800849e:	9a01      	ldr	r2, [sp, #4]
 80084a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80084a4:	f7f8 fb66 	bl	8000b74 <__addsf3>
 80084a8:	9a05      	ldr	r2, [sp, #20]
 80084aa:	4606      	mov	r6, r0
 80084ac:	4610      	mov	r0, r2
 80084ae:	f7f8 fc15 	bl	8000cdc <__aeabi_i2f>
 80084b2:	4680      	mov	r8, r0
 80084b4:	4b31      	ldr	r3, [pc, #196]	@ (800857c <__ieee754_powf+0x53c>)
 80084b6:	9a01      	ldr	r2, [sp, #4]
 80084b8:	4631      	mov	r1, r6
 80084ba:	f853 a022 	ldr.w	sl, [r3, r2, lsl #2]
 80084be:	4648      	mov	r0, r9
 80084c0:	f7f8 fb58 	bl	8000b74 <__addsf3>
 80084c4:	4651      	mov	r1, sl
 80084c6:	f7f8 fb55 	bl	8000b74 <__addsf3>
 80084ca:	4641      	mov	r1, r8
 80084cc:	f7f8 fb52 	bl	8000b74 <__addsf3>
 80084d0:	f420 6b7f 	bic.w	fp, r0, #4080	@ 0xff0
 80084d4:	f02b 0b0f 	bic.w	fp, fp, #15
 80084d8:	4641      	mov	r1, r8
 80084da:	4658      	mov	r0, fp
 80084dc:	f7f8 fb48 	bl	8000b70 <__aeabi_fsub>
 80084e0:	4651      	mov	r1, sl
 80084e2:	f7f8 fb45 	bl	8000b70 <__aeabi_fsub>
 80084e6:	4649      	mov	r1, r9
 80084e8:	e6a2      	b.n	8008230 <__ieee754_powf+0x1f0>
 80084ea:	2200      	movs	r2, #0
 80084ec:	e6f9      	b.n	80082e2 <__ieee754_powf+0x2a2>
 80084ee:	2301      	movs	r3, #1
 80084f0:	e70a      	b.n	8008308 <__ieee754_powf+0x2c8>
 80084f2:	d149      	bne.n	8008588 <__ieee754_powf+0x548>
 80084f4:	4922      	ldr	r1, [pc, #136]	@ (8008580 <__ieee754_powf+0x540>)
 80084f6:	4630      	mov	r0, r6
 80084f8:	f7f8 fb3c 	bl	8000b74 <__addsf3>
 80084fc:	4639      	mov	r1, r7
 80084fe:	4681      	mov	r9, r0
 8008500:	4620      	mov	r0, r4
 8008502:	f7f8 fb35 	bl	8000b70 <__aeabi_fsub>
 8008506:	4601      	mov	r1, r0
 8008508:	4648      	mov	r0, r9
 800850a:	f7f8 fdf7 	bl	80010fc <__aeabi_fcmpgt>
 800850e:	2800      	cmp	r0, #0
 8008510:	f47f aec5 	bne.w	800829e <__ieee754_powf+0x25e>
 8008514:	2386      	movs	r3, #134	@ 0x86
 8008516:	e03c      	b.n	8008592 <__ieee754_powf+0x552>
 8008518:	4a1a      	ldr	r2, [pc, #104]	@ (8008584 <__ieee754_powf+0x544>)
 800851a:	4293      	cmp	r3, r2
 800851c:	d907      	bls.n	800852e <__ieee754_powf+0x4ee>
 800851e:	2100      	movs	r1, #0
 8008520:	4628      	mov	r0, r5
 8008522:	f7f8 fdcd 	bl	80010c0 <__aeabi_fcmplt>
 8008526:	3800      	subs	r0, #0
 8008528:	bf18      	it	ne
 800852a:	2001      	movne	r0, #1
 800852c:	e641      	b.n	80081b2 <__ieee754_powf+0x172>
 800852e:	d12b      	bne.n	8008588 <__ieee754_powf+0x548>
 8008530:	4639      	mov	r1, r7
 8008532:	f7f8 fb1d 	bl	8000b70 <__aeabi_fsub>
 8008536:	4631      	mov	r1, r6
 8008538:	f7f8 fdd6 	bl	80010e8 <__aeabi_fcmpge>
 800853c:	2800      	cmp	r0, #0
 800853e:	d0e9      	beq.n	8008514 <__ieee754_powf+0x4d4>
 8008540:	e7ed      	b.n	800851e <__ieee754_powf+0x4de>
 8008542:	bf00      	nop
 8008544:	001cc471 	.word	0x001cc471
 8008548:	005db3d6 	.word	0x005db3d6
 800854c:	08009818 	.word	0x08009818
 8008550:	3e53f142 	.word	0x3e53f142
 8008554:	3e6c3255 	.word	0x3e6c3255
 8008558:	3e8ba305 	.word	0x3e8ba305
 800855c:	3eaaaaab 	.word	0x3eaaaaab
 8008560:	3edb6db7 	.word	0x3edb6db7
 8008564:	3f19999a 	.word	0x3f19999a
 8008568:	40400000 	.word	0x40400000
 800856c:	3f763800 	.word	0x3f763800
 8008570:	3f76384f 	.word	0x3f76384f
 8008574:	369dc3a0 	.word	0x369dc3a0
 8008578:	08009808 	.word	0x08009808
 800857c:	08009810 	.word	0x08009810
 8008580:	3338aa3c 	.word	0x3338aa3c
 8008584:	43160000 	.word	0x43160000
 8008588:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 800858c:	f240 809b 	bls.w	80086c6 <__ieee754_powf+0x686>
 8008590:	15db      	asrs	r3, r3, #23
 8008592:	f44f 0400 	mov.w	r4, #8388608	@ 0x800000
 8008596:	3b7e      	subs	r3, #126	@ 0x7e
 8008598:	411c      	asrs	r4, r3
 800859a:	4444      	add	r4, r8
 800859c:	f3c4 53c7 	ubfx	r3, r4, #23, #8
 80085a0:	494d      	ldr	r1, [pc, #308]	@ (80086d8 <__ieee754_powf+0x698>)
 80085a2:	3b7f      	subs	r3, #127	@ 0x7f
 80085a4:	4119      	asrs	r1, r3
 80085a6:	4021      	ands	r1, r4
 80085a8:	f3c4 0416 	ubfx	r4, r4, #0, #23
 80085ac:	f1c3 0317 	rsb	r3, r3, #23
 80085b0:	f444 0400 	orr.w	r4, r4, #8388608	@ 0x800000
 80085b4:	4638      	mov	r0, r7
 80085b6:	411c      	asrs	r4, r3
 80085b8:	f1b8 0f00 	cmp.w	r8, #0
 80085bc:	bfb8      	it	lt
 80085be:	4264      	neglt	r4, r4
 80085c0:	f7f8 fad6 	bl	8000b70 <__aeabi_fsub>
 80085c4:	4607      	mov	r7, r0
 80085c6:	4631      	mov	r1, r6
 80085c8:	4638      	mov	r0, r7
 80085ca:	f7f8 fad3 	bl	8000b74 <__addsf3>
 80085ce:	f420 687f 	bic.w	r8, r0, #4080	@ 0xff0
 80085d2:	f028 080f 	bic.w	r8, r8, #15
 80085d6:	4640      	mov	r0, r8
 80085d8:	4940      	ldr	r1, [pc, #256]	@ (80086dc <__ieee754_powf+0x69c>)
 80085da:	f7f8 fbd3 	bl	8000d84 <__aeabi_fmul>
 80085de:	4639      	mov	r1, r7
 80085e0:	4681      	mov	r9, r0
 80085e2:	4640      	mov	r0, r8
 80085e4:	f7f8 fac4 	bl	8000b70 <__aeabi_fsub>
 80085e8:	4601      	mov	r1, r0
 80085ea:	4630      	mov	r0, r6
 80085ec:	f7f8 fac0 	bl	8000b70 <__aeabi_fsub>
 80085f0:	493b      	ldr	r1, [pc, #236]	@ (80086e0 <__ieee754_powf+0x6a0>)
 80085f2:	f7f8 fbc7 	bl	8000d84 <__aeabi_fmul>
 80085f6:	493b      	ldr	r1, [pc, #236]	@ (80086e4 <__ieee754_powf+0x6a4>)
 80085f8:	4606      	mov	r6, r0
 80085fa:	4640      	mov	r0, r8
 80085fc:	f7f8 fbc2 	bl	8000d84 <__aeabi_fmul>
 8008600:	4601      	mov	r1, r0
 8008602:	4630      	mov	r0, r6
 8008604:	f7f8 fab6 	bl	8000b74 <__addsf3>
 8008608:	4607      	mov	r7, r0
 800860a:	4601      	mov	r1, r0
 800860c:	4648      	mov	r0, r9
 800860e:	f7f8 fab1 	bl	8000b74 <__addsf3>
 8008612:	4649      	mov	r1, r9
 8008614:	4606      	mov	r6, r0
 8008616:	f7f8 faab 	bl	8000b70 <__aeabi_fsub>
 800861a:	4601      	mov	r1, r0
 800861c:	4638      	mov	r0, r7
 800861e:	f7f8 faa7 	bl	8000b70 <__aeabi_fsub>
 8008622:	4631      	mov	r1, r6
 8008624:	4680      	mov	r8, r0
 8008626:	4630      	mov	r0, r6
 8008628:	f7f8 fbac 	bl	8000d84 <__aeabi_fmul>
 800862c:	4607      	mov	r7, r0
 800862e:	492e      	ldr	r1, [pc, #184]	@ (80086e8 <__ieee754_powf+0x6a8>)
 8008630:	f7f8 fba8 	bl	8000d84 <__aeabi_fmul>
 8008634:	492d      	ldr	r1, [pc, #180]	@ (80086ec <__ieee754_powf+0x6ac>)
 8008636:	f7f8 fa9b 	bl	8000b70 <__aeabi_fsub>
 800863a:	4639      	mov	r1, r7
 800863c:	f7f8 fba2 	bl	8000d84 <__aeabi_fmul>
 8008640:	492b      	ldr	r1, [pc, #172]	@ (80086f0 <__ieee754_powf+0x6b0>)
 8008642:	f7f8 fa97 	bl	8000b74 <__addsf3>
 8008646:	4639      	mov	r1, r7
 8008648:	f7f8 fb9c 	bl	8000d84 <__aeabi_fmul>
 800864c:	4929      	ldr	r1, [pc, #164]	@ (80086f4 <__ieee754_powf+0x6b4>)
 800864e:	f7f8 fa8f 	bl	8000b70 <__aeabi_fsub>
 8008652:	4639      	mov	r1, r7
 8008654:	f7f8 fb96 	bl	8000d84 <__aeabi_fmul>
 8008658:	4927      	ldr	r1, [pc, #156]	@ (80086f8 <__ieee754_powf+0x6b8>)
 800865a:	f7f8 fa8b 	bl	8000b74 <__addsf3>
 800865e:	4639      	mov	r1, r7
 8008660:	f7f8 fb90 	bl	8000d84 <__aeabi_fmul>
 8008664:	4601      	mov	r1, r0
 8008666:	4630      	mov	r0, r6
 8008668:	f7f8 fa82 	bl	8000b70 <__aeabi_fsub>
 800866c:	4607      	mov	r7, r0
 800866e:	4601      	mov	r1, r0
 8008670:	4630      	mov	r0, r6
 8008672:	f7f8 fb87 	bl	8000d84 <__aeabi_fmul>
 8008676:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800867a:	4681      	mov	r9, r0
 800867c:	4638      	mov	r0, r7
 800867e:	f7f8 fa77 	bl	8000b70 <__aeabi_fsub>
 8008682:	4601      	mov	r1, r0
 8008684:	4648      	mov	r0, r9
 8008686:	f7f8 fc31 	bl	8000eec <__aeabi_fdiv>
 800868a:	4641      	mov	r1, r8
 800868c:	4607      	mov	r7, r0
 800868e:	4630      	mov	r0, r6
 8008690:	f7f8 fb78 	bl	8000d84 <__aeabi_fmul>
 8008694:	4641      	mov	r1, r8
 8008696:	f7f8 fa6d 	bl	8000b74 <__addsf3>
 800869a:	4601      	mov	r1, r0
 800869c:	4638      	mov	r0, r7
 800869e:	f7f8 fa67 	bl	8000b70 <__aeabi_fsub>
 80086a2:	4631      	mov	r1, r6
 80086a4:	f7f8 fa64 	bl	8000b70 <__aeabi_fsub>
 80086a8:	4601      	mov	r1, r0
 80086aa:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80086ae:	f7f8 fa5f 	bl	8000b70 <__aeabi_fsub>
 80086b2:	eb00 53c4 	add.w	r3, r0, r4, lsl #23
 80086b6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80086ba:	da06      	bge.n	80086ca <__ieee754_powf+0x68a>
 80086bc:	4621      	mov	r1, r4
 80086be:	f000 f821 	bl	8008704 <scalbnf>
 80086c2:	4629      	mov	r1, r5
 80086c4:	e526      	b.n	8008114 <__ieee754_powf+0xd4>
 80086c6:	2400      	movs	r4, #0
 80086c8:	e77d      	b.n	80085c6 <__ieee754_powf+0x586>
 80086ca:	4618      	mov	r0, r3
 80086cc:	e7f9      	b.n	80086c2 <__ieee754_powf+0x682>
 80086ce:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80086d2:	e50b      	b.n	80080ec <__ieee754_powf+0xac>
 80086d4:	2100      	movs	r1, #0
 80086d6:	e509      	b.n	80080ec <__ieee754_powf+0xac>
 80086d8:	ff800000 	.word	0xff800000
 80086dc:	3f317200 	.word	0x3f317200
 80086e0:	3f317218 	.word	0x3f317218
 80086e4:	35bfbe8c 	.word	0x35bfbe8c
 80086e8:	3331bb4c 	.word	0x3331bb4c
 80086ec:	35ddea0e 	.word	0x35ddea0e
 80086f0:	388ab355 	.word	0x388ab355
 80086f4:	3b360b61 	.word	0x3b360b61
 80086f8:	3e2aaaab 	.word	0x3e2aaaab

080086fc <fabsf>:
 80086fc:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8008700:	4770      	bx	lr
	...

08008704 <scalbnf>:
 8008704:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8008708:	b538      	push	{r3, r4, r5, lr}
 800870a:	4603      	mov	r3, r0
 800870c:	460d      	mov	r5, r1
 800870e:	4604      	mov	r4, r0
 8008710:	d02e      	beq.n	8008770 <scalbnf+0x6c>
 8008712:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8008716:	d304      	bcc.n	8008722 <scalbnf+0x1e>
 8008718:	4601      	mov	r1, r0
 800871a:	f7f8 fa2b 	bl	8000b74 <__addsf3>
 800871e:	4603      	mov	r3, r0
 8008720:	e026      	b.n	8008770 <scalbnf+0x6c>
 8008722:	f010 4fff 	tst.w	r0, #2139095040	@ 0x7f800000
 8008726:	d118      	bne.n	800875a <scalbnf+0x56>
 8008728:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 800872c:	f7f8 fb2a 	bl	8000d84 <__aeabi_fmul>
 8008730:	4a17      	ldr	r2, [pc, #92]	@ (8008790 <scalbnf+0x8c>)
 8008732:	4603      	mov	r3, r0
 8008734:	4295      	cmp	r5, r2
 8008736:	db0c      	blt.n	8008752 <scalbnf+0x4e>
 8008738:	4604      	mov	r4, r0
 800873a:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800873e:	3a19      	subs	r2, #25
 8008740:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8008744:	428d      	cmp	r5, r1
 8008746:	dd0a      	ble.n	800875e <scalbnf+0x5a>
 8008748:	4912      	ldr	r1, [pc, #72]	@ (8008794 <scalbnf+0x90>)
 800874a:	4618      	mov	r0, r3
 800874c:	f361 001e 	bfi	r0, r1, #0, #31
 8008750:	e000      	b.n	8008754 <scalbnf+0x50>
 8008752:	4911      	ldr	r1, [pc, #68]	@ (8008798 <scalbnf+0x94>)
 8008754:	f7f8 fb16 	bl	8000d84 <__aeabi_fmul>
 8008758:	e7e1      	b.n	800871e <scalbnf+0x1a>
 800875a:	0dd2      	lsrs	r2, r2, #23
 800875c:	e7f0      	b.n	8008740 <scalbnf+0x3c>
 800875e:	1951      	adds	r1, r2, r5
 8008760:	29fe      	cmp	r1, #254	@ 0xfe
 8008762:	dcf1      	bgt.n	8008748 <scalbnf+0x44>
 8008764:	2900      	cmp	r1, #0
 8008766:	dd05      	ble.n	8008774 <scalbnf+0x70>
 8008768:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 800876c:	ea44 53c1 	orr.w	r3, r4, r1, lsl #23
 8008770:	4618      	mov	r0, r3
 8008772:	bd38      	pop	{r3, r4, r5, pc}
 8008774:	f111 0f16 	cmn.w	r1, #22
 8008778:	da01      	bge.n	800877e <scalbnf+0x7a>
 800877a:	4907      	ldr	r1, [pc, #28]	@ (8008798 <scalbnf+0x94>)
 800877c:	e7e5      	b.n	800874a <scalbnf+0x46>
 800877e:	f101 0019 	add.w	r0, r1, #25
 8008782:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 8008786:	f04f 514c 	mov.w	r1, #855638016	@ 0x33000000
 800878a:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 800878e:	e7e1      	b.n	8008754 <scalbnf+0x50>
 8008790:	ffff3cb0 	.word	0xffff3cb0
 8008794:	7149f2ca 	.word	0x7149f2ca
 8008798:	0da24260 	.word	0x0da24260

0800879c <with_errnof>:
 800879c:	b538      	push	{r3, r4, r5, lr}
 800879e:	4604      	mov	r4, r0
 80087a0:	460d      	mov	r5, r1
 80087a2:	f7fc f913 	bl	80049cc <__errno>
 80087a6:	6005      	str	r5, [r0, #0]
 80087a8:	4620      	mov	r0, r4
 80087aa:	bd38      	pop	{r3, r4, r5, pc}

080087ac <xflowf>:
 80087ac:	b508      	push	{r3, lr}
 80087ae:	b140      	cbz	r0, 80087c2 <xflowf+0x16>
 80087b0:	f101 4000 	add.w	r0, r1, #2147483648	@ 0x80000000
 80087b4:	f7f8 fae6 	bl	8000d84 <__aeabi_fmul>
 80087b8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80087bc:	2122      	movs	r1, #34	@ 0x22
 80087be:	f7ff bfed 	b.w	800879c <with_errnof>
 80087c2:	4608      	mov	r0, r1
 80087c4:	e7f6      	b.n	80087b4 <xflowf+0x8>

080087c6 <__math_uflowf>:
 80087c6:	f04f 5180 	mov.w	r1, #268435456	@ 0x10000000
 80087ca:	f7ff bfef 	b.w	80087ac <xflowf>

080087ce <__math_oflowf>:
 80087ce:	f04f 41e0 	mov.w	r1, #1879048192	@ 0x70000000
 80087d2:	f7ff bfeb 	b.w	80087ac <xflowf>
	...

080087d8 <__ieee754_sqrtf>:
 80087d8:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 80087dc:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80087e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087e4:	4603      	mov	r3, r0
 80087e6:	4604      	mov	r4, r0
 80087e8:	d30a      	bcc.n	8008800 <__ieee754_sqrtf+0x28>
 80087ea:	4601      	mov	r1, r0
 80087ec:	f7f8 faca 	bl	8000d84 <__aeabi_fmul>
 80087f0:	4601      	mov	r1, r0
 80087f2:	4620      	mov	r0, r4
 80087f4:	f7f8 f9be 	bl	8000b74 <__addsf3>
 80087f8:	4604      	mov	r4, r0
 80087fa:	4620      	mov	r0, r4
 80087fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008800:	2a00      	cmp	r2, #0
 8008802:	d0fa      	beq.n	80087fa <__ieee754_sqrtf+0x22>
 8008804:	2800      	cmp	r0, #0
 8008806:	da06      	bge.n	8008816 <__ieee754_sqrtf+0x3e>
 8008808:	4601      	mov	r1, r0
 800880a:	f7f8 f9b1 	bl	8000b70 <__aeabi_fsub>
 800880e:	4601      	mov	r1, r0
 8008810:	f7f8 fb6c 	bl	8000eec <__aeabi_fdiv>
 8008814:	e7f0      	b.n	80087f8 <__ieee754_sqrtf+0x20>
 8008816:	f010 42ff 	ands.w	r2, r0, #2139095040	@ 0x7f800000
 800881a:	ea4f 51e0 	mov.w	r1, r0, asr #23
 800881e:	d03e      	beq.n	800889e <__ieee754_sqrtf+0xc6>
 8008820:	2400      	movs	r4, #0
 8008822:	f1a1 057f 	sub.w	r5, r1, #127	@ 0x7f
 8008826:	07ca      	lsls	r2, r1, #31
 8008828:	f04f 0019 	mov.w	r0, #25
 800882c:	4626      	mov	r6, r4
 800882e:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 8008832:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8008836:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800883a:	bf58      	it	pl
 800883c:	005b      	lslpl	r3, r3, #1
 800883e:	106d      	asrs	r5, r5, #1
 8008840:	005b      	lsls	r3, r3, #1
 8008842:	1872      	adds	r2, r6, r1
 8008844:	429a      	cmp	r2, r3
 8008846:	bfcf      	iteee	gt
 8008848:	461a      	movgt	r2, r3
 800884a:	1856      	addle	r6, r2, r1
 800884c:	1864      	addle	r4, r4, r1
 800884e:	1a9a      	suble	r2, r3, r2
 8008850:	3801      	subs	r0, #1
 8008852:	ea4f 0342 	mov.w	r3, r2, lsl #1
 8008856:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800885a:	d1f2      	bne.n	8008842 <__ieee754_sqrtf+0x6a>
 800885c:	b1ba      	cbz	r2, 800888e <__ieee754_sqrtf+0xb6>
 800885e:	4e14      	ldr	r6, [pc, #80]	@ (80088b0 <__ieee754_sqrtf+0xd8>)
 8008860:	4f14      	ldr	r7, [pc, #80]	@ (80088b4 <__ieee754_sqrtf+0xdc>)
 8008862:	6830      	ldr	r0, [r6, #0]
 8008864:	6839      	ldr	r1, [r7, #0]
 8008866:	f7f8 f983 	bl	8000b70 <__aeabi_fsub>
 800886a:	f8d6 8000 	ldr.w	r8, [r6]
 800886e:	4601      	mov	r1, r0
 8008870:	4640      	mov	r0, r8
 8008872:	f7f8 fc2f 	bl	80010d4 <__aeabi_fcmple>
 8008876:	b150      	cbz	r0, 800888e <__ieee754_sqrtf+0xb6>
 8008878:	6830      	ldr	r0, [r6, #0]
 800887a:	6839      	ldr	r1, [r7, #0]
 800887c:	f7f8 f97a 	bl	8000b74 <__addsf3>
 8008880:	6836      	ldr	r6, [r6, #0]
 8008882:	4601      	mov	r1, r0
 8008884:	4630      	mov	r0, r6
 8008886:	f7f8 fc1b 	bl	80010c0 <__aeabi_fcmplt>
 800888a:	b168      	cbz	r0, 80088a8 <__ieee754_sqrtf+0xd0>
 800888c:	3402      	adds	r4, #2
 800888e:	1064      	asrs	r4, r4, #1
 8008890:	f104 547c 	add.w	r4, r4, #1056964608	@ 0x3f000000
 8008894:	eb04 54c5 	add.w	r4, r4, r5, lsl #23
 8008898:	e7af      	b.n	80087fa <__ieee754_sqrtf+0x22>
 800889a:	005b      	lsls	r3, r3, #1
 800889c:	3201      	adds	r2, #1
 800889e:	0218      	lsls	r0, r3, #8
 80088a0:	d5fb      	bpl.n	800889a <__ieee754_sqrtf+0xc2>
 80088a2:	3a01      	subs	r2, #1
 80088a4:	1a89      	subs	r1, r1, r2
 80088a6:	e7bb      	b.n	8008820 <__ieee754_sqrtf+0x48>
 80088a8:	3401      	adds	r4, #1
 80088aa:	f024 0401 	bic.w	r4, r4, #1
 80088ae:	e7ee      	b.n	800888e <__ieee754_sqrtf+0xb6>
 80088b0:	200001fc 	.word	0x200001fc
 80088b4:	200001f8 	.word	0x200001f8

080088b8 <_init>:
 80088b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088ba:	bf00      	nop
 80088bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80088be:	bc08      	pop	{r3}
 80088c0:	469e      	mov	lr, r3
 80088c2:	4770      	bx	lr

080088c4 <_fini>:
 80088c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088c6:	bf00      	nop
 80088c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80088ca:	bc08      	pop	{r3}
 80088cc:	469e      	mov	lr, r3
 80088ce:	4770      	bx	lr
