Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Dec 25 20:11:01 2018
| Host         : DESKTOP-HD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SOPC_timing_summary_routed.rpt -pb SOPC_timing_summary_routed.pb -rpx SOPC_timing_summary_routed.rpx -warn_on_violation
| Design       : SOPC
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5637 register/latch pins with no clock driven by root clock pin: clk100mhz (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SD_0/SD_PHY_Controller/div1/clk_out_reg/Q (HIGH)

 There are 210 register/latch pins with no clock driven by root clock pin: SD_0/SD_PHY_Controller/div2/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: databus_0/ddr_read_write_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/ex_mem0/mem_aluop_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/ex_mem0/mem_aluop_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/ex_mem0/mem_aluop_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/ex_mem0/mem_aluop_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/ex_mem0/mem_aluop_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/ex_mem0/mem_aluop_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/ex_mem0/mem_aluop_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/ex_mem0/mem_aluop_reg[7]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[0]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[1]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[2]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[3]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[4]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[5]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[6]/Q (HIGH)

 There are 138 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_wd_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_wd_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_wd_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_wd_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_wd_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sealedDDR_0/ddr2_wr_ins/ddr2_weight_load_ins/app_en_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sealedDDR_0/ddr2_wr_ins/ddr2_write_ctr_imp/app_en_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: seg7/cnt_reg[11]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24691 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.292        0.000                      0                 8593        0.010        0.000                      0                 8579        0.264        0.000                       0                  2438  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
clk_divider/inst/clk_in1              {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_for_cpu            {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_for_cpu            {0.000 10.000}       20.000          50.000          
sealedDDR_0/clk_divider/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0                  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_divider/inst/clk_in1                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_for_cpu                 83.214        0.000                      0                 8438        0.010        0.000                      0                 8438       48.750        0.000                       0                  2366  
  clkfbout_clk_wiz_for_cpu                                                                                                                                                             17.845        0.000                       0                     3  
sealedDDR_0/clk_divider/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                        2.292        0.000                      0                  126        0.122        0.000                      0                  126        0.264        0.000                       0                    64  
  clkfbout_clk_wiz_0                                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                    clk_out1_clk_wiz_0       17.108        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                ----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**         clk_out1_clk_wiz_for_cpu  clk_out1_clk_wiz_for_cpu       90.491        0.000                      0                   15        1.632        0.000                      0                   15  
**default**                                                                         2.798        0.000                      0                    1                                                                        
**default**               clk_out1_clk_wiz_0                                       16.829        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_divider/inst/clk_in1
  To Clock:  clk_divider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_divider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_divider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_divider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clk_divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_divider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_for_cpu
  To Clock:  clk_out1_clk_wiz_for_cpu

Setup :            0  Failing Endpoints,  Worst Slack       83.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             83.214ns  (required time - arrival time)
  Source:                 sccpu/id_ex0/ex_aluop_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/ex0/I_MDU/multiplier/z__2/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_for_cpu
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_for_cpu rise@100.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        16.141ns  (logic 0.952ns (5.898%)  route 15.189ns (94.102%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 101.678 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.636     1.636    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.628     1.630    sccpu/id_ex0/clk_out1
    SLICE_X61Y94         FDRE                                         r  sccpu/id_ex0/ex_aluop_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.456     2.086 f  sccpu/id_ex0/ex_aluop_reg[2]/Q
                         net (fo=49, routed)          1.718     3.804    sccpu/id_ex0/Q[2]
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.124     3.928 r  sccpu/id_ex0/reg_r[31]_i_15/O
                         net (fo=1, routed)           0.466     4.394    sccpu/id_ex0/reg_r[31]_i_15_n_3
    SLICE_X70Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.518 r  sccpu/id_ex0/reg_r[31]_i_5__0/O
                         net (fo=139, routed)         4.649     9.167    sccpu/id_ex0/reg_r[31]_i_5__0_n_3
    SLICE_X52Y109        LUT6 (Prop_lut6_I4_O)        0.124     9.291 r  sccpu/id_ex0/mem_wdata[31]_i_2/O
                         net (fo=178, routed)         3.967    13.258    sccpu/id_ex0/mem_reg2_reg[0]
    SLICE_X55Y95         LUT4 (Prop_lut4_I1_O)        0.124    13.382 r  sccpu/id_ex0/z_i_2/O
                         net (fo=136, routed)         4.389    17.771    sccpu/ex0/I_MDU/multiplier/ex_aluop_reg[0]
    DSP48_X2Y43          DSP48E1                                      r  sccpu/ex0/I_MDU/multiplier/z__2/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.516   101.516    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    98.282 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    99.912    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.675   101.678    sccpu/ex0/I_MDU/multiplier/clk_out1
    DSP48_X2Y43          DSP48E1                                      r  sccpu/ex0/I_MDU/multiplier/z__2/CLK
                         clock pessimism             -0.001   101.677    
                         clock uncertainty           -0.149   101.528    
    DSP48_X2Y43          DSP48E1 (Setup_dsp48e1_CLK_RSTB)
                                                     -0.543   100.985    sccpu/ex0/I_MDU/multiplier/z__2
  -------------------------------------------------------------------
                         required time                        100.985    
                         arrival time                         -17.771    
  -------------------------------------------------------------------
                         slack                                 83.214    

Slack (MET) :             83.494ns  (required time - arrival time)
  Source:                 sccpu/id_ex0/ex_aluop_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/ex0/I_MDU/multiplier/z__1/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_for_cpu
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_for_cpu rise@100.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        15.861ns  (logic 0.952ns (6.002%)  route 14.909ns (93.998%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.679ns = ( 101.679 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.636     1.636    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.628     1.630    sccpu/id_ex0/clk_out1
    SLICE_X61Y94         FDRE                                         r  sccpu/id_ex0/ex_aluop_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.456     2.086 f  sccpu/id_ex0/ex_aluop_reg[2]/Q
                         net (fo=49, routed)          1.718     3.804    sccpu/id_ex0/Q[2]
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.124     3.928 r  sccpu/id_ex0/reg_r[31]_i_15/O
                         net (fo=1, routed)           0.466     4.394    sccpu/id_ex0/reg_r[31]_i_15_n_3
    SLICE_X70Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.518 r  sccpu/id_ex0/reg_r[31]_i_5__0/O
                         net (fo=139, routed)         4.649     9.167    sccpu/id_ex0/reg_r[31]_i_5__0_n_3
    SLICE_X52Y109        LUT6 (Prop_lut6_I4_O)        0.124     9.291 r  sccpu/id_ex0/mem_wdata[31]_i_2/O
                         net (fo=178, routed)         3.967    13.258    sccpu/id_ex0/mem_reg2_reg[0]
    SLICE_X55Y95         LUT4 (Prop_lut4_I1_O)        0.124    13.382 r  sccpu/id_ex0/z_i_2/O
                         net (fo=136, routed)         4.109    17.492    sccpu/ex0/I_MDU/multiplier/ex_aluop_reg[0]
    DSP48_X2Y42          DSP48E1                                      r  sccpu/ex0/I_MDU/multiplier/z__1/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.516   101.516    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    98.282 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    99.912    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.676   101.679    sccpu/ex0/I_MDU/multiplier/clk_out1
    DSP48_X2Y42          DSP48E1                                      r  sccpu/ex0/I_MDU/multiplier/z__1/CLK
                         clock pessimism             -0.001   101.678    
                         clock uncertainty           -0.149   101.529    
    DSP48_X2Y42          DSP48E1 (Setup_dsp48e1_CLK_RSTB)
                                                     -0.543   100.986    sccpu/ex0/I_MDU/multiplier/z__1
  -------------------------------------------------------------------
                         required time                        100.986    
                         arrival time                         -17.492    
  -------------------------------------------------------------------
                         slack                                 83.494    

Slack (MET) :             83.529ns  (required time - arrival time)
  Source:                 sccpu/id_ex0/ex_aluop_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/ex0/I_MDU/multiplier/z__2/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_for_cpu
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_for_cpu rise@100.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        15.861ns  (logic 0.952ns (6.002%)  route 14.909ns (93.998%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 101.678 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.636     1.636    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.628     1.630    sccpu/id_ex0/clk_out1
    SLICE_X61Y94         FDRE                                         r  sccpu/id_ex0/ex_aluop_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.456     2.086 f  sccpu/id_ex0/ex_aluop_reg[2]/Q
                         net (fo=49, routed)          1.718     3.804    sccpu/id_ex0/Q[2]
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.124     3.928 r  sccpu/id_ex0/reg_r[31]_i_15/O
                         net (fo=1, routed)           0.466     4.394    sccpu/id_ex0/reg_r[31]_i_15_n_3
    SLICE_X70Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.518 r  sccpu/id_ex0/reg_r[31]_i_5__0/O
                         net (fo=139, routed)         4.649     9.167    sccpu/id_ex0/reg_r[31]_i_5__0_n_3
    SLICE_X52Y109        LUT6 (Prop_lut6_I4_O)        0.124     9.291 r  sccpu/id_ex0/mem_wdata[31]_i_2/O
                         net (fo=178, routed)         3.967    13.258    sccpu/id_ex0/mem_reg2_reg[0]
    SLICE_X55Y95         LUT4 (Prop_lut4_I1_O)        0.124    13.382 r  sccpu/id_ex0/z_i_2/O
                         net (fo=136, routed)         4.109    17.492    sccpu/ex0/I_MDU/multiplier/ex_aluop_reg[0]
    DSP48_X2Y43          DSP48E1                                      r  sccpu/ex0/I_MDU/multiplier/z__2/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.516   101.516    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    98.282 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    99.912    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.675   101.678    sccpu/ex0/I_MDU/multiplier/clk_out1
    DSP48_X2Y43          DSP48E1                                      r  sccpu/ex0/I_MDU/multiplier/z__2/CLK
                         clock pessimism             -0.001   101.677    
                         clock uncertainty           -0.149   101.528    
    DSP48_X2Y43          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507   101.021    sccpu/ex0/I_MDU/multiplier/z__2
  -------------------------------------------------------------------
                         required time                        101.021    
                         arrival time                         -17.492    
  -------------------------------------------------------------------
                         slack                                 83.529    

Slack (MET) :             83.609ns  (required time - arrival time)
  Source:                 sccpu/id_ex0/ex_aluop_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/id_ex0/ex_reg2_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_for_cpu
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_for_cpu rise@100.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        15.907ns  (logic 0.952ns (5.985%)  route 14.955ns (94.015%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 101.502 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.636     1.636    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.628     1.630    sccpu/id_ex0/clk_out1
    SLICE_X61Y94         FDRE                                         r  sccpu/id_ex0/ex_aluop_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.456     2.086 f  sccpu/id_ex0/ex_aluop_reg[2]/Q
                         net (fo=49, routed)          1.718     3.804    sccpu/id_ex0/Q[2]
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.124     3.928 r  sccpu/id_ex0/reg_r[31]_i_15/O
                         net (fo=1, routed)           0.466     4.394    sccpu/id_ex0/reg_r[31]_i_15_n_3
    SLICE_X70Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.518 r  sccpu/id_ex0/reg_r[31]_i_5__0/O
                         net (fo=139, routed)         4.649     9.167    sccpu/id_ex0/reg_r[31]_i_5__0_n_3
    SLICE_X52Y109        LUT6 (Prop_lut6_I4_O)        0.124     9.291 r  sccpu/id_ex0/mem_wdata[31]_i_2/O
                         net (fo=178, routed)         3.829    13.121    sccpu/id_ex0/mem_reg2_reg[0]
    SLICE_X55Y95         LUT3 (Prop_lut3_I1_O)        0.124    13.245 r  sccpu/id_ex0/z_i_1/O
                         net (fo=232, routed)         4.292    17.537    sccpu/id_ex0/sel
    SLICE_X63Y102        FDRE                                         r  sccpu/id_ex0/ex_reg2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.516   101.516    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    98.282 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    99.912    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.499   101.502    sccpu/id_ex0/clk_out1
    SLICE_X63Y102        FDRE                                         r  sccpu/id_ex0/ex_reg2_reg[10]/C
                         clock pessimism             -0.001   101.501    
                         clock uncertainty           -0.149   101.351    
    SLICE_X63Y102        FDRE (Setup_fdre_C_CE)      -0.205   101.146    sccpu/id_ex0/ex_reg2_reg[10]
  -------------------------------------------------------------------
                         required time                        101.146    
                         arrival time                         -17.537    
  -------------------------------------------------------------------
                         slack                                 83.609    

Slack (MET) :             83.645ns  (required time - arrival time)
  Source:                 sccpu/id_ex0/ex_aluop_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/id_ex0/ex_reg2_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_for_cpu
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_for_cpu rise@100.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        15.907ns  (logic 0.952ns (5.985%)  route 14.955ns (94.015%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 101.502 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.636     1.636    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.628     1.630    sccpu/id_ex0/clk_out1
    SLICE_X61Y94         FDRE                                         r  sccpu/id_ex0/ex_aluop_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.456     2.086 f  sccpu/id_ex0/ex_aluop_reg[2]/Q
                         net (fo=49, routed)          1.718     3.804    sccpu/id_ex0/Q[2]
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.124     3.928 r  sccpu/id_ex0/reg_r[31]_i_15/O
                         net (fo=1, routed)           0.466     4.394    sccpu/id_ex0/reg_r[31]_i_15_n_3
    SLICE_X70Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.518 r  sccpu/id_ex0/reg_r[31]_i_5__0/O
                         net (fo=139, routed)         4.649     9.167    sccpu/id_ex0/reg_r[31]_i_5__0_n_3
    SLICE_X52Y109        LUT6 (Prop_lut6_I4_O)        0.124     9.291 r  sccpu/id_ex0/mem_wdata[31]_i_2/O
                         net (fo=178, routed)         3.829    13.121    sccpu/id_ex0/mem_reg2_reg[0]
    SLICE_X55Y95         LUT3 (Prop_lut3_I1_O)        0.124    13.245 r  sccpu/id_ex0/z_i_1/O
                         net (fo=232, routed)         4.292    17.537    sccpu/id_ex0/sel
    SLICE_X62Y102        FDRE                                         r  sccpu/id_ex0/ex_reg2_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.516   101.516    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    98.282 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    99.912    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.499   101.502    sccpu/id_ex0/clk_out1
    SLICE_X62Y102        FDRE                                         r  sccpu/id_ex0/ex_reg2_reg[31]/C
                         clock pessimism             -0.001   101.501    
                         clock uncertainty           -0.149   101.351    
    SLICE_X62Y102        FDRE (Setup_fdre_C_CE)      -0.169   101.182    sccpu/id_ex0/ex_reg2_reg[31]
  -------------------------------------------------------------------
                         required time                        101.182    
                         arrival time                         -17.537    
  -------------------------------------------------------------------
                         slack                                 83.645    

Slack (MET) :             83.656ns  (required time - arrival time)
  Source:                 sccpu/id_ex0/ex_aluop_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/id_ex0/ex_reg2_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_for_cpu
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_for_cpu rise@100.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        15.860ns  (logic 0.952ns (6.003%)  route 14.908ns (93.997%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 101.502 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.636     1.636    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.628     1.630    sccpu/id_ex0/clk_out1
    SLICE_X61Y94         FDRE                                         r  sccpu/id_ex0/ex_aluop_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.456     2.086 f  sccpu/id_ex0/ex_aluop_reg[2]/Q
                         net (fo=49, routed)          1.718     3.804    sccpu/id_ex0/Q[2]
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.124     3.928 r  sccpu/id_ex0/reg_r[31]_i_15/O
                         net (fo=1, routed)           0.466     4.394    sccpu/id_ex0/reg_r[31]_i_15_n_3
    SLICE_X70Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.518 r  sccpu/id_ex0/reg_r[31]_i_5__0/O
                         net (fo=139, routed)         4.649     9.167    sccpu/id_ex0/reg_r[31]_i_5__0_n_3
    SLICE_X52Y109        LUT6 (Prop_lut6_I4_O)        0.124     9.291 r  sccpu/id_ex0/mem_wdata[31]_i_2/O
                         net (fo=178, routed)         3.829    13.121    sccpu/id_ex0/mem_reg2_reg[0]
    SLICE_X55Y95         LUT3 (Prop_lut3_I1_O)        0.124    13.245 r  sccpu/id_ex0/z_i_1/O
                         net (fo=232, routed)         4.245    17.490    sccpu/id_ex0/sel
    SLICE_X67Y105        FDRE                                         r  sccpu/id_ex0/ex_reg2_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.516   101.516    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    98.282 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    99.912    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.499   101.502    sccpu/id_ex0/clk_out1
    SLICE_X67Y105        FDRE                                         r  sccpu/id_ex0/ex_reg2_reg[25]/C
                         clock pessimism             -0.001   101.501    
                         clock uncertainty           -0.149   101.351    
    SLICE_X67Y105        FDRE (Setup_fdre_C_CE)      -0.205   101.146    sccpu/id_ex0/ex_reg2_reg[25]
  -------------------------------------------------------------------
                         required time                        101.146    
                         arrival time                         -17.490    
  -------------------------------------------------------------------
                         slack                                 83.656    

Slack (MET) :             83.690ns  (required time - arrival time)
  Source:                 sccpu/id_ex0/ex_aluop_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/ex0/I_MDU/multiplier/z__1/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_for_cpu
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_for_cpu rise@100.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        15.701ns  (logic 0.952ns (6.063%)  route 14.749ns (93.937%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.679ns = ( 101.679 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.636     1.636    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.628     1.630    sccpu/id_ex0/clk_out1
    SLICE_X61Y94         FDRE                                         r  sccpu/id_ex0/ex_aluop_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.456     2.086 f  sccpu/id_ex0/ex_aluop_reg[2]/Q
                         net (fo=49, routed)          1.718     3.804    sccpu/id_ex0/Q[2]
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.124     3.928 r  sccpu/id_ex0/reg_r[31]_i_15/O
                         net (fo=1, routed)           0.466     4.394    sccpu/id_ex0/reg_r[31]_i_15_n_3
    SLICE_X70Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.518 r  sccpu/id_ex0/reg_r[31]_i_5__0/O
                         net (fo=139, routed)         4.649     9.167    sccpu/id_ex0/reg_r[31]_i_5__0_n_3
    SLICE_X52Y109        LUT6 (Prop_lut6_I4_O)        0.124     9.291 r  sccpu/id_ex0/mem_wdata[31]_i_2/O
                         net (fo=178, routed)         3.967    13.258    sccpu/id_ex0/mem_reg2_reg[0]
    SLICE_X55Y95         LUT4 (Prop_lut4_I1_O)        0.124    13.382 r  sccpu/id_ex0/z_i_2/O
                         net (fo=136, routed)         3.949    17.331    sccpu/ex0/I_MDU/multiplier/ex_aluop_reg[0]
    DSP48_X2Y42          DSP48E1                                      r  sccpu/ex0/I_MDU/multiplier/z__1/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.516   101.516    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    98.282 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    99.912    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.676   101.679    sccpu/ex0/I_MDU/multiplier/clk_out1
    DSP48_X2Y42          DSP48E1                                      r  sccpu/ex0/I_MDU/multiplier/z__1/CLK
                         clock pessimism             -0.001   101.678    
                         clock uncertainty           -0.149   101.529    
    DSP48_X2Y42          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507   101.022    sccpu/ex0/I_MDU/multiplier/z__1
  -------------------------------------------------------------------
                         required time                        101.022    
                         arrival time                         -17.331    
  -------------------------------------------------------------------
                         slack                                 83.690    

Slack (MET) :             83.778ns  (required time - arrival time)
  Source:                 sccpu/id_ex0/ex_aluop_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/id_ex0/ex_reg2_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_for_cpu
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_for_cpu rise@100.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        15.738ns  (logic 0.952ns (6.049%)  route 14.786ns (93.951%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 101.502 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.636     1.636    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.628     1.630    sccpu/id_ex0/clk_out1
    SLICE_X61Y94         FDRE                                         r  sccpu/id_ex0/ex_aluop_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.456     2.086 f  sccpu/id_ex0/ex_aluop_reg[2]/Q
                         net (fo=49, routed)          1.718     3.804    sccpu/id_ex0/Q[2]
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.124     3.928 r  sccpu/id_ex0/reg_r[31]_i_15/O
                         net (fo=1, routed)           0.466     4.394    sccpu/id_ex0/reg_r[31]_i_15_n_3
    SLICE_X70Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.518 r  sccpu/id_ex0/reg_r[31]_i_5__0/O
                         net (fo=139, routed)         4.649     9.167    sccpu/id_ex0/reg_r[31]_i_5__0_n_3
    SLICE_X52Y109        LUT6 (Prop_lut6_I4_O)        0.124     9.291 r  sccpu/id_ex0/mem_wdata[31]_i_2/O
                         net (fo=178, routed)         3.829    13.121    sccpu/id_ex0/mem_reg2_reg[0]
    SLICE_X55Y95         LUT3 (Prop_lut3_I1_O)        0.124    13.245 r  sccpu/id_ex0/z_i_1/O
                         net (fo=232, routed)         4.123    17.368    sccpu/id_ex0/sel
    SLICE_X65Y103        FDRE                                         r  sccpu/id_ex0/ex_reg2_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.516   101.516    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    98.282 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    99.912    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.499   101.502    sccpu/id_ex0/clk_out1
    SLICE_X65Y103        FDRE                                         r  sccpu/id_ex0/ex_reg2_reg[22]/C
                         clock pessimism             -0.001   101.501    
                         clock uncertainty           -0.149   101.351    
    SLICE_X65Y103        FDRE (Setup_fdre_C_CE)      -0.205   101.146    sccpu/id_ex0/ex_reg2_reg[22]
  -------------------------------------------------------------------
                         required time                        101.146    
                         arrival time                         -17.368    
  -------------------------------------------------------------------
                         slack                                 83.778    

Slack (MET) :             83.778ns  (required time - arrival time)
  Source:                 sccpu/id_ex0/ex_aluop_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/id_ex0/ex_reg2_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_for_cpu
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_for_cpu rise@100.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        15.738ns  (logic 0.952ns (6.049%)  route 14.786ns (93.951%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 101.502 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.636     1.636    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.628     1.630    sccpu/id_ex0/clk_out1
    SLICE_X61Y94         FDRE                                         r  sccpu/id_ex0/ex_aluop_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.456     2.086 f  sccpu/id_ex0/ex_aluop_reg[2]/Q
                         net (fo=49, routed)          1.718     3.804    sccpu/id_ex0/Q[2]
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.124     3.928 r  sccpu/id_ex0/reg_r[31]_i_15/O
                         net (fo=1, routed)           0.466     4.394    sccpu/id_ex0/reg_r[31]_i_15_n_3
    SLICE_X70Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.518 r  sccpu/id_ex0/reg_r[31]_i_5__0/O
                         net (fo=139, routed)         4.649     9.167    sccpu/id_ex0/reg_r[31]_i_5__0_n_3
    SLICE_X52Y109        LUT6 (Prop_lut6_I4_O)        0.124     9.291 r  sccpu/id_ex0/mem_wdata[31]_i_2/O
                         net (fo=178, routed)         3.829    13.121    sccpu/id_ex0/mem_reg2_reg[0]
    SLICE_X55Y95         LUT3 (Prop_lut3_I1_O)        0.124    13.245 r  sccpu/id_ex0/z_i_1/O
                         net (fo=232, routed)         4.123    17.368    sccpu/id_ex0/sel
    SLICE_X65Y103        FDRE                                         r  sccpu/id_ex0/ex_reg2_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.516   101.516    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    98.282 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    99.912    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.499   101.502    sccpu/id_ex0/clk_out1
    SLICE_X65Y103        FDRE                                         r  sccpu/id_ex0/ex_reg2_reg[24]/C
                         clock pessimism             -0.001   101.501    
                         clock uncertainty           -0.149   101.351    
    SLICE_X65Y103        FDRE (Setup_fdre_C_CE)      -0.205   101.146    sccpu/id_ex0/ex_reg2_reg[24]
  -------------------------------------------------------------------
                         required time                        101.146    
                         arrival time                         -17.368    
  -------------------------------------------------------------------
                         slack                                 83.778    

Slack (MET) :             83.793ns  (required time - arrival time)
  Source:                 sccpu/id_ex0/ex_aluop_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/ex0/I_MDU/multiplier/z__0/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_for_cpu
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_for_cpu rise@100.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        15.563ns  (logic 0.952ns (6.117%)  route 14.611ns (93.883%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.679ns = ( 101.679 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.636     1.636    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.628     1.630    sccpu/id_ex0/clk_out1
    SLICE_X61Y94         FDRE                                         r  sccpu/id_ex0/ex_aluop_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.456     2.086 f  sccpu/id_ex0/ex_aluop_reg[2]/Q
                         net (fo=49, routed)          1.718     3.804    sccpu/id_ex0/Q[2]
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.124     3.928 r  sccpu/id_ex0/reg_r[31]_i_15/O
                         net (fo=1, routed)           0.466     4.394    sccpu/id_ex0/reg_r[31]_i_15_n_3
    SLICE_X70Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.518 r  sccpu/id_ex0/reg_r[31]_i_5__0/O
                         net (fo=139, routed)         4.649     9.167    sccpu/id_ex0/reg_r[31]_i_5__0_n_3
    SLICE_X52Y109        LUT6 (Prop_lut6_I4_O)        0.124     9.291 r  sccpu/id_ex0/mem_wdata[31]_i_2/O
                         net (fo=178, routed)         3.967    13.258    sccpu/id_ex0/mem_reg2_reg[0]
    SLICE_X55Y95         LUT4 (Prop_lut4_I1_O)        0.124    13.382 r  sccpu/id_ex0/z_i_2/O
                         net (fo=136, routed)         3.811    17.193    sccpu/ex0/I_MDU/multiplier/ex_aluop_reg[0]
    DSP48_X2Y41          DSP48E1                                      r  sccpu/ex0/I_MDU/multiplier/z__0/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.516   101.516    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    98.282 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    99.912    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.676   101.679    sccpu/ex0/I_MDU/multiplier/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  sccpu/ex0/I_MDU/multiplier/z__0/CLK
                         clock pessimism             -0.001   101.678    
                         clock uncertainty           -0.149   101.529    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_RSTB)
                                                     -0.543   100.986    sccpu/ex0/I_MDU/multiplier/z__0
  -------------------------------------------------------------------
                         required time                        100.986    
                         arrival time                         -17.193    
  -------------------------------------------------------------------
                         slack                                 83.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 sccpu/id_ex0/ex_inst_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/ex_mem0/mem_mem_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_for_cpu
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_for_cpu rise@0.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.256ns (66.695%)  route 0.128ns (33.305%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.558     0.558    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.565     0.567    sccpu/id_ex0/clk_out1
    SLICE_X59Y99         FDRE                                         r  sccpu/id_ex0/ex_inst_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  sccpu/id_ex0/ex_inst_reg[12]/Q
                         net (fo=1, routed)           0.128     0.835    sccpu/id_ex0/ex_inst_i[12]
    SLICE_X61Y100        LUT2 (Prop_lut2_I1_O)        0.045     0.880 r  sccpu/id_ex0/mem_mem_addr[15]_i_5/O
                         net (fo=1, routed)           0.000     0.880    sccpu/id_ex0/mem_mem_addr[15]_i_5_n_3
    SLICE_X61Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.950 r  sccpu/id_ex0/mem_mem_addr_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.950    sccpu/ex_mem0/ex_reg1_reg[29][12]
    SLICE_X61Y100        FDRE                                         r  sccpu/ex_mem0/mem_mem_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.828     0.828    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.833     0.835    sccpu/ex_mem0/clk_out1
    SLICE_X61Y100        FDRE                                         r  sccpu/ex_mem0/mem_mem_addr_reg[12]/C
                         clock pessimism              0.000     0.835    
    SLICE_X61Y100        FDRE (Hold_fdre_C_D)         0.105     0.940    sccpu/ex_mem0/mem_mem_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sccpu/id_ex0/ex_inst_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/ex_mem0/mem_mem_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_for_cpu
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_for_cpu rise@0.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.292ns (69.551%)  route 0.128ns (30.449%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.558     0.558    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.565     0.567    sccpu/id_ex0/clk_out1
    SLICE_X59Y99         FDRE                                         r  sccpu/id_ex0/ex_inst_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  sccpu/id_ex0/ex_inst_reg[12]/Q
                         net (fo=1, routed)           0.128     0.835    sccpu/id_ex0/ex_inst_i[12]
    SLICE_X61Y100        LUT2 (Prop_lut2_I1_O)        0.045     0.880 r  sccpu/id_ex0/mem_mem_addr[15]_i_5/O
                         net (fo=1, routed)           0.000     0.880    sccpu/id_ex0/mem_mem_addr[15]_i_5_n_3
    SLICE_X61Y100        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.986 r  sccpu/id_ex0/mem_mem_addr_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.986    sccpu/ex_mem0/ex_reg1_reg[29][13]
    SLICE_X61Y100        FDRE                                         r  sccpu/ex_mem0/mem_mem_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.828     0.828    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.833     0.835    sccpu/ex_mem0/clk_out1
    SLICE_X61Y100        FDRE                                         r  sccpu/ex_mem0/mem_mem_addr_reg[13]/C
                         clock pessimism              0.000     0.835    
    SLICE_X61Y100        FDRE (Hold_fdre_C_D)         0.105     0.940    sccpu/ex_mem0/mem_mem_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 sccpu/id_ex0/ex_inst_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/ex_mem0/mem_mem_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_for_cpu
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_for_cpu rise@0.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.252ns (58.113%)  route 0.182ns (41.887%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.558     0.558    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.565     0.567    sccpu/id_ex0/clk_out1
    SLICE_X59Y99         FDRE                                         r  sccpu/id_ex0/ex_inst_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  sccpu/id_ex0/ex_inst_reg[14]/Q
                         net (fo=1, routed)           0.182     0.889    sccpu/id_ex0/ex_inst_i[14]
    SLICE_X61Y100        LUT2 (Prop_lut2_I1_O)        0.045     0.934 r  sccpu/id_ex0/mem_mem_addr[15]_i_3/O
                         net (fo=1, routed)           0.000     0.934    sccpu/id_ex0/mem_mem_addr[15]_i_3_n_3
    SLICE_X61Y100        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.000 r  sccpu/id_ex0/mem_mem_addr_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.000    sccpu/ex_mem0/ex_reg1_reg[29][14]
    SLICE_X61Y100        FDRE                                         r  sccpu/ex_mem0/mem_mem_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.828     0.828    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.833     0.835    sccpu/ex_mem0/clk_out1
    SLICE_X61Y100        FDRE                                         r  sccpu/ex_mem0/mem_mem_addr_reg[14]/C
                         clock pessimism              0.000     0.835    
    SLICE_X61Y100        FDRE (Hold_fdre_C_D)         0.105     0.940    sccpu/ex_mem0/mem_mem_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sccpu/id_ex0/ex_wd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/ex_mem0/mem_wd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_for_cpu
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_for_cpu rise@0.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.138%)  route 0.272ns (65.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.558     0.558    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.563     0.565    sccpu/id_ex0/clk_out1
    SLICE_X57Y93         FDRE                                         r  sccpu/id_ex0/ex_wd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  sccpu/id_ex0/ex_wd_reg[1]/Q
                         net (fo=3, routed)           0.272     0.978    sccpu/ex_mem0/ex_wd_reg[4][1]
    SLICE_X48Y92         FDRE                                         r  sccpu/ex_mem0/mem_wd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.828     0.828    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.834     0.836    sccpu/ex_mem0/clk_out1
    SLICE_X48Y92         FDRE                                         r  sccpu/ex_mem0/mem_wd_reg[1]/C
                         clock pessimism             -0.005     0.831    
    SLICE_X48Y92         FDRE (Hold_fdre_C_D)         0.066     0.897    sccpu/ex_mem0/mem_wd_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sccpu/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/ex0/I_MDU/DIVU/reg_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_for_cpu
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_for_cpu rise@0.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.551%)  route 0.267ns (65.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.558     0.558    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.567     0.569    sccpu/id_ex0/clk_out1
    SLICE_X68Y99         FDRE                                         r  sccpu/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  sccpu/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=5, routed)           0.267     0.977    sccpu/ex0/I_MDU/DIVU/D[3]
    SLICE_X63Y104        FDRE                                         r  sccpu/ex0/I_MDU/DIVU/reg_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.828     0.828    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.834     0.836    sccpu/ex0/I_MDU/DIVU/clk_out1
    SLICE_X63Y104        FDRE                                         r  sccpu/ex0/I_MDU/DIVU/reg_b_reg[3]/C
                         clock pessimism              0.000     0.836    
    SLICE_X63Y104        FDRE (Hold_fdre_C_D)         0.051     0.887    sccpu/ex0/I_MDU/DIVU/reg_b_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 sccpu/id_ex0/ex_inst_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/ex_mem0/mem_mem_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_for_cpu
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_for_cpu rise@0.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.285ns (61.075%)  route 0.182ns (38.925%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.558     0.558    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.565     0.567    sccpu/id_ex0/clk_out1
    SLICE_X59Y99         FDRE                                         r  sccpu/id_ex0/ex_inst_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  sccpu/id_ex0/ex_inst_reg[14]/Q
                         net (fo=1, routed)           0.182     0.889    sccpu/id_ex0/ex_inst_i[14]
    SLICE_X61Y100        LUT2 (Prop_lut2_I1_O)        0.045     0.934 r  sccpu/id_ex0/mem_mem_addr[15]_i_3/O
                         net (fo=1, routed)           0.000     0.934    sccpu/id_ex0/mem_mem_addr[15]_i_3_n_3
    SLICE_X61Y100        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.033 r  sccpu/id_ex0/mem_mem_addr_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.033    sccpu/ex_mem0/ex_reg1_reg[29][15]
    SLICE_X61Y100        FDRE                                         r  sccpu/ex_mem0/mem_mem_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.828     0.828    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.833     0.835    sccpu/ex_mem0/clk_out1
    SLICE_X61Y100        FDRE                                         r  sccpu/ex_mem0/mem_mem_addr_reg[15]/C
                         clock pessimism              0.000     0.835    
    SLICE_X61Y100        FDRE (Hold_fdre_C_D)         0.105     0.940    sccpu/ex_mem0/mem_mem_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sccpu/mem_wb0/wb_wdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/regfile1/regs_reg[2][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_for_cpu
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_for_cpu rise@0.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.204%)  route 0.271ns (65.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.558     0.558    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.567     0.569    sccpu/mem_wb0/clk_out1
    SLICE_X40Y97         FDRE                                         r  sccpu/mem_wb0/wb_wdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  sccpu/mem_wb0/wb_wdata_reg[22]/Q
                         net (fo=33, routed)          0.271     0.981    sccpu/regfile1/D[22]
    SLICE_X35Y100        FDRE                                         r  sccpu/regfile1/regs_reg[2][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.828     0.828    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.838     0.839    sccpu/regfile1/clk_out1
    SLICE_X35Y100        FDRE                                         r  sccpu/regfile1/regs_reg[2][22]/C
                         clock pessimism              0.000     0.839    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.047     0.886    sccpu/regfile1/regs_reg[2][22]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 sccpu/id_ex0/ex_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/ex_mem0/mem_wd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_for_cpu
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_for_cpu rise@0.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.169%)  route 0.297ns (67.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.558     0.558    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.562     0.564    sccpu/id_ex0/clk_out1
    SLICE_X55Y94         FDRE                                         r  sccpu/id_ex0/ex_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  sccpu/id_ex0/ex_wd_reg[0]/Q
                         net (fo=3, routed)           0.297     1.002    sccpu/ex_mem0/ex_wd_reg[4][0]
    SLICE_X48Y92         FDRE                                         r  sccpu/ex_mem0/mem_wd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.828     0.828    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.834     0.836    sccpu/ex_mem0/clk_out1
    SLICE_X48Y92         FDRE                                         r  sccpu/ex_mem0/mem_wd_reg[0]/C
                         clock pessimism             -0.005     0.831    
    SLICE_X48Y92         FDRE (Hold_fdre_C_D)         0.070     0.901    sccpu/ex_mem0/mem_wd_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 sccpu/mem_wb0/wb_wdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/regfile1/regs_reg[4][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_for_cpu
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_for_cpu rise@0.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.393%)  route 0.299ns (64.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.558     0.558    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.567     0.569    sccpu/mem_wb0/clk_out1
    SLICE_X38Y99         FDRE                                         r  sccpu/mem_wb0/wb_wdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     0.733 r  sccpu/mem_wb0/wb_wdata_reg[31]/Q
                         net (fo=33, routed)          0.299     1.032    sccpu/regfile1/D[31]
    SLICE_X34Y100        FDRE                                         r  sccpu/regfile1/regs_reg[4][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.828     0.828    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.838     0.839    sccpu/regfile1/clk_out1
    SLICE_X34Y100        FDRE                                         r  sccpu/regfile1/regs_reg[4][31]/C
                         clock pessimism              0.000     0.839    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.076     0.915    sccpu/regfile1/regs_reg[4][31]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 sccpu/id_ex0/ex_reg2_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/ex_mem0/mem_reg2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_for_cpu
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_for_cpu rise@0.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.657%)  route 0.276ns (68.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.558     0.558    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.564     0.566    sccpu/id_ex0/clk_out1
    SLICE_X65Y106        FDRE                                         r  sccpu/id_ex0/ex_reg2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y106        FDRE (Prop_fdre_C_Q)         0.128     0.694 r  sccpu/id_ex0/ex_reg2_reg[26]/Q
                         net (fo=5, routed)           0.276     0.970    sccpu/ex_mem0/ex_reg2_reg[31][26]
    SLICE_X64Y99         FDRE                                         r  sccpu/ex_mem0/mem_reg2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.828     0.828    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.839     0.841    sccpu/ex_mem0/clk_out1
    SLICE_X64Y99         FDRE                                         r  sccpu/ex_mem0/mem_reg2_reg[26]/C
                         clock pessimism              0.000     0.841    
    SLICE_X64Y99         FDRE (Hold_fdre_C_D)         0.012     0.853    sccpu/ex_mem0/mem_reg2_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_for_cpu
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_divider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2    clk_divider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  clk_divider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y103    sccpu/ex0/I_MDU/DIVU/reg_r_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y105    sccpu/ex0/I_MDU/DIVU/reg_r_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y105    sccpu/ex0/I_MDU/DIVU/reg_r_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y106    sccpu/ex0/I_MDU/DIVU/reg_r_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y106    sccpu/ex0/I_MDU/DIVU/reg_r_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y106    sccpu/ex0/I_MDU/DIVU/reg_r_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y106    sccpu/ex0/I_MDU/DIVU/reg_r_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X35Y106    sccpu/regfile1/regs_reg[7][28]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  clk_divider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X54Y95     data_ram0/m_data_block_3_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X54Y95     data_ram0/m_data_block_3_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X54Y95     data_ram0/m_data_block_3_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X54Y95     data_ram0/m_data_block_3_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X54Y94     data_ram0/m_data_block_3_reg_256_511_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X54Y94     data_ram0/m_data_block_3_reg_256_511_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X54Y94     data_ram0/m_data_block_3_reg_256_511_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X54Y94     data_ram0/m_data_block_3_reg_256_511_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X54Y93     data_ram0/m_data_block_3_reg_512_767_7_7/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X54Y93     data_ram0/m_data_block_3_reg_512_767_7_7/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X54Y100    data_ram0/m_data_block_0_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X54Y100    data_ram0/m_data_block_0_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X54Y100    data_ram0/m_data_block_0_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X54Y100    data_ram0/m_data_block_0_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X54Y98     data_ram0/m_data_block_0_reg_0_255_4_4/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X54Y98     data_ram0/m_data_block_0_reg_0_255_4_4/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X54Y98     data_ram0/m_data_block_0_reg_0_255_4_4/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X54Y98     data_ram0/m_data_block_0_reg_0_255_4_4/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X62Y97     data_ram0/m_data_block_0_reg_0_255_5_5/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         50.000      48.750     SLICE_X62Y97     data_ram0/m_data_block_0_reg_0_255_5_5/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_for_cpu
  To Clock:  clkfbout_clk_wiz_for_cpu

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_for_cpu
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_divider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y7    clk_divider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  clk_divider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  clk_divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  clk_divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  clk_divider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sealedDDR_0/clk_divider/inst/clk_in1
  To Clock:  sealedDDR_0/clk_divider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sealedDDR_0/clk_divider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sealedDDR_0/clk_divider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.292ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.718ns (33.186%)  route 1.446ns (66.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 6.495 - 5.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.809     1.809    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.618     1.620    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y117        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDRE (Prop_fdre_C_Q)         0.419     2.039 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.747     2.786    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X31Y125        LUT2 (Prop_lut2_I0_O)        0.299     3.085 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.699     3.784    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X32Y126        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.683     6.683    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.492     6.495    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y126        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
                         clock pessimism              0.077     6.572    
                         clock uncertainty           -0.067     6.505    
    SLICE_X32Y126        FDRE (Setup_fdre_C_R)       -0.429     6.076    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          6.076    
                         arrival time                          -3.784    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.718ns (33.186%)  route 1.446ns (66.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 6.495 - 5.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.809     1.809    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.618     1.620    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y117        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDRE (Prop_fdre_C_Q)         0.419     2.039 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.747     2.786    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X31Y125        LUT2 (Prop_lut2_I0_O)        0.299     3.085 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.699     3.784    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X32Y126        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.683     6.683    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.492     6.495    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y126        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
                         clock pessimism              0.077     6.572    
                         clock uncertainty           -0.067     6.505    
    SLICE_X32Y126        FDRE (Setup_fdre_C_R)       -0.429     6.076    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          6.076    
                         arrival time                          -3.784    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.718ns (33.186%)  route 1.446ns (66.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 6.495 - 5.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.809     1.809    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.618     1.620    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y117        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDRE (Prop_fdre_C_Q)         0.419     2.039 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.747     2.786    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X31Y125        LUT2 (Prop_lut2_I0_O)        0.299     3.085 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.699     3.784    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X32Y126        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.683     6.683    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.492     6.495    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y126        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/C
                         clock pessimism              0.077     6.572    
                         clock uncertainty           -0.067     6.505    
    SLICE_X32Y126        FDRE (Setup_fdre_C_R)       -0.429     6.076    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]
  -------------------------------------------------------------------
                         required time                          6.076    
                         arrival time                          -3.784    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.718ns (33.186%)  route 1.446ns (66.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 6.495 - 5.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.809     1.809    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.618     1.620    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y117        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDRE (Prop_fdre_C_Q)         0.419     2.039 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.747     2.786    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X31Y125        LUT2 (Prop_lut2_I0_O)        0.299     3.085 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.699     3.784    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X32Y126        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.683     6.683    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.492     6.495    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y126        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/C
                         clock pessimism              0.077     6.572    
                         clock uncertainty           -0.067     6.505    
    SLICE_X32Y126        FDRE (Setup_fdre_C_R)       -0.429     6.076    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]
  -------------------------------------------------------------------
                         required time                          6.076    
                         arrival time                          -3.784    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.718ns (33.186%)  route 1.446ns (66.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 6.495 - 5.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.809     1.809    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.618     1.620    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y117        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDRE (Prop_fdre_C_Q)         0.419     2.039 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.747     2.786    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X31Y125        LUT2 (Prop_lut2_I0_O)        0.299     3.085 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.699     3.784    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X32Y126        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.683     6.683    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.492     6.495    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y126        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/C
                         clock pessimism              0.077     6.572    
                         clock uncertainty           -0.067     6.505    
    SLICE_X32Y126        FDRE (Setup_fdre_C_R)       -0.429     6.076    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]
  -------------------------------------------------------------------
                         required time                          6.076    
                         arrival time                          -3.784    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.433ns  (required time - arrival time)
  Source:                 sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.718ns (35.530%)  route 1.303ns (64.470%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 6.493 - 5.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.809     1.809    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.618     1.620    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y117        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDRE (Prop_fdre_C_Q)         0.419     2.039 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.747     2.786    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X31Y125        LUT2 (Prop_lut2_I0_O)        0.299     3.085 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.556     3.641    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X33Y125        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.683     6.683    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.490     6.493    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y125        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
                         clock pessimism              0.077     6.570    
                         clock uncertainty           -0.067     6.503    
    SLICE_X33Y125        FDRE (Setup_fdre_C_R)       -0.429     6.074    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]
  -------------------------------------------------------------------
                         required time                          6.074    
                         arrival time                          -3.641    
  -------------------------------------------------------------------
                         slack                                  2.433    

Slack (MET) :             2.433ns  (required time - arrival time)
  Source:                 sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.718ns (35.530%)  route 1.303ns (64.470%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 6.493 - 5.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.809     1.809    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.618     1.620    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y117        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDRE (Prop_fdre_C_Q)         0.419     2.039 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.747     2.786    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X31Y125        LUT2 (Prop_lut2_I0_O)        0.299     3.085 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.556     3.641    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X33Y125        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.683     6.683    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.490     6.493    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y125        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
                         clock pessimism              0.077     6.570    
                         clock uncertainty           -0.067     6.503    
    SLICE_X33Y125        FDRE (Setup_fdre_C_R)       -0.429     6.074    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]
  -------------------------------------------------------------------
                         required time                          6.074    
                         arrival time                          -3.641    
  -------------------------------------------------------------------
                         slack                                  2.433    

Slack (MET) :             2.433ns  (required time - arrival time)
  Source:                 sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.718ns (35.530%)  route 1.303ns (64.470%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 6.493 - 5.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.809     1.809    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.618     1.620    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y117        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDRE (Prop_fdre_C_Q)         0.419     2.039 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.747     2.786    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X31Y125        LUT2 (Prop_lut2_I0_O)        0.299     3.085 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.556     3.641    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X33Y125        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.683     6.683    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.490     6.493    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y125        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/C
                         clock pessimism              0.077     6.570    
                         clock uncertainty           -0.067     6.503    
    SLICE_X33Y125        FDRE (Setup_fdre_C_R)       -0.429     6.074    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]
  -------------------------------------------------------------------
                         required time                          6.074    
                         arrival time                          -3.641    
  -------------------------------------------------------------------
                         slack                                  2.433    

Slack (MET) :             2.433ns  (required time - arrival time)
  Source:                 sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.718ns (35.530%)  route 1.303ns (64.470%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 6.493 - 5.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.809     1.809    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.618     1.620    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y117        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDRE (Prop_fdre_C_Q)         0.419     2.039 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.747     2.786    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X31Y125        LUT2 (Prop_lut2_I0_O)        0.299     3.085 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.556     3.641    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X33Y125        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.683     6.683    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.490     6.493    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y125        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/C
                         clock pessimism              0.077     6.570    
                         clock uncertainty           -0.067     6.503    
    SLICE_X33Y125        FDRE (Setup_fdre_C_R)       -0.429     6.074    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]
  -------------------------------------------------------------------
                         required time                          6.074    
                         arrival time                          -3.641    
  -------------------------------------------------------------------
                         slack                                  2.433    

Slack (MET) :             2.433ns  (required time - arrival time)
  Source:                 sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.718ns (35.530%)  route 1.303ns (64.470%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 6.493 - 5.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.809     1.809    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.618     1.620    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y117        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDRE (Prop_fdre_C_Q)         0.419     2.039 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.747     2.786    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X31Y125        LUT2 (Prop_lut2_I0_O)        0.299     3.085 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.556     3.641    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X33Y125        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.683     6.683    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.490     6.493    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y125        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
                         clock pessimism              0.077     6.570    
                         clock uncertainty           -0.067     6.503    
    SLICE_X33Y125        FDRE (Setup_fdre_C_R)       -0.429     6.074    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]
  -------------------------------------------------------------------
                         required time                          6.074    
                         arrival time                          -3.641    
  -------------------------------------------------------------------
                         slack                                  2.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.624     0.624    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.561     0.563    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y117        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/Q
                         net (fo=1, routed)           0.056     0.760    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1
    SLICE_X33Y117        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.898     0.898    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.829     0.831    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y117        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                         clock pessimism             -0.269     0.563    
    SLICE_X33Y117        FDRE (Hold_fdre_C_D)         0.075     0.638    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.713%)  route 0.117ns (45.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.624     0.624    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.557     0.559    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y121        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDRE (Prop_fdre_C_Q)         0.141     0.700 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[11]/Q
                         net (fo=1, routed)           0.117     0.816    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/p_0_in[7]
    SLICE_X34Y121        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.898     0.898    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.825     0.826    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X34Y121        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                         clock pessimism             -0.234     0.593    
    SLICE_X34Y121        FDRE (Hold_fdre_C_D)         0.063     0.656    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.713%)  route 0.117ns (45.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.624     0.624    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.557     0.559    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y121        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDRE (Prop_fdre_C_Q)         0.141     0.700 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/Q
                         net (fo=1, routed)           0.117     0.816    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/p_0_in[8]
    SLICE_X34Y121        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.898     0.898    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.825     0.826    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X34Y121        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                         clock pessimism             -0.234     0.593    
    SLICE_X34Y121        FDRE (Hold_fdre_C_D)         0.063     0.656    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.799%)  route 0.074ns (26.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.624     0.624    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.554     0.556    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y125        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.164     0.720 f  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/Q
                         net (fo=3, routed)           0.074     0.794    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[2]
    SLICE_X31Y125        LUT4 (Prop_lut4_I2_O)        0.045     0.839 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1/O
                         net (fo=1, routed)           0.000     0.839    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1_n_0
    SLICE_X31Y125        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.898     0.898    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.822     0.823    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y125        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
                         clock pessimism             -0.255     0.569    
    SLICE_X31Y125        FDRE (Hold_fdre_C_D)         0.091     0.660    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.624     0.624    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.597     0.599    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X82Y68         FDPE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y68         FDPE (Prop_fdpe_C_Q)         0.141     0.740 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/Q
                         net (fo=1, routed)           0.121     0.860    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][13]
    SLICE_X82Y68         FDPE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.898     0.898    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.867     0.869    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X82Y68         FDPE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]/C
                         clock pessimism             -0.270     0.599    
    SLICE_X82Y68         FDPE (Hold_fdpe_C_D)         0.075     0.674    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.624     0.624    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.598     0.600    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X82Y67         FDPE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y67         FDPE (Prop_fdpe_C_Q)         0.141     0.741 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/Q
                         net (fo=1, routed)           0.121     0.861    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][3]
    SLICE_X82Y67         FDPE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.898     0.898    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.868     0.870    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X82Y67         FDPE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/C
                         clock pessimism             -0.270     0.600    
    SLICE_X82Y67         FDPE (Hold_fdpe_C_D)         0.075     0.675    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.322%)  route 0.117ns (47.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.624     0.624    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.557     0.559    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y121        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDRE (Prop_fdre_C_Q)         0.128     0.687 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[6]/Q
                         net (fo=1, routed)           0.117     0.803    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/p_0_in[2]
    SLICE_X35Y121        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.898     0.898    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.825     0.826    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X35Y121        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                         clock pessimism             -0.234     0.593    
    SLICE_X35Y121        FDRE (Hold_fdre_C_D)         0.017     0.610    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.610    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.624     0.624    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.554     0.556    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y125        FDSE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDSE (Prop_fdse_C_Q)         0.164     0.720 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/Q
                         net (fo=3, routed)           0.106     0.826    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[0]
    SLICE_X31Y125        LUT5 (Prop_lut5_I3_O)        0.045     0.871 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1/O
                         net (fo=1, routed)           0.000     0.871    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1_n_0
    SLICE_X31Y125        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.898     0.898    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.822     0.823    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y125        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/C
                         clock pessimism             -0.255     0.569    
    SLICE_X31Y125        FDRE (Hold_fdre_C_D)         0.092     0.661    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.039%)  route 0.118ns (47.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.624     0.624    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.598     0.600    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X82Y67         FDPE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y67         FDPE (Prop_fdpe_C_Q)         0.128     0.728 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/Q
                         net (fo=1, routed)           0.118     0.846    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][7]
    SLICE_X82Y68         FDPE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.898     0.898    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.867     0.869    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X82Y68         FDPE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/C
                         clock pessimism             -0.256     0.613    
    SLICE_X82Y68         FDPE (Hold_fdpe_C_D)         0.018     0.631    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.624     0.624    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.557     0.559    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y121        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDRE (Prop_fdre_C_Q)         0.141     0.700 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[10]/Q
                         net (fo=1, routed)           0.161     0.861    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/p_0_in[6]
    SLICE_X34Y121        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.898     0.898    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.825     0.826    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X34Y121        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                         clock pessimism             -0.234     0.593    
    SLICE_X34Y121        FDRE (Hold_fdre_C_D)         0.052     0.645    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         5.000       1.000      XADC_X0Y0        sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst/DCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    sealedDDR_0/clk_divider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X30Y125    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X30Y125    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X30Y125    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X30Y125    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X33Y117    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X33Y117    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X30Y125    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y125    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y125    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y125    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y125    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y125    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y125    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y125    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y125    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y125    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y126    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y126    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y126    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y126    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y126    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y126    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_drdy_r_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X30Y125    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y125    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y125    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y125    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8    sealedDDR_0/clk_divider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.108ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.108ns  (required time - arrival time)
  Source:                 sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE)
  Destination:            sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.797ns  (logic 0.456ns (16.304%)  route 2.341ns (83.696%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDPE                         0.000     0.000 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X53Y83         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=88, routed)          2.341     2.797    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/rstdiv0_sync_r1_reg_rep
    SLICE_X33Y117        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X33Y117        FDRE (Setup_fdre_C_D)       -0.095    19.905    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -2.797    
  -------------------------------------------------------------------
                         slack                                 17.108    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_for_cpu
  To Clock:  clk_out1_clk_wiz_for_cpu

Setup :            0  Failing Endpoints,  Worst Slack       90.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.632ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.491ns  (required time - arrival time)
  Source:                 sccpu/id_ex0/ex_aluop_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/ex0/I_MDU/DIV/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_for_cpu rise@100.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        8.651ns  (logic 0.854ns (9.872%)  route 7.797ns (90.128%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 101.492 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.636     1.636    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.628     1.630    sccpu/id_ex0/clk_out1
    SLICE_X61Y94         FDRE                                         r  sccpu/id_ex0/ex_aluop_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.456     2.086 f  sccpu/id_ex0/ex_aluop_reg[2]/Q
                         net (fo=49, routed)          1.718     3.804    sccpu/id_ex0/Q[2]
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.124     3.928 r  sccpu/id_ex0/reg_r[31]_i_15/O
                         net (fo=1, routed)           0.466     4.394    sccpu/id_ex0/reg_r[31]_i_15_n_3
    SLICE_X70Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.518 r  sccpu/id_ex0/reg_r[31]_i_5__0/O
                         net (fo=139, routed)         4.924     9.442    sccpu/id_ex0/reg_r[31]_i_5__0_n_3
    SLICE_X52Y109        LUT3 (Prop_lut3_I0_O)        0.150     9.592 f  sccpu/id_ex0/count[5]_i_3/O
                         net (fo=9, routed)           0.690    10.281    sccpu/ex0/I_MDU/DIV/AR[0]
    SLICE_X54Y109        FDCE                                         f  sccpu/ex0/I_MDU/DIV/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.516   101.516    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    98.282 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    99.912    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.489   101.492    sccpu/ex0/I_MDU/DIV/clk_out1
    SLICE_X54Y109        FDCE                                         r  sccpu/ex0/I_MDU/DIV/count_reg[2]/C
                         clock pessimism             -0.001   101.491    
                         clock uncertainty           -0.149   101.341    
    SLICE_X54Y109        FDCE (Recov_fdce_C_CLR)     -0.569   100.772    sccpu/ex0/I_MDU/DIV/count_reg[2]
  -------------------------------------------------------------------
                         required time                        100.772    
                         arrival time                         -10.281    
  -------------------------------------------------------------------
                         slack                                 90.491    

Slack (MET) :             90.491ns  (required time - arrival time)
  Source:                 sccpu/id_ex0/ex_aluop_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/ex0/I_MDU/DIV/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_for_cpu rise@100.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        8.651ns  (logic 0.854ns (9.872%)  route 7.797ns (90.128%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 101.492 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.636     1.636    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.628     1.630    sccpu/id_ex0/clk_out1
    SLICE_X61Y94         FDRE                                         r  sccpu/id_ex0/ex_aluop_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.456     2.086 f  sccpu/id_ex0/ex_aluop_reg[2]/Q
                         net (fo=49, routed)          1.718     3.804    sccpu/id_ex0/Q[2]
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.124     3.928 r  sccpu/id_ex0/reg_r[31]_i_15/O
                         net (fo=1, routed)           0.466     4.394    sccpu/id_ex0/reg_r[31]_i_15_n_3
    SLICE_X70Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.518 r  sccpu/id_ex0/reg_r[31]_i_5__0/O
                         net (fo=139, routed)         4.924     9.442    sccpu/id_ex0/reg_r[31]_i_5__0_n_3
    SLICE_X52Y109        LUT3 (Prop_lut3_I0_O)        0.150     9.592 f  sccpu/id_ex0/count[5]_i_3/O
                         net (fo=9, routed)           0.690    10.281    sccpu/ex0/I_MDU/DIV/AR[0]
    SLICE_X54Y109        FDCE                                         f  sccpu/ex0/I_MDU/DIV/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.516   101.516    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    98.282 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    99.912    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.489   101.492    sccpu/ex0/I_MDU/DIV/clk_out1
    SLICE_X54Y109        FDCE                                         r  sccpu/ex0/I_MDU/DIV/count_reg[5]/C
                         clock pessimism             -0.001   101.491    
                         clock uncertainty           -0.149   101.341    
    SLICE_X54Y109        FDCE (Recov_fdce_C_CLR)     -0.569   100.772    sccpu/ex0/I_MDU/DIV/count_reg[5]
  -------------------------------------------------------------------
                         required time                        100.772    
                         arrival time                         -10.281    
  -------------------------------------------------------------------
                         slack                                 90.491    

Slack (MET) :             90.533ns  (required time - arrival time)
  Source:                 sccpu/id_ex0/ex_aluop_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/ex0/I_MDU/DIV/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_for_cpu rise@100.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        8.651ns  (logic 0.854ns (9.872%)  route 7.797ns (90.128%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 101.492 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.636     1.636    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.628     1.630    sccpu/id_ex0/clk_out1
    SLICE_X61Y94         FDRE                                         r  sccpu/id_ex0/ex_aluop_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.456     2.086 f  sccpu/id_ex0/ex_aluop_reg[2]/Q
                         net (fo=49, routed)          1.718     3.804    sccpu/id_ex0/Q[2]
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.124     3.928 r  sccpu/id_ex0/reg_r[31]_i_15/O
                         net (fo=1, routed)           0.466     4.394    sccpu/id_ex0/reg_r[31]_i_15_n_3
    SLICE_X70Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.518 r  sccpu/id_ex0/reg_r[31]_i_5__0/O
                         net (fo=139, routed)         4.924     9.442    sccpu/id_ex0/reg_r[31]_i_5__0_n_3
    SLICE_X52Y109        LUT3 (Prop_lut3_I0_O)        0.150     9.592 f  sccpu/id_ex0/count[5]_i_3/O
                         net (fo=9, routed)           0.690    10.281    sccpu/ex0/I_MDU/DIV/AR[0]
    SLICE_X54Y109        FDCE                                         f  sccpu/ex0/I_MDU/DIV/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.516   101.516    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    98.282 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    99.912    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.489   101.492    sccpu/ex0/I_MDU/DIV/clk_out1
    SLICE_X54Y109        FDCE                                         r  sccpu/ex0/I_MDU/DIV/count_reg[0]/C
                         clock pessimism             -0.001   101.491    
                         clock uncertainty           -0.149   101.341    
    SLICE_X54Y109        FDCE (Recov_fdce_C_CLR)     -0.527   100.814    sccpu/ex0/I_MDU/DIV/count_reg[0]
  -------------------------------------------------------------------
                         required time                        100.814    
                         arrival time                         -10.281    
  -------------------------------------------------------------------
                         slack                                 90.533    

Slack (MET) :             90.533ns  (required time - arrival time)
  Source:                 sccpu/id_ex0/ex_aluop_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/ex0/I_MDU/DIV/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_for_cpu rise@100.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        8.651ns  (logic 0.854ns (9.872%)  route 7.797ns (90.128%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 101.492 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.636     1.636    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.628     1.630    sccpu/id_ex0/clk_out1
    SLICE_X61Y94         FDRE                                         r  sccpu/id_ex0/ex_aluop_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.456     2.086 f  sccpu/id_ex0/ex_aluop_reg[2]/Q
                         net (fo=49, routed)          1.718     3.804    sccpu/id_ex0/Q[2]
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.124     3.928 r  sccpu/id_ex0/reg_r[31]_i_15/O
                         net (fo=1, routed)           0.466     4.394    sccpu/id_ex0/reg_r[31]_i_15_n_3
    SLICE_X70Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.518 r  sccpu/id_ex0/reg_r[31]_i_5__0/O
                         net (fo=139, routed)         4.924     9.442    sccpu/id_ex0/reg_r[31]_i_5__0_n_3
    SLICE_X52Y109        LUT3 (Prop_lut3_I0_O)        0.150     9.592 f  sccpu/id_ex0/count[5]_i_3/O
                         net (fo=9, routed)           0.690    10.281    sccpu/ex0/I_MDU/DIV/AR[0]
    SLICE_X54Y109        FDCE                                         f  sccpu/ex0/I_MDU/DIV/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.516   101.516    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    98.282 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    99.912    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.489   101.492    sccpu/ex0/I_MDU/DIV/clk_out1
    SLICE_X54Y109        FDCE                                         r  sccpu/ex0/I_MDU/DIV/count_reg[1]/C
                         clock pessimism             -0.001   101.491    
                         clock uncertainty           -0.149   101.341    
    SLICE_X54Y109        FDCE (Recov_fdce_C_CLR)     -0.527   100.814    sccpu/ex0/I_MDU/DIV/count_reg[1]
  -------------------------------------------------------------------
                         required time                        100.814    
                         arrival time                         -10.281    
  -------------------------------------------------------------------
                         slack                                 90.533    

Slack (MET) :             90.533ns  (required time - arrival time)
  Source:                 sccpu/id_ex0/ex_aluop_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/ex0/I_MDU/DIV/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_for_cpu rise@100.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        8.651ns  (logic 0.854ns (9.872%)  route 7.797ns (90.128%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 101.492 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.636     1.636    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.628     1.630    sccpu/id_ex0/clk_out1
    SLICE_X61Y94         FDRE                                         r  sccpu/id_ex0/ex_aluop_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.456     2.086 f  sccpu/id_ex0/ex_aluop_reg[2]/Q
                         net (fo=49, routed)          1.718     3.804    sccpu/id_ex0/Q[2]
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.124     3.928 r  sccpu/id_ex0/reg_r[31]_i_15/O
                         net (fo=1, routed)           0.466     4.394    sccpu/id_ex0/reg_r[31]_i_15_n_3
    SLICE_X70Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.518 r  sccpu/id_ex0/reg_r[31]_i_5__0/O
                         net (fo=139, routed)         4.924     9.442    sccpu/id_ex0/reg_r[31]_i_5__0_n_3
    SLICE_X52Y109        LUT3 (Prop_lut3_I0_O)        0.150     9.592 f  sccpu/id_ex0/count[5]_i_3/O
                         net (fo=9, routed)           0.690    10.281    sccpu/ex0/I_MDU/DIV/AR[0]
    SLICE_X54Y109        FDCE                                         f  sccpu/ex0/I_MDU/DIV/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.516   101.516    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    98.282 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    99.912    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.489   101.492    sccpu/ex0/I_MDU/DIV/clk_out1
    SLICE_X54Y109        FDCE                                         r  sccpu/ex0/I_MDU/DIV/count_reg[3]/C
                         clock pessimism             -0.001   101.491    
                         clock uncertainty           -0.149   101.341    
    SLICE_X54Y109        FDCE (Recov_fdce_C_CLR)     -0.527   100.814    sccpu/ex0/I_MDU/DIV/count_reg[3]
  -------------------------------------------------------------------
                         required time                        100.814    
                         arrival time                         -10.281    
  -------------------------------------------------------------------
                         slack                                 90.533    

Slack (MET) :             90.533ns  (required time - arrival time)
  Source:                 sccpu/id_ex0/ex_aluop_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/ex0/I_MDU/DIV/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_for_cpu rise@100.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        8.651ns  (logic 0.854ns (9.872%)  route 7.797ns (90.128%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 101.492 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.636     1.636    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.628     1.630    sccpu/id_ex0/clk_out1
    SLICE_X61Y94         FDRE                                         r  sccpu/id_ex0/ex_aluop_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.456     2.086 f  sccpu/id_ex0/ex_aluop_reg[2]/Q
                         net (fo=49, routed)          1.718     3.804    sccpu/id_ex0/Q[2]
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.124     3.928 r  sccpu/id_ex0/reg_r[31]_i_15/O
                         net (fo=1, routed)           0.466     4.394    sccpu/id_ex0/reg_r[31]_i_15_n_3
    SLICE_X70Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.518 r  sccpu/id_ex0/reg_r[31]_i_5__0/O
                         net (fo=139, routed)         4.924     9.442    sccpu/id_ex0/reg_r[31]_i_5__0_n_3
    SLICE_X52Y109        LUT3 (Prop_lut3_I0_O)        0.150     9.592 f  sccpu/id_ex0/count[5]_i_3/O
                         net (fo=9, routed)           0.690    10.281    sccpu/ex0/I_MDU/DIV/AR[0]
    SLICE_X54Y109        FDCE                                         f  sccpu/ex0/I_MDU/DIV/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.516   101.516    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    98.282 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    99.912    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.489   101.492    sccpu/ex0/I_MDU/DIV/clk_out1
    SLICE_X54Y109        FDCE                                         r  sccpu/ex0/I_MDU/DIV/count_reg[4]/C
                         clock pessimism             -0.001   101.491    
                         clock uncertainty           -0.149   101.341    
    SLICE_X54Y109        FDCE (Recov_fdce_C_CLR)     -0.527   100.814    sccpu/ex0/I_MDU/DIV/count_reg[4]
  -------------------------------------------------------------------
                         required time                        100.814    
                         arrival time                         -10.281    
  -------------------------------------------------------------------
                         slack                                 90.533    

Slack (MET) :             90.584ns  (required time - arrival time)
  Source:                 sccpu/id_ex0/ex_aluop_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/ex0/I_MDU/DIV/busy_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_for_cpu rise@100.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        8.514ns  (logic 0.854ns (10.031%)  route 7.660ns (89.969%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 101.492 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.636     1.636    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.628     1.630    sccpu/id_ex0/clk_out1
    SLICE_X61Y94         FDRE                                         r  sccpu/id_ex0/ex_aluop_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.456     2.086 f  sccpu/id_ex0/ex_aluop_reg[2]/Q
                         net (fo=49, routed)          1.718     3.804    sccpu/id_ex0/Q[2]
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.124     3.928 r  sccpu/id_ex0/reg_r[31]_i_15/O
                         net (fo=1, routed)           0.466     4.394    sccpu/id_ex0/reg_r[31]_i_15_n_3
    SLICE_X70Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.518 r  sccpu/id_ex0/reg_r[31]_i_5__0/O
                         net (fo=139, routed)         4.924     9.442    sccpu/id_ex0/reg_r[31]_i_5__0_n_3
    SLICE_X52Y109        LUT3 (Prop_lut3_I0_O)        0.150     9.592 f  sccpu/id_ex0/count[5]_i_3/O
                         net (fo=9, routed)           0.552    10.144    sccpu/ex0/I_MDU/DIV/AR[0]
    SLICE_X52Y109        FDCE                                         f  sccpu/ex0/I_MDU/DIV/busy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.516   101.516    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    98.282 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    99.912    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.489   101.492    sccpu/ex0/I_MDU/DIV/clk_out1
    SLICE_X52Y109        FDCE                                         r  sccpu/ex0/I_MDU/DIV/busy_reg/C
                         clock pessimism             -0.001   101.491    
                         clock uncertainty           -0.149   101.341    
    SLICE_X52Y109        FDCE (Recov_fdce_C_CLR)     -0.613   100.728    sccpu/ex0/I_MDU/DIV/busy_reg
  -------------------------------------------------------------------
                         required time                        100.728    
                         arrival time                         -10.144    
  -------------------------------------------------------------------
                         slack                                 90.584    

Slack (MET) :             90.584ns  (required time - arrival time)
  Source:                 sccpu/id_ex0/ex_aluop_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/ex0/I_MDU/DIV/over_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_for_cpu rise@100.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        8.514ns  (logic 0.854ns (10.031%)  route 7.660ns (89.969%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 101.492 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.636     1.636    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.628     1.630    sccpu/id_ex0/clk_out1
    SLICE_X61Y94         FDRE                                         r  sccpu/id_ex0/ex_aluop_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.456     2.086 f  sccpu/id_ex0/ex_aluop_reg[2]/Q
                         net (fo=49, routed)          1.718     3.804    sccpu/id_ex0/Q[2]
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.124     3.928 r  sccpu/id_ex0/reg_r[31]_i_15/O
                         net (fo=1, routed)           0.466     4.394    sccpu/id_ex0/reg_r[31]_i_15_n_3
    SLICE_X70Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.518 r  sccpu/id_ex0/reg_r[31]_i_5__0/O
                         net (fo=139, routed)         4.924     9.442    sccpu/id_ex0/reg_r[31]_i_5__0_n_3
    SLICE_X52Y109        LUT3 (Prop_lut3_I0_O)        0.150     9.592 f  sccpu/id_ex0/count[5]_i_3/O
                         net (fo=9, routed)           0.552    10.144    sccpu/ex0/I_MDU/DIV/AR[0]
    SLICE_X52Y109        FDCE                                         f  sccpu/ex0/I_MDU/DIV/over_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.516   101.516    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    98.282 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    99.912    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.489   101.492    sccpu/ex0/I_MDU/DIV/clk_out1
    SLICE_X52Y109        FDCE                                         r  sccpu/ex0/I_MDU/DIV/over_reg/C
                         clock pessimism             -0.001   101.491    
                         clock uncertainty           -0.149   101.341    
    SLICE_X52Y109        FDCE (Recov_fdce_C_CLR)     -0.613   100.728    sccpu/ex0/I_MDU/DIV/over_reg
  -------------------------------------------------------------------
                         required time                        100.728    
                         arrival time                         -10.144    
  -------------------------------------------------------------------
                         slack                                 90.584    

Slack (MET) :             90.868ns  (required time - arrival time)
  Source:                 sccpu/id_ex0/ex_aluop_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/ex0/I_MDU/DIVU/busy_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_for_cpu rise@100.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        8.435ns  (logic 0.828ns (9.817%)  route 7.607ns (90.183%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 101.489 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.636     1.636    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.628     1.630    sccpu/id_ex0/clk_out1
    SLICE_X61Y94         FDRE                                         r  sccpu/id_ex0/ex_aluop_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.456     2.086 r  sccpu/id_ex0/ex_aluop_reg[2]/Q
                         net (fo=49, routed)          1.718     3.804    sccpu/id_ex0/Q[2]
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  sccpu/id_ex0/reg_r[31]_i_15/O
                         net (fo=1, routed)           0.466     4.394    sccpu/id_ex0/reg_r[31]_i_15_n_3
    SLICE_X70Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.518 f  sccpu/id_ex0/reg_r[31]_i_5__0/O
                         net (fo=139, routed)         4.736     9.253    sccpu/id_ex0/reg_r[31]_i_5__0_n_3
    SLICE_X52Y111        LUT3 (Prop_lut3_I0_O)        0.124     9.377 f  sccpu/id_ex0/count[4]_i_3/O
                         net (fo=7, routed)           0.688    10.065    sccpu/ex0/I_MDU/DIVU/ex_aluop_reg[3][0]
    SLICE_X52Y113        FDCE                                         f  sccpu/ex0/I_MDU/DIVU/busy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.516   101.516    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    98.282 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    99.912    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.486   101.489    sccpu/ex0/I_MDU/DIVU/clk_out1
    SLICE_X52Y113        FDCE                                         r  sccpu/ex0/I_MDU/DIVU/busy_reg/C
                         clock pessimism             -0.001   101.488    
                         clock uncertainty           -0.149   101.338    
    SLICE_X52Y113        FDCE (Recov_fdce_C_CLR)     -0.405   100.933    sccpu/ex0/I_MDU/DIVU/busy_reg
  -------------------------------------------------------------------
                         required time                        100.933    
                         arrival time                         -10.065    
  -------------------------------------------------------------------
                         slack                                 90.868    

Slack (MET) :             90.872ns  (required time - arrival time)
  Source:                 sccpu/id_ex0/ex_aluop_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/ex0/I_MDU/DIVU/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_for_cpu rise@100.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        8.430ns  (logic 0.828ns (9.822%)  route 7.602ns (90.178%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 101.489 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.636     1.636    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.628     1.630    sccpu/id_ex0/clk_out1
    SLICE_X61Y94         FDRE                                         r  sccpu/id_ex0/ex_aluop_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.456     2.086 r  sccpu/id_ex0/ex_aluop_reg[2]/Q
                         net (fo=49, routed)          1.718     3.804    sccpu/id_ex0/Q[2]
    SLICE_X70Y101        LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  sccpu/id_ex0/reg_r[31]_i_15/O
                         net (fo=1, routed)           0.466     4.394    sccpu/id_ex0/reg_r[31]_i_15_n_3
    SLICE_X70Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.518 f  sccpu/id_ex0/reg_r[31]_i_5__0/O
                         net (fo=139, routed)         4.736     9.253    sccpu/id_ex0/reg_r[31]_i_5__0_n_3
    SLICE_X52Y111        LUT3 (Prop_lut3_I0_O)        0.124     9.377 f  sccpu/id_ex0/count[4]_i_3/O
                         net (fo=7, routed)           0.683    10.061    sccpu/ex0/I_MDU/DIVU/ex_aluop_reg[3][0]
    SLICE_X53Y113        FDCE                                         f  sccpu/ex0/I_MDU/DIVU/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.516   101.516    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    98.282 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    99.912    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        1.486   101.489    sccpu/ex0/I_MDU/DIVU/clk_out1
    SLICE_X53Y113        FDCE                                         r  sccpu/ex0/I_MDU/DIVU/count_reg[0]/C
                         clock pessimism             -0.001   101.488    
                         clock uncertainty           -0.149   101.338    
    SLICE_X53Y113        FDCE (Recov_fdce_C_CLR)     -0.405   100.933    sccpu/ex0/I_MDU/DIVU/count_reg[0]
  -------------------------------------------------------------------
                         required time                        100.933    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                 90.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.632ns  (arrival time - required time)
  Source:                 sccpu/id_ex0/ex_aluop_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/ex0/I_MDU/DIVU/over_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_for_cpu rise@0.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.231ns (12.835%)  route 1.569ns (87.165%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.558     0.558    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.566     0.568    sccpu/id_ex0/clk_out1
    SLICE_X67Y93         FDRE                                         r  sccpu/id_ex0/ex_aluop_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDRE (Prop_fdre_C_Q)         0.141     0.709 f  sccpu/id_ex0/ex_aluop_reg[7]/Q
                         net (fo=11, routed)          0.297     1.006    sccpu/id_ex0/Q[7]
    SLICE_X64Y97         LUT5 (Prop_lut5_I2_O)        0.045     1.051 r  sccpu/id_ex0/reg_r[31]_i_3/O
                         net (fo=75, routed)          1.071     2.122    sccpu/id_ex0/reg_r[31]_i_3_n_3
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.045     2.167 f  sccpu/id_ex0/count[4]_i_3/O
                         net (fo=7, routed)           0.200     2.367    sccpu/ex0/I_MDU/DIVU/ex_aluop_reg[3][0]
    SLICE_X52Y112        FDCE                                         f  sccpu/ex0/I_MDU/DIVU/over_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.828     0.828    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.825     0.827    sccpu/ex0/I_MDU/DIVU/clk_out1
    SLICE_X52Y112        FDCE                                         r  sccpu/ex0/I_MDU/DIVU/over_reg/C
                         clock pessimism              0.000     0.827    
    SLICE_X52Y112        FDCE (Remov_fdce_C_CLR)     -0.092     0.735    sccpu/ex0/I_MDU/DIVU/over_reg
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  1.632    

Slack (MET) :             1.694ns  (arrival time - required time)
  Source:                 sccpu/id_ex0/ex_aluop_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/ex0/I_MDU/DIVU/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_for_cpu rise@0.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.231ns (12.415%)  route 1.630ns (87.585%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.558     0.558    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.566     0.568    sccpu/id_ex0/clk_out1
    SLICE_X67Y93         FDRE                                         r  sccpu/id_ex0/ex_aluop_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDRE (Prop_fdre_C_Q)         0.141     0.709 f  sccpu/id_ex0/ex_aluop_reg[7]/Q
                         net (fo=11, routed)          0.297     1.006    sccpu/id_ex0/Q[7]
    SLICE_X64Y97         LUT5 (Prop_lut5_I2_O)        0.045     1.051 r  sccpu/id_ex0/reg_r[31]_i_3/O
                         net (fo=75, routed)          1.071     2.122    sccpu/id_ex0/reg_r[31]_i_3_n_3
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.045     2.167 f  sccpu/id_ex0/count[4]_i_3/O
                         net (fo=7, routed)           0.261     2.428    sccpu/ex0/I_MDU/DIVU/ex_aluop_reg[3][0]
    SLICE_X53Y113        FDCE                                         f  sccpu/ex0/I_MDU/DIVU/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.828     0.828    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.824     0.826    sccpu/ex0/I_MDU/DIVU/clk_out1
    SLICE_X53Y113        FDCE                                         r  sccpu/ex0/I_MDU/DIVU/count_reg[0]/C
                         clock pessimism              0.000     0.826    
    SLICE_X53Y113        FDCE (Remov_fdce_C_CLR)     -0.092     0.734    sccpu/ex0/I_MDU/DIVU/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.694ns  (arrival time - required time)
  Source:                 sccpu/id_ex0/ex_aluop_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/ex0/I_MDU/DIVU/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_for_cpu rise@0.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.231ns (12.415%)  route 1.630ns (87.585%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.558     0.558    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.566     0.568    sccpu/id_ex0/clk_out1
    SLICE_X67Y93         FDRE                                         r  sccpu/id_ex0/ex_aluop_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDRE (Prop_fdre_C_Q)         0.141     0.709 f  sccpu/id_ex0/ex_aluop_reg[7]/Q
                         net (fo=11, routed)          0.297     1.006    sccpu/id_ex0/Q[7]
    SLICE_X64Y97         LUT5 (Prop_lut5_I2_O)        0.045     1.051 r  sccpu/id_ex0/reg_r[31]_i_3/O
                         net (fo=75, routed)          1.071     2.122    sccpu/id_ex0/reg_r[31]_i_3_n_3
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.045     2.167 f  sccpu/id_ex0/count[4]_i_3/O
                         net (fo=7, routed)           0.261     2.428    sccpu/ex0/I_MDU/DIVU/ex_aluop_reg[3][0]
    SLICE_X53Y113        FDCE                                         f  sccpu/ex0/I_MDU/DIVU/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.828     0.828    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.824     0.826    sccpu/ex0/I_MDU/DIVU/clk_out1
    SLICE_X53Y113        FDCE                                         r  sccpu/ex0/I_MDU/DIVU/count_reg[1]/C
                         clock pessimism              0.000     0.826    
    SLICE_X53Y113        FDCE (Remov_fdce_C_CLR)     -0.092     0.734    sccpu/ex0/I_MDU/DIVU/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.694ns  (arrival time - required time)
  Source:                 sccpu/id_ex0/ex_aluop_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/ex0/I_MDU/DIVU/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_for_cpu rise@0.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.231ns (12.415%)  route 1.630ns (87.585%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.558     0.558    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.566     0.568    sccpu/id_ex0/clk_out1
    SLICE_X67Y93         FDRE                                         r  sccpu/id_ex0/ex_aluop_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDRE (Prop_fdre_C_Q)         0.141     0.709 f  sccpu/id_ex0/ex_aluop_reg[7]/Q
                         net (fo=11, routed)          0.297     1.006    sccpu/id_ex0/Q[7]
    SLICE_X64Y97         LUT5 (Prop_lut5_I2_O)        0.045     1.051 r  sccpu/id_ex0/reg_r[31]_i_3/O
                         net (fo=75, routed)          1.071     2.122    sccpu/id_ex0/reg_r[31]_i_3_n_3
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.045     2.167 f  sccpu/id_ex0/count[4]_i_3/O
                         net (fo=7, routed)           0.261     2.428    sccpu/ex0/I_MDU/DIVU/ex_aluop_reg[3][0]
    SLICE_X53Y113        FDCE                                         f  sccpu/ex0/I_MDU/DIVU/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.828     0.828    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.824     0.826    sccpu/ex0/I_MDU/DIVU/clk_out1
    SLICE_X53Y113        FDCE                                         r  sccpu/ex0/I_MDU/DIVU/count_reg[2]/C
                         clock pessimism              0.000     0.826    
    SLICE_X53Y113        FDCE (Remov_fdce_C_CLR)     -0.092     0.734    sccpu/ex0/I_MDU/DIVU/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.694ns  (arrival time - required time)
  Source:                 sccpu/id_ex0/ex_aluop_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/ex0/I_MDU/DIVU/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_for_cpu rise@0.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.231ns (12.415%)  route 1.630ns (87.585%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.558     0.558    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.566     0.568    sccpu/id_ex0/clk_out1
    SLICE_X67Y93         FDRE                                         r  sccpu/id_ex0/ex_aluop_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDRE (Prop_fdre_C_Q)         0.141     0.709 f  sccpu/id_ex0/ex_aluop_reg[7]/Q
                         net (fo=11, routed)          0.297     1.006    sccpu/id_ex0/Q[7]
    SLICE_X64Y97         LUT5 (Prop_lut5_I2_O)        0.045     1.051 r  sccpu/id_ex0/reg_r[31]_i_3/O
                         net (fo=75, routed)          1.071     2.122    sccpu/id_ex0/reg_r[31]_i_3_n_3
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.045     2.167 f  sccpu/id_ex0/count[4]_i_3/O
                         net (fo=7, routed)           0.261     2.428    sccpu/ex0/I_MDU/DIVU/ex_aluop_reg[3][0]
    SLICE_X53Y113        FDCE                                         f  sccpu/ex0/I_MDU/DIVU/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.828     0.828    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.824     0.826    sccpu/ex0/I_MDU/DIVU/clk_out1
    SLICE_X53Y113        FDCE                                         r  sccpu/ex0/I_MDU/DIVU/count_reg[3]/C
                         clock pessimism              0.000     0.826    
    SLICE_X53Y113        FDCE (Remov_fdce_C_CLR)     -0.092     0.734    sccpu/ex0/I_MDU/DIVU/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.694ns  (arrival time - required time)
  Source:                 sccpu/id_ex0/ex_aluop_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/ex0/I_MDU/DIVU/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_for_cpu rise@0.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.231ns (12.415%)  route 1.630ns (87.585%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.558     0.558    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.566     0.568    sccpu/id_ex0/clk_out1
    SLICE_X67Y93         FDRE                                         r  sccpu/id_ex0/ex_aluop_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDRE (Prop_fdre_C_Q)         0.141     0.709 f  sccpu/id_ex0/ex_aluop_reg[7]/Q
                         net (fo=11, routed)          0.297     1.006    sccpu/id_ex0/Q[7]
    SLICE_X64Y97         LUT5 (Prop_lut5_I2_O)        0.045     1.051 r  sccpu/id_ex0/reg_r[31]_i_3/O
                         net (fo=75, routed)          1.071     2.122    sccpu/id_ex0/reg_r[31]_i_3_n_3
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.045     2.167 f  sccpu/id_ex0/count[4]_i_3/O
                         net (fo=7, routed)           0.261     2.428    sccpu/ex0/I_MDU/DIVU/ex_aluop_reg[3][0]
    SLICE_X53Y113        FDCE                                         f  sccpu/ex0/I_MDU/DIVU/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.828     0.828    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.824     0.826    sccpu/ex0/I_MDU/DIVU/clk_out1
    SLICE_X53Y113        FDCE                                         r  sccpu/ex0/I_MDU/DIVU/count_reg[4]/C
                         clock pessimism              0.000     0.826    
    SLICE_X53Y113        FDCE (Remov_fdce_C_CLR)     -0.092     0.734    sccpu/ex0/I_MDU/DIVU/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.698ns  (arrival time - required time)
  Source:                 sccpu/id_ex0/ex_aluop_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/ex0/I_MDU/DIVU/busy_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_for_cpu rise@0.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.231ns (12.386%)  route 1.634ns (87.614%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.558     0.558    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.566     0.568    sccpu/id_ex0/clk_out1
    SLICE_X67Y93         FDRE                                         r  sccpu/id_ex0/ex_aluop_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDRE (Prop_fdre_C_Q)         0.141     0.709 f  sccpu/id_ex0/ex_aluop_reg[7]/Q
                         net (fo=11, routed)          0.297     1.006    sccpu/id_ex0/Q[7]
    SLICE_X64Y97         LUT5 (Prop_lut5_I2_O)        0.045     1.051 r  sccpu/id_ex0/reg_r[31]_i_3/O
                         net (fo=75, routed)          1.071     2.122    sccpu/id_ex0/reg_r[31]_i_3_n_3
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.045     2.167 f  sccpu/id_ex0/count[4]_i_3/O
                         net (fo=7, routed)           0.266     2.433    sccpu/ex0/I_MDU/DIVU/ex_aluop_reg[3][0]
    SLICE_X52Y113        FDCE                                         f  sccpu/ex0/I_MDU/DIVU/busy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.828     0.828    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.824     0.826    sccpu/ex0/I_MDU/DIVU/clk_out1
    SLICE_X52Y113        FDCE                                         r  sccpu/ex0/I_MDU/DIVU/busy_reg/C
                         clock pessimism              0.000     0.826    
    SLICE_X52Y113        FDCE (Remov_fdce_C_CLR)     -0.092     0.734    sccpu/ex0/I_MDU/DIVU/busy_reg
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  1.698    

Slack (MET) :             2.046ns  (arrival time - required time)
  Source:                 sccpu/id_ex0/ex_aluop_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/ex0/I_MDU/DIV/busy_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_for_cpu rise@0.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.229ns (10.652%)  route 1.921ns (89.348%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.558     0.558    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.566     0.568    sccpu/id_ex0/clk_out1
    SLICE_X67Y93         FDRE                                         r  sccpu/id_ex0/ex_aluop_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  sccpu/id_ex0/ex_aluop_reg[7]/Q
                         net (fo=11, routed)          0.297     1.006    sccpu/id_ex0/Q[7]
    SLICE_X64Y97         LUT5 (Prop_lut5_I2_O)        0.045     1.051 f  sccpu/id_ex0/reg_r[31]_i_3/O
                         net (fo=75, routed)          1.426     2.476    sccpu/id_ex0/reg_r[31]_i_3_n_3
    SLICE_X52Y109        LUT3 (Prop_lut3_I2_O)        0.043     2.519 f  sccpu/id_ex0/count[5]_i_3/O
                         net (fo=9, routed)           0.198     2.717    sccpu/ex0/I_MDU/DIV/AR[0]
    SLICE_X52Y109        FDCE                                         f  sccpu/ex0/I_MDU/DIV/busy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.828     0.828    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.828     0.830    sccpu/ex0/I_MDU/DIV/clk_out1
    SLICE_X52Y109        FDCE                                         r  sccpu/ex0/I_MDU/DIV/busy_reg/C
                         clock pessimism              0.000     0.830    
    SLICE_X52Y109        FDCE (Remov_fdce_C_CLR)     -0.159     0.671    sccpu/ex0/I_MDU/DIV/busy_reg
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           2.717    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.046ns  (arrival time - required time)
  Source:                 sccpu/id_ex0/ex_aluop_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/ex0/I_MDU/DIV/over_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_for_cpu rise@0.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.229ns (10.652%)  route 1.921ns (89.348%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.558     0.558    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.566     0.568    sccpu/id_ex0/clk_out1
    SLICE_X67Y93         FDRE                                         r  sccpu/id_ex0/ex_aluop_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  sccpu/id_ex0/ex_aluop_reg[7]/Q
                         net (fo=11, routed)          0.297     1.006    sccpu/id_ex0/Q[7]
    SLICE_X64Y97         LUT5 (Prop_lut5_I2_O)        0.045     1.051 f  sccpu/id_ex0/reg_r[31]_i_3/O
                         net (fo=75, routed)          1.426     2.476    sccpu/id_ex0/reg_r[31]_i_3_n_3
    SLICE_X52Y109        LUT3 (Prop_lut3_I2_O)        0.043     2.519 f  sccpu/id_ex0/count[5]_i_3/O
                         net (fo=9, routed)           0.198     2.717    sccpu/ex0/I_MDU/DIV/AR[0]
    SLICE_X52Y109        FDCE                                         f  sccpu/ex0/I_MDU/DIV/over_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.828     0.828    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.828     0.830    sccpu/ex0/I_MDU/DIV/clk_out1
    SLICE_X52Y109        FDCE                                         r  sccpu/ex0/I_MDU/DIV/over_reg/C
                         clock pessimism              0.000     0.830    
    SLICE_X52Y109        FDCE (Remov_fdce_C_CLR)     -0.159     0.671    sccpu/ex0/I_MDU/DIV/over_reg
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           2.717    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.070ns  (arrival time - required time)
  Source:                 sccpu/id_ex0/ex_aluop_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/ex0/I_MDU/DIV/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_for_cpu  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_for_cpu rise@0.000ns - clk_out1_clk_wiz_for_cpu rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.229ns (10.412%)  route 1.970ns (89.588%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.558     0.558    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.566     0.568    sccpu/id_ex0/clk_out1
    SLICE_X67Y93         FDRE                                         r  sccpu/id_ex0/ex_aluop_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  sccpu/id_ex0/ex_aluop_reg[7]/Q
                         net (fo=11, routed)          0.297     1.006    sccpu/id_ex0/Q[7]
    SLICE_X64Y97         LUT5 (Prop_lut5_I2_O)        0.045     1.051 f  sccpu/id_ex0/reg_r[31]_i_3/O
                         net (fo=75, routed)          1.426     2.476    sccpu/id_ex0/reg_r[31]_i_3_n_3
    SLICE_X52Y109        LUT3 (Prop_lut3_I2_O)        0.043     2.519 f  sccpu/id_ex0/count[5]_i_3/O
                         net (fo=9, routed)           0.248     2.767    sccpu/ex0/I_MDU/DIV/AR[0]
    SLICE_X54Y109        FDCE                                         f  sccpu/ex0/I_MDU/DIV/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_for_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        0.828     0.828    clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clk_divider/inst/clk_out1_clk_wiz_for_cpu
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_divider/inst/clkout1_buf/O
                         net (fo=2368, routed)        0.828     0.830    sccpu/ex0/I_MDU/DIV/clk_out1
    SLICE_X54Y109        FDCE                                         r  sccpu/ex0/I_MDU/DIV/count_reg[0]/C
                         clock pessimism              0.000     0.830    
    SLICE_X54Y109        FDCE (Remov_fdce_C_CLR)     -0.134     0.696    sccpu/ex0/I_MDU/DIV/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  2.070    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        2.798ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.798ns  (required time - arrival time)
  Source:                 sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE)
  Destination:            sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.202ns  (logic 0.456ns (20.711%)  route 1.746ns (79.289%))
  Logic Levels:           1  (FDPE=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDPE                         0.000     0.000 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X53Y83         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=88, routed)          1.746     2.202    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rstdiv0_sync_r1_reg_rep
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X1Y1     PHY_CONTROL                  0.000     5.000    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -2.202    
  -------------------------------------------------------------------
                         slack                                  2.798    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       16.829ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.829ns  (required time - arrival time)
  Source:                 sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.513ns  (logic 0.518ns (34.226%)  route 0.995ns (65.774%))
  Logic Levels:           0  
  Clock Path Skew:        -1.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.809     1.809    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.609     1.611    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X34Y122        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y122        FDRE (Prop_fdre_C_Q)         0.518     2.129 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/Q
                         net (fo=1, routed)           0.995     3.124    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[4]
    SLICE_X44Y114        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X44Y114        FDRE (Setup_fdre_C_D)       -0.047    19.953    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -3.124    
  -------------------------------------------------------------------
                         slack                                 16.829    

Slack (MET) :             16.843ns  (required time - arrival time)
  Source:                 sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.527ns  (logic 0.518ns (33.915%)  route 1.009ns (66.085%))
  Logic Levels:           0  
  Clock Path Skew:        -1.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.809     1.809    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.612     1.614    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X34Y121        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        FDRE (Prop_fdre_C_Q)         0.518     2.132 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           1.009     3.141    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X46Y112        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X46Y112        FDRE (Setup_fdre_C_D)       -0.016    19.984    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         19.984    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                 16.843    

Slack (MET) :             16.904ns  (required time - arrival time)
  Source:                 sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.435ns  (logic 0.518ns (36.102%)  route 0.917ns (63.898%))
  Logic Levels:           0  
  Clock Path Skew:        -1.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.809     1.809    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.612     1.614    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X34Y121        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        FDRE (Prop_fdre_C_Q)         0.518     2.132 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)           0.917     3.049    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X47Y113        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X47Y113        FDRE (Setup_fdre_C_D)       -0.047    19.953    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -3.049    
  -------------------------------------------------------------------
                         slack                                 16.904    

Slack (MET) :             16.944ns  (required time - arrival time)
  Source:                 sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.395ns  (logic 0.518ns (37.144%)  route 0.877ns (62.856%))
  Logic Levels:           0  
  Clock Path Skew:        -1.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.809     1.809    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.612     1.614    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X34Y121        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        FDRE (Prop_fdre_C_Q)         0.518     2.132 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/Q
                         net (fo=1, routed)           0.877     3.009    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[5]
    SLICE_X48Y114        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X48Y114        FDRE (Setup_fdre_C_D)       -0.047    19.953    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -3.009    
  -------------------------------------------------------------------
                         slack                                 16.944    

Slack (MET) :             16.957ns  (required time - arrival time)
  Source:                 sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.385ns  (logic 0.518ns (37.388%)  route 0.867ns (62.612%))
  Logic Levels:           0  
  Clock Path Skew:        -1.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.809     1.809    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.609     1.611    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X34Y122        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y122        FDRE (Prop_fdre_C_Q)         0.518     2.129 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/Q
                         net (fo=1, routed)           0.867     2.996    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[1]
    SLICE_X45Y112        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X45Y112        FDRE (Setup_fdre_C_D)       -0.047    19.953    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -2.996    
  -------------------------------------------------------------------
                         slack                                 16.957    

Slack (MET) :             16.957ns  (required time - arrival time)
  Source:                 sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.382ns  (logic 0.456ns (33.003%)  route 0.926ns (66.997%))
  Logic Levels:           0  
  Clock Path Skew:        -1.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.809     1.809    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.612     1.614    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X35Y121        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y121        FDRE (Prop_fdre_C_Q)         0.456     2.070 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/Q
                         net (fo=1, routed)           0.926     2.996    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[2]
    SLICE_X44Y112        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X44Y112        FDRE (Setup_fdre_C_D)       -0.047    19.953    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -2.996    
  -------------------------------------------------------------------
                         slack                                 16.957    

Slack (MET) :             16.965ns  (required time - arrival time)
  Source:                 sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.374ns  (logic 0.518ns (37.710%)  route 0.856ns (62.290%))
  Logic Levels:           0  
  Clock Path Skew:        -1.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.809     1.809    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.612     1.614    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X34Y121        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        FDRE (Prop_fdre_C_Q)         0.518     2.132 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/Q
                         net (fo=1, routed)           0.856     2.988    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[7]
    SLICE_X47Y115        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X47Y115        FDRE (Setup_fdre_C_D)       -0.047    19.953    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -2.988    
  -------------------------------------------------------------------
                         slack                                 16.965    

Slack (MET) :             17.025ns  (required time - arrival time)
  Source:                 sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.314ns  (logic 0.456ns (34.695%)  route 0.858ns (65.305%))
  Logic Levels:           0  
  Clock Path Skew:        -1.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.809     1.809    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.612     1.614    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X35Y121        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y121        FDRE (Prop_fdre_C_Q)         0.456     2.070 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/Q
                         net (fo=1, routed)           0.858     2.928    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[3]
    SLICE_X43Y114        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X43Y114        FDRE (Setup_fdre_C_D)       -0.047    19.953    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -2.928    
  -------------------------------------------------------------------
                         slack                                 17.025    

Slack (MET) :             17.043ns  (required time - arrival time)
  Source:                 sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.327ns  (logic 0.456ns (34.355%)  route 0.871ns (65.645%))
  Logic Levels:           0  
  Clock Path Skew:        -1.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.809     1.809    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.612     1.614    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X35Y121        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y121        FDRE (Prop_fdre_C_Q)         0.456     2.070 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/Q
                         net (fo=1, routed)           0.871     2.941    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[0]
    SLICE_X46Y114        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X46Y114        FDRE (Setup_fdre_C_D)       -0.016    19.984    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         19.984    
                         arrival time                          -2.941    
  -------------------------------------------------------------------
                         slack                                 17.043    

Slack (MET) :             17.063ns  (required time - arrival time)
  Source:                 sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.306ns  (logic 0.456ns (34.914%)  route 0.850ns (65.086%))
  Logic Levels:           0  
  Clock Path Skew:        -1.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=1583, routed)        1.809     1.809    sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.613     1.615    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y121        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y121        FDRE (Prop_fdre_C_Q)         0.456     2.071 r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           0.850     2.921    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X46Y116        FDRE                                         r  sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X46Y116        FDRE (Setup_fdre_C_D)       -0.016    19.984    sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         19.984    
                         arrival time                          -2.921    
  -------------------------------------------------------------------
                         slack                                 17.063    





