\hypertarget{union__hw__rcm__srs1}{}\section{\+\_\+hw\+\_\+rcm\+\_\+srs1 Union Reference}
\label{union__hw__rcm__srs1}\index{\+\_\+hw\+\_\+rcm\+\_\+srs1@{\+\_\+hw\+\_\+rcm\+\_\+srs1}}


H\+W\+\_\+\+R\+C\+M\+\_\+\+S\+R\+S1 -\/ System Reset Status Register 1 (RO)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+rcm.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__rcm__srs1_1_1__hw__rcm__srs1__bitfields}{\+\_\+hw\+\_\+rcm\+\_\+srs1\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__rcm__srs1_aec64e7260e9868981e264f6193cd6cb3}{}\label{union__hw__rcm__srs1_aec64e7260e9868981e264f6193cd6cb3}

\item 
struct \hyperlink{struct__hw__rcm__srs1_1_1__hw__rcm__srs1__bitfields}{\+\_\+hw\+\_\+rcm\+\_\+srs1\+::\+\_\+hw\+\_\+rcm\+\_\+srs1\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__rcm__srs1_ac5ac3ac9408c7cddae06ef4ca7a4d7bd}{}\label{union__hw__rcm__srs1_ac5ac3ac9408c7cddae06ef4ca7a4d7bd}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+R\+C\+M\+\_\+\+S\+R\+S1 -\/ System Reset Status Register 1 (RO) 

Reset value\+: 0x00U

This register includes read-\/only status flags to indicate the source of the most recent reset. The reset state of these bits depends on what caused the M\+CU to reset. The reset value of this register depends on the reset source\+: P\+OR (including L\+VD) -\/ 0x00 L\+VD (without P\+OR) -\/ 0x00 V\+L\+LS mode wakeup -\/ 0x00 Other reset -\/ a bit is set if its corresponding reset source caused the reset 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+rcm.\+h\end{DoxyCompactItemize}
