/*
 *	Author: Shrikant Tipartiwar (Embedded_Siri)
 *
 */

#ifndef INC_STM32F407_H_
#define INC_STM32F407_H_

/*
 * Base addresses of Flash and SRAM
*/

#define FLASH_BASEADDR				0x08000000U
#define SRAM1_BASEADDR				0x20000000U
#define SRAM2_BASEADDR				0x20001C00U
#define ROM_BASEADDR				0x1FFF0000U
#define SRAM						SRAM1_BASEADDR


/*
 * AHB and APB Peripheral base addresses
 */

#define APB1_BASEADDR				0x40000000U
#define APB2_BASEADDR				0x40010000U
#define AHB1_BASEADDR				0x40020000U
#define AHB2_BASEADDR				0x50000000U

/*
 * Base addresses of Peripherals which are on AHB1 Bus
 */

#define GPIOA_BASEADDR				(AHB1_BASEADDR + 0x0000U)
#define GPIOB_BASEADDR				(AHB1_BASEADDR + 0x0400U)
#define GPIOC_BASEADDR				(AHB1_BASEADDR + 0x0800U)
#define GPIOD_BASEADDR				(AHB1_BASEADDR + 0x0C00U)
#define GPIOE_BASEADDR				(AHB1_BASEADDR + 0x1000U)
#define GPIOF_BASEADDR				(AHB1_BASEADDR + 0x1400U)
#define GPIOG_BASEADDR				(AHB1_BASEADDR + 0x1800U)
#define GPIOH_BASEADDR				(AHB1_BASEADDR + 0x1C00U)
#define GPIOI_BASEADDR				(AHB1_BASEADDR + 0x2000U)






















#endif /* INC_STM32F407_H_ */
