/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [7:0] _03_;
  reg [7:0] _04_;
  wire [4:0] _05_;
  wire [8:0] _06_;
  wire [4:0] celloutsig_0_0z;
  wire [13:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_16z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [10:0] celloutsig_0_20z;
  wire celloutsig_0_25z;
  wire [9:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_36z;
  wire [6:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(celloutsig_1_4z & celloutsig_1_4z);
  assign celloutsig_1_8z = ~(celloutsig_1_1z & celloutsig_1_5z);
  assign celloutsig_1_14z = ~(celloutsig_1_10z & celloutsig_1_10z);
  assign celloutsig_0_9z = ~(celloutsig_0_1z & celloutsig_0_0z[4]);
  assign celloutsig_1_2z = in_data[105] | ~(celloutsig_1_0z[1]);
  assign celloutsig_1_9z = celloutsig_1_2z | ~(celloutsig_1_2z);
  assign celloutsig_1_12z = celloutsig_1_7z[4] | ~(celloutsig_1_5z);
  assign celloutsig_0_6z = _00_ | ~(_01_);
  assign celloutsig_0_13z = celloutsig_0_10z[6] | ~(celloutsig_0_7z);
  assign celloutsig_0_1z = in_data[73] | ~(celloutsig_0_0z[0]);
  assign celloutsig_0_29z = celloutsig_0_3z | celloutsig_0_8z;
  assign celloutsig_0_8z = celloutsig_0_2z[2] | celloutsig_0_7z;
  assign celloutsig_0_25z = _02_ | celloutsig_0_13z;
  reg [4:0] _20_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _20_ <= 5'h00;
    else _20_ <= in_data[36:32];
  assign { _01_, _05_[3:2], _00_, _05_[0] } = _20_;
  reg [8:0] _21_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _21_ <= 9'h000;
    else _21_ <= { celloutsig_0_10z[9:8], _01_, _05_[3:2], _00_, _05_[0], celloutsig_0_5z, celloutsig_0_12z };
  assign { _06_[8:4], _02_, _06_[2:0] } = _21_;
  reg [4:0] _22_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _22_ <= 5'h00;
    else _22_ <= { celloutsig_0_10z[9:6], celloutsig_0_6z };
  assign _03_[5:1] = _22_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 8'h00;
    else _04_ <= { celloutsig_0_16z[1:0], _03_[5:1], celloutsig_0_12z };
  assign celloutsig_1_18z = { celloutsig_1_5z, celloutsig_1_17z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_3z } & { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_13z };
  assign celloutsig_0_18z = { _06_[0], celloutsig_0_1z, celloutsig_0_0z } & { in_data[3:0], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_27z = { celloutsig_0_0z[2:1], celloutsig_0_8z, celloutsig_0_18z } & { celloutsig_0_16z, celloutsig_0_18z };
  assign celloutsig_0_37z = celloutsig_0_20z[7:1] / { 1'h1, celloutsig_0_27z[1], celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_29z, celloutsig_0_25z, celloutsig_0_19z };
  assign celloutsig_0_10z = { celloutsig_0_0z[4:1], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_3z, _01_, _05_[3:2], _00_, _05_[0], celloutsig_0_8z, celloutsig_0_1z } / { 1'h1, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z, _01_, _05_[3:2], _00_, _05_[0], celloutsig_0_5z };
  assign celloutsig_1_1z = in_data[145:121] <= in_data[175:151];
  assign celloutsig_0_7z = { in_data[93:68], celloutsig_0_2z, celloutsig_0_0z } <= { in_data[46:20], _01_, _05_[3:2], _00_, _05_[0], celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_12z = { celloutsig_0_10z[13], celloutsig_0_0z } <= { _01_, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_1_17z = ! { celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_1z };
  assign celloutsig_1_19z = ! { celloutsig_1_0z[0], celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_3z };
  assign celloutsig_0_3z = { in_data[93:88], celloutsig_0_2z, celloutsig_0_0z } < in_data[60:47];
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } < { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_1z } < { in_data[136:133], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_1_13z = { celloutsig_1_7z[1], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_11z } < { celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_11z };
  assign celloutsig_1_15z = { celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_2z } < { celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_10z };
  assign celloutsig_0_5z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z } < { celloutsig_0_2z[0], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_19z = { _03_[2], celloutsig_0_18z } < { celloutsig_0_14z[3:2], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_11z = celloutsig_0_1z & ~(celloutsig_0_2z[1]);
  assign celloutsig_0_0z = in_data[7] ? in_data[25:21] : in_data[89:85];
  assign celloutsig_1_0z = in_data[124] ? in_data[187:185] : in_data[185:183];
  assign celloutsig_0_14z = in_data[46] ? celloutsig_0_0z[4:1] : celloutsig_0_10z[4:1];
  assign celloutsig_0_20z = celloutsig_0_7z ? { _03_[2], _06_[8:4], _02_, _06_[2:0], celloutsig_0_3z } : { _06_[5:4], _02_, _06_[2:0], celloutsig_0_11z, celloutsig_0_14z };
  assign celloutsig_0_2z = celloutsig_0_1z ? in_data[51:49] : in_data[77:75];
  assign celloutsig_0_36z = _06_[2:0] | { _04_[2], celloutsig_0_13z, celloutsig_0_3z };
  assign celloutsig_1_6z = { in_data[119:113], celloutsig_1_0z } | { in_data[185:180], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_7z = { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z } | { celloutsig_1_6z[3:0], celloutsig_1_3z };
  assign celloutsig_1_4z = | { celloutsig_1_0z, in_data[119] };
  assign celloutsig_1_11z = | { celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_6z[8:1], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_16z = celloutsig_0_10z[4:2] >> { in_data[73:72], celloutsig_0_11z };
  assign { _03_[7:6], _03_[0] } = { celloutsig_0_16z[1:0], celloutsig_0_12z };
  assign { _05_[4], _05_[1] } = { _01_, _00_ };
  assign _06_[3] = _02_;
  assign { out_data[134:128], out_data[96], out_data[34:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
