$date
	Tue Aug 05 21:42:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var wire 1 ! LED $end
$var parameter 32 " cycle $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$upscope $end
$scope module top $end
$scope module dut_HL $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var parameter 32 % length $end
$var reg 1 ! LED $end
$var reg 28 & counter [27:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 %
b1010 "
$end
#0
$dumpvars
bx &
x$
0#
x!
$end
#5
1!
b0 &
1$
1#
#10
0$
0#
#15
b1 &
1#
#20
0#
#25
b10 &
1#
#30
0#
#35
b11 &
1#
#40
0#
#45
b100 &
1#
#50
0#
#55
b101 &
1#
#60
0#
#65
b110 &
1#
#70
0#
#75
b111 &
1#
#80
0#
#85
b1000 &
1#
#90
0#
#95
b1001 &
1#
#100
0#
#105
b1010 &
1#
#110
0#
#115
0!
1#
#120
0#
#125
1#
#130
0#
#135
1#
#140
0#
#145
1#
#150
0#
#155
1#
#160
0#
#165
1#
#170
0#
#175
1#
#180
0#
#185
1#
#190
0#
#195
1#
#200
0#
#205
1#
#210
0#
#215
1!
b0 &
1$
1#
#220
0$
0#
#225
1$
1#
#230
0#
#235
0$
1#
#240
0#
#245
b1 &
1#
#250
0#
#255
b10 &
1#
#260
0#
#265
b0 &
1$
1#
#270
0#
#275
1#
#280
0#
#285
b1 &
0$
1#
#290
0#
#295
b10 &
1#
#300
0#
#305
b0 &
1$
1#
#310
0#
#315
1#
#320
0#
#325
1#
#330
0#
#335
1#
#340
0#
#345
1#
#350
0#
#355
1#
#360
0#
#365
1#
#370
0#
#375
0$
1#
#380
0#
#385
b1 &
1#
#390
0#
#395
b10 &
1#
#400
0#
#405
b0 &
1$
1#
#410
0#
#415
0$
1#
#420
0#
#425
b1 &
1#
#430
0#
#435
b10 &
1$
1#
#440
0#
#445
b0 &
1#
#450
0#
#455
0$
1#
#460
0#
#465
b1 &
1#
#470
0#
#475
b10 &
1#
#480
0#
#485
b0 &
1$
1#
#490
0#
#495
0$
1#
#500
0#
#505
b1 &
1#
#510
0#
#515
b10 &
1#
#520
0#
#525
b11 &
1#
#530
0#
#535
b100 &
1$
1#
#540
0#
#545
b101 &
0$
1#
#550
0#
#555
b110 &
1$
1#
#560
0#
#565
b0 &
1#
#570
0#
#575
0$
1#
#580
0#
#585
b1 &
1#
#590
0#
#595
b10 &
1#
#600
0#
#605
b11 &
1#
#610
0#
#615
b100 &
1#
