# full_adder_using_half_adder.v
Verilog HDL implementation of a Full Adder using two Half Adders, designed and simulated using Xilinx Vivado.
