-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity convex_hull_accel is
generic (
    C_M_AXI_GMEM0_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM0_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM0_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM1_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM1_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_S_AXI_CONTROL_R_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_R_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM0_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM0_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM0_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM1_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM1_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM1_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_gmem0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem0_AWREADY : IN STD_LOGIC;
    m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ADDR_WIDTH-1 downto 0);
    m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem0_WVALID : OUT STD_LOGIC;
    m_axi_gmem0_WREADY : IN STD_LOGIC;
    m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH-1 downto 0);
    m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem0_WLAST : OUT STD_LOGIC;
    m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_WUSER_WIDTH-1 downto 0);
    m_axi_gmem0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem0_ARREADY : IN STD_LOGIC;
    m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ADDR_WIDTH-1 downto 0);
    m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem0_RVALID : IN STD_LOGIC;
    m_axi_gmem0_RREADY : OUT STD_LOGIC;
    m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH-1 downto 0);
    m_axi_gmem0_RLAST : IN STD_LOGIC;
    m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_RUSER_WIDTH-1 downto 0);
    m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BVALID : IN STD_LOGIC;
    m_axi_gmem0_BREADY : OUT STD_LOGIC;
    m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_BUSER_WIDTH-1 downto 0);
    m_axi_gmem1_AWVALID : OUT STD_LOGIC;
    m_axi_gmem1_AWREADY : IN STD_LOGIC;
    m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ADDR_WIDTH-1 downto 0);
    m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem1_WVALID : OUT STD_LOGIC;
    m_axi_gmem1_WREADY : IN STD_LOGIC;
    m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH-1 downto 0);
    m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem1_WLAST : OUT STD_LOGIC;
    m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_WUSER_WIDTH-1 downto 0);
    m_axi_gmem1_ARVALID : OUT STD_LOGIC;
    m_axi_gmem1_ARREADY : IN STD_LOGIC;
    m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ADDR_WIDTH-1 downto 0);
    m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem1_RVALID : IN STD_LOGIC;
    m_axi_gmem1_RREADY : OUT STD_LOGIC;
    m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH-1 downto 0);
    m_axi_gmem1_RLAST : IN STD_LOGIC;
    m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_RUSER_WIDTH-1 downto 0);
    m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BVALID : IN STD_LOGIC;
    m_axi_gmem1_BREADY : OUT STD_LOGIC;
    m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC;
    s_axi_control_r_AWVALID : IN STD_LOGIC;
    s_axi_control_r_AWREADY : OUT STD_LOGIC;
    s_axi_control_r_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_ADDR_WIDTH-1 downto 0);
    s_axi_control_r_WVALID : IN STD_LOGIC;
    s_axi_control_r_WREADY : OUT STD_LOGIC;
    s_axi_control_r_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_DATA_WIDTH-1 downto 0);
    s_axi_control_r_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_DATA_WIDTH/8-1 downto 0);
    s_axi_control_r_ARVALID : IN STD_LOGIC;
    s_axi_control_r_ARREADY : OUT STD_LOGIC;
    s_axi_control_r_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_ADDR_WIDTH-1 downto 0);
    s_axi_control_r_RVALID : OUT STD_LOGIC;
    s_axi_control_r_RREADY : IN STD_LOGIC;
    s_axi_control_r_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_DATA_WIDTH-1 downto 0);
    s_axi_control_r_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_r_BVALID : OUT STD_LOGIC;
    s_axi_control_r_BREADY : IN STD_LOGIC;
    s_axi_control_r_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of convex_hull_accel is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "convex_hull_accel_convex_hull_accel,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.412600,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=20643,HLS_SYN_LUT=39137,HLS_VERSION=2023_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (50 downto 0) := "000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (50 downto 0) := "000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (50 downto 0) := "000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (50 downto 0) := "000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (50 downto 0) := "000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (50 downto 0) := "000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (50 downto 0) := "000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (50 downto 0) := "000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (50 downto 0) := "000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (50 downto 0) := "001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (50 downto 0) := "010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (50 downto 0) := "100000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant C_M_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv31_7FFFFFFF : STD_LOGIC_VECTOR (30 downto 0) := "1111111111111111111111111111111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv31_7FFFFFFE : STD_LOGIC_VECTOR (30 downto 0) := "1111111111111111111111111111110";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal in_data : STD_LOGIC_VECTOR (63 downto 0);
    signal out_data : STD_LOGIC_VECTOR (63 downto 0);
    signal rows : STD_LOGIC_VECTOR (31 downto 0);
    signal cols : STD_LOGIC_VECTOR (31 downto 0);
    signal hull_size : STD_LOGIC_VECTOR (31 downto 0);
    signal hull_size_ap_vld : STD_LOGIC;
    signal gmem0_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal gmem1_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal gmem1_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal icmp_ln60_reg_1234 : STD_LOGIC_VECTOR (0 downto 0);
    signal cols_read_reg_1134 : STD_LOGIC_VECTOR (31 downto 0);
    signal rows_read_reg_1139 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_data_read_reg_1144 : STD_LOGIC_VECTOR (63 downto 0);
    signal in_data_read_reg_1151 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_fu_781_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_reg_1175 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_32_fu_785_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_32_reg_1181 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln34_fu_797_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln34_reg_1201 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln34_cast_fu_809_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln34_cast_reg_1211 : STD_LOGIC_VECTOR (31 downto 0);
    signal bound_fu_819_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal bound_reg_1218 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal trunc_ln47_fu_828_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln47_reg_1228 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal icmp_ln60_fu_832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln85_fu_850_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln85_reg_1252 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln85_2_fu_876_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln85_2_reg_1263 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal trunc_ln85_fu_882_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln85_reg_1268 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln85_fu_908_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal key_x_fu_911_p11 : STD_LOGIC_VECTOR (31 downto 0);
    signal key_x_reg_1319 : STD_LOGIC_VECTOR (31 downto 0);
    signal key_y_fu_934_p11 : STD_LOGIC_VECTOR (31 downto 0);
    signal key_y_reg_1329 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln89_fu_975_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln89_reg_1341 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal trunc_ln90_fu_983_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln90_reg_1373 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal tmp_fu_987_p11 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_reg_1378 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln90_1_fu_1011_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln90_1_reg_1388 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal add_ln89_fu_1015_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln89_reg_1394 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln90_fu_1021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_reg_1399 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_2_fu_1029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_2_reg_1426 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal pts_y_addr_3_gep_fu_458_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal pts_y_1_addr_3_gep_fu_464_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal pts_y_2_addr_3_gep_fu_470_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal pts_y_3_addr_3_gep_fu_476_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln8_reg_1450 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln93_fu_1054_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal t_fu_1111_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal t_reg_1466 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal add_ln118_fu_1118_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln118_reg_1471 : STD_LOGIC_VECTOR (30 downto 0);
    signal hs_fu_1127_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal hs_reg_1476 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal pts_x_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pts_x_ce0 : STD_LOGIC;
    signal pts_x_we0 : STD_LOGIC;
    signal pts_x_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pts_x_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pts_x_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pts_x_1_ce0 : STD_LOGIC;
    signal pts_x_1_we0 : STD_LOGIC;
    signal pts_x_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pts_x_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pts_x_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pts_x_2_ce0 : STD_LOGIC;
    signal pts_x_2_we0 : STD_LOGIC;
    signal pts_x_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pts_x_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pts_x_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pts_x_3_ce0 : STD_LOGIC;
    signal pts_x_3_we0 : STD_LOGIC;
    signal pts_x_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pts_x_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pts_y_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pts_y_ce0 : STD_LOGIC;
    signal pts_y_we0 : STD_LOGIC;
    signal pts_y_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pts_y_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pts_y_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pts_y_1_ce0 : STD_LOGIC;
    signal pts_y_1_we0 : STD_LOGIC;
    signal pts_y_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pts_y_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pts_y_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pts_y_2_ce0 : STD_LOGIC;
    signal pts_y_2_we0 : STD_LOGIC;
    signal pts_y_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pts_y_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pts_y_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pts_y_3_ce0 : STD_LOGIC;
    signal pts_y_3_we0 : STD_LOGIC;
    signal pts_y_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pts_y_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal hull_x_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal hull_x_ce0 : STD_LOGIC;
    signal hull_x_we0 : STD_LOGIC;
    signal hull_x_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal hull_x_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal hull_x_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal hull_x_1_ce0 : STD_LOGIC;
    signal hull_x_1_we0 : STD_LOGIC;
    signal hull_x_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal hull_x_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal hull_x_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal hull_x_2_ce0 : STD_LOGIC;
    signal hull_x_2_we0 : STD_LOGIC;
    signal hull_x_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal hull_x_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal hull_x_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal hull_x_3_ce0 : STD_LOGIC;
    signal hull_x_3_we0 : STD_LOGIC;
    signal hull_x_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal hull_x_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal hull_y_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal hull_y_ce0 : STD_LOGIC;
    signal hull_y_we0 : STD_LOGIC;
    signal hull_y_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal hull_y_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal hull_y_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal hull_y_1_ce0 : STD_LOGIC;
    signal hull_y_1_we0 : STD_LOGIC;
    signal hull_y_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal hull_y_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal hull_y_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal hull_y_2_ce0 : STD_LOGIC;
    signal hull_y_2_we0 : STD_LOGIC;
    signal hull_y_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal hull_y_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal hull_y_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal hull_y_3_ce0 : STD_LOGIC;
    signal hull_y_3_we0 : STD_LOGIC;
    signal hull_y_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal hull_y_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_start : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_done : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_idle : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_ready : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWVALID : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_WVALID : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_WDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_WSTRB : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_WLAST : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARVALID : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_RREADY : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_BREADY : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_in_img_data_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_in_img_data_write : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_start : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_done : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_idle : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_ready : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_in_img_data_read : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_3_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_3_we0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_2_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_2_we0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_1_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_1_we0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_we0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_3_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_3_we0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_2_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_2_we0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_1_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_1_we0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_we0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_count_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_count_out_ap_vld : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_start : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_done : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_idle : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_ready : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_we0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_1_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_1_we0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_2_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_2_we0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_3_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_3_we0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_we0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_1_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_1_we0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_2_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_2_we0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_3_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_3_we0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_1_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_2_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_3_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_1_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_2_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_3_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_k_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_k_out_ap_vld : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din5 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din6 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_ce : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_start : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_done : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_idle : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_ready : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_we0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_1_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_1_we0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_2_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_2_we0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_3_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_3_we0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_we0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_1_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_1_we0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_2_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_2_we0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_3_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_3_we0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_1_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_2_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_3_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_1_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_2_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_3_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_k_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_k_1_out_ap_vld : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din5 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din6 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_ce : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_start : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_done : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_idle : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_ready : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_out_img_data_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_out_img_data_write : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_start : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_done : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_idle : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_ready : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_out_img_data_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_out_img_data_write : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_1_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_2_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_3_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_1_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_2_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_3_ce0 : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_start : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_done : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_idle : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_ready : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_out_img_data_read : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWVALID : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_WVALID : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_WDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_WSTRB : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_WLAST : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARVALID : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_RREADY : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_BREADY : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_start : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_done : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_idle : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_ready : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_out_img_data_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_out_img_data_write : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_start : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_done : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_idle : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_ready : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_out_img_data_read : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWVALID : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_WVALID : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_WDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_WSTRB : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_WLAST : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARVALID : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_RREADY : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_BREADY : STD_LOGIC;
    signal grp_cross_r_fu_1481_a_x_val : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cross_r_fu_1481_a_y_val : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cross_r_fu_1481_b_x_val : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cross_r_fu_1481_b_y_val : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cross_r_fu_1481_c_x_val : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cross_r_fu_1481_c_y_val : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cross_r_fu_1481_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cross_r_fu_1481_ap_ce : STD_LOGIC;
    signal gmem0_AWREADY : STD_LOGIC;
    signal gmem0_WREADY : STD_LOGIC;
    signal gmem0_ARVALID : STD_LOGIC;
    signal gmem0_ARREADY : STD_LOGIC;
    signal gmem0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem0_RVALID : STD_LOGIC;
    signal gmem0_RREADY : STD_LOGIC;
    signal gmem0_RDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal gmem0_RFIFONUM : STD_LOGIC_VECTOR (10 downto 0);
    signal gmem0_BVALID : STD_LOGIC;
    signal gmem1_AWVALID : STD_LOGIC;
    signal gmem1_AWREADY : STD_LOGIC;
    signal gmem1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem1_WVALID : STD_LOGIC;
    signal gmem1_WREADY : STD_LOGIC;
    signal gmem1_WDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal gmem1_WSTRB : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem1_ARREADY : STD_LOGIC;
    signal gmem1_RVALID : STD_LOGIC;
    signal gmem1_RDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal gmem1_RFIFONUM : STD_LOGIC_VECTOR (10 downto 0);
    signal gmem1_BVALID : STD_LOGIC;
    signal gmem1_BREADY : STD_LOGIC;
    signal j_reg_598 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_0_lcssa_ph_reg_608 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_128_fu_957_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_1_fu_1025_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal in_img_data_full_n : STD_LOGIC;
    signal in_img_data_write : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal in_img_data_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal in_img_data_empty_n : STD_LOGIC;
    signal in_img_data_read : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln85_1_fu_871_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal k_loc_fu_166 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal k_1_loc_fu_162 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal out_img_data_din : STD_LOGIC_VECTOR (7 downto 0);
    signal out_img_data_full_n : STD_LOGIC;
    signal out_img_data_write : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal out_img_data_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal out_img_data_empty_n : STD_LOGIC;
    signal out_img_data_read : STD_LOGIC;
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal zext_ln85_1_fu_896_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln92_fu_1043_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln95_fu_1080_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_block_state41 : BOOLEAN;
    signal indvars_iv189_fu_246 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal i_fu_250 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal add_ln85_1_fu_1092_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln95_fu_1060_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_741_p11 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_741_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln34_fu_797_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln34_fu_797_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal bound_fu_819_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bound_fu_819_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln85_fu_838_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln85_fu_844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln1_fu_886_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal key_x_fu_911_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal key_y_fu_934_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln3_fu_965_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_987_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_987_p10 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln95_fu_1064_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal lshr_ln6_fu_1070_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (50 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal bound_fu_819_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal bound_fu_819_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_741_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_741_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_741_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_741_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal key_x_fu_911_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal key_x_fu_911_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal key_x_fu_911_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal key_x_fu_911_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal key_y_fu_934_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal key_y_fu_934_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal key_y_fu_934_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal key_y_fu_934_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_987_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_987_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_987_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_987_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RFIFONUM : IN STD_LOGIC_VECTOR (10 downto 0);
        m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        in_img_data_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_img_data_full_n : IN STD_LOGIC;
        in_img_data_write : OUT STD_LOGIC;
        bound : IN STD_LOGIC_VECTOR (15 downto 0);
        in_data : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_img_data_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        in_img_data_empty_n : IN STD_LOGIC;
        in_img_data_read : OUT STD_LOGIC;
        bound : IN STD_LOGIC_VECTOR (15 downto 0);
        empty : IN STD_LOGIC_VECTOR (7 downto 0);
        pts_y_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pts_y_3_ce0 : OUT STD_LOGIC;
        pts_y_3_we0 : OUT STD_LOGIC;
        pts_y_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pts_y_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pts_y_2_ce0 : OUT STD_LOGIC;
        pts_y_2_we0 : OUT STD_LOGIC;
        pts_y_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pts_y_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pts_y_1_ce0 : OUT STD_LOGIC;
        pts_y_1_we0 : OUT STD_LOGIC;
        pts_y_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pts_y_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pts_y_ce0 : OUT STD_LOGIC;
        pts_y_we0 : OUT STD_LOGIC;
        pts_y_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pts_x_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pts_x_3_ce0 : OUT STD_LOGIC;
        pts_x_3_we0 : OUT STD_LOGIC;
        pts_x_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pts_x_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pts_x_2_ce0 : OUT STD_LOGIC;
        pts_x_2_we0 : OUT STD_LOGIC;
        pts_x_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pts_x_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pts_x_1_ce0 : OUT STD_LOGIC;
        pts_x_1_we0 : OUT STD_LOGIC;
        pts_x_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pts_x_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pts_x_ce0 : OUT STD_LOGIC;
        pts_x_we0 : OUT STD_LOGIC;
        pts_x_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        count_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        count_out_ap_vld : OUT STD_LOGIC );
    end component;


    component convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_104_11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        empty : IN STD_LOGIC_VECTOR (30 downto 0);
        hull_x_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        hull_x_ce0 : OUT STD_LOGIC;
        hull_x_we0 : OUT STD_LOGIC;
        hull_x_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        hull_x_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        hull_x_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        hull_x_1_ce0 : OUT STD_LOGIC;
        hull_x_1_we0 : OUT STD_LOGIC;
        hull_x_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        hull_x_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        hull_x_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        hull_x_2_ce0 : OUT STD_LOGIC;
        hull_x_2_we0 : OUT STD_LOGIC;
        hull_x_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        hull_x_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        hull_x_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        hull_x_3_ce0 : OUT STD_LOGIC;
        hull_x_3_we0 : OUT STD_LOGIC;
        hull_x_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        hull_x_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        hull_y_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        hull_y_ce0 : OUT STD_LOGIC;
        hull_y_we0 : OUT STD_LOGIC;
        hull_y_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        hull_y_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        hull_y_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        hull_y_1_ce0 : OUT STD_LOGIC;
        hull_y_1_we0 : OUT STD_LOGIC;
        hull_y_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        hull_y_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        hull_y_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        hull_y_2_ce0 : OUT STD_LOGIC;
        hull_y_2_we0 : OUT STD_LOGIC;
        hull_y_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        hull_y_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        hull_y_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        hull_y_3_ce0 : OUT STD_LOGIC;
        hull_y_3_we0 : OUT STD_LOGIC;
        hull_y_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        hull_y_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pts_x_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pts_x_ce0 : OUT STD_LOGIC;
        pts_x_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pts_x_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pts_x_1_ce0 : OUT STD_LOGIC;
        pts_x_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pts_x_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pts_x_2_ce0 : OUT STD_LOGIC;
        pts_x_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pts_x_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pts_x_3_ce0 : OUT STD_LOGIC;
        pts_x_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pts_y_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pts_y_ce0 : OUT STD_LOGIC;
        pts_y_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pts_y_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pts_y_1_ce0 : OUT STD_LOGIC;
        pts_y_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pts_y_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pts_y_2_ce0 : OUT STD_LOGIC;
        pts_y_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pts_y_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pts_y_3_ce0 : OUT STD_LOGIC;
        pts_y_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        k_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        k_out_ap_vld : OUT STD_LOGIC;
        grp_cross_r_fu_1481_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_cross_r_fu_1481_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_cross_r_fu_1481_p_din3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_cross_r_fu_1481_p_din4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_cross_r_fu_1481_p_din5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_cross_r_fu_1481_p_din6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_cross_r_fu_1481_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_cross_r_fu_1481_p_ce : OUT STD_LOGIC );
    end component;


    component convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_118_13 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln118 : IN STD_LOGIC_VECTOR (30 downto 0);
        k_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        hull_x_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        hull_x_ce0 : OUT STD_LOGIC;
        hull_x_we0 : OUT STD_LOGIC;
        hull_x_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        hull_x_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        hull_x_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        hull_x_1_ce0 : OUT STD_LOGIC;
        hull_x_1_we0 : OUT STD_LOGIC;
        hull_x_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        hull_x_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        hull_x_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        hull_x_2_ce0 : OUT STD_LOGIC;
        hull_x_2_we0 : OUT STD_LOGIC;
        hull_x_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        hull_x_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        hull_x_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        hull_x_3_ce0 : OUT STD_LOGIC;
        hull_x_3_we0 : OUT STD_LOGIC;
        hull_x_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        hull_x_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        hull_y_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        hull_y_ce0 : OUT STD_LOGIC;
        hull_y_we0 : OUT STD_LOGIC;
        hull_y_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        hull_y_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        hull_y_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        hull_y_1_ce0 : OUT STD_LOGIC;
        hull_y_1_we0 : OUT STD_LOGIC;
        hull_y_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        hull_y_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        hull_y_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        hull_y_2_ce0 : OUT STD_LOGIC;
        hull_y_2_we0 : OUT STD_LOGIC;
        hull_y_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        hull_y_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        hull_y_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        hull_y_3_ce0 : OUT STD_LOGIC;
        hull_y_3_we0 : OUT STD_LOGIC;
        hull_y_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        hull_y_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pts_x_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pts_x_ce0 : OUT STD_LOGIC;
        pts_x_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pts_x_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pts_x_1_ce0 : OUT STD_LOGIC;
        pts_x_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pts_x_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pts_x_2_ce0 : OUT STD_LOGIC;
        pts_x_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pts_x_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pts_x_3_ce0 : OUT STD_LOGIC;
        pts_x_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pts_y_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pts_y_ce0 : OUT STD_LOGIC;
        pts_y_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pts_y_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pts_y_1_ce0 : OUT STD_LOGIC;
        pts_y_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pts_y_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pts_y_2_ce0 : OUT STD_LOGIC;
        pts_y_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pts_y_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pts_y_3_ce0 : OUT STD_LOGIC;
        pts_y_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        t : IN STD_LOGIC_VECTOR (31 downto 0);
        k_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        k_1_out_ap_vld : OUT STD_LOGIC;
        grp_cross_r_fu_1481_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_cross_r_fu_1481_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_cross_r_fu_1481_p_din3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_cross_r_fu_1481_p_din4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_cross_r_fu_1481_p_din5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_cross_r_fu_1481_p_din6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_cross_r_fu_1481_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_cross_r_fu_1481_p_ce : OUT STD_LOGIC );
    end component;


    component convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_img_data_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_img_data_full_n : IN STD_LOGIC;
        out_img_data_write : OUT STD_LOGIC;
        bound : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_143_17 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_img_data_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_img_data_full_n : IN STD_LOGIC;
        out_img_data_write : OUT STD_LOGIC;
        hs : IN STD_LOGIC_VECTOR (31 downto 0);
        hull_x_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        hull_x_ce0 : OUT STD_LOGIC;
        hull_x_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        hull_x_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        hull_x_1_ce0 : OUT STD_LOGIC;
        hull_x_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        hull_x_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        hull_x_2_ce0 : OUT STD_LOGIC;
        hull_x_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        hull_x_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        hull_x_3_ce0 : OUT STD_LOGIC;
        hull_x_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        hull_y_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        hull_y_ce0 : OUT STD_LOGIC;
        hull_y_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        hull_y_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        hull_y_1_ce0 : OUT STD_LOGIC;
        hull_y_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        hull_y_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        hull_y_2_ce0 : OUT STD_LOGIC;
        hull_y_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        hull_y_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        hull_y_3_ce0 : OUT STD_LOGIC;
        hull_y_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        cols : IN STD_LOGIC_VECTOR (31 downto 0);
        rows : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_img_data_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        out_img_data_empty_n : IN STD_LOGIC;
        out_img_data_read : OUT STD_LOGIC;
        m_axi_gmem1_AWVALID : OUT STD_LOGIC;
        m_axi_gmem1_AWREADY : IN STD_LOGIC;
        m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WVALID : OUT STD_LOGIC;
        m_axi_gmem1_WREADY : IN STD_LOGIC;
        m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WLAST : OUT STD_LOGIC;
        m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARVALID : OUT STD_LOGIC;
        m_axi_gmem1_ARREADY : IN STD_LOGIC;
        m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RVALID : IN STD_LOGIC;
        m_axi_gmem1_RREADY : OUT STD_LOGIC;
        m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem1_RLAST : IN STD_LOGIC;
        m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RFIFONUM : IN STD_LOGIC_VECTOR (10 downto 0);
        m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BVALID : IN STD_LOGIC;
        m_axi_gmem1_BREADY : OUT STD_LOGIC;
        m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        bound : IN STD_LOGIC_VECTOR (15 downto 0);
        out_data : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_img_data_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_img_data_full_n : IN STD_LOGIC;
        out_img_data_write : OUT STD_LOGIC;
        bound : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_img_data_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        out_img_data_empty_n : IN STD_LOGIC;
        out_img_data_read : OUT STD_LOGIC;
        m_axi_gmem1_AWVALID : OUT STD_LOGIC;
        m_axi_gmem1_AWREADY : IN STD_LOGIC;
        m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WVALID : OUT STD_LOGIC;
        m_axi_gmem1_WREADY : IN STD_LOGIC;
        m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WLAST : OUT STD_LOGIC;
        m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARVALID : OUT STD_LOGIC;
        m_axi_gmem1_ARREADY : IN STD_LOGIC;
        m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RVALID : IN STD_LOGIC;
        m_axi_gmem1_RREADY : OUT STD_LOGIC;
        m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem1_RLAST : IN STD_LOGIC;
        m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RFIFONUM : IN STD_LOGIC_VECTOR (10 downto 0);
        m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BVALID : IN STD_LOGIC;
        m_axi_gmem1_BREADY : OUT STD_LOGIC;
        m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        bound : IN STD_LOGIC_VECTOR (15 downto 0);
        out_data : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component convex_hull_accel_cross_r IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        a_x_val : IN STD_LOGIC_VECTOR (31 downto 0);
        a_y_val : IN STD_LOGIC_VECTOR (31 downto 0);
        b_x_val : IN STD_LOGIC_VECTOR (31 downto 0);
        b_y_val : IN STD_LOGIC_VECTOR (31 downto 0);
        c_x_val : IN STD_LOGIC_VECTOR (31 downto 0);
        c_y_val : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component convex_hull_accel_sparsemux_9_2_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (1 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        def : IN STD_LOGIC_VECTOR (31 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component convex_hull_accel_mul_15s_15s_15_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (14 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component convex_hull_accel_mul_8ns_8ns_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component convex_hull_accel_fifo_w8_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component convex_hull_accel_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        rows : OUT STD_LOGIC_VECTOR (31 downto 0);
        cols : OUT STD_LOGIC_VECTOR (31 downto 0);
        hull_size : IN STD_LOGIC_VECTOR (31 downto 0);
        hull_size_ap_vld : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component convex_hull_accel_control_r_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        in_data : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_data : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component convex_hull_accel_gmem0_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (10 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (0 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component convex_hull_accel_gmem1_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (10 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (0 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;



begin
    pts_x_U : component convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pts_x_address0,
        ce0 => pts_x_ce0,
        we0 => pts_x_we0,
        d0 => pts_x_d0,
        q0 => pts_x_q0);

    pts_x_1_U : component convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pts_x_1_address0,
        ce0 => pts_x_1_ce0,
        we0 => pts_x_1_we0,
        d0 => pts_x_1_d0,
        q0 => pts_x_1_q0);

    pts_x_2_U : component convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pts_x_2_address0,
        ce0 => pts_x_2_ce0,
        we0 => pts_x_2_we0,
        d0 => pts_x_2_d0,
        q0 => pts_x_2_q0);

    pts_x_3_U : component convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pts_x_3_address0,
        ce0 => pts_x_3_ce0,
        we0 => pts_x_3_we0,
        d0 => pts_x_3_d0,
        q0 => pts_x_3_q0);

    pts_y_U : component convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pts_y_address0,
        ce0 => pts_y_ce0,
        we0 => pts_y_we0,
        d0 => pts_y_d0,
        q0 => pts_y_q0);

    pts_y_1_U : component convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pts_y_1_address0,
        ce0 => pts_y_1_ce0,
        we0 => pts_y_1_we0,
        d0 => pts_y_1_d0,
        q0 => pts_y_1_q0);

    pts_y_2_U : component convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pts_y_2_address0,
        ce0 => pts_y_2_ce0,
        we0 => pts_y_2_we0,
        d0 => pts_y_2_d0,
        q0 => pts_y_2_q0);

    pts_y_3_U : component convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pts_y_3_address0,
        ce0 => pts_y_3_ce0,
        we0 => pts_y_3_we0,
        d0 => pts_y_3_d0,
        q0 => pts_y_3_q0);

    hull_x_U : component convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => hull_x_address0,
        ce0 => hull_x_ce0,
        we0 => hull_x_we0,
        d0 => hull_x_d0,
        q0 => hull_x_q0);

    hull_x_1_U : component convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => hull_x_1_address0,
        ce0 => hull_x_1_ce0,
        we0 => hull_x_1_we0,
        d0 => hull_x_1_d0,
        q0 => hull_x_1_q0);

    hull_x_2_U : component convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => hull_x_2_address0,
        ce0 => hull_x_2_ce0,
        we0 => hull_x_2_we0,
        d0 => hull_x_2_d0,
        q0 => hull_x_2_q0);

    hull_x_3_U : component convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => hull_x_3_address0,
        ce0 => hull_x_3_ce0,
        we0 => hull_x_3_we0,
        d0 => hull_x_3_d0,
        q0 => hull_x_3_q0);

    hull_y_U : component convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => hull_y_address0,
        ce0 => hull_y_ce0,
        we0 => hull_y_we0,
        d0 => hull_y_d0,
        q0 => hull_y_q0);

    hull_y_1_U : component convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => hull_y_1_address0,
        ce0 => hull_y_1_ce0,
        we0 => hull_y_1_we0,
        d0 => hull_y_1_d0,
        q0 => hull_y_1_q0);

    hull_y_2_U : component convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => hull_y_2_address0,
        ce0 => hull_y_2_ce0,
        we0 => hull_y_2_we0,
        d0 => hull_y_2_d0,
        q0 => hull_y_2_q0);

    hull_y_3_U : component convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => hull_y_3_address0,
        ce0 => hull_y_3_ce0,
        we0 => hull_y_3_we0,
        d0 => hull_y_3_d0,
        q0 => hull_y_3_q0);

    grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621 : component convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_start,
        ap_done => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_done,
        ap_idle => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_idle,
        ap_ready => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_ready,
        m_axi_gmem0_AWVALID => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY => ap_const_logic_0,
        m_axi_gmem0_AWADDR => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY => ap_const_logic_0,
        m_axi_gmem0_WDATA => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_WLAST,
        m_axi_gmem0_WID => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_WID,
        m_axi_gmem0_WUSER => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY => gmem0_ARREADY,
        m_axi_gmem0_ARADDR => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID => gmem0_RVALID,
        m_axi_gmem0_RREADY => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA => gmem0_RDATA,
        m_axi_gmem0_RLAST => ap_const_logic_0,
        m_axi_gmem0_RID => ap_const_lv1_0,
        m_axi_gmem0_RFIFONUM => gmem0_RFIFONUM,
        m_axi_gmem0_RUSER => ap_const_lv1_0,
        m_axi_gmem0_RRESP => ap_const_lv2_0,
        m_axi_gmem0_BVALID => ap_const_logic_0,
        m_axi_gmem0_BREADY => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP => ap_const_lv2_0,
        m_axi_gmem0_BID => ap_const_lv1_0,
        m_axi_gmem0_BUSER => ap_const_lv1_0,
        in_img_data_din => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_in_img_data_din,
        in_img_data_full_n => in_img_data_full_n,
        in_img_data_write => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_in_img_data_write,
        bound => bound_reg_1218,
        in_data => in_data_read_reg_1151);

    grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630 : component convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_start,
        ap_done => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_done,
        ap_idle => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_idle,
        ap_ready => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_ready,
        in_img_data_dout => in_img_data_dout,
        in_img_data_empty_n => in_img_data_empty_n,
        in_img_data_read => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_in_img_data_read,
        bound => bound_reg_1218,
        empty => empty_reg_1175,
        pts_y_3_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_3_address0,
        pts_y_3_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_3_ce0,
        pts_y_3_we0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_3_we0,
        pts_y_3_d0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_3_d0,
        pts_y_2_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_2_address0,
        pts_y_2_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_2_ce0,
        pts_y_2_we0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_2_we0,
        pts_y_2_d0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_2_d0,
        pts_y_1_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_1_address0,
        pts_y_1_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_1_ce0,
        pts_y_1_we0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_1_we0,
        pts_y_1_d0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_1_d0,
        pts_y_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_address0,
        pts_y_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_ce0,
        pts_y_we0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_we0,
        pts_y_d0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_d0,
        pts_x_3_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_3_address0,
        pts_x_3_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_3_ce0,
        pts_x_3_we0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_3_we0,
        pts_x_3_d0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_3_d0,
        pts_x_2_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_2_address0,
        pts_x_2_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_2_ce0,
        pts_x_2_we0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_2_we0,
        pts_x_2_d0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_2_d0,
        pts_x_1_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_1_address0,
        pts_x_1_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_1_ce0,
        pts_x_1_we0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_1_we0,
        pts_x_1_d0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_1_d0,
        pts_x_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_address0,
        pts_x_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_ce0,
        pts_x_we0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_we0,
        pts_x_d0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_d0,
        count_out => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_count_out,
        count_out_ap_vld => grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_count_out_ap_vld);

    grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646 : component convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_104_11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_start,
        ap_done => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_done,
        ap_idle => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_idle,
        ap_ready => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_ready,
        empty => trunc_ln47_reg_1228,
        hull_x_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_address0,
        hull_x_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_ce0,
        hull_x_we0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_we0,
        hull_x_d0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_d0,
        hull_x_q0 => hull_x_q0,
        hull_x_1_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_1_address0,
        hull_x_1_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_1_ce0,
        hull_x_1_we0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_1_we0,
        hull_x_1_d0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_1_d0,
        hull_x_1_q0 => hull_x_1_q0,
        hull_x_2_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_2_address0,
        hull_x_2_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_2_ce0,
        hull_x_2_we0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_2_we0,
        hull_x_2_d0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_2_d0,
        hull_x_2_q0 => hull_x_2_q0,
        hull_x_3_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_3_address0,
        hull_x_3_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_3_ce0,
        hull_x_3_we0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_3_we0,
        hull_x_3_d0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_3_d0,
        hull_x_3_q0 => hull_x_3_q0,
        hull_y_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_address0,
        hull_y_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_ce0,
        hull_y_we0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_we0,
        hull_y_d0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_d0,
        hull_y_q0 => hull_y_q0,
        hull_y_1_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_1_address0,
        hull_y_1_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_1_ce0,
        hull_y_1_we0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_1_we0,
        hull_y_1_d0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_1_d0,
        hull_y_1_q0 => hull_y_1_q0,
        hull_y_2_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_2_address0,
        hull_y_2_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_2_ce0,
        hull_y_2_we0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_2_we0,
        hull_y_2_d0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_2_d0,
        hull_y_2_q0 => hull_y_2_q0,
        hull_y_3_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_3_address0,
        hull_y_3_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_3_ce0,
        hull_y_3_we0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_3_we0,
        hull_y_3_d0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_3_d0,
        hull_y_3_q0 => hull_y_3_q0,
        pts_x_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_address0,
        pts_x_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_ce0,
        pts_x_q0 => pts_x_q0,
        pts_x_1_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_1_address0,
        pts_x_1_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_1_ce0,
        pts_x_1_q0 => pts_x_1_q0,
        pts_x_2_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_2_address0,
        pts_x_2_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_2_ce0,
        pts_x_2_q0 => pts_x_2_q0,
        pts_x_3_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_3_address0,
        pts_x_3_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_3_ce0,
        pts_x_3_q0 => pts_x_3_q0,
        pts_y_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_address0,
        pts_y_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_ce0,
        pts_y_q0 => pts_y_q0,
        pts_y_1_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_1_address0,
        pts_y_1_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_1_ce0,
        pts_y_1_q0 => pts_y_1_q0,
        pts_y_2_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_2_address0,
        pts_y_2_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_2_ce0,
        pts_y_2_q0 => pts_y_2_q0,
        pts_y_3_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_3_address0,
        pts_y_3_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_3_ce0,
        pts_y_3_q0 => pts_y_3_q0,
        k_out => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_k_out,
        k_out_ap_vld => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_k_out_ap_vld,
        grp_cross_r_fu_1481_p_din1 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din1,
        grp_cross_r_fu_1481_p_din2 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din2,
        grp_cross_r_fu_1481_p_din3 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din3,
        grp_cross_r_fu_1481_p_din4 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din4,
        grp_cross_r_fu_1481_p_din5 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din5,
        grp_cross_r_fu_1481_p_din6 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din6,
        grp_cross_r_fu_1481_p_dout0 => grp_cross_r_fu_1481_ap_return,
        grp_cross_r_fu_1481_p_ce => grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_ce);

    grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668 : component convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_118_13
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_start,
        ap_done => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_done,
        ap_idle => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_idle,
        ap_ready => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_ready,
        zext_ln118 => add_ln118_reg_1471,
        k_reload => k_loc_fu_166,
        hull_x_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_address0,
        hull_x_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_ce0,
        hull_x_we0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_we0,
        hull_x_d0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_d0,
        hull_x_q0 => hull_x_q0,
        hull_x_1_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_1_address0,
        hull_x_1_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_1_ce0,
        hull_x_1_we0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_1_we0,
        hull_x_1_d0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_1_d0,
        hull_x_1_q0 => hull_x_1_q0,
        hull_x_2_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_2_address0,
        hull_x_2_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_2_ce0,
        hull_x_2_we0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_2_we0,
        hull_x_2_d0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_2_d0,
        hull_x_2_q0 => hull_x_2_q0,
        hull_x_3_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_3_address0,
        hull_x_3_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_3_ce0,
        hull_x_3_we0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_3_we0,
        hull_x_3_d0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_3_d0,
        hull_x_3_q0 => hull_x_3_q0,
        hull_y_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_address0,
        hull_y_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_ce0,
        hull_y_we0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_we0,
        hull_y_d0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_d0,
        hull_y_q0 => hull_y_q0,
        hull_y_1_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_1_address0,
        hull_y_1_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_1_ce0,
        hull_y_1_we0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_1_we0,
        hull_y_1_d0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_1_d0,
        hull_y_1_q0 => hull_y_1_q0,
        hull_y_2_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_2_address0,
        hull_y_2_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_2_ce0,
        hull_y_2_we0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_2_we0,
        hull_y_2_d0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_2_d0,
        hull_y_2_q0 => hull_y_2_q0,
        hull_y_3_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_3_address0,
        hull_y_3_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_3_ce0,
        hull_y_3_we0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_3_we0,
        hull_y_3_d0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_3_d0,
        hull_y_3_q0 => hull_y_3_q0,
        pts_x_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_address0,
        pts_x_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_ce0,
        pts_x_q0 => pts_x_q0,
        pts_x_1_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_1_address0,
        pts_x_1_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_1_ce0,
        pts_x_1_q0 => pts_x_1_q0,
        pts_x_2_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_2_address0,
        pts_x_2_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_2_ce0,
        pts_x_2_q0 => pts_x_2_q0,
        pts_x_3_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_3_address0,
        pts_x_3_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_3_ce0,
        pts_x_3_q0 => pts_x_3_q0,
        pts_y_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_address0,
        pts_y_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_ce0,
        pts_y_q0 => pts_y_q0,
        pts_y_1_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_1_address0,
        pts_y_1_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_1_ce0,
        pts_y_1_q0 => pts_y_1_q0,
        pts_y_2_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_2_address0,
        pts_y_2_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_2_ce0,
        pts_y_2_q0 => pts_y_2_q0,
        pts_y_3_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_3_address0,
        pts_y_3_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_3_ce0,
        pts_y_3_q0 => pts_y_3_q0,
        t => t_reg_1466,
        k_1_out => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_k_1_out,
        k_1_out_ap_vld => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_k_1_out_ap_vld,
        grp_cross_r_fu_1481_p_din1 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din1,
        grp_cross_r_fu_1481_p_din2 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din2,
        grp_cross_r_fu_1481_p_din3 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din3,
        grp_cross_r_fu_1481_p_din4 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din4,
        grp_cross_r_fu_1481_p_din5 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din5,
        grp_cross_r_fu_1481_p_din6 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din6,
        grp_cross_r_fu_1481_p_dout0 => grp_cross_r_fu_1481_ap_return,
        grp_cross_r_fu_1481_p_ce => grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_ce);

    grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692 : component convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_start,
        ap_done => grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_done,
        ap_idle => grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_idle,
        ap_ready => grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_ready,
        out_img_data_din => grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_out_img_data_din,
        out_img_data_full_n => out_img_data_full_n,
        out_img_data_write => grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_out_img_data_write,
        bound => bound_reg_1218);

    grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698 : component convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_143_17
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_start,
        ap_done => grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_done,
        ap_idle => grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_idle,
        ap_ready => grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_ready,
        out_img_data_din => grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_out_img_data_din,
        out_img_data_full_n => out_img_data_full_n,
        out_img_data_write => grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_out_img_data_write,
        hs => hs_reg_1476,
        hull_x_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_address0,
        hull_x_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_ce0,
        hull_x_q0 => hull_x_q0,
        hull_x_1_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_1_address0,
        hull_x_1_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_1_ce0,
        hull_x_1_q0 => hull_x_1_q0,
        hull_x_2_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_2_address0,
        hull_x_2_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_2_ce0,
        hull_x_2_q0 => hull_x_2_q0,
        hull_x_3_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_3_address0,
        hull_x_3_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_3_ce0,
        hull_x_3_q0 => hull_x_3_q0,
        hull_y_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_address0,
        hull_y_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_ce0,
        hull_y_q0 => hull_y_q0,
        hull_y_1_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_1_address0,
        hull_y_1_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_1_ce0,
        hull_y_1_q0 => hull_y_1_q0,
        hull_y_2_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_2_address0,
        hull_y_2_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_2_ce0,
        hull_y_2_q0 => hull_y_2_q0,
        hull_y_3_address0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_3_address0,
        hull_y_3_ce0 => grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_3_ce0,
        hull_y_3_q0 => hull_y_3_q0,
        cols => cols_read_reg_1134,
        rows => rows_read_reg_1139);

    grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714 : component convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_start,
        ap_done => grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_done,
        ap_idle => grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_idle,
        ap_ready => grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_ready,
        out_img_data_dout => out_img_data_dout,
        out_img_data_empty_n => out_img_data_empty_n,
        out_img_data_read => grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_out_img_data_read,
        m_axi_gmem1_AWVALID => grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY => gmem1_AWREADY,
        m_axi_gmem1_AWADDR => grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID => grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN => grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE => grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST => grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK => grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE => grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT => grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS => grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION => grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER => grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID => grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY => gmem1_WREADY,
        m_axi_gmem1_WDATA => grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB => grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST => grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_WLAST,
        m_axi_gmem1_WID => grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_WID,
        m_axi_gmem1_WUSER => grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID => grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY => ap_const_logic_0,
        m_axi_gmem1_ARADDR => grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID => grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN => grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE => grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST => grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK => grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE => grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT => grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS => grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION => grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER => grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID => ap_const_logic_0,
        m_axi_gmem1_RREADY => grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA => ap_const_lv8_0,
        m_axi_gmem1_RLAST => ap_const_logic_0,
        m_axi_gmem1_RID => ap_const_lv1_0,
        m_axi_gmem1_RFIFONUM => ap_const_lv11_0,
        m_axi_gmem1_RUSER => ap_const_lv1_0,
        m_axi_gmem1_RRESP => ap_const_lv2_0,
        m_axi_gmem1_BVALID => gmem1_BVALID,
        m_axi_gmem1_BREADY => grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP => ap_const_lv2_0,
        m_axi_gmem1_BID => ap_const_lv1_0,
        m_axi_gmem1_BUSER => ap_const_lv1_0,
        bound => bound_reg_1218,
        out_data => out_data_read_reg_1144);

    grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723 : component convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_start,
        ap_done => grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_done,
        ap_idle => grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_idle,
        ap_ready => grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_ready,
        out_img_data_din => grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_out_img_data_din,
        out_img_data_full_n => out_img_data_full_n,
        out_img_data_write => grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_out_img_data_write,
        bound => bound_reg_1218);

    grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729 : component convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_start,
        ap_done => grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_done,
        ap_idle => grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_idle,
        ap_ready => grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_ready,
        out_img_data_dout => out_img_data_dout,
        out_img_data_empty_n => out_img_data_empty_n,
        out_img_data_read => grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_out_img_data_read,
        m_axi_gmem1_AWVALID => grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY => gmem1_AWREADY,
        m_axi_gmem1_AWADDR => grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID => grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN => grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE => grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST => grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK => grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE => grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT => grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS => grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION => grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER => grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID => grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY => gmem1_WREADY,
        m_axi_gmem1_WDATA => grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB => grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST => grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_WLAST,
        m_axi_gmem1_WID => grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_WID,
        m_axi_gmem1_WUSER => grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID => grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY => ap_const_logic_0,
        m_axi_gmem1_ARADDR => grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID => grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN => grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE => grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST => grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK => grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE => grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT => grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS => grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION => grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER => grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID => ap_const_logic_0,
        m_axi_gmem1_RREADY => grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA => ap_const_lv8_0,
        m_axi_gmem1_RLAST => ap_const_logic_0,
        m_axi_gmem1_RID => ap_const_lv1_0,
        m_axi_gmem1_RFIFONUM => ap_const_lv11_0,
        m_axi_gmem1_RUSER => ap_const_lv1_0,
        m_axi_gmem1_RRESP => ap_const_lv2_0,
        m_axi_gmem1_BVALID => gmem1_BVALID,
        m_axi_gmem1_BREADY => grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP => ap_const_lv2_0,
        m_axi_gmem1_BID => ap_const_lv1_0,
        m_axi_gmem1_BUSER => ap_const_lv1_0,
        bound => bound_reg_1218,
        out_data => out_data_read_reg_1144);

    grp_cross_r_fu_1481 : component convex_hull_accel_cross_r
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        a_x_val => grp_cross_r_fu_1481_a_x_val,
        a_y_val => grp_cross_r_fu_1481_a_y_val,
        b_x_val => grp_cross_r_fu_1481_b_x_val,
        b_y_val => grp_cross_r_fu_1481_b_y_val,
        c_x_val => grp_cross_r_fu_1481_c_x_val,
        c_y_val => grp_cross_r_fu_1481_c_y_val,
        ap_return => grp_cross_r_fu_1481_ap_return,
        ap_ce => grp_cross_r_fu_1481_ap_ce);

    control_s_axi_U : component convex_hull_accel_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        rows => rows,
        cols => cols,
        hull_size => hull_size,
        hull_size_ap_vld => hull_size_ap_vld,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    control_r_s_axi_U : component convex_hull_accel_control_r_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_R_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_R_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_r_AWVALID,
        AWREADY => s_axi_control_r_AWREADY,
        AWADDR => s_axi_control_r_AWADDR,
        WVALID => s_axi_control_r_WVALID,
        WREADY => s_axi_control_r_WREADY,
        WDATA => s_axi_control_r_WDATA,
        WSTRB => s_axi_control_r_WSTRB,
        ARVALID => s_axi_control_r_ARVALID,
        ARREADY => s_axi_control_r_ARREADY,
        ARADDR => s_axi_control_r_ARADDR,
        RVALID => s_axi_control_r_RVALID,
        RREADY => s_axi_control_r_RREADY,
        RDATA => s_axi_control_r_RDATA,
        RRESP => s_axi_control_r_RRESP,
        BVALID => s_axi_control_r_BVALID,
        BREADY => s_axi_control_r_BREADY,
        BRESP => s_axi_control_r_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        in_data => in_data,
        out_data => out_data);

    gmem0_m_axi_U : component convex_hull_accel_gmem0_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 7,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM0_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM0_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM0_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM0_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM0_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM0_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM0_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM0_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM0_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM0_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM0_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 11,
        USER_DW => 8,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_gmem0_AWVALID,
        AWREADY => m_axi_gmem0_AWREADY,
        AWADDR => m_axi_gmem0_AWADDR,
        AWID => m_axi_gmem0_AWID,
        AWLEN => m_axi_gmem0_AWLEN,
        AWSIZE => m_axi_gmem0_AWSIZE,
        AWBURST => m_axi_gmem0_AWBURST,
        AWLOCK => m_axi_gmem0_AWLOCK,
        AWCACHE => m_axi_gmem0_AWCACHE,
        AWPROT => m_axi_gmem0_AWPROT,
        AWQOS => m_axi_gmem0_AWQOS,
        AWREGION => m_axi_gmem0_AWREGION,
        AWUSER => m_axi_gmem0_AWUSER,
        WVALID => m_axi_gmem0_WVALID,
        WREADY => m_axi_gmem0_WREADY,
        WDATA => m_axi_gmem0_WDATA,
        WSTRB => m_axi_gmem0_WSTRB,
        WLAST => m_axi_gmem0_WLAST,
        WID => m_axi_gmem0_WID,
        WUSER => m_axi_gmem0_WUSER,
        ARVALID => m_axi_gmem0_ARVALID,
        ARREADY => m_axi_gmem0_ARREADY,
        ARADDR => m_axi_gmem0_ARADDR,
        ARID => m_axi_gmem0_ARID,
        ARLEN => m_axi_gmem0_ARLEN,
        ARSIZE => m_axi_gmem0_ARSIZE,
        ARBURST => m_axi_gmem0_ARBURST,
        ARLOCK => m_axi_gmem0_ARLOCK,
        ARCACHE => m_axi_gmem0_ARCACHE,
        ARPROT => m_axi_gmem0_ARPROT,
        ARQOS => m_axi_gmem0_ARQOS,
        ARREGION => m_axi_gmem0_ARREGION,
        ARUSER => m_axi_gmem0_ARUSER,
        RVALID => m_axi_gmem0_RVALID,
        RREADY => m_axi_gmem0_RREADY,
        RDATA => m_axi_gmem0_RDATA,
        RLAST => m_axi_gmem0_RLAST,
        RID => m_axi_gmem0_RID,
        RUSER => m_axi_gmem0_RUSER,
        RRESP => m_axi_gmem0_RRESP,
        BVALID => m_axi_gmem0_BVALID,
        BREADY => m_axi_gmem0_BREADY,
        BRESP => m_axi_gmem0_BRESP,
        BID => m_axi_gmem0_BID,
        BUSER => m_axi_gmem0_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => gmem0_ARVALID,
        I_ARREADY => gmem0_ARREADY,
        I_ARADDR => gmem0_ARADDR,
        I_ARLEN => gmem0_ARLEN,
        I_RVALID => gmem0_RVALID,
        I_RREADY => gmem0_RREADY,
        I_RDATA => gmem0_RDATA,
        I_RFIFONUM => gmem0_RFIFONUM,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => gmem0_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWLEN => ap_const_lv32_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => gmem0_WREADY,
        I_WDATA => ap_const_lv8_0,
        I_WSTRB => ap_const_lv1_0,
        I_BVALID => gmem0_BVALID,
        I_BREADY => ap_const_logic_0);

    gmem1_m_axi_U : component convex_hull_accel_gmem1_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 4,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM1_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM1_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM1_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM1_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM1_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM1_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM1_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM1_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM1_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM1_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM1_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 11,
        USER_DW => 8,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_gmem1_AWVALID,
        AWREADY => m_axi_gmem1_AWREADY,
        AWADDR => m_axi_gmem1_AWADDR,
        AWID => m_axi_gmem1_AWID,
        AWLEN => m_axi_gmem1_AWLEN,
        AWSIZE => m_axi_gmem1_AWSIZE,
        AWBURST => m_axi_gmem1_AWBURST,
        AWLOCK => m_axi_gmem1_AWLOCK,
        AWCACHE => m_axi_gmem1_AWCACHE,
        AWPROT => m_axi_gmem1_AWPROT,
        AWQOS => m_axi_gmem1_AWQOS,
        AWREGION => m_axi_gmem1_AWREGION,
        AWUSER => m_axi_gmem1_AWUSER,
        WVALID => m_axi_gmem1_WVALID,
        WREADY => m_axi_gmem1_WREADY,
        WDATA => m_axi_gmem1_WDATA,
        WSTRB => m_axi_gmem1_WSTRB,
        WLAST => m_axi_gmem1_WLAST,
        WID => m_axi_gmem1_WID,
        WUSER => m_axi_gmem1_WUSER,
        ARVALID => m_axi_gmem1_ARVALID,
        ARREADY => m_axi_gmem1_ARREADY,
        ARADDR => m_axi_gmem1_ARADDR,
        ARID => m_axi_gmem1_ARID,
        ARLEN => m_axi_gmem1_ARLEN,
        ARSIZE => m_axi_gmem1_ARSIZE,
        ARBURST => m_axi_gmem1_ARBURST,
        ARLOCK => m_axi_gmem1_ARLOCK,
        ARCACHE => m_axi_gmem1_ARCACHE,
        ARPROT => m_axi_gmem1_ARPROT,
        ARQOS => m_axi_gmem1_ARQOS,
        ARREGION => m_axi_gmem1_ARREGION,
        ARUSER => m_axi_gmem1_ARUSER,
        RVALID => m_axi_gmem1_RVALID,
        RREADY => m_axi_gmem1_RREADY,
        RDATA => m_axi_gmem1_RDATA,
        RLAST => m_axi_gmem1_RLAST,
        RID => m_axi_gmem1_RID,
        RUSER => m_axi_gmem1_RUSER,
        RRESP => m_axi_gmem1_RRESP,
        BVALID => m_axi_gmem1_BVALID,
        BREADY => m_axi_gmem1_BREADY,
        BRESP => m_axi_gmem1_BRESP,
        BID => m_axi_gmem1_BID,
        BUSER => m_axi_gmem1_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => ap_const_logic_0,
        I_ARREADY => gmem1_ARREADY,
        I_ARADDR => ap_const_lv64_0,
        I_ARLEN => ap_const_lv32_0,
        I_RVALID => gmem1_RVALID,
        I_RREADY => ap_const_logic_0,
        I_RDATA => gmem1_RDATA,
        I_RFIFONUM => gmem1_RFIFONUM,
        I_AWVALID => gmem1_AWVALID,
        I_AWREADY => gmem1_AWREADY,
        I_AWADDR => gmem1_AWADDR,
        I_AWLEN => gmem1_AWLEN,
        I_WVALID => gmem1_WVALID,
        I_WREADY => gmem1_WREADY,
        I_WDATA => gmem1_WDATA,
        I_WSTRB => gmem1_WSTRB,
        I_BVALID => gmem1_BVALID,
        I_BREADY => gmem1_BREADY);

    sparsemux_9_2_32_1_1_U95 : component convex_hull_accel_sparsemux_9_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 32,
        CASE1 => "01",
        din1_WIDTH => 32,
        CASE2 => "10",
        din2_WIDTH => 32,
        CASE3 => "11",
        din3_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => pts_y_q0,
        din1 => pts_y_1_q0,
        din2 => pts_y_2_q0,
        din3 => pts_y_3_q0,
        def => grp_fu_741_p9,
        sel => trunc_ln90_reg_1373,
        dout => grp_fu_741_p11);

    mul_15s_15s_15_1_1_U96 : component convex_hull_accel_mul_15s_15s_15_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 15,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln34_fu_797_p0,
        din1 => mul_ln34_fu_797_p1,
        dout => mul_ln34_fu_797_p2);

    mul_8ns_8ns_16_1_1_U97 : component convex_hull_accel_mul_8ns_8ns_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => bound_fu_819_p0,
        din1 => bound_fu_819_p1,
        dout => bound_fu_819_p2);

    sparsemux_9_2_32_1_1_U98 : component convex_hull_accel_sparsemux_9_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 32,
        CASE1 => "01",
        din1_WIDTH => 32,
        CASE2 => "10",
        din2_WIDTH => 32,
        CASE3 => "11",
        din3_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => pts_x_q0,
        din1 => pts_x_1_q0,
        din2 => pts_x_2_q0,
        din3 => pts_x_3_q0,
        def => key_x_fu_911_p9,
        sel => trunc_ln85_reg_1268,
        dout => key_x_fu_911_p11);

    sparsemux_9_2_32_1_1_U99 : component convex_hull_accel_sparsemux_9_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 32,
        CASE1 => "01",
        din1_WIDTH => 32,
        CASE2 => "10",
        din2_WIDTH => 32,
        CASE3 => "11",
        din3_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => pts_y_q0,
        din1 => pts_y_1_q0,
        din2 => pts_y_2_q0,
        din3 => pts_y_3_q0,
        def => key_y_fu_934_p9,
        sel => trunc_ln85_reg_1268,
        dout => key_y_fu_934_p11);

    sparsemux_9_2_32_1_1_U100 : component convex_hull_accel_sparsemux_9_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 32,
        CASE1 => "01",
        din1_WIDTH => 32,
        CASE2 => "10",
        din2_WIDTH => 32,
        CASE3 => "11",
        din3_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => pts_x_q0,
        din1 => pts_x_1_q0,
        din2 => pts_x_2_q0,
        din3 => pts_x_3_q0,
        def => tmp_fu_987_p9,
        sel => tmp_fu_987_p10,
        dout => tmp_fu_987_p11);

    in_img_data_fifo_U : component convex_hull_accel_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_in_img_data_din,
        if_full_n => in_img_data_full_n,
        if_write => in_img_data_write,
        if_dout => in_img_data_dout,
        if_empty_n => in_img_data_empty_n,
        if_read => in_img_data_read);

    out_img_data_fifo_U : component convex_hull_accel_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => out_img_data_din,
        if_full_n => out_img_data_full_n,
        if_write => out_img_data_write,
        if_dout => out_img_data_dout,
        if_empty_n => out_img_data_empty_n,
        if_read => out_img_data_read);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln85_1_fu_871_p2 = ap_const_lv1_1))) then 
                    grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_ready = ap_const_logic_1)) then 
                    grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                    grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_ready = ap_const_logic_1)) then 
                    grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
                    grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_ready = ap_const_logic_1)) then 
                    grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
                    grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_ready = ap_const_logic_1)) then 
                    grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
                    grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_ready = ap_const_logic_1)) then 
                    grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_ready = ap_const_logic_1)) then 
                    grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_ready = ap_const_logic_1)) then 
                    grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
                    grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_ready = ap_const_logic_1)) then 
                    grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
                    grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_ready = ap_const_logic_1)) then 
                    grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_250_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln60_fu_832_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                i_fu_250 <= ap_const_lv31_1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
                i_fu_250 <= add_ln85_1_fu_1092_p2;
            end if; 
        end if;
    end process;

    indvars_iv189_fu_246_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln60_fu_832_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                indvars_iv189_fu_246 <= ap_const_lv31_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
                indvars_iv189_fu_246 <= add_ln85_2_reg_1263;
            end if; 
        end if;
    end process;

    j_0_lcssa_ph_reg_608_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln90_2_reg_1426 = ap_const_lv1_0) and (icmp_ln90_reg_1399 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
                j_0_lcssa_ph_reg_608 <= trunc_ln90_1_reg_1388;
            elsif (((icmp_ln90_fu_1021_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln90_1_fu_1025_p2 = ap_const_lv1_0))) then 
                j_0_lcssa_ph_reg_608 <= trunc_ln90_1_fu_1011_p1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state18) and (tmp_128_fu_957_p3 = ap_const_lv1_1))) then 
                j_0_lcssa_ph_reg_608 <= ap_const_lv6_3F;
            end if; 
        end if;
    end process;

    j_reg_598_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                j_reg_598 <= add_ln93_fu_1054_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                j_reg_598 <= zext_ln85_fu_908_p1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then
                add_ln118_reg_1471 <= add_ln118_fu_1118_p2;
                t_reg_1466 <= t_fu_1111_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                add_ln85_2_reg_1263 <= add_ln85_2_fu_876_p2;
                trunc_ln85_reg_1268 <= trunc_ln85_fu_882_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                add_ln89_reg_1394 <= add_ln89_fu_1015_p2;
                icmp_ln90_reg_1399 <= icmp_ln90_fu_1021_p2;
                trunc_ln90_1_reg_1388 <= trunc_ln90_1_fu_1011_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                bound_reg_1218 <= bound_fu_819_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                cols_read_reg_1134 <= cols;
                empty_32_reg_1181 <= empty_32_fu_785_p1;
                empty_reg_1175 <= empty_fu_781_p1;
                in_data_read_reg_1151 <= in_data;
                mul_ln34_reg_1201 <= mul_ln34_fu_797_p2;
                out_data_read_reg_1144 <= out_data;
                rows_read_reg_1139 <= rows;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state28)) then
                hs_reg_1476 <= hs_fu_1127_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                icmp_ln60_reg_1234 <= icmp_ln60_fu_832_p2;
                select_ln85_reg_1252 <= select_ln85_fu_850_p3;
                trunc_ln47_reg_1228 <= trunc_ln47_fu_828_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then
                icmp_ln90_2_reg_1426 <= icmp_ln90_2_fu_1029_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state27) and (grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_k_1_out_ap_vld = ap_const_logic_1))) then
                k_1_loc_fu_162 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_k_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_k_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then
                k_loc_fu_166 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_k_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                key_x_reg_1319 <= key_x_fu_911_p11;
                key_y_reg_1329 <= key_y_fu_934_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                lshr_ln8_reg_1450 <= add_ln89_reg_1394(5 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                    select_ln34_cast_reg_1211(14 downto 0) <= select_ln34_cast_fu_809_p1(14 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                tmp_reg_1378 <= tmp_fu_987_p11;
                trunc_ln90_reg_1373 <= trunc_ln90_fu_983_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                    zext_ln89_reg_1341(3 downto 0) <= zext_ln89_fu_975_p1(3 downto 0);
            end if;
        end if;
    end process;
    select_ln34_cast_reg_1211(31 downto 15) <= "00000000000000000";
    zext_ln89_reg_1341(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state44, ap_CS_fsm_state51, ap_CS_fsm_state34, ap_CS_fsm_state41, ap_CS_fsm_state15, icmp_ln60_fu_832_p2, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, icmp_ln90_fu_1021_p2, icmp_ln90_reg_1399, icmp_ln90_2_reg_1426, ap_CS_fsm_state22, grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_done, grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_done, grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_done, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_done, grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_done, grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_done, grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_done, grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_done, grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_done, gmem0_ARREADY, gmem1_AWREADY, gmem1_BVALID, tmp_128_fu_957_p3, icmp_ln90_1_fu_1025_p2, ap_CS_fsm_state11, ap_CS_fsm_state14, icmp_ln85_1_fu_871_p2, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state30, ap_CS_fsm_state33, ap_CS_fsm_state36, ap_CS_fsm_state43, ap_CS_fsm_state46, ap_block_state41)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (gmem0_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                if (((icmp_ln60_fu_832_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state42;
                end if;
            when ap_ST_fsm_state16 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln85_1_fu_871_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state18) and (tmp_128_fu_957_p3 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                if (((icmp_ln90_fu_1021_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln90_1_fu_1025_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                elsif (((icmp_ln90_fu_1021_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln90_1_fu_1025_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                if (((icmp_ln90_2_reg_1426 = ap_const_lv1_0) and (icmp_ln90_reg_1399 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state25 => 
                if (((grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                if (((grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state27))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state30) and (grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_state30;
                end if;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state33) and (grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state34;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state34 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state34) and (gmem1_AWREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state35;
                else
                    ap_NS_fsm <= ap_ST_fsm_state34;
                end if;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state36) and (grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state37;
                else
                    ap_NS_fsm <= ap_ST_fsm_state36;
                end if;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state41) and (ap_const_boolean_0 = ap_block_state41))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state41;
                end if;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state43) and (grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state44;
                else
                    ap_NS_fsm <= ap_ST_fsm_state43;
                end if;
            when ap_ST_fsm_state44 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state44) and (gmem1_AWREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state45;
                else
                    ap_NS_fsm <= ap_ST_fsm_state44;
                end if;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state46) and (grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state47;
                else
                    ap_NS_fsm <= ap_ST_fsm_state46;
                end if;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state51) and (gmem1_BVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state41;
                else
                    ap_NS_fsm <= ap_ST_fsm_state51;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln118_fu_1118_p2 <= std_logic_vector(unsigned(trunc_ln47_reg_1228) + unsigned(ap_const_lv31_7FFFFFFE));
    add_ln85_1_fu_1092_p2 <= std_logic_vector(unsigned(i_fu_250) + unsigned(ap_const_lv31_1));
    add_ln85_2_fu_876_p2 <= std_logic_vector(unsigned(indvars_iv189_fu_246) + unsigned(ap_const_lv31_1));
    add_ln85_fu_838_p2 <= std_logic_vector(unsigned(trunc_ln47_fu_828_p1) + unsigned(ap_const_lv31_7FFFFFFF));
    add_ln89_fu_1015_p2 <= std_logic_vector(unsigned(trunc_ln90_1_fu_1011_p1) + unsigned(ap_const_lv6_1));
    add_ln93_fu_1054_p2 <= std_logic_vector(unsigned(j_reg_598) + unsigned(ap_const_lv32_FFFFFFFF));
    add_ln95_fu_1064_p2 <= std_logic_vector(unsigned(j_0_lcssa_ph_reg_608) + unsigned(ap_const_lv6_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state51 <= ap_CS_fsm(50);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_done)
    begin
        if ((grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_done)
    begin
        if ((grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;

    ap_ST_fsm_state25_blk_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_done)
    begin
        if ((grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state25_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state25_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state26_blk <= ap_const_logic_0;

    ap_ST_fsm_state27_blk_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_done)
    begin
        if ((grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state27_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state27_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(gmem0_ARREADY)
    begin
        if ((gmem0_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state30_blk_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_done)
    begin
        if ((grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state30_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state30_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;

    ap_ST_fsm_state33_blk_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_done)
    begin
        if ((grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state33_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state33_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state34_blk_assign_proc : process(gmem1_AWREADY)
    begin
        if ((gmem1_AWREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state34_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state34_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state35_blk <= ap_const_logic_0;

    ap_ST_fsm_state36_blk_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_done)
    begin
        if ((grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state36_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state36_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;

    ap_ST_fsm_state41_blk_assign_proc : process(ap_block_state41)
    begin
        if ((ap_const_boolean_1 = ap_block_state41)) then 
            ap_ST_fsm_state41_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state41_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state42_blk <= ap_const_logic_0;

    ap_ST_fsm_state43_blk_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_done)
    begin
        if ((grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state43_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state43_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state44_blk_assign_proc : process(gmem1_AWREADY)
    begin
        if ((gmem1_AWREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state44_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state44_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state45_blk <= ap_const_logic_0;

    ap_ST_fsm_state46_blk_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_done)
    begin
        if ((grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state46_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state46_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state50_blk <= ap_const_logic_0;

    ap_ST_fsm_state51_blk_assign_proc : process(gmem1_BVALID)
    begin
        if ((gmem1_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state51_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state51_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state41_assign_proc : process(icmp_ln60_reg_1234, gmem1_BVALID)
    begin
                ap_block_state41 <= ((icmp_ln60_reg_1234 = ap_const_lv1_0) and (gmem1_BVALID = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state41, ap_block_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) and (ap_const_boolean_0 = ap_block_state41))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state41, ap_block_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) and (ap_const_boolean_0 = ap_block_state41))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    bound_fu_819_p0 <= bound_fu_819_p00(8 - 1 downto 0);
    bound_fu_819_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_32_reg_1181),16));
    bound_fu_819_p1 <= bound_fu_819_p10(8 - 1 downto 0);
    bound_fu_819_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_reg_1175),16));
    empty_32_fu_785_p1 <= rows(8 - 1 downto 0);
    empty_fu_781_p1 <= cols(8 - 1 downto 0);

    gmem0_ARADDR_assign_proc : process(ap_CS_fsm_state2, in_data_read_reg_1151, grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARADDR, gmem0_ARREADY, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (gmem0_ARREADY = ap_const_logic_1))) then 
            gmem0_ARADDR <= in_data_read_reg_1151;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            gmem0_ARADDR <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARADDR;
        else 
            gmem0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem0_ARLEN_assign_proc : process(ap_CS_fsm_state2, select_ln34_cast_fu_809_p1, grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARLEN, gmem0_ARREADY, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (gmem0_ARREADY = ap_const_logic_1))) then 
            gmem0_ARLEN <= select_ln34_cast_fu_809_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            gmem0_ARLEN <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARLEN;
        else 
            gmem0_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem0_ARVALID_assign_proc : process(ap_CS_fsm_state2, grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARVALID, gmem0_ARREADY, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (gmem0_ARREADY = ap_const_logic_1))) then 
            gmem0_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            gmem0_ARVALID <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARVALID;
        else 
            gmem0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_RREADY_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_RREADY, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            gmem0_RREADY <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_RREADY;
        else 
            gmem0_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_blk_n_AR_assign_proc : process(m_axi_gmem0_ARREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            gmem0_blk_n_AR <= m_axi_gmem0_ARREADY;
        else 
            gmem0_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem1_AWADDR_assign_proc : process(ap_CS_fsm_state44, ap_CS_fsm_state34, out_data_read_reg_1144, grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWADDR, grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWADDR, gmem1_AWREADY, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state45, ap_CS_fsm_state46)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state34) and (gmem1_AWREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state44) and (gmem1_AWREADY = ap_const_logic_1)))) then 
            gmem1_AWADDR <= out_data_read_reg_1144;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state45))) then 
            gmem1_AWADDR <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            gmem1_AWADDR <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWADDR;
        else 
            gmem1_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem1_AWLEN_assign_proc : process(ap_CS_fsm_state44, ap_CS_fsm_state34, select_ln34_cast_reg_1211, grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWLEN, grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWLEN, gmem1_AWREADY, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state45, ap_CS_fsm_state46)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state34) and (gmem1_AWREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state44) and (gmem1_AWREADY = ap_const_logic_1)))) then 
            gmem1_AWLEN <= select_ln34_cast_reg_1211;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state45))) then 
            gmem1_AWLEN <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            gmem1_AWLEN <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWLEN;
        else 
            gmem1_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem1_AWVALID_assign_proc : process(ap_CS_fsm_state44, ap_CS_fsm_state34, grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWVALID, grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWVALID, gmem1_AWREADY, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state45, ap_CS_fsm_state46)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state34) and (gmem1_AWREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state44) and (gmem1_AWREADY = ap_const_logic_1)))) then 
            gmem1_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state45))) then 
            gmem1_AWVALID <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            gmem1_AWVALID <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWVALID;
        else 
            gmem1_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem1_BREADY_assign_proc : process(ap_CS_fsm_state51, ap_CS_fsm_state41, icmp_ln60_reg_1234, grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_BREADY, grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_BREADY, gmem1_BVALID, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state45, ap_CS_fsm_state46, ap_block_state41)
    begin
        if ((((icmp_ln60_reg_1234 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state41) and (ap_const_boolean_0 = ap_block_state41)) or ((ap_const_logic_1 = ap_CS_fsm_state51) and (gmem1_BVALID = ap_const_logic_1)))) then 
            gmem1_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state45))) then 
            gmem1_BREADY <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_BREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            gmem1_BREADY <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_BREADY;
        else 
            gmem1_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem1_WDATA_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_WDATA, grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_WDATA, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state45, ap_CS_fsm_state46)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state45))) then 
            gmem1_WDATA <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_WDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            gmem1_WDATA <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_WDATA;
        else 
            gmem1_WDATA <= "XXXXXXXX";
        end if; 
    end process;


    gmem1_WSTRB_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_WSTRB, grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_WSTRB, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state45, ap_CS_fsm_state46)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state45))) then 
            gmem1_WSTRB <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_WSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            gmem1_WSTRB <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_WSTRB;
        else 
            gmem1_WSTRB <= "X";
        end if; 
    end process;


    gmem1_WVALID_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_WVALID, grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_WVALID, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state45, ap_CS_fsm_state46)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state45))) then 
            gmem1_WVALID <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_WVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            gmem1_WVALID <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_WVALID;
        else 
            gmem1_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem1_blk_n_AW_assign_proc : process(m_axi_gmem1_AWREADY, ap_CS_fsm_state44, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state44))) then 
            gmem1_blk_n_AW <= m_axi_gmem1_AWREADY;
        else 
            gmem1_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem1_blk_n_B_assign_proc : process(m_axi_gmem1_BVALID, ap_CS_fsm_state51, ap_CS_fsm_state41, icmp_ln60_reg_1234)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state51) or ((icmp_ln60_reg_1234 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state41)))) then 
            gmem1_blk_n_B <= m_axi_gmem1_BVALID;
        else 
            gmem1_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;

    grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_start <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_start_reg;
    grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_start <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_start_reg;
    grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_start <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_start_reg;
    grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_start <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_start_reg;
    grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_start <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_start_reg;
    grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_start <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_start_reg;
    grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_start <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_start_reg;
    grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_start <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_start_reg;
    grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_start <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_start_reg;

    grp_cross_r_fu_1481_a_x_val_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din1, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_cross_r_fu_1481_a_x_val <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_cross_r_fu_1481_a_x_val <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din1;
        else 
            grp_cross_r_fu_1481_a_x_val <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_cross_r_fu_1481_a_y_val_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din2, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din2, ap_CS_fsm_state25, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_cross_r_fu_1481_a_y_val <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_cross_r_fu_1481_a_y_val <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din2;
        else 
            grp_cross_r_fu_1481_a_y_val <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_cross_r_fu_1481_ap_ce_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_ce, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_cross_r_fu_1481_ap_ce <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_cross_r_fu_1481_ap_ce <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_ce;
        elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
            grp_cross_r_fu_1481_ap_ce <= ap_const_logic_0;
        else 
            grp_cross_r_fu_1481_ap_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_cross_r_fu_1481_b_x_val_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din3, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din3, ap_CS_fsm_state25, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_cross_r_fu_1481_b_x_val <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_cross_r_fu_1481_b_x_val <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din3;
        else 
            grp_cross_r_fu_1481_b_x_val <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_cross_r_fu_1481_b_y_val_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din4, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din4, ap_CS_fsm_state25, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_cross_r_fu_1481_b_y_val <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_cross_r_fu_1481_b_y_val <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din4;
        else 
            grp_cross_r_fu_1481_b_y_val <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_cross_r_fu_1481_c_x_val_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din5, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din5, ap_CS_fsm_state25, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_cross_r_fu_1481_c_x_val <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_cross_r_fu_1481_c_x_val <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din5;
        else 
            grp_cross_r_fu_1481_c_x_val <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_cross_r_fu_1481_c_y_val_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din6, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din6, ap_CS_fsm_state25, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_cross_r_fu_1481_c_y_val <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din6;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_cross_r_fu_1481_c_y_val <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din6;
        else 
            grp_cross_r_fu_1481_c_y_val <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_741_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    hs_fu_1127_p2 <= std_logic_vector(unsigned(k_1_loc_fu_162) + unsigned(ap_const_lv32_FFFFFFFF));

    hull_size_assign_proc : process(ap_CS_fsm_state15, icmp_ln60_fu_832_p2, hs_fu_1127_p2, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            hull_size <= hs_fu_1127_p2;
        elsif (((icmp_ln60_fu_832_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            hull_size <= ap_const_lv32_0;
        else 
            hull_size <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    hull_size_ap_vld_assign_proc : process(ap_CS_fsm_state15, icmp_ln60_fu_832_p2, ap_CS_fsm_state28)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or ((icmp_ln60_fu_832_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            hull_size_ap_vld <= ap_const_logic_1;
        else 
            hull_size_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hull_x_1_address0_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_1_address0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_1_address0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_1_address0, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            hull_x_1_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            hull_x_1_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            hull_x_1_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_1_address0;
        else 
            hull_x_1_address0 <= "XXXX";
        end if; 
    end process;


    hull_x_1_ce0_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_1_ce0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_1_ce0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_1_ce0, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            hull_x_1_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            hull_x_1_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            hull_x_1_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_1_ce0;
        else 
            hull_x_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hull_x_1_d0_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_1_d0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_1_d0, ap_CS_fsm_state25, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            hull_x_1_d0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            hull_x_1_d0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_1_d0;
        else 
            hull_x_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    hull_x_1_we0_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_1_we0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_1_we0, ap_CS_fsm_state25, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            hull_x_1_we0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            hull_x_1_we0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_1_we0;
        else 
            hull_x_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    hull_x_2_address0_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_2_address0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_2_address0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_2_address0, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            hull_x_2_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            hull_x_2_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            hull_x_2_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_2_address0;
        else 
            hull_x_2_address0 <= "XXXX";
        end if; 
    end process;


    hull_x_2_ce0_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_2_ce0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_2_ce0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_2_ce0, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            hull_x_2_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            hull_x_2_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            hull_x_2_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_2_ce0;
        else 
            hull_x_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hull_x_2_d0_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_2_d0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_2_d0, ap_CS_fsm_state25, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            hull_x_2_d0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            hull_x_2_d0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_2_d0;
        else 
            hull_x_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    hull_x_2_we0_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_2_we0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_2_we0, ap_CS_fsm_state25, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            hull_x_2_we0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            hull_x_2_we0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_2_we0;
        else 
            hull_x_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    hull_x_3_address0_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_3_address0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_3_address0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_3_address0, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            hull_x_3_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            hull_x_3_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            hull_x_3_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_3_address0;
        else 
            hull_x_3_address0 <= "XXXX";
        end if; 
    end process;


    hull_x_3_ce0_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_3_ce0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_3_ce0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_3_ce0, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            hull_x_3_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            hull_x_3_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            hull_x_3_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_3_ce0;
        else 
            hull_x_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hull_x_3_d0_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_3_d0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_3_d0, ap_CS_fsm_state25, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            hull_x_3_d0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            hull_x_3_d0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_3_d0;
        else 
            hull_x_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    hull_x_3_we0_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_3_we0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_3_we0, ap_CS_fsm_state25, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            hull_x_3_we0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            hull_x_3_we0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_3_we0;
        else 
            hull_x_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    hull_x_address0_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_address0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_address0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_address0, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            hull_x_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            hull_x_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            hull_x_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_address0;
        else 
            hull_x_address0 <= "XXXX";
        end if; 
    end process;


    hull_x_ce0_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_ce0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_ce0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_ce0, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            hull_x_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            hull_x_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            hull_x_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_ce0;
        else 
            hull_x_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hull_x_d0_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_d0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_d0, ap_CS_fsm_state25, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            hull_x_d0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            hull_x_d0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_d0;
        else 
            hull_x_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    hull_x_we0_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_we0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_we0, ap_CS_fsm_state25, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            hull_x_we0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            hull_x_we0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_we0;
        else 
            hull_x_we0 <= ap_const_logic_0;
        end if; 
    end process;


    hull_y_1_address0_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_1_address0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_1_address0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_1_address0, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            hull_y_1_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            hull_y_1_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            hull_y_1_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_1_address0;
        else 
            hull_y_1_address0 <= "XXXX";
        end if; 
    end process;


    hull_y_1_ce0_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_1_ce0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_1_ce0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_1_ce0, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            hull_y_1_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            hull_y_1_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            hull_y_1_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_1_ce0;
        else 
            hull_y_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hull_y_1_d0_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_1_d0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_1_d0, ap_CS_fsm_state25, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            hull_y_1_d0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            hull_y_1_d0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_1_d0;
        else 
            hull_y_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    hull_y_1_we0_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_1_we0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_1_we0, ap_CS_fsm_state25, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            hull_y_1_we0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            hull_y_1_we0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_1_we0;
        else 
            hull_y_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    hull_y_2_address0_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_2_address0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_2_address0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_2_address0, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            hull_y_2_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            hull_y_2_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            hull_y_2_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_2_address0;
        else 
            hull_y_2_address0 <= "XXXX";
        end if; 
    end process;


    hull_y_2_ce0_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_2_ce0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_2_ce0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_2_ce0, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            hull_y_2_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            hull_y_2_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            hull_y_2_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_2_ce0;
        else 
            hull_y_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hull_y_2_d0_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_2_d0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_2_d0, ap_CS_fsm_state25, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            hull_y_2_d0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            hull_y_2_d0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_2_d0;
        else 
            hull_y_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    hull_y_2_we0_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_2_we0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_2_we0, ap_CS_fsm_state25, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            hull_y_2_we0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            hull_y_2_we0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_2_we0;
        else 
            hull_y_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    hull_y_3_address0_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_3_address0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_3_address0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_3_address0, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            hull_y_3_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            hull_y_3_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            hull_y_3_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_3_address0;
        else 
            hull_y_3_address0 <= "XXXX";
        end if; 
    end process;


    hull_y_3_ce0_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_3_ce0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_3_ce0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_3_ce0, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            hull_y_3_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            hull_y_3_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            hull_y_3_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_3_ce0;
        else 
            hull_y_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hull_y_3_d0_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_3_d0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_3_d0, ap_CS_fsm_state25, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            hull_y_3_d0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            hull_y_3_d0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_3_d0;
        else 
            hull_y_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    hull_y_3_we0_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_3_we0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_3_we0, ap_CS_fsm_state25, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            hull_y_3_we0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            hull_y_3_we0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_3_we0;
        else 
            hull_y_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    hull_y_address0_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_address0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_address0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_address0, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            hull_y_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            hull_y_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            hull_y_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_address0;
        else 
            hull_y_address0 <= "XXXX";
        end if; 
    end process;


    hull_y_ce0_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_ce0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_ce0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_ce0, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            hull_y_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            hull_y_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            hull_y_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_ce0;
        else 
            hull_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hull_y_d0_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_d0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_d0, ap_CS_fsm_state25, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            hull_y_d0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            hull_y_d0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_d0;
        else 
            hull_y_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    hull_y_we0_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_we0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_we0, ap_CS_fsm_state25, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            hull_y_we0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            hull_y_we0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_we0;
        else 
            hull_y_we0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln60_fu_832_p2 <= "1" when (signed(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_count_out) < signed(ap_const_lv32_3)) else "0";
    icmp_ln85_1_fu_871_p2 <= "1" when (indvars_iv189_fu_246 = select_ln85_reg_1252) else "0";
    icmp_ln85_fu_844_p2 <= "0" when (add_ln85_fu_838_p2 = ap_const_lv31_0) else "1";
    icmp_ln90_1_fu_1025_p2 <= "1" when (tmp_reg_1378 = key_x_reg_1319) else "0";
    icmp_ln90_2_fu_1029_p2 <= "1" when (signed(grp_fu_741_p11) > signed(key_y_reg_1329)) else "0";
    icmp_ln90_fu_1021_p2 <= "1" when (signed(tmp_reg_1378) > signed(key_x_reg_1319)) else "0";

    in_img_data_read_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_in_img_data_read, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            in_img_data_read <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_in_img_data_read;
        else 
            in_img_data_read <= ap_const_logic_0;
        end if; 
    end process;


    in_img_data_write_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_in_img_data_write, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            in_img_data_write <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_in_img_data_write;
        else 
            in_img_data_write <= ap_const_logic_0;
        end if; 
    end process;

    key_x_fu_911_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    key_y_fu_934_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    lshr_ln1_fu_886_p4 <= i_fu_250(5 downto 2);
    lshr_ln3_fu_965_p4 <= j_reg_598(5 downto 2);
    lshr_ln6_fu_1070_p4 <= add_ln95_fu_1064_p2(5 downto 2);
    mul_ln34_fu_797_p0 <= cols(15 - 1 downto 0);
    mul_ln34_fu_797_p1 <= rows(15 - 1 downto 0);

    out_img_data_din_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_out_img_data_din, grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_out_img_data_din, grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_out_img_data_din, ap_CS_fsm_state30, ap_CS_fsm_state33, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            out_img_data_din <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_out_img_data_din;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            out_img_data_din <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_out_img_data_din;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            out_img_data_din <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_out_img_data_din;
        else 
            out_img_data_din <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_out_img_data_din;
        end if; 
    end process;


    out_img_data_read_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_out_img_data_read, grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_out_img_data_read, ap_CS_fsm_state36, ap_CS_fsm_state46)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            out_img_data_read <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_out_img_data_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            out_img_data_read <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_out_img_data_read;
        else 
            out_img_data_read <= ap_const_logic_0;
        end if; 
    end process;


    out_img_data_write_assign_proc : process(grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_out_img_data_write, grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_out_img_data_write, grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_out_img_data_write, ap_CS_fsm_state30, ap_CS_fsm_state33, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            out_img_data_write <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_out_img_data_write;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            out_img_data_write <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_out_img_data_write;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            out_img_data_write <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_out_img_data_write;
        else 
            out_img_data_write <= ap_const_logic_0;
        end if; 
    end process;


    pts_x_1_address0_assign_proc : process(ap_CS_fsm_state16, zext_ln89_fu_975_p1, ap_CS_fsm_state18, ap_CS_fsm_state23, grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_1_address0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_1_address0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_1_address0, ap_CS_fsm_state14, icmp_ln85_1_fu_871_p2, ap_CS_fsm_state25, ap_CS_fsm_state27, zext_ln85_1_fu_896_p1, zext_ln92_fu_1043_p1, zext_ln95_fu_1080_p1, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            pts_x_1_address0 <= zext_ln95_fu_1080_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            pts_x_1_address0 <= zext_ln92_fu_1043_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            pts_x_1_address0 <= zext_ln89_fu_975_p1(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln85_1_fu_871_p2 = ap_const_lv1_0))) then 
            pts_x_1_address0 <= zext_ln85_1_fu_896_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            pts_x_1_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            pts_x_1_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            pts_x_1_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_1_address0;
        else 
            pts_x_1_address0 <= "XXXX";
        end if; 
    end process;


    pts_x_1_ce0_assign_proc : process(ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state23, grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_1_ce0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_1_ce0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_1_ce0, ap_CS_fsm_state14, icmp_ln85_1_fu_871_p2, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state24) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln85_1_fu_871_p2 = ap_const_lv1_0)))) then 
            pts_x_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            pts_x_1_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            pts_x_1_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            pts_x_1_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_1_ce0;
        else 
            pts_x_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pts_x_1_d0_assign_proc : process(key_x_reg_1319, tmp_reg_1378, ap_CS_fsm_state23, grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_1_d0, ap_CS_fsm_state14, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            pts_x_1_d0 <= key_x_reg_1319;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            pts_x_1_d0 <= tmp_reg_1378;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            pts_x_1_d0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_1_d0;
        else 
            pts_x_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    pts_x_1_we0_assign_proc : process(trunc_ln90_reg_1373, ap_CS_fsm_state23, grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_1_we0, ap_CS_fsm_state14, ap_CS_fsm_state24, trunc_ln95_fu_1060_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state24) and (trunc_ln95_fu_1060_p1 = ap_const_lv2_0)) or ((trunc_ln90_reg_1373 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state23)))) then 
            pts_x_1_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            pts_x_1_we0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_1_we0;
        else 
            pts_x_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pts_x_2_address0_assign_proc : process(ap_CS_fsm_state16, zext_ln89_fu_975_p1, ap_CS_fsm_state18, ap_CS_fsm_state23, grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_2_address0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_2_address0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_2_address0, ap_CS_fsm_state14, icmp_ln85_1_fu_871_p2, ap_CS_fsm_state25, ap_CS_fsm_state27, zext_ln85_1_fu_896_p1, zext_ln92_fu_1043_p1, zext_ln95_fu_1080_p1, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            pts_x_2_address0 <= zext_ln95_fu_1080_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            pts_x_2_address0 <= zext_ln92_fu_1043_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            pts_x_2_address0 <= zext_ln89_fu_975_p1(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln85_1_fu_871_p2 = ap_const_lv1_0))) then 
            pts_x_2_address0 <= zext_ln85_1_fu_896_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            pts_x_2_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            pts_x_2_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            pts_x_2_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_2_address0;
        else 
            pts_x_2_address0 <= "XXXX";
        end if; 
    end process;


    pts_x_2_ce0_assign_proc : process(ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state23, grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_2_ce0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_2_ce0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_2_ce0, ap_CS_fsm_state14, icmp_ln85_1_fu_871_p2, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state24) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln85_1_fu_871_p2 = ap_const_lv1_0)))) then 
            pts_x_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            pts_x_2_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            pts_x_2_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            pts_x_2_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_2_ce0;
        else 
            pts_x_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pts_x_2_d0_assign_proc : process(key_x_reg_1319, tmp_reg_1378, ap_CS_fsm_state23, grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_2_d0, ap_CS_fsm_state14, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            pts_x_2_d0 <= key_x_reg_1319;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            pts_x_2_d0 <= tmp_reg_1378;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            pts_x_2_d0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_2_d0;
        else 
            pts_x_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    pts_x_2_we0_assign_proc : process(trunc_ln90_reg_1373, ap_CS_fsm_state23, grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_2_we0, ap_CS_fsm_state14, ap_CS_fsm_state24, trunc_ln95_fu_1060_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state24) and (trunc_ln95_fu_1060_p1 = ap_const_lv2_1)) or ((trunc_ln90_reg_1373 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state23)))) then 
            pts_x_2_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            pts_x_2_we0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_2_we0;
        else 
            pts_x_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pts_x_3_address0_assign_proc : process(ap_CS_fsm_state16, zext_ln89_fu_975_p1, ap_CS_fsm_state18, ap_CS_fsm_state23, grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_3_address0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_3_address0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_3_address0, ap_CS_fsm_state14, icmp_ln85_1_fu_871_p2, ap_CS_fsm_state25, ap_CS_fsm_state27, zext_ln85_1_fu_896_p1, zext_ln92_fu_1043_p1, zext_ln95_fu_1080_p1, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            pts_x_3_address0 <= zext_ln95_fu_1080_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            pts_x_3_address0 <= zext_ln92_fu_1043_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            pts_x_3_address0 <= zext_ln89_fu_975_p1(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln85_1_fu_871_p2 = ap_const_lv1_0))) then 
            pts_x_3_address0 <= zext_ln85_1_fu_896_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            pts_x_3_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            pts_x_3_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            pts_x_3_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_3_address0;
        else 
            pts_x_3_address0 <= "XXXX";
        end if; 
    end process;


    pts_x_3_ce0_assign_proc : process(ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state23, grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_3_ce0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_3_ce0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_3_ce0, ap_CS_fsm_state14, icmp_ln85_1_fu_871_p2, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state24) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln85_1_fu_871_p2 = ap_const_lv1_0)))) then 
            pts_x_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            pts_x_3_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            pts_x_3_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            pts_x_3_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_3_ce0;
        else 
            pts_x_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pts_x_3_d0_assign_proc : process(key_x_reg_1319, tmp_reg_1378, ap_CS_fsm_state23, grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_3_d0, ap_CS_fsm_state14, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            pts_x_3_d0 <= key_x_reg_1319;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            pts_x_3_d0 <= tmp_reg_1378;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            pts_x_3_d0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_3_d0;
        else 
            pts_x_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    pts_x_3_we0_assign_proc : process(trunc_ln90_reg_1373, ap_CS_fsm_state23, grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_3_we0, ap_CS_fsm_state14, ap_CS_fsm_state24, trunc_ln95_fu_1060_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state24) and (trunc_ln95_fu_1060_p1 = ap_const_lv2_2)) or ((trunc_ln90_reg_1373 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state23)))) then 
            pts_x_3_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            pts_x_3_we0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_3_we0;
        else 
            pts_x_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pts_x_address0_assign_proc : process(ap_CS_fsm_state16, zext_ln89_fu_975_p1, ap_CS_fsm_state18, ap_CS_fsm_state23, grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_address0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_address0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_address0, ap_CS_fsm_state14, icmp_ln85_1_fu_871_p2, ap_CS_fsm_state25, ap_CS_fsm_state27, zext_ln85_1_fu_896_p1, zext_ln92_fu_1043_p1, zext_ln95_fu_1080_p1, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            pts_x_address0 <= zext_ln95_fu_1080_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            pts_x_address0 <= zext_ln92_fu_1043_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            pts_x_address0 <= zext_ln89_fu_975_p1(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln85_1_fu_871_p2 = ap_const_lv1_0))) then 
            pts_x_address0 <= zext_ln85_1_fu_896_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            pts_x_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            pts_x_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            pts_x_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_address0;
        else 
            pts_x_address0 <= "XXXX";
        end if; 
    end process;


    pts_x_ce0_assign_proc : process(ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state23, grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_ce0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_ce0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_ce0, ap_CS_fsm_state14, icmp_ln85_1_fu_871_p2, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state24) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln85_1_fu_871_p2 = ap_const_lv1_0)))) then 
            pts_x_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            pts_x_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            pts_x_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            pts_x_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_ce0;
        else 
            pts_x_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pts_x_d0_assign_proc : process(key_x_reg_1319, tmp_reg_1378, ap_CS_fsm_state23, grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_d0, ap_CS_fsm_state14, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            pts_x_d0 <= key_x_reg_1319;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            pts_x_d0 <= tmp_reg_1378;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            pts_x_d0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_d0;
        else 
            pts_x_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    pts_x_we0_assign_proc : process(trunc_ln90_reg_1373, ap_CS_fsm_state23, grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_we0, ap_CS_fsm_state14, ap_CS_fsm_state24, trunc_ln95_fu_1060_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state24) and (trunc_ln95_fu_1060_p1 = ap_const_lv2_3)) or ((trunc_ln90_reg_1373 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_state23)))) then 
            pts_x_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            pts_x_we0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_we0;
        else 
            pts_x_we0 <= ap_const_logic_0;
        end if; 
    end process;

    pts_y_1_addr_3_gep_fu_464_p3 <= zext_ln89_reg_1341(4 - 1 downto 0);

    pts_y_1_address0_assign_proc : process(ap_CS_fsm_state16, zext_ln89_reg_1341, ap_CS_fsm_state20, ap_CS_fsm_state22, pts_y_1_addr_3_gep_fu_464_p3, ap_CS_fsm_state23, grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_1_address0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_1_address0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_1_address0, ap_CS_fsm_state14, icmp_ln85_1_fu_871_p2, ap_CS_fsm_state25, ap_CS_fsm_state27, zext_ln85_1_fu_896_p1, zext_ln92_fu_1043_p1, zext_ln95_fu_1080_p1, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            pts_y_1_address0 <= zext_ln95_fu_1080_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            pts_y_1_address0 <= zext_ln92_fu_1043_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            pts_y_1_address0 <= pts_y_1_addr_3_gep_fu_464_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            pts_y_1_address0 <= zext_ln89_reg_1341(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln85_1_fu_871_p2 = ap_const_lv1_0))) then 
            pts_y_1_address0 <= zext_ln85_1_fu_896_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            pts_y_1_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            pts_y_1_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            pts_y_1_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_1_address0;
        else 
            pts_y_1_address0 <= "XXXX";
        end if; 
    end process;


    pts_y_1_ce0_assign_proc : process(ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state23, grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_1_ce0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_1_ce0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_1_ce0, ap_CS_fsm_state14, icmp_ln85_1_fu_871_p2, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state24) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln85_1_fu_871_p2 = ap_const_lv1_0)))) then 
            pts_y_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            pts_y_1_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            pts_y_1_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            pts_y_1_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_1_ce0;
        else 
            pts_y_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pts_y_1_d0_assign_proc : process(key_y_reg_1329, ap_CS_fsm_state23, grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_1_d0, ap_CS_fsm_state14, ap_CS_fsm_state24, grp_fu_741_p11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            pts_y_1_d0 <= key_y_reg_1329;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            pts_y_1_d0 <= grp_fu_741_p11;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            pts_y_1_d0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_1_d0;
        else 
            pts_y_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    pts_y_1_we0_assign_proc : process(trunc_ln90_reg_1373, ap_CS_fsm_state23, grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_1_we0, ap_CS_fsm_state14, ap_CS_fsm_state24, trunc_ln95_fu_1060_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state24) and (trunc_ln95_fu_1060_p1 = ap_const_lv2_0)) or ((trunc_ln90_reg_1373 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state23)))) then 
            pts_y_1_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            pts_y_1_we0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_1_we0;
        else 
            pts_y_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    pts_y_2_addr_3_gep_fu_470_p3 <= zext_ln89_reg_1341(4 - 1 downto 0);

    pts_y_2_address0_assign_proc : process(ap_CS_fsm_state16, zext_ln89_reg_1341, ap_CS_fsm_state20, ap_CS_fsm_state22, pts_y_2_addr_3_gep_fu_470_p3, ap_CS_fsm_state23, grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_2_address0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_2_address0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_2_address0, ap_CS_fsm_state14, icmp_ln85_1_fu_871_p2, ap_CS_fsm_state25, ap_CS_fsm_state27, zext_ln85_1_fu_896_p1, zext_ln92_fu_1043_p1, zext_ln95_fu_1080_p1, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            pts_y_2_address0 <= zext_ln95_fu_1080_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            pts_y_2_address0 <= zext_ln92_fu_1043_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            pts_y_2_address0 <= pts_y_2_addr_3_gep_fu_470_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            pts_y_2_address0 <= zext_ln89_reg_1341(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln85_1_fu_871_p2 = ap_const_lv1_0))) then 
            pts_y_2_address0 <= zext_ln85_1_fu_896_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            pts_y_2_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            pts_y_2_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            pts_y_2_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_2_address0;
        else 
            pts_y_2_address0 <= "XXXX";
        end if; 
    end process;


    pts_y_2_ce0_assign_proc : process(ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state23, grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_2_ce0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_2_ce0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_2_ce0, ap_CS_fsm_state14, icmp_ln85_1_fu_871_p2, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state24) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln85_1_fu_871_p2 = ap_const_lv1_0)))) then 
            pts_y_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            pts_y_2_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            pts_y_2_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            pts_y_2_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_2_ce0;
        else 
            pts_y_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pts_y_2_d0_assign_proc : process(key_y_reg_1329, ap_CS_fsm_state23, grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_2_d0, ap_CS_fsm_state14, ap_CS_fsm_state24, grp_fu_741_p11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            pts_y_2_d0 <= key_y_reg_1329;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            pts_y_2_d0 <= grp_fu_741_p11;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            pts_y_2_d0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_2_d0;
        else 
            pts_y_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    pts_y_2_we0_assign_proc : process(trunc_ln90_reg_1373, ap_CS_fsm_state23, grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_2_we0, ap_CS_fsm_state14, ap_CS_fsm_state24, trunc_ln95_fu_1060_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state24) and (trunc_ln95_fu_1060_p1 = ap_const_lv2_1)) or ((trunc_ln90_reg_1373 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state23)))) then 
            pts_y_2_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            pts_y_2_we0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_2_we0;
        else 
            pts_y_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    pts_y_3_addr_3_gep_fu_476_p3 <= zext_ln89_reg_1341(4 - 1 downto 0);

    pts_y_3_address0_assign_proc : process(ap_CS_fsm_state16, zext_ln89_reg_1341, ap_CS_fsm_state20, ap_CS_fsm_state22, pts_y_3_addr_3_gep_fu_476_p3, ap_CS_fsm_state23, grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_3_address0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_3_address0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_3_address0, ap_CS_fsm_state14, icmp_ln85_1_fu_871_p2, ap_CS_fsm_state25, ap_CS_fsm_state27, zext_ln85_1_fu_896_p1, zext_ln92_fu_1043_p1, zext_ln95_fu_1080_p1, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            pts_y_3_address0 <= zext_ln95_fu_1080_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            pts_y_3_address0 <= zext_ln92_fu_1043_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            pts_y_3_address0 <= pts_y_3_addr_3_gep_fu_476_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            pts_y_3_address0 <= zext_ln89_reg_1341(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln85_1_fu_871_p2 = ap_const_lv1_0))) then 
            pts_y_3_address0 <= zext_ln85_1_fu_896_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            pts_y_3_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            pts_y_3_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            pts_y_3_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_3_address0;
        else 
            pts_y_3_address0 <= "XXXX";
        end if; 
    end process;


    pts_y_3_ce0_assign_proc : process(ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state23, grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_3_ce0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_3_ce0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_3_ce0, ap_CS_fsm_state14, icmp_ln85_1_fu_871_p2, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state24) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln85_1_fu_871_p2 = ap_const_lv1_0)))) then 
            pts_y_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            pts_y_3_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            pts_y_3_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            pts_y_3_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_3_ce0;
        else 
            pts_y_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pts_y_3_d0_assign_proc : process(key_y_reg_1329, ap_CS_fsm_state23, grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_3_d0, ap_CS_fsm_state14, ap_CS_fsm_state24, grp_fu_741_p11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            pts_y_3_d0 <= key_y_reg_1329;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            pts_y_3_d0 <= grp_fu_741_p11;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            pts_y_3_d0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_3_d0;
        else 
            pts_y_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    pts_y_3_we0_assign_proc : process(trunc_ln90_reg_1373, ap_CS_fsm_state23, grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_3_we0, ap_CS_fsm_state14, ap_CS_fsm_state24, trunc_ln95_fu_1060_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state24) and (trunc_ln95_fu_1060_p1 = ap_const_lv2_2)) or ((trunc_ln90_reg_1373 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state23)))) then 
            pts_y_3_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            pts_y_3_we0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_3_we0;
        else 
            pts_y_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    pts_y_addr_3_gep_fu_458_p3 <= zext_ln89_reg_1341(4 - 1 downto 0);

    pts_y_address0_assign_proc : process(ap_CS_fsm_state16, zext_ln89_reg_1341, ap_CS_fsm_state20, pts_y_addr_3_gep_fu_458_p3, ap_CS_fsm_state22, ap_CS_fsm_state23, grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_address0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_address0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_address0, ap_CS_fsm_state14, icmp_ln85_1_fu_871_p2, ap_CS_fsm_state25, ap_CS_fsm_state27, zext_ln85_1_fu_896_p1, zext_ln92_fu_1043_p1, zext_ln95_fu_1080_p1, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            pts_y_address0 <= zext_ln95_fu_1080_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            pts_y_address0 <= zext_ln92_fu_1043_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            pts_y_address0 <= pts_y_addr_3_gep_fu_458_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            pts_y_address0 <= zext_ln89_reg_1341(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln85_1_fu_871_p2 = ap_const_lv1_0))) then 
            pts_y_address0 <= zext_ln85_1_fu_896_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            pts_y_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            pts_y_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            pts_y_address0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_address0;
        else 
            pts_y_address0 <= "XXXX";
        end if; 
    end process;


    pts_y_ce0_assign_proc : process(ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state23, grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_ce0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_ce0, grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_ce0, ap_CS_fsm_state14, icmp_ln85_1_fu_871_p2, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state24) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln85_1_fu_871_p2 = ap_const_lv1_0)))) then 
            pts_y_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            pts_y_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            pts_y_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            pts_y_ce0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_ce0;
        else 
            pts_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pts_y_d0_assign_proc : process(key_y_reg_1329, ap_CS_fsm_state23, grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_d0, ap_CS_fsm_state14, ap_CS_fsm_state24, grp_fu_741_p11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            pts_y_d0 <= key_y_reg_1329;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            pts_y_d0 <= grp_fu_741_p11;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            pts_y_d0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_d0;
        else 
            pts_y_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    pts_y_we0_assign_proc : process(trunc_ln90_reg_1373, ap_CS_fsm_state23, grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_we0, ap_CS_fsm_state14, ap_CS_fsm_state24, trunc_ln95_fu_1060_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state24) and (trunc_ln95_fu_1060_p1 = ap_const_lv2_3)) or ((trunc_ln90_reg_1373 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_state23)))) then 
            pts_y_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            pts_y_we0 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_we0;
        else 
            pts_y_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln34_cast_fu_809_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln34_reg_1201),32));
    select_ln85_fu_850_p3 <= 
        add_ln85_fu_838_p2 when (icmp_ln85_fu_844_p2(0) = '1') else 
        ap_const_lv31_1;
    t_fu_1111_p2 <= std_logic_vector(unsigned(k_loc_fu_166) + unsigned(ap_const_lv32_1));
    tmp_128_fu_957_p3 <= j_reg_598(31 downto 31);
    tmp_fu_987_p10 <= j_reg_598(2 - 1 downto 0);
    tmp_fu_987_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    trunc_ln47_fu_828_p1 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_count_out(31 - 1 downto 0);
    trunc_ln85_fu_882_p1 <= i_fu_250(2 - 1 downto 0);
    trunc_ln90_1_fu_1011_p1 <= j_reg_598(6 - 1 downto 0);
    trunc_ln90_fu_983_p1 <= j_reg_598(2 - 1 downto 0);
    trunc_ln95_fu_1060_p1 <= j_0_lcssa_ph_reg_608(2 - 1 downto 0);
    zext_ln85_1_fu_896_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1_fu_886_p4),64));
    zext_ln85_fu_908_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(indvars_iv189_fu_246),32));
    zext_ln89_fu_975_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln3_fu_965_p4),64));
    zext_ln92_fu_1043_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln8_reg_1450),64));
    zext_ln95_fu_1080_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln6_fu_1070_p4),64));
end behav;
