ARM GAS  /tmp/ccXARlUH.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"stm32l4xx_hal_rcc_ex.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_RCCEx_PeriphCLKConfig,"ax",%progbits
  20              		.align	2
  21              		.global	HAL_RCCEx_PeriphCLKConfig
  22              		.thumb
  23              		.thumb_func
  25              	HAL_RCCEx_PeriphCLKConfig:
  26              	.LFB125:
  27              		.file 1 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c"
   1:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
   2:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   ******************************************************************************
   3:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @file    stm32l4xx_hal_rcc_ex.c
   4:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @author  MCD Application Team
   5:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @version V1.1.1
   6:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @date    16-October-2015
   7:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief   Extended RCC HAL module driver.
   8:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *          This file provides firmware functions to manage the following
   9:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *          functionalities RCC extended peripheral:
  10:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *           + Extended Peripheral Control functions
  11:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
  12:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   ******************************************************************************
  13:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @attention
  14:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
  15:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * <h2><center>&copy; COPYRIGHT(c) 2015 STMicroelectronics</center></h2>
  16:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
  17:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * Redistribution and use in source and binary forms, with or without modification,
  18:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * are permitted provided that the following conditions are met:
  19:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  20:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *      this list of conditions and the following disclaimer.
  21:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  22:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *      this list of conditions and the following disclaimer in the documentation
  23:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *      and/or other materials provided with the distribution.
  24:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  25:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *      may be used to endorse or promote products derived from this software
  26:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *      without specific prior written permission.
  27:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
  28:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  29:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  30:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  31:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
ARM GAS  /tmp/ccXARlUH.s 			page 2


  32:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  34:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  35:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  36:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  37:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  38:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
  39:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   ******************************************************************************
  40:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
  41:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  42:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Includes ------------------------------------------------------------------*/
  43:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #include "stm32l4xx_hal.h"
  44:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  45:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @addtogroup STM32L4xx_HAL_Driver
  46:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @{
  47:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
  48:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  49:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx RCCEx
  50:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief RCC Extended HAL module driver
  51:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @{
  52:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
  53:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  54:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #ifdef HAL_RCC_MODULE_ENABLED
  55:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  56:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Private typedef -----------------------------------------------------------*/
  57:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Private defines -----------------------------------------------------------*/
  58:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Constants RCCEx Private Constants
  59:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  * @{
  60:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  */
  61:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define PLLSAI1_TIMEOUT_VALUE    1000U /* Timeout value fixed to 100 ms  */
  62:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define PLLSAI2_TIMEOUT_VALUE    1000U /* Timeout value fixed to 100 ms  */
  63:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define PLL_TIMEOUT_VALUE        100U /* Timeout value fixed to 100 ms  */
  64:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  65:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define __LSCO_CLK_ENABLE()   __HAL_RCC_GPIOA_CLK_ENABLE()
  66:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define LSCO_GPIO_PORT        GPIOA
  67:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define LSCO_PIN              GPIO_PIN_2
  68:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
  69:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
  70:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
  71:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  72:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Private macros ------------------------------------------------------------*/
  73:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Private variables ---------------------------------------------------------*/
  74:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Private function prototypes -----------------------------------------------*/
  75:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Functions RCCEx Private Functions
  76:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  * @{
  77:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  */
  78:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PllSai1);
  79:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PllSai1);
  80:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PllSai1);
  81:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI2_ConfigNP(RCC_PLLSAI2InitTypeDef *PllSai2);
  82:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI2_ConfigNR(RCC_PLLSAI2InitTypeDef *PllSai2);
  83:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
  84:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
  85:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
  86:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  87:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Exported functions --------------------------------------------------------*/
  88:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccXARlUH.s 			page 3


  89:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions RCCEx Exported Functions
  90:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @{
  91:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
  92:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  93:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group1 Extended Peripheral Control functions 
  94:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *  @brief  Extended Peripheral Control functions
  95:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *
  96:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @verbatim
  97:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
  98:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 ##### Extended Peripheral Control functions  #####
  99:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
 100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     [..]
 101:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
 102:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     frequencies.
 103:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     [..]
 104:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     (@) Important note: Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to
 105:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         select the RTC clock source; in this case the Backup domain will be reset in
 106:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         order to modify the RTC Clock source, as consequence RTC registers (including
 107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         the backup registers) and RCC_BDCR register are set to their reset values.
 108:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 109:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @endverbatim
 110:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @{
 111:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
 112:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
 113:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Initialize the RCC extended peripherals clocks according to the specified
 114:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         parameters in the RCC_PeriphCLKInitTypeDef.
 115:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PeriphClkInit  pointer to an RCC_PeriphCLKInitTypeDef structure that
 116:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         contains a field PeriphClockSelection which can be a combination of the following value
 117:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RTC  RTC peripheral clock
 118:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC  ADC peripheral clock
 119:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM  DFSDM peripheral clock
 120:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C1  I2C1 peripheral clock
 121:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C2  I2C2 peripheral clock
 122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C3  I2C3 peripheral clock
 123:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM1  LPTIM1 peripheral clock
 124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM2  LPTIM2 peripheral clock
 125:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPUART1  LPUART1 peripheral clock
 126:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RNG  RNG peripheral clock
 127:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI1  SAI1 peripheral clock
 128:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI2  SAI2 peripheral clock
 129:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SDMMC1  SDMMC1 peripheral clock
 130:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SWPMI1  SWPMI1 peripheral clock
 131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART1  USART1 peripheral clock
 132:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART2  USART1 peripheral clock
 133:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART3  USART1 peripheral clock
 134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  USART1 peripheral clock
 135:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5  USART1 peripheral clock
 136:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
 137:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
 138:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select
 139:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         the RTC clock source: in this case the access to Backup domain is enabled.
 140:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
 141:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
 142:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
 143:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 144:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
  28              		.loc 1 144 0
ARM GAS  /tmp/ccXARlUH.s 			page 4


  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 56
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32 0000 80B5     		push	{r7, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 7, -8
  36              		.cfi_offset 14, -4
  37 0002 8EB0     		sub	sp, sp, #56
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 64
  40 0004 00AF     		add	r7, sp, #0
  41              	.LCFI2:
  42              		.cfi_def_cfa_register 7
  43 0006 7860     		str	r0, [r7, #4]
 145:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tmpregister = 0;
  44              		.loc 1 145 0
  45 0008 0023     		movs	r3, #0
  46 000a 7B63     		str	r3, [r7, #52]
 146:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart = 0;
  47              		.loc 1 146 0
  48 000c 0023     		movs	r3, #0
  49 000e FB62     		str	r3, [r7, #44]
 147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
  50              		.loc 1 147 0
  51 0010 0023     		movs	r3, #0
  52 0012 87F83330 		strb	r3, [r7, #51]
 148:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;   /* Final status */
  53              		.loc 1 148 0
  54 0016 0023     		movs	r3, #0
  55 0018 87F83230 		strb	r3, [r7, #50]
 149:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 150:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check the parameters */
 151:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 152:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- SAI1 clock source configuration ---------------------*/
 154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
  56              		.loc 1 154 0
  57 001c 7B68     		ldr	r3, [r7, #4]
  58 001e 1B68     		ldr	r3, [r3]
  59 0020 03F40063 		and	r3, r3, #2048
  60 0024 002B     		cmp	r3, #0
  61 0026 43D0     		beq	.L2
 155:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 156:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 157:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));
 158:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 159:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai1ClockSelection)
  62              		.loc 1 159 0
  63 0028 7B68     		ldr	r3, [r7, #4]
  64 002a 5B6D     		ldr	r3, [r3, #84]
  65 002c B3F5800F 		cmp	r3, #4194304
  66 0030 1CD0     		beq	.L4
  67 0032 B3F5800F 		cmp	r3, #4194304
  68 0036 02D8     		bhi	.L5
  69 0038 002B     		cmp	r3, #0
  70 003a 0ED0     		beq	.L6
ARM GAS  /tmp/ccXARlUH.s 			page 5


  71 003c 1FE0     		b	.L3
  72              	.L5:
  73 003e B3F5000F 		cmp	r3, #8388608
  74 0042 03D0     		beq	.L7
  75 0044 B3F5400F 		cmp	r3, #12582912
  76 0048 1DD0     		beq	.L66
  77 004a 18E0     		b	.L3
  78              	.L7:
 160:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 161:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
 162:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated form System PLL . */
 163:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
  79              		.loc 1 163 0
  80 004c A74A     		ldr	r2, .L68
  81 004e A74B     		ldr	r3, .L68
  82 0050 DB68     		ldr	r3, [r3, #12]
  83 0052 43F48033 		orr	r3, r3, #65536
  84 0056 D360     		str	r3, [r2, #12]
 164:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI1 clock source config set later after clock selection check */
 165:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
  85              		.loc 1 165 0
  86 0058 16E0     		b	.L9
  87              	.L6:
 166:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 167:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1*/
 168:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
 169:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
  88              		.loc 1 169 0
  89 005a 7B68     		ldr	r3, [r7, #4]
  90 005c 0433     		adds	r3, r3, #4
  91 005e 1846     		mov	r0, r3
  92 0060 FFF7FEFF 		bl	RCCEx_PLLSAI1_ConfigNP
  93 0064 0346     		mov	r3, r0
  94 0066 87F83330 		strb	r3, [r7, #51]
 170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI1 clock source config set later after clock selection check */
 171:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
  95              		.loc 1 171 0
  96 006a 0DE0     		b	.L9
  97              	.L4:
 172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
 174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI2 parameters N & P configuration and clock output (PLLSAI2ClockOut) */
 175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI2_ConfigNP(&(PeriphClkInit->PLLSAI2));
  98              		.loc 1 175 0
  99 006c 7B68     		ldr	r3, [r7, #4]
 100 006e 1833     		adds	r3, r3, #24
 101 0070 1846     		mov	r0, r3
 102 0072 FFF7FEFF 		bl	RCCEx_PLLSAI2_ConfigNP
 103 0076 0346     		mov	r3, r0
 104 0078 87F83330 		strb	r3, [r7, #51]
 176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI1 clock source config set later after clock selection check */
 177:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 105              		.loc 1 177 0
 106 007c 04E0     		b	.L9
 107              	.L3:
 178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 179:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PIN:      /* External clock is used as source of SAI1 clock*/
ARM GAS  /tmp/ccXARlUH.s 			page 6


 180:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI1 clock source config set later after clock selection check */
 181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 182:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
 184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 108              		.loc 1 184 0
 109 007e 0123     		movs	r3, #1
 110 0080 87F83330 		strb	r3, [r7, #51]
 185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 111              		.loc 1 185 0
 112 0084 00E0     		b	.L9
 113              	.L66:
 181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 114              		.loc 1 181 0
 115 0086 00BF     		nop
 116              	.L9:
 186:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 117              		.loc 1 188 0
 118 0088 97F83330 		ldrb	r3, [r7, #51]	@ zero_extendqisi2
 119 008c 002B     		cmp	r3, #0
 120 008e 0BD1     		bne	.L10
 189:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Set the source of SAI1 clock*/
 191:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 121              		.loc 1 191 0
 122 0090 9649     		ldr	r1, .L68
 123 0092 964B     		ldr	r3, .L68
 124 0094 D3F88830 		ldr	r3, [r3, #136]
 125 0098 23F44002 		bic	r2, r3, #12582912
 126 009c 7B68     		ldr	r3, [r7, #4]
 127 009e 5B6D     		ldr	r3, [r3, #84]
 128 00a0 1343     		orrs	r3, r3, r2
 129 00a2 C1F88830 		str	r3, [r1, #136]
 130 00a6 03E0     		b	.L2
 131              	.L10:
 192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
 194:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* set overall return value */
 196:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = ret;
 132              		.loc 1 196 0
 133 00a8 97F83330 		ldrb	r3, [r7, #51]
 134 00ac 87F83230 		strb	r3, [r7, #50]
 135              	.L2:
 197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 198:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 200:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- SAI2 clock source configuration ---------------------*/
 201:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 136              		.loc 1 201 0
 137 00b0 7B68     		ldr	r3, [r7, #4]
 138 00b2 1B68     		ldr	r3, [r3]
 139 00b4 03F48053 		and	r3, r3, #4096
 140 00b8 002B     		cmp	r3, #0
 141 00ba 43D0     		beq	.L11
ARM GAS  /tmp/ccXARlUH.s 			page 7


 202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 204:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));
 205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 206:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai2ClockSelection)
 142              		.loc 1 206 0
 143 00bc 7B68     		ldr	r3, [r7, #4]
 144 00be 9B6D     		ldr	r3, [r3, #88]
 145 00c0 B3F1807F 		cmp	r3, #16777216
 146 00c4 1CD0     		beq	.L13
 147 00c6 B3F1807F 		cmp	r3, #16777216
 148 00ca 02D8     		bhi	.L14
 149 00cc 002B     		cmp	r3, #0
 150 00ce 0ED0     		beq	.L15
 151 00d0 1FE0     		b	.L12
 152              	.L14:
 153 00d2 B3F1007F 		cmp	r3, #33554432
 154 00d6 03D0     		beq	.L16
 155 00d8 B3F1407F 		cmp	r3, #50331648
 156 00dc 1DD0     		beq	.L67
 157 00de 18E0     		b	.L12
 158              	.L16:
 207:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 208:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
 209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated form System PLL . */
 210:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 159              		.loc 1 210 0
 160 00e0 824A     		ldr	r2, .L68
 161 00e2 824B     		ldr	r3, .L68
 162 00e4 DB68     		ldr	r3, [r3, #12]
 163 00e6 43F48033 		orr	r3, r3, #65536
 164 00ea D360     		str	r3, [r2, #12]
 211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI2 clock source config set later after clock selection check */
 212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 165              		.loc 1 212 0
 166 00ec 16E0     		b	.L18
 167              	.L15:
 213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 214:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
 215:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
 216:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 168              		.loc 1 216 0
 169 00ee 7B68     		ldr	r3, [r7, #4]
 170 00f0 0433     		adds	r3, r3, #4
 171 00f2 1846     		mov	r0, r3
 172 00f4 FFF7FEFF 		bl	RCCEx_PLLSAI1_ConfigNP
 173 00f8 0346     		mov	r3, r0
 174 00fa 87F83330 		strb	r3, [r7, #51]
 217:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI2 clock source config set later after clock selection check */
 218:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 175              		.loc 1 218 0
 176 00fe 0DE0     		b	.L18
 177              	.L13:
 219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 220:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
 221:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI2 parameters N & P configuration and clock output (PLLSAI2ClockOut) */
 222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI2_ConfigNP(&(PeriphClkInit->PLLSAI2));
ARM GAS  /tmp/ccXARlUH.s 			page 8


 178              		.loc 1 222 0
 179 0100 7B68     		ldr	r3, [r7, #4]
 180 0102 1833     		adds	r3, r3, #24
 181 0104 1846     		mov	r0, r3
 182 0106 FFF7FEFF 		bl	RCCEx_PLLSAI2_ConfigNP
 183 010a 0346     		mov	r3, r0
 184 010c 87F83330 		strb	r3, [r7, #51]
 223:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI2 clock source config set later after clock selection check */
 224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 185              		.loc 1 224 0
 186 0110 04E0     		b	.L18
 187              	.L12:
 225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 226:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI2CLKSOURCE_PIN:      /* External clock is used as source of SAI2 clock*/
 227:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI2 clock source config set later after clock selection check */
 228:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 229:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 230:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
 231:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 188              		.loc 1 231 0
 189 0112 0123     		movs	r3, #1
 190 0114 87F83330 		strb	r3, [r7, #51]
 232:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 191              		.loc 1 232 0
 192 0118 00E0     		b	.L18
 193              	.L67:
 228:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 194              		.loc 1 228 0
 195 011a 00BF     		nop
 196              	.L18:
 233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 234:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 197              		.loc 1 235 0
 198 011c 97F83330 		ldrb	r3, [r7, #51]	@ zero_extendqisi2
 199 0120 002B     		cmp	r3, #0
 200 0122 0BD1     		bne	.L19
 236:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Set the source of SAI2 clock*/
 238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 201              		.loc 1 238 0
 202 0124 7149     		ldr	r1, .L68
 203 0126 714B     		ldr	r3, .L68
 204 0128 D3F88830 		ldr	r3, [r3, #136]
 205 012c 23F04072 		bic	r2, r3, #50331648
 206 0130 7B68     		ldr	r3, [r7, #4]
 207 0132 9B6D     		ldr	r3, [r3, #88]
 208 0134 1343     		orrs	r3, r3, r2
 209 0136 C1F88830 		str	r3, [r1, #136]
 210 013a 03E0     		b	.L11
 211              	.L19:
 239:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 240:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
 241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 242:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* set overall return value */
 243:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = ret;
 212              		.loc 1 243 0
ARM GAS  /tmp/ccXARlUH.s 			page 9


 213 013c 97F83330 		ldrb	r3, [r7, #51]
 214 0140 87F83230 		strb	r3, [r7, #50]
 215              	.L11:
 244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 245:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 247:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- RTC clock source configuration ----------------------*/
 248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 216              		.loc 1 248 0
 217 0144 7B68     		ldr	r3, [r7, #4]
 218 0146 1B68     		ldr	r3, [r3]
 219 0148 03F40033 		and	r3, r3, #131072
 220 014c 002B     		cmp	r3, #0
 221 014e 00F0DF80 		beq	.L20
 222              	.LBB154:
 249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     FlagStatus       pwrclkchanged = RESET;
 223              		.loc 1 250 0
 224 0152 0023     		movs	r3, #0
 225 0154 87F83130 		strb	r3, [r7, #49]
 251:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     
 252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check for RTC Parameters used to output RTCCLK */
 253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 254:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 255:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable Power Clock */
 256:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 226              		.loc 1 256 0
 227 0158 644B     		ldr	r3, .L68
 228 015a 9B6D     		ldr	r3, [r3, #88]
 229 015c 03F08053 		and	r3, r3, #268435456
 230 0160 002B     		cmp	r3, #0
 231 0162 0ED1     		bne	.L21
 232              	.LBB155:
 257:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 258:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 233              		.loc 1 258 0
 234 0164 614A     		ldr	r2, .L68
 235 0166 614B     		ldr	r3, .L68
 236 0168 9B6D     		ldr	r3, [r3, #88]
 237 016a 43F08053 		orr	r3, r3, #268435456
 238 016e 9365     		str	r3, [r2, #88]
 239 0170 5E4B     		ldr	r3, .L68
 240 0172 9B6D     		ldr	r3, [r3, #88]
 241 0174 03F08053 		and	r3, r3, #268435456
 242 0178 BB60     		str	r3, [r7, #8]
 243 017a BB68     		ldr	r3, [r7, #8]
 244              	.LBE155:
 259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       pwrclkchanged = SET;
 245              		.loc 1 259 0
 246 017c 0123     		movs	r3, #1
 247 017e 87F83130 		strb	r3, [r7, #49]
 248              	.L21:
 260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable write access to Backup domain */
 263:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     SET_BIT(PWR->CR1, PWR_CR1_DBP);
 249              		.loc 1 263 0
ARM GAS  /tmp/ccXARlUH.s 			page 10


 250 0182 5B4A     		ldr	r2, .L68+4
 251 0184 5A4B     		ldr	r3, .L68+4
 252 0186 1B68     		ldr	r3, [r3]
 253 0188 43F48073 		orr	r3, r3, #256
 254 018c 1360     		str	r3, [r2]
 264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 265:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait for Backup domain Write protection disable */
 266:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 255              		.loc 1 266 0
 256 018e FFF7FEFF 		bl	HAL_GetTick
 257 0192 F862     		str	r0, [r7, #44]
 267:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 258              		.loc 1 268 0
 259 0194 0AE0     		b	.L22
 260              	.L24:
 269:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 270:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 261              		.loc 1 270 0
 262 0196 FFF7FEFF 		bl	HAL_GetTick
 263 019a 0246     		mov	r2, r0
 264 019c FB6A     		ldr	r3, [r7, #44]
 265 019e D31A     		subs	r3, r2, r3
 266 01a0 642B     		cmp	r3, #100
 267 01a2 03D9     		bls	.L22
 271:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 272:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         ret = HAL_TIMEOUT;
 268              		.loc 1 272 0
 269 01a4 0323     		movs	r3, #3
 270 01a6 87F83330 		strb	r3, [r7, #51]
 273:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 271              		.loc 1 273 0
 272 01aa 05E0     		b	.L23
 273              	.L22:
 268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 274              		.loc 1 268 0
 275 01ac 504B     		ldr	r3, .L68+4
 276 01ae 1B68     		ldr	r3, [r3]
 277 01b0 03F48073 		and	r3, r3, #256
 278 01b4 002B     		cmp	r3, #0
 279 01b6 EED0     		beq	.L24
 280              	.L23:
 274:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 275:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 276:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 277:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 281              		.loc 1 277 0
 282 01b8 97F83330 		ldrb	r3, [r7, #51]	@ zero_extendqisi2
 283 01bc 002B     		cmp	r3, #0
 284 01be 40F09980 		bne	.L25
 278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     { 
 279:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Reset the Backup domain only if the RTC Clock source selection is modified */
 280:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL) != PeriphClkInit->RTCClockSelection)
 285              		.loc 1 280 0
 286 01c2 4A4B     		ldr	r3, .L68
 287 01c4 D3F89030 		ldr	r3, [r3, #144]
 288 01c8 03F44072 		and	r2, r3, #768
ARM GAS  /tmp/ccXARlUH.s 			page 11


 289 01cc 7B68     		ldr	r3, [r7, #4]
 290 01ce 5B6F     		ldr	r3, [r3, #116]
 291 01d0 9A42     		cmp	r2, r3
 292 01d2 19D0     		beq	.L26
 281:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Store the content of BDCR register before the reset of Backup Domain */
 283:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 293              		.loc 1 283 0
 294 01d4 454B     		ldr	r3, .L68
 295 01d6 D3F89030 		ldr	r3, [r3, #144]
 296 01da 23F44073 		bic	r3, r3, #768
 297 01de 7B63     		str	r3, [r7, #52]
 284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* RTC Clock selection can be changed only if the Backup Domain is reset */
 285:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_FORCE();
 298              		.loc 1 285 0
 299 01e0 424A     		ldr	r2, .L68
 300 01e2 424B     		ldr	r3, .L68
 301 01e4 D3F89030 		ldr	r3, [r3, #144]
 302 01e8 43F48033 		orr	r3, r3, #65536
 303 01ec C2F89030 		str	r3, [r2, #144]
 286:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_RELEASE();
 304              		.loc 1 286 0
 305 01f0 3E4A     		ldr	r2, .L68
 306 01f2 3E4B     		ldr	r3, .L68
 307 01f4 D3F89030 		ldr	r3, [r3, #144]
 308 01f8 23F48033 		bic	r3, r3, #65536
 309 01fc C2F89030 		str	r3, [r2, #144]
 287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Restore the Content of BDCR register */
 288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         RCC->BDCR = tmpregister;
 310              		.loc 1 288 0
 311 0200 3A4A     		ldr	r2, .L68
 312 0202 7B6B     		ldr	r3, [r7, #52]
 313 0204 C2F89030 		str	r3, [r2, #144]
 314              	.L26:
 289:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 291:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
 292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 315              		.loc 1 292 0
 316 0208 7B6B     		ldr	r3, [r7, #52]
 317 020a 03F00203 		and	r3, r3, #2
 318 020e 002B     		cmp	r3, #0
 319 0210 57D0     		beq	.L27
 293:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get Start Tick*/
 295:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         tickstart = HAL_GetTick();
 320              		.loc 1 295 0
 321 0212 FFF7FEFF 		bl	HAL_GetTick
 322 0216 F862     		str	r0, [r7, #44]
 296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Wait till LSE is ready */
 298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 323              		.loc 1 298 0
 324 0218 0CE0     		b	.L28
 325              	.L39:
 299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
ARM GAS  /tmp/ccXARlUH.s 			page 12


 326              		.loc 1 300 0
 327 021a FFF7FEFF 		bl	HAL_GetTick
 328 021e 0246     		mov	r2, r0
 329 0220 FB6A     		ldr	r3, [r7, #44]
 330 0222 D31A     		subs	r3, r2, r3
 331 0224 41F28832 		movw	r2, #5000
 332 0228 9342     		cmp	r3, r2
 333 022a 03D9     		bls	.L28
 301:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             ret = HAL_TIMEOUT;
 334              		.loc 1 302 0
 335 022c 0323     		movs	r3, #3
 336 022e 87F83330 		strb	r3, [r7, #51]
 303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             break;
 337              		.loc 1 303 0
 338 0232 46E0     		b	.L27
 339              	.L28:
 340 0234 0223     		movs	r3, #2
 341 0236 BB62     		str	r3, [r7, #40]
 342              	.LBB156:
 343              	.LBB157:
 344              		.file 2 "Drivers/CMSIS/Include/core_cmInstr.h"
   1:Drivers/CMSIS/Include/core_cmInstr.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:Drivers/CMSIS/Include/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:Drivers/CMSIS/Include/core_cmInstr.h ****  * @version  V4.10
   5:Drivers/CMSIS/Include/core_cmInstr.h ****  * @date     18. March 2015
   6:Drivers/CMSIS/Include/core_cmInstr.h ****  *
   7:Drivers/CMSIS/Include/core_cmInstr.h ****  * @note
   8:Drivers/CMSIS/Include/core_cmInstr.h ****  *
   9:Drivers/CMSIS/Include/core_cmInstr.h ****  ******************************************************************************/
  10:Drivers/CMSIS/Include/core_cmInstr.h **** /* Copyright (c) 2009 - 2014 ARM LIMITED
  11:Drivers/CMSIS/Include/core_cmInstr.h **** 
  12:Drivers/CMSIS/Include/core_cmInstr.h ****    All rights reserved.
  13:Drivers/CMSIS/Include/core_cmInstr.h ****    Redistribution and use in source and binary forms, with or without
  14:Drivers/CMSIS/Include/core_cmInstr.h ****    modification, are permitted provided that the following conditions are met:
  15:Drivers/CMSIS/Include/core_cmInstr.h ****    - Redistributions of source code must retain the above copyright
  16:Drivers/CMSIS/Include/core_cmInstr.h ****      notice, this list of conditions and the following disclaimer.
  17:Drivers/CMSIS/Include/core_cmInstr.h ****    - Redistributions in binary form must reproduce the above copyright
  18:Drivers/CMSIS/Include/core_cmInstr.h ****      notice, this list of conditions and the following disclaimer in the
  19:Drivers/CMSIS/Include/core_cmInstr.h ****      documentation and/or other materials provided with the distribution.
  20:Drivers/CMSIS/Include/core_cmInstr.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:Drivers/CMSIS/Include/core_cmInstr.h ****      to endorse or promote products derived from this software without
  22:Drivers/CMSIS/Include/core_cmInstr.h ****      specific prior written permission.
  23:Drivers/CMSIS/Include/core_cmInstr.h ****    *
  24:Drivers/CMSIS/Include/core_cmInstr.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:Drivers/CMSIS/Include/core_cmInstr.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:Drivers/CMSIS/Include/core_cmInstr.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:Drivers/CMSIS/Include/core_cmInstr.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:Drivers/CMSIS/Include/core_cmInstr.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:Drivers/CMSIS/Include/core_cmInstr.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:Drivers/CMSIS/Include/core_cmInstr.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:Drivers/CMSIS/Include/core_cmInstr.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:Drivers/CMSIS/Include/core_cmInstr.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:Drivers/CMSIS/Include/core_cmInstr.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:Drivers/CMSIS/Include/core_cmInstr.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:Drivers/CMSIS/Include/core_cmInstr.h ****    ---------------------------------------------------------------------------*/
ARM GAS  /tmp/ccXARlUH.s 			page 13


  36:Drivers/CMSIS/Include/core_cmInstr.h **** 
  37:Drivers/CMSIS/Include/core_cmInstr.h **** 
  38:Drivers/CMSIS/Include/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  39:Drivers/CMSIS/Include/core_cmInstr.h **** #define __CORE_CMINSTR_H
  40:Drivers/CMSIS/Include/core_cmInstr.h **** 
  41:Drivers/CMSIS/Include/core_cmInstr.h **** 
  42:Drivers/CMSIS/Include/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  43:Drivers/CMSIS/Include/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  44:Drivers/CMSIS/Include/core_cmInstr.h ****   Access to dedicated instructions
  45:Drivers/CMSIS/Include/core_cmInstr.h ****   @{
  46:Drivers/CMSIS/Include/core_cmInstr.h **** */
  47:Drivers/CMSIS/Include/core_cmInstr.h **** 
  48:Drivers/CMSIS/Include/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  49:Drivers/CMSIS/Include/core_cmInstr.h **** /* ARM armcc specific functions */
  50:Drivers/CMSIS/Include/core_cmInstr.h **** 
  51:Drivers/CMSIS/Include/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  52:Drivers/CMSIS/Include/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  53:Drivers/CMSIS/Include/core_cmInstr.h **** #endif
  54:Drivers/CMSIS/Include/core_cmInstr.h **** 
  55:Drivers/CMSIS/Include/core_cmInstr.h **** 
  56:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  No Operation
  57:Drivers/CMSIS/Include/core_cmInstr.h **** 
  58:Drivers/CMSIS/Include/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  59:Drivers/CMSIS/Include/core_cmInstr.h ****  */
  60:Drivers/CMSIS/Include/core_cmInstr.h **** #define __NOP                             __nop
  61:Drivers/CMSIS/Include/core_cmInstr.h **** 
  62:Drivers/CMSIS/Include/core_cmInstr.h **** 
  63:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Wait For Interrupt
  64:Drivers/CMSIS/Include/core_cmInstr.h **** 
  65:Drivers/CMSIS/Include/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  66:Drivers/CMSIS/Include/core_cmInstr.h ****     until one of a number of events occurs.
  67:Drivers/CMSIS/Include/core_cmInstr.h ****  */
  68:Drivers/CMSIS/Include/core_cmInstr.h **** #define __WFI                             __wfi
  69:Drivers/CMSIS/Include/core_cmInstr.h **** 
  70:Drivers/CMSIS/Include/core_cmInstr.h **** 
  71:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Wait For Event
  72:Drivers/CMSIS/Include/core_cmInstr.h **** 
  73:Drivers/CMSIS/Include/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  74:Drivers/CMSIS/Include/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  75:Drivers/CMSIS/Include/core_cmInstr.h ****  */
  76:Drivers/CMSIS/Include/core_cmInstr.h **** #define __WFE                             __wfe
  77:Drivers/CMSIS/Include/core_cmInstr.h **** 
  78:Drivers/CMSIS/Include/core_cmInstr.h **** 
  79:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Send Event
  80:Drivers/CMSIS/Include/core_cmInstr.h **** 
  81:Drivers/CMSIS/Include/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  82:Drivers/CMSIS/Include/core_cmInstr.h ****  */
  83:Drivers/CMSIS/Include/core_cmInstr.h **** #define __SEV                             __sev
  84:Drivers/CMSIS/Include/core_cmInstr.h **** 
  85:Drivers/CMSIS/Include/core_cmInstr.h **** 
  86:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  87:Drivers/CMSIS/Include/core_cmInstr.h **** 
  88:Drivers/CMSIS/Include/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
  89:Drivers/CMSIS/Include/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
  90:Drivers/CMSIS/Include/core_cmInstr.h ****     memory, after the instruction has been completed.
  91:Drivers/CMSIS/Include/core_cmInstr.h ****  */
  92:Drivers/CMSIS/Include/core_cmInstr.h **** #define __ISB() do {\
ARM GAS  /tmp/ccXARlUH.s 			page 14


  93:Drivers/CMSIS/Include/core_cmInstr.h ****                    __schedule_barrier();\
  94:Drivers/CMSIS/Include/core_cmInstr.h ****                    __isb(0xF);\
  95:Drivers/CMSIS/Include/core_cmInstr.h ****                    __schedule_barrier();\
  96:Drivers/CMSIS/Include/core_cmInstr.h ****                 } while (0)
  97:Drivers/CMSIS/Include/core_cmInstr.h **** 
  98:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  99:Drivers/CMSIS/Include/core_cmInstr.h **** 
 100:Drivers/CMSIS/Include/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
 101:Drivers/CMSIS/Include/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 102:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 103:Drivers/CMSIS/Include/core_cmInstr.h **** #define __DSB() do {\
 104:Drivers/CMSIS/Include/core_cmInstr.h ****                    __schedule_barrier();\
 105:Drivers/CMSIS/Include/core_cmInstr.h ****                    __dsb(0xF);\
 106:Drivers/CMSIS/Include/core_cmInstr.h ****                    __schedule_barrier();\
 107:Drivers/CMSIS/Include/core_cmInstr.h ****                 } while (0)
 108:Drivers/CMSIS/Include/core_cmInstr.h **** 
 109:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Data Memory Barrier
 110:Drivers/CMSIS/Include/core_cmInstr.h **** 
 111:Drivers/CMSIS/Include/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
 112:Drivers/CMSIS/Include/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 113:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 114:Drivers/CMSIS/Include/core_cmInstr.h **** #define __DMB() do {\
 115:Drivers/CMSIS/Include/core_cmInstr.h ****                    __schedule_barrier();\
 116:Drivers/CMSIS/Include/core_cmInstr.h ****                    __dmb(0xF);\
 117:Drivers/CMSIS/Include/core_cmInstr.h ****                    __schedule_barrier();\
 118:Drivers/CMSIS/Include/core_cmInstr.h ****                 } while (0)
 119:Drivers/CMSIS/Include/core_cmInstr.h **** 
 120:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
 121:Drivers/CMSIS/Include/core_cmInstr.h **** 
 122:Drivers/CMSIS/Include/core_cmInstr.h ****     This function reverses the byte order in integer value.
 123:Drivers/CMSIS/Include/core_cmInstr.h **** 
 124:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 125:Drivers/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 126:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 127:Drivers/CMSIS/Include/core_cmInstr.h **** #define __REV                             __rev
 128:Drivers/CMSIS/Include/core_cmInstr.h **** 
 129:Drivers/CMSIS/Include/core_cmInstr.h **** 
 130:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 131:Drivers/CMSIS/Include/core_cmInstr.h **** 
 132:Drivers/CMSIS/Include/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 133:Drivers/CMSIS/Include/core_cmInstr.h **** 
 134:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 135:Drivers/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 136:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 137:Drivers/CMSIS/Include/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 138:Drivers/CMSIS/Include/core_cmInstr.h **** __attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
 139:Drivers/CMSIS/Include/core_cmInstr.h **** {
 140:Drivers/CMSIS/Include/core_cmInstr.h ****   rev16 r0, r0
 141:Drivers/CMSIS/Include/core_cmInstr.h ****   bx lr
 142:Drivers/CMSIS/Include/core_cmInstr.h **** }
 143:Drivers/CMSIS/Include/core_cmInstr.h **** #endif
 144:Drivers/CMSIS/Include/core_cmInstr.h **** 
 145:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 146:Drivers/CMSIS/Include/core_cmInstr.h **** 
 147:Drivers/CMSIS/Include/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 148:Drivers/CMSIS/Include/core_cmInstr.h **** 
 149:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
ARM GAS  /tmp/ccXARlUH.s 			page 15


 150:Drivers/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 151:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 152:Drivers/CMSIS/Include/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 153:Drivers/CMSIS/Include/core_cmInstr.h **** __attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
 154:Drivers/CMSIS/Include/core_cmInstr.h **** {
 155:Drivers/CMSIS/Include/core_cmInstr.h ****   revsh r0, r0
 156:Drivers/CMSIS/Include/core_cmInstr.h ****   bx lr
 157:Drivers/CMSIS/Include/core_cmInstr.h **** }
 158:Drivers/CMSIS/Include/core_cmInstr.h **** #endif
 159:Drivers/CMSIS/Include/core_cmInstr.h **** 
 160:Drivers/CMSIS/Include/core_cmInstr.h **** 
 161:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Rotate Right in unsigned value (32 bit)
 162:Drivers/CMSIS/Include/core_cmInstr.h **** 
 163:Drivers/CMSIS/Include/core_cmInstr.h ****     This function Rotate Right (immediate) provides the value of the contents of a register rotated
 164:Drivers/CMSIS/Include/core_cmInstr.h **** 
 165:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to rotate
 166:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Number of Bits to rotate
 167:Drivers/CMSIS/Include/core_cmInstr.h ****     \return               Rotated value
 168:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 169:Drivers/CMSIS/Include/core_cmInstr.h **** #define __ROR                             __ror
 170:Drivers/CMSIS/Include/core_cmInstr.h **** 
 171:Drivers/CMSIS/Include/core_cmInstr.h **** 
 172:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Breakpoint
 173:Drivers/CMSIS/Include/core_cmInstr.h **** 
 174:Drivers/CMSIS/Include/core_cmInstr.h ****     This function causes the processor to enter Debug state.
 175:Drivers/CMSIS/Include/core_cmInstr.h ****     Debug tools can use this to investigate system state when the instruction at a particular addre
 176:Drivers/CMSIS/Include/core_cmInstr.h **** 
 177:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  is ignored by the processor.
 178:Drivers/CMSIS/Include/core_cmInstr.h ****                    If required, a debugger can use it to store additional information about the bre
 179:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 180:Drivers/CMSIS/Include/core_cmInstr.h **** #define __BKPT(value)                       __breakpoint(value)
 181:Drivers/CMSIS/Include/core_cmInstr.h **** 
 182:Drivers/CMSIS/Include/core_cmInstr.h **** 
 183:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse bit order of value
 184:Drivers/CMSIS/Include/core_cmInstr.h **** 
 185:Drivers/CMSIS/Include/core_cmInstr.h ****     This function reverses the bit order of the given value.
 186:Drivers/CMSIS/Include/core_cmInstr.h **** 
 187:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 188:Drivers/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 189:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 190:Drivers/CMSIS/Include/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
 191:Drivers/CMSIS/Include/core_cmInstr.h ****   #define __RBIT                          __rbit
 192:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 193:Drivers/CMSIS/Include/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 194:Drivers/CMSIS/Include/core_cmInstr.h **** {
 195:Drivers/CMSIS/Include/core_cmInstr.h ****   uint32_t result;
 196:Drivers/CMSIS/Include/core_cmInstr.h ****   int32_t s = 4 /*sizeof(v)*/ * 8 - 1; // extra shift needed at end
 197:Drivers/CMSIS/Include/core_cmInstr.h **** 
 198:Drivers/CMSIS/Include/core_cmInstr.h ****   result = value;                      // r will be reversed bits of v; first get LSB of v
 199:Drivers/CMSIS/Include/core_cmInstr.h ****   for (value >>= 1; value; value >>= 1)
 200:Drivers/CMSIS/Include/core_cmInstr.h ****   {
 201:Drivers/CMSIS/Include/core_cmInstr.h ****     result <<= 1;
 202:Drivers/CMSIS/Include/core_cmInstr.h ****     result |= value & 1;
 203:Drivers/CMSIS/Include/core_cmInstr.h ****     s--;
 204:Drivers/CMSIS/Include/core_cmInstr.h ****   }
 205:Drivers/CMSIS/Include/core_cmInstr.h ****   result <<= s;                       // shift when v's highest bits are zero
 206:Drivers/CMSIS/Include/core_cmInstr.h ****   return(result);
ARM GAS  /tmp/ccXARlUH.s 			page 16


 207:Drivers/CMSIS/Include/core_cmInstr.h **** }
 208:Drivers/CMSIS/Include/core_cmInstr.h **** #endif
 209:Drivers/CMSIS/Include/core_cmInstr.h **** 
 210:Drivers/CMSIS/Include/core_cmInstr.h **** 
 211:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Count leading zeros
 212:Drivers/CMSIS/Include/core_cmInstr.h **** 
 213:Drivers/CMSIS/Include/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 214:Drivers/CMSIS/Include/core_cmInstr.h **** 
 215:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 216:Drivers/CMSIS/Include/core_cmInstr.h ****     \return             number of leading zeros in value
 217:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 218:Drivers/CMSIS/Include/core_cmInstr.h **** #define __CLZ                             __clz
 219:Drivers/CMSIS/Include/core_cmInstr.h **** 
 220:Drivers/CMSIS/Include/core_cmInstr.h **** 
 221:Drivers/CMSIS/Include/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
 222:Drivers/CMSIS/Include/core_cmInstr.h **** 
 223:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 224:Drivers/CMSIS/Include/core_cmInstr.h **** 
 225:Drivers/CMSIS/Include/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 8 bit value.
 226:Drivers/CMSIS/Include/core_cmInstr.h **** 
 227:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 228:Drivers/CMSIS/Include/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 229:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 230:Drivers/CMSIS/Include/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 231:Drivers/CMSIS/Include/core_cmInstr.h **** 
 232:Drivers/CMSIS/Include/core_cmInstr.h **** 
 233:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 234:Drivers/CMSIS/Include/core_cmInstr.h **** 
 235:Drivers/CMSIS/Include/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 16 bit values.
 236:Drivers/CMSIS/Include/core_cmInstr.h **** 
 237:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 238:Drivers/CMSIS/Include/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 239:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 240:Drivers/CMSIS/Include/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 241:Drivers/CMSIS/Include/core_cmInstr.h **** 
 242:Drivers/CMSIS/Include/core_cmInstr.h **** 
 243:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 244:Drivers/CMSIS/Include/core_cmInstr.h **** 
 245:Drivers/CMSIS/Include/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 32 bit values.
 246:Drivers/CMSIS/Include/core_cmInstr.h **** 
 247:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 248:Drivers/CMSIS/Include/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 249:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 250:Drivers/CMSIS/Include/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 251:Drivers/CMSIS/Include/core_cmInstr.h **** 
 252:Drivers/CMSIS/Include/core_cmInstr.h **** 
 253:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 254:Drivers/CMSIS/Include/core_cmInstr.h **** 
 255:Drivers/CMSIS/Include/core_cmInstr.h ****     This function executes a exclusive STR instruction for 8 bit values.
 256:Drivers/CMSIS/Include/core_cmInstr.h **** 
 257:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 258:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 259:Drivers/CMSIS/Include/core_cmInstr.h ****     \return          0  Function succeeded
 260:Drivers/CMSIS/Include/core_cmInstr.h ****     \return          1  Function failed
 261:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 262:Drivers/CMSIS/Include/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 263:Drivers/CMSIS/Include/core_cmInstr.h **** 
ARM GAS  /tmp/ccXARlUH.s 			page 17


 264:Drivers/CMSIS/Include/core_cmInstr.h **** 
 265:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 266:Drivers/CMSIS/Include/core_cmInstr.h **** 
 267:Drivers/CMSIS/Include/core_cmInstr.h ****     This function executes a exclusive STR instruction for 16 bit values.
 268:Drivers/CMSIS/Include/core_cmInstr.h **** 
 269:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 270:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 271:Drivers/CMSIS/Include/core_cmInstr.h ****     \return          0  Function succeeded
 272:Drivers/CMSIS/Include/core_cmInstr.h ****     \return          1  Function failed
 273:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 274:Drivers/CMSIS/Include/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 275:Drivers/CMSIS/Include/core_cmInstr.h **** 
 276:Drivers/CMSIS/Include/core_cmInstr.h **** 
 277:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 278:Drivers/CMSIS/Include/core_cmInstr.h **** 
 279:Drivers/CMSIS/Include/core_cmInstr.h ****     This function executes a exclusive STR instruction for 32 bit values.
 280:Drivers/CMSIS/Include/core_cmInstr.h **** 
 281:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 282:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 283:Drivers/CMSIS/Include/core_cmInstr.h ****     \return          0  Function succeeded
 284:Drivers/CMSIS/Include/core_cmInstr.h ****     \return          1  Function failed
 285:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 286:Drivers/CMSIS/Include/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 287:Drivers/CMSIS/Include/core_cmInstr.h **** 
 288:Drivers/CMSIS/Include/core_cmInstr.h **** 
 289:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 290:Drivers/CMSIS/Include/core_cmInstr.h **** 
 291:Drivers/CMSIS/Include/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 292:Drivers/CMSIS/Include/core_cmInstr.h **** 
 293:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 294:Drivers/CMSIS/Include/core_cmInstr.h **** #define __CLREX                           __clrex
 295:Drivers/CMSIS/Include/core_cmInstr.h **** 
 296:Drivers/CMSIS/Include/core_cmInstr.h **** 
 297:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Signed Saturate
 298:Drivers/CMSIS/Include/core_cmInstr.h **** 
 299:Drivers/CMSIS/Include/core_cmInstr.h ****     This function saturates a signed value.
 300:Drivers/CMSIS/Include/core_cmInstr.h **** 
 301:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 302:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 303:Drivers/CMSIS/Include/core_cmInstr.h ****     \return             Saturated value
 304:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 305:Drivers/CMSIS/Include/core_cmInstr.h **** #define __SSAT                            __ssat
 306:Drivers/CMSIS/Include/core_cmInstr.h **** 
 307:Drivers/CMSIS/Include/core_cmInstr.h **** 
 308:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Unsigned Saturate
 309:Drivers/CMSIS/Include/core_cmInstr.h **** 
 310:Drivers/CMSIS/Include/core_cmInstr.h ****     This function saturates an unsigned value.
 311:Drivers/CMSIS/Include/core_cmInstr.h **** 
 312:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 313:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 314:Drivers/CMSIS/Include/core_cmInstr.h ****     \return             Saturated value
 315:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 316:Drivers/CMSIS/Include/core_cmInstr.h **** #define __USAT                            __usat
 317:Drivers/CMSIS/Include/core_cmInstr.h **** 
 318:Drivers/CMSIS/Include/core_cmInstr.h **** 
 319:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Rotate Right with Extend (32 bit)
 320:Drivers/CMSIS/Include/core_cmInstr.h **** 
ARM GAS  /tmp/ccXARlUH.s 			page 18


 321:Drivers/CMSIS/Include/core_cmInstr.h ****     This function moves each bit of a bitstring right by one bit.
 322:Drivers/CMSIS/Include/core_cmInstr.h ****     The carry input is shifted in at the left end of the bitstring.
 323:Drivers/CMSIS/Include/core_cmInstr.h **** 
 324:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to rotate
 325:Drivers/CMSIS/Include/core_cmInstr.h ****     \return               Rotated value
 326:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 327:Drivers/CMSIS/Include/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 328:Drivers/CMSIS/Include/core_cmInstr.h **** __attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint32_t value)
 329:Drivers/CMSIS/Include/core_cmInstr.h **** {
 330:Drivers/CMSIS/Include/core_cmInstr.h ****   rrx r0, r0
 331:Drivers/CMSIS/Include/core_cmInstr.h ****   bx lr
 332:Drivers/CMSIS/Include/core_cmInstr.h **** }
 333:Drivers/CMSIS/Include/core_cmInstr.h **** #endif
 334:Drivers/CMSIS/Include/core_cmInstr.h **** 
 335:Drivers/CMSIS/Include/core_cmInstr.h **** 
 336:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  LDRT Unprivileged (8 bit)
 337:Drivers/CMSIS/Include/core_cmInstr.h **** 
 338:Drivers/CMSIS/Include/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 8 bit value.
 339:Drivers/CMSIS/Include/core_cmInstr.h **** 
 340:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 341:Drivers/CMSIS/Include/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 342:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 343:Drivers/CMSIS/Include/core_cmInstr.h **** #define __LDRBT(ptr)                      ((uint8_t )  __ldrt(ptr))
 344:Drivers/CMSIS/Include/core_cmInstr.h **** 
 345:Drivers/CMSIS/Include/core_cmInstr.h **** 
 346:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  LDRT Unprivileged (16 bit)
 347:Drivers/CMSIS/Include/core_cmInstr.h **** 
 348:Drivers/CMSIS/Include/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 16 bit values.
 349:Drivers/CMSIS/Include/core_cmInstr.h **** 
 350:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 351:Drivers/CMSIS/Include/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 352:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 353:Drivers/CMSIS/Include/core_cmInstr.h **** #define __LDRHT(ptr)                      ((uint16_t)  __ldrt(ptr))
 354:Drivers/CMSIS/Include/core_cmInstr.h **** 
 355:Drivers/CMSIS/Include/core_cmInstr.h **** 
 356:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  LDRT Unprivileged (32 bit)
 357:Drivers/CMSIS/Include/core_cmInstr.h **** 
 358:Drivers/CMSIS/Include/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 32 bit values.
 359:Drivers/CMSIS/Include/core_cmInstr.h **** 
 360:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 361:Drivers/CMSIS/Include/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 362:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 363:Drivers/CMSIS/Include/core_cmInstr.h **** #define __LDRT(ptr)                       ((uint32_t ) __ldrt(ptr))
 364:Drivers/CMSIS/Include/core_cmInstr.h **** 
 365:Drivers/CMSIS/Include/core_cmInstr.h **** 
 366:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  STRT Unprivileged (8 bit)
 367:Drivers/CMSIS/Include/core_cmInstr.h **** 
 368:Drivers/CMSIS/Include/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 8 bit values.
 369:Drivers/CMSIS/Include/core_cmInstr.h **** 
 370:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 371:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 372:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 373:Drivers/CMSIS/Include/core_cmInstr.h **** #define __STRBT(value, ptr)               __strt(value, ptr)
 374:Drivers/CMSIS/Include/core_cmInstr.h **** 
 375:Drivers/CMSIS/Include/core_cmInstr.h **** 
 376:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  STRT Unprivileged (16 bit)
 377:Drivers/CMSIS/Include/core_cmInstr.h **** 
ARM GAS  /tmp/ccXARlUH.s 			page 19


 378:Drivers/CMSIS/Include/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 16 bit values.
 379:Drivers/CMSIS/Include/core_cmInstr.h **** 
 380:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 381:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 382:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 383:Drivers/CMSIS/Include/core_cmInstr.h **** #define __STRHT(value, ptr)               __strt(value, ptr)
 384:Drivers/CMSIS/Include/core_cmInstr.h **** 
 385:Drivers/CMSIS/Include/core_cmInstr.h **** 
 386:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  STRT Unprivileged (32 bit)
 387:Drivers/CMSIS/Include/core_cmInstr.h **** 
 388:Drivers/CMSIS/Include/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 32 bit values.
 389:Drivers/CMSIS/Include/core_cmInstr.h **** 
 390:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 391:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 392:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 393:Drivers/CMSIS/Include/core_cmInstr.h **** #define __STRT(value, ptr)                __strt(value, ptr)
 394:Drivers/CMSIS/Include/core_cmInstr.h **** 
 395:Drivers/CMSIS/Include/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300) */
 396:Drivers/CMSIS/Include/core_cmInstr.h **** 
 397:Drivers/CMSIS/Include/core_cmInstr.h **** 
 398:Drivers/CMSIS/Include/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 399:Drivers/CMSIS/Include/core_cmInstr.h **** /* GNU gcc specific functions */
 400:Drivers/CMSIS/Include/core_cmInstr.h **** 
 401:Drivers/CMSIS/Include/core_cmInstr.h **** /* Define macros for porting to both thumb1 and thumb2.
 402:Drivers/CMSIS/Include/core_cmInstr.h ****  * For thumb1, use low register (r0-r7), specified by constrant "l"
 403:Drivers/CMSIS/Include/core_cmInstr.h ****  * Otherwise, use general registers, specified by constrant "r" */
 404:Drivers/CMSIS/Include/core_cmInstr.h **** #if defined (__thumb__) && !defined (__thumb2__)
 405:Drivers/CMSIS/Include/core_cmInstr.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 406:Drivers/CMSIS/Include/core_cmInstr.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 407:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 408:Drivers/CMSIS/Include/core_cmInstr.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 409:Drivers/CMSIS/Include/core_cmInstr.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 410:Drivers/CMSIS/Include/core_cmInstr.h **** #endif
 411:Drivers/CMSIS/Include/core_cmInstr.h **** 
 412:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  No Operation
 413:Drivers/CMSIS/Include/core_cmInstr.h **** 
 414:Drivers/CMSIS/Include/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 415:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 416:Drivers/CMSIS/Include/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 417:Drivers/CMSIS/Include/core_cmInstr.h **** {
 418:Drivers/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("nop");
 419:Drivers/CMSIS/Include/core_cmInstr.h **** }
 420:Drivers/CMSIS/Include/core_cmInstr.h **** 
 421:Drivers/CMSIS/Include/core_cmInstr.h **** 
 422:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Wait For Interrupt
 423:Drivers/CMSIS/Include/core_cmInstr.h **** 
 424:Drivers/CMSIS/Include/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
 425:Drivers/CMSIS/Include/core_cmInstr.h ****     until one of a number of events occurs.
 426:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 427:Drivers/CMSIS/Include/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 428:Drivers/CMSIS/Include/core_cmInstr.h **** {
 429:Drivers/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("wfi");
 430:Drivers/CMSIS/Include/core_cmInstr.h **** }
 431:Drivers/CMSIS/Include/core_cmInstr.h **** 
 432:Drivers/CMSIS/Include/core_cmInstr.h **** 
 433:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Wait For Event
 434:Drivers/CMSIS/Include/core_cmInstr.h **** 
ARM GAS  /tmp/ccXARlUH.s 			page 20


 435:Drivers/CMSIS/Include/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
 436:Drivers/CMSIS/Include/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
 437:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 438:Drivers/CMSIS/Include/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 439:Drivers/CMSIS/Include/core_cmInstr.h **** {
 440:Drivers/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("wfe");
 441:Drivers/CMSIS/Include/core_cmInstr.h **** }
 442:Drivers/CMSIS/Include/core_cmInstr.h **** 
 443:Drivers/CMSIS/Include/core_cmInstr.h **** 
 444:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Send Event
 445:Drivers/CMSIS/Include/core_cmInstr.h **** 
 446:Drivers/CMSIS/Include/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 447:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 448:Drivers/CMSIS/Include/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 449:Drivers/CMSIS/Include/core_cmInstr.h **** {
 450:Drivers/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("sev");
 451:Drivers/CMSIS/Include/core_cmInstr.h **** }
 452:Drivers/CMSIS/Include/core_cmInstr.h **** 
 453:Drivers/CMSIS/Include/core_cmInstr.h **** 
 454:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
 455:Drivers/CMSIS/Include/core_cmInstr.h **** 
 456:Drivers/CMSIS/Include/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
 457:Drivers/CMSIS/Include/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
 458:Drivers/CMSIS/Include/core_cmInstr.h ****     memory, after the instruction has been completed.
 459:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 460:Drivers/CMSIS/Include/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 461:Drivers/CMSIS/Include/core_cmInstr.h **** {
 462:Drivers/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("isb 0xF":::"memory");
 463:Drivers/CMSIS/Include/core_cmInstr.h **** }
 464:Drivers/CMSIS/Include/core_cmInstr.h **** 
 465:Drivers/CMSIS/Include/core_cmInstr.h **** 
 466:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
 467:Drivers/CMSIS/Include/core_cmInstr.h **** 
 468:Drivers/CMSIS/Include/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
 469:Drivers/CMSIS/Include/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 470:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 471:Drivers/CMSIS/Include/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 472:Drivers/CMSIS/Include/core_cmInstr.h **** {
 473:Drivers/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("dsb 0xF":::"memory");
 474:Drivers/CMSIS/Include/core_cmInstr.h **** }
 475:Drivers/CMSIS/Include/core_cmInstr.h **** 
 476:Drivers/CMSIS/Include/core_cmInstr.h **** 
 477:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Data Memory Barrier
 478:Drivers/CMSIS/Include/core_cmInstr.h **** 
 479:Drivers/CMSIS/Include/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
 480:Drivers/CMSIS/Include/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 481:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 482:Drivers/CMSIS/Include/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 483:Drivers/CMSIS/Include/core_cmInstr.h **** {
 484:Drivers/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("dmb 0xF":::"memory");
 485:Drivers/CMSIS/Include/core_cmInstr.h **** }
 486:Drivers/CMSIS/Include/core_cmInstr.h **** 
 487:Drivers/CMSIS/Include/core_cmInstr.h **** 
 488:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
 489:Drivers/CMSIS/Include/core_cmInstr.h **** 
 490:Drivers/CMSIS/Include/core_cmInstr.h ****     This function reverses the byte order in integer value.
 491:Drivers/CMSIS/Include/core_cmInstr.h **** 
ARM GAS  /tmp/ccXARlUH.s 			page 21


 492:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 493:Drivers/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 494:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 495:Drivers/CMSIS/Include/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
 496:Drivers/CMSIS/Include/core_cmInstr.h **** {
 497:Drivers/CMSIS/Include/core_cmInstr.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 498:Drivers/CMSIS/Include/core_cmInstr.h ****   return __builtin_bswap32(value);
 499:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 500:Drivers/CMSIS/Include/core_cmInstr.h ****   uint32_t result;
 501:Drivers/CMSIS/Include/core_cmInstr.h **** 
 502:Drivers/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 503:Drivers/CMSIS/Include/core_cmInstr.h ****   return(result);
 504:Drivers/CMSIS/Include/core_cmInstr.h **** #endif
 505:Drivers/CMSIS/Include/core_cmInstr.h **** }
 506:Drivers/CMSIS/Include/core_cmInstr.h **** 
 507:Drivers/CMSIS/Include/core_cmInstr.h **** 
 508:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 509:Drivers/CMSIS/Include/core_cmInstr.h **** 
 510:Drivers/CMSIS/Include/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 511:Drivers/CMSIS/Include/core_cmInstr.h **** 
 512:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 513:Drivers/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 514:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 515:Drivers/CMSIS/Include/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV16(uint32_t value)
 516:Drivers/CMSIS/Include/core_cmInstr.h **** {
 517:Drivers/CMSIS/Include/core_cmInstr.h ****   uint32_t result;
 518:Drivers/CMSIS/Include/core_cmInstr.h **** 
 519:Drivers/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 520:Drivers/CMSIS/Include/core_cmInstr.h ****   return(result);
 521:Drivers/CMSIS/Include/core_cmInstr.h **** }
 522:Drivers/CMSIS/Include/core_cmInstr.h **** 
 523:Drivers/CMSIS/Include/core_cmInstr.h **** 
 524:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 525:Drivers/CMSIS/Include/core_cmInstr.h **** 
 526:Drivers/CMSIS/Include/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 527:Drivers/CMSIS/Include/core_cmInstr.h **** 
 528:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 529:Drivers/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 530:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 531:Drivers/CMSIS/Include/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE int32_t __REVSH(int32_t value)
 532:Drivers/CMSIS/Include/core_cmInstr.h **** {
 533:Drivers/CMSIS/Include/core_cmInstr.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 534:Drivers/CMSIS/Include/core_cmInstr.h ****   return (short)__builtin_bswap16(value);
 535:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 536:Drivers/CMSIS/Include/core_cmInstr.h ****   uint32_t result;
 537:Drivers/CMSIS/Include/core_cmInstr.h **** 
 538:Drivers/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 539:Drivers/CMSIS/Include/core_cmInstr.h ****   return(result);
 540:Drivers/CMSIS/Include/core_cmInstr.h **** #endif
 541:Drivers/CMSIS/Include/core_cmInstr.h **** }
 542:Drivers/CMSIS/Include/core_cmInstr.h **** 
 543:Drivers/CMSIS/Include/core_cmInstr.h **** 
 544:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Rotate Right in unsigned value (32 bit)
 545:Drivers/CMSIS/Include/core_cmInstr.h **** 
 546:Drivers/CMSIS/Include/core_cmInstr.h ****     This function Rotate Right (immediate) provides the value of the contents of a register rotated
 547:Drivers/CMSIS/Include/core_cmInstr.h **** 
 548:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to rotate
ARM GAS  /tmp/ccXARlUH.s 			page 22


 549:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Number of Bits to rotate
 550:Drivers/CMSIS/Include/core_cmInstr.h ****     \return               Rotated value
 551:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 552:Drivers/CMSIS/Include/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 553:Drivers/CMSIS/Include/core_cmInstr.h **** {
 554:Drivers/CMSIS/Include/core_cmInstr.h ****   return (op1 >> op2) | (op1 << (32 - op2));
 555:Drivers/CMSIS/Include/core_cmInstr.h **** }
 556:Drivers/CMSIS/Include/core_cmInstr.h **** 
 557:Drivers/CMSIS/Include/core_cmInstr.h **** 
 558:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Breakpoint
 559:Drivers/CMSIS/Include/core_cmInstr.h **** 
 560:Drivers/CMSIS/Include/core_cmInstr.h ****     This function causes the processor to enter Debug state.
 561:Drivers/CMSIS/Include/core_cmInstr.h ****     Debug tools can use this to investigate system state when the instruction at a particular addre
 562:Drivers/CMSIS/Include/core_cmInstr.h **** 
 563:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  is ignored by the processor.
 564:Drivers/CMSIS/Include/core_cmInstr.h ****                    If required, a debugger can use it to store additional information about the bre
 565:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 566:Drivers/CMSIS/Include/core_cmInstr.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 567:Drivers/CMSIS/Include/core_cmInstr.h **** 
 568:Drivers/CMSIS/Include/core_cmInstr.h **** 
 569:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse bit order of value
 570:Drivers/CMSIS/Include/core_cmInstr.h **** 
 571:Drivers/CMSIS/Include/core_cmInstr.h ****     This function reverses the bit order of the given value.
 572:Drivers/CMSIS/Include/core_cmInstr.h **** 
 573:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 574:Drivers/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 575:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 576:Drivers/CMSIS/Include/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 577:Drivers/CMSIS/Include/core_cmInstr.h **** {
 578:Drivers/CMSIS/Include/core_cmInstr.h ****   uint32_t result;
 579:Drivers/CMSIS/Include/core_cmInstr.h **** 
 580:Drivers/CMSIS/Include/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
 581:Drivers/CMSIS/Include/core_cmInstr.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 345              		.loc 2 581 0
 346 0238 BB6A     		ldr	r3, [r7, #40]
 347              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 348 023a 93FAA3F3 		rbit r3, r3
 349              	@ 0 "" 2
 350              		.thumb
 351 023e 7B62     		str	r3, [r7, #36]
 582:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 583:Drivers/CMSIS/Include/core_cmInstr.h ****   int32_t s = 4 /*sizeof(v)*/ * 8 - 1; // extra shift needed at end
 584:Drivers/CMSIS/Include/core_cmInstr.h **** 
 585:Drivers/CMSIS/Include/core_cmInstr.h ****   result = value;                      // r will be reversed bits of v; first get LSB of v
 586:Drivers/CMSIS/Include/core_cmInstr.h ****   for (value >>= 1; value; value >>= 1)
 587:Drivers/CMSIS/Include/core_cmInstr.h ****   {
 588:Drivers/CMSIS/Include/core_cmInstr.h ****     result <<= 1;
 589:Drivers/CMSIS/Include/core_cmInstr.h ****     result |= value & 1;
 590:Drivers/CMSIS/Include/core_cmInstr.h ****     s--;
 591:Drivers/CMSIS/Include/core_cmInstr.h ****   }
 592:Drivers/CMSIS/Include/core_cmInstr.h ****   result <<= s;                       // shift when v's highest bits are zero
 593:Drivers/CMSIS/Include/core_cmInstr.h **** #endif
 594:Drivers/CMSIS/Include/core_cmInstr.h ****   return(result);
 352              		.loc 2 594 0
 353 0240 7B6A     		ldr	r3, [r7, #36]
 354              	.LBE157:
 355              	.LBE156:
ARM GAS  /tmp/ccXARlUH.s 			page 23


 298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 356              		.loc 1 298 0
 357 0242 B3FA83F3 		clz	r3, r3
 358 0246 43F04003 		orr	r3, r3, #64
 359 024a 5B09     		lsrs	r3, r3, #5
 360 024c 012B     		cmp	r3, #1
 361 024e 02D1     		bne	.L30
 298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 362              		.loc 1 298 0 is_stmt 0 discriminator 1
 363 0250 264B     		ldr	r3, .L68
 364 0252 1B68     		ldr	r3, [r3]
 365 0254 25E0     		b	.L31
 366              	.L30:
 367 0256 0223     		movs	r3, #2
 368 0258 3B62     		str	r3, [r7, #32]
 369              	.LBB158:
 370              	.LBB159:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 371              		.loc 2 581 0 is_stmt 1 discriminator 2
 372 025a 3B6A     		ldr	r3, [r7, #32]
 373              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 374 025c 93FAA3F3 		rbit r3, r3
 375              	@ 0 "" 2
 376              		.thumb
 377 0260 FB61     		str	r3, [r7, #28]
 378              		.loc 2 594 0 discriminator 2
 379 0262 FB69     		ldr	r3, [r7, #28]
 380              	.LBE159:
 381              	.LBE158:
 298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 382              		.loc 1 298 0 discriminator 2
 383 0264 B3FA83F3 		clz	r3, r3
 384 0268 43F04003 		orr	r3, r3, #64
 385 026c 5B09     		lsrs	r3, r3, #5
 386 026e 022B     		cmp	r3, #2
 387 0270 03D1     		bne	.L33
 298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 388              		.loc 1 298 0 is_stmt 0 discriminator 4
 389 0272 1E4B     		ldr	r3, .L68
 390 0274 D3F89030 		ldr	r3, [r3, #144]
 391 0278 13E0     		b	.L31
 392              	.L33:
 393 027a 0223     		movs	r3, #2
 394 027c BB61     		str	r3, [r7, #24]
 395              	.LBB160:
 396              	.LBB161:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 397              		.loc 2 581 0 is_stmt 1 discriminator 5
 398 027e BB69     		ldr	r3, [r7, #24]
 399              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 400 0280 93FAA3F3 		rbit r3, r3
 401              	@ 0 "" 2
 402              		.thumb
 403 0284 7B61     		str	r3, [r7, #20]
 404              		.loc 2 594 0 discriminator 5
 405 0286 7B69     		ldr	r3, [r7, #20]
 406              	.LBE161:
ARM GAS  /tmp/ccXARlUH.s 			page 24


 407              	.LBE160:
 298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 408              		.loc 1 298 0 discriminator 5
 409 0288 B3FA83F3 		clz	r3, r3
 410 028c 43F04003 		orr	r3, r3, #64
 411 0290 5B09     		lsrs	r3, r3, #5
 412 0292 032B     		cmp	r3, #3
 413 0294 03D1     		bne	.L36
 298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 414              		.loc 1 298 0 is_stmt 0 discriminator 7
 415 0296 154B     		ldr	r3, .L68
 416 0298 D3F89430 		ldr	r3, [r3, #148]
 417 029c 01E0     		b	.L31
 418              	.L36:
 298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 419              		.loc 1 298 0 discriminator 8
 420 029e 134B     		ldr	r3, .L68
 421 02a0 DB69     		ldr	r3, [r3, #28]
 422              	.L31:
 423 02a2 0222     		movs	r2, #2
 424 02a4 3A61     		str	r2, [r7, #16]
 425              	.LBB162:
 426              	.LBB163:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 427              		.loc 2 581 0 is_stmt 1 discriminator 12
 428 02a6 3A69     		ldr	r2, [r7, #16]
 429              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 430 02a8 92FAA2F2 		rbit r2, r2
 431              	@ 0 "" 2
 432              		.thumb
 433 02ac FA60     		str	r2, [r7, #12]
 434              		.loc 2 594 0 discriminator 12
 435 02ae FA68     		ldr	r2, [r7, #12]
 436              	.LBE163:
 437              	.LBE162:
 298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 438              		.loc 1 298 0 discriminator 12
 439 02b0 B2FA82F2 		clz	r2, r2
 440 02b4 02F01F02 		and	r2, r2, #31
 441 02b8 D340     		lsrs	r3, r3, r2
 442 02ba 03F00103 		and	r3, r3, #1
 443 02be 002B     		cmp	r3, #0
 444 02c0 ABD0     		beq	.L39
 445              	.L27:
 304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 307:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret == HAL_OK)
 446              		.loc 1 308 0
 447 02c2 97F83330 		ldrb	r3, [r7, #51]	@ zero_extendqisi2
 448 02c6 002B     		cmp	r3, #0
 449 02c8 0BD1     		bne	.L40
 309:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Apply new RTC clock source selection */
 311:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 450              		.loc 1 311 0
ARM GAS  /tmp/ccXARlUH.s 			page 25


 451 02ca 0849     		ldr	r1, .L68
 452 02cc 074B     		ldr	r3, .L68
 453 02ce D3F89030 		ldr	r3, [r3, #144]
 454 02d2 23F44072 		bic	r2, r3, #768
 455 02d6 7B68     		ldr	r3, [r7, #4]
 456 02d8 5B6F     		ldr	r3, [r3, #116]
 457 02da 1343     		orrs	r3, r3, r2
 458 02dc C1F89030 		str	r3, [r1, #144]
 459 02e0 0CE0     		b	.L42
 460              	.L40:
 312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
 314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 316:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 461              		.loc 1 316 0
 462 02e2 97F83330 		ldrb	r3, [r7, #51]
 463 02e6 87F83230 		strb	r3, [r7, #50]
 464 02ea 07E0     		b	.L42
 465              	.L69:
 466              		.align	2
 467              	.L68:
 468 02ec 00100240 		.word	1073876992
 469 02f0 00700040 		.word	1073770496
 470              	.L25:
 317:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 318:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
 320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 321:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* set overall return value */
 322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = ret;
 471              		.loc 1 322 0
 472 02f4 97F83330 		ldrb	r3, [r7, #51]
 473 02f8 87F83230 		strb	r3, [r7, #50]
 474              	.L42:
 323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 324:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Restore clock configuration if changed */
 326:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(pwrclkchanged == SET)
 475              		.loc 1 326 0
 476 02fc 97F83130 		ldrb	r3, [r7, #49]	@ zero_extendqisi2
 477 0300 012B     		cmp	r3, #1
 478 0302 05D1     		bne	.L20
 327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 328:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 479              		.loc 1 328 0
 480 0304 A04A     		ldr	r2, .L70
 481 0306 A04B     		ldr	r3, .L70
 482 0308 9B6D     		ldr	r3, [r3, #88]
 483 030a 23F08053 		bic	r3, r3, #268435456
 484 030e 9365     		str	r3, [r2, #88]
 485              	.L20:
 486              	.LBE154:
 329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 330:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 332:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- USART1 clock source configuration -------------------*/
ARM GAS  /tmp/ccXARlUH.s 			page 26


 333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 487              		.loc 1 333 0
 488 0310 7B68     		ldr	r3, [r7, #4]
 489 0312 1B68     		ldr	r3, [r3]
 490 0314 03F00103 		and	r3, r3, #1
 491 0318 002B     		cmp	r3, #0
 492 031a 0AD0     		beq	.L43
 334:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 336:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 338:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the USART1 clock source */
 339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 493              		.loc 1 339 0
 494 031c 9A49     		ldr	r1, .L70
 495 031e 9A4B     		ldr	r3, .L70
 496 0320 D3F88830 		ldr	r3, [r3, #136]
 497 0324 23F00302 		bic	r2, r3, #3
 498 0328 7B68     		ldr	r3, [r7, #4]
 499 032a 9B6A     		ldr	r3, [r3, #40]
 500 032c 1343     		orrs	r3, r3, r2
 501 032e C1F88830 		str	r3, [r1, #136]
 502              	.L43:
 340:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 342:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- USART2 clock source configuration -------------------*/
 343:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 503              		.loc 1 343 0
 504 0332 7B68     		ldr	r3, [r7, #4]
 505 0334 1B68     		ldr	r3, [r3]
 506 0336 03F00203 		and	r3, r3, #2
 507 033a 002B     		cmp	r3, #0
 508 033c 0AD0     		beq	.L44
 344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 345:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 347:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the USART2 clock source */
 349:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 509              		.loc 1 349 0
 510 033e 9249     		ldr	r1, .L70
 511 0340 914B     		ldr	r3, .L70
 512 0342 D3F88830 		ldr	r3, [r3, #136]
 513 0346 23F00C02 		bic	r2, r3, #12
 514 034a 7B68     		ldr	r3, [r7, #4]
 515 034c DB6A     		ldr	r3, [r3, #44]
 516 034e 1343     		orrs	r3, r3, r2
 517 0350 C1F88830 		str	r3, [r1, #136]
 518              	.L44:
 350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- USART3 clock source configuration -------------------*/
 353:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 519              		.loc 1 353 0
 520 0354 7B68     		ldr	r3, [r7, #4]
 521 0356 1B68     		ldr	r3, [r3]
 522 0358 03F00403 		and	r3, r3, #4
ARM GAS  /tmp/ccXARlUH.s 			page 27


 523 035c 002B     		cmp	r3, #0
 524 035e 0AD0     		beq	.L45
 354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 355:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 357:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 358:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the USART3 clock source */
 359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 525              		.loc 1 359 0
 526 0360 8949     		ldr	r1, .L70
 527 0362 894B     		ldr	r3, .L70
 528 0364 D3F88830 		ldr	r3, [r3, #136]
 529 0368 23F03002 		bic	r2, r3, #48
 530 036c 7B68     		ldr	r3, [r7, #4]
 531 036e 1B6B     		ldr	r3, [r3, #48]
 532 0370 1343     		orrs	r3, r3, r2
 533 0372 C1F88830 		str	r3, [r1, #136]
 534              	.L45:
 360:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 361:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 362:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- UART4 clock source configuration --------------------*/
 363:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 535              		.loc 1 363 0
 536 0376 7B68     		ldr	r3, [r7, #4]
 537 0378 1B68     		ldr	r3, [r3]
 538 037a 03F00803 		and	r3, r3, #8
 539 037e 002B     		cmp	r3, #0
 540 0380 0AD0     		beq	.L46
 364:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 365:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 366:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 367:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 368:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the UART4 clock source */
 369:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 541              		.loc 1 369 0
 542 0382 8149     		ldr	r1, .L70
 543 0384 804B     		ldr	r3, .L70
 544 0386 D3F88830 		ldr	r3, [r3, #136]
 545 038a 23F0C002 		bic	r2, r3, #192
 546 038e 7B68     		ldr	r3, [r7, #4]
 547 0390 5B6B     		ldr	r3, [r3, #52]
 548 0392 1343     		orrs	r3, r3, r2
 549 0394 C1F88830 		str	r3, [r1, #136]
 550              	.L46:
 370:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 372:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- UART5 clock source configuration --------------------*/
 373:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 551              		.loc 1 373 0
 552 0398 7B68     		ldr	r3, [r7, #4]
 553 039a 1B68     		ldr	r3, [r3]
 554 039c 03F01003 		and	r3, r3, #16
 555 03a0 002B     		cmp	r3, #0
 556 03a2 0AD0     		beq	.L47
 374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 375:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
ARM GAS  /tmp/ccXARlUH.s 			page 28


 377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 378:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the UART5 clock source */
 379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 557              		.loc 1 379 0
 558 03a4 7849     		ldr	r1, .L70
 559 03a6 784B     		ldr	r3, .L70
 560 03a8 D3F88830 		ldr	r3, [r3, #136]
 561 03ac 23F44072 		bic	r2, r3, #768
 562 03b0 7B68     		ldr	r3, [r7, #4]
 563 03b2 9B6B     		ldr	r3, [r3, #56]
 564 03b4 1343     		orrs	r3, r3, r2
 565 03b6 C1F88830 		str	r3, [r1, #136]
 566              	.L47:
 380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 381:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- LPUART1 clock source configuration ------------------*/
 383:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 567              		.loc 1 383 0
 568 03ba 7B68     		ldr	r3, [r7, #4]
 569 03bc 1B68     		ldr	r3, [r3]
 570 03be 03F02003 		and	r3, r3, #32
 571 03c2 002B     		cmp	r3, #0
 572 03c4 0AD0     		beq	.L48
 384:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 385:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 386:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 387:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the LPUAR1 clock source */
 389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 573              		.loc 1 389 0
 574 03c6 7049     		ldr	r1, .L70
 575 03c8 6F4B     		ldr	r3, .L70
 576 03ca D3F88830 		ldr	r3, [r3, #136]
 577 03ce 23F44062 		bic	r2, r3, #3072
 578 03d2 7B68     		ldr	r3, [r7, #4]
 579 03d4 DB6B     		ldr	r3, [r3, #60]
 580 03d6 1343     		orrs	r3, r3, r2
 581 03d8 C1F88830 		str	r3, [r1, #136]
 582              	.L48:
 390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 391:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- LPTIM1 clock source configuration -------------------*/
 393:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 583              		.loc 1 393 0
 584 03dc 7B68     		ldr	r3, [r7, #4]
 585 03de 1B68     		ldr	r3, [r3]
 586 03e0 03F40073 		and	r3, r3, #512
 587 03e4 002B     		cmp	r3, #0
 588 03e6 0AD0     		beq	.L49
 394:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 396:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 589              		.loc 1 396 0
 590 03e8 6749     		ldr	r1, .L70
 591 03ea 674B     		ldr	r3, .L70
 592 03ec D3F88830 		ldr	r3, [r3, #136]
 593 03f0 23F44022 		bic	r2, r3, #786432
ARM GAS  /tmp/ccXARlUH.s 			page 29


 594 03f4 7B68     		ldr	r3, [r7, #4]
 595 03f6 DB6C     		ldr	r3, [r3, #76]
 596 03f8 1343     		orrs	r3, r3, r2
 597 03fa C1F88830 		str	r3, [r1, #136]
 598              	.L49:
 397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 398:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 399:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- LPTIM2 clock source configuration -------------------*/
 400:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 599              		.loc 1 400 0
 600 03fe 7B68     		ldr	r3, [r7, #4]
 601 0400 1B68     		ldr	r3, [r3]
 602 0402 03F48063 		and	r3, r3, #1024
 603 0406 002B     		cmp	r3, #0
 604 0408 0AD0     		beq	.L50
 401:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
 403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 605              		.loc 1 403 0
 606 040a 5F49     		ldr	r1, .L70
 607 040c 5E4B     		ldr	r3, .L70
 608 040e D3F88830 		ldr	r3, [r3, #136]
 609 0412 23F44012 		bic	r2, r3, #3145728
 610 0416 7B68     		ldr	r3, [r7, #4]
 611 0418 1B6D     		ldr	r3, [r3, #80]
 612 041a 1343     		orrs	r3, r3, r2
 613 041c C1F88830 		str	r3, [r1, #136]
 614              	.L50:
 404:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 406:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- I2C1 clock source configuration ---------------------*/
 407:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 615              		.loc 1 407 0
 616 0420 7B68     		ldr	r3, [r7, #4]
 617 0422 1B68     		ldr	r3, [r3]
 618 0424 03F04003 		and	r3, r3, #64
 619 0428 002B     		cmp	r3, #0
 620 042a 0AD0     		beq	.L51
 408:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 409:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 410:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the I2C1 clock source */
 413:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 621              		.loc 1 413 0
 622 042c 5649     		ldr	r1, .L70
 623 042e 564B     		ldr	r3, .L70
 624 0430 D3F88830 		ldr	r3, [r3, #136]
 625 0434 23F44052 		bic	r2, r3, #12288
 626 0438 7B68     		ldr	r3, [r7, #4]
 627 043a 1B6C     		ldr	r3, [r3, #64]
 628 043c 1343     		orrs	r3, r3, r2
 629 043e C1F88830 		str	r3, [r1, #136]
 630              	.L51:
 414:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 415:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- I2C2 clock source configuration ---------------------*/
ARM GAS  /tmp/ccXARlUH.s 			page 30


 417:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 631              		.loc 1 417 0
 632 0442 7B68     		ldr	r3, [r7, #4]
 633 0444 1B68     		ldr	r3, [r3]
 634 0446 03F08003 		and	r3, r3, #128
 635 044a 002B     		cmp	r3, #0
 636 044c 0AD0     		beq	.L52
 418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 419:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 421:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 422:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the I2C2 clock source */
 423:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 637              		.loc 1 423 0
 638 044e 4E49     		ldr	r1, .L70
 639 0450 4D4B     		ldr	r3, .L70
 640 0452 D3F88830 		ldr	r3, [r3, #136]
 641 0456 23F44042 		bic	r2, r3, #49152
 642 045a 7B68     		ldr	r3, [r7, #4]
 643 045c 5B6C     		ldr	r3, [r3, #68]
 644 045e 1343     		orrs	r3, r3, r2
 645 0460 C1F88830 		str	r3, [r1, #136]
 646              	.L52:
 424:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 425:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 426:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- I2C3 clock source configuration ---------------------*/
 427:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 647              		.loc 1 427 0
 648 0464 7B68     		ldr	r3, [r7, #4]
 649 0466 1B68     		ldr	r3, [r3]
 650 0468 03F48073 		and	r3, r3, #256
 651 046c 002B     		cmp	r3, #0
 652 046e 0AD0     		beq	.L53
 428:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 429:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 430:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 431:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 432:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the I2C3 clock source */
 433:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 653              		.loc 1 433 0
 654 0470 4549     		ldr	r1, .L70
 655 0472 454B     		ldr	r3, .L70
 656 0474 D3F88830 		ldr	r3, [r3, #136]
 657 0478 23F44032 		bic	r2, r3, #196608
 658 047c 7B68     		ldr	r3, [r7, #4]
 659 047e 9B6C     		ldr	r3, [r3, #72]
 660 0480 1343     		orrs	r3, r3, r2
 661 0482 C1F88830 		str	r3, [r1, #136]
 662              	.L53:
 434:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 436:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
 437:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- USB clock source configuration ----------------------*/
 438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 663              		.loc 1 438 0
 664 0486 7B68     		ldr	r3, [r7, #4]
 665 0488 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccXARlUH.s 			page 31


 666 048a 03F40053 		and	r3, r3, #8192
 667 048e 002B     		cmp	r3, #0
 668 0490 2BD0     		beq	.L54
 439:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 441:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 669              		.loc 1 441 0
 670 0492 3D49     		ldr	r1, .L70
 671 0494 3C4B     		ldr	r3, .L70
 672 0496 D3F88830 		ldr	r3, [r3, #136]
 673 049a 23F04062 		bic	r2, r3, #201326592
 674 049e 7B68     		ldr	r3, [r7, #4]
 675 04a0 DB6D     		ldr	r3, [r3, #92]
 676 04a2 1343     		orrs	r3, r3, r2
 677 04a4 C1F88830 		str	r3, [r1, #136]
 442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 443:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 678              		.loc 1 443 0
 679 04a8 7B68     		ldr	r3, [r7, #4]
 680 04aa DB6D     		ldr	r3, [r3, #92]
 681 04ac B3F1006F 		cmp	r3, #134217728
 682 04b0 06D1     		bne	.L55
 444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable PLL48M1CLK output */
 446:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 683              		.loc 1 446 0
 684 04b2 354A     		ldr	r2, .L70
 685 04b4 344B     		ldr	r3, .L70
 686 04b6 DB68     		ldr	r3, [r3, #12]
 687 04b8 43F48013 		orr	r3, r3, #1048576
 688 04bc D360     		str	r3, [r2, #12]
 689 04be 14E0     		b	.L54
 690              	.L55:
 447:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 691              		.loc 1 448 0
 692 04c0 7B68     		ldr	r3, [r7, #4]
 693 04c2 DB6D     		ldr	r3, [r3, #92]
 694 04c4 B3F1806F 		cmp	r3, #67108864
 695 04c8 0FD1     		bne	.L54
 449:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
 451:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 696              		.loc 1 451 0
 697 04ca 7B68     		ldr	r3, [r7, #4]
 698 04cc 0433     		adds	r3, r3, #4
 699 04ce 1846     		mov	r0, r3
 700 04d0 FFF7FEFF 		bl	RCCEx_PLLSAI1_ConfigNQ
 701 04d4 0346     		mov	r3, r0
 702 04d6 87F83330 		strb	r3, [r7, #51]
 452:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret != HAL_OK)
 703              		.loc 1 453 0
 704 04da 97F83330 		ldrb	r3, [r7, #51]	@ zero_extendqisi2
 705 04de 002B     		cmp	r3, #0
 706 04e0 03D0     		beq	.L54
 454:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
ARM GAS  /tmp/ccXARlUH.s 			page 32


 455:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 456:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 707              		.loc 1 456 0
 708 04e2 97F83330 		ldrb	r3, [r7, #51]
 709 04e6 87F83230 		strb	r3, [r7, #50]
 710              	.L54:
 457:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 458:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 459:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 460:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
 461:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 462:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- SDMMC1 clock source configuration -------------------*/
 463:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 711              		.loc 1 463 0
 712 04ea 7B68     		ldr	r3, [r7, #4]
 713 04ec 1B68     		ldr	r3, [r3]
 714 04ee 03F40023 		and	r3, r3, #524288
 715 04f2 002B     		cmp	r3, #0
 716 04f4 2BD0     		beq	.L56
 464:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 465:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 466:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 717              		.loc 1 466 0
 718 04f6 2449     		ldr	r1, .L70
 719 04f8 234B     		ldr	r3, .L70
 720 04fa D3F88830 		ldr	r3, [r3, #136]
 721 04fe 23F04062 		bic	r2, r3, #201326592
 722 0502 7B68     		ldr	r3, [r7, #4]
 723 0504 1B6E     		ldr	r3, [r3, #96]
 724 0506 1343     		orrs	r3, r3, r2
 725 0508 C1F88830 		str	r3, [r1, #136]
 467:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     
 468:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)
 726              		.loc 1 468 0
 727 050c 7B68     		ldr	r3, [r7, #4]
 728 050e 1B6E     		ldr	r3, [r3, #96]
 729 0510 B3F1006F 		cmp	r3, #134217728
 730 0514 06D1     		bne	.L57
 469:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 470:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable PLL48M1CLK output */
 471:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 731              		.loc 1 471 0
 732 0516 1C4A     		ldr	r2, .L70
 733 0518 1B4B     		ldr	r3, .L70
 734 051a DB68     		ldr	r3, [r3, #12]
 735 051c 43F48013 		orr	r3, r3, #1048576
 736 0520 D360     		str	r3, [r2, #12]
 737 0522 14E0     		b	.L56
 738              	.L57:
 472:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 473:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 739              		.loc 1 473 0
 740 0524 7B68     		ldr	r3, [r7, #4]
 741 0526 1B6E     		ldr	r3, [r3, #96]
 742 0528 B3F1806F 		cmp	r3, #67108864
 743 052c 0FD1     		bne	.L56
 474:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
ARM GAS  /tmp/ccXARlUH.s 			page 33


 475:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
 476:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 744              		.loc 1 476 0
 745 052e 7B68     		ldr	r3, [r7, #4]
 746 0530 0433     		adds	r3, r3, #4
 747 0532 1846     		mov	r0, r3
 748 0534 FFF7FEFF 		bl	RCCEx_PLLSAI1_ConfigNQ
 749 0538 0346     		mov	r3, r0
 750 053a 87F83330 		strb	r3, [r7, #51]
 477:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 478:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret != HAL_OK)
 751              		.loc 1 478 0
 752 053e 97F83330 		ldrb	r3, [r7, #51]	@ zero_extendqisi2
 753 0542 002B     		cmp	r3, #0
 754 0544 03D0     		beq	.L56
 479:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 480:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 481:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 755              		.loc 1 481 0
 756 0546 97F83330 		ldrb	r3, [r7, #51]
 757 054a 87F83230 		strb	r3, [r7, #50]
 758              	.L56:
 482:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 483:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 484:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 485:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 486:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- RNG clock source configuration ----------------------*/
 487:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 759              		.loc 1 487 0
 760 054e 7B68     		ldr	r3, [r7, #4]
 761 0550 1B68     		ldr	r3, [r3]
 762 0552 03F48023 		and	r3, r3, #262144
 763 0556 002B     		cmp	r3, #0
 764 0558 2DD0     		beq	.L58
 488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 489:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
 490:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 765              		.loc 1 490 0
 766 055a 0B49     		ldr	r1, .L70
 767 055c 0A4B     		ldr	r3, .L70
 768 055e D3F88830 		ldr	r3, [r3, #136]
 769 0562 23F04062 		bic	r2, r3, #201326592
 770 0566 7B68     		ldr	r3, [r7, #4]
 771 0568 5B6E     		ldr	r3, [r3, #100]
 772 056a 1343     		orrs	r3, r3, r2
 773 056c C1F88830 		str	r3, [r1, #136]
 491:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 492:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 774              		.loc 1 492 0
 775 0570 7B68     		ldr	r3, [r7, #4]
 776 0572 5B6E     		ldr	r3, [r3, #100]
 777 0574 B3F1006F 		cmp	r3, #134217728
 778 0578 08D1     		bne	.L59
 493:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 494:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable PLL48M1CLK output */
 495:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 779              		.loc 1 495 0
ARM GAS  /tmp/ccXARlUH.s 			page 34


 780 057a 034A     		ldr	r2, .L70
 781 057c 024B     		ldr	r3, .L70
 782 057e DB68     		ldr	r3, [r3, #12]
 783 0580 43F48013 		orr	r3, r3, #1048576
 784 0584 D360     		str	r3, [r2, #12]
 785 0586 16E0     		b	.L58
 786              	.L71:
 787              		.align	2
 788              	.L70:
 789 0588 00100240 		.word	1073876992
 790              	.L59:
 496:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 497:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 791              		.loc 1 497 0
 792 058c 7B68     		ldr	r3, [r7, #4]
 793 058e 5B6E     		ldr	r3, [r3, #100]
 794 0590 B3F1806F 		cmp	r3, #67108864
 795 0594 0FD1     		bne	.L58
 498:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 499:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
 500:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 796              		.loc 1 500 0
 797 0596 7B68     		ldr	r3, [r7, #4]
 798 0598 0433     		adds	r3, r3, #4
 799 059a 1846     		mov	r0, r3
 800 059c FFF7FEFF 		bl	RCCEx_PLLSAI1_ConfigNQ
 801 05a0 0346     		mov	r3, r0
 802 05a2 87F83330 		strb	r3, [r7, #51]
 501:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 502:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret != HAL_OK)
 803              		.loc 1 502 0
 804 05a6 97F83330 		ldrb	r3, [r7, #51]	@ zero_extendqisi2
 805 05aa 002B     		cmp	r3, #0
 806 05ac 03D0     		beq	.L58
 503:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 504:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 505:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 807              		.loc 1 505 0
 808 05ae 97F83330 		ldrb	r3, [r7, #51]
 809 05b2 87F83230 		strb	r3, [r7, #50]
 810              	.L58:
 506:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 507:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 508:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 509:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 510:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- ADC clock source configuration ----------------------*/
 511:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 811              		.loc 1 511 0
 812 05b6 7B68     		ldr	r3, [r7, #4]
 813 05b8 1B68     		ldr	r3, [r3]
 814 05ba 03F48043 		and	r3, r3, #16384
 815 05be 002B     		cmp	r3, #0
 816 05c0 35D0     		beq	.L60
 512:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 513:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 514:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
 515:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccXARlUH.s 			page 35


 516:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the ADC interface clock source */
 517:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 817              		.loc 1 517 0
 818 05c2 2F49     		ldr	r1, .L72
 819 05c4 2E4B     		ldr	r3, .L72
 820 05c6 D3F88830 		ldr	r3, [r3, #136]
 821 05ca 23F04052 		bic	r2, r3, #805306368
 822 05ce 7B68     		ldr	r3, [r7, #4]
 823 05d0 9B6E     		ldr	r3, [r3, #104]
 824 05d2 1343     		orrs	r3, r3, r2
 825 05d4 C1F88830 		str	r3, [r1, #136]
 518:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     
 519:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 826              		.loc 1 519 0
 827 05d8 7B68     		ldr	r3, [r7, #4]
 828 05da 9B6E     		ldr	r3, [r3, #104]
 829 05dc B3F1805F 		cmp	r3, #268435456
 830 05e0 10D1     		bne	.L61
 520:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 521:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
 522:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 831              		.loc 1 522 0
 832 05e2 7B68     		ldr	r3, [r7, #4]
 833 05e4 0433     		adds	r3, r3, #4
 834 05e6 1846     		mov	r0, r3
 835 05e8 FFF7FEFF 		bl	RCCEx_PLLSAI1_ConfigNR
 836 05ec 0346     		mov	r3, r0
 837 05ee 87F83330 		strb	r3, [r7, #51]
 523:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 524:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret != HAL_OK)
 838              		.loc 1 524 0
 839 05f2 97F83330 		ldrb	r3, [r7, #51]	@ zero_extendqisi2
 840 05f6 002B     		cmp	r3, #0
 841 05f8 19D0     		beq	.L60
 525:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 526:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 527:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 842              		.loc 1 527 0
 843 05fa 97F83330 		ldrb	r3, [r7, #51]
 844 05fe 87F83230 		strb	r3, [r7, #50]
 845 0602 14E0     		b	.L60
 846              	.L61:
 528:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 529:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 530:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 847              		.loc 1 530 0
 848 0604 7B68     		ldr	r3, [r7, #4]
 849 0606 9B6E     		ldr	r3, [r3, #104]
 850 0608 B3F1005F 		cmp	r3, #536870912
 851 060c 0FD1     		bne	.L60
 531:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 532:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI2 parameters N & R configuration and clock output (PLLSAI2ClockOut) */
 533:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI2_ConfigNR(&(PeriphClkInit->PLLSAI2));
 852              		.loc 1 533 0
 853 060e 7B68     		ldr	r3, [r7, #4]
 854 0610 1833     		adds	r3, r3, #24
 855 0612 1846     		mov	r0, r3
ARM GAS  /tmp/ccXARlUH.s 			page 36


 856 0614 FFF7FEFF 		bl	RCCEx_PLLSAI2_ConfigNR
 857 0618 0346     		mov	r3, r0
 858 061a 87F83330 		strb	r3, [r7, #51]
 534:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 535:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret != HAL_OK)
 859              		.loc 1 535 0
 860 061e 97F83330 		ldrb	r3, [r7, #51]	@ zero_extendqisi2
 861 0622 002B     		cmp	r3, #0
 862 0624 03D0     		beq	.L60
 536:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 537:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 538:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 863              		.loc 1 538 0
 864 0626 97F83330 		ldrb	r3, [r7, #51]
 865 062a 87F83230 		strb	r3, [r7, #50]
 866              	.L60:
 539:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 540:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 541:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 542:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- SWPMI1 clock source configuration -------------------*/
 544:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 867              		.loc 1 544 0
 868 062e 7B68     		ldr	r3, [r7, #4]
 869 0630 1B68     		ldr	r3, [r3]
 870 0632 03F40043 		and	r3, r3, #32768
 871 0636 002B     		cmp	r3, #0
 872 0638 0AD0     		beq	.L63
 545:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 546:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 547:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));
 548:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 549:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the SWPMI1 clock source */
 550:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 873              		.loc 1 550 0
 874 063a 1149     		ldr	r1, .L72
 875 063c 104B     		ldr	r3, .L72
 876 063e D3F88830 		ldr	r3, [r3, #136]
 877 0642 23F08042 		bic	r2, r3, #1073741824
 878 0646 7B68     		ldr	r3, [r7, #4]
 879 0648 DB6E     		ldr	r3, [r3, #108]
 880 064a 1343     		orrs	r3, r3, r2
 881 064c C1F88830 		str	r3, [r1, #136]
 882              	.L63:
 551:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 552:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 553:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- DFSDM clock source configuration --------------------*/
 554:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM) == RCC_PERIPHCLK_DFSDM)
 883              		.loc 1 554 0
 884 0650 7B68     		ldr	r3, [r7, #4]
 885 0652 1B68     		ldr	r3, [r3]
 886 0654 03F48033 		and	r3, r3, #65536
 887 0658 002B     		cmp	r3, #0
 888 065a 0AD0     		beq	.L64
 555:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 556:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 557:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_DFSDMCLKSOURCE(PeriphClkInit->DfsdmClockSelection));
ARM GAS  /tmp/ccXARlUH.s 			page 37


 558:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 559:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the DFSDM interface clock source */
 560:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_DFSDM_CONFIG(PeriphClkInit->DfsdmClockSelection);
 889              		.loc 1 560 0
 890 065c 0849     		ldr	r1, .L72
 891 065e 084B     		ldr	r3, .L72
 892 0660 D3F88830 		ldr	r3, [r3, #136]
 893 0664 23F00042 		bic	r2, r3, #-2147483648
 894 0668 7B68     		ldr	r3, [r7, #4]
 895 066a 1B6F     		ldr	r3, [r3, #112]
 896 066c 1343     		orrs	r3, r3, r2
 897 066e C1F88830 		str	r3, [r1, #136]
 898              	.L64:
 561:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 562:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 563:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 899              		.loc 1 563 0
 900 0672 97F83230 		ldrb	r3, [r7, #50]	@ zero_extendqisi2
 564:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 901              		.loc 1 564 0
 902 0676 1846     		mov	r0, r3
 903 0678 3837     		adds	r7, r7, #56
 904              	.LCFI3:
 905              		.cfi_def_cfa_offset 8
 906 067a BD46     		mov	sp, r7
 907              	.LCFI4:
 908              		.cfi_def_cfa_register 13
 909              		@ sp needed
 910 067c 80BD     		pop	{r7, pc}
 911              	.L73:
 912 067e 00BF     		.align	2
 913              	.L72:
 914 0680 00100240 		.word	1073876992
 915              		.cfi_endproc
 916              	.LFE125:
 918              		.section	.text.HAL_RCCEx_GetPeriphCLKConfig,"ax",%progbits
 919              		.align	2
 920              		.global	HAL_RCCEx_GetPeriphCLKConfig
 921              		.thumb
 922              		.thumb_func
 924              	HAL_RCCEx_GetPeriphCLKConfig:
 925              	.LFB126:
 565:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 566:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
 567:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal RCC configuration registers.
 568:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PeriphClkInit  pointer to an RCC_PeriphCLKInitTypeDef structure that
 569:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         returns the configuration information for the Extended Peripherals
 570:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         clocks(SAI1, SAI2, LPTIM1, LPTIM2, I2C1, I2C2, I2C3, LPUART,
 571:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         USART1, USART2, USART3, UART4, UART5, RTC, ADCx, DFSDMx, SWPMI1, USB, SDMMC1 and RNG).
 572:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
 573:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
 574:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 575:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 926              		.loc 1 575 0
 927              		.cfi_startproc
 928              		@ args = 0, pretend = 0, frame = 64
 929              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /tmp/ccXARlUH.s 			page 38


 930              		@ link register save eliminated.
 931 0000 80B4     		push	{r7}
 932              	.LCFI5:
 933              		.cfi_def_cfa_offset 4
 934              		.cfi_offset 7, -4
 935 0002 91B0     		sub	sp, sp, #68
 936              	.LCFI6:
 937              		.cfi_def_cfa_offset 72
 938 0004 00AF     		add	r7, sp, #0
 939              	.LCFI7:
 940              		.cfi_def_cfa_register 7
 941 0006 7860     		str	r0, [r7, #4]
 576:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set all possible values for the extended clock type parameter------------*/
 577:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 578:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L471xx)
 579:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 580:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 581:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 582:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM2  | RCC_PERIPHCLK_SAI1   | RCC_PERIPHCL
 583:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RNG     | RCC_PERIPHCLK_ADC    | RCC_PERIPHCL
 584:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
 585:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else /* defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486x
 586:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 587:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 942              		.loc 1 587 0
 943 0008 7B68     		ldr	r3, [r7, #4]
 944 000a 8C4A     		ldr	r2, .L82
 945 000c 1A60     		str	r2, [r3]
 588:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 589:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM2  | RCC_PERIPHCLK_SAI1   | RCC_PERIPHCL
 590:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RNG     | RCC_PERIPHCLK_ADC    | RCC_PERIPHCL
 591:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 592:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L471xx */
 593:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 594:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the PLLSAI1 Clock configuration -----------------------------------------------*/
 595:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1N = (uint32_t)((RCC->PLLSAI1CFGR & RCC_PLLSAI1CFGR_PLLSAI1N) >> POS
 946              		.loc 1 595 0
 947 000e 8C4B     		ldr	r3, .L82+4
 948 0010 1B69     		ldr	r3, [r3, #16]
 949 0012 03F4FE42 		and	r2, r3, #32512
 950 0016 4FF4FE43 		mov	r3, #32512
 951 001a FB63     		str	r3, [r7, #60]
 952              	.LBB164:
 953              	.LBB165:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 954              		.loc 2 581 0
 955 001c FB6B     		ldr	r3, [r7, #60]
 956              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 957 001e 93FAA3F3 		rbit r3, r3
 958              	@ 0 "" 2
 959              		.thumb
 960 0022 BB63     		str	r3, [r7, #56]
 961              		.loc 2 594 0
 962 0024 BB6B     		ldr	r3, [r7, #56]
 963              	.LBE165:
 964              	.LBE164:
 965              		.loc 1 595 0
ARM GAS  /tmp/ccXARlUH.s 			page 39


 966 0026 B3FA83F3 		clz	r3, r3
 967 002a DA40     		lsrs	r2, r2, r3
 968 002c 7B68     		ldr	r3, [r7, #4]
 969 002e 5A60     		str	r2, [r3, #4]
 596:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1P = (uint32_t)(((RCC->PLLSAI1CFGR & RCC_PLLSAI1CFGR_PLLSAI1P) >> PO
 970              		.loc 1 596 0
 971 0030 834B     		ldr	r3, .L82+4
 972 0032 1B69     		ldr	r3, [r3, #16]
 973 0034 03F40032 		and	r2, r3, #131072
 974 0038 4FF40033 		mov	r3, #131072
 975 003c 7B63     		str	r3, [r7, #52]
 976              	.LBB166:
 977              	.LBB167:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 978              		.loc 2 581 0
 979 003e 7B6B     		ldr	r3, [r7, #52]
 980              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 981 0040 93FAA3F3 		rbit r3, r3
 982              	@ 0 "" 2
 983              		.thumb
 984 0044 3B63     		str	r3, [r7, #48]
 985              		.loc 2 594 0
 986 0046 3B6B     		ldr	r3, [r7, #48]
 987              	.LBE167:
 988              	.LBE166:
 989              		.loc 1 596 0
 990 0048 B3FA83F3 		clz	r3, r3
 991 004c 22FA03F3 		lsr	r3, r2, r3
 992 0050 1B01     		lsls	r3, r3, #4
 993 0052 DA1D     		adds	r2, r3, #7
 994 0054 7B68     		ldr	r3, [r7, #4]
 995 0056 9A60     		str	r2, [r3, #8]
 597:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1R = (uint32_t)(((RCC->PLLSAI1CFGR & RCC_PLLSAI1CFGR_PLLSAI1R) >> PO
 996              		.loc 1 597 0
 997 0058 794B     		ldr	r3, .L82+4
 998 005a 1B69     		ldr	r3, [r3, #16]
 999 005c 03F0C062 		and	r2, r3, #100663296
 1000 0060 4FF0C063 		mov	r3, #100663296
 1001 0064 FB62     		str	r3, [r7, #44]
 1002              	.LBB168:
 1003              	.LBB169:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 1004              		.loc 2 581 0
 1005 0066 FB6A     		ldr	r3, [r7, #44]
 1006              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 1007 0068 93FAA3F3 		rbit r3, r3
 1008              	@ 0 "" 2
 1009              		.thumb
 1010 006c BB62     		str	r3, [r7, #40]
 1011              		.loc 2 594 0
 1012 006e BB6A     		ldr	r3, [r7, #40]
 1013              	.LBE169:
 1014              	.LBE168:
 1015              		.loc 1 597 0
 1016 0070 B3FA83F3 		clz	r3, r3
 1017 0074 22FA03F3 		lsr	r3, r2, r3
 1018 0078 0133     		adds	r3, r3, #1
ARM GAS  /tmp/ccXARlUH.s 			page 40


 1019 007a 5A00     		lsls	r2, r3, #1
 1020 007c 7B68     		ldr	r3, [r7, #4]
 1021 007e 1A61     		str	r2, [r3, #16]
 598:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1Q = (uint32_t)(((RCC->PLLSAI1CFGR & RCC_PLLSAI1CFGR_PLLSAI1Q) >> PO
 1022              		.loc 1 598 0
 1023 0080 6F4B     		ldr	r3, .L82+4
 1024 0082 1B69     		ldr	r3, [r3, #16]
 1025 0084 03F4C002 		and	r2, r3, #6291456
 1026 0088 4FF4C003 		mov	r3, #6291456
 1027 008c 7B62     		str	r3, [r7, #36]
 1028              	.LBB170:
 1029              	.LBB171:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 1030              		.loc 2 581 0
 1031 008e 7B6A     		ldr	r3, [r7, #36]
 1032              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 1033 0090 93FAA3F3 		rbit r3, r3
 1034              	@ 0 "" 2
 1035              		.thumb
 1036 0094 3B62     		str	r3, [r7, #32]
 1037              		.loc 2 594 0
 1038 0096 3B6A     		ldr	r3, [r7, #32]
 1039              	.LBE171:
 1040              	.LBE170:
 1041              		.loc 1 598 0
 1042 0098 B3FA83F3 		clz	r3, r3
 1043 009c 22FA03F3 		lsr	r3, r2, r3
 1044 00a0 0133     		adds	r3, r3, #1
 1045 00a2 5A00     		lsls	r2, r3, #1
 1046 00a4 7B68     		ldr	r3, [r7, #4]
 1047 00a6 DA60     		str	r2, [r3, #12]
 599:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    /* Get the PLLSAI2 Clock configuration -----------------------------------------------*/
 600:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2N = (uint32_t)((RCC->PLLSAI2CFGR & RCC_PLLSAI2CFGR_PLLSAI2N) >> POS
 1048              		.loc 1 600 0
 1049 00a8 654B     		ldr	r3, .L82+4
 1050 00aa 5B69     		ldr	r3, [r3, #20]
 1051 00ac 03F4FE42 		and	r2, r3, #32512
 1052 00b0 4FF4FE43 		mov	r3, #32512
 1053 00b4 FB61     		str	r3, [r7, #28]
 1054              	.LBB172:
 1055              	.LBB173:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 1056              		.loc 2 581 0
 1057 00b6 FB69     		ldr	r3, [r7, #28]
 1058              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 1059 00b8 93FAA3F3 		rbit r3, r3
 1060              	@ 0 "" 2
 1061              		.thumb
 1062 00bc BB61     		str	r3, [r7, #24]
 1063              		.loc 2 594 0
 1064 00be BB69     		ldr	r3, [r7, #24]
 1065              	.LBE173:
 1066              	.LBE172:
 1067              		.loc 1 600 0
 1068 00c0 B3FA83F3 		clz	r3, r3
 1069 00c4 DA40     		lsrs	r2, r2, r3
 1070 00c6 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccXARlUH.s 			page 41


 1071 00c8 9A61     		str	r2, [r3, #24]
 601:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2P = (uint32_t)(((RCC->PLLSAI2CFGR & RCC_PLLSAI2CFGR_PLLSAI2P) >> PO
 1072              		.loc 1 601 0
 1073 00ca 5D4B     		ldr	r3, .L82+4
 1074 00cc 5B69     		ldr	r3, [r3, #20]
 1075 00ce 03F40032 		and	r2, r3, #131072
 1076 00d2 4FF40033 		mov	r3, #131072
 1077 00d6 7B61     		str	r3, [r7, #20]
 1078              	.LBB174:
 1079              	.LBB175:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 1080              		.loc 2 581 0
 1081 00d8 7B69     		ldr	r3, [r7, #20]
 1082              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 1083 00da 93FAA3F3 		rbit r3, r3
 1084              	@ 0 "" 2
 1085              		.thumb
 1086 00de 3B61     		str	r3, [r7, #16]
 1087              		.loc 2 594 0
 1088 00e0 3B69     		ldr	r3, [r7, #16]
 1089              	.LBE175:
 1090              	.LBE174:
 1091              		.loc 1 601 0
 1092 00e2 B3FA83F3 		clz	r3, r3
 1093 00e6 22FA03F3 		lsr	r3, r2, r3
 1094 00ea 1B01     		lsls	r3, r3, #4
 1095 00ec DA1D     		adds	r2, r3, #7
 1096 00ee 7B68     		ldr	r3, [r7, #4]
 1097 00f0 DA61     		str	r2, [r3, #28]
 602:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2R = (uint32_t)(((RCC->PLLSAI2CFGR & RCC_PLLSAI2CFGR_PLLSAI2R)>> POS
 1098              		.loc 1 602 0
 1099 00f2 534B     		ldr	r3, .L82+4
 1100 00f4 5B69     		ldr	r3, [r3, #20]
 1101 00f6 03F0C062 		and	r2, r3, #100663296
 1102 00fa 4FF0C063 		mov	r3, #100663296
 1103 00fe FB60     		str	r3, [r7, #12]
 1104              	.LBB176:
 1105              	.LBB177:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 1106              		.loc 2 581 0
 1107 0100 FB68     		ldr	r3, [r7, #12]
 1108              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 1109 0102 93FAA3F3 		rbit r3, r3
 1110              	@ 0 "" 2
 1111              		.thumb
 1112 0106 BB60     		str	r3, [r7, #8]
 1113              		.loc 2 594 0
 1114 0108 BB68     		ldr	r3, [r7, #8]
 1115              	.LBE177:
 1116              	.LBE176:
 1117              		.loc 1 602 0
 1118 010a B3FA83F3 		clz	r3, r3
 1119 010e 22FA03F3 		lsr	r3, r2, r3
 1120 0112 0133     		adds	r3, r3, #1
 1121 0114 5A00     		lsls	r2, r3, #1
 1122 0116 7B68     		ldr	r3, [r7, #4]
 1123 0118 1A62     		str	r2, [r3, #32]
ARM GAS  /tmp/ccXARlUH.s 			page 42


 603:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 604:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the USART1 clock source ---------------------------------------------*/
 605:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Usart1ClockSelection  = __HAL_RCC_GET_USART1_SOURCE();
 1124              		.loc 1 605 0
 1125 011a 494B     		ldr	r3, .L82+4
 1126 011c D3F88830 		ldr	r3, [r3, #136]
 1127 0120 03F00302 		and	r2, r3, #3
 1128 0124 7B68     		ldr	r3, [r7, #4]
 1129 0126 9A62     		str	r2, [r3, #40]
 606:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the USART2 clock source ---------------------------------------------*/
 607:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Usart2ClockSelection  = __HAL_RCC_GET_USART2_SOURCE();
 1130              		.loc 1 607 0
 1131 0128 454B     		ldr	r3, .L82+4
 1132 012a D3F88830 		ldr	r3, [r3, #136]
 1133 012e 03F00C02 		and	r2, r3, #12
 1134 0132 7B68     		ldr	r3, [r7, #4]
 1135 0134 DA62     		str	r2, [r3, #44]
 608:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the USART3 clock source ---------------------------------------------*/
 609:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Usart3ClockSelection  = __HAL_RCC_GET_USART3_SOURCE();
 1136              		.loc 1 609 0
 1137 0136 424B     		ldr	r3, .L82+4
 1138 0138 D3F88830 		ldr	r3, [r3, #136]
 1139 013c 03F03002 		and	r2, r3, #48
 1140 0140 7B68     		ldr	r3, [r7, #4]
 1141 0142 1A63     		str	r2, [r3, #48]
 610:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the UART4 clock source ----------------------------------------------*/
 611:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Uart4ClockSelection   = __HAL_RCC_GET_UART4_SOURCE();
 1142              		.loc 1 611 0
 1143 0144 3E4B     		ldr	r3, .L82+4
 1144 0146 D3F88830 		ldr	r3, [r3, #136]
 1145 014a 03F0C002 		and	r2, r3, #192
 1146 014e 7B68     		ldr	r3, [r7, #4]
 1147 0150 5A63     		str	r2, [r3, #52]
 612:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the UART5 clock source ----------------------------------------------*/
 613:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Uart5ClockSelection   = __HAL_RCC_GET_UART5_SOURCE();
 1148              		.loc 1 613 0
 1149 0152 3B4B     		ldr	r3, .L82+4
 1150 0154 D3F88830 		ldr	r3, [r3, #136]
 1151 0158 03F44072 		and	r2, r3, #768
 1152 015c 7B68     		ldr	r3, [r7, #4]
 1153 015e 9A63     		str	r2, [r3, #56]
 614:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the LPUART1 clock source --------------------------------------------*/
 615:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Lpuart1ClockSelection = __HAL_RCC_GET_LPUART1_SOURCE();
 1154              		.loc 1 615 0
 1155 0160 374B     		ldr	r3, .L82+4
 1156 0162 D3F88830 		ldr	r3, [r3, #136]
 1157 0166 03F44062 		and	r2, r3, #3072
 1158 016a 7B68     		ldr	r3, [r7, #4]
 1159 016c DA63     		str	r2, [r3, #60]
 616:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the I2C1 clock source -----------------------------------------------*/
 617:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->I2c1ClockSelection    = __HAL_RCC_GET_I2C1_SOURCE();
 1160              		.loc 1 617 0
 1161 016e 344B     		ldr	r3, .L82+4
 1162 0170 D3F88830 		ldr	r3, [r3, #136]
 1163 0174 03F44052 		and	r2, r3, #12288
 1164 0178 7B68     		ldr	r3, [r7, #4]
 1165 017a 1A64     		str	r2, [r3, #64]
ARM GAS  /tmp/ccXARlUH.s 			page 43


 618:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    /* Get the I2C2 clock source ----------------------------------------------*/
 619:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->I2c2ClockSelection    = __HAL_RCC_GET_I2C2_SOURCE();
 1166              		.loc 1 619 0
 1167 017c 304B     		ldr	r3, .L82+4
 1168 017e D3F88830 		ldr	r3, [r3, #136]
 1169 0182 03F44042 		and	r2, r3, #49152
 1170 0186 7B68     		ldr	r3, [r7, #4]
 1171 0188 5A64     		str	r2, [r3, #68]
 620:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the I2C3 clock source -----------------------------------------------*/
 621:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->I2c3ClockSelection    = __HAL_RCC_GET_I2C3_SOURCE();
 1172              		.loc 1 621 0
 1173 018a 2D4B     		ldr	r3, .L82+4
 1174 018c D3F88830 		ldr	r3, [r3, #136]
 1175 0190 03F44032 		and	r2, r3, #196608
 1176 0194 7B68     		ldr	r3, [r7, #4]
 1177 0196 9A64     		str	r2, [r3, #72]
 622:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the LPTIM1 clock source ---------------------------------------------*/
 623:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim1ClockSelection  = __HAL_RCC_GET_LPTIM1_SOURCE();
 1178              		.loc 1 623 0
 1179 0198 294B     		ldr	r3, .L82+4
 1180 019a D3F88830 		ldr	r3, [r3, #136]
 1181 019e 03F44022 		and	r2, r3, #786432
 1182 01a2 7B68     		ldr	r3, [r7, #4]
 1183 01a4 DA64     		str	r2, [r3, #76]
 624:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the LPTIM2 clock source ---------------------------------------------*/
 625:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim2ClockSelection  = __HAL_RCC_GET_LPTIM2_SOURCE();
 1184              		.loc 1 625 0
 1185 01a6 264B     		ldr	r3, .L82+4
 1186 01a8 D3F88830 		ldr	r3, [r3, #136]
 1187 01ac 03F44012 		and	r2, r3, #3145728
 1188 01b0 7B68     		ldr	r3, [r7, #4]
 1189 01b2 1A65     		str	r2, [r3, #80]
 626:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the SAI1 clock source -----------------------------------------------*/
 627:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Sai1ClockSelection    = __HAL_RCC_GET_SAI1_SOURCE();
 1190              		.loc 1 627 0
 1191 01b4 224B     		ldr	r3, .L82+4
 1192 01b6 D3F88830 		ldr	r3, [r3, #136]
 1193 01ba 03F44002 		and	r2, r3, #12582912
 1194 01be 7B68     		ldr	r3, [r7, #4]
 1195 01c0 5A65     		str	r2, [r3, #84]
 628:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the SAI2 clock source -----------------------------------------------*/
 629:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Sai2ClockSelection    = __HAL_RCC_GET_SAI2_SOURCE();
 1196              		.loc 1 629 0
 1197 01c2 1F4B     		ldr	r3, .L82+4
 1198 01c4 D3F88830 		ldr	r3, [r3, #136]
 1199 01c8 03F04072 		and	r2, r3, #50331648
 1200 01cc 7B68     		ldr	r3, [r7, #4]
 1201 01ce 9A65     		str	r2, [r3, #88]
 630:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the RTC clock source ------------------------------------------------*/
 631:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->RTCClockSelection     = __HAL_RCC_GET_RTC_SOURCE();
 1202              		.loc 1 631 0
 1203 01d0 1B4B     		ldr	r3, .L82+4
 1204 01d2 D3F89030 		ldr	r3, [r3, #144]
 1205 01d6 03F44072 		and	r2, r3, #768
 1206 01da 7B68     		ldr	r3, [r7, #4]
 1207 01dc 5A67     		str	r2, [r3, #116]
 632:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccXARlUH.s 			page 44


 633:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
 634:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the USB clock source ------------------------------------------------*/
 635:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->UsbClockSelection     = __HAL_RCC_GET_USB_SOURCE();
 1208              		.loc 1 635 0
 1209 01de 184B     		ldr	r3, .L82+4
 1210 01e0 D3F88830 		ldr	r3, [r3, #136]
 1211 01e4 03F04062 		and	r2, r3, #201326592
 1212 01e8 7B68     		ldr	r3, [r7, #4]
 1213 01ea DA65     		str	r2, [r3, #92]
 636:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
 637:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
 638:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the SDMMC1 clock source ---------------------------------------------*/
 639:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Sdmmc1ClockSelection  = __HAL_RCC_GET_SDMMC1_SOURCE();
 1214              		.loc 1 639 0
 1215 01ec 144B     		ldr	r3, .L82+4
 1216 01ee D3F88830 		ldr	r3, [r3, #136]
 1217 01f2 03F04062 		and	r2, r3, #201326592
 1218 01f6 7B68     		ldr	r3, [r7, #4]
 1219 01f8 1A66     		str	r2, [r3, #96]
 640:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the RNG clock source ------------------------------------------------*/
 641:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->RngClockSelection     = __HAL_RCC_GET_RNG_SOURCE();
 1220              		.loc 1 641 0
 1221 01fa 114B     		ldr	r3, .L82+4
 1222 01fc D3F88830 		ldr	r3, [r3, #136]
 1223 0200 03F04062 		and	r2, r3, #201326592
 1224 0204 7B68     		ldr	r3, [r7, #4]
 1225 0206 5A66     		str	r2, [r3, #100]
 642:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    /* Get the ADC clock source -----------------------------------------------*/
 643:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->AdcClockSelection     = __HAL_RCC_GET_ADC_SOURCE();
 1226              		.loc 1 643 0
 1227 0208 0D4B     		ldr	r3, .L82+4
 1228 020a D3F88830 		ldr	r3, [r3, #136]
 1229 020e 03F04052 		and	r2, r3, #805306368
 1230 0212 7B68     		ldr	r3, [r7, #4]
 1231 0214 9A66     		str	r2, [r3, #104]
 644:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the SWPMI1 clock source ----------------------------------------------*/
 645:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Swpmi1ClockSelection  = __HAL_RCC_GET_SWPMI1_SOURCE();
 1232              		.loc 1 645 0
 1233 0216 0A4B     		ldr	r3, .L82+4
 1234 0218 D3F88830 		ldr	r3, [r3, #136]
 1235 021c 03F08042 		and	r2, r3, #1073741824
 1236 0220 7B68     		ldr	r3, [r7, #4]
 1237 0222 DA66     		str	r2, [r3, #108]
 646:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the DFSDM clock source -------------------------------------------*/
 647:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->DfsdmClockSelection   = __HAL_RCC_GET_DFSDM_SOURCE();
 1238              		.loc 1 647 0
 1239 0224 064B     		ldr	r3, .L82+4
 1240 0226 D3F88830 		ldr	r3, [r3, #136]
 1241 022a 03F00042 		and	r2, r3, #-2147483648
 1242 022e 7B68     		ldr	r3, [r7, #4]
 1243 0230 1A67     		str	r2, [r3, #112]
 648:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 1244              		.loc 1 648 0
 1245 0232 4437     		adds	r7, r7, #68
 1246              	.LCFI8:
 1247              		.cfi_def_cfa_offset 4
 1248 0234 BD46     		mov	sp, r7
ARM GAS  /tmp/ccXARlUH.s 			page 45


 1249              	.LCFI9:
 1250              		.cfi_def_cfa_register 13
 1251              		@ sp needed
 1252 0236 5DF8047B 		ldr	r7, [sp], #4
 1253              	.LCFI10:
 1254              		.cfi_restore 7
 1255              		.cfi_def_cfa_offset 0
 1256 023a 7047     		bx	lr
 1257              	.L83:
 1258              		.align	2
 1259              	.L82:
 1260 023c FFFF0F00 		.word	1048575
 1261 0240 00100240 		.word	1073876992
 1262              		.cfi_endproc
 1263              	.LFE126:
 1265              		.section	.text.HAL_RCCEx_GetPeriphCLKFreq,"ax",%progbits
 1266              		.align	2
 1267              		.global	HAL_RCCEx_GetPeriphCLKFreq
 1268              		.thumb
 1269              		.thumb_func
 1271              	HAL_RCCEx_GetPeriphCLKFreq:
 1272              	.LFB127:
 649:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 650:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
 651:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Return the peripheral clock frequency for peripherals with clock source from PLLSAIs 
 652:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   Return 0 if peripheral clock identifier not managed by this API
 653:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PeriphClk  Peripheral clock identifier
 654:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
 655:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RTC  RTC peripheral clock
 656:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC  ADC peripheral clock
 657:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM  DFSDM peripheral clock
 658:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C1  I2C1 peripheral clock
 659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C2  I2C2 peripheral clock
 660:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C3  I2C3 peripheral clock
 661:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM1  LPTIM1 peripheral clock
 662:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM2  LPTIM2 peripheral clock
 663:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPUART1  LPUART1 peripheral clock
 664:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RNG  RNG peripheral clock
 665:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI1  SAI1 peripheral clock
 666:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI2  SAI2 peripheral clock
 667:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SDMMC1  SDMMC1 peripheral clock
 668:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SWPMI1  SWPMI1 peripheral clock
 669:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART1  USART1 peripheral clock
 670:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART2  USART1 peripheral clock
 671:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART3  USART1 peripheral clock
 672:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  USART1 peripheral clock
 673:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5  USART1 peripheral clock
 674:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
 675:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval Frequency in Hz
 676:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
 677:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
 678:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 1273              		.loc 1 678 0
 1274              		.cfi_startproc
 1275              		@ args = 0, pretend = 0, frame = 32
 1276              		@ frame_needed = 1, uses_anonymous_args = 0
 1277 0000 80B5     		push	{r7, lr}
ARM GAS  /tmp/ccXARlUH.s 			page 46


 1278              	.LCFI11:
 1279              		.cfi_def_cfa_offset 8
 1280              		.cfi_offset 7, -8
 1281              		.cfi_offset 14, -4
 1282 0002 88B0     		sub	sp, sp, #32
 1283              	.LCFI12:
 1284              		.cfi_def_cfa_offset 40
 1285 0004 00AF     		add	r7, sp, #0
 1286              	.LCFI13:
 1287              		.cfi_def_cfa_register 7
 1288 0006 7860     		str	r0, [r7, #4]
 679:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t frequency = 0;
 1289              		.loc 1 679 0
 1290 0008 0023     		movs	r3, #0
 1291 000a FB61     		str	r3, [r7, #28]
 680:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk = 0;
 1292              		.loc 1 680 0
 1293 000c 0023     		movs	r3, #0
 1294 000e BB61     		str	r3, [r7, #24]
 681:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t pllvco = 0, plln = 0, pllp = 0;
 1295              		.loc 1 681 0
 1296 0010 0023     		movs	r3, #0
 1297 0012 7B61     		str	r3, [r7, #20]
 1298 0014 0023     		movs	r3, #0
 1299 0016 FB60     		str	r3, [r7, #12]
 1300 0018 0023     		movs	r3, #0
 1301 001a 3B61     		str	r3, [r7, #16]
 682:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 683:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check the parameters */
 684:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
 685:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 686:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(PeriphClk == RCC_PERIPHCLK_RTC)
 1302              		.loc 1 686 0
 1303 001c 7B68     		ldr	r3, [r7, #4]
 1304 001e B3F5003F 		cmp	r3, #131072
 1305 0022 36D1     		bne	.L85
 687:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 688:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get the current RTC source */
 689:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     srcclk = __HAL_RCC_GET_RTC_SOURCE();
 1306              		.loc 1 689 0
 1307 0024 AE4B     		ldr	r3, .L210
 1308 0026 D3F89030 		ldr	r3, [r3, #144]
 1309 002a 03F44073 		and	r3, r3, #768
 1310 002e BB61     		str	r3, [r7, #24]
 690:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 691:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check if LSE is ready and if RTC clock selection is LSE */
 692:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if ((srcclk == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 1311              		.loc 1 692 0
 1312 0030 BB69     		ldr	r3, [r7, #24]
 1313 0032 B3F5807F 		cmp	r3, #256
 1314 0036 0AD1     		bne	.L86
 1315              		.loc 1 692 0 is_stmt 0 discriminator 1
 1316 0038 A94B     		ldr	r3, .L210
 1317 003a D3F89030 		ldr	r3, [r3, #144]
 1318 003e 03F00203 		and	r3, r3, #2
 1319 0042 002B     		cmp	r3, #0
 1320 0044 03D0     		beq	.L86
ARM GAS  /tmp/ccXARlUH.s 			page 47


 693:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 694:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       frequency = LSE_VALUE;
 1321              		.loc 1 694 0 is_stmt 1
 1322 0046 4FF40043 		mov	r3, #32768
 1323 004a FB61     		str	r3, [r7, #28]
 1324 004c 1FE0     		b	.L87
 1325              	.L86:
 695:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 696:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check if LSI is ready and if RTC clock selection is LSI */
 697:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if ((srcclk == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 1326              		.loc 1 697 0
 1327 004e BB69     		ldr	r3, [r7, #24]
 1328 0050 B3F5007F 		cmp	r3, #512
 1329 0054 0AD1     		bne	.L88
 1330              		.loc 1 697 0 is_stmt 0 discriminator 1
 1331 0056 A24B     		ldr	r3, .L210
 1332 0058 D3F89430 		ldr	r3, [r3, #148]
 1333 005c 03F00203 		and	r3, r3, #2
 1334 0060 002B     		cmp	r3, #0
 1335 0062 03D0     		beq	.L88
 698:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 699:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       frequency = LSI_VALUE;
 1336              		.loc 1 699 0 is_stmt 1
 1337 0064 4FF4FA43 		mov	r3, #32000
 1338 0068 FB61     		str	r3, [r7, #28]
 1339 006a 10E0     		b	.L87
 1340              	.L88:
 700:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 701:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
 702:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if ((srcclk == RCC_RTCCLKSOURCE_HSE_DIV32) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 1341              		.loc 1 702 0
 1342 006c BB69     		ldr	r3, [r7, #24]
 1343 006e B3F5407F 		cmp	r3, #768
 1344 0072 08D1     		bne	.L89
 1345              		.loc 1 702 0 is_stmt 0 discriminator 1
 1346 0074 9A4B     		ldr	r3, .L210
 1347 0076 1B68     		ldr	r3, [r3]
 1348 0078 03F40033 		and	r3, r3, #131072
 1349 007c 002B     		cmp	r3, #0
 1350 007e 02D0     		beq	.L89
 703:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 704:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       frequency = HSE_VALUE / 32;
 1351              		.loc 1 704 0 is_stmt 1
 1352 0080 984B     		ldr	r3, .L210+4
 1353 0082 FB61     		str	r3, [r7, #28]
 1354 0084 03E0     		b	.L87
 1355              	.L89:
 705:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 706:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Clock not enabled for RTC*/
 707:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
 708:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 709:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       frequency = 0;
 1356              		.loc 1 709 0
 1357 0086 0023     		movs	r3, #0
 1358 0088 FB61     		str	r3, [r7, #28]
 1359 008a 00F046BC 		b	.L90
 1360              	.L87:
ARM GAS  /tmp/ccXARlUH.s 			page 48


 1361 008e 00F044BC 		b	.L90
 1362              	.L85:
 710:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 711:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 712:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else
 713:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 714:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Other external peripheral clock source than RTC */
 715:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     
 716:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Compute PLL clock input */
 717:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)        /* MSI ? */
 1363              		.loc 1 717 0
 1364 0092 934B     		ldr	r3, .L210
 1365 0094 DB68     		ldr	r3, [r3, #12]
 1366 0096 03F00303 		and	r3, r3, #3
 1367 009a 012B     		cmp	r3, #1
 1368 009c 1BD1     		bne	.L91
 718:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 719:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       pllvco = (1 << ((__HAL_RCC_GET_MSI_RANGE() >> 4) - 4)) * 1000000;
 1369              		.loc 1 719 0
 1370 009e 904B     		ldr	r3, .L210
 1371 00a0 1B68     		ldr	r3, [r3]
 1372 00a2 03F00803 		and	r3, r3, #8
 1373 00a6 002B     		cmp	r3, #0
 1374 00a8 09D0     		beq	.L92
 1375              		.loc 1 719 0 is_stmt 0 discriminator 1
 1376 00aa 8D4B     		ldr	r3, .L210
 1377 00ac 1B68     		ldr	r3, [r3]
 1378 00ae 03F0F003 		and	r3, r3, #240
 1379 00b2 1B09     		lsrs	r3, r3, #4
 1380 00b4 043B     		subs	r3, r3, #4
 1381 00b6 1A46     		mov	r2, r3
 1382 00b8 8B4B     		ldr	r3, .L210+8
 1383 00ba 9340     		lsls	r3, r3, r2
 1384 00bc 09E0     		b	.L93
 1385              	.L92:
 1386              		.loc 1 719 0 discriminator 2
 1387 00be 884B     		ldr	r3, .L210
 1388 00c0 D3F89430 		ldr	r3, [r3, #148]
 1389 00c4 03F47063 		and	r3, r3, #3840
 1390 00c8 1B0A     		lsrs	r3, r3, #8
 1391 00ca 043B     		subs	r3, r3, #4
 1392 00cc 1A46     		mov	r2, r3
 1393 00ce 864B     		ldr	r3, .L210+8
 1394 00d0 9340     		lsls	r3, r3, r2
 1395              	.L93:
 1396              		.loc 1 719 0 discriminator 4
 1397 00d2 7B61     		str	r3, [r7, #20]
 1398 00d4 13E0     		b	.L94
 1399              	.L91:
 720:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 721:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)   /* HSI ? */
 1400              		.loc 1 721 0 is_stmt 1
 1401 00d6 824B     		ldr	r3, .L210
 1402 00d8 DB68     		ldr	r3, [r3, #12]
 1403 00da 03F00303 		and	r3, r3, #3
 1404 00de 022B     		cmp	r3, #2
 1405 00e0 02D1     		bne	.L95
ARM GAS  /tmp/ccXARlUH.s 			page 49


 722:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 723:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       pllvco = HSI_VALUE;
 1406              		.loc 1 723 0
 1407 00e2 824B     		ldr	r3, .L210+12
 1408 00e4 7B61     		str	r3, [r7, #20]
 1409 00e6 0AE0     		b	.L94
 1410              	.L95:
 724:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 725:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)   /* HSE ? */
 1411              		.loc 1 725 0
 1412 00e8 7D4B     		ldr	r3, .L210
 1413 00ea DB68     		ldr	r3, [r3, #12]
 1414 00ec 03F00303 		and	r3, r3, #3
 1415 00f0 032B     		cmp	r3, #3
 1416 00f2 02D1     		bne	.L96
 726:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 727:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       pllvco = HSE_VALUE;
 1417              		.loc 1 727 0
 1418 00f4 7E4B     		ldr	r3, .L210+16
 1419 00f6 7B61     		str	r3, [r7, #20]
 1420 00f8 01E0     		b	.L94
 1421              	.L96:
 728:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 729:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else /* No source */
 730:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 731:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       pllvco = 0;
 1422              		.loc 1 731 0
 1423 00fa 0023     		movs	r3, #0
 1424 00fc 7B61     		str	r3, [r7, #20]
 1425              	.L94:
 732:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 733:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 734:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* f(PLL Source) / PLLM */
 735:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> 4) + 1));
 1426              		.loc 1 735 0
 1427 00fe 784B     		ldr	r3, .L210
 1428 0100 DB68     		ldr	r3, [r3, #12]
 1429 0102 03F07003 		and	r3, r3, #112
 1430 0106 1B09     		lsrs	r3, r3, #4
 1431 0108 0133     		adds	r3, r3, #1
 1432 010a 7A69     		ldr	r2, [r7, #20]
 1433 010c B2FBF3F3 		udiv	r3, r2, r3
 1434 0110 7B61     		str	r3, [r7, #20]
 736:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 737:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(PeriphClk)
 1435              		.loc 1 737 0
 1436 0112 7B68     		ldr	r3, [r7, #4]
 1437 0114 B3F5007F 		cmp	r3, #512
 1438 0118 00F06583 		beq	.L98
 1439 011c B3F5007F 		cmp	r3, #512
 1440 0120 25D8     		bhi	.L99
 1441 0122 102B     		cmp	r3, #16
 1442 0124 00F01C82 		beq	.L100
 1443 0128 102B     		cmp	r3, #16
 1444 012a 0FD8     		bhi	.L101
 1445 012c 022B     		cmp	r3, #2
 1446 012e 00F08181 		beq	.L102
ARM GAS  /tmp/ccXARlUH.s 			page 50


 1447 0132 022B     		cmp	r3, #2
 1448 0134 03D8     		bhi	.L103
 1449 0136 012B     		cmp	r3, #1
 1450 0138 00F04A81 		beq	.L104
 738:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 739:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_SAI1:
 740:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_SAI2:
 741:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 742:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(PeriphClk == RCC_PERIPHCLK_SAI1)
 743:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 744:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_SAI1SEL);
 745:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           
 746:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 747:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 748:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 749:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 750:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Else, PLL clock output to check below */
 751:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 752:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else /* RCC_PERIPHCLK_SAI2 */
 753:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 754:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_SAI2SEL);
 755:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           
 756:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 757:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 758:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 759:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 760:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Else, PLL clock output to check below */
 761:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 762:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 763:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(frequency == 0)
 764:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 765:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 766:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 767:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != RESET)
 768:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 769:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
 770:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> 8;
 771:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != RESET)
 772:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
 773:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllp = 17;
 774:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 775:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             else
 776:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
 777:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllp = 7;
 778:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 779:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / pllp;
 780:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 781:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 782:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         else if(srcclk == 0)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 783:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 784:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != RESET)
 785:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 786:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
 787:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> 8;
 788:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != RESET)
 789:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
 790:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllp = 17;
ARM GAS  /tmp/ccXARlUH.s 			page 51


 791:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 792:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             else
 793:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
 794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllp = 7;
 795:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 796:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / pllp;
 797:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 798:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 799:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 801:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != RESET)
 802:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 803:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
 804:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> 8;
 805:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != RESET)
 806:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
 807:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllp = 17;
 808:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 809:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             else
 810:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
 811:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllp = 7;
 812:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 813:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / pllp;
 814:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 815:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 816:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         else
 817:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 818:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source */
 819:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = 0;
 820:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 821:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 822:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 823:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     
 824:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
 825:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     
 826:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_USB:
 827:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 828:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
 829:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 830:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_RNG:
 831:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_SDMMC1:
 832:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 833:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 834:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 835:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(srcclk == RCC_CCIPR_CLK48SEL)   /* MSI ? */
 836:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 837:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = (1 << ((__HAL_RCC_GET_MSI_RANGE() >> 4) - 4)) * 1000000;
 838:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 839:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_CCIPR_CLK48SEL_1)  /* PLL ? */
 840:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 841:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLL48M1CLK) = f(VCO input) * PLLN / PLLQ */
 842:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> 8;
 843:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> 21) + 1) << 1)
 844:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 845:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_CCIPR_CLK48SEL_0)  /* PLLSAI1 ? */
 846:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 847:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLL48M2CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1Q */
ARM GAS  /tmp/ccXARlUH.s 			page 52


 848:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> 8;
 849:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> 21
 850:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 851:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else /* No clock source */
 852:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 853:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = 0;
 854:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 855:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 856:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 857:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_USART1:
 858:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Get the current USART1 source */
 859:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_USART1_SOURCE();
 860:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 861:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(srcclk == RCC_USART1CLKSOURCE_PCLK2)
 862:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 863:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK2Freq();
 864:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 865:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 866:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 867:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 868:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 869:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_USART1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 870:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 871:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
 872:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 873:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_USART1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 874:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 875:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
 876:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 877:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clock not enabled for USART1 */
 878:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
 879:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 880:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = 0;
 881:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 882:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 883:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 884:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_USART2:
 885:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Get the current USART2 source */
 886:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_USART2_SOURCE();
 887:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 888:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(srcclk == RCC_USART2CLKSOURCE_PCLK1)
 889:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 890:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 891:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 892:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 893:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 894:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 895:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 896:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_USART2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 897:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 898:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
 899:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 900:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_USART2CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 901:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 902:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
 903:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 904:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clock not enabled for USART2 */
ARM GAS  /tmp/ccXARlUH.s 			page 53


 905:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
 906:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 907:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = 0;
 908:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 909:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 910:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 911:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_USART3:
 912:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Get the current USART3 source */
 913:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_USART3_SOURCE();
 914:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 915:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(srcclk == RCC_USART3CLKSOURCE_PCLK1)
 916:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 917:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 918:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 919:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 920:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 921:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 922:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 923:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_USART3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 924:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 925:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
 926:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 927:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_USART3CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 928:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 929:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
 930:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 931:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clock not enabled for USART3 */
 932:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
 933:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 934:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = 0;
 935:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 936:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 937:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 938:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_UART4:
 939:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Get the current UART4 source */
 940:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_UART4_SOURCE();
 941:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 942:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(srcclk == RCC_UART4CLKSOURCE_PCLK1)
 943:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 944:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 945:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 946:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 947:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 948:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 949:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 950:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_UART4CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 951:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 952:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
 953:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 954:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_UART4CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 955:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 956:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
 957:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 958:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clock not enabled for UART4 */
 959:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
 960:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 961:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = 0;
ARM GAS  /tmp/ccXARlUH.s 			page 54


 962:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 963:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 964:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 965:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_UART5:
 966:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Get the current UART5 source */
 967:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_UART5_SOURCE();
 968:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 969:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(srcclk == RCC_UART5CLKSOURCE_PCLK1)
 970:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 971:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 972:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 973:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 974:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 975:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 976:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 977:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_UART5CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 978:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 979:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
 980:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 981:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_UART5CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 982:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 983:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
 984:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 985:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clock not enabled for UART5 */
 986:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
 987:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 988:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = 0;
 989:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 990:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 991:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 992:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_LPUART1:
 993:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Get the current LPUART1 source */
 994:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 995:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 996:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 997:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 998:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 999:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1000:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
1001:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1002:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
1003:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1004:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_LPUART1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
1005:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1006:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
1007:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1008:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_LPUART1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
1009:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1010:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
1011:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1012:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clock not enabled for LPUART1 */
1013:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
1014:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1015:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = 0;
1016:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1017:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1018:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccXARlUH.s 			page 55


1019:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_ADC:
1020:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     
1021:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_ADC_SOURCE();
1022:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
1023:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(srcclk == RCC_ADCCLKSOURCE_SYSCLK)
1024:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1025:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
1026:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1027:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_ADCCLKSOURCE_PLLSAI1)
1028:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1029:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != RESET)
1030:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1031:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* f(PLLADC1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1R */
1032:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> 8;
1033:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> 
1034:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1035:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1036:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_ADCCLKSOURCE_PLLSAI2)
1037:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1038:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != RESET)
1039:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1040:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* f(PLLADC2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2R */
1041:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> 8;
1042:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> 
1043:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1044:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1045:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clock not enabled for ADC */
1046:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
1047:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1048:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = 0;
1049:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1050:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1051:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1052:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_DFSDM:
1053:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Get the current DFSDM source */
1054:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_DFSDM_SOURCE();
1055:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
1056:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(srcclk == RCC_DFSDMCLKSOURCE_PCLK)
1057:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1058:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
1059:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1060:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
1061:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1062:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
1063:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1064:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1065:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1066:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_I2C1:
1067:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Get the current I2C1 source */
1068:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_I2C1_SOURCE();
1069:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
1070:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(srcclk == RCC_I2C1CLKSOURCE_PCLK1)
1071:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1072:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
1073:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1074:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
1075:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
ARM GAS  /tmp/ccXARlUH.s 			page 56


1076:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
1077:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1078:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_I2C1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
1079:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1080:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
1081:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1082:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clock not enabled for I2C1 */
1083:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
1084:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1085:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = 0;
1086:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1087:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1088:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1089:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_I2C2:
1090:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Get the current I2C2 source */
1091:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_I2C2_SOURCE();
1092:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
1093:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(srcclk == RCC_I2C2CLKSOURCE_PCLK1)
1094:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1095:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
1096:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1097:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
1098:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1099:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
1100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1101:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_I2C2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
1102:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1103:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
1104:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1105:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clock not enabled for I2C2 */
1106:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
1107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1108:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = 0;
1109:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1110:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1111:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1112:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_I2C3:
1113:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Get the current I2C3 source */
1114:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_I2C3_SOURCE();
1115:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
1116:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(srcclk == RCC_I2C3CLKSOURCE_PCLK1)
1117:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1118:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
1119:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1120:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_I2C3CLKSOURCE_SYSCLK)
1121:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
1123:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_I2C3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
1125:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1126:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
1127:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1128:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clock not enabled for I2C3 */
1129:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
1130:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = 0;
1132:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
ARM GAS  /tmp/ccXARlUH.s 			page 57


1133:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1135:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_LPTIM1:
1136:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Get the current LPTIM1 source */
1137:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
1138:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
1139:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(srcclk == RCC_LPTIM1CLKSOURCE_PCLK)
1140:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1141:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
1142:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1143:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_LPTIM1CLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
1144:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1145:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = LSI_VALUE;
1146:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_LPTIM1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
1148:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1149:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
1150:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1151:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if ((srcclk == RCC_LPTIM1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
1152:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
1154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1155:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clock not enabled for LPTIM1 */
1156:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
1157:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1158:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = 0;
1159:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1160:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1161:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1162:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_LPTIM2:
1163:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Get the current LPTIM2 source */
1164:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
1165:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
1166:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(srcclk == RCC_LPTIM2CLKSOURCE_PCLK)
1167:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1168:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
1169:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_LPTIM2CLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
1171:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = LSI_VALUE;
1173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_LPTIM2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
1175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
1177:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if ((srcclk == RCC_LPTIM2CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
1179:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1180:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
1181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1182:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clock not enabled for LPTIM2 */
1183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
1184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = 0;
1186:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1189:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_SWPMI1:
ARM GAS  /tmp/ccXARlUH.s 			page 58


1190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Get the current SWPMI1 source */
1191:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
1192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
1193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(srcclk == RCC_SWPMI1CLKSOURCE_PCLK)
1194:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
1196:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_SWPMI1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
1198:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
1200:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1201:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clock not enabled for SWPMI1 */
1202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
1203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1204:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = 0;
1205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1206:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1207:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1208:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
1209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 1451              		.loc 1 1209 0
 1452 013c EDE3     		b	.L90
 1453              	.L103:
 737:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1454              		.loc 1 737 0
 1455 013e 042B     		cmp	r3, #4
 1456 0140 00F0AA81 		beq	.L105
 1457 0144 082B     		cmp	r3, #8
 1458 0146 00F0D981 		beq	.L106
 1459              		.loc 1 1209 0
 1460 014a E6E3     		b	.L90
 1461              	.L101:
 737:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1462              		.loc 1 737 0
 1463 014c 402B     		cmp	r3, #64
 1464 014e 00F0D882 		beq	.L107
 1465 0152 402B     		cmp	r3, #64
 1466 0154 03D8     		bhi	.L108
 1467 0156 202B     		cmp	r3, #32
 1468 0158 00F03D82 		beq	.L109
 1469              		.loc 1 1209 0
 1470 015c DDE3     		b	.L90
 1471              	.L108:
 737:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1472              		.loc 1 737 0
 1473 015e 802B     		cmp	r3, #128
 1474 0160 00F0F582 		beq	.L110
 1475 0164 B3F5807F 		cmp	r3, #256
 1476 0168 00F01783 		beq	.L111
 1477              		.loc 1 1209 0
 1478 016c D5E3     		b	.L90
 1479              	.L99:
 737:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1480              		.loc 1 737 0
 1481 016e B3F5804F 		cmp	r3, #16384
 1482 0172 00F06582 		beq	.L112
 1483 0176 B3F5804F 		cmp	r3, #16384
ARM GAS  /tmp/ccXARlUH.s 			page 59


 1484 017a 12D8     		bhi	.L113
 1485 017c B3F5006F 		cmp	r3, #2048
 1486 0180 24D0     		beq	.L114
 1487 0182 B3F5006F 		cmp	r3, #2048
 1488 0186 04D8     		bhi	.L115
 1489 0188 B3F5806F 		cmp	r3, #1024
 1490 018c 00F06B83 		beq	.L116
 1491              		.loc 1 1209 0
 1492 0190 C3E3     		b	.L90
 1493              	.L115:
 737:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1494              		.loc 1 737 0
 1495 0192 B3F5805F 		cmp	r3, #4096
 1496 0196 19D0     		beq	.L114
 1497 0198 B3F5005F 		cmp	r3, #8192
 1498 019c 00F0BC80 		beq	.L117
 1499              		.loc 1 1209 0
 1500 01a0 BBE3     		b	.L90
 1501              	.L113:
 737:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1502              		.loc 1 737 0
 1503 01a2 B3F5803F 		cmp	r3, #65536
 1504 01a6 00F09B82 		beq	.L118
 1505 01aa B3F5803F 		cmp	r3, #65536
 1506 01ae 04D8     		bhi	.L119
 1507 01b0 B3F5004F 		cmp	r3, #32768
 1508 01b4 00F09383 		beq	.L120
 1509              		.loc 1 1209 0
 1510 01b8 AFE3     		b	.L90
 1511              	.L119:
 737:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1512              		.loc 1 737 0
 1513 01ba B3F5802F 		cmp	r3, #262144
 1514 01be 00F0AB80 		beq	.L117
 1515 01c2 B3F5002F 		cmp	r3, #524288
 1516 01c6 00F0A780 		beq	.L117
 1517              		.loc 1 1209 0
 1518 01ca A6E3     		b	.L90
 1519              	.L114:
 742:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1520              		.loc 1 742 0
 1521 01cc 7B68     		ldr	r3, [r7, #4]
 1522 01ce B3F5006F 		cmp	r3, #2048
 1523 01d2 0CD1     		bne	.L121
 744:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           
 1524              		.loc 1 744 0
 1525 01d4 424B     		ldr	r3, .L210
 1526 01d6 D3F88830 		ldr	r3, [r3, #136]
 1527 01da 03F44003 		and	r3, r3, #12582912
 1528 01de BB61     		str	r3, [r7, #24]
 746:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 1529              		.loc 1 746 0
 1530 01e0 BB69     		ldr	r3, [r7, #24]
 1531 01e2 B3F5400F 		cmp	r3, #12582912
 1532 01e6 0ED1     		bne	.L123
 748:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 1533              		.loc 1 748 0
ARM GAS  /tmp/ccXARlUH.s 			page 60


 1534 01e8 424B     		ldr	r3, .L210+20
 1535 01ea FB61     		str	r3, [r7, #28]
 1536 01ec 0BE0     		b	.L123
 1537              	.L121:
 754:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           
 1538              		.loc 1 754 0
 1539 01ee 3C4B     		ldr	r3, .L210
 1540 01f0 D3F88830 		ldr	r3, [r3, #136]
 1541 01f4 03F04073 		and	r3, r3, #50331648
 1542 01f8 BB61     		str	r3, [r7, #24]
 756:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 1543              		.loc 1 756 0
 1544 01fa BB69     		ldr	r3, [r7, #24]
 1545 01fc B3F1407F 		cmp	r3, #50331648
 1546 0200 01D1     		bne	.L123
 758:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 1547              		.loc 1 758 0
 1548 0202 3C4B     		ldr	r3, .L210+20
 1549 0204 FB61     		str	r3, [r7, #28]
 1550              	.L123:
 763:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1551              		.loc 1 763 0
 1552 0206 FB69     		ldr	r3, [r7, #28]
 1553 0208 002B     		cmp	r3, #0
 1554 020a 40F08480 		bne	.L124
 765:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 1555              		.loc 1 765 0
 1556 020e BB69     		ldr	r3, [r7, #24]
 1557 0210 B3F5000F 		cmp	r3, #8388608
 1558 0214 03D0     		beq	.L125
 765:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 1559              		.loc 1 765 0 is_stmt 0 discriminator 1
 1560 0216 BB69     		ldr	r3, [r7, #24]
 1561 0218 B3F1007F 		cmp	r3, #33554432
 1562 021c 20D1     		bne	.L126
 1563              	.L125:
 767:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1564              		.loc 1 767 0 is_stmt 1
 1565 021e 304B     		ldr	r3, .L210
 1566 0220 DB68     		ldr	r3, [r3, #12]
 1567 0222 03F48033 		and	r3, r3, #65536
 1568 0226 002B     		cmp	r3, #0
 1569 0228 19D0     		beq	.L127
 770:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != RESET)
 1570              		.loc 1 770 0
 1571 022a 2D4B     		ldr	r3, .L210
 1572 022c DB68     		ldr	r3, [r3, #12]
 1573 022e 03F4FE43 		and	r3, r3, #32512
 1574 0232 1B0A     		lsrs	r3, r3, #8
 1575 0234 FB60     		str	r3, [r7, #12]
 771:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
 1576              		.loc 1 771 0
 1577 0236 2A4B     		ldr	r3, .L210
 1578 0238 DB68     		ldr	r3, [r3, #12]
 1579 023a 03F40033 		and	r3, r3, #131072
 1580 023e 002B     		cmp	r3, #0
 1581 0240 02D0     		beq	.L128
ARM GAS  /tmp/ccXARlUH.s 			page 61


 773:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 1582              		.loc 1 773 0
 1583 0242 1123     		movs	r3, #17
 1584 0244 3B61     		str	r3, [r7, #16]
 1585 0246 01E0     		b	.L129
 1586              	.L128:
 777:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 1587              		.loc 1 777 0
 1588 0248 0723     		movs	r3, #7
 1589 024a 3B61     		str	r3, [r7, #16]
 1590              	.L129:
 779:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1591              		.loc 1 779 0
 1592 024c 7B69     		ldr	r3, [r7, #20]
 1593 024e FA68     		ldr	r2, [r7, #12]
 1594 0250 02FB03F2 		mul	r2, r2, r3
 1595 0254 3B69     		ldr	r3, [r7, #16]
 1596 0256 B2FBF3F3 		udiv	r3, r2, r3
 1597 025a FB61     		str	r3, [r7, #28]
 767:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1598              		.loc 1 767 0
 1599 025c 5BE0     		b	.L124
 1600              	.L127:
 1601 025e 5AE0     		b	.L124
 1602              	.L126:
 782:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 1603              		.loc 1 782 0
 1604 0260 BB69     		ldr	r3, [r7, #24]
 1605 0262 002B     		cmp	r3, #0
 1606 0264 1FD1     		bne	.L130
 784:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1607              		.loc 1 784 0
 1608 0266 1E4B     		ldr	r3, .L210
 1609 0268 1B69     		ldr	r3, [r3, #16]
 1610 026a 03F48033 		and	r3, r3, #65536
 1611 026e 002B     		cmp	r3, #0
 1612 0270 51D0     		beq	.L124
 787:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != RESET)
 1613              		.loc 1 787 0
 1614 0272 1B4B     		ldr	r3, .L210
 1615 0274 1B69     		ldr	r3, [r3, #16]
 1616 0276 03F4FE43 		and	r3, r3, #32512
 1617 027a 1B0A     		lsrs	r3, r3, #8
 1618 027c FB60     		str	r3, [r7, #12]
 788:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
 1619              		.loc 1 788 0
 1620 027e 184B     		ldr	r3, .L210
 1621 0280 1B69     		ldr	r3, [r3, #16]
 1622 0282 03F40033 		and	r3, r3, #131072
 1623 0286 002B     		cmp	r3, #0
 1624 0288 02D0     		beq	.L132
 790:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 1625              		.loc 1 790 0
 1626 028a 1123     		movs	r3, #17
 1627 028c 3B61     		str	r3, [r7, #16]
 1628 028e 01E0     		b	.L133
 1629              	.L132:
ARM GAS  /tmp/ccXARlUH.s 			page 62


 794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 1630              		.loc 1 794 0
 1631 0290 0723     		movs	r3, #7
 1632 0292 3B61     		str	r3, [r7, #16]
 1633              	.L133:
 796:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1634              		.loc 1 796 0
 1635 0294 7B69     		ldr	r3, [r7, #20]
 1636 0296 FA68     		ldr	r2, [r7, #12]
 1637 0298 02FB03F2 		mul	r2, r2, r3
 1638 029c 3B69     		ldr	r3, [r7, #16]
 1639 029e B2FBF3F3 		udiv	r3, r2, r3
 1640 02a2 FB61     		str	r3, [r7, #28]
 822:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     
 1641              		.loc 1 822 0
 1642 02a4 39E3     		b	.L90
 1643              	.L130:
 799:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 1644              		.loc 1 799 0
 1645 02a6 BB69     		ldr	r3, [r7, #24]
 1646 02a8 B3F5800F 		cmp	r3, #4194304
 1647 02ac 03D0     		beq	.L134
 799:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 1648              		.loc 1 799 0 is_stmt 0 discriminator 1
 1649 02ae BB69     		ldr	r3, [r7, #24]
 1650 02b0 B3F1807F 		cmp	r3, #16777216
 1651 02b4 2CD1     		bne	.L135
 1652              	.L134:
 801:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1653              		.loc 1 801 0 is_stmt 1
 1654 02b6 0A4B     		ldr	r3, .L210
 1655 02b8 5B69     		ldr	r3, [r3, #20]
 1656 02ba 03F48033 		and	r3, r3, #65536
 1657 02be 002B     		cmp	r3, #0
 1658 02c0 25D0     		beq	.L136
 804:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != RESET)
 1659              		.loc 1 804 0
 1660 02c2 074B     		ldr	r3, .L210
 1661 02c4 5B69     		ldr	r3, [r3, #20]
 1662 02c6 03F4FE43 		and	r3, r3, #32512
 1663 02ca 1B0A     		lsrs	r3, r3, #8
 1664 02cc FB60     		str	r3, [r7, #12]
 805:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
 1665              		.loc 1 805 0
 1666 02ce 044B     		ldr	r3, .L210
 1667 02d0 5B69     		ldr	r3, [r3, #20]
 1668 02d2 03F40033 		and	r3, r3, #131072
 1669 02d6 002B     		cmp	r3, #0
 1670 02d8 0ED0     		beq	.L137
 807:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 1671              		.loc 1 807 0
 1672 02da 1123     		movs	r3, #17
 1673 02dc 3B61     		str	r3, [r7, #16]
 1674 02de 0DE0     		b	.L138
 1675              	.L211:
 1676              		.align	2
 1677              	.L210:
ARM GAS  /tmp/ccXARlUH.s 			page 63


 1678 02e0 00100240 		.word	1073876992
 1679 02e4 90D00300 		.word	250000
 1680 02e8 40420F00 		.word	1000000
 1681 02ec 0024F400 		.word	16000000
 1682 02f0 00127A00 		.word	8000000
 1683 02f4 68FF1F00 		.word	2097000
 1684              	.L137:
 811:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 1685              		.loc 1 811 0
 1686 02f8 0723     		movs	r3, #7
 1687 02fa 3B61     		str	r3, [r7, #16]
 1688              	.L138:
 813:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1689              		.loc 1 813 0
 1690 02fc 7B69     		ldr	r3, [r7, #20]
 1691 02fe FA68     		ldr	r2, [r7, #12]
 1692 0300 02FB03F2 		mul	r2, r2, r3
 1693 0304 3B69     		ldr	r3, [r7, #16]
 1694 0306 B2FBF3F3 		udiv	r3, r2, r3
 1695 030a FB61     		str	r3, [r7, #28]
 801:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1696              		.loc 1 801 0
 1697 030c 03E0     		b	.L124
 1698              	.L136:
 801:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1699              		.loc 1 801 0 is_stmt 0 discriminator 3
 1700 030e 02E0     		b	.L124
 1701              	.L135:
 819:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 1702              		.loc 1 819 0 is_stmt 1
 1703 0310 0023     		movs	r3, #0
 1704 0312 FB61     		str	r3, [r7, #28]
 822:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     
 1705              		.loc 1 822 0
 1706 0314 01E3     		b	.L90
 1707              	.L124:
 822:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     
 1708              		.loc 1 822 0 is_stmt 0 discriminator 1
 1709 0316 00E3     		b	.L90
 1710              	.L117:
 833:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 1711              		.loc 1 833 0 is_stmt 1
 1712 0318 A24B     		ldr	r3, .L212
 1713 031a D3F88830 		ldr	r3, [r3, #136]
 1714 031e 03F04063 		and	r3, r3, #201326592
 1715 0322 BB61     		str	r3, [r7, #24]
 835:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1716              		.loc 1 835 0
 1717 0324 BB69     		ldr	r3, [r7, #24]
 1718 0326 B3F1406F 		cmp	r3, #201326592
 1719 032a 1BD1     		bne	.L139
 837:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1720              		.loc 1 837 0
 1721 032c 9D4B     		ldr	r3, .L212
 1722 032e 1B68     		ldr	r3, [r3]
 1723 0330 03F00803 		and	r3, r3, #8
 1724 0334 002B     		cmp	r3, #0
ARM GAS  /tmp/ccXARlUH.s 			page 64


 1725 0336 09D0     		beq	.L140
 837:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1726              		.loc 1 837 0 is_stmt 0 discriminator 1
 1727 0338 9A4B     		ldr	r3, .L212
 1728 033a 1B68     		ldr	r3, [r3]
 1729 033c 03F0F003 		and	r3, r3, #240
 1730 0340 1B09     		lsrs	r3, r3, #4
 1731 0342 043B     		subs	r3, r3, #4
 1732 0344 1A46     		mov	r2, r3
 1733 0346 984B     		ldr	r3, .L212+4
 1734 0348 9340     		lsls	r3, r3, r2
 1735 034a 09E0     		b	.L141
 1736              	.L140:
 837:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1737              		.loc 1 837 0 discriminator 2
 1738 034c 954B     		ldr	r3, .L212
 1739 034e D3F89430 		ldr	r3, [r3, #148]
 1740 0352 03F47063 		and	r3, r3, #3840
 1741 0356 1B0A     		lsrs	r3, r3, #8
 1742 0358 043B     		subs	r3, r3, #4
 1743 035a 1A46     		mov	r2, r3
 1744 035c 924B     		ldr	r3, .L212+4
 1745 035e 9340     		lsls	r3, r3, r2
 1746              	.L141:
 837:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1747              		.loc 1 837 0 discriminator 4
 1748 0360 FB61     		str	r3, [r7, #28]
 1749 0362 34E0     		b	.L142
 1750              	.L139:
 839:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1751              		.loc 1 839 0 is_stmt 1
 1752 0364 BB69     		ldr	r3, [r7, #24]
 1753 0366 B3F1006F 		cmp	r3, #134217728
 1754 036a 14D1     		bne	.L143
 842:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> 21) + 1) << 1)
 1755              		.loc 1 842 0
 1756 036c 8D4B     		ldr	r3, .L212
 1757 036e DB68     		ldr	r3, [r3, #12]
 1758 0370 03F4FE43 		and	r3, r3, #32512
 1759 0374 1B0A     		lsrs	r3, r3, #8
 1760 0376 FB60     		str	r3, [r7, #12]
 843:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1761              		.loc 1 843 0
 1762 0378 7B69     		ldr	r3, [r7, #20]
 1763 037a FA68     		ldr	r2, [r7, #12]
 1764 037c 02FB03F2 		mul	r2, r2, r3
 1765 0380 884B     		ldr	r3, .L212
 1766 0382 DB68     		ldr	r3, [r3, #12]
 1767 0384 03F4C003 		and	r3, r3, #6291456
 1768 0388 5B0D     		lsrs	r3, r3, #21
 1769 038a 0133     		adds	r3, r3, #1
 1770 038c 5B00     		lsls	r3, r3, #1
 1771 038e B2FBF3F3 		udiv	r3, r2, r3
 1772 0392 FB61     		str	r3, [r7, #28]
 1773 0394 1BE0     		b	.L142
 1774              	.L143:
 845:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
ARM GAS  /tmp/ccXARlUH.s 			page 65


 1775              		.loc 1 845 0
 1776 0396 BB69     		ldr	r3, [r7, #24]
 1777 0398 B3F1806F 		cmp	r3, #67108864
 1778 039c 14D1     		bne	.L144
 848:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> 21
 1779              		.loc 1 848 0
 1780 039e 814B     		ldr	r3, .L212
 1781 03a0 1B69     		ldr	r3, [r3, #16]
 1782 03a2 03F4FE43 		and	r3, r3, #32512
 1783 03a6 1B0A     		lsrs	r3, r3, #8
 1784 03a8 FB60     		str	r3, [r7, #12]
 849:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1785              		.loc 1 849 0
 1786 03aa 7B69     		ldr	r3, [r7, #20]
 1787 03ac FA68     		ldr	r2, [r7, #12]
 1788 03ae 02FB03F2 		mul	r2, r2, r3
 1789 03b2 7C4B     		ldr	r3, .L212
 1790 03b4 1B69     		ldr	r3, [r3, #16]
 1791 03b6 03F4C003 		and	r3, r3, #6291456
 1792 03ba 5B0D     		lsrs	r3, r3, #21
 1793 03bc 0133     		adds	r3, r3, #1
 1794 03be 5B00     		lsls	r3, r3, #1
 1795 03c0 B2FBF3F3 		udiv	r3, r2, r3
 1796 03c4 FB61     		str	r3, [r7, #28]
 1797 03c6 02E0     		b	.L142
 1798              	.L144:
 853:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1799              		.loc 1 853 0
 1800 03c8 0023     		movs	r3, #0
 1801 03ca FB61     		str	r3, [r7, #28]
 855:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 1802              		.loc 1 855 0
 1803 03cc A5E2     		b	.L90
 1804              	.L142:
 1805 03ce A4E2     		b	.L90
 1806              	.L104:
 859:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 1807              		.loc 1 859 0
 1808 03d0 744B     		ldr	r3, .L212
 1809 03d2 D3F88830 		ldr	r3, [r3, #136]
 1810 03d6 03F00303 		and	r3, r3, #3
 1811 03da BB61     		str	r3, [r7, #24]
 861:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1812              		.loc 1 861 0
 1813 03dc BB69     		ldr	r3, [r7, #24]
 1814 03de 002B     		cmp	r3, #0
 1815 03e0 03D1     		bne	.L145
 863:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1816              		.loc 1 863 0
 1817 03e2 FFF7FEFF 		bl	HAL_RCC_GetPCLK2Freq
 1818 03e6 F861     		str	r0, [r7, #28]
 1819 03e8 23E0     		b	.L146
 1820              	.L145:
 865:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1821              		.loc 1 865 0
 1822 03ea BB69     		ldr	r3, [r7, #24]
 1823 03ec 012B     		cmp	r3, #1
ARM GAS  /tmp/ccXARlUH.s 			page 66


 1824 03ee 03D1     		bne	.L147
 867:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1825              		.loc 1 867 0
 1826 03f0 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1827 03f4 F861     		str	r0, [r7, #28]
 1828 03f6 1CE0     		b	.L146
 1829              	.L147:
 869:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1830              		.loc 1 869 0
 1831 03f8 BB69     		ldr	r3, [r7, #24]
 1832 03fa 022B     		cmp	r3, #2
 1833 03fc 08D1     		bne	.L148
 869:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1834              		.loc 1 869 0 is_stmt 0 discriminator 1
 1835 03fe 694B     		ldr	r3, .L212
 1836 0400 1B68     		ldr	r3, [r3]
 1837 0402 03F48063 		and	r3, r3, #1024
 1838 0406 002B     		cmp	r3, #0
 1839 0408 02D0     		beq	.L148
 871:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1840              		.loc 1 871 0 is_stmt 1
 1841 040a 684B     		ldr	r3, .L212+8
 1842 040c FB61     		str	r3, [r7, #28]
 1843 040e 10E0     		b	.L146
 1844              	.L148:
 873:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1845              		.loc 1 873 0
 1846 0410 BB69     		ldr	r3, [r7, #24]
 1847 0412 032B     		cmp	r3, #3
 1848 0414 0AD1     		bne	.L149
 873:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1849              		.loc 1 873 0 is_stmt 0 discriminator 1
 1850 0416 634B     		ldr	r3, .L212
 1851 0418 D3F89030 		ldr	r3, [r3, #144]
 1852 041c 03F00203 		and	r3, r3, #2
 1853 0420 002B     		cmp	r3, #0
 1854 0422 03D0     		beq	.L149
 875:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1855              		.loc 1 875 0 is_stmt 1
 1856 0424 4FF40043 		mov	r3, #32768
 1857 0428 FB61     		str	r3, [r7, #28]
 1858 042a 02E0     		b	.L146
 1859              	.L149:
 880:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1860              		.loc 1 880 0
 1861 042c 0023     		movs	r3, #0
 1862 042e FB61     		str	r3, [r7, #28]
 882:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1863              		.loc 1 882 0
 1864 0430 73E2     		b	.L90
 1865              	.L146:
 1866 0432 72E2     		b	.L90
 1867              	.L102:
 886:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 1868              		.loc 1 886 0
 1869 0434 5B4B     		ldr	r3, .L212
 1870 0436 D3F88830 		ldr	r3, [r3, #136]
ARM GAS  /tmp/ccXARlUH.s 			page 67


 1871 043a 03F00C03 		and	r3, r3, #12
 1872 043e BB61     		str	r3, [r7, #24]
 888:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1873              		.loc 1 888 0
 1874 0440 BB69     		ldr	r3, [r7, #24]
 1875 0442 002B     		cmp	r3, #0
 1876 0444 03D1     		bne	.L150
 890:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1877              		.loc 1 890 0
 1878 0446 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1879 044a F861     		str	r0, [r7, #28]
 1880 044c 23E0     		b	.L151
 1881              	.L150:
 892:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1882              		.loc 1 892 0
 1883 044e BB69     		ldr	r3, [r7, #24]
 1884 0450 042B     		cmp	r3, #4
 1885 0452 03D1     		bne	.L152
 894:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1886              		.loc 1 894 0
 1887 0454 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1888 0458 F861     		str	r0, [r7, #28]
 1889 045a 1CE0     		b	.L151
 1890              	.L152:
 896:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1891              		.loc 1 896 0
 1892 045c BB69     		ldr	r3, [r7, #24]
 1893 045e 082B     		cmp	r3, #8
 1894 0460 08D1     		bne	.L153
 896:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1895              		.loc 1 896 0 is_stmt 0 discriminator 1
 1896 0462 504B     		ldr	r3, .L212
 1897 0464 1B68     		ldr	r3, [r3]
 1898 0466 03F48063 		and	r3, r3, #1024
 1899 046a 002B     		cmp	r3, #0
 1900 046c 02D0     		beq	.L153
 898:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1901              		.loc 1 898 0 is_stmt 1
 1902 046e 4F4B     		ldr	r3, .L212+8
 1903 0470 FB61     		str	r3, [r7, #28]
 1904 0472 10E0     		b	.L151
 1905              	.L153:
 900:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1906              		.loc 1 900 0
 1907 0474 BB69     		ldr	r3, [r7, #24]
 1908 0476 0C2B     		cmp	r3, #12
 1909 0478 0AD1     		bne	.L154
 900:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1910              		.loc 1 900 0 is_stmt 0 discriminator 1
 1911 047a 4A4B     		ldr	r3, .L212
 1912 047c D3F89030 		ldr	r3, [r3, #144]
 1913 0480 03F00203 		and	r3, r3, #2
 1914 0484 002B     		cmp	r3, #0
 1915 0486 03D0     		beq	.L154
 902:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1916              		.loc 1 902 0 is_stmt 1
 1917 0488 4FF40043 		mov	r3, #32768
ARM GAS  /tmp/ccXARlUH.s 			page 68


 1918 048c FB61     		str	r3, [r7, #28]
 1919 048e 02E0     		b	.L151
 1920              	.L154:
 907:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1921              		.loc 1 907 0
 1922 0490 0023     		movs	r3, #0
 1923 0492 FB61     		str	r3, [r7, #28]
 909:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1924              		.loc 1 909 0
 1925 0494 41E2     		b	.L90
 1926              	.L151:
 1927 0496 40E2     		b	.L90
 1928              	.L105:
 913:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 1929              		.loc 1 913 0
 1930 0498 424B     		ldr	r3, .L212
 1931 049a D3F88830 		ldr	r3, [r3, #136]
 1932 049e 03F03003 		and	r3, r3, #48
 1933 04a2 BB61     		str	r3, [r7, #24]
 915:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1934              		.loc 1 915 0
 1935 04a4 BB69     		ldr	r3, [r7, #24]
 1936 04a6 002B     		cmp	r3, #0
 1937 04a8 03D1     		bne	.L155
 917:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1938              		.loc 1 917 0
 1939 04aa FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1940 04ae F861     		str	r0, [r7, #28]
 1941 04b0 23E0     		b	.L156
 1942              	.L155:
 919:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1943              		.loc 1 919 0
 1944 04b2 BB69     		ldr	r3, [r7, #24]
 1945 04b4 102B     		cmp	r3, #16
 1946 04b6 03D1     		bne	.L157
 921:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1947              		.loc 1 921 0
 1948 04b8 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1949 04bc F861     		str	r0, [r7, #28]
 1950 04be 1CE0     		b	.L156
 1951              	.L157:
 923:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1952              		.loc 1 923 0
 1953 04c0 BB69     		ldr	r3, [r7, #24]
 1954 04c2 202B     		cmp	r3, #32
 1955 04c4 08D1     		bne	.L158
 923:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1956              		.loc 1 923 0 is_stmt 0 discriminator 1
 1957 04c6 374B     		ldr	r3, .L212
 1958 04c8 1B68     		ldr	r3, [r3]
 1959 04ca 03F48063 		and	r3, r3, #1024
 1960 04ce 002B     		cmp	r3, #0
 1961 04d0 02D0     		beq	.L158
 925:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1962              		.loc 1 925 0 is_stmt 1
 1963 04d2 364B     		ldr	r3, .L212+8
 1964 04d4 FB61     		str	r3, [r7, #28]
ARM GAS  /tmp/ccXARlUH.s 			page 69


 1965 04d6 10E0     		b	.L156
 1966              	.L158:
 927:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1967              		.loc 1 927 0
 1968 04d8 BB69     		ldr	r3, [r7, #24]
 1969 04da 302B     		cmp	r3, #48
 1970 04dc 0AD1     		bne	.L159
 927:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1971              		.loc 1 927 0 is_stmt 0 discriminator 1
 1972 04de 314B     		ldr	r3, .L212
 1973 04e0 D3F89030 		ldr	r3, [r3, #144]
 1974 04e4 03F00203 		and	r3, r3, #2
 1975 04e8 002B     		cmp	r3, #0
 1976 04ea 03D0     		beq	.L159
 929:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1977              		.loc 1 929 0 is_stmt 1
 1978 04ec 4FF40043 		mov	r3, #32768
 1979 04f0 FB61     		str	r3, [r7, #28]
 1980 04f2 02E0     		b	.L156
 1981              	.L159:
 934:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1982              		.loc 1 934 0
 1983 04f4 0023     		movs	r3, #0
 1984 04f6 FB61     		str	r3, [r7, #28]
 936:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1985              		.loc 1 936 0
 1986 04f8 0FE2     		b	.L90
 1987              	.L156:
 1988 04fa 0EE2     		b	.L90
 1989              	.L106:
 940:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 1990              		.loc 1 940 0
 1991 04fc 294B     		ldr	r3, .L212
 1992 04fe D3F88830 		ldr	r3, [r3, #136]
 1993 0502 03F0C003 		and	r3, r3, #192
 1994 0506 BB61     		str	r3, [r7, #24]
 942:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1995              		.loc 1 942 0
 1996 0508 BB69     		ldr	r3, [r7, #24]
 1997 050a 002B     		cmp	r3, #0
 1998 050c 03D1     		bne	.L160
 944:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1999              		.loc 1 944 0
 2000 050e FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2001 0512 F861     		str	r0, [r7, #28]
 2002 0514 23E0     		b	.L161
 2003              	.L160:
 946:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2004              		.loc 1 946 0
 2005 0516 BB69     		ldr	r3, [r7, #24]
 2006 0518 402B     		cmp	r3, #64
 2007 051a 03D1     		bne	.L162
 948:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2008              		.loc 1 948 0
 2009 051c FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2010 0520 F861     		str	r0, [r7, #28]
 2011 0522 1CE0     		b	.L161
ARM GAS  /tmp/ccXARlUH.s 			page 70


 2012              	.L162:
 950:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2013              		.loc 1 950 0
 2014 0524 BB69     		ldr	r3, [r7, #24]
 2015 0526 802B     		cmp	r3, #128
 2016 0528 08D1     		bne	.L163
 950:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2017              		.loc 1 950 0 is_stmt 0 discriminator 1
 2018 052a 1E4B     		ldr	r3, .L212
 2019 052c 1B68     		ldr	r3, [r3]
 2020 052e 03F48063 		and	r3, r3, #1024
 2021 0532 002B     		cmp	r3, #0
 2022 0534 02D0     		beq	.L163
 952:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2023              		.loc 1 952 0 is_stmt 1
 2024 0536 1D4B     		ldr	r3, .L212+8
 2025 0538 FB61     		str	r3, [r7, #28]
 2026 053a 10E0     		b	.L161
 2027              	.L163:
 954:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2028              		.loc 1 954 0
 2029 053c BB69     		ldr	r3, [r7, #24]
 2030 053e C02B     		cmp	r3, #192
 2031 0540 0AD1     		bne	.L164
 954:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2032              		.loc 1 954 0 is_stmt 0 discriminator 1
 2033 0542 184B     		ldr	r3, .L212
 2034 0544 D3F89030 		ldr	r3, [r3, #144]
 2035 0548 03F00203 		and	r3, r3, #2
 2036 054c 002B     		cmp	r3, #0
 2037 054e 03D0     		beq	.L164
 956:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2038              		.loc 1 956 0 is_stmt 1
 2039 0550 4FF40043 		mov	r3, #32768
 2040 0554 FB61     		str	r3, [r7, #28]
 2041 0556 02E0     		b	.L161
 2042              	.L164:
 961:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2043              		.loc 1 961 0
 2044 0558 0023     		movs	r3, #0
 2045 055a FB61     		str	r3, [r7, #28]
 963:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2046              		.loc 1 963 0
 2047 055c DDE1     		b	.L90
 2048              	.L161:
 2049 055e DCE1     		b	.L90
 2050              	.L100:
 967:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 2051              		.loc 1 967 0
 2052 0560 104B     		ldr	r3, .L212
 2053 0562 D3F88830 		ldr	r3, [r3, #136]
 2054 0566 03F44073 		and	r3, r3, #768
 2055 056a BB61     		str	r3, [r7, #24]
 969:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2056              		.loc 1 969 0
 2057 056c BB69     		ldr	r3, [r7, #24]
 2058 056e 002B     		cmp	r3, #0
ARM GAS  /tmp/ccXARlUH.s 			page 71


 2059 0570 03D1     		bne	.L165
 971:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2060              		.loc 1 971 0
 2061 0572 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2062 0576 F861     		str	r0, [r7, #28]
 2063 0578 2CE0     		b	.L166
 2064              	.L165:
 973:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2065              		.loc 1 973 0
 2066 057a BB69     		ldr	r3, [r7, #24]
 2067 057c B3F5807F 		cmp	r3, #256
 2068 0580 03D1     		bne	.L167
 975:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2069              		.loc 1 975 0
 2070 0582 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2071 0586 F861     		str	r0, [r7, #28]
 2072 0588 24E0     		b	.L166
 2073              	.L167:
 977:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2074              		.loc 1 977 0
 2075 058a BB69     		ldr	r3, [r7, #24]
 2076 058c B3F5007F 		cmp	r3, #512
 2077 0590 0ED1     		bne	.L168
 977:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2078              		.loc 1 977 0 is_stmt 0 discriminator 1
 2079 0592 044B     		ldr	r3, .L212
 2080 0594 1B68     		ldr	r3, [r3]
 2081 0596 03F48063 		and	r3, r3, #1024
 2082 059a 002B     		cmp	r3, #0
 2083 059c 08D0     		beq	.L168
 979:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2084              		.loc 1 979 0 is_stmt 1
 2085 059e 034B     		ldr	r3, .L212+8
 2086 05a0 FB61     		str	r3, [r7, #28]
 2087 05a2 17E0     		b	.L166
 2088              	.L213:
 2089              		.align	2
 2090              	.L212:
 2091 05a4 00100240 		.word	1073876992
 2092 05a8 40420F00 		.word	1000000
 2093 05ac 0024F400 		.word	16000000
 2094              	.L168:
 981:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2095              		.loc 1 981 0
 2096 05b0 BB69     		ldr	r3, [r7, #24]
 2097 05b2 B3F5407F 		cmp	r3, #768
 2098 05b6 0AD1     		bne	.L169
 981:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2099              		.loc 1 981 0 is_stmt 0 discriminator 1
 2100 05b8 A84B     		ldr	r3, .L214
 2101 05ba D3F89030 		ldr	r3, [r3, #144]
 2102 05be 03F00203 		and	r3, r3, #2
 2103 05c2 002B     		cmp	r3, #0
 2104 05c4 03D0     		beq	.L169
 983:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2105              		.loc 1 983 0 is_stmt 1
 2106 05c6 4FF40043 		mov	r3, #32768
ARM GAS  /tmp/ccXARlUH.s 			page 72


 2107 05ca FB61     		str	r3, [r7, #28]
 2108 05cc 02E0     		b	.L166
 2109              	.L169:
 988:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2110              		.loc 1 988 0
 2111 05ce 0023     		movs	r3, #0
 2112 05d0 FB61     		str	r3, [r7, #28]
 990:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2113              		.loc 1 990 0
 2114 05d2 A2E1     		b	.L90
 2115              	.L166:
 2116 05d4 A1E1     		b	.L90
 2117              	.L109:
 994:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 2118              		.loc 1 994 0
 2119 05d6 A14B     		ldr	r3, .L214
 2120 05d8 D3F88830 		ldr	r3, [r3, #136]
 2121 05dc 03F44063 		and	r3, r3, #3072
 2122 05e0 BB61     		str	r3, [r7, #24]
 996:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2123              		.loc 1 996 0
 2124 05e2 BB69     		ldr	r3, [r7, #24]
 2125 05e4 002B     		cmp	r3, #0
 2126 05e6 03D1     		bne	.L170
 998:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2127              		.loc 1 998 0
 2128 05e8 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2129 05ec F861     		str	r0, [r7, #28]
 2130 05ee 26E0     		b	.L171
 2131              	.L170:
1000:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2132              		.loc 1 1000 0
 2133 05f0 BB69     		ldr	r3, [r7, #24]
 2134 05f2 B3F5806F 		cmp	r3, #1024
 2135 05f6 03D1     		bne	.L172
1002:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2136              		.loc 1 1002 0
 2137 05f8 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2138 05fc F861     		str	r0, [r7, #28]
 2139 05fe 1EE0     		b	.L171
 2140              	.L172:
1004:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2141              		.loc 1 1004 0
 2142 0600 BB69     		ldr	r3, [r7, #24]
 2143 0602 B3F5006F 		cmp	r3, #2048
 2144 0606 08D1     		bne	.L173
1004:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2145              		.loc 1 1004 0 is_stmt 0 discriminator 1
 2146 0608 944B     		ldr	r3, .L214
 2147 060a 1B68     		ldr	r3, [r3]
 2148 060c 03F48063 		and	r3, r3, #1024
 2149 0610 002B     		cmp	r3, #0
 2150 0612 02D0     		beq	.L173
1006:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2151              		.loc 1 1006 0 is_stmt 1
 2152 0614 924B     		ldr	r3, .L214+4
 2153 0616 FB61     		str	r3, [r7, #28]
ARM GAS  /tmp/ccXARlUH.s 			page 73


 2154 0618 11E0     		b	.L171
 2155              	.L173:
1008:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2156              		.loc 1 1008 0
 2157 061a BB69     		ldr	r3, [r7, #24]
 2158 061c B3F5406F 		cmp	r3, #3072
 2159 0620 0AD1     		bne	.L174
1008:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2160              		.loc 1 1008 0 is_stmt 0 discriminator 1
 2161 0622 8E4B     		ldr	r3, .L214
 2162 0624 D3F89030 		ldr	r3, [r3, #144]
 2163 0628 03F00203 		and	r3, r3, #2
 2164 062c 002B     		cmp	r3, #0
 2165 062e 03D0     		beq	.L174
1010:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2166              		.loc 1 1010 0 is_stmt 1
 2167 0630 4FF40043 		mov	r3, #32768
 2168 0634 FB61     		str	r3, [r7, #28]
 2169 0636 02E0     		b	.L171
 2170              	.L174:
1015:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2171              		.loc 1 1015 0
 2172 0638 0023     		movs	r3, #0
 2173 063a FB61     		str	r3, [r7, #28]
1017:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2174              		.loc 1 1017 0
 2175 063c 6DE1     		b	.L90
 2176              	.L171:
 2177 063e 6CE1     		b	.L90
 2178              	.L112:
1021:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 2179              		.loc 1 1021 0
 2180 0640 864B     		ldr	r3, .L214
 2181 0642 D3F88830 		ldr	r3, [r3, #136]
 2182 0646 03F04053 		and	r3, r3, #805306368
 2183 064a BB61     		str	r3, [r7, #24]
1023:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2184              		.loc 1 1023 0
 2185 064c BB69     		ldr	r3, [r7, #24]
 2186 064e B3F1405F 		cmp	r3, #805306368
 2187 0652 03D1     		bne	.L175
1025:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2188              		.loc 1 1025 0
 2189 0654 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2190 0658 F861     		str	r0, [r7, #28]
 2191 065a 40E0     		b	.L176
 2192              	.L175:
1027:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2193              		.loc 1 1027 0
 2194 065c BB69     		ldr	r3, [r7, #24]
 2195 065e B3F1805F 		cmp	r3, #268435456
 2196 0662 1AD1     		bne	.L177
1029:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2197              		.loc 1 1029 0
 2198 0664 7D4B     		ldr	r3, .L214
 2199 0666 1B69     		ldr	r3, [r3, #16]
 2200 0668 03F08073 		and	r3, r3, #16777216
ARM GAS  /tmp/ccXARlUH.s 			page 74


 2201 066c 002B     		cmp	r3, #0
 2202 066e 36D0     		beq	.L176
1032:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> 
 2203              		.loc 1 1032 0
 2204 0670 7A4B     		ldr	r3, .L214
 2205 0672 1B69     		ldr	r3, [r3, #16]
 2206 0674 03F4FE43 		and	r3, r3, #32512
 2207 0678 1B0A     		lsrs	r3, r3, #8
 2208 067a FB60     		str	r3, [r7, #12]
1033:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2209              		.loc 1 1033 0
 2210 067c 7B69     		ldr	r3, [r7, #20]
 2211 067e FA68     		ldr	r2, [r7, #12]
 2212 0680 02FB03F2 		mul	r2, r2, r3
 2213 0684 754B     		ldr	r3, .L214
 2214 0686 1B69     		ldr	r3, [r3, #16]
 2215 0688 03F0C063 		and	r3, r3, #100663296
 2216 068c 1B0E     		lsrs	r3, r3, #24
 2217 068e 0133     		adds	r3, r3, #1
 2218 0690 5B00     		lsls	r3, r3, #1
 2219 0692 B2FBF3F3 		udiv	r3, r2, r3
 2220 0696 FB61     		str	r3, [r7, #28]
1050:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2221              		.loc 1 1050 0
 2222 0698 3FE1     		b	.L90
 2223              	.L177:
1036:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2224              		.loc 1 1036 0
 2225 069a BB69     		ldr	r3, [r7, #24]
 2226 069c B3F1005F 		cmp	r3, #536870912
 2227 06a0 1AD1     		bne	.L179
1038:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2228              		.loc 1 1038 0
 2229 06a2 6E4B     		ldr	r3, .L214
 2230 06a4 5B69     		ldr	r3, [r3, #20]
 2231 06a6 03F08073 		and	r3, r3, #16777216
 2232 06aa 002B     		cmp	r3, #0
 2233 06ac 17D0     		beq	.L176
1041:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> 
 2234              		.loc 1 1041 0
 2235 06ae 6B4B     		ldr	r3, .L214
 2236 06b0 5B69     		ldr	r3, [r3, #20]
 2237 06b2 03F4FE43 		and	r3, r3, #32512
 2238 06b6 1B0A     		lsrs	r3, r3, #8
 2239 06b8 FB60     		str	r3, [r7, #12]
1042:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2240              		.loc 1 1042 0
 2241 06ba 7B69     		ldr	r3, [r7, #20]
 2242 06bc FA68     		ldr	r2, [r7, #12]
 2243 06be 02FB03F2 		mul	r2, r2, r3
 2244 06c2 664B     		ldr	r3, .L214
 2245 06c4 5B69     		ldr	r3, [r3, #20]
 2246 06c6 03F0C063 		and	r3, r3, #100663296
 2247 06ca 1B0E     		lsrs	r3, r3, #24
 2248 06cc 0133     		adds	r3, r3, #1
 2249 06ce 5B00     		lsls	r3, r3, #1
 2250 06d0 B2FBF3F3 		udiv	r3, r2, r3
ARM GAS  /tmp/ccXARlUH.s 			page 75


 2251 06d4 FB61     		str	r3, [r7, #28]
1050:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2252              		.loc 1 1050 0
 2253 06d6 20E1     		b	.L90
 2254              	.L179:
1048:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2255              		.loc 1 1048 0
 2256 06d8 0023     		movs	r3, #0
 2257 06da FB61     		str	r3, [r7, #28]
1050:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2258              		.loc 1 1050 0
 2259 06dc 1DE1     		b	.L90
 2260              	.L176:
1050:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2261              		.loc 1 1050 0 is_stmt 0 discriminator 4
 2262 06de 1CE1     		b	.L90
 2263              	.L118:
1054:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 2264              		.loc 1 1054 0 is_stmt 1
 2265 06e0 5E4B     		ldr	r3, .L214
 2266 06e2 D3F88830 		ldr	r3, [r3, #136]
 2267 06e6 03F00043 		and	r3, r3, #-2147483648
 2268 06ea BB61     		str	r3, [r7, #24]
1056:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2269              		.loc 1 1056 0
 2270 06ec BB69     		ldr	r3, [r7, #24]
 2271 06ee 002B     		cmp	r3, #0
 2272 06f0 03D1     		bne	.L181
1058:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2273              		.loc 1 1058 0
 2274 06f2 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2275 06f6 F861     		str	r0, [r7, #28]
1064:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2276              		.loc 1 1064 0
 2277 06f8 0FE1     		b	.L90
 2278              	.L181:
1062:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2279              		.loc 1 1062 0
 2280 06fa FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2281 06fe F861     		str	r0, [r7, #28]
1064:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2282              		.loc 1 1064 0
 2283 0700 0BE1     		b	.L90
 2284              	.L107:
1068:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 2285              		.loc 1 1068 0
 2286 0702 564B     		ldr	r3, .L214
 2287 0704 D3F88830 		ldr	r3, [r3, #136]
 2288 0708 03F44053 		and	r3, r3, #12288
 2289 070c BB61     		str	r3, [r7, #24]
1070:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2290              		.loc 1 1070 0
 2291 070e BB69     		ldr	r3, [r7, #24]
 2292 0710 002B     		cmp	r3, #0
 2293 0712 03D1     		bne	.L183
1072:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2294              		.loc 1 1072 0
ARM GAS  /tmp/ccXARlUH.s 			page 76


 2295 0714 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2296 0718 F861     		str	r0, [r7, #28]
 2297 071a 17E0     		b	.L184
 2298              	.L183:
1074:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2299              		.loc 1 1074 0
 2300 071c BB69     		ldr	r3, [r7, #24]
 2301 071e B3F5805F 		cmp	r3, #4096
 2302 0722 03D1     		bne	.L185
1076:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2303              		.loc 1 1076 0
 2304 0724 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2305 0728 F861     		str	r0, [r7, #28]
 2306 072a 0FE0     		b	.L184
 2307              	.L185:
1078:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2308              		.loc 1 1078 0
 2309 072c BB69     		ldr	r3, [r7, #24]
 2310 072e B3F5005F 		cmp	r3, #8192
 2311 0732 08D1     		bne	.L186
1078:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2312              		.loc 1 1078 0 is_stmt 0 discriminator 1
 2313 0734 494B     		ldr	r3, .L214
 2314 0736 1B68     		ldr	r3, [r3]
 2315 0738 03F48063 		and	r3, r3, #1024
 2316 073c 002B     		cmp	r3, #0
 2317 073e 02D0     		beq	.L186
1080:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2318              		.loc 1 1080 0 is_stmt 1
 2319 0740 474B     		ldr	r3, .L214+4
 2320 0742 FB61     		str	r3, [r7, #28]
 2321 0744 02E0     		b	.L184
 2322              	.L186:
1085:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2323              		.loc 1 1085 0
 2324 0746 0023     		movs	r3, #0
 2325 0748 FB61     		str	r3, [r7, #28]
1087:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2326              		.loc 1 1087 0
 2327 074a E6E0     		b	.L90
 2328              	.L184:
 2329 074c E5E0     		b	.L90
 2330              	.L110:
1091:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 2331              		.loc 1 1091 0
 2332 074e 434B     		ldr	r3, .L214
 2333 0750 D3F88830 		ldr	r3, [r3, #136]
 2334 0754 03F44043 		and	r3, r3, #49152
 2335 0758 BB61     		str	r3, [r7, #24]
1093:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2336              		.loc 1 1093 0
 2337 075a BB69     		ldr	r3, [r7, #24]
 2338 075c 002B     		cmp	r3, #0
 2339 075e 03D1     		bne	.L187
1095:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2340              		.loc 1 1095 0
 2341 0760 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
ARM GAS  /tmp/ccXARlUH.s 			page 77


 2342 0764 F861     		str	r0, [r7, #28]
 2343 0766 17E0     		b	.L188
 2344              	.L187:
1097:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2345              		.loc 1 1097 0
 2346 0768 BB69     		ldr	r3, [r7, #24]
 2347 076a B3F5804F 		cmp	r3, #16384
 2348 076e 03D1     		bne	.L189
1099:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2349              		.loc 1 1099 0
 2350 0770 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2351 0774 F861     		str	r0, [r7, #28]
 2352 0776 0FE0     		b	.L188
 2353              	.L189:
1101:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2354              		.loc 1 1101 0
 2355 0778 BB69     		ldr	r3, [r7, #24]
 2356 077a B3F5004F 		cmp	r3, #32768
 2357 077e 08D1     		bne	.L190
1101:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2358              		.loc 1 1101 0 is_stmt 0 discriminator 1
 2359 0780 364B     		ldr	r3, .L214
 2360 0782 1B68     		ldr	r3, [r3]
 2361 0784 03F48063 		and	r3, r3, #1024
 2362 0788 002B     		cmp	r3, #0
 2363 078a 02D0     		beq	.L190
1103:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2364              		.loc 1 1103 0 is_stmt 1
 2365 078c 344B     		ldr	r3, .L214+4
 2366 078e FB61     		str	r3, [r7, #28]
 2367 0790 02E0     		b	.L188
 2368              	.L190:
1108:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2369              		.loc 1 1108 0
 2370 0792 0023     		movs	r3, #0
 2371 0794 FB61     		str	r3, [r7, #28]
1110:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2372              		.loc 1 1110 0
 2373 0796 C0E0     		b	.L90
 2374              	.L188:
 2375 0798 BFE0     		b	.L90
 2376              	.L111:
1114:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 2377              		.loc 1 1114 0
 2378 079a 304B     		ldr	r3, .L214
 2379 079c D3F88830 		ldr	r3, [r3, #136]
 2380 07a0 03F44033 		and	r3, r3, #196608
 2381 07a4 BB61     		str	r3, [r7, #24]
1116:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2382              		.loc 1 1116 0
 2383 07a6 BB69     		ldr	r3, [r7, #24]
 2384 07a8 002B     		cmp	r3, #0
 2385 07aa 03D1     		bne	.L191
1118:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2386              		.loc 1 1118 0
 2387 07ac FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2388 07b0 F861     		str	r0, [r7, #28]
ARM GAS  /tmp/ccXARlUH.s 			page 78


 2389 07b2 17E0     		b	.L192
 2390              	.L191:
1120:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2391              		.loc 1 1120 0
 2392 07b4 BB69     		ldr	r3, [r7, #24]
 2393 07b6 B3F5803F 		cmp	r3, #65536
 2394 07ba 03D1     		bne	.L193
1122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2395              		.loc 1 1122 0
 2396 07bc FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2397 07c0 F861     		str	r0, [r7, #28]
 2398 07c2 0FE0     		b	.L192
 2399              	.L193:
1124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2400              		.loc 1 1124 0
 2401 07c4 BB69     		ldr	r3, [r7, #24]
 2402 07c6 B3F5003F 		cmp	r3, #131072
 2403 07ca 08D1     		bne	.L194
1124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2404              		.loc 1 1124 0 is_stmt 0 discriminator 1
 2405 07cc 234B     		ldr	r3, .L214
 2406 07ce 1B68     		ldr	r3, [r3]
 2407 07d0 03F48063 		and	r3, r3, #1024
 2408 07d4 002B     		cmp	r3, #0
 2409 07d6 02D0     		beq	.L194
1126:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2410              		.loc 1 1126 0 is_stmt 1
 2411 07d8 214B     		ldr	r3, .L214+4
 2412 07da FB61     		str	r3, [r7, #28]
 2413 07dc 02E0     		b	.L192
 2414              	.L194:
1131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2415              		.loc 1 1131 0
 2416 07de 0023     		movs	r3, #0
 2417 07e0 FB61     		str	r3, [r7, #28]
1133:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2418              		.loc 1 1133 0
 2419 07e2 9AE0     		b	.L90
 2420              	.L192:
 2421 07e4 99E0     		b	.L90
 2422              	.L98:
1137:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 2423              		.loc 1 1137 0
 2424 07e6 1D4B     		ldr	r3, .L214
 2425 07e8 D3F88830 		ldr	r3, [r3, #136]
 2426 07ec 03F44023 		and	r3, r3, #786432
 2427 07f0 BB61     		str	r3, [r7, #24]
1139:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2428              		.loc 1 1139 0
 2429 07f2 BB69     		ldr	r3, [r7, #24]
 2430 07f4 002B     		cmp	r3, #0
 2431 07f6 03D1     		bne	.L195
1141:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2432              		.loc 1 1141 0
 2433 07f8 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2434 07fc F861     		str	r0, [r7, #28]
 2435 07fe 31E0     		b	.L196
ARM GAS  /tmp/ccXARlUH.s 			page 79


 2436              	.L195:
1143:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2437              		.loc 1 1143 0
 2438 0800 BB69     		ldr	r3, [r7, #24]
 2439 0802 B3F5802F 		cmp	r3, #262144
 2440 0806 0AD1     		bne	.L197
1143:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2441              		.loc 1 1143 0 is_stmt 0 discriminator 1
 2442 0808 144B     		ldr	r3, .L214
 2443 080a D3F89430 		ldr	r3, [r3, #148]
 2444 080e 03F00203 		and	r3, r3, #2
 2445 0812 002B     		cmp	r3, #0
 2446 0814 03D0     		beq	.L197
1145:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2447              		.loc 1 1145 0 is_stmt 1
 2448 0816 4FF4FA43 		mov	r3, #32000
 2449 081a FB61     		str	r3, [r7, #28]
 2450 081c 22E0     		b	.L196
 2451              	.L197:
1147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2452              		.loc 1 1147 0
 2453 081e BB69     		ldr	r3, [r7, #24]
 2454 0820 B3F5002F 		cmp	r3, #524288
 2455 0824 08D1     		bne	.L198
1147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2456              		.loc 1 1147 0 is_stmt 0 discriminator 1
 2457 0826 0D4B     		ldr	r3, .L214
 2458 0828 1B68     		ldr	r3, [r3]
 2459 082a 03F48063 		and	r3, r3, #1024
 2460 082e 002B     		cmp	r3, #0
 2461 0830 02D0     		beq	.L198
1149:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2462              		.loc 1 1149 0 is_stmt 1
 2463 0832 0B4B     		ldr	r3, .L214+4
 2464 0834 FB61     		str	r3, [r7, #28]
 2465 0836 15E0     		b	.L196
 2466              	.L198:
1151:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2467              		.loc 1 1151 0
 2468 0838 BB69     		ldr	r3, [r7, #24]
 2469 083a B3F5402F 		cmp	r3, #786432
 2470 083e 0AD1     		bne	.L199
1151:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2471              		.loc 1 1151 0 is_stmt 0 discriminator 1
 2472 0840 064B     		ldr	r3, .L214
 2473 0842 D3F89030 		ldr	r3, [r3, #144]
 2474 0846 03F00203 		and	r3, r3, #2
 2475 084a 002B     		cmp	r3, #0
 2476 084c 03D0     		beq	.L199
1153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2477              		.loc 1 1153 0 is_stmt 1
 2478 084e 4FF40043 		mov	r3, #32768
 2479 0852 FB61     		str	r3, [r7, #28]
 2480 0854 06E0     		b	.L196
 2481              	.L199:
1158:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2482              		.loc 1 1158 0
ARM GAS  /tmp/ccXARlUH.s 			page 80


 2483 0856 0023     		movs	r3, #0
 2484 0858 FB61     		str	r3, [r7, #28]
1160:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2485              		.loc 1 1160 0
 2486 085a 5EE0     		b	.L90
 2487              	.L215:
 2488              		.align	2
 2489              	.L214:
 2490 085c 00100240 		.word	1073876992
 2491 0860 0024F400 		.word	16000000
 2492              	.L196:
 2493 0864 59E0     		b	.L90
 2494              	.L116:
1164:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 2495              		.loc 1 1164 0
 2496 0866 2F4B     		ldr	r3, .L216
 2497 0868 D3F88830 		ldr	r3, [r3, #136]
 2498 086c 03F44013 		and	r3, r3, #3145728
 2499 0870 BB61     		str	r3, [r7, #24]
1166:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2500              		.loc 1 1166 0
 2501 0872 BB69     		ldr	r3, [r7, #24]
 2502 0874 002B     		cmp	r3, #0
 2503 0876 03D1     		bne	.L200
1168:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2504              		.loc 1 1168 0
 2505 0878 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2506 087c F861     		str	r0, [r7, #28]
 2507 087e 2DE0     		b	.L201
 2508              	.L200:
1170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2509              		.loc 1 1170 0
 2510 0880 BB69     		ldr	r3, [r7, #24]
 2511 0882 B3F5801F 		cmp	r3, #1048576
 2512 0886 0AD1     		bne	.L202
1170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2513              		.loc 1 1170 0 is_stmt 0 discriminator 1
 2514 0888 264B     		ldr	r3, .L216
 2515 088a D3F89430 		ldr	r3, [r3, #148]
 2516 088e 03F00203 		and	r3, r3, #2
 2517 0892 002B     		cmp	r3, #0
 2518 0894 03D0     		beq	.L202
1172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2519              		.loc 1 1172 0 is_stmt 1
 2520 0896 4FF4FA43 		mov	r3, #32000
 2521 089a FB61     		str	r3, [r7, #28]
 2522 089c 1EE0     		b	.L201
 2523              	.L202:
1174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2524              		.loc 1 1174 0
 2525 089e BB69     		ldr	r3, [r7, #24]
 2526 08a0 B3F5001F 		cmp	r3, #2097152
 2527 08a4 08D1     		bne	.L203
1174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2528              		.loc 1 1174 0 is_stmt 0 discriminator 1
 2529 08a6 1F4B     		ldr	r3, .L216
 2530 08a8 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccXARlUH.s 			page 81


 2531 08aa 03F48063 		and	r3, r3, #1024
 2532 08ae 002B     		cmp	r3, #0
 2533 08b0 02D0     		beq	.L203
1176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2534              		.loc 1 1176 0 is_stmt 1
 2535 08b2 1D4B     		ldr	r3, .L216+4
 2536 08b4 FB61     		str	r3, [r7, #28]
 2537 08b6 11E0     		b	.L201
 2538              	.L203:
1178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2539              		.loc 1 1178 0
 2540 08b8 BB69     		ldr	r3, [r7, #24]
 2541 08ba B3F5401F 		cmp	r3, #3145728
 2542 08be 0AD1     		bne	.L204
1178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2543              		.loc 1 1178 0 is_stmt 0 discriminator 1
 2544 08c0 184B     		ldr	r3, .L216
 2545 08c2 D3F89030 		ldr	r3, [r3, #144]
 2546 08c6 03F00203 		and	r3, r3, #2
 2547 08ca 002B     		cmp	r3, #0
 2548 08cc 03D0     		beq	.L204
1180:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2549              		.loc 1 1180 0 is_stmt 1
 2550 08ce 4FF40043 		mov	r3, #32768
 2551 08d2 FB61     		str	r3, [r7, #28]
 2552 08d4 02E0     		b	.L201
 2553              	.L204:
1185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2554              		.loc 1 1185 0
 2555 08d6 0023     		movs	r3, #0
 2556 08d8 FB61     		str	r3, [r7, #28]
1187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2557              		.loc 1 1187 0
 2558 08da 1EE0     		b	.L90
 2559              	.L201:
 2560 08dc 1DE0     		b	.L90
 2561              	.L120:
1191:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 2562              		.loc 1 1191 0
 2563 08de 114B     		ldr	r3, .L216
 2564 08e0 D3F88830 		ldr	r3, [r3, #136]
 2565 08e4 03F08043 		and	r3, r3, #1073741824
 2566 08e8 BB61     		str	r3, [r7, #24]
1193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2567              		.loc 1 1193 0
 2568 08ea BB69     		ldr	r3, [r7, #24]
 2569 08ec 002B     		cmp	r3, #0
 2570 08ee 03D1     		bne	.L205
1195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2571              		.loc 1 1195 0
 2572 08f0 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2573 08f4 F861     		str	r0, [r7, #28]
 2574 08f6 0FE0     		b	.L206
 2575              	.L205:
1197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2576              		.loc 1 1197 0
 2577 08f8 BB69     		ldr	r3, [r7, #24]
ARM GAS  /tmp/ccXARlUH.s 			page 82


 2578 08fa B3F1804F 		cmp	r3, #1073741824
 2579 08fe 08D1     		bne	.L207
1197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2580              		.loc 1 1197 0 is_stmt 0 discriminator 1
 2581 0900 084B     		ldr	r3, .L216
 2582 0902 1B68     		ldr	r3, [r3]
 2583 0904 03F48063 		and	r3, r3, #1024
 2584 0908 002B     		cmp	r3, #0
 2585 090a 02D0     		beq	.L207
1199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2586              		.loc 1 1199 0 is_stmt 1
 2587 090c 064B     		ldr	r3, .L216+4
 2588 090e FB61     		str	r3, [r7, #28]
 2589 0910 02E0     		b	.L206
 2590              	.L207:
1204:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2591              		.loc 1 1204 0
 2592 0912 0023     		movs	r3, #0
 2593 0914 FB61     		str	r3, [r7, #28]
1206:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2594              		.loc 1 1206 0
 2595 0916 FFE7     		b	.L209
 2596              	.L206:
 2597              	.L209:
 2598 0918 00BF     		nop
 2599              	.L90:
1210:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return(frequency);
 2600              		.loc 1 1213 0
 2601 091a FB69     		ldr	r3, [r7, #28]
1214:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 2602              		.loc 1 1214 0
 2603 091c 1846     		mov	r0, r3
 2604 091e 2037     		adds	r7, r7, #32
 2605              	.LCFI14:
 2606              		.cfi_def_cfa_offset 8
 2607 0920 BD46     		mov	sp, r7
 2608              	.LCFI15:
 2609              		.cfi_def_cfa_register 13
 2610              		@ sp needed
 2611 0922 80BD     		pop	{r7, pc}
 2612              	.L217:
 2613              		.align	2
 2614              	.L216:
 2615 0924 00100240 		.word	1073876992
 2616 0928 0024F400 		.word	16000000
 2617              		.cfi_endproc
 2618              	.LFE127:
 2620              		.section	.text.HAL_RCCEx_EnablePLLSAI1,"ax",%progbits
 2621              		.align	2
 2622              		.global	HAL_RCCEx_EnablePLLSAI1
 2623              		.thumb
 2624              		.thumb_func
 2626              	HAL_RCCEx_EnablePLLSAI1:
 2627              	.LFB128:
ARM GAS  /tmp/ccXARlUH.s 			page 83


1215:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1216:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1217:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
1218:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1220:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group2 Extended clock management functions
1221:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *  @brief  Extended clock management functions
1222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *
1223:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @verbatim   
1224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
1225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 ##### Extended clock management functions  #####
1226:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
1227:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     [..]
1228:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the 
1229:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     activation or deactivation of MSI PLL-mode, PLLSAI1, PLLSAI2, LSE CSS,
1230:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     Low speed clock output and clock after wake-up from STOP mode.
1231:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @endverbatim
1232:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @{
1233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1234:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1236:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Enable PLLSAI1.
1237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PLLSAI1Init  pointer to an RCC_PLLSAI1InitTypeDef structure that
1238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         contains the configuration information for the PLLSAI1
1239:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
1240:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_EnablePLLSAI1(RCC_PLLSAI1InitTypeDef  *PLLSAI1Init)
1242:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 2628              		.loc 1 1242 0
 2629              		.cfi_startproc
 2630              		@ args = 0, pretend = 0, frame = 80
 2631              		@ frame_needed = 1, uses_anonymous_args = 0
 2632 0000 80B5     		push	{r7, lr}
 2633              	.LCFI16:
 2634              		.cfi_def_cfa_offset 8
 2635              		.cfi_offset 7, -8
 2636              		.cfi_offset 14, -4
 2637 0002 94B0     		sub	sp, sp, #80
 2638              	.LCFI17:
 2639              		.cfi_def_cfa_offset 88
 2640 0004 00AF     		add	r7, sp, #0
 2641              	.LCFI18:
 2642              		.cfi_def_cfa_register 7
 2643 0006 7860     		str	r0, [r7, #4]
1243:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart = 0;
 2644              		.loc 1 1243 0
 2645 0008 0023     		movs	r3, #0
 2646 000a BB64     		str	r3, [r7, #72]
1244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 2647              		.loc 1 1244 0
 2648 000c 0023     		movs	r3, #0
 2649 000e 87F84F30 		strb	r3, [r7, #79]
1245:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */
1247:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1N_VALUE(PLLSAI1Init->PLLSAI1N));
1248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1P_VALUE(PLLSAI1Init->PLLSAI1P));
1249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1Q_VALUE(PLLSAI1Init->PLLSAI1Q));
ARM GAS  /tmp/ccXARlUH.s 			page 84


1250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1R_VALUE(PLLSAI1Init->PLLSAI1R));
1251:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1Init->PLLSAI1ClockOut));
1252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI1 */
1254:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI1_DISABLE();
 2650              		.loc 1 1254 0
 2651 0012 744A     		ldr	r2, .L246
 2652 0014 734B     		ldr	r3, .L246
 2653 0016 1B68     		ldr	r3, [r3]
 2654 0018 23F08063 		bic	r3, r3, #67108864
 2655 001c 1360     		str	r3, [r2]
1255:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1256:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Start Tick*/
1257:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 2656              		.loc 1 1257 0
 2657 001e FFF7FEFF 		bl	HAL_GetTick
 2658 0022 B864     		str	r0, [r7, #72]
1258:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait till PLLSAI1 is ready to be updated */
1260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLSAI1RDY) != RESET)
 2659              		.loc 1 1260 0
 2660 0024 0BE0     		b	.L219
 2661              	.L231:
1261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 2662              		.loc 1 1262 0
 2663 0026 FFF7FEFF 		bl	HAL_GetTick
 2664 002a 0246     		mov	r2, r0
 2665 002c BB6C     		ldr	r3, [r7, #72]
 2666 002e D31A     		subs	r3, r2, r3
 2667 0030 B3F57A7F 		cmp	r3, #1000
 2668 0034 03D9     		bls	.L219
1263:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_TIMEOUT;
 2669              		.loc 1 1264 0
 2670 0036 0323     		movs	r3, #3
 2671 0038 87F84F30 		strb	r3, [r7, #79]
1265:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 2672              		.loc 1 1265 0
 2673 003c 4AE0     		b	.L220
 2674              	.L219:
 2675 003e 4FF00063 		mov	r3, #134217728
 2676 0042 7B64     		str	r3, [r7, #68]
 2677              	.LBB178:
 2678              	.LBB179:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 2679              		.loc 2 581 0
 2680 0044 7B6C     		ldr	r3, [r7, #68]
 2681              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 2682 0046 93FAA3F3 		rbit r3, r3
 2683              	@ 0 "" 2
 2684              		.thumb
 2685 004a 3B64     		str	r3, [r7, #64]
 2686              		.loc 2 594 0
 2687 004c 3B6C     		ldr	r3, [r7, #64]
 2688              	.LBE179:
 2689              	.LBE178:
ARM GAS  /tmp/ccXARlUH.s 			page 85


1260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 2690              		.loc 1 1260 0
 2691 004e B3FA83F3 		clz	r3, r3
 2692 0052 43F02003 		orr	r3, r3, #32
 2693 0056 5B09     		lsrs	r3, r3, #5
 2694 0058 012B     		cmp	r3, #1
 2695 005a 02D1     		bne	.L222
1260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 2696              		.loc 1 1260 0 is_stmt 0 discriminator 1
 2697 005c 614B     		ldr	r3, .L246
 2698 005e 1B68     		ldr	r3, [r3]
 2699 0060 27E0     		b	.L223
 2700              	.L222:
 2701 0062 4FF00063 		mov	r3, #134217728
 2702 0066 FB63     		str	r3, [r7, #60]
 2703              	.LBB180:
 2704              	.LBB181:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 2705              		.loc 2 581 0 is_stmt 1 discriminator 2
 2706 0068 FB6B     		ldr	r3, [r7, #60]
 2707              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 2708 006a 93FAA3F3 		rbit r3, r3
 2709              	@ 0 "" 2
 2710              		.thumb
 2711 006e BB63     		str	r3, [r7, #56]
 2712              		.loc 2 594 0 discriminator 2
 2713 0070 BB6B     		ldr	r3, [r7, #56]
 2714              	.LBE181:
 2715              	.LBE180:
1260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 2716              		.loc 1 1260 0 discriminator 2
 2717 0072 B3FA83F3 		clz	r3, r3
 2718 0076 43F02003 		orr	r3, r3, #32
 2719 007a 5B09     		lsrs	r3, r3, #5
 2720 007c 022B     		cmp	r3, #2
 2721 007e 03D1     		bne	.L225
1260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 2722              		.loc 1 1260 0 is_stmt 0 discriminator 4
 2723 0080 584B     		ldr	r3, .L246
 2724 0082 D3F89030 		ldr	r3, [r3, #144]
 2725 0086 14E0     		b	.L223
 2726              	.L225:
 2727 0088 4FF00063 		mov	r3, #134217728
 2728 008c 7B63     		str	r3, [r7, #52]
 2729              	.LBB182:
 2730              	.LBB183:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 2731              		.loc 2 581 0 is_stmt 1 discriminator 5
 2732 008e 7B6B     		ldr	r3, [r7, #52]
 2733              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 2734 0090 93FAA3F3 		rbit r3, r3
 2735              	@ 0 "" 2
 2736              		.thumb
 2737 0094 3B63     		str	r3, [r7, #48]
 2738              		.loc 2 594 0 discriminator 5
 2739 0096 3B6B     		ldr	r3, [r7, #48]
 2740              	.LBE183:
ARM GAS  /tmp/ccXARlUH.s 			page 86


 2741              	.LBE182:
1260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 2742              		.loc 1 1260 0 discriminator 5
 2743 0098 B3FA83F3 		clz	r3, r3
 2744 009c 43F02003 		orr	r3, r3, #32
 2745 00a0 5B09     		lsrs	r3, r3, #5
 2746 00a2 032B     		cmp	r3, #3
 2747 00a4 03D1     		bne	.L228
1260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 2748              		.loc 1 1260 0 is_stmt 0 discriminator 7
 2749 00a6 4F4B     		ldr	r3, .L246
 2750 00a8 D3F89430 		ldr	r3, [r3, #148]
 2751 00ac 01E0     		b	.L223
 2752              	.L228:
1260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 2753              		.loc 1 1260 0 discriminator 8
 2754 00ae 4D4B     		ldr	r3, .L246
 2755 00b0 DB69     		ldr	r3, [r3, #28]
 2756              	.L223:
 2757 00b2 4FF00062 		mov	r2, #134217728
 2758 00b6 FA62     		str	r2, [r7, #44]
 2759              	.LBB184:
 2760              	.LBB185:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 2761              		.loc 2 581 0 is_stmt 1 discriminator 12
 2762 00b8 FA6A     		ldr	r2, [r7, #44]
 2763              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 2764 00ba 92FAA2F2 		rbit r2, r2
 2765              	@ 0 "" 2
 2766              		.thumb
 2767 00be BA62     		str	r2, [r7, #40]
 2768              		.loc 2 594 0 discriminator 12
 2769 00c0 BA6A     		ldr	r2, [r7, #40]
 2770              	.LBE185:
 2771              	.LBE184:
1260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 2772              		.loc 1 1260 0 discriminator 12
 2773 00c2 B2FA82F2 		clz	r2, r2
 2774 00c6 02F01F02 		and	r2, r2, #31
 2775 00ca D340     		lsrs	r3, r3, r2
 2776 00cc 03F00103 		and	r3, r3, #1
 2777 00d0 002B     		cmp	r3, #0
 2778 00d2 A8D1     		bne	.L231
 2779              	.L220:
1266:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1267:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1269:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(status == HAL_OK)    
 2780              		.loc 1 1269 0
 2781 00d4 97F84F30 		ldrb	r3, [r7, #79]	@ zero_extendqisi2
 2782 00d8 002B     		cmp	r3, #0
 2783 00da 7DD1     		bne	.L232
1270:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1271:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Multiplication factor N */
1272:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Division factors P, Q and R */
1273:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_CONFIG(PLLSAI1Init->PLLSAI1N, PLLSAI1Init->PLLSAI1P, PLLSAI1Init->PLLSAI1Q, P
 2784              		.loc 1 1273 0
ARM GAS  /tmp/ccXARlUH.s 			page 87


 2785 00dc 4149     		ldr	r1, .L246
 2786 00de 7B68     		ldr	r3, [r7, #4]
 2787 00e0 1B68     		ldr	r3, [r3]
 2788 00e2 1A02     		lsls	r2, r3, #8
 2789 00e4 7B68     		ldr	r3, [r7, #4]
 2790 00e6 5B68     		ldr	r3, [r3, #4]
 2791 00e8 1B09     		lsrs	r3, r3, #4
 2792 00ea 5B04     		lsls	r3, r3, #17
 2793 00ec 1A43     		orrs	r2, r2, r3
 2794 00ee 7B68     		ldr	r3, [r7, #4]
 2795 00f0 9B68     		ldr	r3, [r3, #8]
 2796 00f2 5B08     		lsrs	r3, r3, #1
 2797 00f4 013B     		subs	r3, r3, #1
 2798 00f6 5B05     		lsls	r3, r3, #21
 2799 00f8 1A43     		orrs	r2, r2, r3
 2800 00fa 7B68     		ldr	r3, [r7, #4]
 2801 00fc DB68     		ldr	r3, [r3, #12]
 2802 00fe 5B08     		lsrs	r3, r3, #1
 2803 0100 013B     		subs	r3, r3, #1
 2804 0102 5B06     		lsls	r3, r3, #25
 2805 0104 1343     		orrs	r3, r3, r2
 2806 0106 0B61     		str	r3, [r1, #16]
1274:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Clock output(s) */    
1275:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1Init->PLLSAI1ClockOut);
 2807              		.loc 1 1275 0
 2808 0108 3649     		ldr	r1, .L246
 2809 010a 364B     		ldr	r3, .L246
 2810 010c 1A69     		ldr	r2, [r3, #16]
 2811 010e 7B68     		ldr	r3, [r7, #4]
 2812 0110 1B69     		ldr	r3, [r3, #16]
 2813 0112 1343     		orrs	r3, r3, r2
 2814 0114 0B61     		str	r3, [r1, #16]
1276:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1277:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
1278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_ENABLE();
 2815              		.loc 1 1278 0
 2816 0116 334A     		ldr	r2, .L246
 2817 0118 324B     		ldr	r3, .L246
 2818 011a 1B68     		ldr	r3, [r3]
 2819 011c 43F08063 		orr	r3, r3, #67108864
 2820 0120 1360     		str	r3, [r2]
1279:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1280:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get Start Tick*/
1281:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 2821              		.loc 1 1281 0
 2822 0122 FFF7FEFF 		bl	HAL_GetTick
 2823 0126 B864     		str	r0, [r7, #72]
1282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1283:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait till PLLSAI1 is ready */
1284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLSAI1RDY) == RESET)
 2824              		.loc 1 1284 0
 2825 0128 0BE0     		b	.L233
 2826              	.L244:
1285:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1286:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 2827              		.loc 1 1286 0
 2828 012a FFF7FEFF 		bl	HAL_GetTick
ARM GAS  /tmp/ccXARlUH.s 			page 88


 2829 012e 0246     		mov	r2, r0
 2830 0130 BB6C     		ldr	r3, [r7, #72]
 2831 0132 D31A     		subs	r3, r2, r3
 2832 0134 B3F57A7F 		cmp	r3, #1000
 2833 0138 03D9     		bls	.L233
1287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_TIMEOUT;
 2834              		.loc 1 1288 0
 2835 013a 0323     		movs	r3, #3
 2836 013c 87F84F30 		strb	r3, [r7, #79]
1289:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 2837              		.loc 1 1289 0
 2838 0140 4AE0     		b	.L232
 2839              	.L233:
 2840 0142 4FF00063 		mov	r3, #134217728
 2841 0146 7B62     		str	r3, [r7, #36]
 2842              	.LBB186:
 2843              	.LBB187:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 2844              		.loc 2 581 0
 2845 0148 7B6A     		ldr	r3, [r7, #36]
 2846              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 2847 014a 93FAA3F3 		rbit r3, r3
 2848              	@ 0 "" 2
 2849              		.thumb
 2850 014e 3B62     		str	r3, [r7, #32]
 2851              		.loc 2 594 0
 2852 0150 3B6A     		ldr	r3, [r7, #32]
 2853              	.LBE187:
 2854              	.LBE186:
1284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 2855              		.loc 1 1284 0
 2856 0152 B3FA83F3 		clz	r3, r3
 2857 0156 43F02003 		orr	r3, r3, #32
 2858 015a 5B09     		lsrs	r3, r3, #5
 2859 015c 012B     		cmp	r3, #1
 2860 015e 02D1     		bne	.L235
1284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 2861              		.loc 1 1284 0 is_stmt 0 discriminator 1
 2862 0160 204B     		ldr	r3, .L246
 2863 0162 1B68     		ldr	r3, [r3]
 2864 0164 27E0     		b	.L236
 2865              	.L235:
 2866 0166 4FF00063 		mov	r3, #134217728
 2867 016a FB61     		str	r3, [r7, #28]
 2868              	.LBB188:
 2869              	.LBB189:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 2870              		.loc 2 581 0 is_stmt 1 discriminator 2
 2871 016c FB69     		ldr	r3, [r7, #28]
 2872              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 2873 016e 93FAA3F3 		rbit r3, r3
 2874              	@ 0 "" 2
 2875              		.thumb
 2876 0172 BB61     		str	r3, [r7, #24]
 2877              		.loc 2 594 0 discriminator 2
 2878 0174 BB69     		ldr	r3, [r7, #24]
ARM GAS  /tmp/ccXARlUH.s 			page 89


 2879              	.LBE189:
 2880              	.LBE188:
1284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 2881              		.loc 1 1284 0 discriminator 2
 2882 0176 B3FA83F3 		clz	r3, r3
 2883 017a 43F02003 		orr	r3, r3, #32
 2884 017e 5B09     		lsrs	r3, r3, #5
 2885 0180 022B     		cmp	r3, #2
 2886 0182 03D1     		bne	.L238
1284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 2887              		.loc 1 1284 0 is_stmt 0 discriminator 4
 2888 0184 174B     		ldr	r3, .L246
 2889 0186 D3F89030 		ldr	r3, [r3, #144]
 2890 018a 14E0     		b	.L236
 2891              	.L238:
 2892 018c 4FF00063 		mov	r3, #134217728
 2893 0190 7B61     		str	r3, [r7, #20]
 2894              	.LBB190:
 2895              	.LBB191:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 2896              		.loc 2 581 0 is_stmt 1 discriminator 5
 2897 0192 7B69     		ldr	r3, [r7, #20]
 2898              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 2899 0194 93FAA3F3 		rbit r3, r3
 2900              	@ 0 "" 2
 2901              		.thumb
 2902 0198 3B61     		str	r3, [r7, #16]
 2903              		.loc 2 594 0 discriminator 5
 2904 019a 3B69     		ldr	r3, [r7, #16]
 2905              	.LBE191:
 2906              	.LBE190:
1284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 2907              		.loc 1 1284 0 discriminator 5
 2908 019c B3FA83F3 		clz	r3, r3
 2909 01a0 43F02003 		orr	r3, r3, #32
 2910 01a4 5B09     		lsrs	r3, r3, #5
 2911 01a6 032B     		cmp	r3, #3
 2912 01a8 03D1     		bne	.L241
1284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 2913              		.loc 1 1284 0 is_stmt 0 discriminator 7
 2914 01aa 0E4B     		ldr	r3, .L246
 2915 01ac D3F89430 		ldr	r3, [r3, #148]
 2916 01b0 01E0     		b	.L236
 2917              	.L241:
1284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 2918              		.loc 1 1284 0 discriminator 8
 2919 01b2 0C4B     		ldr	r3, .L246
 2920 01b4 DB69     		ldr	r3, [r3, #28]
 2921              	.L236:
 2922 01b6 4FF00062 		mov	r2, #134217728
 2923 01ba FA60     		str	r2, [r7, #12]
 2924              	.LBB192:
 2925              	.LBB193:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 2926              		.loc 2 581 0 is_stmt 1 discriminator 12
 2927 01bc FA68     		ldr	r2, [r7, #12]
 2928              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
ARM GAS  /tmp/ccXARlUH.s 			page 90


 2929 01be 92FAA2F2 		rbit r2, r2
 2930              	@ 0 "" 2
 2931              		.thumb
 2932 01c2 BA60     		str	r2, [r7, #8]
 2933              		.loc 2 594 0 discriminator 12
 2934 01c4 BA68     		ldr	r2, [r7, #8]
 2935              	.LBE193:
 2936              	.LBE192:
1284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 2937              		.loc 1 1284 0 discriminator 12
 2938 01c6 B2FA82F2 		clz	r2, r2
 2939 01ca 02F01F02 		and	r2, r2, #31
 2940 01ce D340     		lsrs	r3, r3, r2
 2941 01d0 03F00103 		and	r3, r3, #1
 2942 01d4 002B     		cmp	r3, #0
 2943 01d6 A8D0     		beq	.L244
 2944              	.L232:
1290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1291:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1293:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
1294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 2945              		.loc 1 1294 0
 2946 01d8 97F84F30 		ldrb	r3, [r7, #79]	@ zero_extendqisi2
1295:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 2947              		.loc 1 1295 0
 2948 01dc 1846     		mov	r0, r3
 2949 01de 5037     		adds	r7, r7, #80
 2950              	.LCFI19:
 2951              		.cfi_def_cfa_offset 8
 2952 01e0 BD46     		mov	sp, r7
 2953              	.LCFI20:
 2954              		.cfi_def_cfa_register 13
 2955              		@ sp needed
 2956 01e2 80BD     		pop	{r7, pc}
 2957              	.L247:
 2958              		.align	2
 2959              	.L246:
 2960 01e4 00100240 		.word	1073876992
 2961              		.cfi_endproc
 2962              	.LFE128:
 2964              		.section	.text.HAL_RCCEx_DisablePLLSAI1,"ax",%progbits
 2965              		.align	2
 2966              		.global	HAL_RCCEx_DisablePLLSAI1
 2967              		.thumb
 2968              		.thumb_func
 2970              	HAL_RCCEx_DisablePLLSAI1:
 2971              	.LFB129:
1296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Disable PLLSAI1.
1299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
1300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1301:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_DisablePLLSAI1(void)
1302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 2972              		.loc 1 1302 0
 2973              		.cfi_startproc
ARM GAS  /tmp/ccXARlUH.s 			page 91


 2974              		@ args = 0, pretend = 0, frame = 40
 2975              		@ frame_needed = 1, uses_anonymous_args = 0
 2976 0000 80B5     		push	{r7, lr}
 2977              	.LCFI21:
 2978              		.cfi_def_cfa_offset 8
 2979              		.cfi_offset 7, -8
 2980              		.cfi_offset 14, -4
 2981 0002 8AB0     		sub	sp, sp, #40
 2982              	.LCFI22:
 2983              		.cfi_def_cfa_offset 48
 2984 0004 00AF     		add	r7, sp, #0
 2985              	.LCFI23:
 2986              		.cfi_def_cfa_register 7
1303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart = 0;
 2987              		.loc 1 1303 0
 2988 0006 0023     		movs	r3, #0
 2989 0008 3B62     		str	r3, [r7, #32]
1304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 2990              		.loc 1 1304 0
 2991 000a 0023     		movs	r3, #0
 2992 000c 87F82730 		strb	r3, [r7, #39]
1305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI1 */
1307:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI1_DISABLE();
 2993              		.loc 1 1307 0
 2994 0010 374A     		ldr	r2, .L263
 2995 0012 374B     		ldr	r3, .L263
 2996 0014 1B68     		ldr	r3, [r3]
 2997 0016 23F08063 		bic	r3, r3, #67108864
 2998 001a 1360     		str	r3, [r2]
1308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1309:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Start Tick*/
1310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 2999              		.loc 1 1310 0
 3000 001c FFF7FEFF 		bl	HAL_GetTick
 3001 0020 3862     		str	r0, [r7, #32]
1311:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait till PLLSAI1 is ready */
1313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLSAI1RDY) != RESET)
 3002              		.loc 1 1313 0
 3003 0022 0BE0     		b	.L249
 3004              	.L261:
1314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 3005              		.loc 1 1315 0
 3006 0024 FFF7FEFF 		bl	HAL_GetTick
 3007 0028 0246     		mov	r2, r0
 3008 002a 3B6A     		ldr	r3, [r7, #32]
 3009 002c D31A     		subs	r3, r2, r3
 3010 002e B3F57A7F 		cmp	r3, #1000
 3011 0032 03D9     		bls	.L249
1316:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1317:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_TIMEOUT;
 3012              		.loc 1 1317 0
 3013 0034 0323     		movs	r3, #3
 3014 0036 87F82730 		strb	r3, [r7, #39]
1318:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
ARM GAS  /tmp/ccXARlUH.s 			page 92


 3015              		.loc 1 1318 0
 3016 003a 4AE0     		b	.L250
 3017              	.L249:
 3018 003c 4FF00063 		mov	r3, #134217728
 3019 0040 FB61     		str	r3, [r7, #28]
 3020              	.LBB194:
 3021              	.LBB195:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 3022              		.loc 2 581 0
 3023 0042 FB69     		ldr	r3, [r7, #28]
 3024              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 3025 0044 93FAA3F3 		rbit r3, r3
 3026              	@ 0 "" 2
 3027              		.thumb
 3028 0048 BB61     		str	r3, [r7, #24]
 3029              		.loc 2 594 0
 3030 004a BB69     		ldr	r3, [r7, #24]
 3031              	.LBE195:
 3032              	.LBE194:
1313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3033              		.loc 1 1313 0
 3034 004c B3FA83F3 		clz	r3, r3
 3035 0050 43F02003 		orr	r3, r3, #32
 3036 0054 5B09     		lsrs	r3, r3, #5
 3037 0056 012B     		cmp	r3, #1
 3038 0058 02D1     		bne	.L252
1313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3039              		.loc 1 1313 0 is_stmt 0 discriminator 1
 3040 005a 254B     		ldr	r3, .L263
 3041 005c 1B68     		ldr	r3, [r3]
 3042 005e 27E0     		b	.L253
 3043              	.L252:
 3044 0060 4FF00063 		mov	r3, #134217728
 3045 0064 7B61     		str	r3, [r7, #20]
 3046              	.LBB196:
 3047              	.LBB197:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 3048              		.loc 2 581 0 is_stmt 1 discriminator 2
 3049 0066 7B69     		ldr	r3, [r7, #20]
 3050              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 3051 0068 93FAA3F3 		rbit r3, r3
 3052              	@ 0 "" 2
 3053              		.thumb
 3054 006c 3B61     		str	r3, [r7, #16]
 3055              		.loc 2 594 0 discriminator 2
 3056 006e 3B69     		ldr	r3, [r7, #16]
 3057              	.LBE197:
 3058              	.LBE196:
1313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3059              		.loc 1 1313 0 discriminator 2
 3060 0070 B3FA83F3 		clz	r3, r3
 3061 0074 43F02003 		orr	r3, r3, #32
 3062 0078 5B09     		lsrs	r3, r3, #5
 3063 007a 022B     		cmp	r3, #2
 3064 007c 03D1     		bne	.L255
1313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3065              		.loc 1 1313 0 is_stmt 0 discriminator 4
ARM GAS  /tmp/ccXARlUH.s 			page 93


 3066 007e 1C4B     		ldr	r3, .L263
 3067 0080 D3F89030 		ldr	r3, [r3, #144]
 3068 0084 14E0     		b	.L253
 3069              	.L255:
 3070 0086 4FF00063 		mov	r3, #134217728
 3071 008a FB60     		str	r3, [r7, #12]
 3072              	.LBB198:
 3073              	.LBB199:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 3074              		.loc 2 581 0 is_stmt 1 discriminator 5
 3075 008c FB68     		ldr	r3, [r7, #12]
 3076              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 3077 008e 93FAA3F3 		rbit r3, r3
 3078              	@ 0 "" 2
 3079              		.thumb
 3080 0092 BB60     		str	r3, [r7, #8]
 3081              		.loc 2 594 0 discriminator 5
 3082 0094 BB68     		ldr	r3, [r7, #8]
 3083              	.LBE199:
 3084              	.LBE198:
1313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3085              		.loc 1 1313 0 discriminator 5
 3086 0096 B3FA83F3 		clz	r3, r3
 3087 009a 43F02003 		orr	r3, r3, #32
 3088 009e 5B09     		lsrs	r3, r3, #5
 3089 00a0 032B     		cmp	r3, #3
 3090 00a2 03D1     		bne	.L258
1313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3091              		.loc 1 1313 0 is_stmt 0 discriminator 7
 3092 00a4 124B     		ldr	r3, .L263
 3093 00a6 D3F89430 		ldr	r3, [r3, #148]
 3094 00aa 01E0     		b	.L253
 3095              	.L258:
1313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3096              		.loc 1 1313 0 discriminator 8
 3097 00ac 104B     		ldr	r3, .L263
 3098 00ae DB69     		ldr	r3, [r3, #28]
 3099              	.L253:
 3100 00b0 4FF00062 		mov	r2, #134217728
 3101 00b4 7A60     		str	r2, [r7, #4]
 3102              	.LBB200:
 3103              	.LBB201:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 3104              		.loc 2 581 0 is_stmt 1 discriminator 12
 3105 00b6 7A68     		ldr	r2, [r7, #4]
 3106              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 3107 00b8 92FAA2F2 		rbit r2, r2
 3108              	@ 0 "" 2
 3109              		.thumb
 3110 00bc 3A60     		str	r2, [r7]
 3111              		.loc 2 594 0 discriminator 12
 3112 00be 3A68     		ldr	r2, [r7]
 3113              	.LBE201:
 3114              	.LBE200:
1313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3115              		.loc 1 1313 0 discriminator 12
 3116 00c0 B2FA82F2 		clz	r2, r2
ARM GAS  /tmp/ccXARlUH.s 			page 94


 3117 00c4 02F01F02 		and	r2, r2, #31
 3118 00c8 D340     		lsrs	r3, r3, r2
 3119 00ca 03F00103 		and	r3, r3, #1
 3120 00ce 002B     		cmp	r3, #0
 3121 00d0 A8D1     		bne	.L261
 3122              	.L250:
1319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1321:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
1322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI1 Clock outputs */    
1323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI1CLKOUT_DISABLE(RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK);
 3123              		.loc 1 1323 0
 3124 00d2 074A     		ldr	r2, .L263
 3125 00d4 064B     		ldr	r3, .L263
 3126 00d6 1B69     		ldr	r3, [r3, #16]
 3127 00d8 23F08873 		bic	r3, r3, #17825792
 3128 00dc 23F48033 		bic	r3, r3, #65536
 3129 00e0 1361     		str	r3, [r2, #16]
1324:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 3130              		.loc 1 1325 0
 3131 00e2 97F82730 		ldrb	r3, [r7, #39]	@ zero_extendqisi2
1326:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3132              		.loc 1 1326 0
 3133 00e6 1846     		mov	r0, r3
 3134 00e8 2837     		adds	r7, r7, #40
 3135              	.LCFI24:
 3136              		.cfi_def_cfa_offset 8
 3137 00ea BD46     		mov	sp, r7
 3138              	.LCFI25:
 3139              		.cfi_def_cfa_register 13
 3140              		@ sp needed
 3141 00ec 80BD     		pop	{r7, pc}
 3142              	.L264:
 3143 00ee 00BF     		.align	2
 3144              	.L263:
 3145 00f0 00100240 		.word	1073876992
 3146              		.cfi_endproc
 3147              	.LFE129:
 3149              		.section	.text.HAL_RCCEx_EnablePLLSAI2,"ax",%progbits
 3150              		.align	2
 3151              		.global	HAL_RCCEx_EnablePLLSAI2
 3152              		.thumb
 3153              		.thumb_func
 3155              	HAL_RCCEx_EnablePLLSAI2:
 3156              	.LFB130:
1327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1328:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Enable PLLSAI2.
1330:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PLLSAI2Init  pointer to an RCC_PLLSAI2InitTypeDef structure that
1331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         contains the configuration information for the PLLSAI2
1332:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
1333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1334:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_EnablePLLSAI2(RCC_PLLSAI2InitTypeDef  *PLLSAI2Init)
1335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3157              		.loc 1 1335 0
 3158              		.cfi_startproc
ARM GAS  /tmp/ccXARlUH.s 			page 95


 3159              		@ args = 0, pretend = 0, frame = 80
 3160              		@ frame_needed = 1, uses_anonymous_args = 0
 3161 0000 80B5     		push	{r7, lr}
 3162              	.LCFI26:
 3163              		.cfi_def_cfa_offset 8
 3164              		.cfi_offset 7, -8
 3165              		.cfi_offset 14, -4
 3166 0002 94B0     		sub	sp, sp, #80
 3167              	.LCFI27:
 3168              		.cfi_def_cfa_offset 88
 3169 0004 00AF     		add	r7, sp, #0
 3170              	.LCFI28:
 3171              		.cfi_def_cfa_register 7
 3172 0006 7860     		str	r0, [r7, #4]
1336:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart = 0;
 3173              		.loc 1 1336 0
 3174 0008 0023     		movs	r3, #0
 3175 000a BB64     		str	r3, [r7, #72]
1337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 3176              		.loc 1 1337 0
 3177 000c 0023     		movs	r3, #0
 3178 000e 87F84F30 		strb	r3, [r7, #79]
1338:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* check for PLLSAI2 Parameters used to output PLLSAI2CLK */
1340:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2N_VALUE(PLLSAI2Init->PLLSAI2N));
1341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2P_VALUE(PLLSAI2Init->PLLSAI2P));
1342:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2R_VALUE(PLLSAI2Init->PLLSAI2R));
1343:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PLLSAI2Init->PLLSAI2ClockOut));
1344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1345:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI2 */
1346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI2_DISABLE();
 3179              		.loc 1 1346 0
 3180 0012 714A     		ldr	r2, .L293
 3181 0014 704B     		ldr	r3, .L293
 3182 0016 1B68     		ldr	r3, [r3]
 3183 0018 23F08053 		bic	r3, r3, #268435456
 3184 001c 1360     		str	r3, [r2]
1347:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Start Tick*/
1349:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 3185              		.loc 1 1349 0
 3186 001e FFF7FEFF 		bl	HAL_GetTick
 3187 0022 B864     		str	r0, [r7, #72]
1350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait till PLLSAI2 is ready to be updated */
1352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLSAI2RDY) != RESET)
 3188              		.loc 1 1352 0
 3189 0024 0BE0     		b	.L266
 3190              	.L278:
1353:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 3191              		.loc 1 1354 0
 3192 0026 FFF7FEFF 		bl	HAL_GetTick
 3193 002a 0246     		mov	r2, r0
 3194 002c BB6C     		ldr	r3, [r7, #72]
 3195 002e D31A     		subs	r3, r2, r3
 3196 0030 B3F57A7F 		cmp	r3, #1000
ARM GAS  /tmp/ccXARlUH.s 			page 96


 3197 0034 03D9     		bls	.L266
1355:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_TIMEOUT;
 3198              		.loc 1 1356 0
 3199 0036 0323     		movs	r3, #3
 3200 0038 87F84F30 		strb	r3, [r7, #79]
1357:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 3201              		.loc 1 1357 0
 3202 003c 4AE0     		b	.L267
 3203              	.L266:
 3204 003e 4FF00053 		mov	r3, #536870912
 3205 0042 7B64     		str	r3, [r7, #68]
 3206              	.LBB202:
 3207              	.LBB203:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 3208              		.loc 2 581 0
 3209 0044 7B6C     		ldr	r3, [r7, #68]
 3210              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 3211 0046 93FAA3F3 		rbit r3, r3
 3212              	@ 0 "" 2
 3213              		.thumb
 3214 004a 3B64     		str	r3, [r7, #64]
 3215              		.loc 2 594 0
 3216 004c 3B6C     		ldr	r3, [r7, #64]
 3217              	.LBE203:
 3218              	.LBE202:
1352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3219              		.loc 1 1352 0
 3220 004e B3FA83F3 		clz	r3, r3
 3221 0052 43F02003 		orr	r3, r3, #32
 3222 0056 5B09     		lsrs	r3, r3, #5
 3223 0058 012B     		cmp	r3, #1
 3224 005a 02D1     		bne	.L269
1352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3225              		.loc 1 1352 0 is_stmt 0 discriminator 1
 3226 005c 5E4B     		ldr	r3, .L293
 3227 005e 1B68     		ldr	r3, [r3]
 3228 0060 27E0     		b	.L270
 3229              	.L269:
 3230 0062 4FF00053 		mov	r3, #536870912
 3231 0066 FB63     		str	r3, [r7, #60]
 3232              	.LBB204:
 3233              	.LBB205:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 3234              		.loc 2 581 0 is_stmt 1 discriminator 2
 3235 0068 FB6B     		ldr	r3, [r7, #60]
 3236              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 3237 006a 93FAA3F3 		rbit r3, r3
 3238              	@ 0 "" 2
 3239              		.thumb
 3240 006e BB63     		str	r3, [r7, #56]
 3241              		.loc 2 594 0 discriminator 2
 3242 0070 BB6B     		ldr	r3, [r7, #56]
 3243              	.LBE205:
 3244              	.LBE204:
1352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3245              		.loc 1 1352 0 discriminator 2
ARM GAS  /tmp/ccXARlUH.s 			page 97


 3246 0072 B3FA83F3 		clz	r3, r3
 3247 0076 43F02003 		orr	r3, r3, #32
 3248 007a 5B09     		lsrs	r3, r3, #5
 3249 007c 022B     		cmp	r3, #2
 3250 007e 03D1     		bne	.L272
1352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3251              		.loc 1 1352 0 is_stmt 0 discriminator 4
 3252 0080 554B     		ldr	r3, .L293
 3253 0082 D3F89030 		ldr	r3, [r3, #144]
 3254 0086 14E0     		b	.L270
 3255              	.L272:
 3256 0088 4FF00053 		mov	r3, #536870912
 3257 008c 7B63     		str	r3, [r7, #52]
 3258              	.LBB206:
 3259              	.LBB207:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 3260              		.loc 2 581 0 is_stmt 1 discriminator 5
 3261 008e 7B6B     		ldr	r3, [r7, #52]
 3262              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 3263 0090 93FAA3F3 		rbit r3, r3
 3264              	@ 0 "" 2
 3265              		.thumb
 3266 0094 3B63     		str	r3, [r7, #48]
 3267              		.loc 2 594 0 discriminator 5
 3268 0096 3B6B     		ldr	r3, [r7, #48]
 3269              	.LBE207:
 3270              	.LBE206:
1352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3271              		.loc 1 1352 0 discriminator 5
 3272 0098 B3FA83F3 		clz	r3, r3
 3273 009c 43F02003 		orr	r3, r3, #32
 3274 00a0 5B09     		lsrs	r3, r3, #5
 3275 00a2 032B     		cmp	r3, #3
 3276 00a4 03D1     		bne	.L275
1352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3277              		.loc 1 1352 0 is_stmt 0 discriminator 7
 3278 00a6 4C4B     		ldr	r3, .L293
 3279 00a8 D3F89430 		ldr	r3, [r3, #148]
 3280 00ac 01E0     		b	.L270
 3281              	.L275:
1352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3282              		.loc 1 1352 0 discriminator 8
 3283 00ae 4A4B     		ldr	r3, .L293
 3284 00b0 DB69     		ldr	r3, [r3, #28]
 3285              	.L270:
 3286 00b2 4FF00052 		mov	r2, #536870912
 3287 00b6 FA62     		str	r2, [r7, #44]
 3288              	.LBB208:
 3289              	.LBB209:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 3290              		.loc 2 581 0 is_stmt 1 discriminator 12
 3291 00b8 FA6A     		ldr	r2, [r7, #44]
 3292              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 3293 00ba 92FAA2F2 		rbit r2, r2
 3294              	@ 0 "" 2
 3295              		.thumb
 3296 00be BA62     		str	r2, [r7, #40]
ARM GAS  /tmp/ccXARlUH.s 			page 98


 3297              		.loc 2 594 0 discriminator 12
 3298 00c0 BA6A     		ldr	r2, [r7, #40]
 3299              	.LBE209:
 3300              	.LBE208:
1352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3301              		.loc 1 1352 0 discriminator 12
 3302 00c2 B2FA82F2 		clz	r2, r2
 3303 00c6 02F01F02 		and	r2, r2, #31
 3304 00ca D340     		lsrs	r3, r3, r2
 3305 00cc 03F00103 		and	r3, r3, #1
 3306 00d0 002B     		cmp	r3, #0
 3307 00d2 A8D1     		bne	.L278
 3308              	.L267:
1358:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1360:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1361:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(status == HAL_OK)    
 3309              		.loc 1 1361 0
 3310 00d4 97F84F30 		ldrb	r3, [r7, #79]	@ zero_extendqisi2
 3311 00d8 002B     		cmp	r3, #0
 3312 00da 77D1     		bne	.L279
1362:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1363:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Multiplication factor N */
1364:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Division factors P and R */
1365:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_CONFIG(PLLSAI2Init->PLLSAI2N, PLLSAI2Init->PLLSAI2P, PLLSAI2Init->PLLSAI2R);
 3313              		.loc 1 1365 0
 3314 00dc 3E49     		ldr	r1, .L293
 3315 00de 7B68     		ldr	r3, [r7, #4]
 3316 00e0 1B68     		ldr	r3, [r3]
 3317 00e2 1A02     		lsls	r2, r3, #8
 3318 00e4 7B68     		ldr	r3, [r7, #4]
 3319 00e6 5B68     		ldr	r3, [r3, #4]
 3320 00e8 1B09     		lsrs	r3, r3, #4
 3321 00ea 5B04     		lsls	r3, r3, #17
 3322 00ec 1A43     		orrs	r2, r2, r3
 3323 00ee 7B68     		ldr	r3, [r7, #4]
 3324 00f0 9B68     		ldr	r3, [r3, #8]
 3325 00f2 5B08     		lsrs	r3, r3, #1
 3326 00f4 013B     		subs	r3, r3, #1
 3327 00f6 5B06     		lsls	r3, r3, #25
 3328 00f8 1343     		orrs	r3, r3, r2
 3329 00fa 4B61     		str	r3, [r1, #20]
1366:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Clock output(s) */    
1367:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PLLSAI2Init->PLLSAI2ClockOut);
 3330              		.loc 1 1367 0
 3331 00fc 3649     		ldr	r1, .L293
 3332 00fe 364B     		ldr	r3, .L293
 3333 0100 5A69     		ldr	r2, [r3, #20]
 3334 0102 7B68     		ldr	r3, [r7, #4]
 3335 0104 DB68     		ldr	r3, [r3, #12]
 3336 0106 1343     		orrs	r3, r3, r2
 3337 0108 4B61     		str	r3, [r1, #20]
1368:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1369:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
1370:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_ENABLE();
 3338              		.loc 1 1370 0
 3339 010a 334A     		ldr	r2, .L293
ARM GAS  /tmp/ccXARlUH.s 			page 99


 3340 010c 324B     		ldr	r3, .L293
 3341 010e 1B68     		ldr	r3, [r3]
 3342 0110 43F08053 		orr	r3, r3, #268435456
 3343 0114 1360     		str	r3, [r2]
1371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1372:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get Start Tick*/
1373:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 3344              		.loc 1 1373 0
 3345 0116 FFF7FEFF 		bl	HAL_GetTick
 3346 011a B864     		str	r0, [r7, #72]
1374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1375:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait till PLLSAI2 is ready */
1376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLSAI2RDY) == RESET)
 3347              		.loc 1 1376 0
 3348 011c 0BE0     		b	.L280
 3349              	.L291:
1377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1378:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 3350              		.loc 1 1378 0
 3351 011e FFF7FEFF 		bl	HAL_GetTick
 3352 0122 0246     		mov	r2, r0
 3353 0124 BB6C     		ldr	r3, [r7, #72]
 3354 0126 D31A     		subs	r3, r2, r3
 3355 0128 B3F57A7F 		cmp	r3, #1000
 3356 012c 03D9     		bls	.L280
1379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_TIMEOUT;
 3357              		.loc 1 1380 0
 3358 012e 0323     		movs	r3, #3
 3359 0130 87F84F30 		strb	r3, [r7, #79]
1381:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 3360              		.loc 1 1381 0
 3361 0134 4AE0     		b	.L279
 3362              	.L280:
 3363 0136 4FF00053 		mov	r3, #536870912
 3364 013a 7B62     		str	r3, [r7, #36]
 3365              	.LBB210:
 3366              	.LBB211:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 3367              		.loc 2 581 0
 3368 013c 7B6A     		ldr	r3, [r7, #36]
 3369              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 3370 013e 93FAA3F3 		rbit r3, r3
 3371              	@ 0 "" 2
 3372              		.thumb
 3373 0142 3B62     		str	r3, [r7, #32]
 3374              		.loc 2 594 0
 3375 0144 3B6A     		ldr	r3, [r7, #32]
 3376              	.LBE211:
 3377              	.LBE210:
1376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 3378              		.loc 1 1376 0
 3379 0146 B3FA83F3 		clz	r3, r3
 3380 014a 43F02003 		orr	r3, r3, #32
 3381 014e 5B09     		lsrs	r3, r3, #5
 3382 0150 012B     		cmp	r3, #1
 3383 0152 02D1     		bne	.L282
ARM GAS  /tmp/ccXARlUH.s 			page 100


1376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 3384              		.loc 1 1376 0 is_stmt 0 discriminator 1
 3385 0154 204B     		ldr	r3, .L293
 3386 0156 1B68     		ldr	r3, [r3]
 3387 0158 27E0     		b	.L283
 3388              	.L282:
 3389 015a 4FF00053 		mov	r3, #536870912
 3390 015e FB61     		str	r3, [r7, #28]
 3391              	.LBB212:
 3392              	.LBB213:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 3393              		.loc 2 581 0 is_stmt 1 discriminator 2
 3394 0160 FB69     		ldr	r3, [r7, #28]
 3395              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 3396 0162 93FAA3F3 		rbit r3, r3
 3397              	@ 0 "" 2
 3398              		.thumb
 3399 0166 BB61     		str	r3, [r7, #24]
 3400              		.loc 2 594 0 discriminator 2
 3401 0168 BB69     		ldr	r3, [r7, #24]
 3402              	.LBE213:
 3403              	.LBE212:
1376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 3404              		.loc 1 1376 0 discriminator 2
 3405 016a B3FA83F3 		clz	r3, r3
 3406 016e 43F02003 		orr	r3, r3, #32
 3407 0172 5B09     		lsrs	r3, r3, #5
 3408 0174 022B     		cmp	r3, #2
 3409 0176 03D1     		bne	.L285
1376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 3410              		.loc 1 1376 0 is_stmt 0 discriminator 4
 3411 0178 174B     		ldr	r3, .L293
 3412 017a D3F89030 		ldr	r3, [r3, #144]
 3413 017e 14E0     		b	.L283
 3414              	.L285:
 3415 0180 4FF00053 		mov	r3, #536870912
 3416 0184 7B61     		str	r3, [r7, #20]
 3417              	.LBB214:
 3418              	.LBB215:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 3419              		.loc 2 581 0 is_stmt 1 discriminator 5
 3420 0186 7B69     		ldr	r3, [r7, #20]
 3421              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 3422 0188 93FAA3F3 		rbit r3, r3
 3423              	@ 0 "" 2
 3424              		.thumb
 3425 018c 3B61     		str	r3, [r7, #16]
 3426              		.loc 2 594 0 discriminator 5
 3427 018e 3B69     		ldr	r3, [r7, #16]
 3428              	.LBE215:
 3429              	.LBE214:
1376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 3430              		.loc 1 1376 0 discriminator 5
 3431 0190 B3FA83F3 		clz	r3, r3
 3432 0194 43F02003 		orr	r3, r3, #32
 3433 0198 5B09     		lsrs	r3, r3, #5
 3434 019a 032B     		cmp	r3, #3
ARM GAS  /tmp/ccXARlUH.s 			page 101


 3435 019c 03D1     		bne	.L288
1376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 3436              		.loc 1 1376 0 is_stmt 0 discriminator 7
 3437 019e 0E4B     		ldr	r3, .L293
 3438 01a0 D3F89430 		ldr	r3, [r3, #148]
 3439 01a4 01E0     		b	.L283
 3440              	.L288:
1376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 3441              		.loc 1 1376 0 discriminator 8
 3442 01a6 0C4B     		ldr	r3, .L293
 3443 01a8 DB69     		ldr	r3, [r3, #28]
 3444              	.L283:
 3445 01aa 4FF00052 		mov	r2, #536870912
 3446 01ae FA60     		str	r2, [r7, #12]
 3447              	.LBB216:
 3448              	.LBB217:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 3449              		.loc 2 581 0 is_stmt 1 discriminator 12
 3450 01b0 FA68     		ldr	r2, [r7, #12]
 3451              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 3452 01b2 92FAA2F2 		rbit r2, r2
 3453              	@ 0 "" 2
 3454              		.thumb
 3455 01b6 BA60     		str	r2, [r7, #8]
 3456              		.loc 2 594 0 discriminator 12
 3457 01b8 BA68     		ldr	r2, [r7, #8]
 3458              	.LBE217:
 3459              	.LBE216:
1376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 3460              		.loc 1 1376 0 discriminator 12
 3461 01ba B2FA82F2 		clz	r2, r2
 3462 01be 02F01F02 		and	r2, r2, #31
 3463 01c2 D340     		lsrs	r3, r3, r2
 3464 01c4 03F00103 		and	r3, r3, #1
 3465 01c8 002B     		cmp	r3, #0
 3466 01ca A8D0     		beq	.L291
 3467              	.L279:
1382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1383:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1384:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1385:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
1386:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 3468              		.loc 1 1386 0
 3469 01cc 97F84F30 		ldrb	r3, [r7, #79]	@ zero_extendqisi2
1387:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3470              		.loc 1 1387 0
 3471 01d0 1846     		mov	r0, r3
 3472 01d2 5037     		adds	r7, r7, #80
 3473              	.LCFI29:
 3474              		.cfi_def_cfa_offset 8
 3475 01d4 BD46     		mov	sp, r7
 3476              	.LCFI30:
 3477              		.cfi_def_cfa_register 13
 3478              		@ sp needed
 3479 01d6 80BD     		pop	{r7, pc}
 3480              	.L294:
 3481              		.align	2
ARM GAS  /tmp/ccXARlUH.s 			page 102


 3482              	.L293:
 3483 01d8 00100240 		.word	1073876992
 3484              		.cfi_endproc
 3485              	.LFE130:
 3487              		.section	.text.HAL_RCCEx_DisablePLLSAI2,"ax",%progbits
 3488              		.align	2
 3489              		.global	HAL_RCCEx_DisablePLLSAI2
 3490              		.thumb
 3491              		.thumb_func
 3493              	HAL_RCCEx_DisablePLLSAI2:
 3494              	.LFB131:
1388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Disable PLLISAI2.
1391:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
1392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1393:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_DisablePLLSAI2(void)
1394:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3495              		.loc 1 1394 0
 3496              		.cfi_startproc
 3497              		@ args = 0, pretend = 0, frame = 40
 3498              		@ frame_needed = 1, uses_anonymous_args = 0
 3499 0000 80B5     		push	{r7, lr}
 3500              	.LCFI31:
 3501              		.cfi_def_cfa_offset 8
 3502              		.cfi_offset 7, -8
 3503              		.cfi_offset 14, -4
 3504 0002 8AB0     		sub	sp, sp, #40
 3505              	.LCFI32:
 3506              		.cfi_def_cfa_offset 48
 3507 0004 00AF     		add	r7, sp, #0
 3508              	.LCFI33:
 3509              		.cfi_def_cfa_register 7
1395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart = 0;
 3510              		.loc 1 1395 0
 3511 0006 0023     		movs	r3, #0
 3512 0008 3B62     		str	r3, [r7, #32]
1396:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 3513              		.loc 1 1396 0
 3514 000a 0023     		movs	r3, #0
 3515 000c 87F82730 		strb	r3, [r7, #39]
1397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1398:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI2 */
1399:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI2_DISABLE();
 3516              		.loc 1 1399 0
 3517 0010 374A     		ldr	r2, .L310
 3518 0012 374B     		ldr	r3, .L310
 3519 0014 1B68     		ldr	r3, [r3]
 3520 0016 23F08053 		bic	r3, r3, #268435456
 3521 001a 1360     		str	r3, [r2]
1400:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1401:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Start Tick*/
1402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 3522              		.loc 1 1402 0
 3523 001c FFF7FEFF 		bl	HAL_GetTick
 3524 0020 3862     		str	r0, [r7, #32]
1403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccXARlUH.s 			page 103


1404:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait till PLLSAI2 is ready */
1405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLSAI2RDY) != RESET)
 3525              		.loc 1 1405 0
 3526 0022 0BE0     		b	.L296
 3527              	.L308:
1406:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1407:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 3528              		.loc 1 1407 0
 3529 0024 FFF7FEFF 		bl	HAL_GetTick
 3530 0028 0246     		mov	r2, r0
 3531 002a 3B6A     		ldr	r3, [r7, #32]
 3532 002c D31A     		subs	r3, r2, r3
 3533 002e B3F57A7F 		cmp	r3, #1000
 3534 0032 03D9     		bls	.L296
1408:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1409:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_TIMEOUT;
 3535              		.loc 1 1409 0
 3536 0034 0323     		movs	r3, #3
 3537 0036 87F82730 		strb	r3, [r7, #39]
1410:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 3538              		.loc 1 1410 0
 3539 003a 4AE0     		b	.L297
 3540              	.L296:
 3541 003c 4FF00053 		mov	r3, #536870912
 3542 0040 FB61     		str	r3, [r7, #28]
 3543              	.LBB218:
 3544              	.LBB219:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 3545              		.loc 2 581 0
 3546 0042 FB69     		ldr	r3, [r7, #28]
 3547              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 3548 0044 93FAA3F3 		rbit r3, r3
 3549              	@ 0 "" 2
 3550              		.thumb
 3551 0048 BB61     		str	r3, [r7, #24]
 3552              		.loc 2 594 0
 3553 004a BB69     		ldr	r3, [r7, #24]
 3554              	.LBE219:
 3555              	.LBE218:
1405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3556              		.loc 1 1405 0
 3557 004c B3FA83F3 		clz	r3, r3
 3558 0050 43F02003 		orr	r3, r3, #32
 3559 0054 5B09     		lsrs	r3, r3, #5
 3560 0056 012B     		cmp	r3, #1
 3561 0058 02D1     		bne	.L299
1405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3562              		.loc 1 1405 0 is_stmt 0 discriminator 1
 3563 005a 254B     		ldr	r3, .L310
 3564 005c 1B68     		ldr	r3, [r3]
 3565 005e 27E0     		b	.L300
 3566              	.L299:
 3567 0060 4FF00053 		mov	r3, #536870912
 3568 0064 7B61     		str	r3, [r7, #20]
 3569              	.LBB220:
 3570              	.LBB221:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
ARM GAS  /tmp/ccXARlUH.s 			page 104


 3571              		.loc 2 581 0 is_stmt 1 discriminator 2
 3572 0066 7B69     		ldr	r3, [r7, #20]
 3573              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 3574 0068 93FAA3F3 		rbit r3, r3
 3575              	@ 0 "" 2
 3576              		.thumb
 3577 006c 3B61     		str	r3, [r7, #16]
 3578              		.loc 2 594 0 discriminator 2
 3579 006e 3B69     		ldr	r3, [r7, #16]
 3580              	.LBE221:
 3581              	.LBE220:
1405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3582              		.loc 1 1405 0 discriminator 2
 3583 0070 B3FA83F3 		clz	r3, r3
 3584 0074 43F02003 		orr	r3, r3, #32
 3585 0078 5B09     		lsrs	r3, r3, #5
 3586 007a 022B     		cmp	r3, #2
 3587 007c 03D1     		bne	.L302
1405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3588              		.loc 1 1405 0 is_stmt 0 discriminator 4
 3589 007e 1C4B     		ldr	r3, .L310
 3590 0080 D3F89030 		ldr	r3, [r3, #144]
 3591 0084 14E0     		b	.L300
 3592              	.L302:
 3593 0086 4FF00053 		mov	r3, #536870912
 3594 008a FB60     		str	r3, [r7, #12]
 3595              	.LBB222:
 3596              	.LBB223:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 3597              		.loc 2 581 0 is_stmt 1 discriminator 5
 3598 008c FB68     		ldr	r3, [r7, #12]
 3599              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 3600 008e 93FAA3F3 		rbit r3, r3
 3601              	@ 0 "" 2
 3602              		.thumb
 3603 0092 BB60     		str	r3, [r7, #8]
 3604              		.loc 2 594 0 discriminator 5
 3605 0094 BB68     		ldr	r3, [r7, #8]
 3606              	.LBE223:
 3607              	.LBE222:
1405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3608              		.loc 1 1405 0 discriminator 5
 3609 0096 B3FA83F3 		clz	r3, r3
 3610 009a 43F02003 		orr	r3, r3, #32
 3611 009e 5B09     		lsrs	r3, r3, #5
 3612 00a0 032B     		cmp	r3, #3
 3613 00a2 03D1     		bne	.L305
1405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3614              		.loc 1 1405 0 is_stmt 0 discriminator 7
 3615 00a4 124B     		ldr	r3, .L310
 3616 00a6 D3F89430 		ldr	r3, [r3, #148]
 3617 00aa 01E0     		b	.L300
 3618              	.L305:
1405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3619              		.loc 1 1405 0 discriminator 8
 3620 00ac 104B     		ldr	r3, .L310
 3621 00ae DB69     		ldr	r3, [r3, #28]
ARM GAS  /tmp/ccXARlUH.s 			page 105


 3622              	.L300:
 3623 00b0 4FF00052 		mov	r2, #536870912
 3624 00b4 7A60     		str	r2, [r7, #4]
 3625              	.LBB224:
 3626              	.LBB225:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 3627              		.loc 2 581 0 is_stmt 1 discriminator 12
 3628 00b6 7A68     		ldr	r2, [r7, #4]
 3629              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 3630 00b8 92FAA2F2 		rbit r2, r2
 3631              	@ 0 "" 2
 3632              		.thumb
 3633 00bc 3A60     		str	r2, [r7]
 3634              		.loc 2 594 0 discriminator 12
 3635 00be 3A68     		ldr	r2, [r7]
 3636              	.LBE225:
 3637              	.LBE224:
1405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3638              		.loc 1 1405 0 discriminator 12
 3639 00c0 B2FA82F2 		clz	r2, r2
 3640 00c4 02F01F02 		and	r2, r2, #31
 3641 00c8 D340     		lsrs	r3, r3, r2
 3642 00ca 03F00103 		and	r3, r3, #1
 3643 00ce 002B     		cmp	r3, #0
 3644 00d0 A8D1     		bne	.L308
 3645              	.L297:
1411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1413:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
1414:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI2 Clock outputs */    
1415:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI2CLKOUT_DISABLE(RCC_PLLSAI2_SAI2CLK|RCC_PLLSAI2_ADC2CLK);
 3646              		.loc 1 1415 0
 3647 00d2 074A     		ldr	r2, .L310
 3648 00d4 064B     		ldr	r3, .L310
 3649 00d6 5B69     		ldr	r3, [r3, #20]
 3650 00d8 23F08073 		bic	r3, r3, #16777216
 3651 00dc 23F48033 		bic	r3, r3, #65536
 3652 00e0 5361     		str	r3, [r2, #20]
1416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1417:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 3653              		.loc 1 1417 0
 3654 00e2 97F82730 		ldrb	r3, [r7, #39]	@ zero_extendqisi2
1418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3655              		.loc 1 1418 0
 3656 00e6 1846     		mov	r0, r3
 3657 00e8 2837     		adds	r7, r7, #40
 3658              	.LCFI34:
 3659              		.cfi_def_cfa_offset 8
 3660 00ea BD46     		mov	sp, r7
 3661              	.LCFI35:
 3662              		.cfi_def_cfa_register 13
 3663              		@ sp needed
 3664 00ec 80BD     		pop	{r7, pc}
 3665              	.L311:
 3666 00ee 00BF     		.align	2
 3667              	.L310:
 3668 00f0 00100240 		.word	1073876992
ARM GAS  /tmp/ccXARlUH.s 			page 106


 3669              		.cfi_endproc
 3670              	.LFE131:
 3672              		.section	.text.HAL_RCCEx_WakeUpStopCLKConfig,"ax",%progbits
 3673              		.align	2
 3674              		.global	HAL_RCCEx_WakeUpStopCLKConfig
 3675              		.thumb
 3676              		.thumb_func
 3678              	HAL_RCCEx_WakeUpStopCLKConfig:
 3679              	.LFB132:
1419:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1421:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Configure the oscillator clock source for wakeup from Stop and CSS backup clock.
1422:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  WakeUpClk  Wakeup clock 
1423:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
1424:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_STOP_WAKEUPCLOCK_MSI  MSI oscillator selection
1425:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_STOP_WAKEUPCLOCK_HSI  HSI oscillator selection
1426:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   This function shall not be called after the Clock Security System on HSE has been
1427:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         enabled.
1428:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
1429:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1430:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_WakeUpStopCLKConfig(uint32_t WakeUpClk)
1431:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3680              		.loc 1 1431 0
 3681              		.cfi_startproc
 3682              		@ args = 0, pretend = 0, frame = 8
 3683              		@ frame_needed = 1, uses_anonymous_args = 0
 3684              		@ link register save eliminated.
 3685 0000 80B4     		push	{r7}
 3686              	.LCFI36:
 3687              		.cfi_def_cfa_offset 4
 3688              		.cfi_offset 7, -4
 3689 0002 83B0     		sub	sp, sp, #12
 3690              	.LCFI37:
 3691              		.cfi_def_cfa_offset 16
 3692 0004 00AF     		add	r7, sp, #0
 3693              	.LCFI38:
 3694              		.cfi_def_cfa_register 7
 3695 0006 7860     		str	r0, [r7, #4]
1432:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_STOP_WAKEUPCLOCK(WakeUpClk));
1433:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
1434:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(WakeUpClk);
 3696              		.loc 1 1434 0
 3697 0008 0649     		ldr	r1, .L313
 3698 000a 064B     		ldr	r3, .L313
 3699 000c 9B68     		ldr	r3, [r3, #8]
 3700 000e 23F40042 		bic	r2, r3, #32768
 3701 0012 7B68     		ldr	r3, [r7, #4]
 3702 0014 1343     		orrs	r3, r3, r2
 3703 0016 8B60     		str	r3, [r1, #8]
1435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3704              		.loc 1 1435 0
 3705 0018 0C37     		adds	r7, r7, #12
 3706              	.LCFI39:
 3707              		.cfi_def_cfa_offset 4
 3708 001a BD46     		mov	sp, r7
 3709              	.LCFI40:
 3710              		.cfi_def_cfa_register 13
ARM GAS  /tmp/ccXARlUH.s 			page 107


 3711              		@ sp needed
 3712 001c 5DF8047B 		ldr	r7, [sp], #4
 3713              	.LCFI41:
 3714              		.cfi_restore 7
 3715              		.cfi_def_cfa_offset 0
 3716 0020 7047     		bx	lr
 3717              	.L314:
 3718 0022 00BF     		.align	2
 3719              	.L313:
 3720 0024 00100240 		.word	1073876992
 3721              		.cfi_endproc
 3722              	.LFE132:
 3724              		.section	.text.HAL_RCCEx_StandbyMSIRangeConfig,"ax",%progbits
 3725              		.align	2
 3726              		.global	HAL_RCCEx_StandbyMSIRangeConfig
 3727              		.thumb
 3728              		.thumb_func
 3730              	HAL_RCCEx_StandbyMSIRangeConfig:
 3731              	.LFB133:
1436:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1437:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Configure the MSI range after standby mode.
1439:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   After Standby its frequency can be selected between 4 possible values (1, 2, 4 or 8 MHz
1440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  MSIRange  MSI range 
1441:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
1442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_MSIRANGE_4  Range 4 around 1 MHz
1443:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_MSIRANGE_5  Range 5 around 2 MHz
1444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_MSIRANGE_6  Range 6 around 4 MHz (reset value)
1445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_MSIRANGE_7  Range 7 around 8 MHz
1446:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
1447:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_StandbyMSIRangeConfig(uint32_t MSIRange)
1449:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3732              		.loc 1 1449 0
 3733              		.cfi_startproc
 3734              		@ args = 0, pretend = 0, frame = 8
 3735              		@ frame_needed = 1, uses_anonymous_args = 0
 3736              		@ link register save eliminated.
 3737 0000 80B4     		push	{r7}
 3738              	.LCFI42:
 3739              		.cfi_def_cfa_offset 4
 3740              		.cfi_offset 7, -4
 3741 0002 83B0     		sub	sp, sp, #12
 3742              	.LCFI43:
 3743              		.cfi_def_cfa_offset 16
 3744 0004 00AF     		add	r7, sp, #0
 3745              	.LCFI44:
 3746              		.cfi_def_cfa_register 7
 3747 0006 7860     		str	r0, [r7, #4]
1450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_MSI_STANDBY_CLOCK_RANGE(MSIRange));
1451:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
1452:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_MSI_STANDBY_RANGE_CONFIG(MSIRange);
 3748              		.loc 1 1452 0
 3749 0008 0749     		ldr	r1, .L316
 3750 000a 074B     		ldr	r3, .L316
 3751 000c D3F89430 		ldr	r3, [r3, #148]
 3752 0010 23F47062 		bic	r2, r3, #3840
ARM GAS  /tmp/ccXARlUH.s 			page 108


 3753 0014 7B68     		ldr	r3, [r7, #4]
 3754 0016 1B01     		lsls	r3, r3, #4
 3755 0018 1343     		orrs	r3, r3, r2
 3756 001a C1F89430 		str	r3, [r1, #148]
1453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3757              		.loc 1 1453 0
 3758 001e 0C37     		adds	r7, r7, #12
 3759              	.LCFI45:
 3760              		.cfi_def_cfa_offset 4
 3761 0020 BD46     		mov	sp, r7
 3762              	.LCFI46:
 3763              		.cfi_def_cfa_register 13
 3764              		@ sp needed
 3765 0022 5DF8047B 		ldr	r7, [sp], #4
 3766              	.LCFI47:
 3767              		.cfi_restore 7
 3768              		.cfi_def_cfa_offset 0
 3769 0026 7047     		bx	lr
 3770              	.L317:
 3771              		.align	2
 3772              	.L316:
 3773 0028 00100240 		.word	1073876992
 3774              		.cfi_endproc
 3775              	.LFE133:
 3777              		.section	.text.HAL_RCCEx_EnableLSECSS,"ax",%progbits
 3778              		.align	2
 3779              		.global	HAL_RCCEx_EnableLSECSS
 3780              		.thumb
 3781              		.thumb_func
 3783              	HAL_RCCEx_EnableLSECSS:
 3784              	.LFB134:
1454:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1455:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1456:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Enable the LSE Clock Security System.
1457:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   Prior to enable the LSE Clock Security System, LSE oscillator is to be enabled
1458:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         with HAL_RCC_OscConfig() and the LSE oscillator clock is to be selected as RTC
1459:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         clock with HAL_RCCEx_PeriphCLKConfig().
1460:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
1461:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1462:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS(void)
1463:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3785              		.loc 1 1463 0
 3786              		.cfi_startproc
 3787              		@ args = 0, pretend = 0, frame = 0
 3788              		@ frame_needed = 1, uses_anonymous_args = 0
 3789              		@ link register save eliminated.
 3790 0000 80B4     		push	{r7}
 3791              	.LCFI48:
 3792              		.cfi_def_cfa_offset 4
 3793              		.cfi_offset 7, -4
 3794 0002 00AF     		add	r7, sp, #0
 3795              	.LCFI49:
 3796              		.cfi_def_cfa_register 7
1464:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 3797              		.loc 1 1464 0
 3798 0004 054A     		ldr	r2, .L319
 3799 0006 054B     		ldr	r3, .L319
ARM GAS  /tmp/ccXARlUH.s 			page 109


 3800 0008 D3F89030 		ldr	r3, [r3, #144]
 3801 000c 43F02003 		orr	r3, r3, #32
 3802 0010 C2F89030 		str	r3, [r2, #144]
1465:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3803              		.loc 1 1465 0
 3804 0014 BD46     		mov	sp, r7
 3805              	.LCFI50:
 3806              		.cfi_def_cfa_register 13
 3807              		@ sp needed
 3808 0016 5DF8047B 		ldr	r7, [sp], #4
 3809              	.LCFI51:
 3810              		.cfi_restore 7
 3811              		.cfi_def_cfa_offset 0
 3812 001a 7047     		bx	lr
 3813              	.L320:
 3814              		.align	2
 3815              	.L319:
 3816 001c 00100240 		.word	1073876992
 3817              		.cfi_endproc
 3818              	.LFE134:
 3820              		.section	.text.HAL_RCCEx_DisableLSECSS,"ax",%progbits
 3821              		.align	2
 3822              		.global	HAL_RCCEx_DisableLSECSS
 3823              		.thumb
 3824              		.thumb_func
 3826              	HAL_RCCEx_DisableLSECSS:
 3827              	.LFB135:
1466:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1467:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1468:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Disable the LSE Clock Security System.
1469:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   LSE Clock Security System can only be disabled after a LSE failure detection.
1470:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
1471:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1472:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableLSECSS(void)
1473:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3828              		.loc 1 1473 0
 3829              		.cfi_startproc
 3830              		@ args = 0, pretend = 0, frame = 0
 3831              		@ frame_needed = 1, uses_anonymous_args = 0
 3832              		@ link register save eliminated.
 3833 0000 80B4     		push	{r7}
 3834              	.LCFI52:
 3835              		.cfi_def_cfa_offset 4
 3836              		.cfi_offset 7, -4
 3837 0002 00AF     		add	r7, sp, #0
 3838              	.LCFI53:
 3839              		.cfi_def_cfa_register 7
1474:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 3840              		.loc 1 1474 0
 3841 0004 084A     		ldr	r2, .L322
 3842 0006 084B     		ldr	r3, .L322
 3843 0008 D3F89030 		ldr	r3, [r3, #144]
 3844 000c 23F02003 		bic	r3, r3, #32
 3845 0010 C2F89030 		str	r3, [r2, #144]
1475:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
1476:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable LSE CSS IT if any */
1477:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_DISABLE_IT(RCC_IT_LSECSS);
ARM GAS  /tmp/ccXARlUH.s 			page 110


 3846              		.loc 1 1477 0
 3847 0014 044A     		ldr	r2, .L322
 3848 0016 044B     		ldr	r3, .L322
 3849 0018 9B69     		ldr	r3, [r3, #24]
 3850 001a 23F40073 		bic	r3, r3, #512
 3851 001e 9361     		str	r3, [r2, #24]
1478:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3852              		.loc 1 1478 0
 3853 0020 BD46     		mov	sp, r7
 3854              	.LCFI54:
 3855              		.cfi_def_cfa_register 13
 3856              		@ sp needed
 3857 0022 5DF8047B 		ldr	r7, [sp], #4
 3858              	.LCFI55:
 3859              		.cfi_restore 7
 3860              		.cfi_def_cfa_offset 0
 3861 0026 7047     		bx	lr
 3862              	.L323:
 3863              		.align	2
 3864              	.L322:
 3865 0028 00100240 		.word	1073876992
 3866              		.cfi_endproc
 3867              	.LFE135:
 3869              		.section	.text.HAL_RCCEx_EnableLSECSS_IT,"ax",%progbits
 3870              		.align	2
 3871              		.global	HAL_RCCEx_EnableLSECSS_IT
 3872              		.thumb
 3873              		.thumb_func
 3875              	HAL_RCCEx_EnableLSECSS_IT:
 3876              	.LFB136:
1479:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1480:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1481:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Enable the LSE Clock Security System Interrupt & corresponding EXTI line.
1482:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   LSE Clock Security System Interrupt is mapped on RTC EXTI line 19
1483:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
1484:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1485:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS_IT(void)
1486:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3877              		.loc 1 1486 0
 3878              		.cfi_startproc
 3879              		@ args = 0, pretend = 0, frame = 0
 3880              		@ frame_needed = 1, uses_anonymous_args = 0
 3881              		@ link register save eliminated.
 3882 0000 80B4     		push	{r7}
 3883              	.LCFI56:
 3884              		.cfi_def_cfa_offset 4
 3885              		.cfi_offset 7, -4
 3886 0002 00AF     		add	r7, sp, #0
 3887              	.LCFI57:
 3888              		.cfi_def_cfa_register 7
1487:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Enable LSE CSS */
1488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 3889              		.loc 1 1488 0
 3890 0004 0E4A     		ldr	r2, .L325
 3891 0006 0E4B     		ldr	r3, .L325
 3892 0008 D3F89030 		ldr	r3, [r3, #144]
 3893 000c 43F02003 		orr	r3, r3, #32
ARM GAS  /tmp/ccXARlUH.s 			page 111


 3894 0010 C2F89030 		str	r3, [r2, #144]
1489:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1490:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Enable LSE CSS IT */
1491:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_ENABLE_IT(RCC_IT_LSECSS);
 3895              		.loc 1 1491 0
 3896 0014 0A4A     		ldr	r2, .L325
 3897 0016 0A4B     		ldr	r3, .L325
 3898 0018 9B69     		ldr	r3, [r3, #24]
 3899 001a 43F40073 		orr	r3, r3, #512
 3900 001e 9361     		str	r3, [r2, #24]
1492:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
1493:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Enable IT on EXTI Line 19 */
1494:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_IT();
 3901              		.loc 1 1494 0
 3902 0020 084A     		ldr	r2, .L325+4
 3903 0022 084B     		ldr	r3, .L325+4
 3904 0024 1B68     		ldr	r3, [r3]
 3905 0026 43F40023 		orr	r3, r3, #524288
 3906 002a 1360     		str	r3, [r2]
1495:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE();
 3907              		.loc 1 1495 0
 3908 002c 054A     		ldr	r2, .L325+4
 3909 002e 054B     		ldr	r3, .L325+4
 3910 0030 9B68     		ldr	r3, [r3, #8]
 3911 0032 43F40023 		orr	r3, r3, #524288
 3912 0036 9360     		str	r3, [r2, #8]
1496:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3913              		.loc 1 1496 0
 3914 0038 BD46     		mov	sp, r7
 3915              	.LCFI58:
 3916              		.cfi_def_cfa_register 13
 3917              		@ sp needed
 3918 003a 5DF8047B 		ldr	r7, [sp], #4
 3919              	.LCFI59:
 3920              		.cfi_restore 7
 3921              		.cfi_def_cfa_offset 0
 3922 003e 7047     		bx	lr
 3923              	.L326:
 3924              		.align	2
 3925              	.L325:
 3926 0040 00100240 		.word	1073876992
 3927 0044 00040140 		.word	1073808384
 3928              		.cfi_endproc
 3929              	.LFE136:
 3931              		.section	.text.HAL_RCCEx_LSECSS_IRQHandler,"ax",%progbits
 3932              		.align	2
 3933              		.global	HAL_RCCEx_LSECSS_IRQHandler
 3934              		.thumb
 3935              		.thumb_func
 3937              	HAL_RCCEx_LSECSS_IRQHandler:
 3938              	.LFB137:
1497:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1498:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1499:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief Handle the RCC LSE Clock Security System interrupt request.
1500:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
1501:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1502:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_LSECSS_IRQHandler(void)
ARM GAS  /tmp/ccXARlUH.s 			page 112


1503:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3939              		.loc 1 1503 0
 3940              		.cfi_startproc
 3941              		@ args = 0, pretend = 0, frame = 0
 3942              		@ frame_needed = 1, uses_anonymous_args = 0
 3943 0000 80B5     		push	{r7, lr}
 3944              	.LCFI60:
 3945              		.cfi_def_cfa_offset 8
 3946              		.cfi_offset 7, -8
 3947              		.cfi_offset 14, -4
 3948 0002 00AF     		add	r7, sp, #0
 3949              	.LCFI61:
 3950              		.cfi_def_cfa_register 7
1504:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check RCC LSE CSSF flag  */
1505:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_IT(RCC_IT_LSECSS))
 3951              		.loc 1 1505 0
 3952 0004 064B     		ldr	r3, .L329
 3953 0006 DB69     		ldr	r3, [r3, #28]
 3954 0008 03F40073 		and	r3, r3, #512
 3955 000c 002B     		cmp	r3, #0
 3956 000e 05D0     		beq	.L327
1506:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1507:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* RCC LSE Clock Security System interrupt user callback */
1508:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_RCCEx_LSECSS_Callback();
 3957              		.loc 1 1508 0
 3958 0010 FFF7FEFF 		bl	HAL_RCCEx_LSECSS_Callback
1509:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1510:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Clear RCC LSE CSS pending bit */
1511:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_LSECSS);
 3959              		.loc 1 1511 0
 3960 0014 024B     		ldr	r3, .L329
 3961 0016 4FF40072 		mov	r2, #512
 3962 001a 1A62     		str	r2, [r3, #32]
 3963              	.L327:
1512:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1513:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }                                                                            
 3964              		.loc 1 1513 0
 3965 001c 80BD     		pop	{r7, pc}
 3966              	.L330:
 3967 001e 00BF     		.align	2
 3968              	.L329:
 3969 0020 00100240 		.word	1073876992
 3970              		.cfi_endproc
 3971              	.LFE137:
 3973              		.section	.text.HAL_RCCEx_LSECSS_Callback,"ax",%progbits
 3974              		.align	2
 3975              		.weak	HAL_RCCEx_LSECSS_Callback
 3976              		.thumb
 3977              		.thumb_func
 3979              	HAL_RCCEx_LSECSS_Callback:
 3980              	.LFB138:
1514:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1515:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1516:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  RCCEx LSE Clock Security System interrupt callback.
1517:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval none
1518:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1519:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_LSECSS_Callback(void)
ARM GAS  /tmp/ccXARlUH.s 			page 113


1520:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3981              		.loc 1 1520 0
 3982              		.cfi_startproc
 3983              		@ args = 0, pretend = 0, frame = 0
 3984              		@ frame_needed = 1, uses_anonymous_args = 0
 3985              		@ link register save eliminated.
 3986 0000 80B4     		push	{r7}
 3987              	.LCFI62:
 3988              		.cfi_def_cfa_offset 4
 3989              		.cfi_offset 7, -4
 3990 0002 00AF     		add	r7, sp, #0
 3991              	.LCFI63:
 3992              		.cfi_def_cfa_register 7
1521:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1522:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_LSECSS_Callback should be implemented in the user file
1523:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    */
1524:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3993              		.loc 1 1524 0
 3994 0004 BD46     		mov	sp, r7
 3995              	.LCFI64:
 3996              		.cfi_def_cfa_register 13
 3997              		@ sp needed
 3998 0006 5DF8047B 		ldr	r7, [sp], #4
 3999              	.LCFI65:
 4000              		.cfi_restore 7
 4001              		.cfi_def_cfa_offset 0
 4002 000a 7047     		bx	lr
 4003              		.cfi_endproc
 4004              	.LFE138:
 4006              		.section	.text.HAL_RCCEx_EnableLSCO,"ax",%progbits
 4007              		.align	2
 4008              		.global	HAL_RCCEx_EnableLSCO
 4009              		.thumb
 4010              		.thumb_func
 4012              	HAL_RCCEx_EnableLSCO:
 4013              	.LFB139:
1525:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1526:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1527:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Select the Low Speed clock source to output on LSCO pin (PA2).
1528:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  LSCOSource  specifies the Low Speed clock source to output.
1529:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *          This parameter can be one of the following values:
1530:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_LSCOSOURCE_LSI  LSI clock selected as LSCO source
1531:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_LSCOSOURCE_LSE  LSE clock selected as LSCO source
1532:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
1533:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1534:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSCO(uint32_t LSCOSource)
1535:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 4014              		.loc 1 1535 0
 4015              		.cfi_startproc
 4016              		@ args = 0, pretend = 0, frame = 40
 4017              		@ frame_needed = 1, uses_anonymous_args = 0
 4018 0000 80B5     		push	{r7, lr}
 4019              	.LCFI66:
 4020              		.cfi_def_cfa_offset 8
 4021              		.cfi_offset 7, -8
 4022              		.cfi_offset 14, -4
 4023 0002 8AB0     		sub	sp, sp, #40
ARM GAS  /tmp/ccXARlUH.s 			page 114


 4024              	.LCFI67:
 4025              		.cfi_def_cfa_offset 48
 4026 0004 00AF     		add	r7, sp, #0
 4027              	.LCFI68:
 4028              		.cfi_def_cfa_register 7
 4029 0006 7860     		str	r0, [r7, #4]
1536:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitTypeDef GPIO_InitStruct;
1537:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   FlagStatus       pwrclkchanged = RESET;
 4030              		.loc 1 1537 0
 4031 0008 0023     		movs	r3, #0
 4032 000a 87F82730 		strb	r3, [r7, #39]
1538:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   FlagStatus       backupchanged = RESET;
 4033              		.loc 1 1538 0
 4034 000e 0023     		movs	r3, #0
 4035 0010 87F82630 		strb	r3, [r7, #38]
 4036              	.LBB226:
1539:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
1540:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check the parameters */
1541:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_LSCOSOURCE(LSCOSource));
1542:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* LSCO Pin Clock Enable */
1544:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __LSCO_CLK_ENABLE();
 4037              		.loc 1 1544 0
 4038 0014 2C4A     		ldr	r2, .L337
 4039 0016 2C4B     		ldr	r3, .L337
 4040 0018 DB6C     		ldr	r3, [r3, #76]
 4041 001a 43F00103 		orr	r3, r3, #1
 4042 001e D364     		str	r3, [r2, #76]
 4043 0020 294B     		ldr	r3, .L337
 4044 0022 DB6C     		ldr	r3, [r3, #76]
 4045 0024 03F00103 		and	r3, r3, #1
 4046 0028 FB60     		str	r3, [r7, #12]
 4047 002a FB68     		ldr	r3, [r7, #12]
 4048              	.LBE226:
1545:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1546:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Configue the LSCO pin in analog mode */
1547:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitStruct.Pin = LSCO_PIN;
 4049              		.loc 1 1547 0
 4050 002c 0423     		movs	r3, #4
 4051 002e 3B61     		str	r3, [r7, #16]
1548:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 4052              		.loc 1 1548 0
 4053 0030 0323     		movs	r3, #3
 4054 0032 7B61     		str	r3, [r7, #20]
1549:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 4055              		.loc 1 1549 0
 4056 0034 0223     		movs	r3, #2
 4057 0036 FB61     		str	r3, [r7, #28]
1550:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 4058              		.loc 1 1550 0
 4059 0038 0023     		movs	r3, #0
 4060 003a BB61     		str	r3, [r7, #24]
1551:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_GPIO_Init(LSCO_GPIO_PORT, &GPIO_InitStruct);
 4061              		.loc 1 1551 0
 4062 003c 07F11003 		add	r3, r7, #16
 4063 0040 4FF09040 		mov	r0, #1207959552
 4064 0044 1946     		mov	r1, r3
ARM GAS  /tmp/ccXARlUH.s 			page 115


 4065 0046 FFF7FEFF 		bl	HAL_GPIO_Init
1552:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1553:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Update LSCOSEL clock source in Backup Domain control register */
1554:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 4066              		.loc 1 1554 0
 4067 004a 1F4B     		ldr	r3, .L337
 4068 004c 9B6D     		ldr	r3, [r3, #88]
 4069 004e 03F08053 		and	r3, r3, #268435456
 4070 0052 002B     		cmp	r3, #0
 4071 0054 0ED1     		bne	.L333
 4072              	.LBB227:
1555:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1556:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_ENABLE();
 4073              		.loc 1 1556 0
 4074 0056 1C4A     		ldr	r2, .L337
 4075 0058 1B4B     		ldr	r3, .L337
 4076 005a 9B6D     		ldr	r3, [r3, #88]
 4077 005c 43F08053 		orr	r3, r3, #268435456
 4078 0060 9365     		str	r3, [r2, #88]
 4079 0062 194B     		ldr	r3, .L337
 4080 0064 9B6D     		ldr	r3, [r3, #88]
 4081 0066 03F08053 		and	r3, r3, #268435456
 4082 006a BB60     		str	r3, [r7, #8]
 4083 006c BB68     		ldr	r3, [r7, #8]
 4084              	.LBE227:
1557:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     pwrclkchanged = SET;
 4085              		.loc 1 1557 0
 4086 006e 0123     		movs	r3, #1
 4087 0070 87F82730 		strb	r3, [r7, #39]
 4088              	.L333:
1558:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1559:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 4089              		.loc 1 1559 0
 4090 0074 154B     		ldr	r3, .L337+4
 4091 0076 1B68     		ldr	r3, [r3]
 4092 0078 03F48073 		and	r3, r3, #256
 4093 007c 002B     		cmp	r3, #0
 4094 007e 04D1     		bne	.L334
1560:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1561:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_PWR_EnableBkUpAccess();
 4095              		.loc 1 1561 0
 4096 0080 FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
1562:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     backupchanged = SET;
 4097              		.loc 1 1562 0
 4098 0084 0123     		movs	r3, #1
 4099 0086 87F82630 		strb	r3, [r7, #38]
 4100              	.L334:
1563:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1564:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
1565:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL | RCC_BDCR_LSCOEN, LSCOSource | RCC_BDCR_LSCOEN);
 4101              		.loc 1 1565 0
 4102 008a 0F49     		ldr	r1, .L337
 4103 008c 0E4B     		ldr	r3, .L337
 4104 008e D3F89030 		ldr	r3, [r3, #144]
 4105 0092 23F04072 		bic	r2, r3, #50331648
 4106 0096 7B68     		ldr	r3, [r7, #4]
 4107 0098 1343     		orrs	r3, r3, r2
ARM GAS  /tmp/ccXARlUH.s 			page 116


 4108 009a 43F08073 		orr	r3, r3, #16777216
 4109 009e C1F89030 		str	r3, [r1, #144]
1566:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
1567:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(backupchanged == SET)
 4110              		.loc 1 1567 0
 4111 00a2 97F82630 		ldrb	r3, [r7, #38]	@ zero_extendqisi2
 4112 00a6 012B     		cmp	r3, #1
 4113 00a8 01D1     		bne	.L335
1568:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1569:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_PWR_DisableBkUpAccess();
 4114              		.loc 1 1569 0
 4115 00aa FFF7FEFF 		bl	HAL_PWR_DisableBkUpAccess
 4116              	.L335:
1570:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1571:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(pwrclkchanged == SET)
 4117              		.loc 1 1571 0
 4118 00ae 97F82730 		ldrb	r3, [r7, #39]	@ zero_extendqisi2
 4119 00b2 012B     		cmp	r3, #1
 4120 00b4 05D1     		bne	.L332
1572:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1573:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_DISABLE();
 4121              		.loc 1 1573 0
 4122 00b6 044A     		ldr	r2, .L337
 4123 00b8 034B     		ldr	r3, .L337
 4124 00ba 9B6D     		ldr	r3, [r3, #88]
 4125 00bc 23F08053 		bic	r3, r3, #268435456
 4126 00c0 9365     		str	r3, [r2, #88]
 4127              	.L332:
1574:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1575:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4128              		.loc 1 1575 0
 4129 00c2 2837     		adds	r7, r7, #40
 4130              	.LCFI69:
 4131              		.cfi_def_cfa_offset 8
 4132 00c4 BD46     		mov	sp, r7
 4133              	.LCFI70:
 4134              		.cfi_def_cfa_register 13
 4135              		@ sp needed
 4136 00c6 80BD     		pop	{r7, pc}
 4137              	.L338:
 4138              		.align	2
 4139              	.L337:
 4140 00c8 00100240 		.word	1073876992
 4141 00cc 00700040 		.word	1073770496
 4142              		.cfi_endproc
 4143              	.LFE139:
 4145              		.section	.text.HAL_RCCEx_DisableLSCO,"ax",%progbits
 4146              		.align	2
 4147              		.global	HAL_RCCEx_DisableLSCO
 4148              		.thumb
 4149              		.thumb_func
 4151              	HAL_RCCEx_DisableLSCO:
 4152              	.LFB140:
1576:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1577:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1578:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Disable the Low Speed clock output.
1579:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
ARM GAS  /tmp/ccXARlUH.s 			page 117


1580:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1581:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableLSCO(void)
1582:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 4153              		.loc 1 1582 0
 4154              		.cfi_startproc
 4155              		@ args = 0, pretend = 0, frame = 8
 4156              		@ frame_needed = 1, uses_anonymous_args = 0
 4157 0000 80B5     		push	{r7, lr}
 4158              	.LCFI71:
 4159              		.cfi_def_cfa_offset 8
 4160              		.cfi_offset 7, -8
 4161              		.cfi_offset 14, -4
 4162 0002 82B0     		sub	sp, sp, #8
 4163              	.LCFI72:
 4164              		.cfi_def_cfa_offset 16
 4165 0004 00AF     		add	r7, sp, #0
 4166              	.LCFI73:
 4167              		.cfi_def_cfa_register 7
1583:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   FlagStatus       pwrclkchanged = RESET;
 4168              		.loc 1 1583 0
 4169 0006 0023     		movs	r3, #0
 4170 0008 FB71     		strb	r3, [r7, #7]
1584:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   FlagStatus       backupchanged = RESET;
 4171              		.loc 1 1584 0
 4172 000a 0023     		movs	r3, #0
 4173 000c BB71     		strb	r3, [r7, #6]
1585:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
1586:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Update LSCOEN bit in Backup Domain control register */
1587:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 4174              		.loc 1 1587 0
 4175 000e 1B4B     		ldr	r3, .L344
 4176 0010 9B6D     		ldr	r3, [r3, #88]
 4177 0012 03F08053 		and	r3, r3, #268435456
 4178 0016 002B     		cmp	r3, #0
 4179 0018 0DD1     		bne	.L340
 4180              	.LBB228:
1588:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1589:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_ENABLE();
 4181              		.loc 1 1589 0
 4182 001a 184A     		ldr	r2, .L344
 4183 001c 174B     		ldr	r3, .L344
 4184 001e 9B6D     		ldr	r3, [r3, #88]
 4185 0020 43F08053 		orr	r3, r3, #268435456
 4186 0024 9365     		str	r3, [r2, #88]
 4187 0026 154B     		ldr	r3, .L344
 4188 0028 9B6D     		ldr	r3, [r3, #88]
 4189 002a 03F08053 		and	r3, r3, #268435456
 4190 002e 3B60     		str	r3, [r7]
 4191 0030 3B68     		ldr	r3, [r7]
 4192              	.LBE228:
1590:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     pwrclkchanged = SET;
 4193              		.loc 1 1590 0
 4194 0032 0123     		movs	r3, #1
 4195 0034 FB71     		strb	r3, [r7, #7]
 4196              	.L340:
1591:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1592:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
ARM GAS  /tmp/ccXARlUH.s 			page 118


 4197              		.loc 1 1592 0
 4198 0036 124B     		ldr	r3, .L344+4
 4199 0038 1B68     		ldr	r3, [r3]
 4200 003a 03F48073 		and	r3, r3, #256
 4201 003e 002B     		cmp	r3, #0
 4202 0040 03D1     		bne	.L341
1593:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1594:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable access to the backup domain */
1595:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_PWR_EnableBkUpAccess();
 4203              		.loc 1 1595 0
 4204 0042 FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
1596:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     backupchanged = SET;
 4205              		.loc 1 1596 0
 4206 0046 0123     		movs	r3, #1
 4207 0048 BB71     		strb	r3, [r7, #6]
 4208              	.L341:
1597:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1598:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
1599:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
 4209              		.loc 1 1599 0
 4210 004a 0C4A     		ldr	r2, .L344
 4211 004c 0B4B     		ldr	r3, .L344
 4212 004e D3F89030 		ldr	r3, [r3, #144]
 4213 0052 23F08073 		bic	r3, r3, #16777216
 4214 0056 C2F89030 		str	r3, [r2, #144]
1600:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
1601:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Restore previous configuration */
1602:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(backupchanged == SET)
 4215              		.loc 1 1602 0
 4216 005a BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 4217 005c 012B     		cmp	r3, #1
 4218 005e 01D1     		bne	.L342
1603:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1604:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Disable access to the backup domain */
1605:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_PWR_DisableBkUpAccess();
 4219              		.loc 1 1605 0
 4220 0060 FFF7FEFF 		bl	HAL_PWR_DisableBkUpAccess
 4221              	.L342:
1606:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1607:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(pwrclkchanged == SET)
 4222              		.loc 1 1607 0
 4223 0064 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 4224 0066 012B     		cmp	r3, #1
 4225 0068 05D1     		bne	.L339
1608:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1609:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_DISABLE();
 4226              		.loc 1 1609 0
 4227 006a 044A     		ldr	r2, .L344
 4228 006c 034B     		ldr	r3, .L344
 4229 006e 9B6D     		ldr	r3, [r3, #88]
 4230 0070 23F08053 		bic	r3, r3, #268435456
 4231 0074 9365     		str	r3, [r2, #88]
 4232              	.L339:
1610:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1611:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4233              		.loc 1 1611 0
 4234 0076 0837     		adds	r7, r7, #8
ARM GAS  /tmp/ccXARlUH.s 			page 119


 4235              	.LCFI74:
 4236              		.cfi_def_cfa_offset 8
 4237 0078 BD46     		mov	sp, r7
 4238              	.LCFI75:
 4239              		.cfi_def_cfa_register 13
 4240              		@ sp needed
 4241 007a 80BD     		pop	{r7, pc}
 4242              	.L345:
 4243              		.align	2
 4244              	.L344:
 4245 007c 00100240 		.word	1073876992
 4246 0080 00700040 		.word	1073770496
 4247              		.cfi_endproc
 4248              	.LFE140:
 4250              		.section	.text.HAL_RCCEx_EnableMSIPLLMode,"ax",%progbits
 4251              		.align	2
 4252              		.global	HAL_RCCEx_EnableMSIPLLMode
 4253              		.thumb
 4254              		.thumb_func
 4256              	HAL_RCCEx_EnableMSIPLLMode:
 4257              	.LFB141:
1612:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1613:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1614:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Enable the PLL-mode of the MSI.
1615:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
1616:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
1617:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
1618:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1619:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableMSIPLLMode(void)
1620:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 4258              		.loc 1 1620 0
 4259              		.cfi_startproc
 4260              		@ args = 0, pretend = 0, frame = 0
 4261              		@ frame_needed = 1, uses_anonymous_args = 0
 4262              		@ link register save eliminated.
 4263 0000 80B4     		push	{r7}
 4264              	.LCFI76:
 4265              		.cfi_def_cfa_offset 4
 4266              		.cfi_offset 7, -4
 4267 0002 00AF     		add	r7, sp, #0
 4268              	.LCFI77:
 4269              		.cfi_def_cfa_register 7
1621:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 4270              		.loc 1 1621 0
 4271 0004 044A     		ldr	r2, .L347
 4272 0006 044B     		ldr	r3, .L347
 4273 0008 1B68     		ldr	r3, [r3]
 4274 000a 43F00403 		orr	r3, r3, #4
 4275 000e 1360     		str	r3, [r2]
1622:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4276              		.loc 1 1622 0
 4277 0010 BD46     		mov	sp, r7
 4278              	.LCFI78:
 4279              		.cfi_def_cfa_register 13
 4280              		@ sp needed
 4281 0012 5DF8047B 		ldr	r7, [sp], #4
 4282              	.LCFI79:
ARM GAS  /tmp/ccXARlUH.s 			page 120


 4283              		.cfi_restore 7
 4284              		.cfi_def_cfa_offset 0
 4285 0016 7047     		bx	lr
 4286              	.L348:
 4287              		.align	2
 4288              	.L347:
 4289 0018 00100240 		.word	1073876992
 4290              		.cfi_endproc
 4291              	.LFE141:
 4293              		.section	.text.HAL_RCCEx_DisableMSIPLLMode,"ax",%progbits
 4294              		.align	2
 4295              		.global	HAL_RCCEx_DisableMSIPLLMode
 4296              		.thumb
 4297              		.thumb_func
 4299              	HAL_RCCEx_DisableMSIPLLMode:
 4300              	.LFB142:
1623:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1624:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1625:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Disable the PLL-mode of the MSI.
1626:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   PLL-mode of the MSI is automatically reset when LSE oscillator is disabled.
1627:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
1628:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1629:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableMSIPLLMode(void)
1630:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 4301              		.loc 1 1630 0
 4302              		.cfi_startproc
 4303              		@ args = 0, pretend = 0, frame = 0
 4304              		@ frame_needed = 1, uses_anonymous_args = 0
 4305              		@ link register save eliminated.
 4306 0000 80B4     		push	{r7}
 4307              	.LCFI80:
 4308              		.cfi_def_cfa_offset 4
 4309              		.cfi_offset 7, -4
 4310 0002 00AF     		add	r7, sp, #0
 4311              	.LCFI81:
 4312              		.cfi_def_cfa_register 7
1631:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 4313              		.loc 1 1631 0
 4314 0004 044A     		ldr	r2, .L350
 4315 0006 044B     		ldr	r3, .L350
 4316 0008 1B68     		ldr	r3, [r3]
 4317 000a 23F00403 		bic	r3, r3, #4
 4318 000e 1360     		str	r3, [r2]
1632:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4319              		.loc 1 1632 0
 4320 0010 BD46     		mov	sp, r7
 4321              	.LCFI82:
 4322              		.cfi_def_cfa_register 13
 4323              		@ sp needed
 4324 0012 5DF8047B 		ldr	r7, [sp], #4
 4325              	.LCFI83:
 4326              		.cfi_restore 7
 4327              		.cfi_def_cfa_offset 0
 4328 0016 7047     		bx	lr
 4329              	.L351:
 4330              		.align	2
 4331              	.L350:
ARM GAS  /tmp/ccXARlUH.s 			page 121


 4332 0018 00100240 		.word	1073876992
 4333              		.cfi_endproc
 4334              	.LFE142:
 4336              		.section	.text.RCCEx_PLLSAI1_ConfigNP,"ax",%progbits
 4337              		.align	2
 4338              		.thumb
 4339              		.thumb_func
 4341              	RCCEx_PLLSAI1_ConfigNP:
 4342              	.LFB143:
1633:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1634:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1635:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
1636:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1637:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1638:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1639:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
1640:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1641:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1642:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @addtogroup RCCEx_Private_Functions
1643:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  * @{
1644:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  */
1645:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1646:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1647:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Configure the parameters N & P of PLLSAI1 and enable PLLSAI1 output clock(s).
1648:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PllSai1  pointer to an RCC_PLLSAI1InitTypeDef structure that
1649:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         contains the configuration parameters N & P as well as PLLSAI1 output clock(s)
1650:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
1651:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   PLLSAI1 is temporary disable to apply new parameters
1652:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
1653:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
1654:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1655:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PllSai1)
1656:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 4343              		.loc 1 1656 0
 4344              		.cfi_startproc
 4345              		@ args = 0, pretend = 0, frame = 80
 4346              		@ frame_needed = 1, uses_anonymous_args = 0
 4347 0000 80B5     		push	{r7, lr}
 4348              	.LCFI84:
 4349              		.cfi_def_cfa_offset 8
 4350              		.cfi_offset 7, -8
 4351              		.cfi_offset 14, -4
 4352 0002 94B0     		sub	sp, sp, #80
 4353              	.LCFI85:
 4354              		.cfi_def_cfa_offset 88
 4355 0004 00AF     		add	r7, sp, #0
 4356              	.LCFI86:
 4357              		.cfi_def_cfa_register 7
 4358 0006 7860     		str	r0, [r7, #4]
1657:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart = 0;
 4359              		.loc 1 1657 0
 4360 0008 0023     		movs	r3, #0
 4361 000a BB64     		str	r3, [r7, #72]
1658:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 4362              		.loc 1 1658 0
 4363 000c 0023     		movs	r3, #0
 4364 000e 87F84F30 		strb	r3, [r7, #79]
ARM GAS  /tmp/ccXARlUH.s 			page 122


1659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1660:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */
1661:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
1662:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
1663:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));
1664:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1665:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI1 */
1666:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI1_DISABLE();
 4365              		.loc 1 1666 0
 4366 0012 764A     		ldr	r2, .L381
 4367 0014 754B     		ldr	r3, .L381
 4368 0016 1B68     		ldr	r3, [r3]
 4369 0018 23F08063 		bic	r3, r3, #67108864
 4370 001c 1360     		str	r3, [r2]
1667:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1668:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Start Tick*/
1669:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 4371              		.loc 1 1669 0
 4372 001e FFF7FEFF 		bl	HAL_GetTick
 4373 0022 B864     		str	r0, [r7, #72]
1670:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1671:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait till PLLSAI1 is ready to be updated */
1672:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLSAI1RDY) != RESET)
 4374              		.loc 1 1672 0
 4375 0024 0BE0     		b	.L353
 4376              	.L365:
1673:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1674:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 4377              		.loc 1 1674 0
 4378 0026 FFF7FEFF 		bl	HAL_GetTick
 4379 002a 0246     		mov	r2, r0
 4380 002c BB6C     		ldr	r3, [r7, #72]
 4381 002e D31A     		subs	r3, r2, r3
 4382 0030 B3F57A7F 		cmp	r3, #1000
 4383 0034 03D9     		bls	.L353
1675:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1676:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_TIMEOUT;
 4384              		.loc 1 1676 0
 4385 0036 0323     		movs	r3, #3
 4386 0038 87F84F30 		strb	r3, [r7, #79]
1677:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 4387              		.loc 1 1677 0
 4388 003c 4AE0     		b	.L354
 4389              	.L353:
 4390 003e 4FF00063 		mov	r3, #134217728
 4391 0042 7B64     		str	r3, [r7, #68]
 4392              	.LBB229:
 4393              	.LBB230:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 4394              		.loc 2 581 0
 4395 0044 7B6C     		ldr	r3, [r7, #68]
 4396              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 4397 0046 93FAA3F3 		rbit r3, r3
 4398              	@ 0 "" 2
 4399              		.thumb
 4400 004a 3B64     		str	r3, [r7, #64]
 4401              		.loc 2 594 0
ARM GAS  /tmp/ccXARlUH.s 			page 123


 4402 004c 3B6C     		ldr	r3, [r7, #64]
 4403              	.LBE230:
 4404              	.LBE229:
1672:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 4405              		.loc 1 1672 0
 4406 004e B3FA83F3 		clz	r3, r3
 4407 0052 43F02003 		orr	r3, r3, #32
 4408 0056 5B09     		lsrs	r3, r3, #5
 4409 0058 012B     		cmp	r3, #1
 4410 005a 02D1     		bne	.L356
1672:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 4411              		.loc 1 1672 0 is_stmt 0 discriminator 1
 4412 005c 634B     		ldr	r3, .L381
 4413 005e 1B68     		ldr	r3, [r3]
 4414 0060 27E0     		b	.L357
 4415              	.L356:
 4416 0062 4FF00063 		mov	r3, #134217728
 4417 0066 FB63     		str	r3, [r7, #60]
 4418              	.LBB231:
 4419              	.LBB232:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 4420              		.loc 2 581 0 is_stmt 1 discriminator 2
 4421 0068 FB6B     		ldr	r3, [r7, #60]
 4422              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 4423 006a 93FAA3F3 		rbit r3, r3
 4424              	@ 0 "" 2
 4425              		.thumb
 4426 006e BB63     		str	r3, [r7, #56]
 4427              		.loc 2 594 0 discriminator 2
 4428 0070 BB6B     		ldr	r3, [r7, #56]
 4429              	.LBE232:
 4430              	.LBE231:
1672:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 4431              		.loc 1 1672 0 discriminator 2
 4432 0072 B3FA83F3 		clz	r3, r3
 4433 0076 43F02003 		orr	r3, r3, #32
 4434 007a 5B09     		lsrs	r3, r3, #5
 4435 007c 022B     		cmp	r3, #2
 4436 007e 03D1     		bne	.L359
1672:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 4437              		.loc 1 1672 0 is_stmt 0 discriminator 4
 4438 0080 5A4B     		ldr	r3, .L381
 4439 0082 D3F89030 		ldr	r3, [r3, #144]
 4440 0086 14E0     		b	.L357
 4441              	.L359:
 4442 0088 4FF00063 		mov	r3, #134217728
 4443 008c 7B63     		str	r3, [r7, #52]
 4444              	.LBB233:
 4445              	.LBB234:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 4446              		.loc 2 581 0 is_stmt 1 discriminator 5
 4447 008e 7B6B     		ldr	r3, [r7, #52]
 4448              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 4449 0090 93FAA3F3 		rbit r3, r3
 4450              	@ 0 "" 2
 4451              		.thumb
 4452 0094 3B63     		str	r3, [r7, #48]
ARM GAS  /tmp/ccXARlUH.s 			page 124


 4453              		.loc 2 594 0 discriminator 5
 4454 0096 3B6B     		ldr	r3, [r7, #48]
 4455              	.LBE234:
 4456              	.LBE233:
1672:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 4457              		.loc 1 1672 0 discriminator 5
 4458 0098 B3FA83F3 		clz	r3, r3
 4459 009c 43F02003 		orr	r3, r3, #32
 4460 00a0 5B09     		lsrs	r3, r3, #5
 4461 00a2 032B     		cmp	r3, #3
 4462 00a4 03D1     		bne	.L362
1672:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 4463              		.loc 1 1672 0 is_stmt 0 discriminator 7
 4464 00a6 514B     		ldr	r3, .L381
 4465 00a8 D3F89430 		ldr	r3, [r3, #148]
 4466 00ac 01E0     		b	.L357
 4467              	.L362:
1672:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 4468              		.loc 1 1672 0 discriminator 8
 4469 00ae 4F4B     		ldr	r3, .L381
 4470 00b0 DB69     		ldr	r3, [r3, #28]
 4471              	.L357:
 4472 00b2 4FF00062 		mov	r2, #134217728
 4473 00b6 FA62     		str	r2, [r7, #44]
 4474              	.LBB235:
 4475              	.LBB236:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 4476              		.loc 2 581 0 is_stmt 1 discriminator 12
 4477 00b8 FA6A     		ldr	r2, [r7, #44]
 4478              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 4479 00ba 92FAA2F2 		rbit r2, r2
 4480              	@ 0 "" 2
 4481              		.thumb
 4482 00be BA62     		str	r2, [r7, #40]
 4483              		.loc 2 594 0 discriminator 12
 4484 00c0 BA6A     		ldr	r2, [r7, #40]
 4485              	.LBE236:
 4486              	.LBE235:
1672:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 4487              		.loc 1 1672 0 discriminator 12
 4488 00c2 B2FA82F2 		clz	r2, r2
 4489 00c6 02F01F02 		and	r2, r2, #31
 4490 00ca D340     		lsrs	r3, r3, r2
 4491 00cc 03F00103 		and	r3, r3, #1
 4492 00d0 002B     		cmp	r3, #0
 4493 00d2 A8D1     		bne	.L365
 4494              	.L354:
1678:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1679:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1680:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1681:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(status == HAL_OK)    
 4495              		.loc 1 1681 0
 4496 00d4 97F84F30 		ldrb	r3, [r7, #79]	@ zero_extendqisi2
 4497 00d8 002B     		cmp	r3, #0
 4498 00da 40F08180 		bne	.L366
1682:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1683:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Multiplication factor N */
ARM GAS  /tmp/ccXARlUH.s 			page 125


1684:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_MULN_CONFIG(PllSai1->PLLSAI1N);
 4499              		.loc 1 1684 0
 4500 00de 4349     		ldr	r1, .L381
 4501 00e0 424B     		ldr	r3, .L381
 4502 00e2 1B69     		ldr	r3, [r3, #16]
 4503 00e4 23F4FE42 		bic	r2, r3, #32512
 4504 00e8 7B68     		ldr	r3, [r7, #4]
 4505 00ea 1B68     		ldr	r3, [r3]
 4506 00ec 1B02     		lsls	r3, r3, #8
 4507 00ee 1343     		orrs	r3, r3, r2
 4508 00f0 0B61     		str	r3, [r1, #16]
1685:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Division factor P */
1686:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_DIVP_CONFIG(PllSai1->PLLSAI1P);
 4509              		.loc 1 1686 0
 4510 00f2 3E49     		ldr	r1, .L381
 4511 00f4 3D4B     		ldr	r3, .L381
 4512 00f6 1B69     		ldr	r3, [r3, #16]
 4513 00f8 23F40032 		bic	r2, r3, #131072
 4514 00fc 7B68     		ldr	r3, [r7, #4]
 4515 00fe 5B68     		ldr	r3, [r3, #4]
 4516 0100 1B09     		lsrs	r3, r3, #4
 4517 0102 5B04     		lsls	r3, r3, #17
 4518 0104 1343     		orrs	r3, r3, r2
 4519 0106 0B61     		str	r3, [r1, #16]
1687:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1688:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
1689:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_ENABLE();
 4520              		.loc 1 1689 0
 4521 0108 384A     		ldr	r2, .L381
 4522 010a 384B     		ldr	r3, .L381
 4523 010c 1B68     		ldr	r3, [r3]
 4524 010e 43F08063 		orr	r3, r3, #67108864
 4525 0112 1360     		str	r3, [r2]
1690:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1691:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get Start Tick*/
1692:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 4526              		.loc 1 1692 0
 4527 0114 FFF7FEFF 		bl	HAL_GetTick
 4528 0118 B864     		str	r0, [r7, #72]
1693:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1694:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait till PLLSAI1 is ready */
1695:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLSAI1RDY) == RESET)
 4529              		.loc 1 1695 0
 4530 011a 0BE0     		b	.L367
 4531              	.L379:
1696:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1697:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 4532              		.loc 1 1697 0
 4533 011c FFF7FEFF 		bl	HAL_GetTick
 4534 0120 0246     		mov	r2, r0
 4535 0122 BB6C     		ldr	r3, [r7, #72]
 4536 0124 D31A     		subs	r3, r2, r3
 4537 0126 B3F57A7F 		cmp	r3, #1000
 4538 012a 03D9     		bls	.L367
1698:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1699:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_TIMEOUT;
 4539              		.loc 1 1699 0
ARM GAS  /tmp/ccXARlUH.s 			page 126


 4540 012c 0323     		movs	r3, #3
 4541 012e 87F84F30 		strb	r3, [r7, #79]
1700:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 4542              		.loc 1 1700 0
 4543 0132 4AE0     		b	.L368
 4544              	.L367:
 4545 0134 4FF00063 		mov	r3, #134217728
 4546 0138 7B62     		str	r3, [r7, #36]
 4547              	.LBB237:
 4548              	.LBB238:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 4549              		.loc 2 581 0
 4550 013a 7B6A     		ldr	r3, [r7, #36]
 4551              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 4552 013c 93FAA3F3 		rbit r3, r3
 4553              	@ 0 "" 2
 4554              		.thumb
 4555 0140 3B62     		str	r3, [r7, #32]
 4556              		.loc 2 594 0
 4557 0142 3B6A     		ldr	r3, [r7, #32]
 4558              	.LBE238:
 4559              	.LBE237:
1695:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4560              		.loc 1 1695 0
 4561 0144 B3FA83F3 		clz	r3, r3
 4562 0148 43F02003 		orr	r3, r3, #32
 4563 014c 5B09     		lsrs	r3, r3, #5
 4564 014e 012B     		cmp	r3, #1
 4565 0150 02D1     		bne	.L370
1695:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4566              		.loc 1 1695 0 is_stmt 0 discriminator 1
 4567 0152 264B     		ldr	r3, .L381
 4568 0154 1B68     		ldr	r3, [r3]
 4569 0156 27E0     		b	.L371
 4570              	.L370:
 4571 0158 4FF00063 		mov	r3, #134217728
 4572 015c FB61     		str	r3, [r7, #28]
 4573              	.LBB239:
 4574              	.LBB240:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 4575              		.loc 2 581 0 is_stmt 1 discriminator 2
 4576 015e FB69     		ldr	r3, [r7, #28]
 4577              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 4578 0160 93FAA3F3 		rbit r3, r3
 4579              	@ 0 "" 2
 4580              		.thumb
 4581 0164 BB61     		str	r3, [r7, #24]
 4582              		.loc 2 594 0 discriminator 2
 4583 0166 BB69     		ldr	r3, [r7, #24]
 4584              	.LBE240:
 4585              	.LBE239:
1695:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4586              		.loc 1 1695 0 discriminator 2
 4587 0168 B3FA83F3 		clz	r3, r3
 4588 016c 43F02003 		orr	r3, r3, #32
 4589 0170 5B09     		lsrs	r3, r3, #5
 4590 0172 022B     		cmp	r3, #2
ARM GAS  /tmp/ccXARlUH.s 			page 127


 4591 0174 03D1     		bne	.L373
1695:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4592              		.loc 1 1695 0 is_stmt 0 discriminator 4
 4593 0176 1D4B     		ldr	r3, .L381
 4594 0178 D3F89030 		ldr	r3, [r3, #144]
 4595 017c 14E0     		b	.L371
 4596              	.L373:
 4597 017e 4FF00063 		mov	r3, #134217728
 4598 0182 7B61     		str	r3, [r7, #20]
 4599              	.LBB241:
 4600              	.LBB242:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 4601              		.loc 2 581 0 is_stmt 1 discriminator 5
 4602 0184 7B69     		ldr	r3, [r7, #20]
 4603              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 4604 0186 93FAA3F3 		rbit r3, r3
 4605              	@ 0 "" 2
 4606              		.thumb
 4607 018a 3B61     		str	r3, [r7, #16]
 4608              		.loc 2 594 0 discriminator 5
 4609 018c 3B69     		ldr	r3, [r7, #16]
 4610              	.LBE242:
 4611              	.LBE241:
1695:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4612              		.loc 1 1695 0 discriminator 5
 4613 018e B3FA83F3 		clz	r3, r3
 4614 0192 43F02003 		orr	r3, r3, #32
 4615 0196 5B09     		lsrs	r3, r3, #5
 4616 0198 032B     		cmp	r3, #3
 4617 019a 03D1     		bne	.L376
1695:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4618              		.loc 1 1695 0 is_stmt 0 discriminator 7
 4619 019c 134B     		ldr	r3, .L381
 4620 019e D3F89430 		ldr	r3, [r3, #148]
 4621 01a2 01E0     		b	.L371
 4622              	.L376:
1695:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4623              		.loc 1 1695 0 discriminator 8
 4624 01a4 114B     		ldr	r3, .L381
 4625 01a6 DB69     		ldr	r3, [r3, #28]
 4626              	.L371:
 4627 01a8 4FF00062 		mov	r2, #134217728
 4628 01ac FA60     		str	r2, [r7, #12]
 4629              	.LBB243:
 4630              	.LBB244:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 4631              		.loc 2 581 0 is_stmt 1 discriminator 12
 4632 01ae FA68     		ldr	r2, [r7, #12]
 4633              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 4634 01b0 92FAA2F2 		rbit r2, r2
 4635              	@ 0 "" 2
 4636              		.thumb
 4637 01b4 BA60     		str	r2, [r7, #8]
 4638              		.loc 2 594 0 discriminator 12
 4639 01b6 BA68     		ldr	r2, [r7, #8]
 4640              	.LBE244:
 4641              	.LBE243:
ARM GAS  /tmp/ccXARlUH.s 			page 128


1695:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4642              		.loc 1 1695 0 discriminator 12
 4643 01b8 B2FA82F2 		clz	r2, r2
 4644 01bc 02F01F02 		and	r2, r2, #31
 4645 01c0 D340     		lsrs	r3, r3, r2
 4646 01c2 03F00103 		and	r3, r3, #1
 4647 01c6 002B     		cmp	r3, #0
 4648 01c8 A8D0     		beq	.L379
 4649              	.L368:
1701:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1702:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1703:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1704:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(status == HAL_OK)    
 4650              		.loc 1 1704 0
 4651 01ca 97F84F30 		ldrb	r3, [r7, #79]	@ zero_extendqisi2
 4652 01ce 002B     		cmp	r3, #0
 4653 01d0 06D1     		bne	.L366
1705:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1706:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Configure the PLLSAI1 Clock output(s) */
1707:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 4654              		.loc 1 1707 0
 4655 01d2 0649     		ldr	r1, .L381
 4656 01d4 054B     		ldr	r3, .L381
 4657 01d6 1A69     		ldr	r2, [r3, #16]
 4658 01d8 7B68     		ldr	r3, [r7, #4]
 4659 01da 1B69     		ldr	r3, [r3, #16]
 4660 01dc 1343     		orrs	r3, r3, r2
 4661 01de 0B61     		str	r3, [r1, #16]
 4662              	.L366:
1708:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1709:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1710:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
1711:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 4663              		.loc 1 1711 0
 4664 01e0 97F84F30 		ldrb	r3, [r7, #79]	@ zero_extendqisi2
1712:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4665              		.loc 1 1712 0
 4666 01e4 1846     		mov	r0, r3
 4667 01e6 5037     		adds	r7, r7, #80
 4668              	.LCFI87:
 4669              		.cfi_def_cfa_offset 8
 4670 01e8 BD46     		mov	sp, r7
 4671              	.LCFI88:
 4672              		.cfi_def_cfa_register 13
 4673              		@ sp needed
 4674 01ea 80BD     		pop	{r7, pc}
 4675              	.L382:
 4676              		.align	2
 4677              	.L381:
 4678 01ec 00100240 		.word	1073876992
 4679              		.cfi_endproc
 4680              	.LFE143:
 4682              		.section	.text.RCCEx_PLLSAI1_ConfigNQ,"ax",%progbits
 4683              		.align	2
 4684              		.thumb
 4685              		.thumb_func
 4687              	RCCEx_PLLSAI1_ConfigNQ:
ARM GAS  /tmp/ccXARlUH.s 			page 129


 4688              	.LFB144:
1713:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1714:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1715:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Configure the parameters N & Q of PLLSAI1 and enable PLLSAI1 output clock(s).
1716:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PllSai1  pointer to an RCC_PLLSAI1InitTypeDef structure that
1717:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         contains the configuration parameters N & Q as well as PLLSAI1 output clock(s)
1718:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
1719:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   PLLSAI1 is temporary disable to apply new parameters
1720:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
1721:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
1722:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1723:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PllSai1)
1724:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 4689              		.loc 1 1724 0
 4690              		.cfi_startproc
 4691              		@ args = 0, pretend = 0, frame = 80
 4692              		@ frame_needed = 1, uses_anonymous_args = 0
 4693 0000 80B5     		push	{r7, lr}
 4694              	.LCFI89:
 4695              		.cfi_def_cfa_offset 8
 4696              		.cfi_offset 7, -8
 4697              		.cfi_offset 14, -4
 4698 0002 94B0     		sub	sp, sp, #80
 4699              	.LCFI90:
 4700              		.cfi_def_cfa_offset 88
 4701 0004 00AF     		add	r7, sp, #0
 4702              	.LCFI91:
 4703              		.cfi_def_cfa_register 7
 4704 0006 7860     		str	r0, [r7, #4]
1725:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart = 0;
 4705              		.loc 1 1725 0
 4706 0008 0023     		movs	r3, #0
 4707 000a BB64     		str	r3, [r7, #72]
1726:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 4708              		.loc 1 1726 0
 4709 000c 0023     		movs	r3, #0
 4710 000e 87F84F30 		strb	r3, [r7, #79]
1727:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1728:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */
1729:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
1730:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
1731:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));
1732:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1733:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI1 */
1734:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI1_DISABLE();
 4711              		.loc 1 1734 0
 4712 0012 774A     		ldr	r2, .L412
 4713 0014 764B     		ldr	r3, .L412
 4714 0016 1B68     		ldr	r3, [r3]
 4715 0018 23F08063 		bic	r3, r3, #67108864
 4716 001c 1360     		str	r3, [r2]
1735:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1736:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Start Tick*/
1737:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 4717              		.loc 1 1737 0
 4718 001e FFF7FEFF 		bl	HAL_GetTick
 4719 0022 B864     		str	r0, [r7, #72]
ARM GAS  /tmp/ccXARlUH.s 			page 130


1738:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1739:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait till PLLSAI1 is ready to be updated */
1740:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLSAI1RDY) != RESET)
 4720              		.loc 1 1740 0
 4721 0024 0BE0     		b	.L384
 4722              	.L396:
1741:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1742:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 4723              		.loc 1 1742 0
 4724 0026 FFF7FEFF 		bl	HAL_GetTick
 4725 002a 0246     		mov	r2, r0
 4726 002c BB6C     		ldr	r3, [r7, #72]
 4727 002e D31A     		subs	r3, r2, r3
 4728 0030 B3F57A7F 		cmp	r3, #1000
 4729 0034 03D9     		bls	.L384
1743:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1744:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_TIMEOUT;
 4730              		.loc 1 1744 0
 4731 0036 0323     		movs	r3, #3
 4732 0038 87F84F30 		strb	r3, [r7, #79]
1745:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 4733              		.loc 1 1745 0
 4734 003c 4AE0     		b	.L385
 4735              	.L384:
 4736 003e 4FF00063 		mov	r3, #134217728
 4737 0042 7B64     		str	r3, [r7, #68]
 4738              	.LBB245:
 4739              	.LBB246:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 4740              		.loc 2 581 0
 4741 0044 7B6C     		ldr	r3, [r7, #68]
 4742              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 4743 0046 93FAA3F3 		rbit r3, r3
 4744              	@ 0 "" 2
 4745              		.thumb
 4746 004a 3B64     		str	r3, [r7, #64]
 4747              		.loc 2 594 0
 4748 004c 3B6C     		ldr	r3, [r7, #64]
 4749              	.LBE246:
 4750              	.LBE245:
1740:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 4751              		.loc 1 1740 0
 4752 004e B3FA83F3 		clz	r3, r3
 4753 0052 43F02003 		orr	r3, r3, #32
 4754 0056 5B09     		lsrs	r3, r3, #5
 4755 0058 012B     		cmp	r3, #1
 4756 005a 02D1     		bne	.L387
1740:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 4757              		.loc 1 1740 0 is_stmt 0 discriminator 1
 4758 005c 644B     		ldr	r3, .L412
 4759 005e 1B68     		ldr	r3, [r3]
 4760 0060 27E0     		b	.L388
 4761              	.L387:
 4762 0062 4FF00063 		mov	r3, #134217728
 4763 0066 FB63     		str	r3, [r7, #60]
 4764              	.LBB247:
 4765              	.LBB248:
ARM GAS  /tmp/ccXARlUH.s 			page 131


 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 4766              		.loc 2 581 0 is_stmt 1 discriminator 2
 4767 0068 FB6B     		ldr	r3, [r7, #60]
 4768              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 4769 006a 93FAA3F3 		rbit r3, r3
 4770              	@ 0 "" 2
 4771              		.thumb
 4772 006e BB63     		str	r3, [r7, #56]
 4773              		.loc 2 594 0 discriminator 2
 4774 0070 BB6B     		ldr	r3, [r7, #56]
 4775              	.LBE248:
 4776              	.LBE247:
1740:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 4777              		.loc 1 1740 0 discriminator 2
 4778 0072 B3FA83F3 		clz	r3, r3
 4779 0076 43F02003 		orr	r3, r3, #32
 4780 007a 5B09     		lsrs	r3, r3, #5
 4781 007c 022B     		cmp	r3, #2
 4782 007e 03D1     		bne	.L390
1740:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 4783              		.loc 1 1740 0 is_stmt 0 discriminator 4
 4784 0080 5B4B     		ldr	r3, .L412
 4785 0082 D3F89030 		ldr	r3, [r3, #144]
 4786 0086 14E0     		b	.L388
 4787              	.L390:
 4788 0088 4FF00063 		mov	r3, #134217728
 4789 008c 7B63     		str	r3, [r7, #52]
 4790              	.LBB249:
 4791              	.LBB250:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 4792              		.loc 2 581 0 is_stmt 1 discriminator 5
 4793 008e 7B6B     		ldr	r3, [r7, #52]
 4794              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 4795 0090 93FAA3F3 		rbit r3, r3
 4796              	@ 0 "" 2
 4797              		.thumb
 4798 0094 3B63     		str	r3, [r7, #48]
 4799              		.loc 2 594 0 discriminator 5
 4800 0096 3B6B     		ldr	r3, [r7, #48]
 4801              	.LBE250:
 4802              	.LBE249:
1740:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 4803              		.loc 1 1740 0 discriminator 5
 4804 0098 B3FA83F3 		clz	r3, r3
 4805 009c 43F02003 		orr	r3, r3, #32
 4806 00a0 5B09     		lsrs	r3, r3, #5
 4807 00a2 032B     		cmp	r3, #3
 4808 00a4 03D1     		bne	.L393
1740:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 4809              		.loc 1 1740 0 is_stmt 0 discriminator 7
 4810 00a6 524B     		ldr	r3, .L412
 4811 00a8 D3F89430 		ldr	r3, [r3, #148]
 4812 00ac 01E0     		b	.L388
 4813              	.L393:
1740:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 4814              		.loc 1 1740 0 discriminator 8
 4815 00ae 504B     		ldr	r3, .L412
ARM GAS  /tmp/ccXARlUH.s 			page 132


 4816 00b0 DB69     		ldr	r3, [r3, #28]
 4817              	.L388:
 4818 00b2 4FF00062 		mov	r2, #134217728
 4819 00b6 FA62     		str	r2, [r7, #44]
 4820              	.LBB251:
 4821              	.LBB252:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 4822              		.loc 2 581 0 is_stmt 1 discriminator 12
 4823 00b8 FA6A     		ldr	r2, [r7, #44]
 4824              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 4825 00ba 92FAA2F2 		rbit r2, r2
 4826              	@ 0 "" 2
 4827              		.thumb
 4828 00be BA62     		str	r2, [r7, #40]
 4829              		.loc 2 594 0 discriminator 12
 4830 00c0 BA6A     		ldr	r2, [r7, #40]
 4831              	.LBE252:
 4832              	.LBE251:
1740:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 4833              		.loc 1 1740 0 discriminator 12
 4834 00c2 B2FA82F2 		clz	r2, r2
 4835 00c6 02F01F02 		and	r2, r2, #31
 4836 00ca D340     		lsrs	r3, r3, r2
 4837 00cc 03F00103 		and	r3, r3, #1
 4838 00d0 002B     		cmp	r3, #0
 4839 00d2 A8D1     		bne	.L396
 4840              	.L385:
1746:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1747:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1748:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1749:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(status == HAL_OK)    
 4841              		.loc 1 1749 0
 4842 00d4 97F84F30 		ldrb	r3, [r7, #79]	@ zero_extendqisi2
 4843 00d8 002B     		cmp	r3, #0
 4844 00da 40F08280 		bne	.L397
1750:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1751:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Multiplication factor N */
1752:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_MULN_CONFIG(PllSai1->PLLSAI1N);
 4845              		.loc 1 1752 0
 4846 00de 4449     		ldr	r1, .L412
 4847 00e0 434B     		ldr	r3, .L412
 4848 00e2 1B69     		ldr	r3, [r3, #16]
 4849 00e4 23F4FE42 		bic	r2, r3, #32512
 4850 00e8 7B68     		ldr	r3, [r7, #4]
 4851 00ea 1B68     		ldr	r3, [r3]
 4852 00ec 1B02     		lsls	r3, r3, #8
 4853 00ee 1343     		orrs	r3, r3, r2
 4854 00f0 0B61     		str	r3, [r1, #16]
1753:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Division factor Q */
1754:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PllSai1->PLLSAI1Q);
 4855              		.loc 1 1754 0
 4856 00f2 3F49     		ldr	r1, .L412
 4857 00f4 3E4B     		ldr	r3, .L412
 4858 00f6 1B69     		ldr	r3, [r3, #16]
 4859 00f8 23F4C002 		bic	r2, r3, #6291456
 4860 00fc 7B68     		ldr	r3, [r7, #4]
 4861 00fe 9B68     		ldr	r3, [r3, #8]
ARM GAS  /tmp/ccXARlUH.s 			page 133


 4862 0100 5B08     		lsrs	r3, r3, #1
 4863 0102 013B     		subs	r3, r3, #1
 4864 0104 5B05     		lsls	r3, r3, #21
 4865 0106 1343     		orrs	r3, r3, r2
 4866 0108 0B61     		str	r3, [r1, #16]
1755:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1756:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
1757:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_ENABLE();
 4867              		.loc 1 1757 0
 4868 010a 394A     		ldr	r2, .L412
 4869 010c 384B     		ldr	r3, .L412
 4870 010e 1B68     		ldr	r3, [r3]
 4871 0110 43F08063 		orr	r3, r3, #67108864
 4872 0114 1360     		str	r3, [r2]
1758:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1759:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get Start Tick*/
1760:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 4873              		.loc 1 1760 0
 4874 0116 FFF7FEFF 		bl	HAL_GetTick
 4875 011a B864     		str	r0, [r7, #72]
1761:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1762:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait till PLLSAI1 is ready */
1763:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLSAI1RDY) == RESET)
 4876              		.loc 1 1763 0
 4877 011c 0BE0     		b	.L398
 4878              	.L410:
1764:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1765:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 4879              		.loc 1 1765 0
 4880 011e FFF7FEFF 		bl	HAL_GetTick
 4881 0122 0246     		mov	r2, r0
 4882 0124 BB6C     		ldr	r3, [r7, #72]
 4883 0126 D31A     		subs	r3, r2, r3
 4884 0128 B3F57A7F 		cmp	r3, #1000
 4885 012c 03D9     		bls	.L398
1766:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1767:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_TIMEOUT;
 4886              		.loc 1 1767 0
 4887 012e 0323     		movs	r3, #3
 4888 0130 87F84F30 		strb	r3, [r7, #79]
1768:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 4889              		.loc 1 1768 0
 4890 0134 4AE0     		b	.L399
 4891              	.L398:
 4892 0136 4FF00063 		mov	r3, #134217728
 4893 013a 7B62     		str	r3, [r7, #36]
 4894              	.LBB253:
 4895              	.LBB254:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 4896              		.loc 2 581 0
 4897 013c 7B6A     		ldr	r3, [r7, #36]
 4898              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 4899 013e 93FAA3F3 		rbit r3, r3
 4900              	@ 0 "" 2
 4901              		.thumb
 4902 0142 3B62     		str	r3, [r7, #32]
 4903              		.loc 2 594 0
ARM GAS  /tmp/ccXARlUH.s 			page 134


 4904 0144 3B6A     		ldr	r3, [r7, #32]
 4905              	.LBE254:
 4906              	.LBE253:
1763:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4907              		.loc 1 1763 0
 4908 0146 B3FA83F3 		clz	r3, r3
 4909 014a 43F02003 		orr	r3, r3, #32
 4910 014e 5B09     		lsrs	r3, r3, #5
 4911 0150 012B     		cmp	r3, #1
 4912 0152 02D1     		bne	.L401
1763:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4913              		.loc 1 1763 0 is_stmt 0 discriminator 1
 4914 0154 264B     		ldr	r3, .L412
 4915 0156 1B68     		ldr	r3, [r3]
 4916 0158 27E0     		b	.L402
 4917              	.L401:
 4918 015a 4FF00063 		mov	r3, #134217728
 4919 015e FB61     		str	r3, [r7, #28]
 4920              	.LBB255:
 4921              	.LBB256:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 4922              		.loc 2 581 0 is_stmt 1 discriminator 2
 4923 0160 FB69     		ldr	r3, [r7, #28]
 4924              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 4925 0162 93FAA3F3 		rbit r3, r3
 4926              	@ 0 "" 2
 4927              		.thumb
 4928 0166 BB61     		str	r3, [r7, #24]
 4929              		.loc 2 594 0 discriminator 2
 4930 0168 BB69     		ldr	r3, [r7, #24]
 4931              	.LBE256:
 4932              	.LBE255:
1763:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4933              		.loc 1 1763 0 discriminator 2
 4934 016a B3FA83F3 		clz	r3, r3
 4935 016e 43F02003 		orr	r3, r3, #32
 4936 0172 5B09     		lsrs	r3, r3, #5
 4937 0174 022B     		cmp	r3, #2
 4938 0176 03D1     		bne	.L404
1763:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4939              		.loc 1 1763 0 is_stmt 0 discriminator 4
 4940 0178 1D4B     		ldr	r3, .L412
 4941 017a D3F89030 		ldr	r3, [r3, #144]
 4942 017e 14E0     		b	.L402
 4943              	.L404:
 4944 0180 4FF00063 		mov	r3, #134217728
 4945 0184 7B61     		str	r3, [r7, #20]
 4946              	.LBB257:
 4947              	.LBB258:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 4948              		.loc 2 581 0 is_stmt 1 discriminator 5
 4949 0186 7B69     		ldr	r3, [r7, #20]
 4950              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 4951 0188 93FAA3F3 		rbit r3, r3
 4952              	@ 0 "" 2
 4953              		.thumb
 4954 018c 3B61     		str	r3, [r7, #16]
ARM GAS  /tmp/ccXARlUH.s 			page 135


 4955              		.loc 2 594 0 discriminator 5
 4956 018e 3B69     		ldr	r3, [r7, #16]
 4957              	.LBE258:
 4958              	.LBE257:
1763:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4959              		.loc 1 1763 0 discriminator 5
 4960 0190 B3FA83F3 		clz	r3, r3
 4961 0194 43F02003 		orr	r3, r3, #32
 4962 0198 5B09     		lsrs	r3, r3, #5
 4963 019a 032B     		cmp	r3, #3
 4964 019c 03D1     		bne	.L407
1763:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4965              		.loc 1 1763 0 is_stmt 0 discriminator 7
 4966 019e 144B     		ldr	r3, .L412
 4967 01a0 D3F89430 		ldr	r3, [r3, #148]
 4968 01a4 01E0     		b	.L402
 4969              	.L407:
1763:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4970              		.loc 1 1763 0 discriminator 8
 4971 01a6 124B     		ldr	r3, .L412
 4972 01a8 DB69     		ldr	r3, [r3, #28]
 4973              	.L402:
 4974 01aa 4FF00062 		mov	r2, #134217728
 4975 01ae FA60     		str	r2, [r7, #12]
 4976              	.LBB259:
 4977              	.LBB260:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 4978              		.loc 2 581 0 is_stmt 1 discriminator 12
 4979 01b0 FA68     		ldr	r2, [r7, #12]
 4980              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 4981 01b2 92FAA2F2 		rbit r2, r2
 4982              	@ 0 "" 2
 4983              		.thumb
 4984 01b6 BA60     		str	r2, [r7, #8]
 4985              		.loc 2 594 0 discriminator 12
 4986 01b8 BA68     		ldr	r2, [r7, #8]
 4987              	.LBE260:
 4988              	.LBE259:
1763:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4989              		.loc 1 1763 0 discriminator 12
 4990 01ba B2FA82F2 		clz	r2, r2
 4991 01be 02F01F02 		and	r2, r2, #31
 4992 01c2 D340     		lsrs	r3, r3, r2
 4993 01c4 03F00103 		and	r3, r3, #1
 4994 01c8 002B     		cmp	r3, #0
 4995 01ca A8D0     		beq	.L410
 4996              	.L399:
1769:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1770:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1771:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1772:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(status == HAL_OK)
 4997              		.loc 1 1772 0
 4998 01cc 97F84F30 		ldrb	r3, [r7, #79]	@ zero_extendqisi2
 4999 01d0 002B     		cmp	r3, #0
 5000 01d2 06D1     		bne	.L397
1773:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1774:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Configure the PLLSAI1 Clock output(s) */
ARM GAS  /tmp/ccXARlUH.s 			page 136


1775:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 5001              		.loc 1 1775 0
 5002 01d4 0649     		ldr	r1, .L412
 5003 01d6 064B     		ldr	r3, .L412
 5004 01d8 1A69     		ldr	r2, [r3, #16]
 5005 01da 7B68     		ldr	r3, [r7, #4]
 5006 01dc 1B69     		ldr	r3, [r3, #16]
 5007 01de 1343     		orrs	r3, r3, r2
 5008 01e0 0B61     		str	r3, [r1, #16]
 5009              	.L397:
1776:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1777:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1778:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
1779:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 5010              		.loc 1 1779 0
 5011 01e2 97F84F30 		ldrb	r3, [r7, #79]	@ zero_extendqisi2
1780:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 5012              		.loc 1 1780 0
 5013 01e6 1846     		mov	r0, r3
 5014 01e8 5037     		adds	r7, r7, #80
 5015              	.LCFI92:
 5016              		.cfi_def_cfa_offset 8
 5017 01ea BD46     		mov	sp, r7
 5018              	.LCFI93:
 5019              		.cfi_def_cfa_register 13
 5020              		@ sp needed
 5021 01ec 80BD     		pop	{r7, pc}
 5022              	.L413:
 5023 01ee 00BF     		.align	2
 5024              	.L412:
 5025 01f0 00100240 		.word	1073876992
 5026              		.cfi_endproc
 5027              	.LFE144:
 5029              		.section	.text.RCCEx_PLLSAI1_ConfigNR,"ax",%progbits
 5030              		.align	2
 5031              		.thumb
 5032              		.thumb_func
 5034              	RCCEx_PLLSAI1_ConfigNR:
 5035              	.LFB145:
1781:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1782:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1783:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Configure the parameters N & R of PLLSAI1 and enable PLLSAI1 output clock(s).
1784:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PllSai1  pointer to an RCC_PLLSAI1InitTypeDef structure that
1785:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         contains the configuration parameters N & R as well as PLLSAI1 output clock(s)
1786:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
1787:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   PLLSAI1 is temporary disable to apply new parameters
1788:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
1789:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
1790:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1791:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PllSai1)
1792:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 5036              		.loc 1 1792 0
 5037              		.cfi_startproc
 5038              		@ args = 0, pretend = 0, frame = 80
 5039              		@ frame_needed = 1, uses_anonymous_args = 0
 5040 0000 80B5     		push	{r7, lr}
 5041              	.LCFI94:
ARM GAS  /tmp/ccXARlUH.s 			page 137


 5042              		.cfi_def_cfa_offset 8
 5043              		.cfi_offset 7, -8
 5044              		.cfi_offset 14, -4
 5045 0002 94B0     		sub	sp, sp, #80
 5046              	.LCFI95:
 5047              		.cfi_def_cfa_offset 88
 5048 0004 00AF     		add	r7, sp, #0
 5049              	.LCFI96:
 5050              		.cfi_def_cfa_register 7
 5051 0006 7860     		str	r0, [r7, #4]
1793:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart = 0;
 5052              		.loc 1 1793 0
 5053 0008 0023     		movs	r3, #0
 5054 000a BB64     		str	r3, [r7, #72]
1794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 5055              		.loc 1 1794 0
 5056 000c 0023     		movs	r3, #0
 5057 000e 87F84F30 		strb	r3, [r7, #79]
1795:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1796:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */
1797:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
1798:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
1799:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));
1800:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1801:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI1 */
1802:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI1_DISABLE();
 5058              		.loc 1 1802 0
 5059 0012 774A     		ldr	r2, .L443
 5060 0014 764B     		ldr	r3, .L443
 5061 0016 1B68     		ldr	r3, [r3]
 5062 0018 23F08063 		bic	r3, r3, #67108864
 5063 001c 1360     		str	r3, [r2]
1803:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1804:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Start Tick*/
1805:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 5064              		.loc 1 1805 0
 5065 001e FFF7FEFF 		bl	HAL_GetTick
 5066 0022 B864     		str	r0, [r7, #72]
1806:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1807:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait till PLLSAI1 is ready to be updated */
1808:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLSAI1RDY) != RESET)
 5067              		.loc 1 1808 0
 5068 0024 0BE0     		b	.L415
 5069              	.L427:
1809:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1810:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 5070              		.loc 1 1810 0
 5071 0026 FFF7FEFF 		bl	HAL_GetTick
 5072 002a 0246     		mov	r2, r0
 5073 002c BB6C     		ldr	r3, [r7, #72]
 5074 002e D31A     		subs	r3, r2, r3
 5075 0030 B3F57A7F 		cmp	r3, #1000
 5076 0034 03D9     		bls	.L415
1811:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1812:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_TIMEOUT;
 5077              		.loc 1 1812 0
 5078 0036 0323     		movs	r3, #3
ARM GAS  /tmp/ccXARlUH.s 			page 138


 5079 0038 87F84F30 		strb	r3, [r7, #79]
1813:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 5080              		.loc 1 1813 0
 5081 003c 4AE0     		b	.L416
 5082              	.L415:
 5083 003e 4FF00063 		mov	r3, #134217728
 5084 0042 7B64     		str	r3, [r7, #68]
 5085              	.LBB261:
 5086              	.LBB262:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 5087              		.loc 2 581 0
 5088 0044 7B6C     		ldr	r3, [r7, #68]
 5089              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 5090 0046 93FAA3F3 		rbit r3, r3
 5091              	@ 0 "" 2
 5092              		.thumb
 5093 004a 3B64     		str	r3, [r7, #64]
 5094              		.loc 2 594 0
 5095 004c 3B6C     		ldr	r3, [r7, #64]
 5096              	.LBE262:
 5097              	.LBE261:
1808:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 5098              		.loc 1 1808 0
 5099 004e B3FA83F3 		clz	r3, r3
 5100 0052 43F02003 		orr	r3, r3, #32
 5101 0056 5B09     		lsrs	r3, r3, #5
 5102 0058 012B     		cmp	r3, #1
 5103 005a 02D1     		bne	.L418
1808:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 5104              		.loc 1 1808 0 is_stmt 0 discriminator 1
 5105 005c 644B     		ldr	r3, .L443
 5106 005e 1B68     		ldr	r3, [r3]
 5107 0060 27E0     		b	.L419
 5108              	.L418:
 5109 0062 4FF00063 		mov	r3, #134217728
 5110 0066 FB63     		str	r3, [r7, #60]
 5111              	.LBB263:
 5112              	.LBB264:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 5113              		.loc 2 581 0 is_stmt 1 discriminator 2
 5114 0068 FB6B     		ldr	r3, [r7, #60]
 5115              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 5116 006a 93FAA3F3 		rbit r3, r3
 5117              	@ 0 "" 2
 5118              		.thumb
 5119 006e BB63     		str	r3, [r7, #56]
 5120              		.loc 2 594 0 discriminator 2
 5121 0070 BB6B     		ldr	r3, [r7, #56]
 5122              	.LBE264:
 5123              	.LBE263:
1808:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 5124              		.loc 1 1808 0 discriminator 2
 5125 0072 B3FA83F3 		clz	r3, r3
 5126 0076 43F02003 		orr	r3, r3, #32
 5127 007a 5B09     		lsrs	r3, r3, #5
 5128 007c 022B     		cmp	r3, #2
 5129 007e 03D1     		bne	.L421
ARM GAS  /tmp/ccXARlUH.s 			page 139


1808:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 5130              		.loc 1 1808 0 is_stmt 0 discriminator 4
 5131 0080 5B4B     		ldr	r3, .L443
 5132 0082 D3F89030 		ldr	r3, [r3, #144]
 5133 0086 14E0     		b	.L419
 5134              	.L421:
 5135 0088 4FF00063 		mov	r3, #134217728
 5136 008c 7B63     		str	r3, [r7, #52]
 5137              	.LBB265:
 5138              	.LBB266:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 5139              		.loc 2 581 0 is_stmt 1 discriminator 5
 5140 008e 7B6B     		ldr	r3, [r7, #52]
 5141              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 5142 0090 93FAA3F3 		rbit r3, r3
 5143              	@ 0 "" 2
 5144              		.thumb
 5145 0094 3B63     		str	r3, [r7, #48]
 5146              		.loc 2 594 0 discriminator 5
 5147 0096 3B6B     		ldr	r3, [r7, #48]
 5148              	.LBE266:
 5149              	.LBE265:
1808:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 5150              		.loc 1 1808 0 discriminator 5
 5151 0098 B3FA83F3 		clz	r3, r3
 5152 009c 43F02003 		orr	r3, r3, #32
 5153 00a0 5B09     		lsrs	r3, r3, #5
 5154 00a2 032B     		cmp	r3, #3
 5155 00a4 03D1     		bne	.L424
1808:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 5156              		.loc 1 1808 0 is_stmt 0 discriminator 7
 5157 00a6 524B     		ldr	r3, .L443
 5158 00a8 D3F89430 		ldr	r3, [r3, #148]
 5159 00ac 01E0     		b	.L419
 5160              	.L424:
1808:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 5161              		.loc 1 1808 0 discriminator 8
 5162 00ae 504B     		ldr	r3, .L443
 5163 00b0 DB69     		ldr	r3, [r3, #28]
 5164              	.L419:
 5165 00b2 4FF00062 		mov	r2, #134217728
 5166 00b6 FA62     		str	r2, [r7, #44]
 5167              	.LBB267:
 5168              	.LBB268:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 5169              		.loc 2 581 0 is_stmt 1 discriminator 12
 5170 00b8 FA6A     		ldr	r2, [r7, #44]
 5171              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 5172 00ba 92FAA2F2 		rbit r2, r2
 5173              	@ 0 "" 2
 5174              		.thumb
 5175 00be BA62     		str	r2, [r7, #40]
 5176              		.loc 2 594 0 discriminator 12
 5177 00c0 BA6A     		ldr	r2, [r7, #40]
 5178              	.LBE268:
 5179              	.LBE267:
1808:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
ARM GAS  /tmp/ccXARlUH.s 			page 140


 5180              		.loc 1 1808 0 discriminator 12
 5181 00c2 B2FA82F2 		clz	r2, r2
 5182 00c6 02F01F02 		and	r2, r2, #31
 5183 00ca D340     		lsrs	r3, r3, r2
 5184 00cc 03F00103 		and	r3, r3, #1
 5185 00d0 002B     		cmp	r3, #0
 5186 00d2 A8D1     		bne	.L427
 5187              	.L416:
1814:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1815:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1816:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1817:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(status == HAL_OK)    
 5188              		.loc 1 1817 0
 5189 00d4 97F84F30 		ldrb	r3, [r7, #79]	@ zero_extendqisi2
 5190 00d8 002B     		cmp	r3, #0
 5191 00da 40F08280 		bne	.L428
1818:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1819:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Multiplication factor N */
1820:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_MULN_CONFIG(PllSai1->PLLSAI1N);
 5192              		.loc 1 1820 0
 5193 00de 4449     		ldr	r1, .L443
 5194 00e0 434B     		ldr	r3, .L443
 5195 00e2 1B69     		ldr	r3, [r3, #16]
 5196 00e4 23F4FE42 		bic	r2, r3, #32512
 5197 00e8 7B68     		ldr	r3, [r7, #4]
 5198 00ea 1B68     		ldr	r3, [r3]
 5199 00ec 1B02     		lsls	r3, r3, #8
 5200 00ee 1343     		orrs	r3, r3, r2
 5201 00f0 0B61     		str	r3, [r1, #16]
1821:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Division factor R */
1822:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_DIVR_CONFIG(PllSai1->PLLSAI1R);
 5202              		.loc 1 1822 0
 5203 00f2 3F49     		ldr	r1, .L443
 5204 00f4 3E4B     		ldr	r3, .L443
 5205 00f6 1B69     		ldr	r3, [r3, #16]
 5206 00f8 23F0C062 		bic	r2, r3, #100663296
 5207 00fc 7B68     		ldr	r3, [r7, #4]
 5208 00fe DB68     		ldr	r3, [r3, #12]
 5209 0100 5B08     		lsrs	r3, r3, #1
 5210 0102 013B     		subs	r3, r3, #1
 5211 0104 5B06     		lsls	r3, r3, #25
 5212 0106 1343     		orrs	r3, r3, r2
 5213 0108 0B61     		str	r3, [r1, #16]
1823:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1824:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
1825:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_ENABLE();
 5214              		.loc 1 1825 0
 5215 010a 394A     		ldr	r2, .L443
 5216 010c 384B     		ldr	r3, .L443
 5217 010e 1B68     		ldr	r3, [r3]
 5218 0110 43F08063 		orr	r3, r3, #67108864
 5219 0114 1360     		str	r3, [r2]
1826:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1827:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get Start Tick*/
1828:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 5220              		.loc 1 1828 0
 5221 0116 FFF7FEFF 		bl	HAL_GetTick
ARM GAS  /tmp/ccXARlUH.s 			page 141


 5222 011a B864     		str	r0, [r7, #72]
1829:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1830:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait till PLLSAI1 is ready */
1831:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLSAI1RDY) == RESET)
 5223              		.loc 1 1831 0
 5224 011c 0BE0     		b	.L429
 5225              	.L441:
1832:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1833:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 5226              		.loc 1 1833 0
 5227 011e FFF7FEFF 		bl	HAL_GetTick
 5228 0122 0246     		mov	r2, r0
 5229 0124 BB6C     		ldr	r3, [r7, #72]
 5230 0126 D31A     		subs	r3, r2, r3
 5231 0128 B3F57A7F 		cmp	r3, #1000
 5232 012c 03D9     		bls	.L429
1834:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1835:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_TIMEOUT;
 5233              		.loc 1 1835 0
 5234 012e 0323     		movs	r3, #3
 5235 0130 87F84F30 		strb	r3, [r7, #79]
1836:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 5236              		.loc 1 1836 0
 5237 0134 4AE0     		b	.L430
 5238              	.L429:
 5239 0136 4FF00063 		mov	r3, #134217728
 5240 013a 7B62     		str	r3, [r7, #36]
 5241              	.LBB269:
 5242              	.LBB270:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 5243              		.loc 2 581 0
 5244 013c 7B6A     		ldr	r3, [r7, #36]
 5245              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 5246 013e 93FAA3F3 		rbit r3, r3
 5247              	@ 0 "" 2
 5248              		.thumb
 5249 0142 3B62     		str	r3, [r7, #32]
 5250              		.loc 2 594 0
 5251 0144 3B6A     		ldr	r3, [r7, #32]
 5252              	.LBE270:
 5253              	.LBE269:
1831:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 5254              		.loc 1 1831 0
 5255 0146 B3FA83F3 		clz	r3, r3
 5256 014a 43F02003 		orr	r3, r3, #32
 5257 014e 5B09     		lsrs	r3, r3, #5
 5258 0150 012B     		cmp	r3, #1
 5259 0152 02D1     		bne	.L432
1831:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 5260              		.loc 1 1831 0 is_stmt 0 discriminator 1
 5261 0154 264B     		ldr	r3, .L443
 5262 0156 1B68     		ldr	r3, [r3]
 5263 0158 27E0     		b	.L433
 5264              	.L432:
 5265 015a 4FF00063 		mov	r3, #134217728
 5266 015e FB61     		str	r3, [r7, #28]
 5267              	.LBB271:
ARM GAS  /tmp/ccXARlUH.s 			page 142


 5268              	.LBB272:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 5269              		.loc 2 581 0 is_stmt 1 discriminator 2
 5270 0160 FB69     		ldr	r3, [r7, #28]
 5271              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 5272 0162 93FAA3F3 		rbit r3, r3
 5273              	@ 0 "" 2
 5274              		.thumb
 5275 0166 BB61     		str	r3, [r7, #24]
 5276              		.loc 2 594 0 discriminator 2
 5277 0168 BB69     		ldr	r3, [r7, #24]
 5278              	.LBE272:
 5279              	.LBE271:
1831:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 5280              		.loc 1 1831 0 discriminator 2
 5281 016a B3FA83F3 		clz	r3, r3
 5282 016e 43F02003 		orr	r3, r3, #32
 5283 0172 5B09     		lsrs	r3, r3, #5
 5284 0174 022B     		cmp	r3, #2
 5285 0176 03D1     		bne	.L435
1831:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 5286              		.loc 1 1831 0 is_stmt 0 discriminator 4
 5287 0178 1D4B     		ldr	r3, .L443
 5288 017a D3F89030 		ldr	r3, [r3, #144]
 5289 017e 14E0     		b	.L433
 5290              	.L435:
 5291 0180 4FF00063 		mov	r3, #134217728
 5292 0184 7B61     		str	r3, [r7, #20]
 5293              	.LBB273:
 5294              	.LBB274:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 5295              		.loc 2 581 0 is_stmt 1 discriminator 5
 5296 0186 7B69     		ldr	r3, [r7, #20]
 5297              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 5298 0188 93FAA3F3 		rbit r3, r3
 5299              	@ 0 "" 2
 5300              		.thumb
 5301 018c 3B61     		str	r3, [r7, #16]
 5302              		.loc 2 594 0 discriminator 5
 5303 018e 3B69     		ldr	r3, [r7, #16]
 5304              	.LBE274:
 5305              	.LBE273:
1831:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 5306              		.loc 1 1831 0 discriminator 5
 5307 0190 B3FA83F3 		clz	r3, r3
 5308 0194 43F02003 		orr	r3, r3, #32
 5309 0198 5B09     		lsrs	r3, r3, #5
 5310 019a 032B     		cmp	r3, #3
 5311 019c 03D1     		bne	.L438
1831:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 5312              		.loc 1 1831 0 is_stmt 0 discriminator 7
 5313 019e 144B     		ldr	r3, .L443
 5314 01a0 D3F89430 		ldr	r3, [r3, #148]
 5315 01a4 01E0     		b	.L433
 5316              	.L438:
1831:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 5317              		.loc 1 1831 0 discriminator 8
ARM GAS  /tmp/ccXARlUH.s 			page 143


 5318 01a6 124B     		ldr	r3, .L443
 5319 01a8 DB69     		ldr	r3, [r3, #28]
 5320              	.L433:
 5321 01aa 4FF00062 		mov	r2, #134217728
 5322 01ae FA60     		str	r2, [r7, #12]
 5323              	.LBB275:
 5324              	.LBB276:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 5325              		.loc 2 581 0 is_stmt 1 discriminator 12
 5326 01b0 FA68     		ldr	r2, [r7, #12]
 5327              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 5328 01b2 92FAA2F2 		rbit r2, r2
 5329              	@ 0 "" 2
 5330              		.thumb
 5331 01b6 BA60     		str	r2, [r7, #8]
 5332              		.loc 2 594 0 discriminator 12
 5333 01b8 BA68     		ldr	r2, [r7, #8]
 5334              	.LBE276:
 5335              	.LBE275:
1831:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 5336              		.loc 1 1831 0 discriminator 12
 5337 01ba B2FA82F2 		clz	r2, r2
 5338 01be 02F01F02 		and	r2, r2, #31
 5339 01c2 D340     		lsrs	r3, r3, r2
 5340 01c4 03F00103 		and	r3, r3, #1
 5341 01c8 002B     		cmp	r3, #0
 5342 01ca A8D0     		beq	.L441
 5343              	.L430:
1837:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1838:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1839:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     
1840:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(status == HAL_OK)
 5344              		.loc 1 1840 0
 5345 01cc 97F84F30 		ldrb	r3, [r7, #79]	@ zero_extendqisi2
 5346 01d0 002B     		cmp	r3, #0
 5347 01d2 06D1     		bne	.L428
1841:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1842:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Configure the PLLSAI1 Clock output(s) */
1843:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 5348              		.loc 1 1843 0
 5349 01d4 0649     		ldr	r1, .L443
 5350 01d6 064B     		ldr	r3, .L443
 5351 01d8 1A69     		ldr	r2, [r3, #16]
 5352 01da 7B68     		ldr	r3, [r7, #4]
 5353 01dc 1B69     		ldr	r3, [r3, #16]
 5354 01de 1343     		orrs	r3, r3, r2
 5355 01e0 0B61     		str	r3, [r1, #16]
 5356              	.L428:
1844:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1845:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1846:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
1847:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 5357              		.loc 1 1847 0
 5358 01e2 97F84F30 		ldrb	r3, [r7, #79]	@ zero_extendqisi2
1848:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 5359              		.loc 1 1848 0
 5360 01e6 1846     		mov	r0, r3
ARM GAS  /tmp/ccXARlUH.s 			page 144


 5361 01e8 5037     		adds	r7, r7, #80
 5362              	.LCFI97:
 5363              		.cfi_def_cfa_offset 8
 5364 01ea BD46     		mov	sp, r7
 5365              	.LCFI98:
 5366              		.cfi_def_cfa_register 13
 5367              		@ sp needed
 5368 01ec 80BD     		pop	{r7, pc}
 5369              	.L444:
 5370 01ee 00BF     		.align	2
 5371              	.L443:
 5372 01f0 00100240 		.word	1073876992
 5373              		.cfi_endproc
 5374              	.LFE145:
 5376              		.section	.text.RCCEx_PLLSAI2_ConfigNP,"ax",%progbits
 5377              		.align	2
 5378              		.thumb
 5379              		.thumb_func
 5381              	RCCEx_PLLSAI2_ConfigNP:
 5382              	.LFB146:
1849:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1850:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1851:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Configure the parameters N & P of PLLSAI2 and enable PLLSAI2 output clock(s).
1852:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PllSai2  pointer to an RCC_PLLSAI2InitTypeDef structure that
1853:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         contains the configuration parameters N & P as well as PLLSAI2 output clock(s)
1854:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
1855:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   PLLSAI2 is temporary disable to apply new parameters
1856:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
1857:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
1858:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1859:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI2_ConfigNP(RCC_PLLSAI2InitTypeDef *PllSai2)
1860:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 5383              		.loc 1 1860 0
 5384              		.cfi_startproc
 5385              		@ args = 0, pretend = 0, frame = 80
 5386              		@ frame_needed = 1, uses_anonymous_args = 0
 5387 0000 80B5     		push	{r7, lr}
 5388              	.LCFI99:
 5389              		.cfi_def_cfa_offset 8
 5390              		.cfi_offset 7, -8
 5391              		.cfi_offset 14, -4
 5392 0002 94B0     		sub	sp, sp, #80
 5393              	.LCFI100:
 5394              		.cfi_def_cfa_offset 88
 5395 0004 00AF     		add	r7, sp, #0
 5396              	.LCFI101:
 5397              		.cfi_def_cfa_register 7
 5398 0006 7860     		str	r0, [r7, #4]
1861:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart = 0;
 5399              		.loc 1 1861 0
 5400 0008 0023     		movs	r3, #0
 5401 000a BB64     		str	r3, [r7, #72]
1862:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 5402              		.loc 1 1862 0
 5403 000c 0023     		movs	r3, #0
 5404 000e 87F84F30 		strb	r3, [r7, #79]
1863:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccXARlUH.s 			page 145


1864:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* check for PLLSAI2 Parameters */
1865:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
1866:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
1867:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));
1868:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1869:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI2 */
1870:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI2_DISABLE();
 5405              		.loc 1 1870 0
 5406 0012 764A     		ldr	r2, .L474
 5407 0014 754B     		ldr	r3, .L474
 5408 0016 1B68     		ldr	r3, [r3]
 5409 0018 23F08053 		bic	r3, r3, #268435456
 5410 001c 1360     		str	r3, [r2]
1871:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1872:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Start Tick*/
1873:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 5411              		.loc 1 1873 0
 5412 001e FFF7FEFF 		bl	HAL_GetTick
 5413 0022 B864     		str	r0, [r7, #72]
1874:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1875:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait till PLLSAI2 is ready */
1876:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLSAI2RDY) != RESET)
 5414              		.loc 1 1876 0
 5415 0024 0BE0     		b	.L446
 5416              	.L458:
1877:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1878:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 5417              		.loc 1 1878 0
 5418 0026 FFF7FEFF 		bl	HAL_GetTick
 5419 002a 0246     		mov	r2, r0
 5420 002c BB6C     		ldr	r3, [r7, #72]
 5421 002e D31A     		subs	r3, r2, r3
 5422 0030 B3F57A7F 		cmp	r3, #1000
 5423 0034 03D9     		bls	.L446
1879:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1880:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_TIMEOUT;
 5424              		.loc 1 1880 0
 5425 0036 0323     		movs	r3, #3
 5426 0038 87F84F30 		strb	r3, [r7, #79]
1881:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 5427              		.loc 1 1881 0
 5428 003c 4AE0     		b	.L447
 5429              	.L446:
 5430 003e 4FF00053 		mov	r3, #536870912
 5431 0042 7B64     		str	r3, [r7, #68]
 5432              	.LBB277:
 5433              	.LBB278:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 5434              		.loc 2 581 0
 5435 0044 7B6C     		ldr	r3, [r7, #68]
 5436              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 5437 0046 93FAA3F3 		rbit r3, r3
 5438              	@ 0 "" 2
 5439              		.thumb
 5440 004a 3B64     		str	r3, [r7, #64]
 5441              		.loc 2 594 0
 5442 004c 3B6C     		ldr	r3, [r7, #64]
ARM GAS  /tmp/ccXARlUH.s 			page 146


 5443              	.LBE278:
 5444              	.LBE277:
1876:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 5445              		.loc 1 1876 0
 5446 004e B3FA83F3 		clz	r3, r3
 5447 0052 43F02003 		orr	r3, r3, #32
 5448 0056 5B09     		lsrs	r3, r3, #5
 5449 0058 012B     		cmp	r3, #1
 5450 005a 02D1     		bne	.L449
1876:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 5451              		.loc 1 1876 0 is_stmt 0 discriminator 1
 5452 005c 634B     		ldr	r3, .L474
 5453 005e 1B68     		ldr	r3, [r3]
 5454 0060 27E0     		b	.L450
 5455              	.L449:
 5456 0062 4FF00053 		mov	r3, #536870912
 5457 0066 FB63     		str	r3, [r7, #60]
 5458              	.LBB279:
 5459              	.LBB280:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 5460              		.loc 2 581 0 is_stmt 1 discriminator 2
 5461 0068 FB6B     		ldr	r3, [r7, #60]
 5462              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 5463 006a 93FAA3F3 		rbit r3, r3
 5464              	@ 0 "" 2
 5465              		.thumb
 5466 006e BB63     		str	r3, [r7, #56]
 5467              		.loc 2 594 0 discriminator 2
 5468 0070 BB6B     		ldr	r3, [r7, #56]
 5469              	.LBE280:
 5470              	.LBE279:
1876:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 5471              		.loc 1 1876 0 discriminator 2
 5472 0072 B3FA83F3 		clz	r3, r3
 5473 0076 43F02003 		orr	r3, r3, #32
 5474 007a 5B09     		lsrs	r3, r3, #5
 5475 007c 022B     		cmp	r3, #2
 5476 007e 03D1     		bne	.L452
1876:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 5477              		.loc 1 1876 0 is_stmt 0 discriminator 4
 5478 0080 5A4B     		ldr	r3, .L474
 5479 0082 D3F89030 		ldr	r3, [r3, #144]
 5480 0086 14E0     		b	.L450
 5481              	.L452:
 5482 0088 4FF00053 		mov	r3, #536870912
 5483 008c 7B63     		str	r3, [r7, #52]
 5484              	.LBB281:
 5485              	.LBB282:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 5486              		.loc 2 581 0 is_stmt 1 discriminator 5
 5487 008e 7B6B     		ldr	r3, [r7, #52]
 5488              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 5489 0090 93FAA3F3 		rbit r3, r3
 5490              	@ 0 "" 2
 5491              		.thumb
 5492 0094 3B63     		str	r3, [r7, #48]
 5493              		.loc 2 594 0 discriminator 5
ARM GAS  /tmp/ccXARlUH.s 			page 147


 5494 0096 3B6B     		ldr	r3, [r7, #48]
 5495              	.LBE282:
 5496              	.LBE281:
1876:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 5497              		.loc 1 1876 0 discriminator 5
 5498 0098 B3FA83F3 		clz	r3, r3
 5499 009c 43F02003 		orr	r3, r3, #32
 5500 00a0 5B09     		lsrs	r3, r3, #5
 5501 00a2 032B     		cmp	r3, #3
 5502 00a4 03D1     		bne	.L455
1876:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 5503              		.loc 1 1876 0 is_stmt 0 discriminator 7
 5504 00a6 514B     		ldr	r3, .L474
 5505 00a8 D3F89430 		ldr	r3, [r3, #148]
 5506 00ac 01E0     		b	.L450
 5507              	.L455:
1876:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 5508              		.loc 1 1876 0 discriminator 8
 5509 00ae 4F4B     		ldr	r3, .L474
 5510 00b0 DB69     		ldr	r3, [r3, #28]
 5511              	.L450:
 5512 00b2 4FF00052 		mov	r2, #536870912
 5513 00b6 FA62     		str	r2, [r7, #44]
 5514              	.LBB283:
 5515              	.LBB284:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 5516              		.loc 2 581 0 is_stmt 1 discriminator 12
 5517 00b8 FA6A     		ldr	r2, [r7, #44]
 5518              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 5519 00ba 92FAA2F2 		rbit r2, r2
 5520              	@ 0 "" 2
 5521              		.thumb
 5522 00be BA62     		str	r2, [r7, #40]
 5523              		.loc 2 594 0 discriminator 12
 5524 00c0 BA6A     		ldr	r2, [r7, #40]
 5525              	.LBE284:
 5526              	.LBE283:
1876:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 5527              		.loc 1 1876 0 discriminator 12
 5528 00c2 B2FA82F2 		clz	r2, r2
 5529 00c6 02F01F02 		and	r2, r2, #31
 5530 00ca D340     		lsrs	r3, r3, r2
 5531 00cc 03F00103 		and	r3, r3, #1
 5532 00d0 002B     		cmp	r3, #0
 5533 00d2 A8D1     		bne	.L458
 5534              	.L447:
1882:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1883:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1884:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1885:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(status == HAL_OK)    
 5535              		.loc 1 1885 0
 5536 00d4 97F84F30 		ldrb	r3, [r7, #79]	@ zero_extendqisi2
 5537 00d8 002B     		cmp	r3, #0
 5538 00da 40F08180 		bne	.L459
1886:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1887:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Multiplication factor N */
1888:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_MULN_CONFIG(PllSai2->PLLSAI2N);
ARM GAS  /tmp/ccXARlUH.s 			page 148


 5539              		.loc 1 1888 0
 5540 00de 4349     		ldr	r1, .L474
 5541 00e0 424B     		ldr	r3, .L474
 5542 00e2 5B69     		ldr	r3, [r3, #20]
 5543 00e4 23F4FE42 		bic	r2, r3, #32512
 5544 00e8 7B68     		ldr	r3, [r7, #4]
 5545 00ea 1B68     		ldr	r3, [r3]
 5546 00ec 1B02     		lsls	r3, r3, #8
 5547 00ee 1343     		orrs	r3, r3, r2
 5548 00f0 4B61     		str	r3, [r1, #20]
1889:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Division factor P */
1890:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_DIVP_CONFIG(PllSai2->PLLSAI2P);
 5549              		.loc 1 1890 0
 5550 00f2 3E49     		ldr	r1, .L474
 5551 00f4 3D4B     		ldr	r3, .L474
 5552 00f6 5B69     		ldr	r3, [r3, #20]
 5553 00f8 23F40032 		bic	r2, r3, #131072
 5554 00fc 7B68     		ldr	r3, [r7, #4]
 5555 00fe 5B68     		ldr	r3, [r3, #4]
 5556 0100 1B09     		lsrs	r3, r3, #4
 5557 0102 5B04     		lsls	r3, r3, #17
 5558 0104 1343     		orrs	r3, r3, r2
 5559 0106 4B61     		str	r3, [r1, #20]
1891:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1892:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
1893:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_ENABLE();
 5560              		.loc 1 1893 0
 5561 0108 384A     		ldr	r2, .L474
 5562 010a 384B     		ldr	r3, .L474
 5563 010c 1B68     		ldr	r3, [r3]
 5564 010e 43F08053 		orr	r3, r3, #268435456
 5565 0112 1360     		str	r3, [r2]
1894:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1895:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get Start Tick*/
1896:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 5566              		.loc 1 1896 0
 5567 0114 FFF7FEFF 		bl	HAL_GetTick
 5568 0118 B864     		str	r0, [r7, #72]
1897:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1898:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait till PLLSAI2 is ready */
1899:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLSAI2RDY) == RESET)
 5569              		.loc 1 1899 0
 5570 011a 0BE0     		b	.L460
 5571              	.L472:
1900:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1901:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 5572              		.loc 1 1901 0
 5573 011c FFF7FEFF 		bl	HAL_GetTick
 5574 0120 0246     		mov	r2, r0
 5575 0122 BB6C     		ldr	r3, [r7, #72]
 5576 0124 D31A     		subs	r3, r2, r3
 5577 0126 B3F57A7F 		cmp	r3, #1000
 5578 012a 03D9     		bls	.L460
1902:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1903:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_TIMEOUT;
 5579              		.loc 1 1903 0
 5580 012c 0323     		movs	r3, #3
ARM GAS  /tmp/ccXARlUH.s 			page 149


 5581 012e 87F84F30 		strb	r3, [r7, #79]
1904:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 5582              		.loc 1 1904 0
 5583 0132 4AE0     		b	.L461
 5584              	.L460:
 5585 0134 4FF00053 		mov	r3, #536870912
 5586 0138 7B62     		str	r3, [r7, #36]
 5587              	.LBB285:
 5588              	.LBB286:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 5589              		.loc 2 581 0
 5590 013a 7B6A     		ldr	r3, [r7, #36]
 5591              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 5592 013c 93FAA3F3 		rbit r3, r3
 5593              	@ 0 "" 2
 5594              		.thumb
 5595 0140 3B62     		str	r3, [r7, #32]
 5596              		.loc 2 594 0
 5597 0142 3B6A     		ldr	r3, [r7, #32]
 5598              	.LBE286:
 5599              	.LBE285:
1899:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 5600              		.loc 1 1899 0
 5601 0144 B3FA83F3 		clz	r3, r3
 5602 0148 43F02003 		orr	r3, r3, #32
 5603 014c 5B09     		lsrs	r3, r3, #5
 5604 014e 012B     		cmp	r3, #1
 5605 0150 02D1     		bne	.L463
1899:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 5606              		.loc 1 1899 0 is_stmt 0 discriminator 1
 5607 0152 264B     		ldr	r3, .L474
 5608 0154 1B68     		ldr	r3, [r3]
 5609 0156 27E0     		b	.L464
 5610              	.L463:
 5611 0158 4FF00053 		mov	r3, #536870912
 5612 015c FB61     		str	r3, [r7, #28]
 5613              	.LBB287:
 5614              	.LBB288:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 5615              		.loc 2 581 0 is_stmt 1 discriminator 2
 5616 015e FB69     		ldr	r3, [r7, #28]
 5617              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 5618 0160 93FAA3F3 		rbit r3, r3
 5619              	@ 0 "" 2
 5620              		.thumb
 5621 0164 BB61     		str	r3, [r7, #24]
 5622              		.loc 2 594 0 discriminator 2
 5623 0166 BB69     		ldr	r3, [r7, #24]
 5624              	.LBE288:
 5625              	.LBE287:
1899:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 5626              		.loc 1 1899 0 discriminator 2
 5627 0168 B3FA83F3 		clz	r3, r3
 5628 016c 43F02003 		orr	r3, r3, #32
 5629 0170 5B09     		lsrs	r3, r3, #5
 5630 0172 022B     		cmp	r3, #2
 5631 0174 03D1     		bne	.L466
ARM GAS  /tmp/ccXARlUH.s 			page 150


1899:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 5632              		.loc 1 1899 0 is_stmt 0 discriminator 4
 5633 0176 1D4B     		ldr	r3, .L474
 5634 0178 D3F89030 		ldr	r3, [r3, #144]
 5635 017c 14E0     		b	.L464
 5636              	.L466:
 5637 017e 4FF00053 		mov	r3, #536870912
 5638 0182 7B61     		str	r3, [r7, #20]
 5639              	.LBB289:
 5640              	.LBB290:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 5641              		.loc 2 581 0 is_stmt 1 discriminator 5
 5642 0184 7B69     		ldr	r3, [r7, #20]
 5643              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 5644 0186 93FAA3F3 		rbit r3, r3
 5645              	@ 0 "" 2
 5646              		.thumb
 5647 018a 3B61     		str	r3, [r7, #16]
 5648              		.loc 2 594 0 discriminator 5
 5649 018c 3B69     		ldr	r3, [r7, #16]
 5650              	.LBE290:
 5651              	.LBE289:
1899:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 5652              		.loc 1 1899 0 discriminator 5
 5653 018e B3FA83F3 		clz	r3, r3
 5654 0192 43F02003 		orr	r3, r3, #32
 5655 0196 5B09     		lsrs	r3, r3, #5
 5656 0198 032B     		cmp	r3, #3
 5657 019a 03D1     		bne	.L469
1899:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 5658              		.loc 1 1899 0 is_stmt 0 discriminator 7
 5659 019c 134B     		ldr	r3, .L474
 5660 019e D3F89430 		ldr	r3, [r3, #148]
 5661 01a2 01E0     		b	.L464
 5662              	.L469:
1899:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 5663              		.loc 1 1899 0 discriminator 8
 5664 01a4 114B     		ldr	r3, .L474
 5665 01a6 DB69     		ldr	r3, [r3, #28]
 5666              	.L464:
 5667 01a8 4FF00052 		mov	r2, #536870912
 5668 01ac FA60     		str	r2, [r7, #12]
 5669              	.LBB291:
 5670              	.LBB292:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 5671              		.loc 2 581 0 is_stmt 1 discriminator 12
 5672 01ae FA68     		ldr	r2, [r7, #12]
 5673              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 5674 01b0 92FAA2F2 		rbit r2, r2
 5675              	@ 0 "" 2
 5676              		.thumb
 5677 01b4 BA60     		str	r2, [r7, #8]
 5678              		.loc 2 594 0 discriminator 12
 5679 01b6 BA68     		ldr	r2, [r7, #8]
 5680              	.LBE292:
 5681              	.LBE291:
1899:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
ARM GAS  /tmp/ccXARlUH.s 			page 151


 5682              		.loc 1 1899 0 discriminator 12
 5683 01b8 B2FA82F2 		clz	r2, r2
 5684 01bc 02F01F02 		and	r2, r2, #31
 5685 01c0 D340     		lsrs	r3, r3, r2
 5686 01c2 03F00103 		and	r3, r3, #1
 5687 01c6 002B     		cmp	r3, #0
 5688 01c8 A8D0     		beq	.L472
 5689              	.L461:
1905:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1906:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1907:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     
1908:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(status == HAL_OK)
 5690              		.loc 1 1908 0
 5691 01ca 97F84F30 		ldrb	r3, [r7, #79]	@ zero_extendqisi2
 5692 01ce 002B     		cmp	r3, #0
 5693 01d0 06D1     		bne	.L459
1909:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1910:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Configure the PLLSAI2 Clock output(s) */
1911:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 5694              		.loc 1 1911 0
 5695 01d2 0649     		ldr	r1, .L474
 5696 01d4 054B     		ldr	r3, .L474
 5697 01d6 5A69     		ldr	r2, [r3, #20]
 5698 01d8 7B68     		ldr	r3, [r7, #4]
 5699 01da DB68     		ldr	r3, [r3, #12]
 5700 01dc 1343     		orrs	r3, r3, r2
 5701 01de 4B61     		str	r3, [r1, #20]
 5702              	.L459:
1912:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1913:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1914:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
1915:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 5703              		.loc 1 1915 0
 5704 01e0 97F84F30 		ldrb	r3, [r7, #79]	@ zero_extendqisi2
1916:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 5705              		.loc 1 1916 0
 5706 01e4 1846     		mov	r0, r3
 5707 01e6 5037     		adds	r7, r7, #80
 5708              	.LCFI102:
 5709              		.cfi_def_cfa_offset 8
 5710 01e8 BD46     		mov	sp, r7
 5711              	.LCFI103:
 5712              		.cfi_def_cfa_register 13
 5713              		@ sp needed
 5714 01ea 80BD     		pop	{r7, pc}
 5715              	.L475:
 5716              		.align	2
 5717              	.L474:
 5718 01ec 00100240 		.word	1073876992
 5719              		.cfi_endproc
 5720              	.LFE146:
 5722              		.section	.text.RCCEx_PLLSAI2_ConfigNR,"ax",%progbits
 5723              		.align	2
 5724              		.thumb
 5725              		.thumb_func
 5727              	RCCEx_PLLSAI2_ConfigNR:
 5728              	.LFB147:
ARM GAS  /tmp/ccXARlUH.s 			page 152


1917:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1918:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1919:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Configure the parameters N & R of PLLSAI2 and enable PLLSAI2 output clock(s).
1920:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PllSai2  pointer to an RCC_PLLSAI2InitTypeDef structure that
1921:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         contains the configuration parameters N & R as well as PLLSAI2 output clock(s)
1922:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
1923:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   PLLSAI2 is temporary disable to apply new parameters
1924:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
1925:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
1926:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1927:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI2_ConfigNR(RCC_PLLSAI2InitTypeDef *PllSai2)
1928:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 5729              		.loc 1 1928 0
 5730              		.cfi_startproc
 5731              		@ args = 0, pretend = 0, frame = 80
 5732              		@ frame_needed = 1, uses_anonymous_args = 0
 5733 0000 80B5     		push	{r7, lr}
 5734              	.LCFI104:
 5735              		.cfi_def_cfa_offset 8
 5736              		.cfi_offset 7, -8
 5737              		.cfi_offset 14, -4
 5738 0002 94B0     		sub	sp, sp, #80
 5739              	.LCFI105:
 5740              		.cfi_def_cfa_offset 88
 5741 0004 00AF     		add	r7, sp, #0
 5742              	.LCFI106:
 5743              		.cfi_def_cfa_register 7
 5744 0006 7860     		str	r0, [r7, #4]
1929:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart = 0;
 5745              		.loc 1 1929 0
 5746 0008 0023     		movs	r3, #0
 5747 000a BB64     		str	r3, [r7, #72]
1930:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 5748              		.loc 1 1930 0
 5749 000c 0023     		movs	r3, #0
 5750 000e 87F84F30 		strb	r3, [r7, #79]
1931:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1932:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* check for PLLSAI2 Parameters */
1933:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
1934:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
1935:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));
1936:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1937:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI2 */
1938:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI2_DISABLE();
 5751              		.loc 1 1938 0
 5752 0012 774A     		ldr	r2, .L505
 5753 0014 764B     		ldr	r3, .L505
 5754 0016 1B68     		ldr	r3, [r3]
 5755 0018 23F08053 		bic	r3, r3, #268435456
 5756 001c 1360     		str	r3, [r2]
1939:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1940:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Start Tick*/
1941:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 5757              		.loc 1 1941 0
 5758 001e FFF7FEFF 		bl	HAL_GetTick
 5759 0022 B864     		str	r0, [r7, #72]
1942:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccXARlUH.s 			page 153


1943:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait till PLLSAI2 is ready */
1944:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLSAI2RDY) != RESET)
 5760              		.loc 1 1944 0
 5761 0024 0BE0     		b	.L477
 5762              	.L489:
1945:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1946:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 5763              		.loc 1 1946 0
 5764 0026 FFF7FEFF 		bl	HAL_GetTick
 5765 002a 0246     		mov	r2, r0
 5766 002c BB6C     		ldr	r3, [r7, #72]
 5767 002e D31A     		subs	r3, r2, r3
 5768 0030 B3F57A7F 		cmp	r3, #1000
 5769 0034 03D9     		bls	.L477
1947:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1948:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_TIMEOUT;
 5770              		.loc 1 1948 0
 5771 0036 0323     		movs	r3, #3
 5772 0038 87F84F30 		strb	r3, [r7, #79]
1949:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 5773              		.loc 1 1949 0
 5774 003c 4AE0     		b	.L478
 5775              	.L477:
 5776 003e 4FF00053 		mov	r3, #536870912
 5777 0042 7B64     		str	r3, [r7, #68]
 5778              	.LBB293:
 5779              	.LBB294:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 5780              		.loc 2 581 0
 5781 0044 7B6C     		ldr	r3, [r7, #68]
 5782              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 5783 0046 93FAA3F3 		rbit r3, r3
 5784              	@ 0 "" 2
 5785              		.thumb
 5786 004a 3B64     		str	r3, [r7, #64]
 5787              		.loc 2 594 0
 5788 004c 3B6C     		ldr	r3, [r7, #64]
 5789              	.LBE294:
 5790              	.LBE293:
1944:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 5791              		.loc 1 1944 0
 5792 004e B3FA83F3 		clz	r3, r3
 5793 0052 43F02003 		orr	r3, r3, #32
 5794 0056 5B09     		lsrs	r3, r3, #5
 5795 0058 012B     		cmp	r3, #1
 5796 005a 02D1     		bne	.L480
1944:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 5797              		.loc 1 1944 0 is_stmt 0 discriminator 1
 5798 005c 644B     		ldr	r3, .L505
 5799 005e 1B68     		ldr	r3, [r3]
 5800 0060 27E0     		b	.L481
 5801              	.L480:
 5802 0062 4FF00053 		mov	r3, #536870912
 5803 0066 FB63     		str	r3, [r7, #60]
 5804              	.LBB295:
 5805              	.LBB296:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
ARM GAS  /tmp/ccXARlUH.s 			page 154


 5806              		.loc 2 581 0 is_stmt 1 discriminator 2
 5807 0068 FB6B     		ldr	r3, [r7, #60]
 5808              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 5809 006a 93FAA3F3 		rbit r3, r3
 5810              	@ 0 "" 2
 5811              		.thumb
 5812 006e BB63     		str	r3, [r7, #56]
 5813              		.loc 2 594 0 discriminator 2
 5814 0070 BB6B     		ldr	r3, [r7, #56]
 5815              	.LBE296:
 5816              	.LBE295:
1944:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 5817              		.loc 1 1944 0 discriminator 2
 5818 0072 B3FA83F3 		clz	r3, r3
 5819 0076 43F02003 		orr	r3, r3, #32
 5820 007a 5B09     		lsrs	r3, r3, #5
 5821 007c 022B     		cmp	r3, #2
 5822 007e 03D1     		bne	.L483
1944:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 5823              		.loc 1 1944 0 is_stmt 0 discriminator 4
 5824 0080 5B4B     		ldr	r3, .L505
 5825 0082 D3F89030 		ldr	r3, [r3, #144]
 5826 0086 14E0     		b	.L481
 5827              	.L483:
 5828 0088 4FF00053 		mov	r3, #536870912
 5829 008c 7B63     		str	r3, [r7, #52]
 5830              	.LBB297:
 5831              	.LBB298:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 5832              		.loc 2 581 0 is_stmt 1 discriminator 5
 5833 008e 7B6B     		ldr	r3, [r7, #52]
 5834              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 5835 0090 93FAA3F3 		rbit r3, r3
 5836              	@ 0 "" 2
 5837              		.thumb
 5838 0094 3B63     		str	r3, [r7, #48]
 5839              		.loc 2 594 0 discriminator 5
 5840 0096 3B6B     		ldr	r3, [r7, #48]
 5841              	.LBE298:
 5842              	.LBE297:
1944:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 5843              		.loc 1 1944 0 discriminator 5
 5844 0098 B3FA83F3 		clz	r3, r3
 5845 009c 43F02003 		orr	r3, r3, #32
 5846 00a0 5B09     		lsrs	r3, r3, #5
 5847 00a2 032B     		cmp	r3, #3
 5848 00a4 03D1     		bne	.L486
1944:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 5849              		.loc 1 1944 0 is_stmt 0 discriminator 7
 5850 00a6 524B     		ldr	r3, .L505
 5851 00a8 D3F89430 		ldr	r3, [r3, #148]
 5852 00ac 01E0     		b	.L481
 5853              	.L486:
1944:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 5854              		.loc 1 1944 0 discriminator 8
 5855 00ae 504B     		ldr	r3, .L505
 5856 00b0 DB69     		ldr	r3, [r3, #28]
ARM GAS  /tmp/ccXARlUH.s 			page 155


 5857              	.L481:
 5858 00b2 4FF00052 		mov	r2, #536870912
 5859 00b6 FA62     		str	r2, [r7, #44]
 5860              	.LBB299:
 5861              	.LBB300:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 5862              		.loc 2 581 0 is_stmt 1 discriminator 12
 5863 00b8 FA6A     		ldr	r2, [r7, #44]
 5864              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 5865 00ba 92FAA2F2 		rbit r2, r2
 5866              	@ 0 "" 2
 5867              		.thumb
 5868 00be BA62     		str	r2, [r7, #40]
 5869              		.loc 2 594 0 discriminator 12
 5870 00c0 BA6A     		ldr	r2, [r7, #40]
 5871              	.LBE300:
 5872              	.LBE299:
1944:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 5873              		.loc 1 1944 0 discriminator 12
 5874 00c2 B2FA82F2 		clz	r2, r2
 5875 00c6 02F01F02 		and	r2, r2, #31
 5876 00ca D340     		lsrs	r3, r3, r2
 5877 00cc 03F00103 		and	r3, r3, #1
 5878 00d0 002B     		cmp	r3, #0
 5879 00d2 A8D1     		bne	.L489
 5880              	.L478:
1950:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1951:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1952:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1953:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(status == HAL_OK)    
 5881              		.loc 1 1953 0
 5882 00d4 97F84F30 		ldrb	r3, [r7, #79]	@ zero_extendqisi2
 5883 00d8 002B     		cmp	r3, #0
 5884 00da 40F08280 		bne	.L490
1954:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1955:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Multiplication factor N */
1956:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_MULN_CONFIG(PllSai2->PLLSAI2N);
 5885              		.loc 1 1956 0
 5886 00de 4449     		ldr	r1, .L505
 5887 00e0 434B     		ldr	r3, .L505
 5888 00e2 5B69     		ldr	r3, [r3, #20]
 5889 00e4 23F4FE42 		bic	r2, r3, #32512
 5890 00e8 7B68     		ldr	r3, [r7, #4]
 5891 00ea 1B68     		ldr	r3, [r3]
 5892 00ec 1B02     		lsls	r3, r3, #8
 5893 00ee 1343     		orrs	r3, r3, r2
 5894 00f0 4B61     		str	r3, [r1, #20]
1957:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Division factor R */
1958:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_DIVR_CONFIG(PllSai2->PLLSAI2R);
 5895              		.loc 1 1958 0
 5896 00f2 3F49     		ldr	r1, .L505
 5897 00f4 3E4B     		ldr	r3, .L505
 5898 00f6 5B69     		ldr	r3, [r3, #20]
 5899 00f8 23F0C062 		bic	r2, r3, #100663296
 5900 00fc 7B68     		ldr	r3, [r7, #4]
 5901 00fe 9B68     		ldr	r3, [r3, #8]
 5902 0100 5B08     		lsrs	r3, r3, #1
ARM GAS  /tmp/ccXARlUH.s 			page 156


 5903 0102 013B     		subs	r3, r3, #1
 5904 0104 5B06     		lsls	r3, r3, #25
 5905 0106 1343     		orrs	r3, r3, r2
 5906 0108 4B61     		str	r3, [r1, #20]
1959:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1960:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
1961:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_ENABLE();
 5907              		.loc 1 1961 0
 5908 010a 394A     		ldr	r2, .L505
 5909 010c 384B     		ldr	r3, .L505
 5910 010e 1B68     		ldr	r3, [r3]
 5911 0110 43F08053 		orr	r3, r3, #268435456
 5912 0114 1360     		str	r3, [r2]
1962:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1963:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get Start Tick*/
1964:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 5913              		.loc 1 1964 0
 5914 0116 FFF7FEFF 		bl	HAL_GetTick
 5915 011a B864     		str	r0, [r7, #72]
1965:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1966:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait till PLLSAI2 is ready */
1967:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLSAI2RDY) == RESET)
 5916              		.loc 1 1967 0
 5917 011c 0BE0     		b	.L491
 5918              	.L503:
1968:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1969:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 5919              		.loc 1 1969 0
 5920 011e FFF7FEFF 		bl	HAL_GetTick
 5921 0122 0246     		mov	r2, r0
 5922 0124 BB6C     		ldr	r3, [r7, #72]
 5923 0126 D31A     		subs	r3, r2, r3
 5924 0128 B3F57A7F 		cmp	r3, #1000
 5925 012c 03D9     		bls	.L491
1970:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1971:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_TIMEOUT;
 5926              		.loc 1 1971 0
 5927 012e 0323     		movs	r3, #3
 5928 0130 87F84F30 		strb	r3, [r7, #79]
1972:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 5929              		.loc 1 1972 0
 5930 0134 4AE0     		b	.L492
 5931              	.L491:
 5932 0136 4FF00053 		mov	r3, #536870912
 5933 013a 7B62     		str	r3, [r7, #36]
 5934              	.LBB301:
 5935              	.LBB302:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 5936              		.loc 2 581 0
 5937 013c 7B6A     		ldr	r3, [r7, #36]
 5938              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 5939 013e 93FAA3F3 		rbit r3, r3
 5940              	@ 0 "" 2
 5941              		.thumb
 5942 0142 3B62     		str	r3, [r7, #32]
 5943              		.loc 2 594 0
 5944 0144 3B6A     		ldr	r3, [r7, #32]
ARM GAS  /tmp/ccXARlUH.s 			page 157


 5945              	.LBE302:
 5946              	.LBE301:
1967:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 5947              		.loc 1 1967 0
 5948 0146 B3FA83F3 		clz	r3, r3
 5949 014a 43F02003 		orr	r3, r3, #32
 5950 014e 5B09     		lsrs	r3, r3, #5
 5951 0150 012B     		cmp	r3, #1
 5952 0152 02D1     		bne	.L494
1967:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 5953              		.loc 1 1967 0 is_stmt 0 discriminator 1
 5954 0154 264B     		ldr	r3, .L505
 5955 0156 1B68     		ldr	r3, [r3]
 5956 0158 27E0     		b	.L495
 5957              	.L494:
 5958 015a 4FF00053 		mov	r3, #536870912
 5959 015e FB61     		str	r3, [r7, #28]
 5960              	.LBB303:
 5961              	.LBB304:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 5962              		.loc 2 581 0 is_stmt 1 discriminator 2
 5963 0160 FB69     		ldr	r3, [r7, #28]
 5964              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 5965 0162 93FAA3F3 		rbit r3, r3
 5966              	@ 0 "" 2
 5967              		.thumb
 5968 0166 BB61     		str	r3, [r7, #24]
 5969              		.loc 2 594 0 discriminator 2
 5970 0168 BB69     		ldr	r3, [r7, #24]
 5971              	.LBE304:
 5972              	.LBE303:
1967:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 5973              		.loc 1 1967 0 discriminator 2
 5974 016a B3FA83F3 		clz	r3, r3
 5975 016e 43F02003 		orr	r3, r3, #32
 5976 0172 5B09     		lsrs	r3, r3, #5
 5977 0174 022B     		cmp	r3, #2
 5978 0176 03D1     		bne	.L497
1967:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 5979              		.loc 1 1967 0 is_stmt 0 discriminator 4
 5980 0178 1D4B     		ldr	r3, .L505
 5981 017a D3F89030 		ldr	r3, [r3, #144]
 5982 017e 14E0     		b	.L495
 5983              	.L497:
 5984 0180 4FF00053 		mov	r3, #536870912
 5985 0184 7B61     		str	r3, [r7, #20]
 5986              	.LBB305:
 5987              	.LBB306:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 5988              		.loc 2 581 0 is_stmt 1 discriminator 5
 5989 0186 7B69     		ldr	r3, [r7, #20]
 5990              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 5991 0188 93FAA3F3 		rbit r3, r3
 5992              	@ 0 "" 2
 5993              		.thumb
 5994 018c 3B61     		str	r3, [r7, #16]
 5995              		.loc 2 594 0 discriminator 5
ARM GAS  /tmp/ccXARlUH.s 			page 158


 5996 018e 3B69     		ldr	r3, [r7, #16]
 5997              	.LBE306:
 5998              	.LBE305:
1967:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 5999              		.loc 1 1967 0 discriminator 5
 6000 0190 B3FA83F3 		clz	r3, r3
 6001 0194 43F02003 		orr	r3, r3, #32
 6002 0198 5B09     		lsrs	r3, r3, #5
 6003 019a 032B     		cmp	r3, #3
 6004 019c 03D1     		bne	.L500
1967:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 6005              		.loc 1 1967 0 is_stmt 0 discriminator 7
 6006 019e 144B     		ldr	r3, .L505
 6007 01a0 D3F89430 		ldr	r3, [r3, #148]
 6008 01a4 01E0     		b	.L495
 6009              	.L500:
1967:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 6010              		.loc 1 1967 0 discriminator 8
 6011 01a6 124B     		ldr	r3, .L505
 6012 01a8 DB69     		ldr	r3, [r3, #28]
 6013              	.L495:
 6014 01aa 4FF00052 		mov	r2, #536870912
 6015 01ae FA60     		str	r2, [r7, #12]
 6016              	.LBB307:
 6017              	.LBB308:
 581:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 6018              		.loc 2 581 0 is_stmt 1 discriminator 12
 6019 01b0 FA68     		ldr	r2, [r7, #12]
 6020              	@ 581 "Drivers/CMSIS/Include/core_cmInstr.h" 1
 6021 01b2 92FAA2F2 		rbit r2, r2
 6022              	@ 0 "" 2
 6023              		.thumb
 6024 01b6 BA60     		str	r2, [r7, #8]
 6025              		.loc 2 594 0 discriminator 12
 6026 01b8 BA68     		ldr	r2, [r7, #8]
 6027              	.LBE308:
 6028              	.LBE307:
1967:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 6029              		.loc 1 1967 0 discriminator 12
 6030 01ba B2FA82F2 		clz	r2, r2
 6031 01be 02F01F02 		and	r2, r2, #31
 6032 01c2 D340     		lsrs	r3, r3, r2
 6033 01c4 03F00103 		and	r3, r3, #1
 6034 01c8 002B     		cmp	r3, #0
 6035 01ca A8D0     		beq	.L503
 6036              	.L492:
1973:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1974:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1975:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     
1976:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(status == HAL_OK)
 6037              		.loc 1 1976 0
 6038 01cc 97F84F30 		ldrb	r3, [r7, #79]	@ zero_extendqisi2
 6039 01d0 002B     		cmp	r3, #0
 6040 01d2 06D1     		bne	.L490
1977:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1978:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Configure the PLLSAI2 Clock output(s) */
1979:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
ARM GAS  /tmp/ccXARlUH.s 			page 159


 6041              		.loc 1 1979 0
 6042 01d4 0649     		ldr	r1, .L505
 6043 01d6 064B     		ldr	r3, .L505
 6044 01d8 5A69     		ldr	r2, [r3, #20]
 6045 01da 7B68     		ldr	r3, [r7, #4]
 6046 01dc DB68     		ldr	r3, [r3, #12]
 6047 01de 1343     		orrs	r3, r3, r2
 6048 01e0 4B61     		str	r3, [r1, #20]
 6049              	.L490:
1980:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1981:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1982:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
1983:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 6050              		.loc 1 1983 0
 6051 01e2 97F84F30 		ldrb	r3, [r7, #79]	@ zero_extendqisi2
1984:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 6052              		.loc 1 1984 0
 6053 01e6 1846     		mov	r0, r3
 6054 01e8 5037     		adds	r7, r7, #80
 6055              	.LCFI107:
 6056              		.cfi_def_cfa_offset 8
 6057 01ea BD46     		mov	sp, r7
 6058              	.LCFI108:
 6059              		.cfi_def_cfa_register 13
 6060              		@ sp needed
 6061 01ec 80BD     		pop	{r7, pc}
 6062              	.L506:
 6063 01ee 00BF     		.align	2
 6064              	.L505:
 6065 01f0 00100240 		.word	1073876992
 6066              		.cfi_endproc
 6067              	.LFE147:
 6069              		.text
 6070              	.Letext0:
 6071              		.file 3 "/opt/gcc-arm-none-eabi-4_9-2015q3/arm-none-eabi/include/machine/_default_types.h"
 6072              		.file 4 "/opt/gcc-arm-none-eabi-4_9-2015q3/arm-none-eabi/include/sys/_stdint.h"
 6073              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h"
 6074              		.file 6 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 6075              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 6076              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 6077              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 6078              		.file 10 "Drivers/CMSIS/Include/core_cm4.h"
ARM GAS  /tmp/ccXARlUH.s 			page 160


DEFINED SYMBOLS
                            *ABS*:00000000 stm32l4xx_hal_rcc_ex.c
     /tmp/ccXARlUH.s:20     .text.HAL_RCCEx_PeriphCLKConfig:00000000 $t
     /tmp/ccXARlUH.s:25     .text.HAL_RCCEx_PeriphCLKConfig:00000000 HAL_RCCEx_PeriphCLKConfig
     /tmp/ccXARlUH.s:4341   .text.RCCEx_PLLSAI1_ConfigNP:00000000 RCCEx_PLLSAI1_ConfigNP
     /tmp/ccXARlUH.s:5381   .text.RCCEx_PLLSAI2_ConfigNP:00000000 RCCEx_PLLSAI2_ConfigNP
     /tmp/ccXARlUH.s:468    .text.HAL_RCCEx_PeriphCLKConfig:000002ec $d
     /tmp/ccXARlUH.s:472    .text.HAL_RCCEx_PeriphCLKConfig:000002f4 $t
     /tmp/ccXARlUH.s:4687   .text.RCCEx_PLLSAI1_ConfigNQ:00000000 RCCEx_PLLSAI1_ConfigNQ
     /tmp/ccXARlUH.s:789    .text.HAL_RCCEx_PeriphCLKConfig:00000588 $d
     /tmp/ccXARlUH.s:792    .text.HAL_RCCEx_PeriphCLKConfig:0000058c $t
     /tmp/ccXARlUH.s:5034   .text.RCCEx_PLLSAI1_ConfigNR:00000000 RCCEx_PLLSAI1_ConfigNR
     /tmp/ccXARlUH.s:5727   .text.RCCEx_PLLSAI2_ConfigNR:00000000 RCCEx_PLLSAI2_ConfigNR
     /tmp/ccXARlUH.s:914    .text.HAL_RCCEx_PeriphCLKConfig:00000680 $d
     /tmp/ccXARlUH.s:919    .text.HAL_RCCEx_GetPeriphCLKConfig:00000000 $t
     /tmp/ccXARlUH.s:924    .text.HAL_RCCEx_GetPeriphCLKConfig:00000000 HAL_RCCEx_GetPeriphCLKConfig
     /tmp/ccXARlUH.s:1260   .text.HAL_RCCEx_GetPeriphCLKConfig:0000023c $d
     /tmp/ccXARlUH.s:1266   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000 $t
     /tmp/ccXARlUH.s:1271   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000 HAL_RCCEx_GetPeriphCLKFreq
     /tmp/ccXARlUH.s:1678   .text.HAL_RCCEx_GetPeriphCLKFreq:000002e0 $d
     /tmp/ccXARlUH.s:1686   .text.HAL_RCCEx_GetPeriphCLKFreq:000002f8 $t
     /tmp/ccXARlUH.s:2091   .text.HAL_RCCEx_GetPeriphCLKFreq:000005a4 $d
     /tmp/ccXARlUH.s:2096   .text.HAL_RCCEx_GetPeriphCLKFreq:000005b0 $t
     /tmp/ccXARlUH.s:2490   .text.HAL_RCCEx_GetPeriphCLKFreq:0000085c $d
     /tmp/ccXARlUH.s:2493   .text.HAL_RCCEx_GetPeriphCLKFreq:00000864 $t
     /tmp/ccXARlUH.s:2615   .text.HAL_RCCEx_GetPeriphCLKFreq:00000924 $d
     /tmp/ccXARlUH.s:2621   .text.HAL_RCCEx_EnablePLLSAI1:00000000 $t
     /tmp/ccXARlUH.s:2626   .text.HAL_RCCEx_EnablePLLSAI1:00000000 HAL_RCCEx_EnablePLLSAI1
     /tmp/ccXARlUH.s:2960   .text.HAL_RCCEx_EnablePLLSAI1:000001e4 $d
     /tmp/ccXARlUH.s:2965   .text.HAL_RCCEx_DisablePLLSAI1:00000000 $t
     /tmp/ccXARlUH.s:2970   .text.HAL_RCCEx_DisablePLLSAI1:00000000 HAL_RCCEx_DisablePLLSAI1
     /tmp/ccXARlUH.s:3145   .text.HAL_RCCEx_DisablePLLSAI1:000000f0 $d
     /tmp/ccXARlUH.s:3150   .text.HAL_RCCEx_EnablePLLSAI2:00000000 $t
     /tmp/ccXARlUH.s:3155   .text.HAL_RCCEx_EnablePLLSAI2:00000000 HAL_RCCEx_EnablePLLSAI2
     /tmp/ccXARlUH.s:3483   .text.HAL_RCCEx_EnablePLLSAI2:000001d8 $d
     /tmp/ccXARlUH.s:3488   .text.HAL_RCCEx_DisablePLLSAI2:00000000 $t
     /tmp/ccXARlUH.s:3493   .text.HAL_RCCEx_DisablePLLSAI2:00000000 HAL_RCCEx_DisablePLLSAI2
     /tmp/ccXARlUH.s:3668   .text.HAL_RCCEx_DisablePLLSAI2:000000f0 $d
     /tmp/ccXARlUH.s:3673   .text.HAL_RCCEx_WakeUpStopCLKConfig:00000000 $t
     /tmp/ccXARlUH.s:3678   .text.HAL_RCCEx_WakeUpStopCLKConfig:00000000 HAL_RCCEx_WakeUpStopCLKConfig
     /tmp/ccXARlUH.s:3720   .text.HAL_RCCEx_WakeUpStopCLKConfig:00000024 $d
     /tmp/ccXARlUH.s:3725   .text.HAL_RCCEx_StandbyMSIRangeConfig:00000000 $t
     /tmp/ccXARlUH.s:3730   .text.HAL_RCCEx_StandbyMSIRangeConfig:00000000 HAL_RCCEx_StandbyMSIRangeConfig
     /tmp/ccXARlUH.s:3773   .text.HAL_RCCEx_StandbyMSIRangeConfig:00000028 $d
     /tmp/ccXARlUH.s:3778   .text.HAL_RCCEx_EnableLSECSS:00000000 $t
     /tmp/ccXARlUH.s:3783   .text.HAL_RCCEx_EnableLSECSS:00000000 HAL_RCCEx_EnableLSECSS
     /tmp/ccXARlUH.s:3816   .text.HAL_RCCEx_EnableLSECSS:0000001c $d
     /tmp/ccXARlUH.s:3821   .text.HAL_RCCEx_DisableLSECSS:00000000 $t
     /tmp/ccXARlUH.s:3826   .text.HAL_RCCEx_DisableLSECSS:00000000 HAL_RCCEx_DisableLSECSS
     /tmp/ccXARlUH.s:3865   .text.HAL_RCCEx_DisableLSECSS:00000028 $d
     /tmp/ccXARlUH.s:3870   .text.HAL_RCCEx_EnableLSECSS_IT:00000000 $t
     /tmp/ccXARlUH.s:3875   .text.HAL_RCCEx_EnableLSECSS_IT:00000000 HAL_RCCEx_EnableLSECSS_IT
     /tmp/ccXARlUH.s:3926   .text.HAL_RCCEx_EnableLSECSS_IT:00000040 $d
     /tmp/ccXARlUH.s:3932   .text.HAL_RCCEx_LSECSS_IRQHandler:00000000 $t
     /tmp/ccXARlUH.s:3937   .text.HAL_RCCEx_LSECSS_IRQHandler:00000000 HAL_RCCEx_LSECSS_IRQHandler
     /tmp/ccXARlUH.s:3979   .text.HAL_RCCEx_LSECSS_Callback:00000000 HAL_RCCEx_LSECSS_Callback
     /tmp/ccXARlUH.s:3969   .text.HAL_RCCEx_LSECSS_IRQHandler:00000020 $d
ARM GAS  /tmp/ccXARlUH.s 			page 161


     /tmp/ccXARlUH.s:3974   .text.HAL_RCCEx_LSECSS_Callback:00000000 $t
     /tmp/ccXARlUH.s:4007   .text.HAL_RCCEx_EnableLSCO:00000000 $t
     /tmp/ccXARlUH.s:4012   .text.HAL_RCCEx_EnableLSCO:00000000 HAL_RCCEx_EnableLSCO
     /tmp/ccXARlUH.s:4140   .text.HAL_RCCEx_EnableLSCO:000000c8 $d
     /tmp/ccXARlUH.s:4146   .text.HAL_RCCEx_DisableLSCO:00000000 $t
     /tmp/ccXARlUH.s:4151   .text.HAL_RCCEx_DisableLSCO:00000000 HAL_RCCEx_DisableLSCO
     /tmp/ccXARlUH.s:4245   .text.HAL_RCCEx_DisableLSCO:0000007c $d
     /tmp/ccXARlUH.s:4251   .text.HAL_RCCEx_EnableMSIPLLMode:00000000 $t
     /tmp/ccXARlUH.s:4256   .text.HAL_RCCEx_EnableMSIPLLMode:00000000 HAL_RCCEx_EnableMSIPLLMode
     /tmp/ccXARlUH.s:4289   .text.HAL_RCCEx_EnableMSIPLLMode:00000018 $d
     /tmp/ccXARlUH.s:4294   .text.HAL_RCCEx_DisableMSIPLLMode:00000000 $t
     /tmp/ccXARlUH.s:4299   .text.HAL_RCCEx_DisableMSIPLLMode:00000000 HAL_RCCEx_DisableMSIPLLMode
     /tmp/ccXARlUH.s:4332   .text.HAL_RCCEx_DisableMSIPLLMode:00000018 $d
     /tmp/ccXARlUH.s:4337   .text.RCCEx_PLLSAI1_ConfigNP:00000000 $t
     /tmp/ccXARlUH.s:4678   .text.RCCEx_PLLSAI1_ConfigNP:000001ec $d
     /tmp/ccXARlUH.s:4683   .text.RCCEx_PLLSAI1_ConfigNQ:00000000 $t
     /tmp/ccXARlUH.s:5025   .text.RCCEx_PLLSAI1_ConfigNQ:000001f0 $d
     /tmp/ccXARlUH.s:5030   .text.RCCEx_PLLSAI1_ConfigNR:00000000 $t
     /tmp/ccXARlUH.s:5372   .text.RCCEx_PLLSAI1_ConfigNR:000001f0 $d
     /tmp/ccXARlUH.s:5377   .text.RCCEx_PLLSAI2_ConfigNP:00000000 $t
     /tmp/ccXARlUH.s:5718   .text.RCCEx_PLLSAI2_ConfigNP:000001ec $d
     /tmp/ccXARlUH.s:5723   .text.RCCEx_PLLSAI2_ConfigNR:00000000 $t
     /tmp/ccXARlUH.s:6065   .text.RCCEx_PLLSAI2_ConfigNR:000001f0 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
HAL_GetTick
HAL_RCC_GetPCLK2Freq
HAL_RCC_GetSysClockFreq
HAL_RCC_GetPCLK1Freq
HAL_GPIO_Init
HAL_PWR_EnableBkUpAccess
HAL_PWR_DisableBkUpAccess
