Simulator report for lab_4
Tue Nov 10 16:40:49 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|ALTSYNCRAM
  6. |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 599 nodes    ;
; Simulation Coverage         ;      35.48 % ;
; Total Number of Transitions ; 11903        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; main.vwf   ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+------------------------------------------------------------------------------------------------------------+
; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------------------------------------------+
; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|ALTSYNCRAM ;
+--------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      35.48 % ;
; Total nodes checked                                 ; 599          ;
; Total output ports checked                          ; 606          ;
; Total output ports with complete 1/0-value coverage ; 215          ;
; Total output ports with no 1/0-value coverage       ; 236          ;
; Total output ports with no 1-value coverage         ; 375          ;
; Total output ports with no 0-value coverage         ; 252          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                        ; Output Port Name                                                                                                    ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; |main|Address[3]                                                                                                 ; |main|Address[3]                                                                                                    ; pin_out          ;
; |main|Address[2]                                                                                                 ; |main|Address[2]                                                                                                    ; pin_out          ;
; |main|Address[1]                                                                                                 ; |main|Address[1]                                                                                                    ; pin_out          ;
; |main|Address[0]                                                                                                 ; |main|Address[0]                                                                                                    ; pin_out          ;
; |main|clk                                                                                                        ; |main|clk                                                                                                           ; out              ;
; |main|Data[11]                                                                                                   ; |main|Data[11]                                                                                                      ; pin_out          ;
; |main|Data[10]                                                                                                   ; |main|Data[10]                                                                                                      ; pin_out          ;
; |main|Data[7]                                                                                                    ; |main|Data[7]                                                                                                       ; pin_out          ;
; |main|Data[6]                                                                                                    ; |main|Data[6]                                                                                                       ; pin_out          ;
; |main|Data[5]                                                                                                    ; |main|Data[5]                                                                                                       ; pin_out          ;
; |main|Data[3]                                                                                                    ; |main|Data[3]                                                                                                       ; pin_out          ;
; |main|Data[2]                                                                                                    ; |main|Data[2]                                                                                                       ; pin_out          ;
; |main|Data[1]                                                                                                    ; |main|Data[1]                                                                                                       ; pin_out          ;
; |main|Data[0]                                                                                                    ; |main|Data[0]                                                                                                       ; pin_out          ;
; |main|Data~0                                                                                                     ; |main|Data~0                                                                                                        ; out0             ;
; |main|Data~1                                                                                                     ; |main|Data~1                                                                                                        ; out0             ;
; |main|Data~4                                                                                                     ; |main|Data~4                                                                                                        ; out0             ;
; |main|Data~5                                                                                                     ; |main|Data~5                                                                                                        ; out0             ;
; |main|Data~6                                                                                                     ; |main|Data~6                                                                                                        ; out0             ;
; |main|Data~8                                                                                                     ; |main|Data~8                                                                                                        ; out0             ;
; |main|Data~9                                                                                                     ; |main|Data~9                                                                                                        ; out0             ;
; |main|Data~10                                                                                                    ; |main|Data~10                                                                                                       ; out0             ;
; |main|Data~11                                                                                                    ; |main|Data~11                                                                                                       ; out0             ;
; |main|Control[3]                                                                                                 ; |main|Control[3]                                                                                                    ; pin_out          ;
; |main|Control[2]                                                                                                 ; |main|Control[2]                                                                                                    ; pin_out          ;
; |main|Control[1]                                                                                                 ; |main|Control[1]                                                                                                    ; pin_out          ;
; |main|Control[0]                                                                                                 ; |main|Control[0]                                                                                                    ; pin_out          ;
; |main|AddressRegister[1]                                                                                         ; |main|AddressRegister[1]                                                                                            ; pin_out          ;
; |main|ControlData[11]                                                                                            ; |main|ControlData[11]                                                                                               ; pin_out          ;
; |main|ControlData[10]                                                                                            ; |main|ControlData[10]                                                                                               ; pin_out          ;
; |main|ControlData[7]                                                                                             ; |main|ControlData[7]                                                                                                ; pin_out          ;
; |main|ControlData[6]                                                                                             ; |main|ControlData[6]                                                                                                ; pin_out          ;
; |main|ControlData[3]                                                                                             ; |main|ControlData[3]                                                                                                ; pin_out          ;
; |main|ControlData[2]                                                                                             ; |main|ControlData[2]                                                                                                ; pin_out          ;
; |main|ControlData[1]                                                                                             ; |main|ControlData[1]                                                                                                ; pin_out          ;
; |main|ControlData[0]                                                                                             ; |main|ControlData[0]                                                                                                ; pin_out          ;
; |main|SuportData[11]                                                                                             ; |main|SuportData[11]                                                                                                ; pin_out          ;
; |main|SuportData[6]                                                                                              ; |main|SuportData[6]                                                                                                 ; pin_out          ;
; |main|SuportData[5]                                                                                              ; |main|SuportData[5]                                                                                                 ; pin_out          ;
; |main|SuportData[2]                                                                                              ; |main|SuportData[2]                                                                                                 ; pin_out          ;
; |main|gpr:inst3|outOperand[11]                                                                                   ; |main|gpr:inst3|outOperand[11]                                                                                      ; out0             ;
; |main|gpr:inst3|outOperand[6]                                                                                    ; |main|gpr:inst3|outOperand[6]                                                                                       ; out0             ;
; |main|gpr:inst3|outOperand[5]                                                                                    ; |main|gpr:inst3|outOperand[5]                                                                                       ; out0             ;
; |main|gpr:inst3|outOperand[2]                                                                                    ; |main|gpr:inst3|outOperand[2]                                                                                       ; out0             ;
; |main|gpr:inst3|inst7                                                                                            ; |main|gpr:inst3|inst7                                                                                               ; out0             ;
; |main|gpr:inst3|inst13[6]                                                                                        ; |main|gpr:inst3|inst13[6]                                                                                           ; out              ;
; |main|gpr:inst3|inst13[5]                                                                                        ; |main|gpr:inst3|inst13[5]                                                                                           ; out              ;
; |main|gpr:inst3|inst13[2]                                                                                        ; |main|gpr:inst3|inst13[2]                                                                                           ; out              ;
; |main|gpr:inst3|inst20                                                                                           ; |main|gpr:inst3|inst20                                                                                              ; out0             ;
; |main|gpr:inst3|inst15[11]                                                                                       ; |main|gpr:inst3|inst15[11]                                                                                          ; out              ;
; |main|gpr:inst3|inst17                                                                                           ; |main|gpr:inst3|inst17                                                                                              ; out0             ;
; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[11]                                                     ; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[11]                                                        ; regout           ;
; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[3]         ; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[3]            ; out0             ;
; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[2]         ; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[2]            ; out0             ;
; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[1]         ; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[1]            ; out0             ;
; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode1w[2]          ; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode1w[2]             ; out0             ;
; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode1w[1]          ; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode1w[1]             ; out0             ;
; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[2]         ; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[2]            ; out0             ;
; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[1]         ; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[1]            ; out0             ;
; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[3]         ; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[3]            ; out0             ;
; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[2]         ; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[2]            ; out0             ;
; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[1]         ; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[1]            ; out0             ;
; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3]         ; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3]            ; out0             ;
; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[2]         ; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[2]            ; out0             ;
; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[1]         ; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[1]            ; out0             ;
; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[3]         ; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[3]            ; out0             ;
; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[2]         ; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[2]            ; out0             ;
; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[1]         ; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[1]            ; out0             ;
; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3]         ; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3]            ; out0             ;
; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[2]         ; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[2]            ; out0             ;
; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[1]         ; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[1]            ; out0             ;
; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3]         ; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3]            ; out0             ;
; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[2]         ; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[2]            ; out0             ;
; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[1]         ; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[1]            ; out0             ;
; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[11]                                      ; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[11]                                         ; out              ;
; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[6]                                       ; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[6]                                          ; out              ;
; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[5]                                       ; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[5]                                          ; out              ;
; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[2]                                       ; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[2]                                          ; out              ;
; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[11]                                       ; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[11]                                          ; out              ;
; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[6]                                        ; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[6]                                           ; out              ;
; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[5]                                        ; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[5]                                           ; out              ;
; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[2]                                        ; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[2]                                           ; out              ;
; |main|rom:inst|inst1[11]                                                                                         ; |main|rom:inst|inst1[11]                                                                                            ; out              ;
; |main|rom:inst|inst1[10]                                                                                         ; |main|rom:inst|inst1[10]                                                                                            ; out              ;
; |main|rom:inst|inst1[7]                                                                                          ; |main|rom:inst|inst1[7]                                                                                             ; out              ;
; |main|rom:inst|inst1[6]                                                                                          ; |main|rom:inst|inst1[6]                                                                                             ; out              ;
; |main|rom:inst|inst1[5]                                                                                          ; |main|rom:inst|inst1[5]                                                                                             ; out              ;
; |main|rom:inst|inst1[3]                                                                                          ; |main|rom:inst|inst1[3]                                                                                             ; out              ;
; |main|rom:inst|inst1[2]                                                                                          ; |main|rom:inst|inst1[2]                                                                                             ; out              ;
; |main|rom:inst|inst1[1]                                                                                          ; |main|rom:inst|inst1[1]                                                                                             ; out              ;
; |main|rom:inst|inst1[0]                                                                                          ; |main|rom:inst|inst1[0]                                                                                             ; out              ;
; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|ram_block1a0         ; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|q_a[0]                  ; portadataout0    ;
; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|ram_block1a1         ; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|q_a[1]                  ; portadataout0    ;
; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|ram_block1a2         ; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|q_a[2]                  ; portadataout0    ;
; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|ram_block1a3         ; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|q_a[3]                  ; portadataout0    ;
; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|ram_block1a5         ; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|q_a[5]                  ; portadataout0    ;
; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|ram_block1a6         ; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|q_a[6]                  ; portadataout0    ;
; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|ram_block1a7         ; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|q_a[7]                  ; portadataout0    ;
; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|ram_block1a10        ; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|q_a[10]                 ; portadataout0    ;
; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|ram_block1a11        ; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|q_a[11]                 ; portadataout0    ;
; |main|cu:inst2|Address[3]                                                                                        ; |main|cu:inst2|Address[3]                                                                                           ; out0             ;
; |main|cu:inst2|Address[2]                                                                                        ; |main|cu:inst2|Address[2]                                                                                           ; out0             ;
; |main|cu:inst2|Address[1]                                                                                        ; |main|cu:inst2|Address[1]                                                                                           ; out0             ;
; |main|cu:inst2|Address[0]                                                                                        ; |main|cu:inst2|Address[0]                                                                                           ; out0             ;
; |main|cu:inst2|inst25[3]                                                                                         ; |main|cu:inst2|inst25[3]                                                                                            ; out              ;
; |main|cu:inst2|inst25[2]                                                                                         ; |main|cu:inst2|inst25[2]                                                                                            ; out              ;
; |main|cu:inst2|inst25[1]                                                                                         ; |main|cu:inst2|inst25[1]                                                                                            ; out              ;
; |main|cu:inst2|inst25[0]                                                                                         ; |main|cu:inst2|inst25[0]                                                                                            ; out              ;
; |main|cu:inst2|inst4                                                                                             ; |main|cu:inst2|inst4                                                                                                ; out0             ;
; |main|cu:inst2|inst52                                                                                            ; |main|cu:inst2|inst52                                                                                               ; out0             ;
; |main|cu:inst2|inst53                                                                                            ; |main|cu:inst2|inst53                                                                                               ; out0             ;
; |main|cu:inst2|inst48                                                                                            ; |main|cu:inst2|inst48                                                                                               ; out0             ;
; |main|cu:inst2|inst26                                                                                            ; |main|cu:inst2|inst26                                                                                               ; out0             ;
; |main|cu:inst2|inst45                                                                                            ; |main|cu:inst2|inst45                                                                                               ; out0             ;
; |main|cu:inst2|inst44                                                                                            ; |main|cu:inst2|inst44                                                                                               ; out0             ;
; |main|cu:inst2|inst43                                                                                            ; |main|cu:inst2|inst43                                                                                               ; out0             ;
; |main|cu:inst2|inst22[11]                                                                                        ; |main|cu:inst2|inst22[11]                                                                                           ; out              ;
; |main|cu:inst2|inst22[6]                                                                                         ; |main|cu:inst2|inst22[6]                                                                                            ; out              ;
; |main|cu:inst2|inst22[5]                                                                                         ; |main|cu:inst2|inst22[5]                                                                                            ; out              ;
; |main|cu:inst2|inst22[2]                                                                                         ; |main|cu:inst2|inst22[2]                                                                                            ; out              ;
; |main|cu:inst2|inst30[3]                                                                                         ; |main|cu:inst2|inst30[3]                                                                                            ; out0             ;
; |main|cu:inst2|inst30[2]                                                                                         ; |main|cu:inst2|inst30[2]                                                                                            ; out0             ;
; |main|cu:inst2|inst30[1]                                                                                         ; |main|cu:inst2|inst30[1]                                                                                            ; out0             ;
; |main|cu:inst2|inst30[0]                                                                                         ; |main|cu:inst2|inst30[0]                                                                                            ; out0             ;
; |main|cu:inst2|inst32[4]                                                                                         ; |main|cu:inst2|inst32[4]                                                                                            ; out              ;
; |main|cu:inst2|inst32[3]                                                                                         ; |main|cu:inst2|inst32[3]                                                                                            ; out              ;
; |main|cu:inst2|inst32[2]                                                                                         ; |main|cu:inst2|inst32[2]                                                                                            ; out              ;
; |main|cu:inst2|inst32[1]                                                                                         ; |main|cu:inst2|inst32[1]                                                                                            ; out              ;
; |main|cu:inst2|inst32[0]                                                                                         ; |main|cu:inst2|inst32[0]                                                                                            ; out              ;
; |main|cu:inst2|inst35                                                                                            ; |main|cu:inst2|inst35                                                                                               ; out0             ;
; |main|cu:inst2|inst33[3]                                                                                         ; |main|cu:inst2|inst33[3]                                                                                            ; out              ;
; |main|cu:inst2|inst36                                                                                            ; |main|cu:inst2|inst36                                                                                               ; out0             ;
; |main|cu:inst2|inst38                                                                                            ; |main|cu:inst2|inst38                                                                                               ; out0             ;
; |main|cu:inst2|inst49                                                                                            ; |main|cu:inst2|inst49                                                                                               ; out0             ;
; |main|cu:inst2|inst50                                                                                            ; |main|cu:inst2|inst50                                                                                               ; out0             ;
; |main|cu:inst2|inst23[1]                                                                                         ; |main|cu:inst2|inst23[1]                                                                                            ; out              ;
; |main|cu:inst2|Data~13                                                                                           ; |main|cu:inst2|Data~13                                                                                              ; out0             ;
; |main|cu:inst2|inst37[1]                                                                                         ; |main|cu:inst2|inst37[1]                                                                                            ; out              ;
; |main|cu:inst2|lpm_dff3:RegisterAddressDFF|lpm_ff:lpm_ff_component|dffs[1]                                       ; |main|cu:inst2|lpm_dff3:RegisterAddressDFF|lpm_ff:lpm_ff_component|dffs[1]                                          ; regout           ;
; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[11]                                           ; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[11]                                              ; regout           ;
; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[6]                                            ; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[6]                                               ; regout           ;
; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[5]                                            ; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[5]                                               ; regout           ;
; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[2]                                            ; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[2]                                               ; regout           ;
; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|dout[11]                                       ; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|dout[11]                                          ; out              ;
; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|dout[6]                                        ; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|dout[6]                                           ; out              ;
; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|dout[5]                                        ; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|dout[5]                                           ; out              ;
; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|dout[2]                                        ; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|dout[2]                                           ; out              ;
; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|din[11]                                        ; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|din[11]                                           ; out              ;
; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|din[10]                                        ; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|din[10]                                           ; out              ;
; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|din[7]                                         ; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|din[7]                                            ; out              ;
; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|din[6]                                         ; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|din[6]                                            ; out              ;
; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|din[5]                                         ; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|din[5]                                            ; out              ;
; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|din[3]                                         ; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|din[3]                                            ; out              ;
; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|din[2]                                         ; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|din[2]                                            ; out              ;
; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|din[1]                                         ; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|din[1]                                            ; out              ;
; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|din[0]                                         ; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|din[0]                                            ; out              ;
; |main|cu:inst2|lpm_dff2:DataDFF|lpm_ff:lpm_ff_component|dffs[11]                                                 ; |main|cu:inst2|lpm_dff2:DataDFF|lpm_ff:lpm_ff_component|dffs[11]                                                    ; regout           ;
; |main|cu:inst2|lpm_dff2:DataDFF|lpm_ff:lpm_ff_component|dffs[10]                                                 ; |main|cu:inst2|lpm_dff2:DataDFF|lpm_ff:lpm_ff_component|dffs[10]                                                    ; regout           ;
; |main|cu:inst2|lpm_dff2:DataDFF|lpm_ff:lpm_ff_component|dffs[7]                                                  ; |main|cu:inst2|lpm_dff2:DataDFF|lpm_ff:lpm_ff_component|dffs[7]                                                     ; regout           ;
; |main|cu:inst2|lpm_dff2:DataDFF|lpm_ff:lpm_ff_component|dffs[6]                                                  ; |main|cu:inst2|lpm_dff2:DataDFF|lpm_ff:lpm_ff_component|dffs[6]                                                     ; regout           ;
; |main|cu:inst2|lpm_dff2:DataDFF|lpm_ff:lpm_ff_component|dffs[3]                                                  ; |main|cu:inst2|lpm_dff2:DataDFF|lpm_ff:lpm_ff_component|dffs[3]                                                     ; regout           ;
; |main|cu:inst2|lpm_dff2:DataDFF|lpm_ff:lpm_ff_component|dffs[2]                                                  ; |main|cu:inst2|lpm_dff2:DataDFF|lpm_ff:lpm_ff_component|dffs[2]                                                     ; regout           ;
; |main|cu:inst2|lpm_dff2:DataDFF|lpm_ff:lpm_ff_component|dffs[1]                                                  ; |main|cu:inst2|lpm_dff2:DataDFF|lpm_ff:lpm_ff_component|dffs[1]                                                     ; regout           ;
; |main|cu:inst2|lpm_dff2:DataDFF|lpm_ff:lpm_ff_component|dffs[0]                                                  ; |main|cu:inst2|lpm_dff2:DataDFF|lpm_ff:lpm_ff_component|dffs[0]                                                     ; regout           ;
; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita0   ; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita0      ; sumout           ;
; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita0   ; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita1   ; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita1      ; sumout           ;
; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita1   ; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita2   ; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita2      ; sumout           ;
; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita2   ; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita3   ; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita3      ; sumout           ;
; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita3   ; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita4   ; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita4      ; sumout           ;
; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_reg_bit1a[3] ; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[3]               ; regout           ;
; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_reg_bit1a[2] ; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[2]               ; regout           ;
; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_reg_bit1a[1] ; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[1]               ; regout           ;
; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_reg_bit1a[0] ; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[0]               ; regout           ;
; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode103w[3]       ; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode103w[3]          ; out0             ;
; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode103w[2]       ; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode103w[2]          ; out0             ;
; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode103w[1]       ; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode103w[1]          ; out0             ;
; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode113w[3]       ; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode113w[3]          ; out0             ;
; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode113w[2]       ; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode113w[2]          ; out0             ;
; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode113w[1]       ; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode113w[1]          ; out0             ;
; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode125w[3]       ; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode125w[3]          ; out0             ;
; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode125w[2]       ; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode125w[2]          ; out0             ;
; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode125w[1]       ; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode125w[1]          ; out0             ;
; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode136w[3]       ; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode136w[3]          ; out0             ;
; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode136w[2]       ; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode136w[2]          ; out0             ;
; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode136w[1]       ; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode136w[1]          ; out0             ;
; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3]        ; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3]           ; out0             ;
; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[2]        ; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[2]           ; out0             ;
; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[1]        ; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[1]           ; out0             ;
; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode53w[3]        ; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode53w[3]           ; out0             ;
; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode53w[2]        ; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode53w[2]           ; out0             ;
; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode53w[1]        ; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode53w[1]           ; out0             ;
; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode63w[3]        ; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode63w[3]           ; out0             ;
; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode63w[2]        ; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode63w[2]           ; out0             ;
; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode63w[1]        ; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode63w[1]           ; out0             ;
; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode83w[3]        ; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode83w[3]           ; out0             ;
; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode83w[2]        ; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode83w[2]           ; out0             ;
; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode83w[1]        ; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode83w[1]           ; out0             ;
; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode93w[3]        ; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode93w[3]           ; out0             ;
; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode93w[2]        ; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode93w[2]           ; out0             ;
; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode93w[1]        ; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode93w[1]           ; out0             ;
; |main|cu:inst2|lpm_dff1:AddressDFF|lpm_ff:lpm_ff_component|dffs[3]                                               ; |main|cu:inst2|lpm_dff1:AddressDFF|lpm_ff:lpm_ff_component|dffs[3]                                                  ; regout           ;
; |main|cu:inst2|lpm_dff1:AddressDFF|lpm_ff:lpm_ff_component|dffs[2]                                               ; |main|cu:inst2|lpm_dff1:AddressDFF|lpm_ff:lpm_ff_component|dffs[2]                                                  ; regout           ;
; |main|cu:inst2|lpm_dff1:AddressDFF|lpm_ff:lpm_ff_component|dffs[1]                                               ; |main|cu:inst2|lpm_dff1:AddressDFF|lpm_ff:lpm_ff_component|dffs[1]                                                  ; regout           ;
; |main|cu:inst2|lpm_dff1:AddressDFF|lpm_ff:lpm_ff_component|dffs[0]                                               ; |main|cu:inst2|lpm_dff1:AddressDFF|lpm_ff:lpm_ff_component|dffs[0]                                                  ; regout           ;
; |main|cu:inst2|lpm_add_sub1:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~0           ; |main|cu:inst2|lpm_add_sub1:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~0              ; out0             ;
; |main|cu:inst2|lpm_add_sub1:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~1           ; |main|cu:inst2|lpm_add_sub1:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~1              ; out0             ;
; |main|cu:inst2|lpm_add_sub1:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~2           ; |main|cu:inst2|lpm_add_sub1:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~2              ; out0             ;
; |main|cu:inst2|lpm_add_sub1:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~3           ; |main|cu:inst2|lpm_add_sub1:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~3              ; out0             ;
; |main|cu:inst2|lpm_add_sub1:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~4           ; |main|cu:inst2|lpm_add_sub1:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~4              ; out0             ;
; |main|cu:inst2|lpm_add_sub1:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~5           ; |main|cu:inst2|lpm_add_sub1:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~5              ; out0             ;
; |main|cu:inst2|lpm_add_sub1:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~6           ; |main|cu:inst2|lpm_add_sub1:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~6              ; out0             ;
+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                        ; Output Port Name                                                                                                    ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; |main|Address[7]                                                                                                 ; |main|Address[7]                                                                                                    ; pin_out          ;
; |main|Address[6]                                                                                                 ; |main|Address[6]                                                                                                    ; pin_out          ;
; |main|Address[5]                                                                                                 ; |main|Address[5]                                                                                                    ; pin_out          ;
; |main|Address[4]                                                                                                 ; |main|Address[4]                                                                                                    ; pin_out          ;
; |main|Data[9]                                                                                                    ; |main|Data[9]                                                                                                       ; pin_out          ;
; |main|Data[8]                                                                                                    ; |main|Data[8]                                                                                                       ; pin_out          ;
; |main|Data[4]                                                                                                    ; |main|Data[4]                                                                                                       ; pin_out          ;
; |main|Data~2                                                                                                     ; |main|Data~2                                                                                                        ; out0             ;
; |main|Data~3                                                                                                     ; |main|Data~3                                                                                                        ; out0             ;
; |main|Data~7                                                                                                     ; |main|Data~7                                                                                                        ; out0             ;
; |main|Control[7]                                                                                                 ; |main|Control[7]                                                                                                    ; pin_out          ;
; |main|Control[6]                                                                                                 ; |main|Control[6]                                                                                                    ; pin_out          ;
; |main|Control[5]                                                                                                 ; |main|Control[5]                                                                                                    ; pin_out          ;
; |main|Control[4]                                                                                                 ; |main|Control[4]                                                                                                    ; pin_out          ;
; |main|ControlData[9]                                                                                             ; |main|ControlData[9]                                                                                                ; pin_out          ;
; |main|ControlData[8]                                                                                             ; |main|ControlData[8]                                                                                                ; pin_out          ;
; |main|ControlData[5]                                                                                             ; |main|ControlData[5]                                                                                                ; pin_out          ;
; |main|ControlData[4]                                                                                             ; |main|ControlData[4]                                                                                                ; pin_out          ;
; |main|SuportData[10]                                                                                             ; |main|SuportData[10]                                                                                                ; pin_out          ;
; |main|SuportData[9]                                                                                              ; |main|SuportData[9]                                                                                                 ; pin_out          ;
; |main|SuportData[8]                                                                                              ; |main|SuportData[8]                                                                                                 ; pin_out          ;
; |main|SuportData[7]                                                                                              ; |main|SuportData[7]                                                                                                 ; pin_out          ;
; |main|SuportData[4]                                                                                              ; |main|SuportData[4]                                                                                                 ; pin_out          ;
; |main|SuportData[3]                                                                                              ; |main|SuportData[3]                                                                                                 ; pin_out          ;
; |main|SuportData[1]                                                                                              ; |main|SuportData[1]                                                                                                 ; pin_out          ;
; |main|SuportData[0]                                                                                              ; |main|SuportData[0]                                                                                                 ; pin_out          ;
; |main|ram:inst1|inst1[11]                                                                                        ; |main|ram:inst1|inst1[11]                                                                                           ; out              ;
; |main|ram:inst1|inst1[10]                                                                                        ; |main|ram:inst1|inst1[10]                                                                                           ; out              ;
; |main|ram:inst1|inst1[9]                                                                                         ; |main|ram:inst1|inst1[9]                                                                                            ; out              ;
; |main|ram:inst1|inst1[8]                                                                                         ; |main|ram:inst1|inst1[8]                                                                                            ; out              ;
; |main|ram:inst1|inst1[7]                                                                                         ; |main|ram:inst1|inst1[7]                                                                                            ; out              ;
; |main|ram:inst1|inst1[6]                                                                                         ; |main|ram:inst1|inst1[6]                                                                                            ; out              ;
; |main|ram:inst1|inst1[5]                                                                                         ; |main|ram:inst1|inst1[5]                                                                                            ; out              ;
; |main|ram:inst1|inst1[4]                                                                                         ; |main|ram:inst1|inst1[4]                                                                                            ; out              ;
; |main|ram:inst1|inst1[3]                                                                                         ; |main|ram:inst1|inst1[3]                                                                                            ; out              ;
; |main|ram:inst1|inst1[2]                                                                                         ; |main|ram:inst1|inst1[2]                                                                                            ; out              ;
; |main|ram:inst1|inst1[1]                                                                                         ; |main|ram:inst1|inst1[1]                                                                                            ; out              ;
; |main|ram:inst1|inst1[0]                                                                                         ; |main|ram:inst1|inst1[0]                                                                                            ; out              ;
; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|ram_block1a0     ; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|q_a[0]              ; portadataout0    ;
; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|ram_block1a1     ; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|q_a[1]              ; portadataout0    ;
; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|ram_block1a2     ; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|q_a[2]              ; portadataout0    ;
; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|ram_block1a3     ; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|q_a[3]              ; portadataout0    ;
; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|ram_block1a4     ; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|q_a[4]              ; portadataout0    ;
; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|ram_block1a5     ; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|q_a[5]              ; portadataout0    ;
; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|ram_block1a6     ; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|q_a[6]              ; portadataout0    ;
; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|ram_block1a7     ; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|q_a[7]              ; portadataout0    ;
; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|ram_block1a8     ; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|q_a[8]              ; portadataout0    ;
; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|ram_block1a9     ; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|q_a[9]              ; portadataout0    ;
; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|ram_block1a10    ; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|q_a[10]             ; portadataout0    ;
; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|ram_block1a11    ; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|q_a[11]             ; portadataout0    ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[11]                                      ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[11]                                         ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[10]                                      ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[10]                                         ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[9]                                       ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[9]                                          ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[8]                                       ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[8]                                          ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[7]                                       ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[7]                                          ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[6]                                       ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[6]                                          ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[5]                                       ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[5]                                          ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[4]                                       ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[4]                                          ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[3]                                       ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[3]                                          ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[2]                                       ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[2]                                          ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[1]                                       ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[1]                                          ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[0]                                       ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[0]                                          ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[11]                                       ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[11]                                          ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[10]                                       ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[10]                                          ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[9]                                        ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[9]                                           ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[8]                                        ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[8]                                           ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[7]                                        ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[7]                                           ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[6]                                        ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[6]                                           ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[5]                                        ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[5]                                           ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[4]                                        ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[4]                                           ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[3]                                        ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[3]                                           ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[2]                                        ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[2]                                           ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[1]                                        ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[1]                                           ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[0]                                        ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[0]                                           ; out              ;
; |main|gpr:inst3|outOperand[10]                                                                                   ; |main|gpr:inst3|outOperand[10]                                                                                      ; out0             ;
; |main|gpr:inst3|outOperand[9]                                                                                    ; |main|gpr:inst3|outOperand[9]                                                                                       ; out0             ;
; |main|gpr:inst3|outOperand[8]                                                                                    ; |main|gpr:inst3|outOperand[8]                                                                                       ; out0             ;
; |main|gpr:inst3|outOperand[7]                                                                                    ; |main|gpr:inst3|outOperand[7]                                                                                       ; out0             ;
; |main|gpr:inst3|outOperand[4]                                                                                    ; |main|gpr:inst3|outOperand[4]                                                                                       ; out0             ;
; |main|gpr:inst3|outOperand[3]                                                                                    ; |main|gpr:inst3|outOperand[3]                                                                                       ; out0             ;
; |main|gpr:inst3|outOperand[1]                                                                                    ; |main|gpr:inst3|outOperand[1]                                                                                       ; out0             ;
; |main|gpr:inst3|outOperand[0]                                                                                    ; |main|gpr:inst3|outOperand[0]                                                                                       ; out0             ;
; |main|gpr:inst3|inst9[11]                                                                                        ; |main|gpr:inst3|inst9[11]                                                                                           ; out              ;
; |main|gpr:inst3|inst9[10]                                                                                        ; |main|gpr:inst3|inst9[10]                                                                                           ; out              ;
; |main|gpr:inst3|inst9[9]                                                                                         ; |main|gpr:inst3|inst9[9]                                                                                            ; out              ;
; |main|gpr:inst3|inst9[8]                                                                                         ; |main|gpr:inst3|inst9[8]                                                                                            ; out              ;
; |main|gpr:inst3|inst9[7]                                                                                         ; |main|gpr:inst3|inst9[7]                                                                                            ; out              ;
; |main|gpr:inst3|inst9[6]                                                                                         ; |main|gpr:inst3|inst9[6]                                                                                            ; out              ;
; |main|gpr:inst3|inst9[5]                                                                                         ; |main|gpr:inst3|inst9[5]                                                                                            ; out              ;
; |main|gpr:inst3|inst9[4]                                                                                         ; |main|gpr:inst3|inst9[4]                                                                                            ; out              ;
; |main|gpr:inst3|inst9[3]                                                                                         ; |main|gpr:inst3|inst9[3]                                                                                            ; out              ;
; |main|gpr:inst3|inst9[2]                                                                                         ; |main|gpr:inst3|inst9[2]                                                                                            ; out              ;
; |main|gpr:inst3|inst9[1]                                                                                         ; |main|gpr:inst3|inst9[1]                                                                                            ; out              ;
; |main|gpr:inst3|inst9[0]                                                                                         ; |main|gpr:inst3|inst9[0]                                                                                            ; out              ;
; |main|gpr:inst3|inst24                                                                                           ; |main|gpr:inst3|inst24                                                                                              ; out0             ;
; |main|gpr:inst3|inst10[11]                                                                                       ; |main|gpr:inst3|inst10[11]                                                                                          ; out              ;
; |main|gpr:inst3|inst10[10]                                                                                       ; |main|gpr:inst3|inst10[10]                                                                                          ; out              ;
; |main|gpr:inst3|inst10[9]                                                                                        ; |main|gpr:inst3|inst10[9]                                                                                           ; out              ;
; |main|gpr:inst3|inst10[8]                                                                                        ; |main|gpr:inst3|inst10[8]                                                                                           ; out              ;
; |main|gpr:inst3|inst10[7]                                                                                        ; |main|gpr:inst3|inst10[7]                                                                                           ; out              ;
; |main|gpr:inst3|inst10[6]                                                                                        ; |main|gpr:inst3|inst10[6]                                                                                           ; out              ;
; |main|gpr:inst3|inst10[5]                                                                                        ; |main|gpr:inst3|inst10[5]                                                                                           ; out              ;
; |main|gpr:inst3|inst10[4]                                                                                        ; |main|gpr:inst3|inst10[4]                                                                                           ; out              ;
; |main|gpr:inst3|inst10[3]                                                                                        ; |main|gpr:inst3|inst10[3]                                                                                           ; out              ;
; |main|gpr:inst3|inst10[2]                                                                                        ; |main|gpr:inst3|inst10[2]                                                                                           ; out              ;
; |main|gpr:inst3|inst10[1]                                                                                        ; |main|gpr:inst3|inst10[1]                                                                                           ; out              ;
; |main|gpr:inst3|inst10[0]                                                                                        ; |main|gpr:inst3|inst10[0]                                                                                           ; out              ;
; |main|gpr:inst3|inst23                                                                                           ; |main|gpr:inst3|inst23                                                                                              ; out0             ;
; |main|gpr:inst3|inst11[11]                                                                                       ; |main|gpr:inst3|inst11[11]                                                                                          ; out              ;
; |main|gpr:inst3|inst11[10]                                                                                       ; |main|gpr:inst3|inst11[10]                                                                                          ; out              ;
; |main|gpr:inst3|inst11[9]                                                                                        ; |main|gpr:inst3|inst11[9]                                                                                           ; out              ;
; |main|gpr:inst3|inst11[8]                                                                                        ; |main|gpr:inst3|inst11[8]                                                                                           ; out              ;
; |main|gpr:inst3|inst11[7]                                                                                        ; |main|gpr:inst3|inst11[7]                                                                                           ; out              ;
; |main|gpr:inst3|inst11[6]                                                                                        ; |main|gpr:inst3|inst11[6]                                                                                           ; out              ;
; |main|gpr:inst3|inst11[5]                                                                                        ; |main|gpr:inst3|inst11[5]                                                                                           ; out              ;
; |main|gpr:inst3|inst11[4]                                                                                        ; |main|gpr:inst3|inst11[4]                                                                                           ; out              ;
; |main|gpr:inst3|inst11[3]                                                                                        ; |main|gpr:inst3|inst11[3]                                                                                           ; out              ;
; |main|gpr:inst3|inst11[2]                                                                                        ; |main|gpr:inst3|inst11[2]                                                                                           ; out              ;
; |main|gpr:inst3|inst11[1]                                                                                        ; |main|gpr:inst3|inst11[1]                                                                                           ; out              ;
; |main|gpr:inst3|inst11[0]                                                                                        ; |main|gpr:inst3|inst11[0]                                                                                           ; out              ;
; |main|gpr:inst3|inst22                                                                                           ; |main|gpr:inst3|inst22                                                                                              ; out0             ;
; |main|gpr:inst3|inst12[11]                                                                                       ; |main|gpr:inst3|inst12[11]                                                                                          ; out              ;
; |main|gpr:inst3|inst12[10]                                                                                       ; |main|gpr:inst3|inst12[10]                                                                                          ; out              ;
; |main|gpr:inst3|inst12[9]                                                                                        ; |main|gpr:inst3|inst12[9]                                                                                           ; out              ;
; |main|gpr:inst3|inst12[8]                                                                                        ; |main|gpr:inst3|inst12[8]                                                                                           ; out              ;
; |main|gpr:inst3|inst12[7]                                                                                        ; |main|gpr:inst3|inst12[7]                                                                                           ; out              ;
; |main|gpr:inst3|inst12[6]                                                                                        ; |main|gpr:inst3|inst12[6]                                                                                           ; out              ;
; |main|gpr:inst3|inst12[5]                                                                                        ; |main|gpr:inst3|inst12[5]                                                                                           ; out              ;
; |main|gpr:inst3|inst12[4]                                                                                        ; |main|gpr:inst3|inst12[4]                                                                                           ; out              ;
; |main|gpr:inst3|inst12[3]                                                                                        ; |main|gpr:inst3|inst12[3]                                                                                           ; out              ;
; |main|gpr:inst3|inst12[2]                                                                                        ; |main|gpr:inst3|inst12[2]                                                                                           ; out              ;
; |main|gpr:inst3|inst12[1]                                                                                        ; |main|gpr:inst3|inst12[1]                                                                                           ; out              ;
; |main|gpr:inst3|inst12[0]                                                                                        ; |main|gpr:inst3|inst12[0]                                                                                           ; out              ;
; |main|gpr:inst3|inst21                                                                                           ; |main|gpr:inst3|inst21                                                                                              ; out0             ;
; |main|gpr:inst3|inst13[11]                                                                                       ; |main|gpr:inst3|inst13[11]                                                                                          ; out              ;
; |main|gpr:inst3|inst13[10]                                                                                       ; |main|gpr:inst3|inst13[10]                                                                                          ; out              ;
; |main|gpr:inst3|inst13[9]                                                                                        ; |main|gpr:inst3|inst13[9]                                                                                           ; out              ;
; |main|gpr:inst3|inst13[8]                                                                                        ; |main|gpr:inst3|inst13[8]                                                                                           ; out              ;
; |main|gpr:inst3|inst13[7]                                                                                        ; |main|gpr:inst3|inst13[7]                                                                                           ; out              ;
; |main|gpr:inst3|inst13[4]                                                                                        ; |main|gpr:inst3|inst13[4]                                                                                           ; out              ;
; |main|gpr:inst3|inst13[3]                                                                                        ; |main|gpr:inst3|inst13[3]                                                                                           ; out              ;
; |main|gpr:inst3|inst13[1]                                                                                        ; |main|gpr:inst3|inst13[1]                                                                                           ; out              ;
; |main|gpr:inst3|inst13[0]                                                                                        ; |main|gpr:inst3|inst13[0]                                                                                           ; out              ;
; |main|gpr:inst3|inst14[11]                                                                                       ; |main|gpr:inst3|inst14[11]                                                                                          ; out              ;
; |main|gpr:inst3|inst14[10]                                                                                       ; |main|gpr:inst3|inst14[10]                                                                                          ; out              ;
; |main|gpr:inst3|inst14[9]                                                                                        ; |main|gpr:inst3|inst14[9]                                                                                           ; out              ;
; |main|gpr:inst3|inst14[8]                                                                                        ; |main|gpr:inst3|inst14[8]                                                                                           ; out              ;
; |main|gpr:inst3|inst14[7]                                                                                        ; |main|gpr:inst3|inst14[7]                                                                                           ; out              ;
; |main|gpr:inst3|inst14[6]                                                                                        ; |main|gpr:inst3|inst14[6]                                                                                           ; out              ;
; |main|gpr:inst3|inst14[5]                                                                                        ; |main|gpr:inst3|inst14[5]                                                                                           ; out              ;
; |main|gpr:inst3|inst14[4]                                                                                        ; |main|gpr:inst3|inst14[4]                                                                                           ; out              ;
; |main|gpr:inst3|inst14[3]                                                                                        ; |main|gpr:inst3|inst14[3]                                                                                           ; out              ;
; |main|gpr:inst3|inst14[2]                                                                                        ; |main|gpr:inst3|inst14[2]                                                                                           ; out              ;
; |main|gpr:inst3|inst14[1]                                                                                        ; |main|gpr:inst3|inst14[1]                                                                                           ; out              ;
; |main|gpr:inst3|inst14[0]                                                                                        ; |main|gpr:inst3|inst14[0]                                                                                           ; out              ;
; |main|gpr:inst3|inst18                                                                                           ; |main|gpr:inst3|inst18                                                                                              ; out0             ;
; |main|gpr:inst3|inst15[10]                                                                                       ; |main|gpr:inst3|inst15[10]                                                                                          ; out              ;
; |main|gpr:inst3|inst15[9]                                                                                        ; |main|gpr:inst3|inst15[9]                                                                                           ; out              ;
; |main|gpr:inst3|inst15[8]                                                                                        ; |main|gpr:inst3|inst15[8]                                                                                           ; out              ;
; |main|gpr:inst3|inst15[7]                                                                                        ; |main|gpr:inst3|inst15[7]                                                                                           ; out              ;
; |main|gpr:inst3|inst15[6]                                                                                        ; |main|gpr:inst3|inst15[6]                                                                                           ; out              ;
; |main|gpr:inst3|inst15[5]                                                                                        ; |main|gpr:inst3|inst15[5]                                                                                           ; out              ;
; |main|gpr:inst3|inst15[4]                                                                                        ; |main|gpr:inst3|inst15[4]                                                                                           ; out              ;
; |main|gpr:inst3|inst15[3]                                                                                        ; |main|gpr:inst3|inst15[3]                                                                                           ; out              ;
; |main|gpr:inst3|inst15[2]                                                                                        ; |main|gpr:inst3|inst15[2]                                                                                           ; out              ;
; |main|gpr:inst3|inst15[1]                                                                                        ; |main|gpr:inst3|inst15[1]                                                                                           ; out              ;
; |main|gpr:inst3|inst15[0]                                                                                        ; |main|gpr:inst3|inst15[0]                                                                                           ; out              ;
; |main|gpr:inst3|inst16[11]                                                                                       ; |main|gpr:inst3|inst16[11]                                                                                          ; out              ;
; |main|gpr:inst3|inst16[10]                                                                                       ; |main|gpr:inst3|inst16[10]                                                                                          ; out              ;
; |main|gpr:inst3|inst16[9]                                                                                        ; |main|gpr:inst3|inst16[9]                                                                                           ; out              ;
; |main|gpr:inst3|inst16[8]                                                                                        ; |main|gpr:inst3|inst16[8]                                                                                           ; out              ;
; |main|gpr:inst3|inst16[7]                                                                                        ; |main|gpr:inst3|inst16[7]                                                                                           ; out              ;
; |main|gpr:inst3|inst16[6]                                                                                        ; |main|gpr:inst3|inst16[6]                                                                                           ; out              ;
; |main|gpr:inst3|inst16[5]                                                                                        ; |main|gpr:inst3|inst16[5]                                                                                           ; out              ;
; |main|gpr:inst3|inst16[4]                                                                                        ; |main|gpr:inst3|inst16[4]                                                                                           ; out              ;
; |main|gpr:inst3|inst16[3]                                                                                        ; |main|gpr:inst3|inst16[3]                                                                                           ; out              ;
; |main|gpr:inst3|inst16[2]                                                                                        ; |main|gpr:inst3|inst16[2]                                                                                           ; out              ;
; |main|gpr:inst3|inst16[1]                                                                                        ; |main|gpr:inst3|inst16[1]                                                                                           ; out              ;
; |main|gpr:inst3|inst16[0]                                                                                        ; |main|gpr:inst3|inst16[0]                                                                                           ; out              ;
; |main|gpr:inst3|inst25                                                                                           ; |main|gpr:inst3|inst25                                                                                              ; out0             ;
; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[11]                                                     ; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[11]                                                        ; regout           ;
; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[10]                                                     ; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[10]                                                        ; regout           ;
; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[9]                                                      ; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[9]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[8]                                                      ; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[8]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[7]                                                      ; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[7]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[6]                                                      ; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[6]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[5]                                                      ; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[5]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[4]                                                      ; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[4]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[3]                                                      ; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[3]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[2]                                                      ; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[2]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[1]                                                      ; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[1]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[0]                                                      ; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[0]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[10]                                                     ; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[10]                                                        ; regout           ;
; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[9]                                                      ; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[9]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[8]                                                      ; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[8]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[7]                                                      ; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[7]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[6]                                                      ; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[6]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[5]                                                      ; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[5]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[4]                                                      ; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[4]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[3]                                                      ; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[3]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[2]                                                      ; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[2]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[1]                                                      ; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[1]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[0]                                                      ; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[0]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[11]                                                     ; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[11]                                                        ; regout           ;
; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[10]                                                     ; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[10]                                                        ; regout           ;
; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[9]                                                      ; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[9]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[8]                                                      ; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[8]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[7]                                                      ; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[7]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[6]                                                      ; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[6]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[5]                                                      ; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[5]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[4]                                                      ; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[4]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[3]                                                      ; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[3]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[2]                                                      ; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[2]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[1]                                                      ; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[1]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[0]                                                      ; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[0]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[11]                                                     ; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[11]                                                        ; regout           ;
; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[10]                                                     ; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[10]                                                        ; regout           ;
; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[9]                                                      ; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[9]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[8]                                                      ; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[8]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[7]                                                      ; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[7]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[4]                                                      ; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[4]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[3]                                                      ; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[3]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[1]                                                      ; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[1]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[0]                                                      ; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[0]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[11]                                                     ; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[11]                                                        ; regout           ;
; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[10]                                                     ; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[10]                                                        ; regout           ;
; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[9]                                                      ; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[9]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[8]                                                      ; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[8]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[7]                                                      ; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[7]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[6]                                                      ; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[6]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[5]                                                      ; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[5]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[4]                                                      ; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[4]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[3]                                                      ; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[3]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[2]                                                      ; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[2]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[1]                                                      ; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[1]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[0]                                                      ; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[0]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[11]                                                     ; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[11]                                                        ; regout           ;
; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[10]                                                     ; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[10]                                                        ; regout           ;
; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[9]                                                      ; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[9]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[8]                                                      ; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[8]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[7]                                                      ; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[7]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[6]                                                      ; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[6]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[5]                                                      ; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[5]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[4]                                                      ; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[4]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[3]                                                      ; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[3]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[2]                                                      ; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[2]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[1]                                                      ; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[1]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[0]                                                      ; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[0]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[11]                                                     ; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[11]                                                        ; regout           ;
; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[10]                                                     ; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[10]                                                        ; regout           ;
; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[9]                                                      ; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[9]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[8]                                                      ; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[8]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[7]                                                      ; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[7]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[6]                                                      ; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[6]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[5]                                                      ; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[5]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[4]                                                      ; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[4]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[3]                                                      ; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[3]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[2]                                                      ; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[2]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[1]                                                      ; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[1]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[0]                                                      ; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[0]                                                         ; regout           ;
; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode1w[3]          ; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode1w[3]             ; out0             ;
; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]         ; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]            ; out0             ;
; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[11]                                                     ; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[11]                                                        ; regout           ;
; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[10]                                                     ; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[10]                                                        ; regout           ;
; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[9]                                                      ; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[9]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[8]                                                      ; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[8]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[7]                                                      ; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[7]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[6]                                                      ; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[6]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[5]                                                      ; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[5]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[4]                                                      ; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[4]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[3]                                                      ; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[3]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[2]                                                      ; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[2]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[1]                                                      ; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[1]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[0]                                                      ; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[0]                                                         ; regout           ;
; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[10]                                      ; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[10]                                         ; out              ;
; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[9]                                       ; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[9]                                          ; out              ;
; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[8]                                       ; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[8]                                          ; out              ;
; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[7]                                       ; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[7]                                          ; out              ;
; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[4]                                       ; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[4]                                          ; out              ;
; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[3]                                       ; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[3]                                          ; out              ;
; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[1]                                       ; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[1]                                          ; out              ;
; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[0]                                       ; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[0]                                          ; out              ;
; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[10]                                       ; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[10]                                          ; out              ;
; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[9]                                        ; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[9]                                           ; out              ;
; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[8]                                        ; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[8]                                           ; out              ;
; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[7]                                        ; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[7]                                           ; out              ;
; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[4]                                        ; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[4]                                           ; out              ;
; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[3]                                        ; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[3]                                           ; out              ;
; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[1]                                        ; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[1]                                           ; out              ;
; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[0]                                        ; |main|gpr:inst3|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[0]                                           ; out              ;
; |main|rom:inst|inst1[9]                                                                                          ; |main|rom:inst|inst1[9]                                                                                             ; out              ;
; |main|rom:inst|inst1[8]                                                                                          ; |main|rom:inst|inst1[8]                                                                                             ; out              ;
; |main|rom:inst|inst1[4]                                                                                          ; |main|rom:inst|inst1[4]                                                                                             ; out              ;
; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|ram_block1a4         ; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|q_a[4]                  ; portadataout0    ;
; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|ram_block1a8         ; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|q_a[8]                  ; portadataout0    ;
; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|ram_block1a9         ; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|q_a[9]                  ; portadataout0    ;
; |main|cu:inst2|Address[7]                                                                                        ; |main|cu:inst2|Address[7]                                                                                           ; out0             ;
; |main|cu:inst2|Address[6]                                                                                        ; |main|cu:inst2|Address[6]                                                                                           ; out0             ;
; |main|cu:inst2|Address[5]                                                                                        ; |main|cu:inst2|Address[5]                                                                                           ; out0             ;
; |main|cu:inst2|Address[4]                                                                                        ; |main|cu:inst2|Address[4]                                                                                           ; out0             ;
; |main|cu:inst2|inst25[7]                                                                                         ; |main|cu:inst2|inst25[7]                                                                                            ; out              ;
; |main|cu:inst2|inst25[6]                                                                                         ; |main|cu:inst2|inst25[6]                                                                                            ; out              ;
; |main|cu:inst2|inst25[5]                                                                                         ; |main|cu:inst2|inst25[5]                                                                                            ; out              ;
; |main|cu:inst2|inst25[4]                                                                                         ; |main|cu:inst2|inst25[4]                                                                                            ; out              ;
; |main|cu:inst2|inst22[10]                                                                                        ; |main|cu:inst2|inst22[10]                                                                                           ; out              ;
; |main|cu:inst2|inst22[9]                                                                                         ; |main|cu:inst2|inst22[9]                                                                                            ; out              ;
; |main|cu:inst2|inst22[8]                                                                                         ; |main|cu:inst2|inst22[8]                                                                                            ; out              ;
; |main|cu:inst2|inst22[7]                                                                                         ; |main|cu:inst2|inst22[7]                                                                                            ; out              ;
; |main|cu:inst2|inst22[4]                                                                                         ; |main|cu:inst2|inst22[4]                                                                                            ; out              ;
; |main|cu:inst2|inst22[3]                                                                                         ; |main|cu:inst2|inst22[3]                                                                                            ; out              ;
; |main|cu:inst2|inst22[1]                                                                                         ; |main|cu:inst2|inst22[1]                                                                                            ; out              ;
; |main|cu:inst2|inst22[0]                                                                                         ; |main|cu:inst2|inst22[0]                                                                                            ; out              ;
; |main|cu:inst2|inst30[7]                                                                                         ; |main|cu:inst2|inst30[7]                                                                                            ; out0             ;
; |main|cu:inst2|inst30[6]                                                                                         ; |main|cu:inst2|inst30[6]                                                                                            ; out0             ;
; |main|cu:inst2|inst30[5]                                                                                         ; |main|cu:inst2|inst30[5]                                                                                            ; out0             ;
; |main|cu:inst2|inst30[4]                                                                                         ; |main|cu:inst2|inst30[4]                                                                                            ; out0             ;
; |main|cu:inst2|inst32[7]                                                                                         ; |main|cu:inst2|inst32[7]                                                                                            ; out              ;
; |main|cu:inst2|inst32[6]                                                                                         ; |main|cu:inst2|inst32[6]                                                                                            ; out              ;
; |main|cu:inst2|inst32[5]                                                                                         ; |main|cu:inst2|inst32[5]                                                                                            ; out              ;
; |main|cu:inst2|inst33[7]                                                                                         ; |main|cu:inst2|inst33[7]                                                                                            ; out              ;
; |main|cu:inst2|inst33[6]                                                                                         ; |main|cu:inst2|inst33[6]                                                                                            ; out              ;
; |main|cu:inst2|inst33[5]                                                                                         ; |main|cu:inst2|inst33[5]                                                                                            ; out              ;
; |main|cu:inst2|inst33[4]                                                                                         ; |main|cu:inst2|inst33[4]                                                                                            ; out              ;
; |main|cu:inst2|inst33[2]                                                                                         ; |main|cu:inst2|inst33[2]                                                                                            ; out              ;
; |main|cu:inst2|inst33[1]                                                                                         ; |main|cu:inst2|inst33[1]                                                                                            ; out              ;
; |main|cu:inst2|inst33[0]                                                                                         ; |main|cu:inst2|inst33[0]                                                                                            ; out              ;
; |main|cu:inst2|inst23[7]                                                                                         ; |main|cu:inst2|inst23[7]                                                                                            ; out              ;
; |main|cu:inst2|inst23[6]                                                                                         ; |main|cu:inst2|inst23[6]                                                                                            ; out              ;
; |main|cu:inst2|inst23[5]                                                                                         ; |main|cu:inst2|inst23[5]                                                                                            ; out              ;
; |main|cu:inst2|inst23[4]                                                                                         ; |main|cu:inst2|inst23[4]                                                                                            ; out              ;
; |main|cu:inst2|inst23[3]                                                                                         ; |main|cu:inst2|inst23[3]                                                                                            ; out              ;
; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[10]                                           ; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[10]                                              ; regout           ;
; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[9]                                            ; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[9]                                               ; regout           ;
; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[8]                                            ; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[8]                                               ; regout           ;
; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[7]                                            ; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[7]                                               ; regout           ;
; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[4]                                            ; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[4]                                               ; regout           ;
; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[3]                                            ; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[3]                                               ; regout           ;
; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[1]                                            ; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[1]                                               ; regout           ;
; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[0]                                            ; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[0]                                               ; regout           ;
; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|dout[10]                                       ; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|dout[10]                                          ; out              ;
; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|dout[9]                                        ; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|dout[9]                                           ; out              ;
; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|dout[8]                                        ; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|dout[8]                                           ; out              ;
; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|dout[7]                                        ; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|dout[7]                                           ; out              ;
; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|dout[4]                                        ; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|dout[4]                                           ; out              ;
; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|dout[3]                                        ; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|dout[3]                                           ; out              ;
; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|dout[1]                                        ; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|dout[1]                                           ; out              ;
; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|dout[0]                                        ; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|dout[0]                                           ; out              ;
; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|din[9]                                         ; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|din[9]                                            ; out              ;
; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|din[8]                                         ; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|din[8]                                            ; out              ;
; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|din[4]                                         ; |main|cu:inst2|lpm_bustri1:inst29|lpm_bustri:lpm_bustri_component|din[4]                                            ; out              ;
; |main|cu:inst2|lpm_dff2:DataDFF|lpm_ff:lpm_ff_component|dffs[9]                                                  ; |main|cu:inst2|lpm_dff2:DataDFF|lpm_ff:lpm_ff_component|dffs[9]                                                     ; regout           ;
; |main|cu:inst2|lpm_dff2:DataDFF|lpm_ff:lpm_ff_component|dffs[8]                                                  ; |main|cu:inst2|lpm_dff2:DataDFF|lpm_ff:lpm_ff_component|dffs[8]                                                     ; regout           ;
; |main|cu:inst2|lpm_dff2:DataDFF|lpm_ff:lpm_ff_component|dffs[5]                                                  ; |main|cu:inst2|lpm_dff2:DataDFF|lpm_ff:lpm_ff_component|dffs[5]                                                     ; regout           ;
; |main|cu:inst2|lpm_dff2:DataDFF|lpm_ff:lpm_ff_component|dffs[4]                                                  ; |main|cu:inst2|lpm_dff2:DataDFF|lpm_ff:lpm_ff_component|dffs[4]                                                     ; regout           ;
; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita4   ; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita5   ; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita5      ; sumout           ;
; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita5   ; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita6   ; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita6      ; sumout           ;
; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita6   ; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita7   ; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita7      ; sumout           ;
; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_reg_bit1a[7] ; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]               ; regout           ;
; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_reg_bit1a[6] ; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[6]               ; regout           ;
; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_reg_bit1a[5] ; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[5]               ; regout           ;
; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_reg_bit1a[4] ; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4]               ; regout           ;
; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode3w[2]         ; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode3w[2]            ; out0             ;
; |main|cu:inst2|lpm_dff1:AddressDFF|lpm_ff:lpm_ff_component|dffs[7]                                               ; |main|cu:inst2|lpm_dff1:AddressDFF|lpm_ff:lpm_ff_component|dffs[7]                                                  ; regout           ;
; |main|cu:inst2|lpm_dff1:AddressDFF|lpm_ff:lpm_ff_component|dffs[6]                                               ; |main|cu:inst2|lpm_dff1:AddressDFF|lpm_ff:lpm_ff_component|dffs[6]                                                  ; regout           ;
; |main|cu:inst2|lpm_dff1:AddressDFF|lpm_ff:lpm_ff_component|dffs[5]                                               ; |main|cu:inst2|lpm_dff1:AddressDFF|lpm_ff:lpm_ff_component|dffs[5]                                                  ; regout           ;
; |main|cu:inst2|lpm_dff1:AddressDFF|lpm_ff:lpm_ff_component|dffs[4]                                               ; |main|cu:inst2|lpm_dff1:AddressDFF|lpm_ff:lpm_ff_component|dffs[4]                                                  ; regout           ;
; |main|cu:inst2|lpm_add_sub1:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~7           ; |main|cu:inst2|lpm_add_sub1:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~7              ; out0             ;
; |main|cu:inst2|lpm_add_sub1:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~8           ; |main|cu:inst2|lpm_add_sub1:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~8              ; out0             ;
; |main|cu:inst2|lpm_add_sub1:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~9           ; |main|cu:inst2|lpm_add_sub1:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~9              ; out0             ;
; |main|cu:inst2|lpm_add_sub1:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~10          ; |main|cu:inst2|lpm_add_sub1:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~10             ; out0             ;
; |main|cu:inst2|lpm_add_sub1:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~11          ; |main|cu:inst2|lpm_add_sub1:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~11             ; out0             ;
; |main|cu:inst2|lpm_add_sub1:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~12          ; |main|cu:inst2|lpm_add_sub1:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~12             ; out0             ;
+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                        ; Output Port Name                                                                                                    ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; |main|Address[7]                                                                                                 ; |main|Address[7]                                                                                                    ; pin_out          ;
; |main|Address[6]                                                                                                 ; |main|Address[6]                                                                                                    ; pin_out          ;
; |main|Address[5]                                                                                                 ; |main|Address[5]                                                                                                    ; pin_out          ;
; |main|Address[4]                                                                                                 ; |main|Address[4]                                                                                                    ; pin_out          ;
; |main|Control[7]                                                                                                 ; |main|Control[7]                                                                                                    ; pin_out          ;
; |main|Control[6]                                                                                                 ; |main|Control[6]                                                                                                    ; pin_out          ;
; |main|Control[5]                                                                                                 ; |main|Control[5]                                                                                                    ; pin_out          ;
; |main|Control[4]                                                                                                 ; |main|Control[4]                                                                                                    ; pin_out          ;
; |main|AddressRegister[2]                                                                                         ; |main|AddressRegister[2]                                                                                            ; pin_out          ;
; |main|AddressRegister[0]                                                                                         ; |main|AddressRegister[0]                                                                                            ; pin_out          ;
; |main|ControlData[9]                                                                                             ; |main|ControlData[9]                                                                                                ; pin_out          ;
; |main|ControlData[8]                                                                                             ; |main|ControlData[8]                                                                                                ; pin_out          ;
; |main|ControlData[5]                                                                                             ; |main|ControlData[5]                                                                                                ; pin_out          ;
; |main|ControlData[4]                                                                                             ; |main|ControlData[4]                                                                                                ; pin_out          ;
; |main|SuportData[10]                                                                                             ; |main|SuportData[10]                                                                                                ; pin_out          ;
; |main|SuportData[9]                                                                                              ; |main|SuportData[9]                                                                                                 ; pin_out          ;
; |main|SuportData[8]                                                                                              ; |main|SuportData[8]                                                                                                 ; pin_out          ;
; |main|SuportData[7]                                                                                              ; |main|SuportData[7]                                                                                                 ; pin_out          ;
; |main|SuportData[4]                                                                                              ; |main|SuportData[4]                                                                                                 ; pin_out          ;
; |main|SuportData[3]                                                                                              ; |main|SuportData[3]                                                                                                 ; pin_out          ;
; |main|SuportData[1]                                                                                              ; |main|SuportData[1]                                                                                                 ; pin_out          ;
; |main|SuportData[0]                                                                                              ; |main|SuportData[0]                                                                                                 ; pin_out          ;
; |main|ram:inst1|inst1[11]                                                                                        ; |main|ram:inst1|inst1[11]                                                                                           ; out              ;
; |main|ram:inst1|inst1[10]                                                                                        ; |main|ram:inst1|inst1[10]                                                                                           ; out              ;
; |main|ram:inst1|inst1[9]                                                                                         ; |main|ram:inst1|inst1[9]                                                                                            ; out              ;
; |main|ram:inst1|inst1[8]                                                                                         ; |main|ram:inst1|inst1[8]                                                                                            ; out              ;
; |main|ram:inst1|inst1[7]                                                                                         ; |main|ram:inst1|inst1[7]                                                                                            ; out              ;
; |main|ram:inst1|inst1[6]                                                                                         ; |main|ram:inst1|inst1[6]                                                                                            ; out              ;
; |main|ram:inst1|inst1[5]                                                                                         ; |main|ram:inst1|inst1[5]                                                                                            ; out              ;
; |main|ram:inst1|inst1[4]                                                                                         ; |main|ram:inst1|inst1[4]                                                                                            ; out              ;
; |main|ram:inst1|inst1[3]                                                                                         ; |main|ram:inst1|inst1[3]                                                                                            ; out              ;
; |main|ram:inst1|inst1[2]                                                                                         ; |main|ram:inst1|inst1[2]                                                                                            ; out              ;
; |main|ram:inst1|inst1[1]                                                                                         ; |main|ram:inst1|inst1[1]                                                                                            ; out              ;
; |main|ram:inst1|inst1[0]                                                                                         ; |main|ram:inst1|inst1[0]                                                                                            ; out              ;
; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|ram_block1a0     ; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|q_a[0]              ; portadataout0    ;
; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|ram_block1a1     ; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|q_a[1]              ; portadataout0    ;
; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|ram_block1a2     ; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|q_a[2]              ; portadataout0    ;
; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|ram_block1a3     ; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|q_a[3]              ; portadataout0    ;
; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|ram_block1a4     ; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|q_a[4]              ; portadataout0    ;
; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|ram_block1a5     ; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|q_a[5]              ; portadataout0    ;
; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|ram_block1a6     ; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|q_a[6]              ; portadataout0    ;
; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|ram_block1a7     ; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|q_a[7]              ; portadataout0    ;
; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|ram_block1a8     ; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|q_a[8]              ; portadataout0    ;
; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|ram_block1a9     ; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|q_a[9]              ; portadataout0    ;
; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|ram_block1a10    ; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|q_a[10]             ; portadataout0    ;
; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|ram_block1a11    ; |main|ram:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_87a1:auto_generated|q_a[11]             ; portadataout0    ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[11]                                      ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[11]                                         ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[10]                                      ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[10]                                         ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[9]                                       ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[9]                                          ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[8]                                       ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[8]                                          ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[7]                                       ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[7]                                          ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[6]                                       ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[6]                                          ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[5]                                       ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[5]                                          ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[4]                                       ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[4]                                          ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[3]                                       ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[3]                                          ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[2]                                       ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[2]                                          ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[1]                                       ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[1]                                          ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[0]                                       ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[0]                                          ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[11]                                       ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[11]                                          ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[10]                                       ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[10]                                          ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[9]                                        ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[9]                                           ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[8]                                        ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[8]                                           ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[7]                                        ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[7]                                           ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[6]                                        ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[6]                                           ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[5]                                        ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[5]                                           ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[4]                                        ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[4]                                           ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[3]                                        ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[3]                                           ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[2]                                        ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[2]                                           ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[1]                                        ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[1]                                           ; out              ;
; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[0]                                        ; |main|ram:inst1|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|din[0]                                           ; out              ;
; |main|gpr:inst3|inst24                                                                                           ; |main|gpr:inst3|inst24                                                                                              ; out0             ;
; |main|gpr:inst3|inst10[11]                                                                                       ; |main|gpr:inst3|inst10[11]                                                                                          ; out              ;
; |main|gpr:inst3|inst10[10]                                                                                       ; |main|gpr:inst3|inst10[10]                                                                                          ; out              ;
; |main|gpr:inst3|inst10[9]                                                                                        ; |main|gpr:inst3|inst10[9]                                                                                           ; out              ;
; |main|gpr:inst3|inst10[8]                                                                                        ; |main|gpr:inst3|inst10[8]                                                                                           ; out              ;
; |main|gpr:inst3|inst10[7]                                                                                        ; |main|gpr:inst3|inst10[7]                                                                                           ; out              ;
; |main|gpr:inst3|inst10[6]                                                                                        ; |main|gpr:inst3|inst10[6]                                                                                           ; out              ;
; |main|gpr:inst3|inst10[5]                                                                                        ; |main|gpr:inst3|inst10[5]                                                                                           ; out              ;
; |main|gpr:inst3|inst10[4]                                                                                        ; |main|gpr:inst3|inst10[4]                                                                                           ; out              ;
; |main|gpr:inst3|inst10[3]                                                                                        ; |main|gpr:inst3|inst10[3]                                                                                           ; out              ;
; |main|gpr:inst3|inst10[2]                                                                                        ; |main|gpr:inst3|inst10[2]                                                                                           ; out              ;
; |main|gpr:inst3|inst10[1]                                                                                        ; |main|gpr:inst3|inst10[1]                                                                                           ; out              ;
; |main|gpr:inst3|inst10[0]                                                                                        ; |main|gpr:inst3|inst10[0]                                                                                           ; out              ;
; |main|gpr:inst3|inst23                                                                                           ; |main|gpr:inst3|inst23                                                                                              ; out0             ;
; |main|gpr:inst3|inst22                                                                                           ; |main|gpr:inst3|inst22                                                                                              ; out0             ;
; |main|gpr:inst3|inst21                                                                                           ; |main|gpr:inst3|inst21                                                                                              ; out0             ;
; |main|gpr:inst3|inst18                                                                                           ; |main|gpr:inst3|inst18                                                                                              ; out0             ;
; |main|gpr:inst3|inst16[11]                                                                                       ; |main|gpr:inst3|inst16[11]                                                                                          ; out              ;
; |main|gpr:inst3|inst16[10]                                                                                       ; |main|gpr:inst3|inst16[10]                                                                                          ; out              ;
; |main|gpr:inst3|inst16[9]                                                                                        ; |main|gpr:inst3|inst16[9]                                                                                           ; out              ;
; |main|gpr:inst3|inst16[8]                                                                                        ; |main|gpr:inst3|inst16[8]                                                                                           ; out              ;
; |main|gpr:inst3|inst16[7]                                                                                        ; |main|gpr:inst3|inst16[7]                                                                                           ; out              ;
; |main|gpr:inst3|inst16[6]                                                                                        ; |main|gpr:inst3|inst16[6]                                                                                           ; out              ;
; |main|gpr:inst3|inst16[5]                                                                                        ; |main|gpr:inst3|inst16[5]                                                                                           ; out              ;
; |main|gpr:inst3|inst16[4]                                                                                        ; |main|gpr:inst3|inst16[4]                                                                                           ; out              ;
; |main|gpr:inst3|inst16[3]                                                                                        ; |main|gpr:inst3|inst16[3]                                                                                           ; out              ;
; |main|gpr:inst3|inst16[2]                                                                                        ; |main|gpr:inst3|inst16[2]                                                                                           ; out              ;
; |main|gpr:inst3|inst16[1]                                                                                        ; |main|gpr:inst3|inst16[1]                                                                                           ; out              ;
; |main|gpr:inst3|inst16[0]                                                                                        ; |main|gpr:inst3|inst16[0]                                                                                           ; out              ;
; |main|gpr:inst3|inst25                                                                                           ; |main|gpr:inst3|inst25                                                                                              ; out0             ;
; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[11]                                                     ; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[11]                                                        ; regout           ;
; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[10]                                                     ; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[10]                                                        ; regout           ;
; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[9]                                                      ; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[9]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[8]                                                      ; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[8]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[7]                                                      ; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[7]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[6]                                                      ; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[6]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[5]                                                      ; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[5]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[4]                                                      ; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[4]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[3]                                                      ; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[3]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[2]                                                      ; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[2]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[1]                                                      ; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[1]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[0]                                                      ; |main|gpr:inst3|lpm_dff0:R0|lpm_ff:lpm_ff_component|dffs[0]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[10]                                                     ; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[10]                                                        ; regout           ;
; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[9]                                                      ; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[9]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[8]                                                      ; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[8]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[7]                                                      ; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[7]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[6]                                                      ; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[6]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[5]                                                      ; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[5]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[4]                                                      ; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[4]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[3]                                                      ; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[3]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[2]                                                      ; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[2]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[1]                                                      ; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[1]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[0]                                                      ; |main|gpr:inst3|lpm_dff0:R7|lpm_ff:lpm_ff_component|dffs[0]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[11]                                                     ; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[11]                                                        ; regout           ;
; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[10]                                                     ; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[10]                                                        ; regout           ;
; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[9]                                                      ; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[9]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[8]                                                      ; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[8]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[7]                                                      ; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[7]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[6]                                                      ; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[6]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[5]                                                      ; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[5]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[4]                                                      ; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[4]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[3]                                                      ; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[3]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[2]                                                      ; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[2]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[1]                                                      ; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[1]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[0]                                                      ; |main|gpr:inst3|lpm_dff0:R6|lpm_ff:lpm_ff_component|dffs[0]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[11]                                                     ; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[11]                                                        ; regout           ;
; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[10]                                                     ; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[10]                                                        ; regout           ;
; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[9]                                                      ; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[9]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[8]                                                      ; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[8]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[7]                                                      ; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[7]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[6]                                                      ; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[6]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[5]                                                      ; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[5]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[4]                                                      ; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[4]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[3]                                                      ; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[3]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[2]                                                      ; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[2]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[1]                                                      ; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[1]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[0]                                                      ; |main|gpr:inst3|lpm_dff0:R5|lpm_ff:lpm_ff_component|dffs[0]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[11]                                                     ; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[11]                                                        ; regout           ;
; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[10]                                                     ; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[10]                                                        ; regout           ;
; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[9]                                                      ; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[9]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[8]                                                      ; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[8]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[7]                                                      ; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[7]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[6]                                                      ; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[6]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[5]                                                      ; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[5]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[4]                                                      ; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[4]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[3]                                                      ; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[3]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[2]                                                      ; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[2]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[1]                                                      ; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[1]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[0]                                                      ; |main|gpr:inst3|lpm_dff0:R4|lpm_ff:lpm_ff_component|dffs[0]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[11]                                                     ; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[11]                                                        ; regout           ;
; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[10]                                                     ; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[10]                                                        ; regout           ;
; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[9]                                                      ; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[9]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[8]                                                      ; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[8]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[7]                                                      ; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[7]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[6]                                                      ; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[6]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[5]                                                      ; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[5]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[4]                                                      ; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[4]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[3]                                                      ; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[3]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[2]                                                      ; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[2]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[1]                                                      ; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[1]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[0]                                                      ; |main|gpr:inst3|lpm_dff0:R3|lpm_ff:lpm_ff_component|dffs[0]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[11]                                                     ; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[11]                                                        ; regout           ;
; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[10]                                                     ; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[10]                                                        ; regout           ;
; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[9]                                                      ; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[9]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[8]                                                      ; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[8]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[7]                                                      ; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[7]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[6]                                                      ; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[6]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[5]                                                      ; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[5]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[4]                                                      ; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[4]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[3]                                                      ; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[3]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[2]                                                      ; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[2]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[1]                                                      ; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[1]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[0]                                                      ; |main|gpr:inst3|lpm_dff0:R2|lpm_ff:lpm_ff_component|dffs[0]                                                         ; regout           ;
; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode1w[3]          ; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode1w[3]             ; out0             ;
; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]         ; |main|gpr:inst3|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]            ; out0             ;
; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[11]                                                     ; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[11]                                                        ; regout           ;
; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[10]                                                     ; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[10]                                                        ; regout           ;
; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[9]                                                      ; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[9]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[8]                                                      ; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[8]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[7]                                                      ; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[7]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[6]                                                      ; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[6]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[5]                                                      ; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[5]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[4]                                                      ; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[4]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[3]                                                      ; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[3]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[2]                                                      ; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[2]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[1]                                                      ; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[1]                                                         ; regout           ;
; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[0]                                                      ; |main|gpr:inst3|lpm_dff0:R1|lpm_ff:lpm_ff_component|dffs[0]                                                         ; regout           ;
; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|ram_block1a4         ; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|q_a[4]                  ; portadataout0    ;
; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|ram_block1a8         ; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|q_a[8]                  ; portadataout0    ;
; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|ram_block1a9         ; |main|rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|q_a[9]                  ; portadataout0    ;
; |main|cu:inst2|Address[7]                                                                                        ; |main|cu:inst2|Address[7]                                                                                           ; out0             ;
; |main|cu:inst2|Address[6]                                                                                        ; |main|cu:inst2|Address[6]                                                                                           ; out0             ;
; |main|cu:inst2|Address[5]                                                                                        ; |main|cu:inst2|Address[5]                                                                                           ; out0             ;
; |main|cu:inst2|Address[4]                                                                                        ; |main|cu:inst2|Address[4]                                                                                           ; out0             ;
; |main|cu:inst2|inst30[7]                                                                                         ; |main|cu:inst2|inst30[7]                                                                                            ; out0             ;
; |main|cu:inst2|inst30[6]                                                                                         ; |main|cu:inst2|inst30[6]                                                                                            ; out0             ;
; |main|cu:inst2|inst30[5]                                                                                         ; |main|cu:inst2|inst30[5]                                                                                            ; out0             ;
; |main|cu:inst2|inst30[4]                                                                                         ; |main|cu:inst2|inst30[4]                                                                                            ; out0             ;
; |main|cu:inst2|inst23[2]                                                                                         ; |main|cu:inst2|inst23[2]                                                                                            ; out              ;
; |main|cu:inst2|inst23[0]                                                                                         ; |main|cu:inst2|inst23[0]                                                                                            ; out              ;
; |main|cu:inst2|Data~12                                                                                           ; |main|cu:inst2|Data~12                                                                                              ; out0             ;
; |main|cu:inst2|Data~14                                                                                           ; |main|cu:inst2|Data~14                                                                                              ; out0             ;
; |main|cu:inst2|inst39[2]                                                                                         ; |main|cu:inst2|inst39[2]                                                                                            ; out              ;
; |main|cu:inst2|inst39[1]                                                                                         ; |main|cu:inst2|inst39[1]                                                                                            ; out              ;
; |main|cu:inst2|inst39[0]                                                                                         ; |main|cu:inst2|inst39[0]                                                                                            ; out              ;
; |main|cu:inst2|inst37[2]                                                                                         ; |main|cu:inst2|inst37[2]                                                                                            ; out              ;
; |main|cu:inst2|inst37[0]                                                                                         ; |main|cu:inst2|inst37[0]                                                                                            ; out              ;
; |main|cu:inst2|lpm_dff3:RegisterAddressDFF|lpm_ff:lpm_ff_component|dffs[2]                                       ; |main|cu:inst2|lpm_dff3:RegisterAddressDFF|lpm_ff:lpm_ff_component|dffs[2]                                          ; regout           ;
; |main|cu:inst2|lpm_dff3:RegisterAddressDFF|lpm_ff:lpm_ff_component|dffs[0]                                       ; |main|cu:inst2|lpm_dff3:RegisterAddressDFF|lpm_ff:lpm_ff_component|dffs[0]                                          ; regout           ;
; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[10]                                           ; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[10]                                              ; regout           ;
; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[9]                                            ; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[9]                                               ; regout           ;
; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[8]                                            ; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[8]                                               ; regout           ;
; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[7]                                            ; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[7]                                               ; regout           ;
; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[4]                                            ; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[4]                                               ; regout           ;
; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[3]                                            ; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[3]                                               ; regout           ;
; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[1]                                            ; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[1]                                               ; regout           ;
; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[0]                                            ; |main|cu:inst2|lpm_dff2:SuportDataDFF|lpm_ff:lpm_ff_component|dffs[0]                                               ; regout           ;
; |main|cu:inst2|lpm_dff2:DataDFF|lpm_ff:lpm_ff_component|dffs[9]                                                  ; |main|cu:inst2|lpm_dff2:DataDFF|lpm_ff:lpm_ff_component|dffs[9]                                                     ; regout           ;
; |main|cu:inst2|lpm_dff2:DataDFF|lpm_ff:lpm_ff_component|dffs[8]                                                  ; |main|cu:inst2|lpm_dff2:DataDFF|lpm_ff:lpm_ff_component|dffs[8]                                                     ; regout           ;
; |main|cu:inst2|lpm_dff2:DataDFF|lpm_ff:lpm_ff_component|dffs[5]                                                  ; |main|cu:inst2|lpm_dff2:DataDFF|lpm_ff:lpm_ff_component|dffs[5]                                                     ; regout           ;
; |main|cu:inst2|lpm_dff2:DataDFF|lpm_ff:lpm_ff_component|dffs[4]                                                  ; |main|cu:inst2|lpm_dff2:DataDFF|lpm_ff:lpm_ff_component|dffs[4]                                                     ; regout           ;
; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita4   ; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita5   ; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita5      ; sumout           ;
; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita5   ; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita6   ; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita6      ; sumout           ;
; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita6   ; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita7   ; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_comb_bita7      ; sumout           ;
; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_reg_bit1a[7] ; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7]               ; regout           ;
; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_reg_bit1a[6] ; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[6]               ; regout           ;
; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_reg_bit1a[5] ; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[5]               ; regout           ;
; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|counter_reg_bit1a[4] ; |main|cu:inst2|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4]               ; regout           ;
; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode3w[2]         ; |main|cu:inst2|lpm_decode1:inst46|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode3w[2]            ; out0             ;
; |main|cu:inst2|lpm_dff1:AddressDFF|lpm_ff:lpm_ff_component|dffs[7]                                               ; |main|cu:inst2|lpm_dff1:AddressDFF|lpm_ff:lpm_ff_component|dffs[7]                                                  ; regout           ;
; |main|cu:inst2|lpm_dff1:AddressDFF|lpm_ff:lpm_ff_component|dffs[6]                                               ; |main|cu:inst2|lpm_dff1:AddressDFF|lpm_ff:lpm_ff_component|dffs[6]                                                  ; regout           ;
; |main|cu:inst2|lpm_dff1:AddressDFF|lpm_ff:lpm_ff_component|dffs[5]                                               ; |main|cu:inst2|lpm_dff1:AddressDFF|lpm_ff:lpm_ff_component|dffs[5]                                                  ; regout           ;
; |main|cu:inst2|lpm_dff1:AddressDFF|lpm_ff:lpm_ff_component|dffs[4]                                               ; |main|cu:inst2|lpm_dff1:AddressDFF|lpm_ff:lpm_ff_component|dffs[4]                                                  ; regout           ;
; |main|cu:inst2|lpm_add_sub1:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~7           ; |main|cu:inst2|lpm_add_sub1:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~7              ; out0             ;
; |main|cu:inst2|lpm_add_sub1:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~8           ; |main|cu:inst2|lpm_add_sub1:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~8              ; out0             ;
; |main|cu:inst2|lpm_add_sub1:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~9           ; |main|cu:inst2|lpm_add_sub1:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~9              ; out0             ;
; |main|cu:inst2|lpm_add_sub1:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~10          ; |main|cu:inst2|lpm_add_sub1:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~10             ; out0             ;
; |main|cu:inst2|lpm_add_sub1:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~11          ; |main|cu:inst2|lpm_add_sub1:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~11             ; out0             ;
; |main|cu:inst2|lpm_add_sub1:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~12          ; |main|cu:inst2|lpm_add_sub1:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~12             ; out0             ;
+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 10 16:40:49 2020
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off lab_4 -c lab_4
Warning: Tcl Script File ../../../SiFO-master/Laba4(2.0)/lpm_bustri0.qip not found
    Info: set_global_assignment -name QIP_FILE "../../../SiFO-master/Laba4(2.0)/lpm_bustri0.qip"
Warning: Tcl Script File ../../../SiFO-master/Laba4(2.0)/lpm_dff2.qip not found
    Info: set_global_assignment -name QIP_FILE "../../../SiFO-master/Laba4(2.0)/lpm_dff2.qip"
Warning: Tcl Script File ../../../SiFO-master/Laba4(2.0)/lpm_counter2.qip not found
    Info: set_global_assignment -name QIP_FILE "../../../SiFO-master/Laba4(2.0)/lpm_counter2.qip"
Warning: Tcl Script File ../../../SiFO-master/Laba4(2.0)/lpm_bustri1.qip not found
    Info: set_global_assignment -name QIP_FILE "../../../SiFO-master/Laba4(2.0)/lpm_bustri1.qip"
Warning: Tcl Script File ../../../SiFO-master/Laba4(2.0)/lpm_bustri2.qip not found
    Info: set_global_assignment -name QIP_FILE "../../../SiFO-master/Laba4(2.0)/lpm_bustri2.qip"
Info: Using vector source file "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_4/main.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of main.vwf called lab_4.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      35.48 %
Info: Number of transitions in simulation is 11903
Info: Vector file main.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 161 megabytes
    Info: Processing ended: Tue Nov 10 16:40:49 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


