#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Oct 20 21:16:06 2025
# Process ID         : 3006033
# Current directory  : /home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/project2/cordic/HLS/cordic_3a_lab/cordic/cordic.runs/impl_1
# Command line       : vivado -log cordic_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source cordic_wrapper.tcl -notrace
# Log file           : /home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/project2/cordic/HLS/cordic_3a_lab/cordic/cordic.runs/impl_1/cordic_wrapper.vdi
# Journal file       : /home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/project2/cordic/HLS/cordic_3a_lab/cordic/cordic.runs/impl_1/vivado.jou
# Running On         : ieng6-307.ucsd.edu
# Platform           : Linuxmint
# Operating System   : Linux Mint 22.1
# Processor Detail   : Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz
# CPU Frequency      : 2194.843 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 8
# Host memory        : 67426 MB
# Swap memory        : 1023 MB
# Total Virtual      : 68450 MB
# Available Virtual  : 61150 MB
#-----------------------------------------------------------
source cordic_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1494.871 ; gain = 57.879 ; free physical = 46948 ; free virtual = 57879
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/project2/cordic/HLS/cordic_3a_lab/cordiccart2pol.comp/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/software/common/Xilinx_Vitis/Vivado/2024.2/data/ip'.
Command: link_design -top cordic_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/project2/cordic/HLS/cordic_3a_lab/cordic/cordic.gen/sources_1/bd/cordic/ip/cordic_axi_smc_0/cordic_axi_smc_0.dcp' for cell 'cordic_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/project2/cordic/HLS/cordic_3a_lab/cordic/cordic.gen/sources_1/bd/cordic/ip/cordic_cordiccart2pol_0_0/cordic_cordiccart2pol_0_0.dcp' for cell 'cordic_i/cordiccart2pol_0'
INFO: [Project 1-454] Reading design checkpoint '/home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/project2/cordic/HLS/cordic_3a_lab/cordic/cordic.gen/sources_1/bd/cordic/ip/cordic_processing_system7_0_0/cordic_processing_system7_0_0.dcp' for cell 'cordic_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/project2/cordic/HLS/cordic_3a_lab/cordic/cordic.gen/sources_1/bd/cordic/ip/cordic_rst_ps7_0_50M_0/cordic_rst_ps7_0_50M_0.dcp' for cell 'cordic_i/rst_ps7_0_50M'
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1763.090 ; gain = 0.000 ; free physical = 46686 ; free virtual = 57617
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/project2/cordic/HLS/cordic_3a_lab/cordic/cordic.gen/sources_1/bd/cordic/ip/cordic_processing_system7_0_0/cordic_processing_system7_0_0.xdc] for cell 'cordic_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/project2/cordic/HLS/cordic_3a_lab/cordic/cordic.gen/sources_1/bd/cordic/ip/cordic_processing_system7_0_0/cordic_processing_system7_0_0.xdc] for cell 'cordic_i/processing_system7_0/inst'
Parsing XDC File [/home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/project2/cordic/HLS/cordic_3a_lab/cordic/cordic.gen/sources_1/bd/cordic/ip/cordic_axi_smc_0/bd_0/ip/ip_1/bd_2f62_psr_aclk_0_board.xdc] for cell 'cordic_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/project2/cordic/HLS/cordic_3a_lab/cordic/cordic.gen/sources_1/bd/cordic/ip/cordic_axi_smc_0/bd_0/ip/ip_1/bd_2f62_psr_aclk_0_board.xdc] for cell 'cordic_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/project2/cordic/HLS/cordic_3a_lab/cordic/cordic.gen/sources_1/bd/cordic/ip/cordic_axi_smc_0/bd_0/ip/ip_1/bd_2f62_psr_aclk_0.xdc] for cell 'cordic_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/project2/cordic/HLS/cordic_3a_lab/cordic/cordic.gen/sources_1/bd/cordic/ip/cordic_axi_smc_0/bd_0/ip/ip_1/bd_2f62_psr_aclk_0.xdc] for cell 'cordic_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/project2/cordic/HLS/cordic_3a_lab/cordic/cordic.gen/sources_1/bd/cordic/ip/cordic_axi_smc_0/smartconnect.xdc] for cell 'cordic_i/axi_smc/inst'
Finished Parsing XDC File [/home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/project2/cordic/HLS/cordic_3a_lab/cordic/cordic.gen/sources_1/bd/cordic/ip/cordic_axi_smc_0/smartconnect.xdc] for cell 'cordic_i/axi_smc/inst'
Parsing XDC File [/home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/project2/cordic/HLS/cordic_3a_lab/cordic/cordic.gen/sources_1/bd/cordic/ip/cordic_rst_ps7_0_50M_0/cordic_rst_ps7_0_50M_0_board.xdc] for cell 'cordic_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/project2/cordic/HLS/cordic_3a_lab/cordic/cordic.gen/sources_1/bd/cordic/ip/cordic_rst_ps7_0_50M_0/cordic_rst_ps7_0_50M_0_board.xdc] for cell 'cordic_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/project2/cordic/HLS/cordic_3a_lab/cordic/cordic.gen/sources_1/bd/cordic/ip/cordic_rst_ps7_0_50M_0/cordic_rst_ps7_0_50M_0.xdc] for cell 'cordic_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/project2/cordic/HLS/cordic_3a_lab/cordic/cordic.gen/sources_1/bd/cordic/ip/cordic_rst_ps7_0_50M_0/cordic_rst_ps7_0_50M_0.xdc] for cell 'cordic_i/rst_ps7_0_50M/U0'
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1999.617 ; gain = 0.000 ; free physical = 46557 ; free virtual = 57488
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1999.617 ; gain = 472.027 ; free physical = 46557 ; free virtual = 57488
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2118.414 ; gain = 118.797 ; free physical = 46505 ; free virtual = 57436

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1f0e6d229

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2473.367 ; gain = 354.953 ; free physical = 46099 ; free virtual = 57045

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1f0e6d229

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2807.258 ; gain = 0.000 ; free physical = 45754 ; free virtual = 56699

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1f0e6d229

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2807.258 ; gain = 0.000 ; free physical = 45754 ; free virtual = 56699
Phase 1 Initialization | Checksum: 1f0e6d229

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2807.258 ; gain = 0.000 ; free physical = 45754 ; free virtual = 56699

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1f0e6d229

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2807.258 ; gain = 0.000 ; free physical = 45754 ; free virtual = 56699

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1f0e6d229

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2807.258 ; gain = 0.000 ; free physical = 45754 ; free virtual = 56699
Phase 2 Timer Update And Timing Data Collection | Checksum: 1f0e6d229

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2807.258 ; gain = 0.000 ; free physical = 45754 ; free virtual = 56699

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 10 inverter(s) to 31 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: e8f60ccd

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2807.258 ; gain = 0.000 ; free physical = 45754 ; free virtual = 56699
Retarget | Checksum: e8f60ccd
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 45 cells
INFO: [Opt 31-1021] In phase Retarget, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
Phase 4 Constant propagation | Checksum: f74b071b

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2807.258 ; gain = 0.000 ; free physical = 45754 ; free virtual = 56699
Constant propagation | Checksum: f74b071b
INFO: [Opt 31-389] Phase Constant propagation created 14 cells and removed 81 cells
INFO: [Opt 31-1021] In phase Constant propagation, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2807.258 ; gain = 0.000 ; free physical = 45753 ; free virtual = 56699
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2807.258 ; gain = 0.000 ; free physical = 45753 ; free virtual = 56699
Phase 5 Sweep | Checksum: b716c044

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2807.258 ; gain = 0.000 ; free physical = 45753 ; free virtual = 56699
Sweep | Checksum: b716c044
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 101 cells
INFO: [Opt 31-1021] In phase Sweep, 25 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: b716c044

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.8 . Memory (MB): peak = 2839.273 ; gain = 32.016 ; free physical = 45753 ; free virtual = 56699
BUFG optimization | Checksum: b716c044
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: b716c044

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2839.273 ; gain = 32.016 ; free physical = 45753 ; free virtual = 56699
Shift Register Optimization | Checksum: b716c044
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1150fe45e

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2839.273 ; gain = 32.016 ; free physical = 45753 ; free virtual = 56699
Post Processing Netlist | Checksum: 1150fe45e
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b719abe6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2839.273 ; gain = 32.016 ; free physical = 45753 ; free virtual = 56699

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2839.273 ; gain = 0.000 ; free physical = 45753 ; free virtual = 56699
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b719abe6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2839.273 ; gain = 32.016 ; free physical = 45753 ; free virtual = 56699
Phase 9 Finalization | Checksum: 1b719abe6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2839.273 ; gain = 32.016 ; free physical = 45753 ; free virtual = 56699
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              45  |                                             20  |
|  Constant propagation         |              14  |              81  |                                             20  |
|  Sweep                        |               0  |             101  |                                             25  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             20  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b719abe6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2839.273 ; gain = 32.016 ; free physical = 45753 ; free virtual = 56699

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b719abe6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2839.273 ; gain = 0.000 ; free physical = 45753 ; free virtual = 56699

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b719abe6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2839.273 ; gain = 0.000 ; free physical = 45753 ; free virtual = 56699

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2839.273 ; gain = 0.000 ; free physical = 45753 ; free virtual = 56699
Ending Netlist Obfuscation Task | Checksum: 1b719abe6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2839.273 ; gain = 0.000 ; free physical = 45753 ; free virtual = 56699
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2839.273 ; gain = 839.656 ; free physical = 45753 ; free virtual = 56699
INFO: [Vivado 12-24828] Executing command : report_drc -file cordic_wrapper_drc_opted.rpt -pb cordic_wrapper_drc_opted.pb -rpx cordic_wrapper_drc_opted.rpx
Command: report_drc -file cordic_wrapper_drc_opted.rpt -pb cordic_wrapper_drc_opted.pb -rpx cordic_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/project2/cordic/HLS/cordic_3a_lab/cordic/cordic.runs/impl_1/cordic_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2891.805 ; gain = 0.000 ; free physical = 45717 ; free virtual = 56663
Wrote PlaceDB: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2891.805 ; gain = 0.000 ; free physical = 45726 ; free virtual = 56673
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2891.805 ; gain = 0.000 ; free physical = 45726 ; free virtual = 56673
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2891.805 ; gain = 0.000 ; free physical = 45726 ; free virtual = 56673
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2891.805 ; gain = 0.000 ; free physical = 45725 ; free virtual = 56673
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2891.805 ; gain = 0.000 ; free physical = 45724 ; free virtual = 56672
Write Physdb Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2891.805 ; gain = 0.000 ; free physical = 45724 ; free virtual = 56673
INFO: [Common 17-1381] The checkpoint '/home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/project2/cordic/HLS/cordic_3a_lab/cordic/cordic.runs/impl_1/cordic_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2937.367 ; gain = 0.000 ; free physical = 45680 ; free virtual = 56628
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c77e8ad6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2937.367 ; gain = 0.000 ; free physical = 45680 ; free virtual = 56628
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2937.367 ; gain = 0.000 ; free physical = 45680 ; free virtual = 56628

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cc33f279

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2937.367 ; gain = 0.000 ; free physical = 45680 ; free virtual = 56629

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f1e55c1f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2976.410 ; gain = 39.043 ; free physical = 45678 ; free virtual = 56628

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f1e55c1f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2976.410 ; gain = 39.043 ; free physical = 45678 ; free virtual = 56628
Phase 1 Placer Initialization | Checksum: f1e55c1f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2976.410 ; gain = 39.043 ; free physical = 45678 ; free virtual = 56628

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 122d59461

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2976.410 ; gain = 39.043 ; free physical = 45701 ; free virtual = 56651

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 10b3ddd99

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2976.410 ; gain = 39.043 ; free physical = 45700 ; free virtual = 56651

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 10b3ddd99

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2976.410 ; gain = 39.043 ; free physical = 45700 ; free virtual = 56651

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1fdb7a4fa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2984.414 ; gain = 47.047 ; free physical = 45721 ; free virtual = 56672

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 21d80135b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2984.414 ; gain = 47.047 ; free physical = 45720 ; free virtual = 56671

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 88 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 24 nets or LUTs. Breaked 0 LUT, combined 24 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2984.414 ; gain = 0.000 ; free physical = 45716 ; free virtual = 56670

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             24  |                    24  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             24  |                    24  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 18459d95a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2984.414 ; gain = 47.047 ; free physical = 45716 ; free virtual = 56670
Phase 2.5 Global Place Phase2 | Checksum: 14d8b5468

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2984.414 ; gain = 47.047 ; free physical = 45716 ; free virtual = 56671
Phase 2 Global Placement | Checksum: 14d8b5468

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2984.414 ; gain = 47.047 ; free physical = 45716 ; free virtual = 56671

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f933ae94

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2984.414 ; gain = 47.047 ; free physical = 45716 ; free virtual = 56671

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c6d22606

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2984.414 ; gain = 47.047 ; free physical = 45716 ; free virtual = 56671

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18affe69c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2984.414 ; gain = 47.047 ; free physical = 45716 ; free virtual = 56671

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e2caa57a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2984.414 ; gain = 47.047 ; free physical = 45716 ; free virtual = 56671

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 13053b779

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2984.414 ; gain = 47.047 ; free physical = 45713 ; free virtual = 56668

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: a8e69e5d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2984.414 ; gain = 47.047 ; free physical = 45711 ; free virtual = 56666

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 10113defb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2984.414 ; gain = 47.047 ; free physical = 45711 ; free virtual = 56666
Phase 3 Detail Placement | Checksum: 10113defb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2984.414 ; gain = 47.047 ; free physical = 45711 ; free virtual = 56666

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ae04d048

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=13.340 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 232460119

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2984.414 ; gain = 0.000 ; free physical = 45709 ; free virtual = 56664
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1c73dcf37

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2984.414 ; gain = 0.000 ; free physical = 45709 ; free virtual = 56664
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ae04d048

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2984.414 ; gain = 47.047 ; free physical = 45709 ; free virtual = 56664

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.340. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 143e06d63

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2984.414 ; gain = 47.047 ; free physical = 45709 ; free virtual = 56664

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2984.414 ; gain = 47.047 ; free physical = 45709 ; free virtual = 56664
Phase 4.1 Post Commit Optimization | Checksum: 143e06d63

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2984.414 ; gain = 47.047 ; free physical = 45709 ; free virtual = 56664

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 143e06d63

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2984.414 ; gain = 47.047 ; free physical = 45709 ; free virtual = 56664

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 143e06d63

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2984.414 ; gain = 47.047 ; free physical = 45709 ; free virtual = 56664
Phase 4.3 Placer Reporting | Checksum: 143e06d63

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2984.414 ; gain = 47.047 ; free physical = 45709 ; free virtual = 56664

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2984.414 ; gain = 0.000 ; free physical = 45709 ; free virtual = 56664

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2984.414 ; gain = 47.047 ; free physical = 45709 ; free virtual = 56664
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16559be35

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2984.414 ; gain = 47.047 ; free physical = 45709 ; free virtual = 56664
Ending Placer Task | Checksum: f91bfef9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2984.414 ; gain = 47.047 ; free physical = 45709 ; free virtual = 56664
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2984.414 ; gain = 92.609 ; free physical = 45709 ; free virtual = 56664
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file cordic_wrapper_utilization_placed.rpt -pb cordic_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file cordic_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2984.414 ; gain = 0.000 ; free physical = 45691 ; free virtual = 56646
INFO: [Vivado 12-24828] Executing command : report_io -file cordic_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2984.414 ; gain = 0.000 ; free physical = 45685 ; free virtual = 56640
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2984.414 ; gain = 0.000 ; free physical = 45685 ; free virtual = 56640
Wrote PlaceDB: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2984.414 ; gain = 0.000 ; free physical = 45687 ; free virtual = 56644
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2984.414 ; gain = 0.000 ; free physical = 45689 ; free virtual = 56647
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2984.414 ; gain = 0.000 ; free physical = 45689 ; free virtual = 56646
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2984.414 ; gain = 0.000 ; free physical = 45688 ; free virtual = 56646
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2984.414 ; gain = 0.000 ; free physical = 45682 ; free virtual = 56641
Write Physdb Complete: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2984.414 ; gain = 0.000 ; free physical = 45683 ; free virtual = 56642
INFO: [Common 17-1381] The checkpoint '/home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/project2/cordic/HLS/cordic_3a_lab/cordic/cordic.runs/impl_1/cordic_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2984.414 ; gain = 0.000 ; free physical = 45677 ; free virtual = 56634
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 13.340 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2984.414 ; gain = 0.000 ; free physical = 45677 ; free virtual = 56634
Wrote PlaceDB: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2984.414 ; gain = 0.000 ; free physical = 45678 ; free virtual = 56636
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2984.414 ; gain = 0.000 ; free physical = 45678 ; free virtual = 56637
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2984.414 ; gain = 0.000 ; free physical = 45678 ; free virtual = 56637
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2984.414 ; gain = 0.000 ; free physical = 45678 ; free virtual = 56637
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2984.414 ; gain = 0.000 ; free physical = 45678 ; free virtual = 56638
Write Physdb Complete: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2984.414 ; gain = 0.000 ; free physical = 45678 ; free virtual = 56638
INFO: [Common 17-1381] The checkpoint '/home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/project2/cordic/HLS/cordic_3a_lab/cordic/cordic.runs/impl_1/cordic_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 55607d4f ConstDB: 0 ShapeSum: 8dc20eba RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: f85dc637 | NumContArr: 6797bca9 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2e547781a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 3018.355 ; gain = 33.941 ; free physical = 45568 ; free virtual = 56528

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2e547781a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 3018.355 ; gain = 33.941 ; free physical = 45568 ; free virtual = 56528

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2e547781a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 3018.355 ; gain = 33.941 ; free physical = 45568 ; free virtual = 56528
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2d14133b8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 3063.434 ; gain = 79.020 ; free physical = 45538 ; free virtual = 56498
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.336 | TNS=0.000  | WHS=-0.147 | THS=-17.537|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1501
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1501
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2eec15cad

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 3063.434 ; gain = 79.020 ; free physical = 45534 ; free virtual = 56494

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2eec15cad

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 3063.434 ; gain = 79.020 ; free physical = 45534 ; free virtual = 56494

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 34755013c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 3063.434 ; gain = 79.020 ; free physical = 45534 ; free virtual = 56494
Phase 4 Initial Routing | Checksum: 34755013c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 3063.434 ; gain = 79.020 ; free physical = 45534 ; free virtual = 56494

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.907 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 24f376fea

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 3063.434 ; gain = 79.020 ; free physical = 45534 ; free virtual = 56494

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.907 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 25edebdaa

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 3063.434 ; gain = 79.020 ; free physical = 45534 ; free virtual = 56494
Phase 5 Rip-up And Reroute | Checksum: 25edebdaa

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 3063.434 ; gain = 79.020 ; free physical = 45534 ; free virtual = 56494

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 25edebdaa

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 3063.434 ; gain = 79.020 ; free physical = 45534 ; free virtual = 56494

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 25edebdaa

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 3063.434 ; gain = 79.020 ; free physical = 45534 ; free virtual = 56494
Phase 6 Delay and Skew Optimization | Checksum: 25edebdaa

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 3063.434 ; gain = 79.020 ; free physical = 45534 ; free virtual = 56494

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.056 | TNS=0.000  | WHS=0.104  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 25c0fd905

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 3063.434 ; gain = 79.020 ; free physical = 45534 ; free virtual = 56494
Phase 7 Post Hold Fix | Checksum: 25c0fd905

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 3063.434 ; gain = 79.020 ; free physical = 45534 ; free virtual = 56494

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.168065 %
  Global Horizontal Routing Utilization  = 0.199544 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 25c0fd905

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 3063.434 ; gain = 79.020 ; free physical = 45534 ; free virtual = 56494

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 25c0fd905

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 3063.434 ; gain = 79.020 ; free physical = 45534 ; free virtual = 56494

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1e148b723

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 3063.434 ; gain = 79.020 ; free physical = 45534 ; free virtual = 56494

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1e148b723

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 3063.434 ; gain = 79.020 ; free physical = 45534 ; free virtual = 56494

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.056 | TNS=0.000  | WHS=0.104  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1e148b723

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 3063.434 ; gain = 79.020 ; free physical = 45534 ; free virtual = 56495
Total Elapsed time in route_design: 29.61 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 169b14ae3

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 3063.434 ; gain = 79.020 ; free physical = 45534 ; free virtual = 56495
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 169b14ae3

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 3063.434 ; gain = 79.020 ; free physical = 45534 ; free virtual = 56495

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 3063.434 ; gain = 79.020 ; free physical = 45534 ; free virtual = 56495
INFO: [Vivado 12-24828] Executing command : report_drc -file cordic_wrapper_drc_routed.rpt -pb cordic_wrapper_drc_routed.pb -rpx cordic_wrapper_drc_routed.rpx
Command: report_drc -file cordic_wrapper_drc_routed.rpt -pb cordic_wrapper_drc_routed.pb -rpx cordic_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/project2/cordic/HLS/cordic_3a_lab/cordic/cordic.runs/impl_1/cordic_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file cordic_wrapper_methodology_drc_routed.rpt -pb cordic_wrapper_methodology_drc_routed.pb -rpx cordic_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file cordic_wrapper_methodology_drc_routed.rpt -pb cordic_wrapper_methodology_drc_routed.pb -rpx cordic_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/project2/cordic/HLS/cordic_3a_lab/cordic/cordic.runs/impl_1/cordic_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file cordic_wrapper_timing_summary_routed.rpt -pb cordic_wrapper_timing_summary_routed.pb -rpx cordic_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file cordic_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file cordic_wrapper_route_status.rpt -pb cordic_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file cordic_wrapper_bus_skew_routed.rpt -pb cordic_wrapper_bus_skew_routed.pb -rpx cordic_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file cordic_wrapper_power_routed.rpt -pb cordic_wrapper_power_summary_routed.pb -rpx cordic_wrapper_power_routed.rpx
Command: report_power -file cordic_wrapper_power_routed.rpt -pb cordic_wrapper_power_summary_routed.pb -rpx cordic_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
118 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file cordic_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3222.457 ; gain = 159.023 ; free physical = 45414 ; free virtual = 56376
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3222.457 ; gain = 0.000 ; free physical = 45414 ; free virtual = 56376
Wrote PlaceDB: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3222.457 ; gain = 0.000 ; free physical = 45411 ; free virtual = 56374
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3222.457 ; gain = 0.000 ; free physical = 45412 ; free virtual = 56376
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3222.457 ; gain = 0.000 ; free physical = 45411 ; free virtual = 56375
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3222.457 ; gain = 0.000 ; free physical = 45411 ; free virtual = 56376
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3222.457 ; gain = 0.000 ; free physical = 45410 ; free virtual = 56375
Write Physdb Complete: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3222.457 ; gain = 0.000 ; free physical = 45410 ; free virtual = 56375
INFO: [Common 17-1381] The checkpoint '/home/linux/ieng6/students/162/mak025/Read_the_docs/project_files/project2/cordic/HLS/cordic_3a_lab/cordic/cordic.runs/impl_1/cordic_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force cordic_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./cordic_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
130 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3485.996 ; gain = 231.523 ; free physical = 45076 ; free virtual = 56047
INFO: [Common 17-206] Exiting Vivado at Mon Oct 20 21:18:05 2025...
