# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
REF_CLK(R)->ALU_CLK(R)	10.283   */0.127         */0.187         U0_ALU/\ALU_OUT_reg[0] /D    1
REF_CLK(R)->ALU_CLK(R)	10.115   */2.117         */0.360         U0_ALU/\ALU_OUT_reg[15] /D    1
REF_CLK(R)->ALU_CLK(R)	10.086   */2.212         */0.386         U0_ALU/\ALU_OUT_reg[1] /D    1
REF_CLK(R)->ALU_CLK(R)	10.114   */2.332         */0.361         U0_ALU/\ALU_OUT_reg[14] /D    1
REF_CLK(R)->ALU_CLK(R)	10.115   */2.746         */0.359         U0_ALU/\ALU_OUT_reg[13] /D    1
REF_CLK(R)->ALU_CLK(R)	10.115   */3.079         */0.360         U0_ALU/\ALU_OUT_reg[12] /D    1
REF_CLK(R)->ALU_CLK(R)	10.108   */3.391         */0.366         U0_ALU/\ALU_OUT_reg[11] /D    1
REF_CLK(R)->ALU_CLK(R)	10.092   */3.508         */0.380         U0_ALU/\ALU_OUT_reg[2] /D    1
REF_CLK(R)->ALU_CLK(R)	10.115   */3.535         */0.360         U0_ALU/\ALU_OUT_reg[10] /D    1
REF_CLK(R)->ALU_CLK(R)	10.105   */3.869         */0.369         U0_ALU/\ALU_OUT_reg[8] /D    1
REF_CLK(R)->ALU_CLK(R)	10.110   */3.900         */0.364         U0_ALU/\ALU_OUT_reg[9] /D    1
REF_CLK(R)->ALU_CLK(R)	10.095   */4.000         */0.379         U0_ALU/\ALU_OUT_reg[7] /D    1
REF_CLK(R)->ALU_CLK(R)	10.092   */4.391         */0.381         U0_ALU/\ALU_OUT_reg[6] /D    1
REF_CLK(R)->ALU_CLK(R)	10.093   */4.609         */0.379         U0_ALU/\ALU_OUT_reg[3] /D    1
REF_CLK(R)->ALU_CLK(R)	10.086   */4.945         */0.387         U0_ALU/\ALU_OUT_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	10.066   */5.115         */0.377         U0_RegFile/\RdData_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.064   */5.135         */0.379         U0_RegFile/\RdData_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.063   */5.136         */0.381         U0_RegFile/\RdData_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.068   */5.141         */0.377         U0_RegFile/\RdData_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	10.066   */5.157         */0.377         U0_RegFile/\RdData_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.068   */5.176         */0.377         U0_RegFile/\RdData_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	10.066   */5.187         */0.379         U0_RegFile/\RdData_reg[6] /D    1
@(R)->ALU_CLK(R)	9.474    5.209/*         0.333/*         U0_ALU/\ALU_OUT_reg[13] /RN    1
@(R)->ALU_CLK(R)	9.474    5.209/*         0.333/*         U0_ALU/\ALU_OUT_reg[12] /RN    1
@(R)->ALU_CLK(R)	9.474    5.209/*         0.333/*         U0_ALU/\ALU_OUT_reg[15] /RN    1
@(R)->ALU_CLK(R)	9.474    5.209/*         0.333/*         U0_ALU/\ALU_OUT_reg[14] /RN    1
REF_CLK(R)->REF_CLK(R)	10.068   */5.232         */0.377         U0_RegFile/\RdData_reg[7] /D    1
REF_CLK(R)->ALU_CLK(R)	10.092   */5.466         */0.381         U0_ALU/\ALU_OUT_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	10.041   */5.664         */0.394         U0_RegFile/\regArr_reg[10][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.040   */5.667         */0.394         U0_RegFile/\regArr_reg[10][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.038   */5.667         */0.391         U0_RegFile/\regArr_reg[10][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.030   */5.670         */0.399         U0_RegFile/\regArr_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.020   */5.674         */0.410         U0_RegFile/\regArr_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.039   */5.676         */0.390         U0_RegFile/\regArr_reg[10][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.044   */5.677         */0.392         U0_RegFile/\regArr_reg[10][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.039   */5.680         */0.390         U0_RegFile/\regArr_reg[10][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.029   */5.683         */0.410         U0_RegFile/\regArr_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.044   */5.687         */0.389         U0_RegFile/\regArr_reg[10][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.046   */5.688         */0.389         U0_RegFile/\regArr_reg[10][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.029   */5.695         */0.392         U0_RegFile/\regArr_reg[12][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.037   */5.697         */0.396         U0_RegFile/\regArr_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.034   */5.699         */0.395         U0_RegFile/\regArr_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.037   */5.699         */0.395         U0_RegFile/\regArr_reg[12][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.048   */5.701         */0.391         U0_RegFile/\regArr_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.054   */5.702         */0.389         U0_RegFile/\regArr_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.042   */5.705         */0.394         U0_RegFile/\regArr_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.048   */5.706         */0.391         U0_RegFile/\regArr_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.041   */5.712         */0.393         U0_RegFile/\regArr_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.046   */5.712         */0.389         U0_RegFile/\regArr_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.049   */5.712         */0.390         U0_RegFile/\regArr_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.048   */5.713         */0.391         U0_RegFile/\regArr_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.040   */5.713         */0.394         U0_RegFile/\regArr_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.043   */5.713         */0.392         U0_RegFile/\regArr_reg[12][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.050   */5.714         */0.393         U0_RegFile/\regArr_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.044   */5.715         */0.392         U0_RegFile/\regArr_reg[8][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.037   */5.717         */0.390         U0_RegFile/\regArr_reg[12][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.039   */5.718         */0.389         U0_RegFile/\regArr_reg[12][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.038   */5.718         */0.389         U0_RegFile/\regArr_reg[12][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.054   */5.719         */0.391         U0_RegFile/\regArr_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.040   */5.720         */0.390         U0_RegFile/\regArr_reg[8][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.040   */5.720         */0.389         U0_RegFile/\regArr_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.042   */5.720         */0.392         U0_RegFile/\regArr_reg[8][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.048   */5.722         */0.394         U0_RegFile/\regArr_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.043   */5.722         */0.392         U0_RegFile/\regArr_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.025   */5.724         */0.392         U0_RegFile/\regArr_reg[14][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.044   */5.725         */0.389         U0_RegFile/\regArr_reg[12][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.049   */5.727         */0.390         U0_RegFile/\regArr_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.045   */5.728         */0.389         U0_RegFile/\regArr_reg[8][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.029   */5.728         */0.392         U0_RegFile/\regArr_reg[14][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.046   */5.728         */0.389         U0_RegFile/\regArr_reg[8][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.047   */5.731         */0.388         U0_RegFile/\regArr_reg[12][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.053   */5.732         */0.390         U0_RegFile/\regArr_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.045   */5.732         */0.389         U0_RegFile/\regArr_reg[8][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.041   */5.733         */0.388         U0_RegFile/\regArr_reg[8][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.042   */5.733         */0.386         U0_RegFile/\regArr_reg[8][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.050   */5.735         */0.390         U0_RegFile/\regArr_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.054   */5.735         */0.389         U0_RegFile/\regArr_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.035   */5.736         */0.391         U0_RegFile/\regArr_reg[14][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.052   */5.737         */0.390         U0_RegFile/\regArr_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.056   */5.738         */0.387         U0_RegFile/\regArr_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.035   */5.738         */0.393         U0_RegFile/\regArr_reg[14][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.053   */5.738         */0.389         U0_RegFile/\regArr_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.050   */5.740         */0.389         U0_RegFile/\regArr_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.054   */5.742         */0.388         U0_RegFile/\regArr_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.055   */5.743         */0.389         U0_RegFile/\regArr_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.042   */5.748         */0.390         U0_RegFile/\regArr_reg[14][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.041   */5.748         */0.391         U0_RegFile/\regArr_reg[14][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.036   */5.749         */0.389         U0_RegFile/\regArr_reg[14][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.039   */5.752         */0.389         U0_RegFile/\regArr_reg[14][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.118   */5.762         */0.316         U0_RegFile/\regArr_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.196   5.773/*         0.234/*         U0_RegFile/\regArr_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.205   5.786/*         0.230/*         U0_RegFile/\regArr_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.034   */5.843         */0.393         U0_RegFile/\regArr_reg[9][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.040   */5.851         */0.396         U0_RegFile/\regArr_reg[11][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.043   */5.854         */0.393         U0_RegFile/\regArr_reg[9][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.042   */5.856         */0.391         U0_RegFile/\regArr_reg[9][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.034   */5.857         */0.389         U0_RegFile/\regArr_reg[13][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.022   */5.857         */0.391         U0_RegFile/\regArr_reg[15][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.039   */5.860         */0.390         U0_RegFile/\regArr_reg[9][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.038   */5.860         */0.392         U0_RegFile/\regArr_reg[11][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.040   */5.861         */0.393         U0_RegFile/\regArr_reg[13][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.041   */5.861         */0.388         U0_RegFile/\regArr_reg[9][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.033   */5.861         */0.389         U0_RegFile/\regArr_reg[13][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.041   */5.866         */0.388         U0_RegFile/\regArr_reg[9][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.040   */5.866         */0.392         U0_RegFile/\regArr_reg[15][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.039   */5.867         */0.390         U0_RegFile/\regArr_reg[13][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.042   */5.869         */0.392         U0_RegFile/\regArr_reg[11][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.036   */5.871         */0.390         U0_RegFile/\regArr_reg[15][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.043   */5.871         */0.389         U0_RegFile/\regArr_reg[13][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.045   */5.871         */0.389         U0_RegFile/\regArr_reg[13][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.045   */5.872         */0.389         U0_RegFile/\regArr_reg[9][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.045   */5.874         */0.390         U0_RegFile/\regArr_reg[13][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.045   */5.876         */0.390         U0_RegFile/\regArr_reg[15][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.048   */5.876         */0.387         U0_RegFile/\regArr_reg[9][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.040   */5.876         */0.388         U0_RegFile/\regArr_reg[11][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.041   */5.878         */0.389         U0_RegFile/\regArr_reg[11][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.037   */5.878         */0.387         U0_RegFile/\regArr_reg[15][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.043   */5.878         */0.391         U0_RegFile/\regArr_reg[15][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.046   */5.879         */0.388         U0_RegFile/\regArr_reg[13][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.043   */5.881         */0.389         U0_RegFile/\regArr_reg[15][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.041   */5.881         */0.387         U0_RegFile/\regArr_reg[11][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.047   */5.884         */0.388         U0_RegFile/\regArr_reg[11][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.046   */5.885         */0.388         U0_RegFile/\regArr_reg[15][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.047   */5.885         */0.388         U0_RegFile/\regArr_reg[11][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.046   */6.030         */0.395         U0_RegFile/\regArr_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.037   */6.033         */0.392         U0_RegFile/\regArr_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.047   */6.043         */0.393         U0_RegFile/\regArr_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.047   */6.046         */0.393         U0_RegFile/\regArr_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.051   */6.046         */0.392         U0_RegFile/\regArr_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.053   */6.049         */0.390         U0_RegFile/\regArr_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.036   */6.053         */0.393         U0_RegFile/\regArr_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.028   */6.054         */0.410         U0_RegFile/\regArr_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.054   */6.058         */0.389         U0_RegFile/\regArr_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.054   */6.064         */0.388         U0_RegFile/\regArr_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.042   */6.066         */0.392         U0_RegFile/\regArr_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.047   */6.066         */0.391         U0_RegFile/\regArr_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.051   */6.071         */0.392         U0_RegFile/\regArr_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.039   */6.074         */0.390         U0_RegFile/\regArr_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.041   */6.076         */0.388         U0_RegFile/\regArr_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.042   */6.076         */0.388         U0_RegFile/\regArr_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.043   */6.077         */0.387         U0_RegFile/\regArr_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.046   */6.079         */0.389         U0_RegFile/\regArr_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.050   */6.080         */0.390         U0_RegFile/\regArr_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.051   */6.081         */0.390         U0_RegFile/\regArr_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.047   */6.082         */0.390         U0_RegFile/\regArr_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.048   */6.087         */0.388         U0_RegFile/\regArr_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.049   */6.088         */0.387         U0_RegFile/\regArr_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.052   */6.089         */0.387         U0_RegFile/\regArr_reg[3][6] /D    1
@(R)->ALU_CLK(R)	9.471    6.094/*         0.335/*         U0_ALU/\ALU_OUT_reg[7] /RN    1
@(R)->ALU_CLK(R)	9.472    6.094/*         0.335/*         U0_ALU/\ALU_OUT_reg[9] /RN    1
@(R)->ALU_CLK(R)	9.472    6.095/*         0.335/*         U0_ALU/\ALU_OUT_reg[8] /RN    1
@(R)->ALU_CLK(R)	9.472    6.095/*         0.335/*         U0_ALU/\ALU_OUT_reg[11] /RN    1
@(R)->ALU_CLK(R)	9.472    6.095/*         0.335/*         U0_ALU/\ALU_OUT_reg[10] /RN    1
@(R)->ALU_CLK(R)	9.471    6.095/*         0.335/*         U0_ALU/\ALU_OUT_reg[4] /RN    1
@(R)->ALU_CLK(R)	9.471    6.096/*         0.335/*         U0_ALU/\ALU_OUT_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.104   */6.114         */0.307         U0_RegFile/\regArr_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.140   */6.139         */0.305         U0_RegFile/\regArr_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.146   */6.155         */0.299         U0_RegFile/\regArr_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.187   */6.163         */0.248         U0_RegFile/\regArr_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.169   */6.165         */0.242         U0_RegFile/\regArr_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.070   6.167/*         0.351/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.071   6.168/*         0.351/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.070   6.168/*         0.351/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.070   6.168/*         0.351/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.070   6.168/*         0.351/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.070   6.168/*         0.351/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.070   6.169/*         0.351/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.070   6.169/*         0.350/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.072   6.169/*         0.351/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.070   6.170/*         0.350/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.071   6.171/*         0.350/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.074   6.171/*         0.350/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.071   6.172/*         0.350/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.071   6.172/*         0.350/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.071   6.172/*         0.350/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.079   6.179/*         0.350/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.079   6.179/*         0.350/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.079   6.179/*         0.350/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.079   6.180/*         0.350/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.078   6.180/*         0.350/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.078   6.180/*         0.350/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.079   6.180/*         0.350/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.079   6.180/*         0.350/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.079   6.180/*         0.350/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.079   6.180/*         0.350/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.079   6.181/*         0.350/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.080   6.181/*         0.350/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.080   6.181/*         0.350/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.185   */6.181         */0.242         U0_RegFile/\regArr_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.081   6.183/*         0.350/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.081   6.183/*         0.350/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.080   6.183/*         0.350/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.183   */6.183         */0.242         U0_RegFile/\regArr_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.081   6.183/*         0.350/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.081   6.183/*         0.350/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.080   6.184/*         0.350/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.082   6.184/*         0.350/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.081   6.184/*         0.350/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.081   6.184/*         0.350/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.082   6.185/*         0.349/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.082   6.186/*         0.349/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.080   6.187/*         0.350/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.082   6.187/*         0.349/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.081   6.188/*         0.349/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.082   6.189/*         0.349/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.082   6.190/*         0.349/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.189   */6.190         */0.239         U0_RegFile/\regArr_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.079   6.191/*         0.349/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.078   6.193/*         0.349/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.077   6.196/*         0.349/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.077   6.198/*         0.349/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.077   6.201/*         0.349/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.078   6.207/*         0.348/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.063   6.209/*         0.360/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /RN    1
REF_CLK(R)->REF_CLK(R)	10.079   6.213/*         0.348/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.063   6.213/*         0.360/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /RN    1
REF_CLK(R)->REF_CLK(R)	10.075   6.213/*         0.348/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.078   6.214/*         0.348/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.079   6.217/*         0.348/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.079   6.217/*         0.348/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.079   6.218/*         0.348/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.081   6.219/*         0.348/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.075   6.219/*         0.348/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.074   6.220/*         0.348/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.074   6.220/*         0.348/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.075   6.220/*         0.348/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.063   6.222/*         0.360/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[12] /RN    1
REF_CLK(R)->REF_CLK(R)	10.063   6.228/*         0.360/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /RN    1
REF_CLK(R)->REF_CLK(R)	10.064   6.440/*         0.349/*         U0_RegFile/\regArr_reg[15][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.069   6.445/*         0.348/*         U0_RegFile/\regArr_reg[14][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.073   6.449/*         0.348/*         U0_RegFile/\regArr_reg[12][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.074   6.450/*         0.347/*         U0_RegFile/\regArr_reg[14][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.075   6.451/*         0.347/*         U0_RegFile/\regArr_reg[13][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.076   6.453/*         0.347/*         U0_RegFile/\regArr_reg[13][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.078   6.454/*         0.347/*         U0_RegFile/\regArr_reg[14][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.077   6.454/*         0.347/*         U0_RegFile/\regArr_reg[15][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.080   6.455/*         0.347/*         U0_RegFile/\regArr_reg[12][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.078   6.460/*         0.347/*         U0_RegFile/\regArr_reg[14][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.080   6.460/*         0.347/*         U0_RegFile/\regArr_reg[15][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.080   6.462/*         0.347/*         U0_RegFile/\regArr_reg[14][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.080   6.463/*         0.347/*         U0_RegFile/\regArr_reg[14][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.081   6.463/*         0.347/*         U0_RegFile/\regArr_reg[12][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.087   6.464/*         0.347/*         U0_RegFile/\regArr_reg[15][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.087   6.464/*         0.347/*         U0_RegFile/\regArr_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.087   6.464/*         0.347/*         U0_RegFile/\regArr_reg[15][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.087   6.465/*         0.347/*         U0_RegFile/\regArr_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.087   6.465/*         0.347/*         U0_RegFile/\regArr_reg[13][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.088   6.465/*         0.347/*         U0_RegFile/\regArr_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.088   6.466/*         0.347/*         U0_RegFile/\regArr_reg[15][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.088   6.466/*         0.347/*         U0_RegFile/\regArr_reg[13][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.086   6.469/*         0.347/*         U0_RegFile/\regArr_reg[13][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.086   6.469/*         0.347/*         U0_RegFile/\regArr_reg[12][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.086   6.469/*         0.347/*         U0_RegFile/\regArr_reg[15][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.087   6.470/*         0.347/*         U0_RegFile/\regArr_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.086   6.470/*         0.347/*         U0_RegFile/\regArr_reg[12][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.085   6.471/*         0.347/*         U0_RegFile/\regArr_reg[14][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.086   6.475/*         0.347/*         U0_RegFile/\regArr_reg[13][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.085   6.476/*         0.347/*         U0_RegFile/\regArr_reg[14][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.083   6.477/*         0.347/*         U0_RegFile/\regArr_reg[13][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.085   6.479/*         0.347/*         U0_RegFile/\regArr_reg[15][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.039   */6.557         */0.389         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.037   */6.557         */0.392         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.032   */6.560         */0.390         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.036   */6.562         */0.390         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.035   */6.565         */0.386         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.034   */6.565         */0.389         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.032   */6.569         */0.388         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.035   */6.572         */0.388         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.041   */6.574         */0.388         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.036   */6.575         */0.390         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.042   */6.575         */0.385         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.039   */6.576         */0.390         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.046   */6.576         */0.385         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.045   */6.577         */0.384         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.035   */6.577         */0.383         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.045   */6.580         */0.384         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.037   */6.580         */0.389         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.045   */6.581         */0.387         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.034   */6.585         */0.387         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.036   */6.586         */0.387         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.039   */6.586         */0.389         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.047   */6.587         */0.382         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.032   */6.589         */0.387         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.036   */6.589         */0.387         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.037   */6.590         */0.386         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.040   */6.590         */0.388         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.040   */6.591         */0.387         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.037   */6.592         */0.386         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.036   */6.593         */0.387         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.042   */6.594         */0.386         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.044   */6.598         */0.385         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.041   */6.602         */0.385         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.030   */6.645         */0.391         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.040   */6.652         */0.391         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.033   */6.655         */0.389         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.040   */6.658         */0.389         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.041   */6.659         */0.389         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.038   */6.661         */0.389         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.030   */6.667         */0.391         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.035   */6.668         */0.386         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.043   */6.673         */0.386         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.040   */6.674         */0.391         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.031   */6.675         */0.389         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.041   */6.676         */0.390         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.033   */6.679         */0.388         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.043   */6.687         */0.388         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.044   */6.690         */0.387         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.044   */6.695         */0.386         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.032   */6.699         */0.388         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.033   */6.702         */0.387         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.042   */6.703         */0.389         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.042   */6.705         */0.388         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.043   */6.708         */0.388         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.044   */6.714         */0.386         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.044   */6.719         */0.385         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.044   */6.719         */0.385         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.033   */6.742         */0.388         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.370   6.746/*         0.055/*         U0_RegFile/\regArr_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.371   6.749/*         0.055/*         U0_RegFile/\regArr_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.043   */6.750         */0.388         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.043   */6.752         */0.387         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.380   6.756/*         0.055/*         U0_RegFile/\regArr_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.037   */6.760         */0.384         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.043   */6.761         */0.385         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.046   */6.764         */0.385         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.047   */6.767         */0.384         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.048   */6.771         */0.383         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.395   6.771/*         0.040/*         U0_RegFile/\regArr_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.394   6.772/*         0.040/*         U0_RegFile/\regArr_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.409   6.786/*         0.036/*         U0_RegFile/\regArr_reg[1][1] /RN    1
@(R)->ALU_CLK(R)	9.475    6.921/*         0.329/*         U0_ALU/\ALU_OUT_reg[1] /RN    1
@(R)->ALU_CLK(R)	9.475    6.921/*         0.329/*         U0_ALU/\ALU_OUT_reg[2] /RN    1
@(R)->ALU_CLK(R)	9.477    6.924/*         0.324/*         U0_ALU/OUT_VALID_reg/RN    1
@(R)->ALU_CLK(R)	9.480    6.926/*         0.324/*         U0_ALU/\ALU_OUT_reg[3] /RN    1
@(R)->ALU_CLK(R)	9.481    6.927/*         0.324/*         U0_ALU/\ALU_OUT_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.061   7.098/*         0.361/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /RN    1
REF_CLK(R)->REF_CLK(R)	10.062   7.099/*         0.361/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /RN    1
REF_CLK(R)->REF_CLK(R)	10.066   7.102/*         0.361/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /RN    1
REF_CLK(R)->REF_CLK(R)	10.067   7.103/*         0.350/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.069   7.106/*         0.350/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.074   7.110/*         0.350/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.074   7.111/*         0.350/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.076   7.114/*         0.349/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.080   7.116/*         0.349/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.080   7.127/*         0.349/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.081   7.128/*         0.349/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.085   7.129/*         0.348/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.086   7.131/*         0.348/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.087   7.131/*         0.348/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.087   7.131/*         0.348/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.087   7.131/*         0.348/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.087   7.132/*         0.348/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.087   7.132/*         0.348/*         U0_ref_sync/enable_flop_reg/RN    1
REF_CLK(R)->REF_CLK(R)	10.087   7.133/*         0.348/*         U0_ref_sync/enable_pulse_d_reg/RN    1
REF_CLK(R)->REF_CLK(R)	10.087   7.133/*         0.348/*         U0_ref_sync/\sync_bus_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.086   7.133/*         0.348/*         U0_ref_sync/\sync_bus_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.086   7.134/*         0.348/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.087   7.134/*         0.348/*         U0_ref_sync/\sync_bus_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.086   7.134/*         0.348/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.086   7.134/*         0.348/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.086   7.134/*         0.348/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.086   7.135/*         0.348/*         U0_SYS_CTRL/\current_state_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.085   7.135/*         0.348/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.086   7.136/*         0.348/*         U0_SYS_CTRL/\current_state_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.086   7.138/*         0.348/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.055   */7.196         */0.377         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.082   7.257/*         0.344/*         U0_RegFile/\regArr_reg[9][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.085   7.259/*         0.344/*         U0_RegFile/\regArr_reg[11][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.085   7.260/*         0.344/*         U0_RegFile/\regArr_reg[10][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.084   7.260/*         0.344/*         U0_RegFile/\regArr_reg[8][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.083   7.260/*         0.344/*         U0_RegFile/\regArr_reg[12][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.091   7.262/*         0.344/*         U0_RegFile/\regArr_reg[12][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.091   7.262/*         0.344/*         U0_RegFile/\regArr_reg[13][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.085   7.262/*         0.344/*         U0_RegFile/\regArr_reg[10][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.091   7.262/*         0.344/*         U0_RegFile/\regArr_reg[12][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.084   7.262/*         0.344/*         U0_RegFile/\regArr_reg[11][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.091   7.262/*         0.344/*         U0_RegFile/\regArr_reg[10][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.085   7.262/*         0.344/*         U0_RegFile/\regArr_reg[11][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.090   7.262/*         0.344/*         U0_RegFile/\regArr_reg[10][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.090   7.262/*         0.344/*         U0_RegFile/\regArr_reg[11][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.085   7.262/*         0.344/*         U0_RegFile/\regArr_reg[10][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.090   7.262/*         0.344/*         U0_RegFile/\regArr_reg[9][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.085   7.263/*         0.344/*         U0_RegFile/\regArr_reg[11][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.085   7.263/*         0.344/*         U0_RegFile/\regArr_reg[8][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.085   7.263/*         0.344/*         U0_RegFile/\regArr_reg[9][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.089   7.263/*         0.344/*         U0_RegFile/\regArr_reg[9][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.085   7.263/*         0.344/*         U0_RegFile/\regArr_reg[9][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.091   7.263/*         0.344/*         U0_RegFile/\regArr_reg[8][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.085   7.263/*         0.344/*         U0_RegFile/\regArr_reg[8][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.091   7.263/*         0.344/*         U0_RegFile/\regArr_reg[11][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.091   7.263/*         0.344/*         U0_RegFile/\regArr_reg[8][3] /RN    1
@(R)->ALU_CLK(R)	9.814    7.263/*         -0.012/*        U0_ALU/\ALU_OUT_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.089   7.263/*         0.344/*         U0_RegFile/\regArr_reg[10][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.085   7.264/*         0.344/*         U0_RegFile/\regArr_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.085   7.264/*         0.344/*         U0_RegFile/\regArr_reg[9][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.091   7.264/*         0.344/*         U0_RegFile/\regArr_reg[8][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.091   7.264/*         0.344/*         U0_RegFile/\regArr_reg[8][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.085   7.265/*         0.344/*         U0_RegFile/\regArr_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.085   7.266/*         0.344/*         U0_RegFile/\regArr_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.085   7.267/*         0.344/*         U0_RegFile/\regArr_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.085   7.267/*         0.344/*         U0_RegFile/\regArr_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.085   7.267/*         0.344/*         U0_RegFile/\regArr_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.085   7.267/*         0.344/*         U0_RegFile/\regArr_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.092   7.267/*         0.344/*         U0_RegFile/\regArr_reg[10][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.092   7.267/*         0.344/*         U0_RegFile/\regArr_reg[11][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.092   7.267/*         0.344/*         U0_RegFile/\regArr_reg[9][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.092   7.267/*         0.344/*         U0_RegFile/\regArr_reg[10][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.091   7.267/*         0.344/*         U0_RegFile/\regArr_reg[9][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.092   7.267/*         0.344/*         U0_RegFile/\regArr_reg[11][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.091   7.268/*         0.344/*         U0_RegFile/\regArr_reg[8][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.085   7.269/*         0.344/*         U0_RegFile/\regArr_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.085   7.270/*         0.344/*         U0_RegFile/\regArr_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.097   7.277/*         0.344/*         U0_RegFile/\regArr_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.096   7.277/*         0.344/*         U0_RegFile/\regArr_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.096   7.278/*         0.344/*         U0_RegFile/\regArr_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.097   7.278/*         0.344/*         U0_RegFile/\regArr_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.097   7.279/*         0.344/*         U0_RegFile/\regArr_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.099   7.283/*         0.344/*         U0_RegFile/\regArr_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.099   7.283/*         0.344/*         U0_RegFile/\regArr_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.099   7.284/*         0.344/*         U0_RegFile/\regArr_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.099   7.284/*         0.344/*         U0_RegFile/\regArr_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.099   7.284/*         0.344/*         U0_RegFile/\regArr_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.099   7.284/*         0.344/*         U0_RegFile/\regArr_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.099   7.284/*         0.344/*         U0_RegFile/\regArr_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.099   7.284/*         0.344/*         U0_RegFile/\regArr_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.097   7.285/*         0.344/*         U0_RegFile/\regArr_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.099   7.286/*         0.344/*         U0_RegFile/\regArr_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.099   7.286/*         0.344/*         U0_RegFile/\regArr_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.098   7.289/*         0.344/*         U0_RegFile/\regArr_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.058   */7.291         */0.376         U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.098   7.291/*         0.344/*         U0_RegFile/\regArr_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.048   */7.294         */0.375         U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	10.054   */7.295         */0.376         U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	10.099   7.297/*         0.344/*         U0_RegFile/\regArr_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.051   */7.301         */0.374         U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	10.062   */7.306         */0.374         U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.060   */7.310         */0.373         U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	10.061   */7.311         */0.373         U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.072   */7.319         */0.372         U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.055   */7.322         */0.374         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.052   */7.362         */0.377         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.198   7.389/*         0.245/*         U0_RegFile/RdData_VLD_reg/D    1
REF_CLK(R)->REF_CLK(R)	10.000   */7.459         */0.424         U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /D    1
REF_CLK(R)->REF_CLK(R)	10.001   */7.464         */0.423         U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /D    1
REF_CLK(R)->REF_CLK(R)	10.001   */7.466         */0.422         U0_SYS_CTRL/\ALU_OUT_REG_reg[12] /D    1
REF_CLK(R)->REF_CLK(R)	10.000   */7.467         */0.422         U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /D    1
REF_CLK(R)->REF_CLK(R)	10.003   */7.483         */0.420         U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /D    1
REF_CLK(R)->REF_CLK(R)	10.024   */7.490         */0.420         U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /D    1
REF_CLK(R)->REF_CLK(R)	10.004   */7.490         */0.419         U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /D    1
REF_CLK(R)->REF_CLK(R)	10.011   */7.509         */0.417         U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /D    1
REF_CLK(R)->REF_CLK(R)	10.167   7.556/*         0.267/*         U0_SYS_CTRL/\current_state_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.177   7.566/*         0.266/*         U0_SYS_CTRL/\current_state_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.183   7.611/*         0.252/*         U0_SYS_CTRL/\current_state_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.058   */7.628         */0.376         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.185   7.708/*         0.253/*         U0_SYS_CTRL/\current_state_reg[1] /D    1
@(R)->REF_CLK(R)	10.146   7.908/*         0.297/*         U1_RST_SYNC/\sync_reg_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.036   */7.912         */0.406         U0_SYS_CTRL/\RF_ADDR_REG_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.035   */7.913         */0.406         U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.033   */7.914         */0.406         U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /D    1
@(R)->REF_CLK(R)	10.151   7.914/*         0.291/*         U1_RST_SYNC/\sync_reg_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.037   */7.917         */0.405         U0_SYS_CTRL/\RF_ADDR_REG_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.094   7.954/*         0.338/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.096   7.956/*         0.338/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.096   7.956/*         0.338/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.096   7.957/*         0.338/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.097   7.957/*         0.338/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.091   7.959/*         0.348/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.099   7.960/*         0.337/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.101   7.961/*         0.337/*         U0_SYS_CTRL/\current_state_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.090   7.961/*         0.345/*         U0_ref_sync/\sync_reg_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.097   7.963/*         0.347/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /RN    1
REF_CLK(R)->REF_CLK(R)	10.094   7.965/*         0.347/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.095   7.969/*         0.347/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.095   7.971/*         0.347/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.108   7.972/*         0.336/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.097   7.973/*         0.339/*         U0_RegFile/\regArr_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.109   7.973/*         0.336/*         U0_RegFile/\RdData_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.109   7.973/*         0.336/*         U0_RegFile/\RdData_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.109   7.974/*         0.336/*         U0_RegFile/\regArr_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.108   7.974/*         0.336/*         U0_RegFile/\RdData_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.108   7.974/*         0.336/*         U0_RegFile/\RdData_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.107   7.978/*         0.336/*         U0_ref_sync/\sync_bus_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.107   7.978/*         0.336/*         U0_ref_sync/\sync_bus_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.107   7.978/*         0.336/*         U0_ref_sync/\sync_reg_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.107   7.979/*         0.336/*         U0_ref_sync/\sync_bus_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.107   7.979/*         0.336/*         U0_ref_sync/\sync_bus_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.107   7.979/*         0.336/*         U0_ref_sync/\sync_bus_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.107   7.980/*         0.336/*         U0_SYS_CTRL/\current_state_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.108   7.985/*         0.335/*         U0_RegFile/RdData_VLD_reg/RN    1
REF_CLK(R)->REF_CLK(R)	10.108   7.987/*         0.335/*         U0_RegFile/\RdData_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.097   7.987/*         0.338/*         U0_RegFile/\regArr_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.095   7.987/*         0.338/*         U0_RegFile/\regArr_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.108   7.989/*         0.335/*         U0_RegFile/\RdData_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.109   7.989/*         0.335/*         U0_RegFile/\RdData_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.098   7.990/*         0.056/*         U0_CLK_GATE/U0_TLATNCAX12M/E    1
REF_CLK(R)->REF_CLK(R)	10.108   7.991/*         0.335/*         U0_RegFile/\RdData_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.098   7.993/*         0.338/*         U0_RegFile/\regArr_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.098   7.994/*         0.338/*         U0_RegFile/\regArr_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.108   7.994/*         0.335/*         U0_RegFile/\regArr_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.099   7.999/*         0.338/*         U0_RegFile/\regArr_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.099   8.001/*         0.338/*         U0_RegFile/\regArr_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.101   8.005/*         0.338/*         U0_RegFile/\regArr_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.101   8.007/*         0.338/*         U0_RegFile/\regArr_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.101   8.010/*         0.338/*         U0_RegFile/\regArr_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.101   8.013/*         0.338/*         U0_RegFile/\regArr_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.101   8.016/*         0.338/*         U0_RegFile/\regArr_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.101   8.018/*         0.338/*         U0_RegFile/\regArr_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.101   8.019/*         0.338/*         U0_RegFile/\regArr_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.105   8.024/*         0.338/*         U0_RegFile/\regArr_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.105   8.024/*         0.338/*         U0_RegFile/\regArr_reg[4][3] /RN    1
REF_CLK(R)->ALU_CLK(R)	10.180   8.056/*         0.289/*         U0_ALU/OUT_VALID_reg/D    1
REF_CLK(R)->REF_CLK(R)	10.053   */8.083         */0.381         U0_ref_sync/\sync_bus_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.055   */8.097         */0.379         U0_ref_sync/\sync_bus_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.056   */8.104         */0.378         U0_ref_sync/\sync_bus_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.065   */8.108         */0.377         U0_ref_sync/\sync_bus_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	10.065   */8.110         */0.377         U0_ref_sync/\sync_bus_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	10.066   */8.111         */0.377         U0_ref_sync/\sync_bus_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	10.066   */8.111         */0.377         U0_ref_sync/\sync_bus_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	10.066   */8.112         */0.377         U0_ref_sync/\sync_bus_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.367   8.231/*         0.044/*         U0_RegFile/\regArr_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.380   8.244/*         0.031/*         U0_RegFile/\regArr_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.388   8.252/*         0.040/*         U0_RegFile/\regArr_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.402   8.266/*         0.028/*         U0_RegFile/\regArr_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.422   8.286/*         0.023/*         U0_RegFile/\regArr_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.425   8.290/*         0.005/*         U0_RegFile/\regArr_reg[2][0] /SN    1
REF_CLK(R)->REF_CLK(R)	10.435   8.334/*         0.003/*         U0_RegFile/\regArr_reg[3][5] /SN    1
REF_CLK(R)->REF_CLK(R)	10.431   8.348/*         0.007/*         U0_RegFile/\regArr_reg[2][7] /SN    1
REF_CLK(R)->REF_CLK(R)	10.050   */8.454         */0.384         U0_ref_sync/enable_pulse_d_reg/D    1
REF_CLK(R)->REF_CLK(R)	10.061   */8.494         */0.373         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.056   */8.597         */0.377         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.061   */8.661         */0.373         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /D    1
ALU_CLK(R)->ALU_CLK(R)	9.323    */8.776         */0.479         U0_ALU/OUT_VALID_reg/SI    1
REF_CLK(R)->REF_CLK(R)	10.031   */8.809         */0.404         U0_ref_sync/enable_flop_reg/D    1
ALU_CLK(R)->ALU_CLK(R)	9.330    */8.816         */0.475         U0_ALU/\ALU_OUT_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.335    */8.821         */0.472         U0_ALU/\ALU_OUT_reg[13] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.334    */8.824         */0.472         U0_ALU/\ALU_OUT_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.335    */8.825         */0.472         U0_ALU/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.335    */8.827         */0.471         U0_ALU/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.334    */8.827         */0.471         U0_ALU/\ALU_OUT_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.336    */8.829         */0.471         U0_ALU/\ALU_OUT_reg[12] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.335    */8.831         */0.471         U0_ALU/\ALU_OUT_reg[5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.337    */8.833         */0.470         U0_ALU/\ALU_OUT_reg[14] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.336    */8.835         */0.470         U0_ALU/\ALU_OUT_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.336    */8.836         */0.470         U0_ALU/\ALU_OUT_reg[8] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.337    */8.837         */0.470         U0_ALU/\ALU_OUT_reg[15] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.336    */8.838         */0.468         U0_ALU/\ALU_OUT_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.337    */8.838         */0.470         U0_ALU/\ALU_OUT_reg[11] /SI    1
REF_CLK(R)->REF_CLK(R)	10.052   */8.902         */0.382         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.060   */8.939         */0.375         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.062   */8.945         */0.374         U0_ref_sync/\sync_reg_reg[1] /D    1
ALU_CLK(R)->ALU_CLK(R)	9.330    */8.950         */0.474         U0_ALU/\ALU_OUT_reg[1] /SI    1
REF_CLK(R)->REF_CLK(R)	10.061   */8.953         */0.373         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.063   */8.957         */0.372         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.063   */8.958         */0.372         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.069   */8.959         */0.373         U1_RST_SYNC/\sync_reg_reg[1] /D    1
@(R)->ALU_CLK(R)	9.460    */9.158         */0.343         U0_ALU/\ALU_OUT_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.811   */93.861        */0.357         U1_ClkDiv/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.787  */94.463        */0.414         U1_ClkDiv/\count_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.792  */94.488        */0.410         U1_ClkDiv/\count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.793  */94.496        */0.408         U1_ClkDiv/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.793  */94.502        */0.408         U1_ClkDiv/\count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.794  */94.503        */0.407         U1_ClkDiv/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.796  */94.516        */0.405         U1_ClkDiv/\count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.796  */94.516        */0.405         U1_ClkDiv/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.767  */94.864        */0.433         U1_ClkDiv/odd_edge_tog_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.815   */94.911        */0.354         U0_ClkDiv/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.698  */95.064        */0.410         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.695  */95.469        */0.407         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.788  */95.586        */0.411         U0_ClkDiv/\count_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.791  */95.602        */0.409         U0_ClkDiv/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.791  */95.606        */0.408         U0_ClkDiv/\count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.793  */95.619        */0.406         U0_ClkDiv/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.794  */95.624        */0.405         U0_ClkDiv/\count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.794  */95.625        */0.405         U0_ClkDiv/\count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.794  */95.626        */0.405         U0_ClkDiv/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.790  95.752/*        0.318/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.811  95.818/*        0.296/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.693  */95.844        */0.409         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.685  */95.884        */0.420         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.699  */95.896        */0.408         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.766  */95.956        */0.433         U0_ClkDiv/odd_edge_tog_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  */95.985        */0.397         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  */95.987        */0.397         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.710  */95.987        */0.398         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  */95.988        */0.397         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  */95.990        */0.396         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.713  */95.990        */0.396         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.676  */96.046        */0.432         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.701  */96.162        */0.404         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.701  */96.173        */0.401         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.703  */96.174        */0.401         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.702  */96.178        */0.400         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.702  */96.180        */0.400         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.702  */96.181        */0.400         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.704  */96.185        */0.400         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.704  */96.248        */0.401         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.810  96.252/*        0.297/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /D    1
@(R)->SCAN_CLK(R)	99.852   96.362/*        0.317/*         U0_ClkDiv/div_clk_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.825  96.375/*        0.281/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.743  */97.029        */0.396         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /D    1
@(R)->SCAN_CLK(R)	99.839   97.052/*        0.329/*         U1_ClkDiv/div_clk_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.752  */97.174        */0.388         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.751  */97.175        */0.388         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.752  */97.180        */0.387         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.753  */97.181        */0.387         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.753  */97.181        */0.387         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.749  */97.187        */0.389         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.752  */97.197        */0.387         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.748  */97.231        */0.391         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.749  */97.235        */0.392         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.744  */97.237        */0.394         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.749  */97.242        */0.391         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /D    1
@(R)->SCAN_CLK(R)	100.741  97.248/*        0.361/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.750  */97.248        */0.390         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.746  */97.249        */0.390         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.750  */97.250        */0.390         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /D    1
@(R)->SCAN_CLK(R)	100.741  97.251/*        0.360/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.741  97.253/*        0.360/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.744  97.254/*        0.360/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.741  97.255/*        0.360/*         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/RN    1
@(R)->SCAN_CLK(R)	100.742  97.256/*        0.360/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.742  97.256/*        0.360/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.744  97.256/*        0.360/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.778  97.256/*        0.357/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.742  97.257/*        0.360/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.783  97.258/*        0.357/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.779  97.258/*        0.357/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.751  */97.258        */0.390         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /D    1
@(R)->SCAN_CLK(R)	100.783  97.258/*        0.357/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.783  97.258/*        0.357/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.783  97.258/*        0.357/*         U0_UART/U0_UART_TX/U0_mux/OUT_reg/RN    1
@(R)->SCAN_CLK(R)	100.783  97.258/*        0.357/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.783  97.258/*        0.357/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.744  97.258/*        0.360/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.782  97.258/*        0.357/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.779  97.259/*        0.357/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/RN    1
@(R)->SCAN_CLK(R)	100.782  97.259/*        0.357/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.782  97.259/*        0.357/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.780  97.259/*        0.357/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.780  97.259/*        0.357/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.747  97.260/*        0.360/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.747  97.260/*        0.360/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.782  97.260/*        0.357/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.782  97.260/*        0.357/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.743  97.260/*        0.360/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.781  97.260/*        0.357/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.782  97.261/*        0.357/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.782  97.261/*        0.357/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.745  97.262/*        0.360/*         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/RN    1
@(R)->SCAN_CLK(R)	100.778  97.262/*        0.357/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.781  97.262/*        0.357/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.745  97.263/*        0.360/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/RN    1
@(R)->SCAN_CLK(R)	100.779  97.264/*        0.357/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.779  97.264/*        0.357/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.782  97.265/*        0.357/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.780  97.265/*        0.357/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.780  97.265/*        0.357/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	100.780  97.265/*        0.357/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	100.780  97.265/*        0.357/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.780  97.266/*        0.357/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.782  97.266/*        0.357/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.781  97.267/*        0.357/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.781  97.267/*        0.357/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.745  97.267/*        0.359/*         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/RN    1
@(R)->SCAN_CLK(R)	100.782  97.269/*        0.357/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.782  97.270/*        0.357/*         U0_UART/U0_UART_TX/U0_fsm/busy_reg/RN    1
@(R)->SCAN_CLK(R)	100.782  97.270/*        0.357/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.746  97.275/*        0.359/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.783  97.275/*        0.357/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	100.783  97.276/*        0.357/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	100.783  97.277/*        0.356/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	100.784  97.282/*        0.356/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	100.784  97.284/*        0.356/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	100.748  97.286/*        0.358/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.784  97.288/*        0.356/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	100.749  97.288/*        0.358/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.784  97.289/*        0.356/*         U0_PULSE_GEN/rcv_flop_reg/RN    1
@(R)->SCAN_CLK(R)	100.785  97.296/*        0.355/*         U0_PULSE_GEN/pls_flop_reg/RN    1
@(R)->SCAN_CLK(R)	100.833  97.342/*        0.366/*         U0_ClkDiv/\count_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.833  97.342/*        0.366/*         U0_ClkDiv/\count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.833  97.342/*        0.366/*         U0_ClkDiv/\count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.834  97.343/*        0.366/*         U0_ClkDiv/\count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.834  97.344/*        0.366/*         U0_ClkDiv/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.834  97.344/*        0.366/*         U0_ClkDiv/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.834  97.344/*        0.366/*         U0_ClkDiv/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.154  97.664/*        0.045/*         U0_ClkDiv/odd_edge_tog_reg/SN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.814  97.675/*        0.326/*         U0_UART/U0_UART_TX/U0_mux/OUT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.822  97.699/*        0.317/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.820  97.778/*        0.285/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.694   */97.799        */0.474         U1_ClkDiv/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.695   */97.803        */0.474         U0_ClkDiv/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.741  */97.845        */0.394         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.862  97.846/*        0.275/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */97.871        */0.398         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.709  */97.894        */0.395         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.702  */97.911        */0.402         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */97.912        */0.401         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[2] /D    1
@(R)->SCAN_CLK(R)	100.723  97.925/*        0.384/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.734  97.935/*        0.373/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.735  97.937/*        0.373/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.735  97.937/*        0.373/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.735  97.938/*        0.373/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.735  97.938/*        0.373/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.736  97.939/*        0.373/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.736  97.940/*        0.373/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.735  97.940/*        0.373/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.863  97.944/*        0.276/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.871  97.967/*        0.268/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.710  */98.000        */0.392         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/D    1
@(R)->SCAN_CLK(R)	100.822  98.029/*        0.379/*         U1_ClkDiv/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.822  98.030/*        0.379/*         U1_ClkDiv/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.822  98.030/*        0.379/*         U1_ClkDiv/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.822  98.031/*        0.379/*         U1_ClkDiv/\count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.822  98.032/*        0.379/*         U1_ClkDiv/\count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.822  98.033/*        0.379/*         U1_ClkDiv/\count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.822  98.034/*        0.379/*         U1_ClkDiv/\count_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.692  */98.122        */0.536         U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.746  */98.151        */0.393         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.743  */98.174        */0.395         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.635  */98.219        */0.584         U0_RegFile/\regArr_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.742  */98.235        */0.393         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.613  */98.240        */0.605         U0_RegFile/\regArr_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.624  */98.279        */0.594         U0_RegFile/\regArr_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.749  */98.327        */0.388         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.746  */98.335        */0.392         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[2] /D    1
@(R)->SCAN_CLK(R)	101.134  98.348/*        0.066/*         U1_ClkDiv/odd_edge_tog_reg/SN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.368        */0.406         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.616  */98.401        */0.519         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  */98.428        */0.574         U0_RegFile/\regArr_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.645  */98.457        */0.574         U0_RegFile/\regArr_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.501        */0.402         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.585  */98.549        */0.551         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.681  */98.556        */0.542         U0_RegFile/\regArr_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.671  */98.566        */0.552         U0_RegFile/\regArr_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.748  */98.569        */0.391         U0_UART/U0_UART_TX/U0_fsm/busy_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.577  */98.583        */0.525         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.691  */98.590        */0.532         U0_RegFile/\regArr_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.685  */98.594        */0.533         U0_RegFile/\regArr_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.695  */98.614        */0.528         U0_RegFile/\regArr_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.696  */98.615        */0.527         U0_RegFile/\regArr_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.599  */98.620        */0.539         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.620        */0.490         U0_SYS_CTRL/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.697  */98.623        */0.523         U0_RegFile/\regArr_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.636        */0.487         U0_SYS_CTRL/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.651        */0.488         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.663  */98.657        */0.538         U1_ClkDiv/\count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.705  */98.659        */0.515         U0_RegFile/\regArr_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.589  */98.660        */0.519         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.572  */98.673        */0.537         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.569  */98.674        */0.535         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.704  */98.693        */0.510         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.577  */98.694        */0.532         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.578  */98.701        */0.531         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.578  */98.702        */0.531         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.721  */98.709        */0.506         U0_RegFile/\regArr_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.602  */98.711        */0.506         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.566  */98.712        */0.542         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.601  */98.715        */0.506         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.615  */98.715        */0.523         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.721        */0.501         U0_RegFile/\regArr_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.635  */98.724        */0.502         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.583  */98.725        */0.526         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.640  */98.727        */0.501         U0_UART/U0_UART_TX/U0_mux/OUT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.709  */98.732        */0.513         U0_RegFile/\regArr_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.642  */98.733        */0.557         U1_ClkDiv/odd_edge_tog_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.633  */98.734        */0.503         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.716  */98.738        */0.501         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.634  */98.739        */0.507         U0_PULSE_GEN/pls_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.718  */98.739        */0.501         U0_RegFile/\regArr_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.581  */98.740        */0.523         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.740        */0.501         U0_RegFile/\regArr_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.720  */98.742        */0.501         U0_RegFile/\regArr_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.744        */0.500         U0_RegFile/\regArr_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.721  */98.747        */0.498         U0_ref_sync/\sync_bus_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.749        */0.499         U0_RegFile/\regArr_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.640  */98.751        */0.496         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.584  */98.752        */0.521         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.620  */98.752        */0.515         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.945  98.758/*        0.283/*         U0_ref_sync/\sync_reg_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.765        */0.496         U0_RegFile/\regArr_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.766        */0.496         U0_RegFile/\regArr_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.767        */0.494         U0_ref_sync/\sync_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.770        */0.492         U0_ref_sync/\sync_bus_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.686  */98.770        */0.526         U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.771        */0.493         U0_SYS_CTRL/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.679  */98.772        */0.522         U1_ClkDiv/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.719  */98.772        */0.495         U0_RegFile/\regArr_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.773        */0.492         U0_RegFile/\RdData_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.603  */98.773        */0.504         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.679  */98.774        */0.522         U1_ClkDiv/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.628  */98.774        */0.511         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.774        */0.491         U0_RegFile/\RdData_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.775        */0.491         U0_ref_sync/\sync_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.679  */98.775        */0.522         U1_ClkDiv/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.775        */0.491         U0_ref_sync/\sync_bus_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.628  */98.776        */0.511         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.777        */0.491         U0_RegFile/\RdData_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.777        */0.491         U0_RegFile/\RdData_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.678  */98.777        */0.521         U0_ClkDiv/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.601  */98.778        */0.503         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.680  */98.778        */0.521         U1_ClkDiv/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.720  */98.778        */0.494         U0_RegFile/\regArr_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.779        */0.492         U0_ref_sync/\sync_bus_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.680  */98.779        */0.521         U1_ClkDiv/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.590  */98.780        */0.516         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.781        */0.490         U0_RegFile/\regArr_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.728  */98.782        */0.492         U0_ref_sync/\sync_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.681  */98.782        */0.521         U1_ClkDiv/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.679  */98.783        */0.520         U0_ClkDiv/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.740  */98.784        */0.490         U0_RegFile/\RdData_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.784        */0.490         U0_ref_sync/\sync_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.590  */98.785        */0.515         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.679  */98.785        */0.520         U0_ClkDiv/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.680  */98.785        */0.520         U0_ClkDiv/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.785        */0.490         U0_RegFile/\RdData_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.786        */0.495         U0_RegFile/\regArr_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.787        */0.489         U0_RegFile/\RdData_reg[3] /SI    1
@(R)->SCAN_CLK(R)	100.882  98.787/*        0.316/*         U0_RST_SYNC/\sync_reg_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.680  */98.788        */0.519         U0_ClkDiv/\count_reg[5] /SI    1
@(R)->SCAN_CLK(R)	100.883  98.788/*        0.316/*         U0_RST_SYNC/\sync_reg_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.680  */98.789        */0.519         U0_ClkDiv/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.789        */0.490         U0_RegFile/\regArr_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.600  */98.790        */0.502         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  */98.791        */0.490         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.792        */0.491         U0_RegFile/\regArr_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.792        */0.491         U0_RegFile/\regArr_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.792        */0.492         U0_RegFile/\regArr_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.714  */98.792        */0.491         U0_RegFile/\regArr_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.793        */0.488         U0_RegFile/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.793        */0.490         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.713  */98.794        */0.490         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.718  */98.794        */0.490         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.728  */98.794        */0.491         U0_RegFile/\regArr_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.740  */98.794        */0.488         U0_ref_sync/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.794        */0.491         U0_RegFile/\regArr_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.795        */0.490         U0_RegFile/\regArr_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.604  */98.796        */0.501         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.796        */0.491         U0_RegFile/\regArr_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.797        */0.490         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.797        */0.489         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.721  */98.797        */0.490         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.797        */0.491         U0_RegFile/\regArr_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.797        */0.492         U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.641  */98.798        */0.497         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.717  */98.798        */0.489         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.798        */0.491         U0_RegFile/\regArr_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.798        */0.489         U0_RegFile/\regArr_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.601  */98.798        */0.501         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.716  */98.798        */0.490         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.799        */0.490         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.799        */0.490         U0_RegFile/\regArr_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.799        */0.490         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.593  */98.799        */0.512         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.800        */0.486         U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.800        */0.490         U0_RegFile/\regArr_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  */98.800        */0.490         U0_RegFile/\regArr_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.591  */98.800        */0.511         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.595  */98.800        */0.513         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.631  */98.800        */0.507         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.720  */98.800        */0.489         U0_RegFile/\regArr_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.801        */0.489         U0_RegFile/\regArr_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.801        */0.488         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.709  */98.801        */0.518         U0_SYS_CTRL/\RF_ADDR_REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.801        */0.489         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.801        */0.490         U0_RegFile/\regArr_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.801        */0.490         U0_RegFile/\regArr_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.634  */98.802        */0.506         U0_PULSE_GEN/rcv_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.718  */98.802        */0.488         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.601  */98.802        */0.501         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.802        */0.490         U0_RegFile/\regArr_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.590  */98.802        */0.511         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.802        */0.489         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.720  */98.803        */0.488         U0_RegFile/\regArr_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.803        */0.488         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.803        */0.491         U0_RegFile/\regArr_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.803        */0.489         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.804        */0.489         U0_RegFile/\regArr_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.804        */0.489         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.804        */0.489         U0_RegFile/\regArr_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.804        */0.490         U0_RegFile/\regArr_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.805        */0.488         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.805        */0.489         U0_RegFile/\regArr_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.716  */98.805        */0.489         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.806        */0.489         U0_RegFile/\regArr_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.806        */0.489         U0_RegFile/\regArr_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.728  */98.806        */0.489         U0_RegFile/\regArr_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.806        */0.490         U0_RegFile/\regArr_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.806        */0.488         U0_RegFile/\regArr_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.717  */98.807        */0.490         U0_RegFile/\regArr_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.807        */0.489         U0_RegFile/\regArr_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.632  */98.807        */0.506         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.807        */0.488         U0_RegFile/\regArr_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.807        */0.490         U0_RegFile/\regArr_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.807        */0.488         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.728  */98.807        */0.499         U1_RST_SYNC/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.688  */98.807        */0.519         U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.720  */98.807        */0.488         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.707  */98.807        */0.517         U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.807        */0.488         U0_RegFile/\regArr_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.807        */0.489         U0_RegFile/\regArr_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.717  */98.807        */0.489         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.808        */0.489         U0_RegFile/\regArr_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.808        */0.490         U0_RegFile/\regArr_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.808        */0.488         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.808        */0.489         U0_RegFile/\regArr_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.808        */0.489         U0_RegFile/\regArr_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.808        */0.490         U0_RegFile/\regArr_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.808        */0.489         U0_RegFile/\regArr_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.808        */0.489         U0_RegFile/\regArr_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.808        */0.488         U0_RegFile/\regArr_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.809        */0.488         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.809        */0.489         U0_RegFile/\regArr_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.809        */0.489         U0_RegFile/\regArr_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.809        */0.489         U0_RegFile/\regArr_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.728  */98.809        */0.489         U0_RegFile/\regArr_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.601  */98.809        */0.501         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.809        */0.489         U0_RegFile/\regArr_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.809        */0.488         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.809        */0.489         U0_RegFile/\regArr_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.809        */0.489         U0_RegFile/\regArr_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.688  */98.809        */0.520         U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.728  */98.809        */0.488         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.717  */98.809        */0.488         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.717  */98.810        */0.488         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.810        */0.488         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.635  */98.810        */0.505         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.742  */98.810        */0.398         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.810        */0.489         U0_RegFile/\regArr_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.728  */98.810        */0.488         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.728  */98.810        */0.489         U0_RegFile/\regArr_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.719  */98.810        */0.487         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.810        */0.488         U0_RegFile/\regArr_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.634  */98.811        */0.505         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.811        */0.488         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.811        */0.489         U0_RegFile/\regArr_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.811        */0.488         U0_RegFile/\regArr_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.689  */98.811        */0.519         U0_SYS_CTRL/\ALU_OUT_REG_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.719  */98.811        */0.488         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.812        */0.488         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.812        */0.488         U0_RegFile/\regArr_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.812        */0.488         U0_RegFile/\regArr_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.708  */98.812        */0.517         U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.710  */98.812        */0.517         U0_SYS_CTRL/\RF_ADDR_REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.689  */98.812        */0.519         U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.632  */98.812        */0.505         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.812        */0.488         U0_RegFile/\regArr_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.812        */0.489         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.812        */0.487         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.635  */98.812        */0.505         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.720  */98.812        */0.488         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.721  */98.813        */0.488         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.813        */0.488         U0_RegFile/\regArr_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.743  */98.813        */0.397         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.689  */98.813        */0.519         U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.718  */98.813        */0.488         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.814        */0.488         U0_RegFile/\regArr_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.595  */98.814        */0.510         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.814        */0.488         U0_RegFile/\regArr_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.635  */98.814        */0.504         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.728  */98.814        */0.487         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.814        */0.488         U0_RegFile/\regArr_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.718  */98.814        */0.488         U0_RegFile/\regArr_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.728  */98.814        */0.487         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.814        */0.487         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.815        */0.487         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.815        */0.488         U0_RegFile/\regArr_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.721  */98.815        */0.491         U0_RegFile/\regArr_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.815        */0.486         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.743  */98.815        */0.397         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.815        */0.487         U0_RegFile/\regArr_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.815        */0.486         U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.816        */0.488         U0_RegFile/\regArr_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.689  */98.816        */0.519         U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.816        */0.486         U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.816        */0.487         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.816        */0.487         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.709  */98.816        */0.489         U0_RegFile/\regArr_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.816        */0.489         U0_RegFile/\regArr_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.728  */98.816        */0.487         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.720  */98.817        */0.486         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.817        */0.488         U0_RegFile/\regArr_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.817        */0.487         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.633  */98.817        */0.504         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.721  */98.817        */0.487         U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.635  */98.817        */0.504         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.733  */98.817        */0.487         U0_RegFile/\regArr_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.817        */0.488         U0_RegFile/\regArr_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.728  */98.817        */0.487         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.818        */0.488         U0_RegFile/\regArr_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.818        */0.487         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.633  */98.818        */0.504         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.636  */98.818        */0.504         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.818        */0.488         U0_RegFile/\regArr_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.818        */0.487         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.818        */0.489         U0_RegFile/\regArr_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.818        */0.488         U0_RegFile/\regArr_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.720  */98.818        */0.487         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.733  */98.818        */0.485         U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.636  */98.818        */0.504         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.718  */98.818        */0.487         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.818        */0.487         U0_RegFile/\regArr_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.818        */0.487         U0_RegFile/\regArr_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.818        */0.486         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.720  */98.818        */0.488         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.728  */98.819        */0.488         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.819        */0.487         U0_RegFile/\regArr_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.819        */0.488         U0_RegFile/\regArr_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.819        */0.487         U0_RegFile/\regArr_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.637  */98.819        */0.504         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.819        */0.485         U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.819        */0.485         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.819        */0.487         U0_RegFile/\regArr_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.820        */0.488         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.641  */98.820        */0.498         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.820        */0.487         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.821        */0.487         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.822        */0.485         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.822        */0.487         U0_RegFile/\regArr_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.636  */98.823        */0.503         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.823        */0.485         U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.823        */0.485         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.720  */98.823        */0.486         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.824        */0.486         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.740  */98.824        */0.487         U0_RegFile/\regArr_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.636  */98.824        */0.503         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.743  */98.825        */0.395         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.637  */98.825        */0.503         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.825        */0.488         U0_RegFile/\regArr_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.638  */98.826        */0.503         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.644  */98.826        */0.495         U0_UART/U0_UART_TX/U0_fsm/busy_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.635  */98.826        */0.503         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.826        */0.488         U0_RegFile/\regArr_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.827        */0.486         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.638  */98.827        */0.503         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.741  */98.827        */0.486         U0_RegFile/\regArr_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.679  */98.827        */0.520         U0_RST_SYNC/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.827        */0.486         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.637  */98.827        */0.503         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.828        */0.487         U0_RegFile/\regArr_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.638  */98.828        */0.502         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.637  */98.828        */0.503         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.728  */98.829        */0.486         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.830        */0.483         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.834        */0.485         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.639  */98.836        */0.501         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.741  */98.840        */0.479         U0_ref_sync/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.842        */0.482         U0_ref_sync/enable_pulse_d_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.845        */0.481         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.653  */98.845        */0.546         U0_ClkDiv/odd_edge_tog_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.751  */98.845        */0.464         U0_RegFile/\regArr_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.747  */98.846        */0.480         U0_SYS_CTRL/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.849        */0.481         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.849        */0.481         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.641  */98.852        */0.499         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.749  */98.854        */0.478         U1_RST_SYNC/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.642  */98.854        */0.498         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.642  */98.854        */0.498         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.639  */98.856        */0.498         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.691  */98.858        */0.508         U0_RST_SYNC/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.741  */98.869        */0.487         U0_RegFile/RdData_VLD_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.876        */0.494         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.774  */98.879        */0.456         U0_RegFile/\regArr_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.884        */0.403         U0_PULSE_GEN/rcv_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.885        */0.403         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.887        */0.402         U0_PULSE_GEN/pls_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.776  */98.888        */0.437         U0_RegFile/\regArr_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.715  */98.891        */0.490         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.904        */0.470         U0_RegFile/\regArr_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.788  */98.912        */0.441         U0_RegFile/\regArr_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.702  */98.920        */0.513         U0_RegFile/\regArr_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.924        */0.485         U0_ref_sync/enable_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.733  */98.943        */0.463         U0_RegFile/\regArr_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.750  */98.961        */0.390         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.751  */98.963        */0.389         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.751  */98.963        */0.389         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.748  */98.965        */0.389         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.800  */98.967        */0.399         U0_RST_SYNC/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.771  */98.975        */0.448         U0_RegFile/\regArr_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.765  */98.976        */0.446         U0_RegFile/\regArr_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.595  */98.978        */0.513         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.766  */98.987        */0.444         U0_RegFile/\regArr_reg[1][4] /SI    1
@(R)->SCAN_CLK(R)	100.706  */99.007        */0.508         U0_RegFile/\regArr_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.837  */99.007        */0.381         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.839  */99.014        */0.380         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.841  */99.020        */0.379         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /D    1
@(R)->SCAN_CLK(R)	100.709  */99.031        */0.499         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.843  */99.034        */0.376         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /D    1
UART_RX_CLK(R)->UART_CLK(R)	216.814  */214.866       */54.253        parity_error    1
UART_RX_CLK(R)->UART_CLK(R)	216.814  */214.875       */54.253        framing_error    1
UART_TX_CLK(R)->UART_TX_CLK(R)	8627.041 8624.541/*      54.253/*        UART_TX_O    1
