{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635070462260 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635070462260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 24 15:44:21 2021 " "Processing started: Sun Oct 24 15:44:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635070462260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635070462260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsm_led -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsm_led -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635070462260 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635070463162 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635070463162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_controller_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer_controller_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_controller_tb-tb " "Found design unit 1: timer_controller_tb-tb" {  } { { "timer_controller_tb.vhd" "" { Text "E:/Third Semester/EE 214/Endsem/timer_controller_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635070475568 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_controller_tb " "Found entity 1: timer_controller_tb" {  } { { "timer_controller_tb.vhd" "" { Text "E:/Third Semester/EE 214/Endsem/timer_controller_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635070475568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635070475568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_controller.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file timer_controller.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_controller-DutWrap " "Found design unit 1: timer_controller-DutWrap" {  } { { "timer_controller.vhdl" "" { Text "E:/Third Semester/EE 214/Endsem/timer_controller.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635070475584 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_controller " "Found entity 1: timer_controller" {  } { { "timer_controller.vhdl" "" { Text "E:/Third Semester/EE 214/Endsem/timer_controller.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635070475584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635070475584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_ckt.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file timer_ckt.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_ckt-timer " "Found design unit 1: timer_ckt-timer" {  } { { "timer_ckt.vhdl" "" { Text "E:/Third Semester/EE 214/Endsem/timer_ckt.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635070475584 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_ckt " "Found entity 1: timer_ckt" {  } { { "timer_ckt.vhdl" "" { Text "E:/Third Semester/EE 214/Endsem/timer_ckt.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635070475584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635070475584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_lcd.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fsm_lcd.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-BHV " "Found design unit 1: fsm-BHV" {  } { { "fsm_lcd.vhdl" "" { Text "E:/Third Semester/EE 214/Endsem/fsm_lcd.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635070475641 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm_lcd.vhdl" "" { Text "E:/Third Semester/EE 214/Endsem/fsm_lcd.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635070475641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635070475641 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "a timer_controller.vhdl(53) " "VHDL Association List error at timer_controller.vhdl(53): formal \"a\" does not exist" {  } { { "timer_controller.vhdl" "" { Text "E:/Third Semester/EE 214/Endsem/timer_controller.vhdl" 53 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1635070475641 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "clock_1 timer_controller.vhdl(49) " "VHDL error at timer_controller.vhdl(49): formal port or parameter \"clock_1\" must have actual or default value" {  } { { "timer_controller.vhdl" "" { Text "E:/Third Semester/EE 214/Endsem/timer_controller.vhdl" 49 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1635070475641 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "clock_1 timer_controller.vhdl(20) " "HDL error at timer_controller.vhdl(20): see declaration for object \"clock_1\"" {  } { { "timer_controller.vhdl" "" { Text "E:/Third Semester/EE 214/Endsem/timer_controller.vhdl" 20 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635070475641 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "clock_50 timer_controller.vhdl(49) " "VHDL error at timer_controller.vhdl(49): formal port or parameter \"clock_50\" must have actual or default value" {  } { { "timer_controller.vhdl" "" { Text "E:/Third Semester/EE 214/Endsem/timer_controller.vhdl" 49 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1635070475641 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "clock_50 timer_controller.vhdl(20) " "HDL error at timer_controller.vhdl(20): see declaration for object \"clock_50\"" {  } { { "timer_controller.vhdl" "" { Text "E:/Third Semester/EE 214/Endsem/timer_controller.vhdl" 20 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635070475641 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "reset timer_controller.vhdl(49) " "VHDL error at timer_controller.vhdl(49): formal port or parameter \"reset\" must have actual or default value" {  } { { "timer_controller.vhdl" "" { Text "E:/Third Semester/EE 214/Endsem/timer_controller.vhdl" 49 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1635070475641 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "reset timer_controller.vhdl(20) " "HDL error at timer_controller.vhdl(20): see declaration for object \"reset\"" {  } { { "timer_controller.vhdl" "" { Text "E:/Third Semester/EE 214/Endsem/timer_controller.vhdl" 20 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635070475641 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "timer_inp timer_controller.vhdl(49) " "VHDL error at timer_controller.vhdl(49): formal port or parameter \"timer_inp\" must have actual or default value" {  } { { "timer_controller.vhdl" "" { Text "E:/Third Semester/EE 214/Endsem/timer_controller.vhdl" 49 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1635070475641 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "timer_inp timer_controller.vhdl(21) " "HDL error at timer_controller.vhdl(21): see declaration for object \"timer_inp\"" {  } { { "timer_controller.vhdl" "" { Text "E:/Third Semester/EE 214/Endsem/timer_controller.vhdl" 21 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635070475641 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4748 " "Peak virtual memory: 4748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635070475969 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 24 15:44:35 2021 " "Processing ended: Sun Oct 24 15:44:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635070475969 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635070475969 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635070475969 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635070475969 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 1  " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635070477251 ""}
