{:input (genetic.crossover/dumb-crossover 453672387 (genetic.mutation/change-constant-value 1242544905 (genetic.mutation/change-constant-value 1622119430 (genetic.mutation/change-names-remove-clause 93705703 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))))) (genetic.mutation/change-constant-value 1494995738 (genetic.mutation/change-names-remove-clause 920358216 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_0 , wire1_20, wire2_19, \\wire27_34_36_:missing );\n  wire \\:missing_edge ;\n  wire wire0_10_11_13;\n  wire \\wire10_:missing ;\n  wire wire12_14;\n  wire wire15_16;\n  wire wire19;\n  wire \\wire19_10_11_:missing ;\n  wire wire19_12;\n  wire wire19_20;\n  wire wire19_34;\n  wire wire19_39;\n  wire wire19_46;\n  wire \\wire19_:missing_13 ;\n  wire \\wire19_:missing_35_36 ;\n  output wire1_20;\n  wire wire1_20;\n  wire wire21;\n  wire wire22;\n  wire wire23;\n  input \\wire27_34_36_:missing ;\n  wire \\wire27_34_36_:missing ;\n  wire \\wire29_40_:missing_45 ;\n  output wire2_19;\n  wire wire2_19;\n  wire wire30;\n  wire wire31_36;\n  wire \\wire32_0_:missing ;\n  wire \\wire32_:missing ;\n  wire wire33_38;\n  wire \\wire37_38_:missing_44 ;\n  wire wire37_42;\n  wire wire3_17_21_22;\n  wire wire44_0;\n  wire \\wire4_:missing_23 ;\n  wire wire5_11;\n  wire wire5_12;\n  wire wire6_13;\n  wire wire7_14_26;\n  wire \\wire7_:missing ;\n  wire wire8_0;\n  wire wire9_16_25;\n  wire wire9_24;\n  input \\wire:missing_0 ;\n  wire \\wire:missing_0 ;\n  wire \\wire:missing_15_44 ;\n  wire \\wire:missing_16_18 ;\n  wire \\wire:missing_25 ;\n  wire \\wire:missing_26 ;\n  wire \\wire:missing_35 ;\n  wire \\wire:missing_39 ;\n  wire \\wire:missing_39_41 ;\n  wire \\wire:missing_42 ;\n  wire \\wire:missing_edge ;\n  assign wire5_12 = 2'h1 >> wire5_11;\n  assign wire7_14_26 = 4'h8 >> { \\wire:missing_edge , wire12_14 };\n  assign wire15_16 = 4'h8 >> { \\wire:missing_15_44 , \\wire:missing_15_44  };\n  assign wire9_16_25 = 4'h8 >> { \\wire:missing_16_18 , wire15_16 };\n  assign wire23 = 2'hx >> \\wire4_:missing_23 ;\n  assign \\wire:missing_edge  = 2'h1 >> wire6_13;\n  assign \\wire:missing_edge  = 2'h1 >> wire31_36;\n  assign \\wire32_:missing  = 2'h1 >> \\wire32_0_:missing ;\n  assign \\wire:missing_edge  = 2'h1 >> wire33_38;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire27_34_36_:missing , wire19_34 };\n  assign \\wire:missing_35  = 4'h8 >> { \\wire:missing_edge , \\wire19_:missing_35_36  };\n  assign wire31_36 = 4'h8 >> { \\wire27_34_36_:missing , \\wire19_:missing_35_36  };\n  assign wire37_42 = 4'h2 >> { \\wire37_38_:missing_44 , \\wire37_38_:missing_44  };\n  assign \\wire7_:missing  = 2'h1 >> wire7_14_26;\n  assign wire33_38 = 4'h8 >> { \\wire37_38_:missing_44 , \\wire37_38_:missing_44  };\n  assign \\wire:missing_39  = 4'h8 >> { \\wire:missing_39_41 , wire19_39 };\n  assign \\wire:missing_edge  = 2'h1 >> wire8_0;\n  assign wire9_24 = 2'h1 >> wire9_16_25;\n  assign \\wire10_:missing  = 4'h6 >> { wire0_10_11_13, \\wire19_10_11_:missing  };\n  assign wire5_11 = 4'h8 >> { wire0_10_11_13, \\wire19_10_11_:missing  };\n  assign wire12_14 = 4'h8 >> { wire19_12, wire5_12 };\n  assign wire6_13 = 4'h8 >> { \\wire19_:missing_13 , wire0_10_11_13 };\n  assign wire3_17_21_22 = 1'h0;\n  assign \\wire4_:missing_23  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire29_40_:missing_45  = 1'h1;\n  assign wire30 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = wire19_46;\n  assign \\wire:missing_edge  = \\wire29_40_:missing_45 ;\n  assign \\wire:missing_15_44  = wire44_0;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_42  = wire37_42;\n  assign \\wire:missing_39_41  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire29_40_:missing_45 ;\n  assign \\wire:missing_26  = wire7_14_26;\n  assign \\wire:missing_25  = wire9_16_25;\n  assign \\wire:missing_edge  = wire9_24;\n  assign wire22 = wire3_17_21_22;\n  assign wire21 = wire3_17_21_22;\n  assign wire1_20 = wire19_20;\n  assign \\wire19_10_11_:missing  = wire19;\n  assign \\wire:missing_16_18  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire3_17_21_22;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/14413AD6.v:3.1-101.10\" *)\nmodule postsynth(\\wire:missing_0 , wire1_20, wire2_19, \\wire27_34_36_:missing );\n  (* src = \"/tmp/fuzzmount2DDF5D8C/14413AD6.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/14413AD6.v:12.8-12.17\" *)\n  wire wire19_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/14413AD6.v:15.8-15.17\" *)\n  wire wire19_46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/14413AD6.v:18.10-18.18\" *)\n  output wire1_20;\n  wire wire1_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/14413AD6.v:20.8-20.14\" *)\n  wire wire21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/14413AD6.v:21.8-21.14\" *)\n  wire wire22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/14413AD6.v:22.8-22.14\" *)\n  wire wire23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/14413AD6.v:23.9-23.31\" *)\n  input \\wire27_34_36_:missing ;\n  wire \\wire27_34_36_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/14413AD6.v:25.8-25.30\" *)\n  wire \\wire29_40_:missing_45 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/14413AD6.v:26.10-26.18\" *)\n  output wire2_19;\n  wire wire2_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/14413AD6.v:28.8-28.14\" *)\n  wire wire30;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/14413AD6.v:35.8-35.22\" *)\n  wire wire3_17_21_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/14413AD6.v:37.8-37.26\" *)\n  wire \\wire4_:missing_23 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/14413AD6.v:45.8-45.16\" *)\n  wire wire9_24;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/14413AD6.v:46.9-46.24\" *)\n  input \\wire:missing_0 ;\n  wire \\wire:missing_0 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/14413AD6.v:49.8-49.27\" *)\n  wire \\wire:missing_16_18 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/14413AD6.v:54.8-54.27\" *)\n  wire \\wire:missing_39_41 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/14413AD6.v:56.8-56.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire19_20 = 1'hx;\n  assign wire19_46 = 1'h1;\n  assign wire1_20 = 1'hx;\n  assign wire21 = 1'h0;\n  assign wire22 = 1'h0;\n  assign wire23 = 1'hx;\n  assign \\wire29_40_:missing_45  = 1'h1;\n  assign wire2_19 = 1'hx;\n  assign wire30 = 1'h0;\n  assign wire3_17_21_22 = 1'h0;\n  assign \\wire4_:missing_23  = 1'h1;\n  assign wire9_24 = 1'h1;\n  assign \\wire:missing_16_18  = 1'h1;\n  assign \\wire:missing_39_41  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  2:53:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqu4333j8] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqu4333j8/src/top.v'.\nSBY  2:53:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqu4333j8] Copy '/tmp/fuzzmount2DDF5D8C/14413AD6.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqu4333j8/src/14413AD6.v'.\nSBY  2:53:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqu4333j8] Copy '/tmp/fuzzmount2DDF5D8C/14413AD6.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqu4333j8/src/14413AD6.post.v'.\nSBY  2:53:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqu4333j8] engine_0: abc pdr\nSBY  2:53:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqu4333j8] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqu4333j8/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:53:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqu4333j8] base: Warning: Wire presynth.\\wire2_19 is used but has no driver.\nSBY  2:53:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqu4333j8] base: Warning: Wire presynth.\\wire1_20 is used but has no driver.\nSBY  2:53:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqu4333j8] base: finished (returncode=0)\nSBY  2:53:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqu4333j8] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqu4333j8/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:53:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqu4333j8] aig: Warning: Wire presynth.\\wire2_19 is used but has no driver.\nSBY  2:53:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqu4333j8] aig: Warning: Wire presynth.\\wire1_20 is used but has no driver.\nSBY  2:53:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqu4333j8] aig: finished (returncode=0)\nSBY  2:53:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqu4333j8] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqu4333j8; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:53:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqu4333j8] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:53:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqu4333j8] engine_0: Warning: The network has no constraints.\nSBY  2:53:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqu4333j8] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:53:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqu4333j8] engine_0: finished (returncode=0)\nSBY  2:53:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqu4333j8] engine_0: Status returned by engine: FAIL\nSBY  2:53:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqu4333j8] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  2:53:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqu4333j8] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:53:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqu4333j8] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:53:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqu4333j8] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqu4333j8'.\nSBY  2:53:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpqu4333j8] DONE (FAIL, rc=2)\n", :err ""}}}