<profile>

<section name = "Vitis HLS Report for 'fir_hls_Pipeline_VITIS_LOOP_12_1'" level="0">
<item name = "Date">Mon Mar  3 19:17:16 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">fir_hls</item>
<item name = "Solution">hls (Vitis Kernel Flow Target)</item>
<item name = "Product family">versalaicore</item>
<item name = "Target device">xcvc1902-vsva2197-2MP-e-S</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00 ns, 4.742 ns, 0.96 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">66, 66, 0.528 us, 0.528 us, 66, 66, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_12_1">64, 64, 2, 1, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 379, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 213, -</column>
<column name="Register">-, -, 243, -, -</column>
<specialColumn name="Available">1934, 1968, 1799680, 899840, 463</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="acc_fu_467_p2">+, 0, 0, 65, 32, 32</column>
<column name="add_ln23_1_fu_437_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln23_2_fu_443_p2">+, 0, 0, 65, 32, 32</column>
<column name="add_ln23_3_fu_449_p2">+, 0, 0, 65, 32, 32</column>
<column name="add_ln23_4_fu_455_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln23_5_fu_461_p2">+, 0, 0, 65, 32, 32</column>
<column name="add_ln23_fu_431_p2">+, 0, 0, 32, 32, 32</column>
<column name="i_2_fu_303_p2">+, 0, 0, 7, 7, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln12_fu_309_p2">icmp, 0, 0, 8, 7, 8</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">2, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">2, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">2, 2, 1, 2</column>
<column name="i_fu_82">7, 2, 7, 14</column>
<column name="in_stream_TDATA_blk_n">2, 2, 1, 2</column>
<column name="out_stream_TDATA_blk_n">2, 2, 1, 2</column>
<column name="shift_reg_14_in_fu_86">28, 2, 29, 58</column>
<column name="shift_reg_15_in_fu_102">28, 2, 29, 58</column>
<column name="shift_reg_16_in_fu_90">28, 2, 29, 58</column>
<column name="shift_reg_17_in_fu_106">28, 2, 29, 58</column>
<column name="shift_reg_18_in_fu_94">28, 2, 29, 58</column>
<column name="shift_reg_19_in_fu_110">28, 2, 29, 58</column>
<column name="shift_reg_fu_98">28, 2, 29, 58</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc_reg_655">29, 0, 32, 3</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="i_fu_82">7, 0, 7, 0</column>
<column name="shift_reg_14_in_fu_86">29, 0, 29, 0</column>
<column name="shift_reg_15_in_fu_102">29, 0, 29, 0</column>
<column name="shift_reg_16_in_fu_90">29, 0, 29, 0</column>
<column name="shift_reg_17_in_fu_106">29, 0, 29, 0</column>
<column name="shift_reg_18_in_fu_94">29, 0, 29, 0</column>
<column name="shift_reg_19_in_fu_110">29, 0, 29, 0</column>
<column name="shift_reg_fu_98">29, 0, 29, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fir_hls_Pipeline_VITIS_LOOP_12_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fir_hls_Pipeline_VITIS_LOOP_12_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fir_hls_Pipeline_VITIS_LOOP_12_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fir_hls_Pipeline_VITIS_LOOP_12_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fir_hls_Pipeline_VITIS_LOOP_12_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fir_hls_Pipeline_VITIS_LOOP_12_1, return value</column>
<column name="in_stream_TVALID">in, 1, axis, in_stream, pointer</column>
<column name="in_stream_TDATA">in, 32, axis, in_stream, pointer</column>
<column name="in_stream_TREADY">out, 1, axis, in_stream, pointer</column>
<column name="out_stream_TREADY">in, 1, axis, out_stream, pointer</column>
<column name="out_stream_TDATA">out, 32, axis, out_stream, pointer</column>
<column name="out_stream_TVALID">out, 1, axis, out_stream, pointer</column>
<column name="shift_reg_6_reload">in, 29, ap_none, shift_reg_6_reload, scalar</column>
<column name="shift_reg_5_reload">in, 29, ap_none, shift_reg_5_reload, scalar</column>
<column name="shift_reg_4_reload">in, 29, ap_none, shift_reg_4_reload, scalar</column>
<column name="shift_reg_3_reload">in, 29, ap_none, shift_reg_3_reload, scalar</column>
<column name="shift_reg_2_reload">in, 29, ap_none, shift_reg_2_reload, scalar</column>
<column name="shift_reg_1_reload">in, 29, ap_none, shift_reg_1_reload, scalar</column>
<column name="shift_reg_reload">in, 29, ap_none, shift_reg_reload, scalar</column>
</table>
</item>
</section>
</profile>
