Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Dec 12 20:06:34 2020
| Host         : LAPTOP-Q2EITDTR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file keyscan0_control_sets_placed.rpt
| Design       : keyscan0
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              15 |            4 |
| Yes          | No                    | No                     |              10 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------+----------------------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal     |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------+------------------------+----------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | AnyKeyPressed          | FSM_onehot_four_state[4]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | number_reg1[4]_i_1_n_0 |                                  |                2 |              5 |
|  clk_IBUF_BUFG | real_number[4]_i_1_n_0 |                                  |                1 |              5 |
|  clk_IBUF_BUFG |                        | FSM_sequential_state[3]_i_1_n_0  |                2 |              6 |
|  clk_IBUF_BUFG |                        |                                  |                2 |              9 |
|  clk_IBUF_BUFG |                        | scan_state                       |                2 |              9 |
+----------------+------------------------+----------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 5      |                     2 |
| 6      |                     1 |
| 9      |                     2 |
+--------+-----------------------+


