Synthesizing design: bitcoinminer.sv  

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

            Version G-2012.06 for RHEL64 -- May 30, 2012
               Copyright (c) 1988-2012 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
dc_shell> dc_shell> Running PRESTO HDLC
Searching for ./uart_tx_TCU.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/uart_tx_TCU.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/uart_tx_TCU.sv
Searching for ./source/uart_tx_TCU.sv
Searching for ./flex_pts_sr.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/flex_pts_sr.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/flex_pts_sr.sv
Searching for ./source/flex_pts_sr.sv
Searching for ./flex_counter.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/flex_counter.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/flex_counter.sv
Searching for ./source/flex_counter.sv
Searching for ./uartrx_buffer.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/uartrx_buffer.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/uartrx_buffer.sv
Searching for ./source/uartrx_buffer.sv
Searching for ./uartrx_rcu.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/uartrx_rcu.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/uartrx_rcu.sv
Searching for ./source/uartrx_rcu.sv
Searching for ./uartrx_sr_9bit.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/uartrx_sr_9bit.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/uartrx_sr_9bit.sv
Searching for ./source/uartrx_sr_9bit.sv
Searching for ./uartrx_start_bit_det.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/uartrx_start_bit_det.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/uartrx_start_bit_det.sv
Searching for ./source/uartrx_start_bit_det.sv
Searching for ./uartrx_stop_bit_chk.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/uartrx_stop_bit_chk.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/uartrx_stop_bit_chk.sv
Searching for ./source/uartrx_stop_bit_chk.sv
Searching for ./uartrx_timer.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/uartrx_timer.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/uartrx_timer.sv
Searching for ./source/uartrx_timer.sv
Searching for ./flex_stp_sr.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/flex_stp_sr.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/flex_stp_sr.sv
Searching for ./source/flex_stp_sr.sv
Searching for ./miner_core.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/miner_core.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/miner_core.sv
Searching for ./source/miner_core.sv
Searching for ./miner_core_CCU.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/miner_core_CCU.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/miner_core_CCU.sv
Searching for ./source/miner_core_CCU.sv
Searching for ./miner_core_comp.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/miner_core_comp.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/miner_core_comp.sv
Searching for ./source/miner_core_comp.sv
Searching for ./miner_core_msa.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/miner_core_msa.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/miner_core_msa.sv
Searching for ./source/miner_core_msa.sv
Searching for ./miner_core_sha.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/miner_core_sha.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/miner_core_sha.sv
Searching for ./source/miner_core_sha.sv
Searching for ./miner_counter.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/miner_counter.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/miner_counter.sv
Searching for ./source/miner_counter.sv
Searching for ./miner_core_timer.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/miner_core_timer.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/miner_core_timer.sv
Searching for ./source/miner_core_timer.sv
Searching for ./miner_hashing_function.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/miner_hashing_function.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/miner_hashing_function.sv
Searching for ./source/miner_hashing_function.sv
Searching for ./miner_MCU.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/miner_MCU.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/miner_MCU.sv
Searching for ./source/miner_MCU.sv
Searching for ./miner_NonceCounter.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/miner_NonceCounter.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/miner_NonceCounter.sv
Searching for ./source/miner_NonceCounter.sv
Searching for ./uartrx.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/uartrx.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/uartrx.sv
Searching for ./source/uartrx.sv
Searching for ./uart_tx.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/uart_tx.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/uart_tx.sv
Searching for ./source/uart_tx.sv
Searching for ./miner.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/miner.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/miner.sv
Searching for ./source/miner.sv
Searching for ./bitcoinminer.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/bitcoinminer.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/bitcoinminer.sv
Searching for ./source/bitcoinminer.sv
Compiling source file ./source/uart_tx_TCU.sv
Compiling source file ./source/flex_pts_sr.sv
Compiling source file ./source/flex_counter.sv
Compiling source file ./source/uartrx_buffer.sv
Compiling source file ./source/uartrx_rcu.sv
Compiling source file ./source/uartrx_sr_9bit.sv
Compiling source file ./source/uartrx_start_bit_det.sv
Compiling source file ./source/uartrx_stop_bit_chk.sv
Compiling source file ./source/uartrx_timer.sv
Compiling source file ./source/flex_stp_sr.sv
Compiling source file ./source/miner_core.sv
Compiling source file ./source/miner_core_CCU.sv
Compiling source file ./source/miner_core_comp.sv
Compiling source file ./source/miner_core_msa.sv
Compiling source file ./source/miner_core_sha.sv
Compiling source file ./source/miner_counter.sv
Warning:  ./source/miner_counter.sv:17: the undeclared symbol 'CORES' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./source/miner_core_timer.sv
Warning:  ./source/miner_counter.sv:17: The delay specification for net declaration is ignored. (VER-976)
Compiling source file ./source/miner_hashing_function.sv
Warning:  ./source/miner_hashing_function.sv:28: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file ./source/miner_MCU.sv
Compiling source file ./source/miner_NonceCounter.sv
Compiling source file ./source/uartrx.sv
Compiling source file ./source/uart_tx.sv
Compiling source file ./source/miner.sv
Compiling source file ./source/bitcoinminer.sv
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-G-2012.06/libraries/syn/dw_foundation.sldb'
1
dc_shell> Loading db file '/package/eda/synopsys/syn-G-2012.06/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-G-2012.06/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'bitcoinminer'.
Information: Building the design 'uart_tx'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'uartrx'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'miner'. (HDL-193)

Inferred memory devices in process
	in routine miner line 53 in file
		'./source/miner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     tx_data_reg     | Flip-flop |  288  |  Y  | N  | Y  | N  | N  | N  | N  |
|    send_data_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'uart_tx_TCU'. (HDL-193)

Statistics for case statements in always block at line 28 in file
	'./source/uart_tx_TCU.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            32            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine uart_tx_TCU line 20 in file
		'./source/uart_tx_TCU.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_pts_sr' instantiated from design 'uart_tx' with
	the parameters "360,1". (HDL-193)

Inferred memory devices in process
	in routine flex_pts_sr_NUM_BITS360_SHIFT_MSB1 line 22 in file
		'./source/flex_pts_sr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     buffer_reg      | Flip-flop |  360  |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_counter' instantiated from design 'uart_tx' with
	the parameters "9". (HDL-193)

Inferred memory devices in process
	in routine flex_counter_NUM_CNT_BITS9 line 23 in file
		'./source/flex_counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_counter' instantiated from design 'uart_tx' with
	the parameters "4". (HDL-193)

Inferred memory devices in process
	in routine flex_counter_NUM_CNT_BITS4 line 23 in file
		'./source/flex_counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'uartrx_start_bit_det'. (HDL-193)

Inferred memory devices in process
	in routine uartrx_start_bit_det line 21 in file
		'./source/uartrx_start_bit_det.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sync_phase_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   old_sample_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   new_sample_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'uartrx_rcu'. (HDL-193)

Statistics for case statements in always block at line 30 in file
	'./source/uartrx_rcu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine uartrx_rcu line 23 in file
		'./source/uartrx_rcu.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'uartrx_timer'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'uartrx_sr_9bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'uartrx_stop_bit_chk'. (HDL-193)

Inferred memory devices in process
	in routine uartrx_stop_bit_chk line 21 in file
		'./source/uartrx_stop_bit_chk.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  framing_error_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'uartrx_buffer'. (HDL-193)

Inferred memory devices in process
	in routine uartrx_buffer line 19 in file
		'./source/uartrx_buffer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  parallel_out_reg   | Flip-flop |  864  |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_counter' instantiated from design 'uartrx' with
	the parameters "7". (HDL-193)

Inferred memory devices in process
	in routine flex_counter_NUM_CNT_BITS7 line 23 in file
		'./source/flex_counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'miner_counter'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'miner_MCU'. (HDL-193)

Statistics for case statements in always block at line 36 in file
	'./source/miner_MCU.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            41            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine miner_MCU line 24 in file
		'./source/miner_MCU.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'miner_hashing_function' instantiated from design 'miner' with
	the parameters "3". (HDL-193)
Warning:  ./source/miner_hashing_function.sv:47: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/miner_hashing_function.sv:59: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'flex_counter'. (HDL-193)

Inferred memory devices in process
	in routine flex_counter line 23 in file
		'./source/flex_counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_stp_sr' instantiated from design 'uartrx_sr_9bit' with
	the parameters "NUM_BITS=9,SHIFT_MSB=0". (HDL-193)

Inferred memory devices in process
	in routine flex_stp_sr_NUM_BITS9_SHIFT_MSB0 line 20 in file
		'./source/flex_stp_sr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  parallel_out_reg   | Flip-flop |   9   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'miner_NonceCounter' instantiated from design 'miner_counter' with
	the parameters "1,32". (HDL-193)

Inferred memory devices in process
	in routine miner_NonceCounter_CORES1_NUM_CNT_BITS32 line 24 in file
		'./source/miner_NonceCounter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |  12   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'miner_core'. (HDL-193)
Warning:  ./source/miner_core.sv:30: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'miner_core_CCU'. (HDL-193)

Statistics for case statements in always block at line 39 in file
	'./source/miner_core_CCU.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            52            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine miner_core_CCU line 27 in file
		'./source/miner_core_CCU.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'miner_core_timer'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'miner_core_sha'. (HDL-193)

Inferred memory devices in process
	in routine miner_core_sha line 22 in file
		'./source/miner_core_sha.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        h_reg        | Flip-flop |  256  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'miner_core_msa'. (HDL-193)

Statistics for case statements in always block at line 34 in file
	'./source/miner_core_msa.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            37            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine miner_core_msa line 25 in file
		'./source/miner_core_msa.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   4   |  Y  | N  | N  | Y  | N  | N  | N  |
|        w_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  29   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  29   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  26   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  26   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  23   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  23   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  17   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  17   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  18   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  18   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  21   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  21   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  27   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  27   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  28   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  28   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  25   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  25   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  22   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  22   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  19   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  19   |  Y  | N  | Y  | N  | N  | N  | N  |
|        w_reg        | Flip-flop |  452  |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'miner_core_comp'. (HDL-193)

Statistics for case statements in always block at line 43 in file
	'./source/miner_core_comp.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            48            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine miner_core_comp line 34 in file
		'./source/miner_core_comp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|        h_reg        | Flip-flop |  256  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
dc_shell> dc_shell> Information: Uniquified 4 instances of design 'flex_counter_NUM_CNT_BITS7'. (OPT-1056)
Information: Uniquified 2 instances of design 'flex_counter'. (OPT-1056)
Information: Uniquified 3 instances of design 'miner_core'. (OPT-1056)
Information: Uniquified 3 instances of design 'miner_core_CCU'. (OPT-1056)
Information: Uniquified 3 instances of design 'miner_core_timer'. (OPT-1056)
Information: Uniquified 6 instances of design 'miner_core_sha'. (OPT-1056)
Information: Uniquified 6 instances of design 'miner_core_msa'. (OPT-1056)
Information: Uniquified 6 instances of design 'miner_core_comp'. (OPT-1056)
1
dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> 1
dc_shell> dc_shell> dc_shell> Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | G-2012.06-DWBB_201206.0 |     *     |
| Licensed DW Building Blocks        | G-2012.06-DWBB_201206.0 |     *     |
============================================================================


Information: There are 1274 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'miner_core_comp_0'
Information: The register 'state_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'miner_core_msa_0'
  Processing 'miner_core_sha_0'
  Processing 'flex_counter_NUM_CNT_BITS7_0'
Information: Added key list 'DesignWare' to design 'flex_counter_NUM_CNT_BITS7_0'. (DDB-72)
  Processing 'miner_core_timer_0'
  Processing 'miner_core_CCU_0'
  Processing 'miner_core_0'
  Processing 'miner_hashing_function_NUM_CORES3'
  Processing 'miner_MCU'
  Processing 'miner_NonceCounter_CORES1_NUM_CNT_BITS32'
Information: Added key list 'DesignWare' to design 'miner_NonceCounter_CORES1_NUM_CNT_BITS32'. (DDB-72)
  Processing 'miner_counter'
  Processing 'miner'
  Processing 'uartrx_buffer'
  Processing 'uartrx_stop_bit_chk'
  Processing 'flex_stp_sr_NUM_BITS9_SHIFT_MSB0'
  Processing 'uartrx_sr_9bit'
  Processing 'flex_counter_0'
Information: Added key list 'DesignWare' to design 'flex_counter_0'. (DDB-72)
  Processing 'uartrx_timer'
  Processing 'uartrx_rcu'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'uartrx_start_bit_det'
  Processing 'uartrx'
  Processing 'flex_counter_NUM_CNT_BITS4'
Information: Added key list 'DesignWare' to design 'flex_counter_NUM_CNT_BITS4'. (DDB-72)
  Processing 'flex_counter_NUM_CNT_BITS9'
Information: Added key list 'DesignWare' to design 'flex_counter_NUM_CNT_BITS9'. (DDB-72)
  Processing 'flex_pts_sr_NUM_BITS360_SHIFT_MSB1'
  Processing 'uart_tx_TCU'
  Processing 'uart_tx'
  Processing 'bitcoinminer'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'miner_hashing_function_NUM_CORES3_DW01_add_0'
  Processing 'miner_hashing_function_NUM_CORES3_DW01_inc_0'
  Mapping 'miner_core_0_DW_cmp_0'
  Processing 'miner_core_sha_0_DW01_add_0'
  Processing 'miner_core_sha_0_DW01_add_1'
  Processing 'miner_core_sha_0_DW01_add_2'
  Processing 'miner_core_sha_0_DW01_add_3'
  Processing 'miner_core_sha_0_DW01_add_4'
  Processing 'miner_core_sha_0_DW01_add_5'
  Processing 'miner_core_sha_0_DW01_add_6'
  Processing 'miner_core_sha_0_DW01_add_7'
  Processing 'miner_core_comp_0_DW01_add_0'
  Processing 'miner_core_comp_0_DW01_add_1'
  Processing 'miner_core_msa_0_DW01_inc_0'
  Processing 'miner_core_sha_1_DW01_add_0'
  Processing 'miner_core_sha_1_DW01_add_1'
  Processing 'miner_core_sha_1_DW01_add_2'
  Processing 'miner_core_sha_1_DW01_add_3'
  Processing 'miner_core_sha_1_DW01_add_4'
  Processing 'miner_core_sha_1_DW01_add_5'
  Processing 'miner_core_sha_1_DW01_add_6'
  Processing 'miner_core_sha_1_DW01_add_7'
  Processing 'miner_core_comp_1_DW01_add_0'
  Processing 'miner_core_comp_1_DW01_add_1'
  Processing 'miner_core_msa_1_DW01_inc_0'
  Processing 'flex_counter_NUM_CNT_BITS7_0_DW01_inc_0'
  Mapping 'miner_core_1_DW_cmp_0'
  Processing 'miner_core_sha_2_DW01_add_0'
  Processing 'miner_core_sha_2_DW01_add_1'
  Processing 'miner_core_sha_2_DW01_add_2'
  Processing 'miner_core_sha_2_DW01_add_3'
  Processing 'miner_core_sha_2_DW01_add_4'
  Processing 'miner_core_sha_2_DW01_add_5'
  Processing 'miner_core_sha_2_DW01_add_6'
  Processing 'miner_core_sha_2_DW01_add_7'
  Processing 'miner_core_comp_2_DW01_add_0'
  Processing 'miner_core_comp_2_DW01_add_1'
  Processing 'miner_core_msa_2_DW01_inc_0'
  Processing 'miner_core_sha_3_DW01_add_0'
  Processing 'miner_core_sha_3_DW01_add_1'
  Processing 'miner_core_sha_3_DW01_add_2'
  Processing 'miner_core_sha_3_DW01_add_3'
  Processing 'miner_core_sha_3_DW01_add_4'
  Processing 'miner_core_sha_3_DW01_add_5'
  Processing 'miner_core_sha_3_DW01_add_6'
  Processing 'miner_core_sha_3_DW01_add_7'
  Processing 'miner_core_comp_3_DW01_add_0'
  Processing 'miner_core_comp_3_DW01_add_1'
  Processing 'miner_core_msa_3_DW01_inc_0'
  Processing 'flex_counter_NUM_CNT_BITS7_1_DW01_inc_0'
  Mapping 'miner_core_2_DW_cmp_0'
  Processing 'miner_core_sha_4_DW01_add_0'
  Processing 'miner_core_sha_4_DW01_add_1'
  Processing 'miner_core_sha_4_DW01_add_2'
  Processing 'miner_core_sha_4_DW01_add_3'
  Processing 'miner_core_sha_4_DW01_add_4'
  Processing 'miner_core_sha_4_DW01_add_5'
  Processing 'miner_core_sha_4_DW01_add_6'
  Processing 'miner_core_sha_4_DW01_add_7'
  Processing 'miner_core_comp_4_DW01_add_0'
  Processing 'miner_core_comp_4_DW01_add_1'
  Processing 'miner_core_msa_4_DW01_inc_0'
  Processing 'miner_core_sha_5_DW01_add_0'
  Processing 'miner_core_sha_5_DW01_add_1'
  Processing 'miner_core_sha_5_DW01_add_2'
  Processing 'miner_core_sha_5_DW01_add_3'
  Processing 'miner_core_sha_5_DW01_add_4'
  Processing 'miner_core_sha_5_DW01_add_5'
  Processing 'miner_core_sha_5_DW01_add_6'
  Processing 'miner_core_sha_5_DW01_add_7'
  Processing 'miner_core_comp_5_DW01_add_0'
  Processing 'miner_core_comp_5_DW01_add_1'
  Processing 'miner_core_msa_5_DW01_inc_0'
  Processing 'flex_counter_NUM_CNT_BITS7_2_DW01_inc_0'
  Processing 'miner_NonceCounter_CORES1_NUM_CNT_BITS32_DW01_inc_0'
  Processing 'flex_counter_NUM_CNT_BITS7_3_DW01_inc_0'
  Processing 'flex_counter_NUM_CNT_BITS9_DW01_inc_0'
  Processing 'miner_core_msa_0_DW01_add_0'
  Processing 'miner_core_msa_0_DW01_add_1'
  Processing 'miner_core_msa_0_DW01_add_2'
  Processing 'miner_core_msa_0_DW01_add_3'
  Processing 'miner_core_msa_0_DW01_add_4'
  Processing 'miner_core_msa_0_DW01_add_5'
  Processing 'miner_core_msa_0_DW01_add_6'
  Processing 'miner_core_msa_0_DW01_add_7'
  Processing 'miner_core_msa_0_DW01_add_8'
  Processing 'miner_core_msa_0_DW01_add_9'
  Processing 'miner_core_msa_0_DW01_add_10'
  Processing 'miner_core_msa_0_DW01_add_11'
  Processing 'miner_core_msa_0_DW01_add_12'
  Processing 'miner_core_msa_0_DW01_add_13'
  Processing 'miner_core_msa_0_DW01_add_14'
  Processing 'miner_core_msa_0_DW01_add_15'
  Processing 'miner_core_msa_0_DW01_add_16'
  Processing 'miner_core_msa_0_DW01_add_17'
  Processing 'miner_core_msa_0_DW01_add_18'
  Processing 'miner_core_msa_0_DW01_add_19'
  Processing 'miner_core_msa_0_DW01_add_20'
  Processing 'miner_core_msa_0_DW01_add_21'
  Processing 'miner_core_msa_0_DW01_add_22'
  Processing 'miner_core_msa_0_DW01_add_23'
  Processing 'miner_core_msa_0_DW01_add_24'
  Processing 'miner_core_msa_0_DW01_add_25'
  Processing 'miner_core_msa_0_DW01_add_26'
  Processing 'miner_core_msa_0_DW01_add_27'
  Processing 'miner_core_msa_0_DW01_add_28'
  Processing 'miner_core_msa_0_DW01_add_29'
  Processing 'miner_core_msa_0_DW01_add_30'
  Processing 'miner_core_msa_0_DW01_add_31'
  Processing 'miner_core_msa_0_DW01_add_32'
  Processing 'miner_core_msa_0_DW01_add_33'
  Processing 'miner_core_msa_0_DW01_add_34'
  Processing 'miner_core_msa_0_DW01_add_35'
  Processing 'miner_core_msa_0_DW01_add_36'
  Processing 'miner_core_msa_0_DW01_add_37'
  Processing 'miner_core_msa_0_DW01_add_38'
  Processing 'miner_core_msa_0_DW01_add_39'
  Processing 'miner_core_msa_0_DW01_add_40'
  Processing 'miner_core_msa_0_DW01_add_41'
  Processing 'miner_core_msa_0_DW01_add_42'
  Processing 'miner_core_msa_0_DW01_add_43'
  Processing 'miner_core_msa_0_DW01_add_44'
  Processing 'miner_core_msa_0_DW01_add_45'
  Processing 'miner_core_msa_0_DW01_add_46'
  Processing 'miner_core_msa_0_DW01_add_47'
  Processing 'miner_core_msa_0_DW01_add_48'
  Processing 'miner_core_msa_0_DW01_add_49'
  Processing 'miner_core_msa_0_DW01_add_50'
  Processing 'miner_core_msa_0_DW01_add_51'
  Processing 'miner_core_msa_0_DW01_add_52'
  Processing 'miner_core_msa_0_DW01_add_53'
  Processing 'miner_core_msa_0_DW01_add_54'
  Processing 'miner_core_msa_0_DW01_add_55'
  Processing 'miner_core_msa_0_DW01_add_56'
  Processing 'miner_core_msa_0_DW01_add_57'
  Processing 'miner_core_msa_0_DW01_add_58'
  Processing 'miner_core_msa_0_DW01_add_59'
  Processing 'miner_core_msa_0_DW01_add_60'
  Processing 'miner_core_msa_0_DW01_add_61'
  Processing 'miner_core_msa_0_DW01_add_62'
  Processing 'miner_core_msa_0_DW01_add_63'
  Processing 'miner_core_msa_0_DW01_add_64'
  Processing 'miner_core_msa_0_DW01_add_65'
  Processing 'miner_core_msa_0_DW01_add_66'
  Processing 'miner_core_msa_0_DW01_add_67'
  Processing 'miner_core_msa_0_DW01_add_68'
  Processing 'miner_core_msa_0_DW01_add_69'
  Processing 'miner_core_msa_0_DW01_add_70'
  Processing 'miner_core_msa_0_DW01_add_71'
  Processing 'miner_core_msa_0_DW01_add_72'
  Processing 'miner_core_msa_0_DW01_add_73'
  Processing 'miner_core_msa_0_DW01_add_74'
  Processing 'miner_core_msa_0_DW01_add_75'
  Processing 'miner_core_msa_0_DW01_add_76'
  Processing 'miner_core_msa_0_DW01_add_77'
  Processing 'miner_core_msa_0_DW01_add_78'
  Processing 'miner_core_msa_0_DW01_add_79'
  Processing 'miner_core_msa_0_DW01_add_80'
  Processing 'miner_core_msa_0_DW01_add_81'
  Processing 'miner_core_msa_0_DW01_add_82'
  Processing 'miner_core_msa_0_DW01_add_83'
  Processing 'miner_core_msa_0_DW01_add_84'
  Processing 'miner_core_msa_0_DW01_add_85'
  Processing 'miner_core_msa_0_DW01_add_86'
  Processing 'miner_core_msa_0_DW01_add_87'
  Processing 'miner_core_msa_0_DW01_add_88'
  Processing 'miner_core_msa_0_DW01_add_89'
  Processing 'miner_core_msa_0_DW01_add_90'
  Processing 'miner_core_msa_0_DW01_add_91'
  Processing 'miner_core_msa_0_DW01_add_92'
  Processing 'miner_core_msa_0_DW01_add_93'
  Processing 'miner_core_msa_0_DW01_add_94'
  Processing 'miner_core_msa_0_DW01_add_95'
  Processing 'miner_core_msa_0_DW01_add_96'
  Processing 'miner_core_msa_0_DW01_add_97'
  Processing 'miner_core_msa_0_DW01_add_98'
  Processing 'miner_core_msa_0_DW01_add_99'
  Processing 'miner_core_msa_0_DW01_add_100'
  Processing 'miner_core_msa_0_DW01_add_101'
  Processing 'miner_core_msa_0_DW01_add_102'
  Processing 'miner_core_msa_0_DW01_add_103'
  Processing 'miner_core_msa_0_DW01_add_104'
  Processing 'miner_core_msa_0_DW01_add_105'
  Processing 'miner_core_msa_0_DW01_add_106'
  Processing 'miner_core_msa_0_DW01_add_107'
  Processing 'miner_core_msa_0_DW01_add_108'
  Processing 'miner_core_msa_0_DW01_add_109'
  Processing 'miner_core_msa_0_DW01_add_110'
  Processing 'miner_core_msa_0_DW01_add_111'
  Processing 'miner_core_msa_0_DW01_add_112'
  Processing 'miner_core_msa_0_DW01_add_113'
  Processing 'miner_core_msa_0_DW01_add_114'
  Processing 'miner_core_msa_0_DW01_add_115'
  Processing 'miner_core_msa_0_DW01_add_116'
  Processing 'miner_core_msa_0_DW01_add_117'
  Processing 'miner_core_msa_0_DW01_add_118'
  Processing 'miner_core_msa_0_DW01_add_119'
  Processing 'miner_core_msa_0_DW01_add_120'
  Processing 'miner_core_msa_0_DW01_add_121'
  Processing 'miner_core_msa_0_DW01_add_122'
  Processing 'miner_core_msa_0_DW01_add_123'
  Processing 'miner_core_msa_0_DW01_add_124'
  Processing 'miner_core_msa_0_DW01_add_125'
  Processing 'miner_core_msa_0_DW01_add_126'
  Processing 'miner_core_msa_0_DW01_add_127'
  Processing 'miner_core_msa_0_DW01_add_128'
  Processing 'miner_core_msa_0_DW01_add_129'
  Processing 'miner_core_msa_0_DW01_add_130'
  Processing 'miner_core_msa_0_DW01_add_131'
  Processing 'miner_core_msa_0_DW01_add_132'
  Processing 'miner_core_msa_0_DW01_add_133'
  Processing 'miner_core_msa_0_DW01_add_134'
  Processing 'miner_core_msa_0_DW01_add_135'
  Processing 'miner_core_msa_0_DW01_add_136'
  Processing 'miner_core_msa_0_DW01_add_137'
  Processing 'miner_core_msa_0_DW01_add_138'
  Processing 'miner_core_msa_0_DW01_add_139'
  Processing 'miner_core_msa_0_DW01_add_140'
  Processing 'miner_core_msa_0_DW01_add_141'
  Processing 'miner_core_msa_0_DW01_add_142'
  Processing 'miner_core_msa_0_DW01_add_143'
  Processing 'miner_core_msa_1_DW01_add_0'
  Processing 'miner_core_msa_1_DW01_add_1'
  Processing 'miner_core_msa_1_DW01_add_2'
  Processing 'miner_core_msa_1_DW01_add_3'
  Processing 'miner_core_msa_1_DW01_add_4'
  Processing 'miner_core_msa_1_DW01_add_5'
  Processing 'miner_core_msa_1_DW01_add_6'
  Processing 'miner_core_msa_1_DW01_add_7'
  Processing 'miner_core_msa_1_DW01_add_8'
  Processing 'miner_core_msa_1_DW01_add_9'
  Processing 'miner_core_msa_1_DW01_add_10'
  Processing 'miner_core_msa_1_DW01_add_11'
  Processing 'miner_core_msa_1_DW01_add_12'
  Processing 'miner_core_msa_1_DW01_add_13'
  Processing 'miner_core_msa_1_DW01_add_14'
  Processing 'miner_core_msa_1_DW01_add_15'
  Processing 'miner_core_msa_1_DW01_add_16'
  Processing 'miner_core_msa_1_DW01_add_17'
  Processing 'miner_core_msa_1_DW01_add_18'
  Processing 'miner_core_msa_1_DW01_add_19'
  Processing 'miner_core_msa_1_DW01_add_20'
  Processing 'miner_core_msa_1_DW01_add_21'
  Processing 'miner_core_msa_1_DW01_add_22'
  Processing 'miner_core_msa_1_DW01_add_23'
  Processing 'miner_core_msa_1_DW01_add_24'
  Processing 'miner_core_msa_1_DW01_add_25'
  Processing 'miner_core_msa_1_DW01_add_26'
  Processing 'miner_core_msa_1_DW01_add_27'
  Processing 'miner_core_msa_1_DW01_add_28'
  Processing 'miner_core_msa_1_DW01_add_29'
  Processing 'miner_core_msa_1_DW01_add_30'
  Processing 'miner_core_msa_1_DW01_add_31'
  Processing 'miner_core_msa_1_DW01_add_32'
  Processing 'miner_core_msa_1_DW01_add_33'
  Processing 'miner_core_msa_1_DW01_add_34'
  Processing 'miner_core_msa_1_DW01_add_35'
  Processing 'miner_core_msa_1_DW01_add_36'
  Processing 'miner_core_msa_1_DW01_add_37'
  Processing 'miner_core_msa_1_DW01_add_38'
  Processing 'miner_core_msa_1_DW01_add_39'
  Processing 'miner_core_msa_1_DW01_add_40'
  Processing 'miner_core_msa_1_DW01_add_41'
  Processing 'miner_core_msa_1_DW01_add_42'
  Processing 'miner_core_msa_1_DW01_add_43'
  Processing 'miner_core_msa_1_DW01_add_44'
  Processing 'miner_core_msa_1_DW01_add_45'
  Processing 'miner_core_msa_1_DW01_add_46'
  Processing 'miner_core_msa_1_DW01_add_47'
  Processing 'miner_core_msa_1_DW01_add_48'
  Processing 'miner_core_msa_1_DW01_add_49'
  Processing 'miner_core_msa_1_DW01_add_50'
  Processing 'miner_core_msa_1_DW01_add_51'
  Processing 'miner_core_msa_1_DW01_add_52'
  Processing 'miner_core_msa_1_DW01_add_53'
  Processing 'miner_core_msa_1_DW01_add_54'
  Processing 'miner_core_msa_1_DW01_add_55'
  Processing 'miner_core_msa_1_DW01_add_56'
  Processing 'miner_core_msa_1_DW01_add_57'
  Processing 'miner_core_msa_1_DW01_add_58'
  Processing 'miner_core_msa_1_DW01_add_59'
  Processing 'miner_core_msa_1_DW01_add_60'
  Processing 'miner_core_msa_1_DW01_add_61'
  Processing 'miner_core_msa_1_DW01_add_62'
  Processing 'miner_core_msa_1_DW01_add_63'
  Processing 'miner_core_msa_1_DW01_add_64'
  Processing 'miner_core_msa_1_DW01_add_65'
  Processing 'miner_core_msa_1_DW01_add_66'
  Processing 'miner_core_msa_1_DW01_add_67'
  Processing 'miner_core_msa_1_DW01_add_68'
  Processing 'miner_core_msa_1_DW01_add_69'
  Processing 'miner_core_msa_1_DW01_add_70'
  Processing 'miner_core_msa_1_DW01_add_71'
  Processing 'miner_core_msa_1_DW01_add_72'
  Processing 'miner_core_msa_1_DW01_add_73'
  Processing 'miner_core_msa_1_DW01_add_74'
  Processing 'miner_core_msa_1_DW01_add_75'
  Processing 'miner_core_msa_1_DW01_add_76'
  Processing 'miner_core_msa_1_DW01_add_77'
  Processing 'miner_core_msa_1_DW01_add_78'
  Processing 'miner_core_msa_1_DW01_add_79'
  Processing 'miner_core_msa_1_DW01_add_80'
  Processing 'miner_core_msa_1_DW01_add_81'
  Processing 'miner_core_msa_1_DW01_add_82'
  Processing 'miner_core_msa_1_DW01_add_83'
  Processing 'miner_core_msa_1_DW01_add_84'
  Processing 'miner_core_msa_1_DW01_add_85'
  Processing 'miner_core_msa_1_DW01_add_86'
  Processing 'miner_core_msa_1_DW01_add_87'
  Processing 'miner_core_msa_1_DW01_add_88'
  Processing 'miner_core_msa_1_DW01_add_89'
  Processing 'miner_core_msa_1_DW01_add_90'
  Processing 'miner_core_msa_1_DW01_add_91'
  Processing 'miner_core_msa_1_DW01_add_92'
  Processing 'miner_core_msa_1_DW01_add_93'
  Processing 'miner_core_msa_1_DW01_add_94'
  Processing 'miner_core_msa_1_DW01_add_95'
  Processing 'miner_core_msa_1_DW01_add_96'
  Processing 'miner_core_msa_1_DW01_add_97'
  Processing 'miner_core_msa_1_DW01_add_98'
  Processing 'miner_core_msa_1_DW01_add_99'
  Processing 'miner_core_msa_1_DW01_add_100'
  Processing 'miner_core_msa_1_DW01_add_101'
  Processing 'miner_core_msa_1_DW01_add_102'
  Processing 'miner_core_msa_1_DW01_add_103'
  Processing 'miner_core_msa_1_DW01_add_104'
  Processing 'miner_core_msa_1_DW01_add_105'
  Processing 'miner_core_msa_1_DW01_add_106'
  Processing 'miner_core_msa_1_DW01_add_107'
  Processing 'miner_core_msa_1_DW01_add_108'
  Processing 'miner_core_msa_1_DW01_add_109'
  Processing 'miner_core_msa_1_DW01_add_110'
  Processing 'miner_core_msa_1_DW01_add_111'
  Processing 'miner_core_msa_1_DW01_add_112'
  Processing 'miner_core_msa_1_DW01_add_113'
  Processing 'miner_core_msa_1_DW01_add_114'
  Processing 'miner_core_msa_1_DW01_add_115'
  Processing 'miner_core_msa_1_DW01_add_116'
  Processing 'miner_core_msa_1_DW01_add_117'
  Processing 'miner_core_msa_1_DW01_add_118'
  Processing 'miner_core_msa_1_DW01_add_119'
  Processing 'miner_core_msa_1_DW01_add_120'
  Processing 'miner_core_msa_1_DW01_add_121'
  Processing 'miner_core_msa_1_DW01_add_122'
  Processing 'miner_core_msa_1_DW01_add_123'
  Processing 'miner_core_msa_1_DW01_add_124'
  Processing 'miner_core_msa_1_DW01_add_125'
  Processing 'miner_core_msa_1_DW01_add_126'
  Processing 'miner_core_msa_1_DW01_add_127'
  Processing 'miner_core_msa_1_DW01_add_128'
  Processing 'miner_core_msa_1_DW01_add_129'
  Processing 'miner_core_msa_1_DW01_add_130'
  Processing 'miner_core_msa_1_DW01_add_131'
  Processing 'miner_core_msa_1_DW01_add_132'
  Processing 'miner_core_msa_1_DW01_add_133'
  Processing 'miner_core_msa_1_DW01_add_134'
  Processing 'miner_core_msa_1_DW01_add_135'
  Processing 'miner_core_msa_1_DW01_add_136'
  Processing 'miner_core_msa_1_DW01_add_137'
  Processing 'miner_core_msa_1_DW01_add_138'
  Processing 'miner_core_msa_1_DW01_add_139'
  Processing 'miner_core_msa_1_DW01_add_140'
  Processing 'miner_core_msa_1_DW01_add_141'
  Processing 'miner_core_msa_1_DW01_add_142'
  Processing 'miner_core_msa_1_DW01_add_143'
  Processing 'miner_core_msa_2_DW01_add_0'
  Processing 'miner_core_msa_2_DW01_add_1'
  Processing 'miner_core_msa_2_DW01_add_2'
  Processing 'miner_core_msa_2_DW01_add_3'
  Processing 'miner_core_msa_2_DW01_add_4'
  Processing 'miner_core_msa_2_DW01_add_5'
  Processing 'miner_core_msa_2_DW01_add_6'
  Processing 'miner_core_msa_2_DW01_add_7'
  Processing 'miner_core_msa_2_DW01_add_8'
  Processing 'miner_core_msa_2_DW01_add_9'
  Processing 'miner_core_msa_2_DW01_add_10'
  Processing 'miner_core_msa_2_DW01_add_11'
  Processing 'miner_core_msa_2_DW01_add_12'
  Processing 'miner_core_msa_2_DW01_add_13'
  Processing 'miner_core_msa_2_DW01_add_14'
  Processing 'miner_core_msa_2_DW01_add_15'
  Processing 'miner_core_msa_2_DW01_add_16'
  Processing 'miner_core_msa_2_DW01_add_17'
  Processing 'miner_core_msa_2_DW01_add_18'
  Processing 'miner_core_msa_2_DW01_add_19'
  Processing 'miner_core_msa_2_DW01_add_20'
  Processing 'miner_core_msa_2_DW01_add_21'
  Processing 'miner_core_msa_2_DW01_add_22'
  Processing 'miner_core_msa_2_DW01_add_23'
  Processing 'miner_core_msa_2_DW01_add_24'
  Processing 'miner_core_msa_2_DW01_add_25'
  Processing 'miner_core_msa_2_DW01_add_26'
  Processing 'miner_core_msa_2_DW01_add_27'
  Processing 'miner_core_msa_2_DW01_add_28'
  Processing 'miner_core_msa_2_DW01_add_29'
  Processing 'miner_core_msa_2_DW01_add_30'
  Processing 'miner_core_msa_2_DW01_add_31'
  Processing 'miner_core_msa_2_DW01_add_32'
  Processing 'miner_core_msa_2_DW01_add_33'
  Processing 'miner_core_msa_2_DW01_add_34'
  Processing 'miner_core_msa_2_DW01_add_35'
  Processing 'miner_core_msa_2_DW01_add_36'
  Processing 'miner_core_msa_2_DW01_add_37'
  Processing 'miner_core_msa_2_DW01_add_38'
  Processing 'miner_core_msa_2_DW01_add_39'
  Processing 'miner_core_msa_2_DW01_add_40'
  Processing 'miner_core_msa_2_DW01_add_41'
  Processing 'miner_core_msa_2_DW01_add_42'
  Processing 'miner_core_msa_2_DW01_add_43'
  Processing 'miner_core_msa_2_DW01_add_44'
  Processing 'miner_core_msa_2_DW01_add_45'
  Processing 'miner_core_msa_2_DW01_add_46'
  Processing 'miner_core_msa_2_DW01_add_47'
  Processing 'miner_core_msa_2_DW01_add_48'
  Processing 'miner_core_msa_2_DW01_add_49'
  Processing 'miner_core_msa_2_DW01_add_50'
  Processing 'miner_core_msa_2_DW01_add_51'
  Processing 'miner_core_msa_2_DW01_add_52'
  Processing 'miner_core_msa_2_DW01_add_53'
  Processing 'miner_core_msa_2_DW01_add_54'
  Processing 'miner_core_msa_2_DW01_add_55'
  Processing 'miner_core_msa_2_DW01_add_56'
  Processing 'miner_core_msa_2_DW01_add_57'
  Processing 'miner_core_msa_2_DW01_add_58'
  Processing 'miner_core_msa_2_DW01_add_59'
  Processing 'miner_core_msa_2_DW01_add_60'
  Processing 'miner_core_msa_2_DW01_add_61'
  Processing 'miner_core_msa_2_DW01_add_62'
  Processing 'miner_core_msa_2_DW01_add_63'
  Processing 'miner_core_msa_2_DW01_add_64'
  Processing 'miner_core_msa_2_DW01_add_65'
  Processing 'miner_core_msa_2_DW01_add_66'
  Processing 'miner_core_msa_2_DW01_add_67'
  Processing 'miner_core_msa_2_DW01_add_68'
  Processing 'miner_core_msa_2_DW01_add_69'
  Processing 'miner_core_msa_2_DW01_add_70'
  Processing 'miner_core_msa_2_DW01_add_71'
  Processing 'miner_core_msa_2_DW01_add_72'
  Processing 'miner_core_msa_2_DW01_add_73'
  Processing 'miner_core_msa_2_DW01_add_74'
  Processing 'miner_core_msa_2_DW01_add_75'
  Processing 'miner_core_msa_2_DW01_add_76'
  Processing 'miner_core_msa_2_DW01_add_77'
  Processing 'miner_core_msa_2_DW01_add_78'
  Processing 'miner_core_msa_2_DW01_add_79'
  Processing 'miner_core_msa_2_DW01_add_80'
  Processing 'miner_core_msa_2_DW01_add_81'
  Processing 'miner_core_msa_2_DW01_add_82'
  Processing 'miner_core_msa_2_DW01_add_83'
  Processing 'miner_core_msa_2_DW01_add_84'
  Processing 'miner_core_msa_2_DW01_add_85'
  Processing 'miner_core_msa_2_DW01_add_86'
  Processing 'miner_core_msa_2_DW01_add_87'
  Processing 'miner_core_msa_2_DW01_add_88'
  Processing 'miner_core_msa_2_DW01_add_89'
  Processing 'miner_core_msa_2_DW01_add_90'
  Processing 'miner_core_msa_2_DW01_add_91'
  Processing 'miner_core_msa_2_DW01_add_92'
  Processing 'miner_core_msa_2_DW01_add_93'
  Processing 'miner_core_msa_2_DW01_add_94'
  Processing 'miner_core_msa_2_DW01_add_95'
  Processing 'miner_core_msa_2_DW01_add_96'
  Processing 'miner_core_msa_2_DW01_add_97'
  Processing 'miner_core_msa_2_DW01_add_98'
  Processing 'miner_core_msa_2_DW01_add_99'
  Processing 'miner_core_msa_2_DW01_add_100'
  Processing 'miner_core_msa_2_DW01_add_101'
  Processing 'miner_core_msa_2_DW01_add_102'
  Processing 'miner_core_msa_2_DW01_add_103'
  Processing 'miner_core_msa_2_DW01_add_104'
  Processing 'miner_core_msa_2_DW01_add_105'
  Processing 'miner_core_msa_2_DW01_add_106'
  Processing 'miner_core_msa_2_DW01_add_107'
  Processing 'miner_core_msa_2_DW01_add_108'
  Processing 'miner_core_msa_2_DW01_add_109'
  Processing 'miner_core_msa_2_DW01_add_110'
  Processing 'miner_core_msa_2_DW01_add_111'
  Processing 'miner_core_msa_2_DW01_add_112'
  Processing 'miner_core_msa_2_DW01_add_113'
  Processing 'miner_core_msa_2_DW01_add_114'
  Processing 'miner_core_msa_2_DW01_add_115'
  Processing 'miner_core_msa_2_DW01_add_116'
  Processing 'miner_core_msa_2_DW01_add_117'
  Processing 'miner_core_msa_2_DW01_add_118'
  Processing 'miner_core_msa_2_DW01_add_119'
  Processing 'miner_core_msa_2_DW01_add_120'
  Processing 'miner_core_msa_2_DW01_add_121'
  Processing 'miner_core_msa_2_DW01_add_122'
  Processing 'miner_core_msa_2_DW01_add_123'
  Processing 'miner_core_msa_2_DW01_add_124'
  Processing 'miner_core_msa_2_DW01_add_125'
  Processing 'miner_core_msa_2_DW01_add_126'
  Processing 'miner_core_msa_2_DW01_add_127'
  Processing 'miner_core_msa_2_DW01_add_128'
  Processing 'miner_core_msa_2_DW01_add_129'
  Processing 'miner_core_msa_2_DW01_add_130'
  Processing 'miner_core_msa_2_DW01_add_131'
  Processing 'miner_core_msa_2_DW01_add_132'
  Processing 'miner_core_msa_2_DW01_add_133'
  Processing 'miner_core_msa_2_DW01_add_134'
  Processing 'miner_core_msa_2_DW01_add_135'
  Processing 'miner_core_msa_2_DW01_add_136'
  Processing 'miner_core_msa_2_DW01_add_137'
  Processing 'miner_core_msa_2_DW01_add_138'
  Processing 'miner_core_msa_2_DW01_add_139'
  Processing 'miner_core_msa_2_DW01_add_140'
  Processing 'miner_core_msa_2_DW01_add_141'
  Processing 'miner_core_msa_2_DW01_add_142'
  Processing 'miner_core_msa_2_DW01_add_143'
  Processing 'miner_core_msa_3_DW01_add_0'
  Processing 'miner_core_msa_3_DW01_add_1'
  Processing 'miner_core_msa_3_DW01_add_2'
  Processing 'miner_core_msa_3_DW01_add_3'
  Processing 'miner_core_msa_3_DW01_add_4'
  Processing 'miner_core_msa_3_DW01_add_5'
  Processing 'miner_core_msa_3_DW01_add_6'
  Processing 'miner_core_msa_3_DW01_add_7'
  Processing 'miner_core_msa_3_DW01_add_8'
  Processing 'miner_core_msa_3_DW01_add_9'
  Processing 'miner_core_msa_3_DW01_add_10'
  Processing 'miner_core_msa_3_DW01_add_11'
  Processing 'miner_core_msa_3_DW01_add_12'
  Processing 'miner_core_msa_3_DW01_add_13'
  Processing 'miner_core_msa_3_DW01_add_14'
  Processing 'miner_core_msa_3_DW01_add_15'
  Processing 'miner_core_msa_3_DW01_add_16'
  Processing 'miner_core_msa_3_DW01_add_17'
  Processing 'miner_core_msa_3_DW01_add_18'
  Processing 'miner_core_msa_3_DW01_add_19'
  Processing 'miner_core_msa_3_DW01_add_20'
  Processing 'miner_core_msa_3_DW01_add_21'
  Processing 'miner_core_msa_3_DW01_add_22'
  Processing 'miner_core_msa_3_DW01_add_23'
  Processing 'miner_core_msa_3_DW01_add_24'
  Processing 'miner_core_msa_3_DW01_add_25'
  Processing 'miner_core_msa_3_DW01_add_26'
  Processing 'miner_core_msa_3_DW01_add_27'
  Processing 'miner_core_msa_3_DW01_add_28'
  Processing 'miner_core_msa_3_DW01_add_29'
  Processing 'miner_core_msa_3_DW01_add_30'
  Processing 'miner_core_msa_3_DW01_add_31'
  Processing 'miner_core_msa_3_DW01_add_32'
  Processing 'miner_core_msa_3_DW01_add_33'
  Processing 'miner_core_msa_3_DW01_add_34'
  Processing 'miner_core_msa_3_DW01_add_35'
  Processing 'miner_core_msa_3_DW01_add_36'
  Processing 'miner_core_msa_3_DW01_add_37'
  Processing 'miner_core_msa_3_DW01_add_38'
  Processing 'miner_core_msa_3_DW01_add_39'
  Processing 'miner_core_msa_3_DW01_add_40'
  Processing 'miner_core_msa_3_DW01_add_41'
  Processing 'miner_core_msa_3_DW01_add_42'
  Processing 'miner_core_msa_3_DW01_add_43'
  Processing 'miner_core_msa_3_DW01_add_44'
  Processing 'miner_core_msa_3_DW01_add_45'
  Processing 'miner_core_msa_3_DW01_add_46'
  Processing 'miner_core_msa_3_DW01_add_47'
  Processing 'miner_core_msa_3_DW01_add_48'
  Processing 'miner_core_msa_3_DW01_add_49'
  Processing 'miner_core_msa_3_DW01_add_50'
  Processing 'miner_core_msa_3_DW01_add_51'
  Processing 'miner_core_msa_3_DW01_add_52'
  Processing 'miner_core_msa_3_DW01_add_53'
  Processing 'miner_core_msa_3_DW01_add_54'
  Processing 'miner_core_msa_3_DW01_add_55'
  Processing 'miner_core_msa_3_DW01_add_56'
  Processing 'miner_core_msa_3_DW01_add_57'
  Processing 'miner_core_msa_3_DW01_add_58'
  Processing 'miner_core_msa_3_DW01_add_59'
  Processing 'miner_core_msa_3_DW01_add_60'
  Processing 'miner_core_msa_3_DW01_add_61'
  Processing 'miner_core_msa_3_DW01_add_62'
  Processing 'miner_core_msa_3_DW01_add_63'
  Processing 'miner_core_msa_3_DW01_add_64'
  Processing 'miner_core_msa_3_DW01_add_65'
  Processing 'miner_core_msa_3_DW01_add_66'
  Processing 'miner_core_msa_3_DW01_add_67'
  Processing 'miner_core_msa_3_DW01_add_68'
  Processing 'miner_core_msa_3_DW01_add_69'
  Processing 'miner_core_msa_3_DW01_add_70'
  Processing 'miner_core_msa_3_DW01_add_71'
  Processing 'miner_core_msa_3_DW01_add_72'
  Processing 'miner_core_msa_3_DW01_add_73'
  Processing 'miner_core_msa_3_DW01_add_74'
  Processing 'miner_core_msa_3_DW01_add_75'
  Processing 'miner_core_msa_3_DW01_add_76'
  Processing 'miner_core_msa_3_DW01_add_77'
  Processing 'miner_core_msa_3_DW01_add_78'
  Processing 'miner_core_msa_3_DW01_add_79'
  Processing 'miner_core_msa_3_DW01_add_80'
  Processing 'miner_core_msa_3_DW01_add_81'
  Processing 'miner_core_msa_3_DW01_add_82'
  Processing 'miner_core_msa_3_DW01_add_83'
  Processing 'miner_core_msa_3_DW01_add_84'
  Processing 'miner_core_msa_3_DW01_add_85'
  Processing 'miner_core_msa_3_DW01_add_86'
  Processing 'miner_core_msa_3_DW01_add_87'
  Processing 'miner_core_msa_3_DW01_add_88'
  Processing 'miner_core_msa_3_DW01_add_89'
  Processing 'miner_core_msa_3_DW01_add_90'
  Processing 'miner_core_msa_3_DW01_add_91'
  Processing 'miner_core_msa_3_DW01_add_92'
  Processing 'miner_core_msa_3_DW01_add_93'
  Processing 'miner_core_msa_3_DW01_add_94'
  Processing 'miner_core_msa_3_DW01_add_95'
  Processing 'miner_core_msa_3_DW01_add_96'
  Processing 'miner_core_msa_3_DW01_add_97'
  Processing 'miner_core_msa_3_DW01_add_98'
  Processing 'miner_core_msa_3_DW01_add_99'
  Processing 'miner_core_msa_3_DW01_add_100'
  Processing 'miner_core_msa_3_DW01_add_101'
  Processing 'miner_core_msa_3_DW01_add_102'
  Processing 'miner_core_msa_3_DW01_add_103'
  Processing 'miner_core_msa_3_DW01_add_104'
  Processing 'miner_core_msa_3_DW01_add_105'
  Processing 'miner_core_msa_3_DW01_add_106'
  Processing 'miner_core_msa_3_DW01_add_107'
  Processing 'miner_core_msa_3_DW01_add_108'
  Processing 'miner_core_msa_3_DW01_add_109'
  Processing 'miner_core_msa_3_DW01_add_110'
  Processing 'miner_core_msa_3_DW01_add_111'
  Processing 'miner_core_msa_3_DW01_add_112'
  Processing 'miner_core_msa_3_DW01_add_113'
  Processing 'miner_core_msa_3_DW01_add_114'
  Processing 'miner_core_msa_3_DW01_add_115'
  Processing 'miner_core_msa_3_DW01_add_116'
  Processing 'miner_core_msa_3_DW01_add_117'
  Processing 'miner_core_msa_3_DW01_add_118'
  Processing 'miner_core_msa_3_DW01_add_119'
  Processing 'miner_core_msa_3_DW01_add_120'
  Processing 'miner_core_msa_3_DW01_add_121'
  Processing 'miner_core_msa_3_DW01_add_122'
  Processing 'miner_core_msa_3_DW01_add_123'
  Processing 'miner_core_msa_3_DW01_add_124'
  Processing 'miner_core_msa_3_DW01_add_125'
  Processing 'miner_core_msa_3_DW01_add_126'
  Processing 'miner_core_msa_3_DW01_add_127'
  Processing 'miner_core_msa_3_DW01_add_128'
  Processing 'miner_core_msa_3_DW01_add_129'
  Processing 'miner_core_msa_3_DW01_add_130'
  Processing 'miner_core_msa_3_DW01_add_131'
  Processing 'miner_core_msa_3_DW01_add_132'
  Processing 'miner_core_msa_3_DW01_add_133'
  Processing 'miner_core_msa_3_DW01_add_134'
  Processing 'miner_core_msa_3_DW01_add_135'
  Processing 'miner_core_msa_3_DW01_add_136'
  Processing 'miner_core_msa_3_DW01_add_137'
  Processing 'miner_core_msa_3_DW01_add_138'
  Processing 'miner_core_msa_3_DW01_add_139'
  Processing 'miner_core_msa_3_DW01_add_140'
  Processing 'miner_core_msa_3_DW01_add_141'
  Processing 'miner_core_msa_3_DW01_add_142'
  Processing 'miner_core_msa_3_DW01_add_143'
  Processing 'miner_core_msa_4_DW01_add_0'
  Processing 'miner_core_msa_4_DW01_add_1'
  Processing 'miner_core_msa_4_DW01_add_2'
  Processing 'miner_core_msa_4_DW01_add_3'
  Processing 'miner_core_msa_4_DW01_add_4'
  Processing 'miner_core_msa_4_DW01_add_5'
  Processing 'miner_core_msa_4_DW01_add_6'
  Processing 'miner_core_msa_4_DW01_add_7'
  Processing 'miner_core_msa_4_DW01_add_8'
  Processing 'miner_core_msa_4_DW01_add_9'
  Processing 'miner_core_msa_4_DW01_add_10'
  Processing 'miner_core_msa_4_DW01_add_11'
  Processing 'miner_core_msa_4_DW01_add_12'
  Processing 'miner_core_msa_4_DW01_add_13'
  Processing 'miner_core_msa_4_DW01_add_14'
  Processing 'miner_core_msa_4_DW01_add_15'
  Processing 'miner_core_msa_4_DW01_add_16'
  Processing 'miner_core_msa_4_DW01_add_17'
  Processing 'miner_core_msa_4_DW01_add_18'
  Processing 'miner_core_msa_4_DW01_add_19'
  Processing 'miner_core_msa_4_DW01_add_20'
  Processing 'miner_core_msa_4_DW01_add_21'
  Processing 'miner_core_msa_4_DW01_add_22'
  Processing 'miner_core_msa_4_DW01_add_23'
  Processing 'miner_core_msa_4_DW01_add_24'
  Processing 'miner_core_msa_4_DW01_add_25'
  Processing 'miner_core_msa_4_DW01_add_26'
  Processing 'miner_core_msa_4_DW01_add_27'
  Processing 'miner_core_msa_4_DW01_add_28'
  Processing 'miner_core_msa_4_DW01_add_29'
  Processing 'miner_core_msa_4_DW01_add_30'
  Processing 'miner_core_msa_4_DW01_add_31'
  Processing 'miner_core_msa_4_DW01_add_32'
  Processing 'miner_core_msa_4_DW01_add_33'
  Processing 'miner_core_msa_4_DW01_add_34'
  Processing 'miner_core_msa_4_DW01_add_35'
  Processing 'miner_core_msa_4_DW01_add_36'
  Processing 'miner_core_msa_4_DW01_add_37'
  Processing 'miner_core_msa_4_DW01_add_38'
  Processing 'miner_core_msa_4_DW01_add_39'
  Processing 'miner_core_msa_4_DW01_add_40'
  Processing 'miner_core_msa_4_DW01_add_41'
  Processing 'miner_core_msa_4_DW01_add_42'
  Processing 'miner_core_msa_4_DW01_add_43'
  Processing 'miner_core_msa_4_DW01_add_44'
  Processing 'miner_core_msa_4_DW01_add_45'
  Processing 'miner_core_msa_4_DW01_add_46'
  Processing 'miner_core_msa_4_DW01_add_47'
  Processing 'miner_core_msa_4_DW01_add_48'
  Processing 'miner_core_msa_4_DW01_add_49'
  Processing 'miner_core_msa_4_DW01_add_50'
  Processing 'miner_core_msa_4_DW01_add_51'
  Processing 'miner_core_msa_4_DW01_add_52'
  Processing 'miner_core_msa_4_DW01_add_53'
  Processing 'miner_core_msa_4_DW01_add_54'
  Processing 'miner_core_msa_4_DW01_add_55'
  Processing 'miner_core_msa_4_DW01_add_56'
  Processing 'miner_core_msa_4_DW01_add_57'
  Processing 'miner_core_msa_4_DW01_add_58'
  Processing 'miner_core_msa_4_DW01_add_59'
  Processing 'miner_core_msa_4_DW01_add_60'
  Processing 'miner_core_msa_4_DW01_add_61'
  Processing 'miner_core_msa_4_DW01_add_62'
  Processing 'miner_core_msa_4_DW01_add_63'
  Processing 'miner_core_msa_4_DW01_add_64'
  Processing 'miner_core_msa_4_DW01_add_65'
  Processing 'miner_core_msa_4_DW01_add_66'
  Processing 'miner_core_msa_4_DW01_add_67'
  Processing 'miner_core_msa_4_DW01_add_68'
  Processing 'miner_core_msa_4_DW01_add_69'
  Processing 'miner_core_msa_4_DW01_add_70'
  Processing 'miner_core_msa_4_DW01_add_71'
  Processing 'miner_core_msa_4_DW01_add_72'
  Processing 'miner_core_msa_4_DW01_add_73'
  Processing 'miner_core_msa_4_DW01_add_74'
  Processing 'miner_core_msa_4_DW01_add_75'
  Processing 'miner_core_msa_4_DW01_add_76'
  Processing 'miner_core_msa_4_DW01_add_77'
  Processing 'miner_core_msa_4_DW01_add_78'
  Processing 'miner_core_msa_4_DW01_add_79'
  Processing 'miner_core_msa_4_DW01_add_80'
  Processing 'miner_core_msa_4_DW01_add_81'
  Processing 'miner_core_msa_4_DW01_add_82'
  Processing 'miner_core_msa_4_DW01_add_83'
  Processing 'miner_core_msa_4_DW01_add_84'
  Processing 'miner_core_msa_4_DW01_add_85'
  Processing 'miner_core_msa_4_DW01_add_86'
  Processing 'miner_core_msa_4_DW01_add_87'
  Processing 'miner_core_msa_4_DW01_add_88'
  Processing 'miner_core_msa_4_DW01_add_89'
  Processing 'miner_core_msa_4_DW01_add_90'
  Processing 'miner_core_msa_4_DW01_add_91'
  Processing 'miner_core_msa_4_DW01_add_92'
  Processing 'miner_core_msa_4_DW01_add_93'
  Processing 'miner_core_msa_4_DW01_add_94'
  Processing 'miner_core_msa_4_DW01_add_95'
  Processing 'miner_core_msa_4_DW01_add_96'
  Processing 'miner_core_msa_4_DW01_add_97'
  Processing 'miner_core_msa_4_DW01_add_98'
  Processing 'miner_core_msa_4_DW01_add_99'
  Processing 'miner_core_msa_4_DW01_add_100'
  Processing 'miner_core_msa_4_DW01_add_101'
  Processing 'miner_core_msa_4_DW01_add_102'
  Processing 'miner_core_msa_4_DW01_add_103'
  Processing 'miner_core_msa_4_DW01_add_104'
  Processing 'miner_core_msa_4_DW01_add_105'
  Processing 'miner_core_msa_4_DW01_add_106'
  Processing 'miner_core_msa_4_DW01_add_107'
  Processing 'miner_core_msa_4_DW01_add_108'
  Processing 'miner_core_msa_4_DW01_add_109'
  Processing 'miner_core_msa_4_DW01_add_110'
  Processing 'miner_core_msa_4_DW01_add_111'
  Processing 'miner_core_msa_4_DW01_add_112'
  Processing 'miner_core_msa_4_DW01_add_113'
  Processing 'miner_core_msa_4_DW01_add_114'
  Processing 'miner_core_msa_4_DW01_add_115'
  Processing 'miner_core_msa_4_DW01_add_116'
  Processing 'miner_core_msa_4_DW01_add_117'
  Processing 'miner_core_msa_4_DW01_add_118'
  Processing 'miner_core_msa_4_DW01_add_119'
  Processing 'miner_core_msa_4_DW01_add_120'
  Processing 'miner_core_msa_4_DW01_add_121'
  Processing 'miner_core_msa_4_DW01_add_122'
  Processing 'miner_core_msa_4_DW01_add_123'
  Processing 'miner_core_msa_4_DW01_add_124'
  Processing 'miner_core_msa_4_DW01_add_125'
  Processing 'miner_core_msa_4_DW01_add_126'
  Processing 'miner_core_msa_4_DW01_add_127'
  Processing 'miner_core_msa_4_DW01_add_128'
  Processing 'miner_core_msa_4_DW01_add_129'
  Processing 'miner_core_msa_4_DW01_add_130'
  Processing 'miner_core_msa_4_DW01_add_131'
  Processing 'miner_core_msa_4_DW01_add_132'
  Processing 'miner_core_msa_4_DW01_add_133'
  Processing 'miner_core_msa_4_DW01_add_134'
  Processing 'miner_core_msa_4_DW01_add_135'
  Processing 'miner_core_msa_4_DW01_add_136'
  Processing 'miner_core_msa_4_DW01_add_137'
  Processing 'miner_core_msa_4_DW01_add_138'
  Processing 'miner_core_msa_4_DW01_add_139'
  Processing 'miner_core_msa_4_DW01_add_140'
  Processing 'miner_core_msa_4_DW01_add_141'
  Processing 'miner_core_msa_4_DW01_add_142'
  Processing 'miner_core_msa_4_DW01_add_143'
  Processing 'miner_core_msa_5_DW01_add_0'
  Processing 'miner_core_msa_5_DW01_add_1'
  Processing 'miner_core_msa_5_DW01_add_2'
  Processing 'miner_core_msa_5_DW01_add_3'
  Processing 'miner_core_msa_5_DW01_add_4'
  Processing 'miner_core_msa_5_DW01_add_5'
  Processing 'miner_core_msa_5_DW01_add_6'
  Processing 'miner_core_msa_5_DW01_add_7'
  Processing 'miner_core_msa_5_DW01_add_8'
  Processing 'miner_core_msa_5_DW01_add_9'
  Processing 'miner_core_msa_5_DW01_add_10'
  Processing 'miner_core_msa_5_DW01_add_11'
  Processing 'miner_core_msa_5_DW01_add_12'
  Processing 'miner_core_msa_5_DW01_add_13'
  Processing 'miner_core_msa_5_DW01_add_14'
  Processing 'miner_core_msa_5_DW01_add_15'
  Processing 'miner_core_msa_5_DW01_add_16'
  Processing 'miner_core_msa_5_DW01_add_17'
  Processing 'miner_core_msa_5_DW01_add_18'
  Processing 'miner_core_msa_5_DW01_add_19'
  Processing 'miner_core_msa_5_DW01_add_20'
  Processing 'miner_core_msa_5_DW01_add_21'
  Processing 'miner_core_msa_5_DW01_add_22'
  Processing 'miner_core_msa_5_DW01_add_23'
  Processing 'miner_core_msa_5_DW01_add_24'
  Processing 'miner_core_msa_5_DW01_add_25'
  Processing 'miner_core_msa_5_DW01_add_26'
  Processing 'miner_core_msa_5_DW01_add_27'
  Processing 'miner_core_msa_5_DW01_add_28'
  Processing 'miner_core_msa_5_DW01_add_29'
  Processing 'miner_core_msa_5_DW01_add_30'
  Processing 'miner_core_msa_5_DW01_add_31'
  Processing 'miner_core_msa_5_DW01_add_32'
  Processing 'miner_core_msa_5_DW01_add_33'
  Processing 'miner_core_msa_5_DW01_add_34'
  Processing 'miner_core_msa_5_DW01_add_35'
  Processing 'miner_core_msa_5_DW01_add_36'
  Processing 'miner_core_msa_5_DW01_add_37'
  Processing 'miner_core_msa_5_DW01_add_38'
  Processing 'miner_core_msa_5_DW01_add_39'
  Processing 'miner_core_msa_5_DW01_add_40'
  Processing 'miner_core_msa_5_DW01_add_41'
  Processing 'miner_core_msa_5_DW01_add_42'
  Processing 'miner_core_msa_5_DW01_add_43'
  Processing 'miner_core_msa_5_DW01_add_44'
  Processing 'miner_core_msa_5_DW01_add_45'
  Processing 'miner_core_msa_5_DW01_add_46'
  Processing 'miner_core_msa_5_DW01_add_47'
  Processing 'miner_core_msa_5_DW01_add_48'
  Processing 'miner_core_msa_5_DW01_add_49'
  Processing 'miner_core_msa_5_DW01_add_50'
  Processing 'miner_core_msa_5_DW01_add_51'
  Processing 'miner_core_msa_5_DW01_add_52'
  Processing 'miner_core_msa_5_DW01_add_53'
  Processing 'miner_core_msa_5_DW01_add_54'
  Processing 'miner_core_msa_5_DW01_add_55'
  Processing 'miner_core_msa_5_DW01_add_56'
  Processing 'miner_core_msa_5_DW01_add_57'
  Processing 'miner_core_msa_5_DW01_add_58'
  Processing 'miner_core_msa_5_DW01_add_59'
  Processing 'miner_core_msa_5_DW01_add_60'
  Processing 'miner_core_msa_5_DW01_add_61'
  Processing 'miner_core_msa_5_DW01_add_62'
  Processing 'miner_core_msa_5_DW01_add_63'
  Processing 'miner_core_msa_5_DW01_add_64'
  Processing 'miner_core_msa_5_DW01_add_65'
  Processing 'miner_core_msa_5_DW01_add_66'
  Processing 'miner_core_msa_5_DW01_add_67'
  Processing 'miner_core_msa_5_DW01_add_68'
  Processing 'miner_core_msa_5_DW01_add_69'
  Processing 'miner_core_msa_5_DW01_add_70'
  Processing 'miner_core_msa_5_DW01_add_71'
  Processing 'miner_core_msa_5_DW01_add_72'
  Processing 'miner_core_msa_5_DW01_add_73'
  Processing 'miner_core_msa_5_DW01_add_74'
  Processing 'miner_core_msa_5_DW01_add_75'
  Processing 'miner_core_msa_5_DW01_add_76'
  Processing 'miner_core_msa_5_DW01_add_77'
  Processing 'miner_core_msa_5_DW01_add_78'
  Processing 'miner_core_msa_5_DW01_add_79'
  Processing 'miner_core_msa_5_DW01_add_80'
  Processing 'miner_core_msa_5_DW01_add_81'
  Processing 'miner_core_msa_5_DW01_add_82'
  Processing 'miner_core_msa_5_DW01_add_83'
  Processing 'miner_core_msa_5_DW01_add_84'
  Processing 'miner_core_msa_5_DW01_add_85'
  Processing 'miner_core_msa_5_DW01_add_86'
  Processing 'miner_core_msa_5_DW01_add_87'
  Processing 'miner_core_msa_5_DW01_add_88'
  Processing 'miner_core_msa_5_DW01_add_89'
  Processing 'miner_core_msa_5_DW01_add_90'
  Processing 'miner_core_msa_5_DW01_add_91'
  Processing 'miner_core_msa_5_DW01_add_92'
  Processing 'miner_core_msa_5_DW01_add_93'
  Processing 'miner_core_msa_5_DW01_add_94'
  Processing 'miner_core_msa_5_DW01_add_95'
  Processing 'miner_core_msa_5_DW01_add_96'
  Processing 'miner_core_msa_5_DW01_add_97'
  Processing 'miner_core_msa_5_DW01_add_98'
  Processing 'miner_core_msa_5_DW01_add_99'
  Processing 'miner_core_msa_5_DW01_add_100'
  Processing 'miner_core_msa_5_DW01_add_101'
  Processing 'miner_core_msa_5_DW01_add_102'
  Processing 'miner_core_msa_5_DW01_add_103'
  Processing 'miner_core_msa_5_DW01_add_104'
  Processing 'miner_core_msa_5_DW01_add_105'
  Processing 'miner_core_msa_5_DW01_add_106'
  Processing 'miner_core_msa_5_DW01_add_107'
  Processing 'miner_core_msa_5_DW01_add_108'
  Processing 'miner_core_msa_5_DW01_add_109'
  Processing 'miner_core_msa_5_DW01_add_110'
  Processing 'miner_core_msa_5_DW01_add_111'
  Processing 'miner_core_msa_5_DW01_add_112'
  Processing 'miner_core_msa_5_DW01_add_113'
  Processing 'miner_core_msa_5_DW01_add_114'
  Processing 'miner_core_msa_5_DW01_add_115'
  Processing 'miner_core_msa_5_DW01_add_116'
  Processing 'miner_core_msa_5_DW01_add_117'
  Processing 'miner_core_msa_5_DW01_add_118'
  Processing 'miner_core_msa_5_DW01_add_119'
  Processing 'miner_core_msa_5_DW01_add_120'
  Processing 'miner_core_msa_5_DW01_add_121'
  Processing 'miner_core_msa_5_DW01_add_122'
  Processing 'miner_core_msa_5_DW01_add_123'
  Processing 'miner_core_msa_5_DW01_add_124'
  Processing 'miner_core_msa_5_DW01_add_125'
  Processing 'miner_core_msa_5_DW01_add_126'
  Processing 'miner_core_msa_5_DW01_add_127'
  Processing 'miner_core_msa_5_DW01_add_128'
  Processing 'miner_core_msa_5_DW01_add_129'
  Processing 'miner_core_msa_5_DW01_add_130'
  Processing 'miner_core_msa_5_DW01_add_131'
  Processing 'miner_core_msa_5_DW01_add_132'
  Processing 'miner_core_msa_5_DW01_add_133'
  Processing 'miner_core_msa_5_DW01_add_134'
  Processing 'miner_core_msa_5_DW01_add_135'
  Processing 'miner_core_msa_5_DW01_add_136'
  Processing 'miner_core_msa_5_DW01_add_137'
  Processing 'miner_core_msa_5_DW01_add_138'
  Processing 'miner_core_msa_5_DW01_add_139'
  Processing 'miner_core_msa_5_DW01_add_140'
  Processing 'miner_core_msa_5_DW01_add_141'
  Processing 'miner_core_msa_5_DW01_add_142'
  Processing 'miner_core_msa_5_DW01_add_143'
  Processing 'miner_core_comp_0_DW01_add_2'
  Processing 'miner_core_comp_0_DW01_add_3'
  Processing 'miner_core_comp_0_DW01_add_4'
  Processing 'miner_core_comp_0_DW01_add_5'
  Processing 'miner_core_comp_1_DW01_add_2'
  Processing 'miner_core_comp_1_DW01_add_3'
  Processing 'miner_core_comp_1_DW01_add_4'
  Processing 'miner_core_comp_1_DW01_add_5'
  Processing 'miner_core_comp_1_DW01_add_6'
  Processing 'miner_core_comp_1_DW01_add_7'
  Processing 'miner_core_comp_1_DW01_add_8'
  Processing 'miner_core_comp_1_DW01_add_9'
  Processing 'miner_core_comp_0_DW01_add_6'
  Processing 'miner_core_comp_0_DW01_add_7'
  Processing 'miner_core_comp_0_DW01_add_8'
  Processing 'miner_core_comp_0_DW01_add_9'
  Processing 'miner_core_comp_2_DW01_add_2'
  Processing 'miner_core_comp_2_DW01_add_3'
  Processing 'miner_core_comp_2_DW01_add_4'
  Processing 'miner_core_comp_2_DW01_add_5'
  Processing 'miner_core_comp_3_DW01_add_2'
  Processing 'miner_core_comp_3_DW01_add_3'
  Processing 'miner_core_comp_3_DW01_add_4'
  Processing 'miner_core_comp_3_DW01_add_5'
  Processing 'miner_core_comp_3_DW01_add_6'
  Processing 'miner_core_comp_3_DW01_add_7'
  Processing 'miner_core_comp_3_DW01_add_8'
  Processing 'miner_core_comp_3_DW01_add_9'
  Processing 'miner_core_comp_2_DW01_add_6'
  Processing 'miner_core_comp_2_DW01_add_7'
  Processing 'miner_core_comp_2_DW01_add_8'
  Processing 'miner_core_comp_2_DW01_add_9'
  Processing 'miner_core_comp_4_DW01_add_2'
  Processing 'miner_core_comp_4_DW01_add_3'
  Processing 'miner_core_comp_4_DW01_add_4'
  Processing 'miner_core_comp_4_DW01_add_5'
  Processing 'miner_core_comp_5_DW01_add_2'
  Processing 'miner_core_comp_5_DW01_add_3'
  Processing 'miner_core_comp_5_DW01_add_4'
  Processing 'miner_core_comp_5_DW01_add_5'
  Processing 'miner_core_comp_4_DW01_add_6'
  Processing 'miner_core_comp_4_DW01_add_7'
  Processing 'miner_core_comp_4_DW01_add_8'
  Processing 'miner_core_comp_4_DW01_add_9'
  Processing 'miner_core_comp_5_DW01_add_6'
  Processing 'miner_core_comp_5_DW01_add_7'
  Processing 'miner_core_comp_5_DW01_add_8'
  Processing 'miner_core_comp_5_DW01_add_9'
  Processing 'miner_core_comp_0_DW01_add_10'
  Processing 'miner_core_comp_0_DW01_add_11'
  Processing 'miner_core_comp_1_DW01_add_10'
  Processing 'miner_core_comp_1_DW01_add_11'
  Processing 'miner_core_comp_1_DW01_add_12'
  Processing 'miner_core_comp_1_DW01_add_13'
  Processing 'miner_core_comp_0_DW01_add_12'
  Processing 'miner_core_comp_0_DW01_add_13'
  Processing 'miner_core_comp_2_DW01_add_10'
  Processing 'miner_core_comp_2_DW01_add_11'
  Processing 'miner_core_comp_3_DW01_add_10'
  Processing 'miner_core_comp_3_DW01_add_11'
  Processing 'miner_core_comp_3_DW01_add_12'
  Processing 'miner_core_comp_3_DW01_add_13'
  Processing 'miner_core_comp_2_DW01_add_12'
  Processing 'miner_core_comp_2_DW01_add_13'
  Processing 'miner_core_comp_4_DW01_add_10'
  Processing 'miner_core_comp_4_DW01_add_11'
  Processing 'miner_core_comp_5_DW01_add_10'
  Processing 'miner_core_comp_5_DW01_add_11'
  Processing 'miner_core_comp_4_DW01_add_12'
  Processing 'miner_core_comp_4_DW01_add_13'
  Processing 'miner_core_comp_5_DW01_add_12'
  Processing 'miner_core_comp_5_DW01_add_13'
  Processing 'miner_counter_DW01_add_0'
  Processing 'miner_counter_DW01_sub_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:04 154681137.0     22.39   97722.7    2353.4                          
    0:06:04 154681137.0     22.39   97722.7    2353.4                          
    0:06:05 155059569.0     22.39   93441.6    2277.2                          
    0:06:55 162263538.0      6.98   59285.9     196.5                          
    0:06:55 162263538.0      6.98   59285.9     196.5                          
    0:06:55 162263538.0      6.98   59285.9     196.5                          
    0:06:55 162263538.0      6.98   59206.1     196.5                          
    0:06:55 162263538.0      6.98   59206.1     196.5                          
    0:06:55 162263538.0      6.98   59206.1     196.5                          
    0:06:59 162263538.0      6.98   59206.1     196.5                          
    0:08:14 143528274.0      7.64   55396.0     196.4                          
    0:08:36 143486298.0      7.56   54527.9     196.4                          
    0:08:44 143484066.0      7.51   54409.6     196.4                          
    0:08:49 143486010.0      7.45   54425.7     196.4                          
    0:08:54 143484210.0      7.42   54345.8     196.4                          
    0:08:59 143486514.0      7.41   54356.5     196.4                          
    0:09:04 143485281.0      7.35   54336.3     196.4                          
    0:09:08 143488377.0      7.34   54321.9     196.3                          
    0:09:13 143486937.0      7.33   54307.0     196.3                          
    0:09:18 143488089.0      7.33   54305.9     196.3                          
    0:09:20 143488656.0      7.33   54305.5     196.3                          
    0:09:22 143489088.0      7.33   54302.0     196.3                          
    0:09:24 143489088.0      7.33   54302.0     196.3                          
    0:09:26 143489088.0      7.33   54302.0     196.3                          
    0:09:26 143489088.0      7.33   54302.0     196.3                          
    0:09:36 143934408.0      7.33   54146.9     133.1                          
    0:09:45 144480456.0      7.33   53930.0      67.9                          
    0:09:51 144853920.0      7.33   53699.3      32.9                          
    0:09:57 145158696.0      7.33   53609.3      12.0                          
    0:09:59 145274112.0      7.33   53595.4       5.4                          
    0:10:01 145282032.0      7.33   53594.4       4.7                          
    0:10:03 145282536.0      7.33   53541.2       4.6                          
    0:10:04 145282680.0      7.33   53437.1       4.5                          
    0:10:06 145282680.0      7.33   53381.1       4.4                          
    0:10:06 145282680.0      7.33   53381.1       4.4                          
    0:10:07 145291716.0      7.22   53354.0       4.4 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][2]/D
    0:10:07 145303092.0      7.20   53338.2       4.4 MIN/tx_data_reg[228]/D   
    0:10:07 145312632.0      7.18   53328.3       4.4 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[0][0]/D
    0:10:08 145322856.0      7.17   53253.2       4.4 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][2]/D
    0:10:08 145328004.0      7.15   53250.2       4.4                          



  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:10:08 145328004.0      7.15   53250.2       4.4                          
    0:10:09 145334565.0      7.10   53257.2       4.4 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[0][0]/D
    0:10:09 145337121.0      7.09   53245.3       4.4 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[0][0]/D
    0:10:09 145344393.0      7.07   53238.7       4.4 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][0]/D
    0:10:10 145349433.0      7.06   53236.4       4.4 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][2]/D
    0:10:10 145353465.0      7.04   53231.3       4.4 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[0][0]/D
    0:10:10 145356489.0      7.03   53229.3       4.4 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][1]/D
    0:10:10 145360197.0      7.02   53228.3       4.4 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][0]/D
    0:10:11 145363977.0      7.01   53227.2       4.4 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][0]/D
    0:10:11 145365201.0      7.00   53227.2       4.4 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][1]/D
    0:10:11 145367217.0      7.00   53224.4       4.4 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][0]/D
    0:10:11 145369161.0      6.99   53224.0       4.4 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[0][0]/D
    0:10:12 145370961.0      6.98   53174.4       4.4 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[0][1]/D
    0:10:12 145373913.0      6.96   53169.5       4.4 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][2]/D
    0:10:12 145378449.0      6.95   53116.6       4.4 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[0][0]/D
    0:10:13 145382121.0      6.95   53113.6       4.4 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][1]/D
    0:10:13 145383525.0      6.94   53105.9       4.4 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:13 145385433.0      6.93   53108.5       4.4 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][0]/D
    0:10:13 145387053.0      6.92   53105.7       4.4 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[0][0]/D
    0:10:14 145390149.0      6.92   53103.8       4.4 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[0][0]/D
    0:10:14 145392741.0      6.92   53103.4       4.4 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][1]/D
    0:10:14 145395657.0      6.91   53099.8       4.4 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][6]/D
    0:10:14 145397601.0      6.90   53098.9       4.4 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:14 145399689.0      6.89   53098.4       4.4 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:15 145401480.0      6.88   53097.7       4.4 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][1]/D
    0:10:15 145402776.0      6.87   53092.5       4.4 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][1]/D
    0:10:15 145403352.0      6.87   53085.5       4.4 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[0][0]/D
    0:10:15 145405152.0      6.87   53085.3       4.4 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][1]/D
    0:10:15 145407096.0      6.86   53085.1       4.4 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[0][0]/D
    0:10:16 145409112.0      6.85   53086.1       4.4 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[0][0]/D
    0:10:16 145410048.0      6.85   53085.8       4.4 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][0]/D
    0:10:16 145410984.0      6.85   53085.1       4.4 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[0][0]/D
    0:10:16 145413000.0      6.84   53084.6       4.4 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:16 145414404.0      6.84   53083.7       4.4 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][0]/D
    0:10:16 145414620.0      6.84   53078.1       4.4 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][0]/D
    0:10:17 145415772.0      6.83   53068.7       4.4 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:17 145416924.0      6.82   53068.0       4.4 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:17 145418760.0      6.82   53067.4       4.4 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:17 145419696.0      6.81   53067.4       4.4 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:17 145421136.0      6.81   53067.3       4.4 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:17 145422216.0      6.81   53067.2       4.4 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:17 145423872.0      6.81   53067.0       4.4 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[0][0]/D
    0:10:17 145426248.0      6.81   53066.7       4.4 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:17 145426932.0      6.80   53066.1       4.4 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:18 145428732.0      6.80   53066.1       4.4 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:18 145430244.0      6.80   53067.5       4.4 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[0][0]/D
    0:10:18 145430460.0      6.80   53067.2       4.4 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:18 145431000.0      6.80   53066.8       4.4 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:18 145433736.0      6.80   53064.8       4.4 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[0][0]/D
    0:10:18 145435671.0      6.79   53055.9       4.4 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[0][0]/D
    0:10:19 145436607.0      6.79   53055.8       4.4 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[0][0]/D
    0:10:19 145438479.0      6.79   53054.9       4.4 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:19 145440783.0      6.78   53054.1       4.4 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:19 145441575.0      6.78   53053.2       4.4 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:19 145441719.0      6.78   53030.4       4.4 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][7]/D
    0:10:20 145443456.0      6.78   53045.1       4.4 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:20 145445733.0      6.77   53024.2       4.4 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:20 145447965.0      6.76   53022.5       4.4 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:20 145449558.0      6.75   53025.6       4.4 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][2]/D
    0:10:20 145450026.0      6.75   53025.0       4.4 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[0][0]/D
    0:10:20 145450602.0      6.75   53024.8       4.4 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][2]/D
    0:10:21 145452303.0      6.75   53021.9       4.4 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:21 145454067.0      6.74   53021.2       4.4 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][2]/D
    0:10:21 145455795.0      6.73   53010.5       4.4 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][2]/D
    0:10:21 145456803.0      6.73   53010.1       4.4 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[0][0]/D
    0:10:21 145458819.0      6.72   53009.8       4.4 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:22 145459107.0      6.72   53009.7       4.4 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][2]/D
    0:10:22 145459242.0      6.72   53009.6       4.4 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][2]/D
    0:10:22 145461537.0      6.72   53009.4       4.4 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:22 145463688.0      6.72   53009.9       4.4 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[0][0]/D
    0:10:22 145465488.0      6.71   53008.6       4.4 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[0][4]/D
    0:10:23 145467288.0      6.71   53007.5       4.4 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][2]/D
    0:10:23 145470708.0      6.70   53007.1       4.4 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:23 145474020.0      6.70   52991.9       4.4 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:23 145474767.0      6.70   52969.7       4.4 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:23 145476351.0      6.69   52968.9       4.4 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:23 145478295.0      6.69   52971.5       4.4 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:24 145481499.0      6.69   52971.0       4.4 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[0][0]/D
    0:10:24 145484703.0      6.68   52969.1       4.4 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:24 145486791.0      6.68   52969.0       4.4 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][0]/D
    0:10:24 145488195.0      6.67   52969.2       4.4 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:24 145490643.0      6.67   52968.5       4.4 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:24 145492659.0      6.66   52967.0       4.4 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:25 145494819.0      6.66   52949.6       4.4 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:25 145498050.0      6.66   52949.3       4.4 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][3]/D
    0:10:25 145499346.0      6.65   52947.7       4.4 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:25 145501002.0      6.65   52947.4       4.4 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:25 145503801.0      6.65   52941.5       4.4 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:25 145507041.0      6.64   52941.0       4.4 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:25 145507113.0      6.64   52939.4       4.4 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][0]/D
    0:10:25 145509345.0      6.64   52939.7       4.4 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:26 145511793.0      6.64   52936.9       4.4 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[0][1]/D
    0:10:26 145513953.0      6.63   52932.9       4.4 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][0]/D
    0:10:26 145514889.0      6.63   52932.8       4.4 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][2]/D
    0:10:26 145516437.0      6.63   52897.2       4.4 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][4]/D
    0:10:26 145517517.0      6.63   52897.0       4.4 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:27 145519929.0      6.62   52897.0       4.4 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[0][4]/D
    0:10:27 145522881.0      6.62   52894.5       4.4 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][2]/D
    0:10:27 145525392.0      6.61   52893.4       4.4 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:27 145526814.0      6.61   52902.0       4.4 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[0][1]/D
    0:10:27 145530621.0      6.60   52906.0       4.4 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:27 145530765.0      6.60   52899.2       4.4 MIN/tx_data_reg[192]/D   
    0:10:28 145532637.0      6.60   52899.1       4.4 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][0]/D
    0:10:28 145534797.0      6.60   52898.8       4.4 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[0][0]/D
    0:10:28 145536453.0      6.59   52898.3       4.4 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:28 145539405.0      6.59   52897.8       4.4 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:28 145540125.0      6.59   52897.7       4.4 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:28 145541853.0      6.59   52894.8       4.4 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:28 145544661.0      6.58   52894.0       4.4 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:29 145547109.0      6.58   52892.4       4.4 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][4]/D
    0:10:29 145549665.0      6.58   52888.8       4.4 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:29 145552797.0      6.58   52881.2       4.4 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][0]/D
    0:10:29 145554543.0      6.57   52888.2       4.4 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][0]/D
    0:10:29 145557837.0      6.57   52894.7       4.4 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][0]/D
    0:10:29 145559421.0      6.56   52893.9       4.4 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:30 145559421.0      6.56   52893.3       4.4 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][1]/D
    0:10:30 145561509.0      6.56   52893.2       4.4 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[0][2]/D
    0:10:30 145563597.0      6.56   52893.1       4.4 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][1]/D
    0:10:30 145565595.0      6.56   52895.5       4.4 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][0]/D
    0:10:30 145566378.0      6.56   52899.1       4.4 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][1]/D
    0:10:30 145568394.0      6.55   52898.3       4.4 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][1]/D
    0:10:31 145571130.0      6.55   52897.1       4.4 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][3]/D
    0:10:31 145573650.0      6.55   52898.4       4.4 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[0][2]/D
    0:10:31 145575918.0      6.55   52891.6       4.4 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:31 145579374.0      6.54   52891.2       4.4 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][1]/D
    0:10:31 145582254.0      6.54   52890.3       4.4 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:31 145584738.0      6.54   52890.0       4.4 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:31 145586682.0      6.54   52888.6       4.4 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][0]/D
    0:10:32 145587294.0      6.54   52888.3       4.4 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][1]/D
    0:10:32 145590390.0      6.53   52887.2       4.4 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[0][2]/D
    0:10:32 145590318.0      6.53   52887.2       4.4 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][0]/D
    0:10:32 145590750.0      6.53   52886.1       4.4 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:32 145592586.0      6.53   52885.5       4.4 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][0]/D
    0:10:33 145593306.0      6.53   52878.9       4.4 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][0]/D
    0:10:33 145595106.0      6.53   52876.9       4.4 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:33 145595934.0      6.52   52875.9       4.4 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][3]/D
    0:10:33 145596582.0      6.52   52876.0       4.4 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][1]/D
    0:10:33 145597905.0      6.52   52883.1       4.4 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][0]/D
    0:10:33 145598832.0      6.52   52882.3       4.4 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:34 145599552.0      6.51   52874.6       4.4 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][6]/D
    0:10:34 145601136.0      6.51   52872.8       4.4 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[0][2]/D
    0:10:34 145602486.0      6.51   52940.9       4.4 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:34 145603998.0      6.51   52940.9       4.4 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:34 145605645.0      6.51   52939.0       4.4 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:35 145606365.0      6.51   52938.5       4.4 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][1]/D
    0:10:35 145607085.0      6.50   52937.3       4.4 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:35 145608021.0      6.50   52936.2       4.4 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[0][2]/D
    0:10:35 145609083.0      6.50   52942.5       4.4 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:35 145611459.0      6.50   52937.9       4.4 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:35 145612683.0      6.49   52936.7       4.4 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][0]/D
    0:10:36 145613754.0      6.49   52944.4       4.4 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:36 145615113.0      6.49   52952.0       4.4 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:36 145616769.0      6.49   52948.0       4.4 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:36 145618920.0      6.48   52946.9       4.4 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:36 145622304.0      6.48   52949.0       4.4 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:36 145623888.0      6.48   52947.3       4.4 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:36 145625112.0      6.47   52942.2       4.4 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][3]/D
    0:10:36 145624752.0      6.47   52942.0       4.4 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:37 145627092.0      6.47   52941.4       4.4 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:37 145629459.0      6.46   52901.2       4.4 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[0][6]/D
    0:10:37 145632411.0      6.46   52900.1       4.4 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:37 145634643.0      6.46   52896.8       4.4 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[0][0]/D
    0:10:38 145635219.0      6.46   52895.8       4.4 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:38 145635435.0      6.46   52895.7       4.4 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:38 145637451.0      6.46   52894.0       4.4 MIN/tx_data_reg[54]/D    
    0:10:38 145638531.0      6.45   52893.9       4.4 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:38 145640043.0      6.45   52891.4       4.4 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:38 145641771.0      6.45   52888.5       4.4 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][3]/D
    0:10:38 145642131.0      6.45   52889.1       4.4 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][2]/D
    0:10:38 145642842.0      6.45   52889.7       4.4 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][3]/D
    0:10:38 145643634.0      6.45   52887.0       4.4 MIN/tx_data_reg[54]/D    
    0:10:39 145644210.0      6.44   52886.7       4.4 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:39 145645218.0      6.44   52835.0       4.4 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:39 145647189.0      6.44   52834.3       4.4 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][3]/D
    0:10:39 145648989.0      6.44   52834.0       4.4 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][7]/D
    0:10:39 145649997.0      6.44   52833.6       4.4 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:39 145650141.0      6.43   52832.7       4.4 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[0][1]/D
    0:10:40 145649673.0      6.43   52832.6       4.4 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][3]/D
    0:10:40 145650960.0      6.43   52838.6       4.4 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[0][0]/D
    0:10:40 145652436.0      6.43   52837.7       4.4 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[0][4]/D
    0:10:40 145653660.0      6.43   52837.6       4.4 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:40 145654344.0      6.43   52837.4       4.4 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][3]/D
    0:10:40 145655136.0      6.42   52835.7       4.4 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:40 145656360.0      6.42   52833.1       4.4 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:40 145657656.0      6.42   52833.0       4.4 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][3]/D
    0:10:40 145661760.0      6.42   52834.2       4.5 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][0]/D
    0:10:41 145664424.0      6.41   52833.4       4.6 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:41 145665792.0      6.41   52832.5       4.6 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][3]/D
    0:10:41 145667232.0      6.41   52831.4       4.6 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:41 145668843.0      6.41   52836.3       4.6 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:41 145669347.0      6.41   52835.9       4.6 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][3]/D
    0:10:41 145671003.0      6.40   52835.9       4.6 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:41 145672290.0      6.40   52836.6       4.6 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:42 145672578.0      6.40   52836.5       4.6 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:42 145673370.0      6.40   52835.5       4.6 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:42 145673721.0      6.40   52835.2       4.6 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:42 145675791.0      6.39   52843.1       4.5 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][0]/D
    0:10:42 145676871.0      6.39   52842.6       4.5 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][0]/D
    0:10:42 145679247.0      6.39   52838.6       4.5 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][3]/D
    0:10:43 145681479.0      6.39   52839.7       4.6 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][2]/D
    0:10:43 145682487.0      6.38   52838.9       4.6 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:43 145684287.0      6.38   52838.8       4.6 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:43 145684935.0      6.38   52838.1       4.6 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:43 145685511.0      6.38   52837.7       4.6 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:43 145686951.0      6.38   52837.4       4.6 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:43 145688463.0      6.38   52840.4       4.7 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][3]/D
    0:10:43 145690839.0      6.37   52839.3       4.8 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:44 145691631.0      6.37   52837.1       4.8 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][3]/D
    0:10:44 145694079.0      6.37   52829.6       4.8 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:44 145694367.0      6.37   52834.3       4.8 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[0][0]/D
    0:10:44 145695879.0      6.37   52834.0       4.8 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][2]/D
    0:10:44 145697031.0      6.37   52826.6       4.8 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][0]/D
    0:10:44 145698687.0      6.36   52829.2       4.8 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:44 145700487.0      6.36   52829.0       4.8 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:45 145702791.0      6.36   52827.7       4.8 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:45 145704879.0      6.36   52827.2       4.8 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[0][0]/D
    0:10:45 145705455.0      6.36   52827.1       4.8 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:45 145707759.0      6.35   52826.5       4.8 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][3]/D
    0:10:45 145708911.0      6.35   52825.6       4.8 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:45 145708839.0      6.35   52825.5       4.8 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:45 145711503.0      6.35   52827.1       4.9 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][2]/D
    0:10:45 145712547.0      6.35   52825.4       4.9 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][3]/D
    0:10:45 145713411.0      6.35   52825.4       4.9 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:46 145712907.0      6.34   52824.2       4.9 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:46 145712763.0      6.34   52819.5       4.9 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][6]/D
    0:10:47 145714491.0      6.34   52819.5       4.9 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:47 145715787.0      6.34   52819.3       4.9 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:47 145716939.0      6.34   52815.2       4.9 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][6]/D
    0:10:47 145718235.0      6.34   52814.7       4.9 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:47 145718379.0      6.33   52813.7       4.9 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][6]/D
    0:10:47 145718523.0      6.33   52813.4       4.9 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][3]/D
    0:10:48 145719387.0      6.33   52778.3       4.9 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:48 145721547.0      6.33   52777.5       4.9 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:48 145722843.0      6.32   52777.0       4.9 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:48 145722699.0      6.32   52776.9       4.9 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][3]/D
    0:10:48 145723491.0      6.32   52776.6       4.9 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:48 145724499.0      6.32   52776.1       4.9 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:49 145725822.0      6.32   52781.6       4.9 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:49 145727037.0      6.32   52789.7       4.9 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:49 145727181.0      6.32   52789.4       4.9 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:49 145728981.0      6.32   52792.3       5.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[0][1]/D
    0:10:49 145729917.0      6.31   52790.9       5.0 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][3]/D
    0:10:49 145732221.0      6.31   52790.5       5.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:49 145732797.0      6.31   52782.9       5.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][0]/D
    0:10:49 145734453.0      6.30   52781.7       5.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:50 145736109.0      6.30   52781.2       5.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][3]/D
    0:10:50 145736253.0      6.30   52781.1       5.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:50 145737081.0      6.30   52780.7       5.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:50 145737657.0      6.30   52786.6       5.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[0][0]/D
    0:10:50 145737945.0      6.30   52786.5       5.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:50 145738881.0      6.30   52786.0       5.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:50 145739961.0      6.30   52776.9       5.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][2]/D
    0:10:50 145741185.0      6.29   52776.5       5.0 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[0][1]/D
    0:10:51 145742193.0      6.29   52776.5       5.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:51 145744173.0      6.29   52776.3       5.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:51 145744677.0      6.29   52776.1       5.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][3]/D
    0:10:51 145745037.0      6.29   52775.5       5.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:51 145747044.0      6.28   52774.7       5.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:51 145748124.0      6.28   52774.6       5.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:51 145749339.0      6.28   52774.0       5.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:52 145750203.0      6.28   52774.2       5.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:52 145750878.0      6.28   52774.3       5.0 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[0][0]/D
    0:10:52 145751022.0      6.28   52774.2       5.0 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][0]/D
    0:10:52 145752390.0      6.28   52774.1       5.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:52 145752462.0      6.27   52773.9       5.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:52 145754055.0      6.27   52773.2       5.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:52 145754919.0      6.27   52773.3       5.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:52 145756035.0      6.27   52773.2       5.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:53 145756179.0      6.27   52773.2       5.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:53 145756323.0      6.27   52773.2       5.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:53 145757043.0      6.27   52773.0       5.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:53 145757682.0      6.27   52773.5       5.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:54 145758762.0      6.27   52771.3       5.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:54 145759194.0      6.27   52770.8       5.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:54 145759482.0      6.27   52770.4       5.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:54 145760058.0      6.27   52770.4       5.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:54 145760490.0      6.26   52770.1       5.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:54 145761282.0      6.26   52769.9       5.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][1]/D
    0:10:54 145762218.0      6.26   52769.1       5.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:55 145763874.0      6.26   52772.2       5.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:55 145765098.0      6.26   52770.4       5.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:55 145765530.0      6.26   52769.4       5.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:55 145766034.0      6.26   52769.3       5.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[0][0]/D
    0:10:55 145766538.0      6.26   52769.3       5.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:55 145766610.0      6.26   52768.9       5.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][3]/D
    0:10:55 145766826.0      6.25   52768.9       5.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:56 145767834.0      6.25   52767.6       5.0 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][3]/D
    0:10:56 145769202.0      6.25   52766.5       5.0 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][3]/D
    0:10:56 145769994.0      6.25   52765.3       5.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:56 145771857.0      6.25   52774.1       5.1 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][4]/D
    0:10:56 145772451.0      6.25   52782.4       5.1 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:10:56 145772739.0      6.24   52782.3       5.1 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:56 145772946.0      6.24   52790.1       5.1 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:56 145773954.0      6.24   52788.2       5.1 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][4]/D
    0:10:57 145774242.0      6.24   52788.1       5.1 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:57 145774098.0      6.24   52787.5       5.1 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:57 145774602.0      6.24   52787.4       5.1 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[0][2]/D
    0:10:57 145774242.0      6.24   52787.4       5.1 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[0][2]/D
    0:10:57 145775250.0      6.24   52787.7       5.1 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[0][4]/D
    0:10:57 145775610.0      6.24   52787.5       5.1 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:58 145775754.0      6.24   52781.5       5.1 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][6]/D
    0:10:58 145777482.0      6.24   52784.3       5.2 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][2]/D
    0:10:58 145778049.0      6.23   52791.9       5.2 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][3]/D
    0:10:58 145778697.0      6.23   52790.0       5.2 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][4]/D
    0:10:58 145779057.0      6.23   52789.7       5.2 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:10:58 145779273.0      6.23   52789.4       5.2 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:59 145779849.0      6.23   52788.7       5.2 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[0][2]/D
    0:10:59 145779993.0      6.23   52788.7       5.2 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:59 145780497.0      6.23   52788.5       5.2 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[0][0]/D
    0:10:59 145780641.0      6.23   52788.6       5.2 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:59 145780497.0      6.23   52788.6       5.2 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][0]/D
    0:10:59 145781280.0      6.23   52788.6       5.2 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:10:59 145781712.0      6.23   52788.3       5.2 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][2]/D
    0:11:00 145782720.0      6.23   52786.8       5.2 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:00 145782864.0      6.23   52786.7       5.2 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[0][0]/D
    0:11:00 145784124.0      6.23   52786.7       5.2 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][4]/D
    0:11:00 145784412.0      6.23   52786.6       5.2 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:00 145786059.0      6.23   52794.7       5.2 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:00 145786275.0      6.23   52794.7       5.2 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:01 145786419.0      6.23   52794.6       5.2 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][3]/D
    0:11:01 145786851.0      6.23   52794.4       5.2 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:01 145787139.0      6.22   52794.2       5.2 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][0]/D
    0:11:01 145787427.0      6.22   52793.6       5.2 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:02 145787787.0      6.22   52793.5       5.2 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][7]/D
    0:11:02 145789443.0      6.22   52793.3       5.2 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:02 145790307.0      6.22   52792.8       5.2 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][3]/D
    0:11:02 145790514.0      6.22   52792.7       5.2 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:02 145791666.0      6.22   52791.1       5.2 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][6]/D
    0:11:02 145793394.0      6.22   52790.9       5.3 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[0][0]/D
    0:11:03 145795554.0      6.22   52790.5       5.3 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][6]/D
    0:11:03 145796994.0      6.22   52789.5       5.3 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:03 145798362.0      6.22   52789.1       5.3 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:03 145798650.0      6.22   52789.1       5.3 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:03 145799154.0      6.21   52787.7       5.3 MIN/tx_data_reg[54]/D    
    0:11:04 145800450.0      6.21   52787.4       5.3 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:04 145799874.0      6.21   52787.3       5.3 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:04 145800090.0      6.21   52786.7       5.3 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][2]/D
    0:11:04 145801161.0      6.21   52786.6       5.3 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:04 145801989.0      6.21   52785.9       5.3 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:04 145802565.0      6.21   52785.4       5.3 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:06 145802565.0      6.21   52785.4       5.3 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:06 145803933.0      6.21   52784.6       5.3 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:06 145804005.0      6.21   52784.4       5.3 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:06 145804509.0      6.21   52784.3       5.3 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:06 145805445.0      6.21   52783.2       5.3 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:06 145805661.0      6.21   52783.0       5.3 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][3]/D
    0:11:07 145805877.0      6.21   52782.9       5.3 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:07 145806309.0      6.21   52782.8       5.3 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][3]/D
    0:11:07 145806705.0      6.21   52782.7       5.3 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][3]/D
    0:11:07 145807065.0      6.21   52782.3       5.3 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:07 145807857.0      6.20   52779.1       5.3 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:08 145808361.0      6.20   52779.1       5.3 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][3]/D
    0:11:08 145808361.0      6.20   52789.5       5.3 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:09 145811241.0      6.20   52827.9       5.3 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[0][0]/D
    0:11:10 145815606.0      6.19   52823.5       5.4 MIN/tx_data_reg[54]/D    
    0:11:10 145816830.0      6.19   52835.9       5.4                          
    0:11:11 145816830.0      6.19   52835.9       5.4                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:11:11 145816830.0      6.19   52835.9       5.4                          
    0:11:11 145828134.0      6.19   52812.0       3.5 MIN/MHF1/genblk1[1].MCX/SHA2/M0/w[8][5]
    0:11:11 145839870.0      6.19   52811.0       2.7 MIN/MHF1/genblk1[0].MCX/SHA2/M0/w[6][2]
    0:11:11 145851174.0      6.19   52809.8       1.9 MIN/MHF1/genblk1[0].MCX/SHA2/M0/w[3][18]
    0:11:11 145862622.0      6.19   52808.8       1.3 MIN/MHF1/genblk1[2].MCX/SHA2/M0/w[6][18]
    0:11:11 145874358.0      6.19   52807.6       0.8 MIN/MHF1/genblk1[0].MCX/SHA2/M0/w[1][19]
    0:11:11 145885374.0      6.19   52806.5       0.4 MIN/MHF1/genblk1[2].MCX/SHA1/M0/w[1][20]
    0:11:11 145897470.0      6.19   52805.4       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/M0/w[1][14]
    0:11:12 145902438.0      6.19   52804.2       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:12 145902798.0      6.19   52804.1       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:12 145903671.0      6.19   52770.2       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:11:12 145904355.0      6.19   52769.9       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:11:12 145904283.0      6.19   52952.5       0.3 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:11:12 145904076.0      6.19   52952.1       0.3 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:11:12 145904436.0      6.19   52952.2       0.3 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:11:13 145904436.0      6.19   52928.1       0.3 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[0][0]/D
    0:11:13 145904436.0      6.19   52928.1       0.3 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][2]/D
    0:11:13 145904436.0      6.19   52928.1       0.3 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:11:13 145904508.0      6.19   52928.1       0.3 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:13 145904724.0      6.19   52916.1       0.3 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][3]/D
    0:11:13 145906452.0      6.18   52916.2       0.3 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:13 145906668.0      6.18   52917.2       0.3 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:14 145907064.0      6.18   52916.8       0.3 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:14 145907352.0      6.18   52916.8       0.3 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:14 145908072.0      6.18   52916.9       0.3 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:14 145908936.0      6.18   52917.1       0.3 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][0]/D
    0:11:14 145908801.0      6.18   53056.0       0.3 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:14 145908945.0      6.18   53055.9       0.3 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:14 145909017.0      6.18   53055.9       0.3 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:15 145909233.0      6.18   53055.8       0.3 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:15 145909233.0      6.18   53055.7       0.3 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:11:15 145909089.0      6.18   53055.7       0.3 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:15 145909593.0      6.18   53055.6       0.3 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][0]/D
    0:11:15 145909629.0      6.18   53055.7       0.3 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][0]/D
    0:11:16 145909629.0      6.18   53055.5       0.3 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][1]/D
    0:11:16 145909845.0      6.18   53056.2       0.3 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][0]/D
    0:11:16 145909629.0      6.18   53056.1       0.3 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[0][0]/D
    0:11:16 145910214.0      6.18   53071.2       0.3 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][0]/D
    0:11:17 145910358.0      6.18   53071.2       0.3 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:17 145911150.0      6.18   53071.1       0.3 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:17 145912293.0      6.17   53070.9       0.3 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][3]/D
    0:11:17 145912689.0      6.17   53070.9       0.3 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[0][1]/D
    0:11:17 145912833.0      6.17   53070.9       0.3 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[0][1]/D
    0:11:17 145912833.0      6.17   53070.8       0.3 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][0]/D
    0:11:17 145913634.0      6.17   53067.9       0.3 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][5]/D
    0:11:17 145913346.0      6.17   53067.7       0.3 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[0][1]/D
    0:11:18 145913418.0      6.17   53036.2       0.3 MIN/MHF1/net553582       
    0:11:19 145913418.0      6.17   52920.5       0.1 MIN/MHF1/genblk1[2].MCX/net555296
    0:11:19 145915146.0      6.17   52872.4       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[0][1]/D
    0:11:20 145915002.0      6.17   52828.3       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[0][1]/D
    0:11:20 145915650.0      6.17   52828.3       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:20 145916514.0      6.17   52825.7       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:20 145916694.0      6.17   52825.5       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:20 145917162.0      6.17   52825.7       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][1]/D
    0:11:20 145917018.0      6.17   52825.6       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:20 145917018.0      6.17   52825.6       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][0]/D
    0:11:20 145917162.0      6.17   52825.6       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][1]/D
    0:11:20 145917486.0      6.17   52825.5       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[0][1]/D
    0:11:21 145917270.0      6.16   52827.0       0.0 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[0][0]/D
    0:11:21 145917414.0      6.16   52826.9       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:21 145917414.0      6.16   52827.7       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][3]/D
    0:11:21 145917486.0      6.16   52827.7       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:21 145917918.0      6.16   52827.5       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:21 145918638.0      6.16   52827.5       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:21 145918989.0      6.16   52827.8       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][1]/D
    0:11:21 145919349.0      6.16   52827.6       0.0 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][3]/D
    0:11:22 145919493.0      6.16   52786.9       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][2]/D
    0:11:22 145919997.0      6.16   52786.7       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:22 145921410.0      6.16   52783.6       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][0]/D
    0:11:22 145921518.0      6.16   52783.5       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][0]/D
    0:11:22 145922058.0      6.16   52783.5       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][0]/D
    0:11:22 145922850.0      6.16   52780.2       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:23 145923570.0      6.15   52780.0       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:23 145923174.0      6.15   52780.0       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:23 145923174.0      6.15   52779.7       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:23 145924614.0      6.15   52777.3       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:23 145925478.0      6.15   52777.0       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:23 145926018.0      6.15   52777.0       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][0]/D
    0:11:23 145926441.0      6.15   52776.9       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:23 145927881.0      6.15   52776.1       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:23 145927881.0      6.15   52776.1       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[0][4]/D
    0:11:24 145928313.0      6.14   52775.8       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[0][4]/D
    0:11:24 145928313.0      6.14   52775.8       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:24 145928241.0      6.14   52775.8       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][1]/D
    0:11:24 145928529.0      6.14   52775.5       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][1]/D
    0:11:24 145928601.0      6.14   52775.2       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:24 145928673.0      6.14   52775.2       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][1]/D
    0:11:25 145929033.0      6.14   52775.2       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][0]/D
    0:11:25 145929465.0      6.14   52775.1       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:25 145929249.0      6.14   52775.1       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[0][1]/D
    0:11:25 145931049.0      6.14   52775.0       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][0]/D
    0:11:25 145931634.0      6.14   52772.4       0.0 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][3]/D
    0:11:25 145932858.0      6.14   52772.3       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][0]/D
    0:11:26 145933875.0      6.14   52754.0       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][0]/D
    0:11:26 145934388.0      6.14   52753.8       0.0 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][3]/D
    0:11:26 145934532.0      6.14   52753.8       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:26 145934604.0      6.14   52753.8       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:26 145934316.0      6.14   52753.5       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][1]/D
    0:11:27 145934208.0      6.13   52753.4       0.0 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][6]/D
    0:11:27 145936044.0      6.13   52752.8       0.0 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][6]/D
    0:11:27 145936116.0      6.13   52752.8       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][0]/D
    0:11:27 145936188.0      6.13   52752.8       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:27 145936404.0      6.13   52752.8       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][0]/D
    0:11:27 145936908.0      6.13   52751.5       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][0]/D
    0:11:27 145936620.0      6.13   52745.3       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[0][2]/D
    0:11:27 145936827.0      6.13   52745.3       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:28 145937187.0      6.13   52745.2       0.0 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:28 145937403.0      6.13   52745.0       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[0][3]/D
    0:11:28 145937475.0      6.13   52744.9       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][1]/D
    0:11:28 145937331.0      6.13   52744.9       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][1]/D
    0:11:28 145936827.0      6.13   52744.9       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][1]/D
    0:11:28 145937259.0      6.13   52745.0       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][1]/D
    0:11:28 145938474.0      6.13   52745.0       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][1]/D
    0:11:28 145939500.0      6.13   52743.8       0.0 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:28 145939428.0      6.13   52743.8       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:29 145939572.0      6.13   52743.9       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:29 145940904.0      6.13   52743.7       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][1]/D
    0:11:29 145941489.0      6.12   52741.3       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][2]/D
    0:11:29 145941777.0      6.12   52741.0       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:29 145943082.0      6.12   52738.8       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:29 145943082.0      6.12   52738.7       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][1]/D
    0:11:29 145943154.0      6.12   52738.5       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][1]/D
    0:11:30 145943442.0      6.12   52738.6       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][1]/D
    0:11:30 145943514.0      6.12   52738.7       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:30 145944666.0      6.12   52738.4       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:30 145945314.0      6.12   52738.2       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[0][1]/D
    0:11:30 145945458.0      6.12   52738.2       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:30 145945314.0      6.12   52738.2       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][1]/D
    0:11:30 145945602.0      6.12   52738.2       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:30 145946187.0      6.12   52738.1       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[0][4]/D
    0:11:30 145947564.0      6.12   52736.2       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[0][0]/D
    0:11:31 145948356.0      6.12   52735.5       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][2]/D
    0:11:31 145948644.0      6.12   52735.5       0.0 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[0][4]/D
    0:11:31 145949220.0      6.12   52735.9       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][0]/D
    0:11:31 145949220.0      6.12   52735.8       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][2]/D
    0:11:31 145950120.0      6.12   52735.8       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][0]/D
    0:11:31 145950336.0      6.12   52735.8       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][1]/D
    0:11:32 145950912.0      6.11   52736.1       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][0]/D
    0:11:32 145951452.0      6.11   52736.0       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][0]/D
    0:11:32 145951740.0      6.11   52736.0       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:11:32 145952460.0      6.11   52734.8       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][0]/D
    0:11:32 145952757.0      6.11   52734.3       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][0]/D
    0:11:32 145952901.0      6.11   52710.2       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:32 145953081.0      6.11   52710.1       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:33 145952649.0      6.11   52710.1       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][0]/D
    0:11:33 145953657.0      6.11   52709.9       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][0]/D
    0:11:33 145954233.0      6.11   52710.8       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][2]/D
    0:11:33 145954017.0      6.11   52710.5       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[0][4]/D
    0:11:33 145955358.0      6.11   52710.5       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:33 145955358.0      6.11   52710.4       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:33 145956015.0      6.11   52691.3       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][3]/D
    0:11:33 145956240.0      6.11   52684.6       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][0]/D
    0:11:34 145956312.0      6.11   52658.2       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:34 145956825.0      6.11   52658.2       0.0 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][0]/D
    0:11:34 145956969.0      6.11   52658.1       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:34 145957041.0      6.10   52658.1       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:11:34 145957509.0      6.10   52658.1       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:11:34 145958364.0      6.10   52658.3       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][3]/D
    0:11:34 145958220.0      6.10   52658.3       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:34 145958652.0      6.10   52658.2       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:35 145958868.0      6.10   52658.0       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:35 145959084.0      6.10   52657.8       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][1]/D
    0:11:35 145959615.0      6.10   52657.8       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:35 145960119.0      6.10   52657.7       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:35 145960119.0      6.10   52657.7       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][1]/D
    0:11:35 145960551.0      6.10   52657.4       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:11:35 145961055.0      6.10   52657.2       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][2]/D
    0:11:35 145961928.0      6.10   52655.5       0.0 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][2]/D
    0:11:35 145962648.0      6.10   52655.4       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][0]/D
    0:11:35 145963089.0      6.10   52655.4       0.0 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:36 145963485.0      6.09   52655.2       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][0]/D
    0:11:36 145963485.0      6.09   52650.8       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[0][6]/D
    0:11:36 145964061.0      6.09   52650.8       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[0][2]/D
    0:11:36 145964718.0      6.09   52651.0       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[0][3]/D
    0:11:36 145964790.0      6.09   52650.9       0.0 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][0]/D
    0:11:36 145965078.0      6.09   52650.9       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][0]/D
    0:11:37 145966806.0      6.09   52650.9       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:37 145967022.0      6.09   52650.9       0.0 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][0]/D
    0:11:37 145968102.0      6.09   52650.9       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][0]/D
    0:11:37 145968570.0      6.09   52629.3       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][6]/D
    0:11:37 145968426.0      6.09   52629.3       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[0][2]/D
    0:11:37 145968894.0      6.09   52629.2       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[0][2]/D
    0:11:37 145969767.0      6.09   52627.5       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[0][3]/D
    0:11:38 145969767.0      6.09   52626.9       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][0]/D
    0:11:38 145969839.0      6.09   52626.7       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:38 145969911.0      6.09   52626.1       0.0 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][0]/D
    0:11:38 145969767.0      6.09   52624.9       0.0 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:38 145969992.0      6.08   52667.0       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:38 145970424.0      6.08   52667.0       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:38 145972584.0      6.08   52666.9       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[0][4]/D
    0:11:38 145973448.0      6.08   52665.7       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:38 145973808.0      6.08   52665.6       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[0][6]/D
    0:11:38 145973808.0      6.08   52665.6       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][1]/D
    0:11:38 145974303.0      6.08   52665.3       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:39 145974483.0      6.08   52665.3       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[0][1]/D
    0:11:39 145974195.0      6.08   52665.2       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:39 145974879.0      6.08   52665.1       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][1]/D
    0:11:39 145975059.0      6.08   52665.1       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][3]/D
    0:11:39 145975059.0      6.08   52664.9       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][0]/D
    0:11:39 145975131.0      6.08   52664.7       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][0]/D
    0:11:39 145975347.0      6.08   52664.6       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][2]/D
    0:11:39 145976976.0      6.07   52664.4       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][1]/D
    0:11:40 145977696.0      6.07   52664.3       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:11:40 145978623.0      6.07   52664.2       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][2]/D
    0:11:40 145979199.0      6.07   52664.2       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:40 145979271.0      6.07   52664.1       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][2]/D
    0:11:40 145979271.0      6.07   52664.0       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:40 145979847.0      6.07   52659.6       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:40 145980567.0      6.07   52659.3       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][3]/D
    0:11:40 145980711.0      6.07   52658.9       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[0][1]/D
    0:11:40 145981071.0      6.07   52658.8       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][0]/D
    0:11:41 145981143.0      6.07   52658.4       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][3]/D
    0:11:41 145981431.0      6.07   52658.3       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:41 145982160.0      6.07   52658.3       0.0 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:41 145983384.0      6.07   52658.2       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:42 145983528.0      6.06   52657.6       0.0 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:42 145984770.0      6.06   52610.5       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:42 145986057.0      6.06   52610.5       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][0]/D
    0:11:42 145986129.0      6.06   52609.8       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[0][1]/D
    0:11:42 145986129.0      6.06   52609.6       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:42 145987209.0      6.06   52609.5       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:42 145987497.0      6.06   52609.5       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][0]/D
    0:11:42 145987497.0      6.06   52609.5       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[0][3]/D
    0:11:42 145988037.0      6.06   52609.4       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[0][3]/D
    0:11:42 145989117.0      6.06   52609.2       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:42 145988973.0      6.06   52609.0       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:42 145989477.0      6.06   52609.0       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:43 145989693.0      6.06   52609.1       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:43 145990197.0      6.06   52608.9       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][2]/D
    0:11:43 145990449.0      6.06   52608.8       0.0 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:43 145991025.0      6.06   52608.7       0.0 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:43 145991169.0      6.06   52608.7       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:43 145991313.0      6.05   52608.6       0.0 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][1]/D
    0:11:43 145991979.0      6.05   52607.0       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][0]/D
    0:11:43 145992123.0      6.05   52607.0       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[0][1]/D
    0:11:43 145992483.0      6.05   52607.0       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][0]/D
    0:11:44 145992699.0      6.05   52606.9       0.0                          
    0:11:44 145993266.0      6.05   52606.9       0.0                          
    0:11:44 145993482.0      6.05   52606.3       0.0                          
    0:11:45 145993482.0      6.05   52602.8       0.0                          
    0:11:45 145993698.0      6.05   52602.7       0.0                          
    0:11:45 145993698.0      6.05   52602.4       0.0                          
    0:11:45 145994994.0      6.05   52569.8       0.0                          
    0:11:45 145995210.0      6.05   52569.8       0.0                          
    0:11:45 145995426.0      6.05   52569.2       0.0                          
    0:11:45 145995354.0      6.05   52569.2       0.0                          
    0:11:46 145995354.0      6.05   52569.1       0.0                          
    0:11:46 145995570.0      6.05   52568.9       0.0                          
    0:11:46 145996218.0      6.05   52568.0       0.0                          
    0:11:46 145996218.0      6.05   52568.0       0.0                          
    0:11:46 145996362.0      6.05   52567.8       0.0                          
    0:11:46 145996362.0      6.05   52567.6       0.0                          
    0:11:46 145996146.0      6.05   52567.6       0.0                          
    0:11:46 145996290.0      6.05   52564.9       0.0                          
    0:11:46 145996074.0      6.05   52564.7       0.0                          
    0:11:46 145996434.0      6.05   52564.5       0.0                          
    0:11:47 145996227.0      6.05   52564.2       0.0                          
    0:11:47 145996659.0      6.05   52562.3       0.0                          
    0:11:47 145996668.0      6.05   52557.7       0.0                          
    0:11:47 145996812.0      6.05   52557.3       0.0                          
    0:11:47 145996596.0      6.05   52555.9       0.0                          
    0:11:47 145997028.0      6.05   52554.2       0.0                          
    0:11:47 145997244.0      6.05   52552.3       0.0                          
    0:11:47 145997388.0      6.05   52550.6       0.0                          
    0:11:48 145997037.0      6.05   52539.2       0.0                          
    0:11:48 145997334.0      6.05   52535.0       0.0                          
    0:11:48 145997478.0      6.05   52532.9       0.0                          
    0:11:48 145997487.0      6.05   52532.3       0.0                          
    0:11:48 145997847.0      6.05   52530.4       0.0                          
    0:11:48 145998567.0      6.05   52530.3       0.0                          
    0:11:48 145998135.0      6.05   52532.7       0.0                          
    0:11:48 145998063.0      6.05   52522.8       0.0                          
    0:11:48 145998567.0      6.05   52524.1       0.0                          
    0:11:48 145998567.0      6.05   52523.9       0.0                          
    0:11:49 145999791.0      6.05   52517.8       0.0                          
    0:11:49 146000583.0      6.05   52516.9       0.0                          
    0:11:49 146000367.0      6.05   52515.8       0.0                          
    0:11:49 146001015.0      6.05   52497.2       0.0                          
    0:11:50 146001087.0      6.05   52492.0       0.0                          
    0:11:50 146001807.0      6.05   52489.6       0.0                          
    0:11:50 146002455.0      6.05   52485.6       0.0                          
    0:11:51 146002527.0      6.05   52482.2       0.0                          
    0:11:51 146002239.0      6.05   52482.2       0.0                          
    0:11:51 146002311.0      6.05   52481.8       0.0                          
    0:11:51 146002311.0      6.05   52480.7       0.0                          
    0:11:51 146002527.0      6.05   52478.7       0.0                          
    0:11:51 146003247.0      6.05   52478.1       0.0                          
    0:11:51 146004399.0      6.05   52474.4       0.0                          
    0:11:51 146004687.0      6.05   52472.5       0.0                          
    0:11:52 146005920.0      6.05   52471.3       0.0                          
    0:11:52 146007144.0      6.05   52464.1       0.0                          
    0:11:52 146008080.0      6.05   52414.0       0.0                          
    0:11:52 146007936.0      6.05   52393.1       0.0                          
    0:11:52 146007720.0      6.05   52392.3       0.0                          
    0:11:52 146007648.0      6.05   52392.3       0.0                          
    0:11:52 146007576.0      6.05   52392.3       0.0                          
    0:11:52 146007720.0      6.05   52380.8       0.0                          
    0:11:53 146007504.0      6.05   52389.9       0.0                          
    0:11:53 146007864.0      6.05   52376.9       0.0                          
    0:11:53 146007936.0      6.05   52377.5       0.0                          
    0:11:54 146008008.0      6.05   52363.6       0.0                          
    0:11:54 146008296.0      6.05   52362.5       0.0                          
    0:11:54 146008800.0      6.05   52360.2       0.0                          
    0:11:54 146009232.0      6.05   52359.1       0.0                          
    0:11:54 146009808.0      6.05   52358.3       0.0                          
    0:11:54 146009448.0      6.05   52357.7       0.0                          
    0:11:54 146010024.0      6.05   52347.0       0.0                          
    0:11:54 146010384.0      6.05   52346.7       0.0                          
    0:11:54 146010240.0      6.05   52328.4       0.0                          
    0:11:54 146010600.0      6.05   52325.9       0.0                          
    0:11:54 146011320.0      6.05   52321.7       0.0                          
    0:11:54 146013048.0      6.05   52315.2       0.0                          
    0:11:55 146013120.0      6.05   52311.1       0.0                          
    0:11:55 146013120.0      6.05   52305.3       0.0                          
    0:11:55 146012976.0      6.05   52303.4       0.0                          
    0:11:55 146013192.0      6.05   52302.3       0.0                          
    0:11:55 146013408.0      6.05   52302.0       0.0                          
    0:11:55 146013480.0      6.05   52300.9       0.0                          
    0:11:55 146013912.0      6.05   52296.9       0.0                          
    0:11:55 146015928.0      6.05   52293.3       0.0                          
    0:11:56 146016936.0      6.05   52290.9       0.0                          
    0:11:56 146016792.0      6.05   52289.7       0.0                          
    0:11:56 146017296.0      6.05   52288.1       0.0                          
    0:11:56 146017224.0      6.05   52284.3       0.0                          
    0:11:56 146017080.0      6.05   52270.7       0.0                          
    0:11:56 146017080.0      6.05   52270.7       0.0                          
    0:11:56 146017503.0      6.05   52270.6       0.0                          
    0:11:56 146017791.0      6.05   52262.8       0.0                          
    0:11:56 146017791.0      6.05   52256.0       0.0                          
    0:11:56 146018007.0      6.05   52255.2       0.0                          
    0:11:56 146017863.0      6.05   52186.6       0.0                          
    0:11:56 146017575.0      6.05   52182.2       0.0                          
    0:11:57 146018223.0      6.05   52177.3       0.0                          
    0:11:57 146019519.0      6.05   52166.7       0.0                          
    0:11:57 146020014.0      6.05   52164.2       0.0                          
    0:11:57 146020518.0      6.05   52158.5       0.0                          
    0:11:57 146021310.0      6.05   52154.7       0.0                          
    0:11:57 146022102.0      6.05   52150.2       0.0                          
    0:11:57 146021814.0      6.05   52150.2       0.0                          
    0:11:58 146022174.0      6.05   52134.3       0.0                          
    0:11:58 146022894.0      6.05   52131.8       0.0                          
    0:11:58 146023974.0      6.05   52111.5       0.0                          
    0:11:58 146024478.0      6.05   52105.8       0.0                          
    0:11:58 146024766.0      6.05   52102.6       0.0                          
    0:11:58 146024622.0      6.05   52101.0       0.0                          
    0:11:59 146025126.0      6.05   52098.3       0.0                          
    0:11:59 146024910.0      6.05   52093.3       0.0                          
    0:11:59 146025054.0      6.05   52087.9       0.0                          
    0:11:59 146024982.0      6.05   52084.9       0.0                          
    0:11:59 146025990.0      6.05   52081.8       0.0                          
    0:11:59 146025414.0      6.05   52078.3       0.0                          
    0:11:59 146025702.0      6.05   52076.3       0.0                          
    0:12:00 146026638.0      6.05   52071.0       0.0                          
    0:12:00 146026854.0      6.05   52070.8       0.0                          
    0:12:01 146027142.0      6.05   52070.4       0.0                          
    0:12:01 146027358.0      6.05   52070.2       0.0                          
    0:12:01 146027502.0      6.05   52070.0       0.0                          
    0:12:01 146027502.0      6.05   52069.9       0.0                          
    0:12:01 146027358.0      6.05   52069.8       0.0                          
    0:12:01 146027358.0      6.05   52069.8       0.0                          
    0:12:01 146028150.0      6.05   52069.1       0.0                          
    0:12:02 146028222.0      6.05   52068.9       0.0                          
    0:12:02 146028438.0      6.05   52068.7       0.0                          
    0:12:02 146028294.0      6.05   52068.6       0.0                          
    0:12:02 146028294.0      6.05   52068.5       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:12:02 146028294.0      6.05   52068.5       0.0                          
    0:12:02 146028294.0      6.05   52068.5       0.0                          
    0:12:04 146028294.0      6.05   52068.5       0.0                          
    0:12:37 144434538.0      6.09   51133.2       0.0                          
    0:12:49 144359946.0      6.11   50800.5       0.0                          
    0:12:51 144350082.0      6.12   50761.4       0.0                          
    0:12:52 144346626.0      6.12   50748.9       0.0                          
    0:12:53 144344826.0      6.12   50733.0       0.0                          
    0:12:54 144343170.0      6.12   50713.4       0.0                          
    0:12:55 144342090.0      6.12   50713.1       0.0                          
    0:12:55 144342090.0      6.12   50713.1       0.0                          
    0:12:55 144342090.0      6.12   50713.1       0.0                          
    0:12:55 144342090.0      6.12   50713.1       0.0                          
    0:12:59 144342090.0      6.12   50713.1       0.0                          
    0:13:01 144320922.0      6.34   50744.0       0.0                          
    0:13:01 144317394.0      6.34   50744.1       0.0                          
    0:13:02 144317034.0      6.34   50744.0       0.0                          
    0:13:03 144317034.0      6.34   50744.0       0.0                          
    0:13:03 144317034.0      6.34   50744.0       0.0                          
    0:13:03 144317034.0      6.34   50744.0       0.0                          
    0:13:03 144317034.0      6.34   50744.0       0.0                          
    0:13:03 144317034.0      6.34   50744.0       0.0                          
    0:13:04 144319122.0      6.09   50711.8       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:13:04 144320922.0      6.09   50709.9       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:13:04 144321354.0      6.09   50709.3       0.0                          
    0:13:04 144321354.0      6.08   50709.2       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:13:05 144321354.0      6.08   50708.9       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:13:05 144321354.0      6.07   50708.9       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:13:05 144322011.0      6.07   50703.8       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][3]/D
    0:13:05 144322083.0      6.07   50703.8       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:13:05 144322371.0      6.07   50703.6       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][0]/D
    0:13:05 144323199.0      6.07   50703.1       0.0 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][2]/D
    0:13:05 144323775.0      6.06   50702.9       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][0]/D
    0:13:05 144324063.0      6.06   50702.7       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][0]/D
    0:13:05 144326016.0      6.06   50698.5       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][0]/D
    0:13:06 144326223.0      6.06   50698.5       0.0 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][2]/D
    0:13:06 144327168.0      6.06   50679.7       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][0]/D
    0:13:06 144327240.0      6.06   50679.8       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:13:06 144327384.0      6.06   50679.9       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:13:06 144326808.0      6.06   50679.9       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][3]/D
    0:13:06 144327456.0      6.06   50679.9       0.0 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][0]/D
    0:13:06 144327744.0      6.06   50679.6       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:13:06 144328689.0      6.06   50675.5       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][0]/D
    0:13:07 144329193.0      6.06   50675.3       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:13:07 144329778.0      6.06   50673.1       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:13:07 144329778.0      6.05   50673.0       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[0][4]/D
    0:13:07 144330057.0      6.05   50673.0       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:13:07 144330057.0      6.05   50672.9       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:13:07 144330273.0      6.05   50672.9       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:13:07 144330417.0      6.05   50672.8       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:13:07 144330417.0      6.05   50672.7       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][3]/D
    0:13:07 144330201.0      6.05   50672.7       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:13:08 144330633.0      6.05   50672.7       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][0]/D
    0:13:08 144330921.0      6.05   50672.4       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][3]/D
    0:13:08 144331857.0      6.05   50673.3       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][1]/D
    0:13:08 144331929.0      6.05   50673.3       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][0]/D
    0:13:08 144332073.0      6.05   50673.3       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:13:08 144332397.0      6.05   50673.3       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][4]/D
    0:13:08 144332613.0      6.05   50673.2       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:13:08 144332901.0      6.05   50673.1       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:13:08 144333117.0      6.05   50673.0       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][1]/D
    0:13:09 144333684.0      6.05   50672.6       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:13:09 144333936.0      6.05   50672.6       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][0]/D
    0:13:09 144334008.0      6.05   50672.6       0.0 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[0][0]/D
    0:13:09 144334008.0      6.05   50672.5       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:13:09 144334152.0      6.05   50672.5       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:13:09 144334080.0      6.05   50672.5       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][4]/D
    0:13:10 144334080.0      6.05   50671.6       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][0]/D
    0:13:10 144334503.0      6.05   50671.5       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][0]/D
    0:13:10 144334287.0      6.04   50671.6       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][3]/D
    0:13:10 144335304.0      6.04   50644.9       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[0][0]/D
    0:13:10 144335736.0      6.04   50644.8       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:13:10 144335736.0      6.04   50644.8       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:13:10 144335592.0      6.04   50644.6       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:13:10 144336231.0      6.04   50644.8       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][0]/D
    0:13:10 144336519.0      6.04   50644.9       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:13:10 144336951.0      6.04   50645.5       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[0][4]/D
    0:13:10 144336879.0      6.04   50645.5       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:13:11 144336951.0      6.04   50645.4       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][4]/D
    0:13:11 144336807.0      6.04   50645.4       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:13:11 144336735.0      6.04   50645.4       0.0 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[0][0]/D
    0:13:11 144337023.0      6.04   50645.4       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:13:11 144337419.0      6.04   50645.4       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:13:11 144338823.0      6.04   50645.0       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:13:11 144340623.0      6.03   50644.9       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:13:12 144340695.0      6.03   50644.9       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][4]/D
    0:13:12 144341424.0      6.03   50644.2       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[0][0]/D
    0:13:12 144341937.0      6.03   50643.2       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][4]/D
    0:13:12 144342765.0      6.03   50643.1       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][0]/D
    0:13:12 144342837.0      6.03   50643.1       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:13:12 144343089.0      6.03   50643.1       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:13:12 144343521.0      6.03   50643.1       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:13:12 144343728.0      6.03   50643.0       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:13:13 144344088.0      6.03   50642.8       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:13:13 144344736.0      6.03   50643.4       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:13:13 144345024.0      6.03   50643.4       0.0 MIN/MHF1/genblk1[2].MCX/SHA1/C0/h_reg[4][1]/D
    0:13:13 144344880.0      6.03   50643.4       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][3]/D
    0:13:13 144345024.0      6.03   50643.3       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][0]/D
    0:13:13 144345420.0      6.03   50643.2       0.0 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[0][4]/D
    0:13:13 144345996.0      6.03   50643.2       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:13:13 144346212.0      6.03   50643.2       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][3]/D
    0:13:13 144346392.0      6.03   50643.1       0.0 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[0][4]/D
    0:13:13 144346608.0      6.03   50642.9       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][0]/D
    0:13:13 144346680.0      6.03   50642.8       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:13:13 144346824.0      6.03   50642.7       0.0 MIN/MHF1/genblk1[0].MCX/SHA1/C0/h_reg[4][0]/D
    0:13:13 144347040.0      6.03   50642.7       0.0 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[0][3]/D
    0:13:14 144347292.0      6.03   50642.7       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][3]/D
    0:13:14 144347724.0      6.03   50642.6       0.0 MIN/MHF1/genblk1[1].MCX/SHA2/C0/h_reg[4][1]/D
    0:13:14 144348300.0      6.02   50642.4       0.0 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[0][3]/D
    0:13:14 144348444.0      6.02   50642.1       0.0 MIN/MHF1/genblk1[2].MCX/SHA2/C0/h_reg[4][1]/D
    0:13:14 144348444.0      6.02   50642.0       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][3]/D
    0:13:14 144348237.0      6.02   50640.3       0.0                          
    0:13:14 144347814.0      6.02   50640.2       0.0                          
    0:13:14 144347166.0      6.02   50640.1       0.0                          
    0:13:14 144346446.0      6.02   50640.0       0.0                          
    0:13:15 144346158.0      6.02   50640.0       0.0                          
    0:13:15 144345510.0      6.02   50640.0       0.0                          
    0:13:15 144345366.0      6.02   50640.0       0.0                          
    0:13:15 144344214.0      6.02   50640.0       0.0                          
    0:13:15 144343278.0      6.02   50640.0       0.0                          
    0:13:15 144341406.0      6.02   50607.8       0.0                          
    0:13:15 144341406.0      6.02   50607.8       0.0                          
    0:13:15 144341622.0      6.02   50607.8       0.0                          
    0:13:15 144342414.0      6.02   50607.6       0.0                          
    0:13:16 144342414.0      6.02   50607.6       0.0                          
    0:13:16 144342198.0      6.02   50607.6       0.0                          
    0:13:16 144342342.0      6.02   50607.3       0.0                          
    0:13:16 144342414.0      6.02   50607.3       0.0                          
    0:13:16 144342630.0      6.02   50607.2       0.0                          
    0:13:16 144342774.0      6.02   50607.1       0.0                          
    0:13:16 144342918.0      6.02   50607.1       0.0                          
    0:13:16 144343062.0      6.02   50607.0       0.0                          
    0:13:17 144343386.0      6.02   50605.0       0.0                          
    0:13:17 144343386.0      6.02   50605.0       0.0                          
    0:13:17 144343386.0      6.02   50604.9       0.0                          
    0:13:18 144343602.0      6.02   50604.9       0.0                          
    0:13:18 144343386.0      6.02   50604.8       0.0                          
    0:13:18 144343242.0      6.02   50604.8       0.0                          
    0:13:18 144343179.0      6.02   50596.5       0.0                          
    0:13:19 144343179.0      6.02   50596.4       0.0                          
    0:13:19 144342963.0      6.02   50596.3       0.0                          
    0:13:19 144342963.0      6.02   50596.3       0.0                          
    0:13:19 144342756.0      6.02   50595.9       0.0                          
    0:13:19 144342756.0      6.02   50595.8       0.0                          
    0:13:19 144342972.0      6.02   50595.7       0.0                          
    0:13:19 144342972.0      6.02   50595.6       0.0                          
    0:13:19 144342972.0      6.02   50595.5       0.0                          
    0:13:19 144343260.0      6.02   50595.1       0.0                          
    0:13:20 144343125.0      6.02   50586.9       0.0                          
    0:13:20 144343125.0      6.02   50586.6       0.0                          
    0:13:21 144343413.0      6.02   50586.6       0.0                          
    0:13:21 144344277.0      6.02   50613.5       0.0                          
    0:13:21 144344277.0      6.02   50613.3       0.0                          
    0:13:21 144344277.0      6.02   50613.3       0.0                          
    0:13:21 144344061.0      6.02   50613.1       0.0                          
    0:13:22 144343845.0      6.02   50612.9       0.0                          
    0:13:22 144344277.0      6.02   50612.9       0.0                          
    0:13:22 144345069.0      6.02   50578.2       0.0                          
    0:13:22 144345141.0      6.02   50578.0       0.0                          
    0:13:22 144345141.0      6.02   50578.0       0.0                          
    0:13:22 144345141.0      6.02   50577.2       0.0                          
    0:13:23 144344709.0      6.02   50577.2       0.0                          
    0:13:23 144344709.0      6.02   50577.0       0.0                          
    0:13:23 144344853.0      6.02   50576.9       0.0                          
    0:13:23 144345141.0      6.02   50575.8       0.0                          
    0:13:23 144344637.0      6.02   50575.7       0.0                          
    0:13:23 144344637.0      6.02   50575.1       0.0                          
    0:13:23 144344853.0      6.02   50575.0       0.0                          
    0:13:23 144344637.0      6.02   50574.2       0.0                          
    0:13:23 144344844.0      6.02   50573.3       0.0                          
    0:13:23 144344988.0      6.02   50573.0       0.0                          
    0:13:23 144345195.0      6.02   50572.8       0.0                          
    0:13:23 144345267.0      6.02   50572.2       0.0                          
    0:13:23 144345483.0      6.02   50572.1       0.0                          
    0:13:24 144345483.0      6.02   50572.1       0.0                          
    0:13:24 144345555.0      6.02   50571.9       0.0                          
    0:13:24 144345915.0      6.02   50571.5       0.0                          
    0:13:24 144346203.0      6.02   50571.5       0.0                          
    0:13:24 144346203.0      6.02   50571.5       0.0                          
    0:13:24 144346491.0      6.02   50571.1       0.0                          
    0:13:25 144346347.0      6.02   50568.2       0.0                          
    0:13:25 144346419.0      6.02   50564.8       0.0                          
    0:13:25 144346995.0      6.02   50562.2       0.0                          
    0:13:25 144347427.0      6.02   50560.1       0.0                          
    0:13:25 144347643.0      6.02   50556.0       0.0                          
    0:13:25 144347715.0      6.02   50552.8       0.0                          
    0:13:25 144348795.0      6.02   50549.8       0.0                          
    0:13:26 144348795.0      6.02   50548.3       0.0                          
    0:13:26 144348147.0      6.02   50548.4       0.0                          
    0:13:26 144348147.0      6.02   50548.3       0.0                          
    0:13:26 144348219.0      6.02   50548.3       0.0                          
    0:13:27 144348291.0      6.02   50548.2       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][3]/D
    0:13:27 144348507.0      6.02   50548.1       0.0 MIN/MHF1/genblk1[0].MCX/SHA2/C0/h_reg[4][0]/D
    0:13:27 144348939.0      6.02   50548.1       0.0 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[0][3]/D
    0:13:27 144349587.0      6.02   50548.1       0.0 MIN/MHF1/genblk1[1].MCX/SHA1/C0/h_reg[4][3]/D
    0:13:33 144349803.0      6.02   50547.9       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'

  Optimization Complete
  ---------------------
Warning: Design 'bitcoinminer' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'MIN/MHF1/genblk1[0].MCX/SHA2/C0/clk': 17076 load(s), 1 driver(s)
1
dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> Writing verilog file '/home/ecegrid/a/mg108/ece337/Project/ECE337Project/mapped/bitcoinminer.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 1 nets to module miner_NonceCounter_CORES1_NUM_CNT_BITS32 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 4 nets to module miner_core_2 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 4 nets to module miner_core_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 4 nets to module miner_core_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
dc_shell> 
Script Done

dc_shell> 
Checking Design

dc_shell>  
****************************************
check_design summary:
Version:     G-2012.06
Date:        Tue May  5 11:51:56 2015
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                   2275
    Unconnected ports (LINT-28)                                  2231
    Feedthrough (LINT-29)                                          19
    Shorted outputs (LINT-31)                                      13
    Constant outputs (LINT-52)                                     12

Cells                                                            2182
    Connected to power or ground (LINT-32)                       2145
    Nets connected to multiple pins on same cell (LINT-33)         37
--------------------------------------------------------------------------------

Warning: In design 'miner_core_0_DW_cmp_0', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_0_DW_cmp_0', port 'GE_LT' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_0_DW_cmp_0', port 'GE_GT_EQ' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_0_DW_cmp_0', port 'EQ_NE' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_1_DW_cmp_0', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_1_DW_cmp_0', port 'GE_LT' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_1_DW_cmp_0', port 'GE_GT_EQ' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_1_DW_cmp_0', port 'EQ_NE' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_2_DW_cmp_0', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_2_DW_cmp_0', port 'GE_LT' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_2_DW_cmp_0', port 'GE_GT_EQ' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_2_DW_cmp_0', port 'EQ_NE' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_24', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_24', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_24', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_24', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_24', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_24', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_24', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_24', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_24', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_24', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_24', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_24', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_5_DW01_add_8', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_5_DW01_add_8', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_5_DW01_add_9', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_5_DW01_add_9', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_5_DW01_add_10', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_5_DW01_add_10', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_5_DW01_add_11', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_5_DW01_add_11', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_5_DW01_add_12', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_5_DW01_add_12', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_5_DW01_add_13', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_5_DW01_add_13', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_5_DW01_add_14', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_5_DW01_add_14', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_5_DW01_add_15', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_5_DW01_add_15', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_4_DW01_add_8', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_4_DW01_add_8', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_4_DW01_add_9', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_4_DW01_add_9', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_4_DW01_add_10', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_4_DW01_add_10', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_4_DW01_add_11', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_4_DW01_add_11', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_4_DW01_add_12', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_4_DW01_add_12', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_4_DW01_add_13', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_4_DW01_add_13', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_4_DW01_add_14', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_4_DW01_add_14', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_4_DW01_add_15', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_4_DW01_add_15', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_3_DW01_add_8', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_3_DW01_add_8', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_3_DW01_add_9', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_3_DW01_add_9', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_3_DW01_add_10', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_3_DW01_add_10', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_3_DW01_add_11', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_3_DW01_add_11', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_3_DW01_add_12', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_3_DW01_add_12', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_3_DW01_add_13', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_3_DW01_add_13', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_3_DW01_add_14', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_3_DW01_add_14', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_3_DW01_add_15', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_3_DW01_add_15', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_2_DW01_add_8', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_2_DW01_add_8', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_2_DW01_add_9', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_2_DW01_add_9', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_2_DW01_add_10', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_2_DW01_add_10', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_2_DW01_add_11', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_2_DW01_add_11', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_2_DW01_add_12', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_2_DW01_add_12', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_2_DW01_add_13', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_2_DW01_add_13', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_2_DW01_add_14', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_2_DW01_add_14', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_2_DW01_add_15', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_2_DW01_add_15', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_1_DW01_add_8', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_1_DW01_add_8', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_1_DW01_add_9', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_1_DW01_add_9', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_1_DW01_add_10', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_1_DW01_add_10', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_1_DW01_add_11', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_1_DW01_add_11', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_1_DW01_add_12', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_1_DW01_add_12', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_1_DW01_add_13', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_1_DW01_add_13', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_1_DW01_add_14', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_1_DW01_add_14', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_1_DW01_add_15', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_1_DW01_add_15', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_0_DW01_add_8', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_0_DW01_add_8', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_0_DW01_add_9', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_0_DW01_add_9', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_0_DW01_add_10', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_0_DW01_add_10', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_0_DW01_add_11', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_0_DW01_add_11', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_0_DW01_add_12', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_0_DW01_add_12', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_0_DW01_add_13', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_0_DW01_add_13', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_0_DW01_add_14', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_0_DW01_add_14', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_0_DW01_add_15', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_sha_0_DW01_add_15', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_26', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_26', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_26', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_26', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_26', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_26', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_26', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_26', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_26', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_26', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_26', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_26', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_144', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_144', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_145', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_145', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_146', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_146', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_147', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_147', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_148', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_148', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_149', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_149', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_150', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_150', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_151', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_151', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_152', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_152', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_153', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_153', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_154', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_154', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_155', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_155', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_156', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_156', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_157', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_157', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_158', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_158', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_159', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_159', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_160', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_160', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_161', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_161', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_162', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_162', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_163', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_163', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_164', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_164', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_165', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_165', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_166', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_166', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_167', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_167', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_168', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_168', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_169', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_169', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_170', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_170', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_171', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_171', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_172', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_172', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_173', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_173', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_174', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_174', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_175', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_175', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_176', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_176', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_177', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_177', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_178', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_178', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_179', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_179', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_180', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_180', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_181', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_181', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_182', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_182', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_183', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_183', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_184', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_184', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_185', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_185', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_186', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_186', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_187', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_187', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_188', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_188', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_189', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_189', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_190', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_190', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_191', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_191', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_192', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_192', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_193', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_193', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_194', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_194', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_195', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_195', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_196', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_196', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_197', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_197', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_198', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_198', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_199', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_199', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_200', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_200', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_201', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_201', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_202', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_202', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_203', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_203', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_204', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_204', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_205', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_205', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_206', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_206', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_207', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_207', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_208', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_208', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_209', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_209', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_210', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_210', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_211', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_211', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_212', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_212', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_213', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_213', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_214', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_214', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_215', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_215', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_216', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_216', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_217', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_217', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_218', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_218', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_219', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_219', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_220', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_220', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_221', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_221', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_222', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_222', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_223', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_223', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_224', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_224', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_225', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_225', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_226', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_226', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_227', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_227', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_228', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_228', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_229', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_229', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_230', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_230', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_231', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_231', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_232', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_232', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_233', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_233', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_234', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_234', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_235', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_235', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_236', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_236', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_237', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_237', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_238', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_238', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_239', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_239', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_240', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_240', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_241', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_241', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_242', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_242', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_243', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_243', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_244', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_244', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_245', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_245', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_246', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_246', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_247', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_247', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_248', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_248', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_249', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_249', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_250', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_250', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_251', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_251', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_252', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_252', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_253', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_253', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_254', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_254', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_255', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_255', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_256', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_256', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_257', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_257', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_258', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_258', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_259', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_259', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_260', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_260', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_261', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_261', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_262', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_262', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_263', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_263', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_264', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_264', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_265', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_265', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_266', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_266', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_267', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_267', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_268', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_268', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_269', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_269', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_270', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_270', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_271', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_271', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_272', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_272', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_273', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_273', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_274', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_274', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_275', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_275', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_276', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_276', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_277', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_277', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_278', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_278', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_279', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_279', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_280', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_280', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_281', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_281', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_282', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_282', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_283', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_283', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_284', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_284', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_285', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_285', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_286', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_286', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_287', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_5_DW01_add_287', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_144', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_144', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_145', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_145', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_146', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_146', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_147', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_147', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_148', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_148', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_149', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_149', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_150', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_150', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_151', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_151', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_152', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_152', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_153', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_153', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_154', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_154', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_155', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_155', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_156', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_156', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_157', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_157', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_158', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_158', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_159', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_159', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_160', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_160', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_161', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_161', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_162', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_162', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_163', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_163', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_164', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_164', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_165', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_165', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_166', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_166', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_167', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_167', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_168', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_168', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_169', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_169', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_170', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_170', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_171', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_171', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_172', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_172', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_173', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_173', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_174', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_174', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_175', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_175', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_176', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_176', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_177', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_177', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_178', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_178', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_179', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_179', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_180', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_180', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_181', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_181', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_182', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_182', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_183', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_183', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_184', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_184', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_185', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_185', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_186', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_186', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_187', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_187', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_188', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_188', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_189', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_189', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_190', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_190', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_191', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_191', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_192', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_192', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_193', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_193', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_194', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_194', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_195', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_195', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_196', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_196', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_197', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_197', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_198', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_198', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_199', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_199', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_200', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_200', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_201', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_201', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_202', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_202', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_203', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_203', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_204', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_204', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_205', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_205', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_206', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_206', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_207', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_207', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_208', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_208', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_209', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_209', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_210', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_210', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_211', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_211', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_212', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_212', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_213', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_213', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_214', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_214', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_215', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_215', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_216', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_216', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_217', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_217', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_218', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_218', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_219', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_219', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_220', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_220', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_221', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_221', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_222', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_222', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_223', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_223', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_224', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_224', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_225', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_225', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_226', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_226', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_227', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_227', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_228', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_228', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_229', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_229', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_230', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_230', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_231', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_231', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_232', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_232', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_233', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_233', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_234', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_234', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_235', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_235', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_236', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_236', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_237', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_237', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_238', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_238', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_239', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_239', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_240', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_240', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_241', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_241', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_242', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_242', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_243', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_243', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_244', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_244', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_245', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_245', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_246', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_246', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_247', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_247', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_248', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_248', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_249', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_249', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_250', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_250', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_251', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_251', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_252', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_252', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_253', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_253', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_254', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_254', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_255', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_255', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_256', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_256', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_257', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_257', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_258', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_258', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_259', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_259', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_260', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_260', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_261', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_261', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_262', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_262', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_263', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_263', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_264', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_264', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_265', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_265', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_266', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_266', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_267', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_267', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_268', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_268', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_269', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_269', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_270', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_270', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_271', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_271', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_272', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_272', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_273', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_273', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_274', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_274', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_275', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_275', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_276', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_276', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_277', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_277', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_278', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_278', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_279', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_279', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_280', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_280', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_281', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_281', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_282', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_282', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_283', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_283', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_284', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_284', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_285', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_285', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_286', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_286', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_287', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_4_DW01_add_287', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_144', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_144', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_145', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_145', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_146', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_146', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_147', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_147', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_148', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_148', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_149', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_149', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_150', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_150', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_151', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_151', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_152', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_152', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_153', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_153', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_154', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_154', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_155', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_155', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_156', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_156', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_157', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_157', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_158', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_158', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_159', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_159', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_160', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_160', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_161', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_161', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_162', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_162', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_163', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_163', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_164', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_164', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_165', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_165', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_166', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_166', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_167', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_167', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_168', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_168', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_169', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_169', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_170', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_170', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_171', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_171', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_172', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_172', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_173', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_173', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_174', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_174', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_175', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_175', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_176', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_176', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_177', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_177', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_178', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_178', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_179', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_179', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_180', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_180', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_181', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_181', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_182', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_182', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_183', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_183', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_184', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_184', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_185', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_185', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_186', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_186', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_187', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_187', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_188', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_188', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_189', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_189', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_190', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_190', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_191', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_191', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_192', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_192', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_193', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_193', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_194', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_194', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_195', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_195', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_196', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_196', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_197', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_197', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_198', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_198', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_199', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_199', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_200', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_200', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_201', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_201', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_202', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_202', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_203', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_203', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_204', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_204', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_205', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_205', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_206', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_206', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_207', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_207', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_208', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_208', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_209', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_209', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_210', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_210', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_211', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_211', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_212', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_212', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_213', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_213', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_214', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_214', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_215', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_215', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_216', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_216', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_217', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_217', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_218', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_218', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_219', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_219', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_220', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_220', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_221', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_221', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_222', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_222', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_223', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_223', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_224', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_224', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_225', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_225', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_226', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_226', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_227', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_227', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_228', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_228', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_229', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_229', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_230', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_230', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_231', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_231', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_232', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_232', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_233', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_233', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_234', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_234', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_235', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_235', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_236', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_236', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_237', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_237', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_238', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_238', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_239', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_239', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_240', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_240', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_241', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_241', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_242', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_242', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_243', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_243', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_244', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_244', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_245', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_245', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_246', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_246', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_247', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_247', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_248', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_248', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_249', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_249', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_250', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_250', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_251', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_251', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_252', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_252', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_253', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_253', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_254', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_254', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_255', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_255', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_256', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_256', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_257', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_257', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_258', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_258', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_259', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_259', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_260', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_260', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_261', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_261', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_262', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_262', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_263', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_263', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_264', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_264', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_265', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_265', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_266', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_266', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_267', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_267', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_268', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_268', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_269', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_269', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_270', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_270', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_271', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_271', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_272', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_272', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_273', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_273', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_274', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_274', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_275', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_275', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_276', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_276', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_277', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_277', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_278', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_278', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_279', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_279', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_280', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_280', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_281', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_281', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_282', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_282', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_283', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_283', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_284', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_284', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_285', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_285', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_286', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_286', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_287', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_3_DW01_add_287', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_144', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_144', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_145', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_145', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_146', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_146', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_147', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_147', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_148', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_148', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_149', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_149', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_150', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_150', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_151', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_151', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_152', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_152', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_153', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_153', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_154', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_154', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_155', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_155', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_156', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_156', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_157', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_157', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_158', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_158', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_159', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_159', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_160', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_160', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_161', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_161', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_162', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_162', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_163', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_163', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_164', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_164', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_165', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_165', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_166', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_166', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_167', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_167', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_168', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_168', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_169', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_169', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_170', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_170', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_171', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_171', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_172', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_172', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_173', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_173', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_174', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_174', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_175', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_175', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_176', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_176', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_177', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_177', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_178', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_178', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_179', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_179', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_180', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_180', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_181', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_181', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_182', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_182', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_183', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_183', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_184', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_184', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_185', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_185', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_186', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_186', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_187', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_187', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_188', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_188', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_189', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_189', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_190', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_190', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_191', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_191', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_192', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_192', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_193', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_193', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_194', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_194', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_195', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_195', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_196', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_196', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_197', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_197', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_198', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_198', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_199', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_199', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_200', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_200', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_201', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_201', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_202', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_202', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_203', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_203', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_204', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_204', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_205', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_205', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_206', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_206', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_207', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_207', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_208', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_208', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_209', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_209', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_210', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_210', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_211', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_211', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_212', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_212', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_213', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_213', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_214', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_214', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_215', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_215', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_216', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_216', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_217', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_217', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_218', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_218', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_219', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_219', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_220', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_220', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_221', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_221', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_222', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_222', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_223', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_223', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_224', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_224', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_225', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_225', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_226', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_226', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_227', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_227', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_228', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_228', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_229', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_229', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_230', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_230', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_231', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_231', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_232', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_232', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_233', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_233', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_234', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_234', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_235', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_235', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_236', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_236', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_237', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_237', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_238', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_238', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_239', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_239', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_240', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_240', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_241', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_241', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_242', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_242', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_243', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_243', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_244', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_244', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_245', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_245', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_246', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_246', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_247', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_247', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_248', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_248', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_249', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_249', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_250', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_250', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_251', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_251', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_252', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_252', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_253', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_253', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_254', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_254', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_255', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_255', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_256', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_256', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_257', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_257', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_258', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_258', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_259', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_259', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_260', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_260', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_261', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_261', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_262', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_262', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_263', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_263', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_264', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_264', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_265', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_265', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_266', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_266', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_267', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_267', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_268', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_268', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_269', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_269', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_270', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_270', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_271', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_271', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_272', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_272', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_273', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_273', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_274', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_274', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_275', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_275', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_276', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_276', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_277', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_277', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_278', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_278', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_279', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_279', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_280', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_280', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_281', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_281', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_282', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_282', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_283', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_283', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_284', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_284', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_285', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_285', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_286', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_286', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_287', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_2_DW01_add_287', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_144', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_144', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_145', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_145', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_146', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_146', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_147', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_147', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_148', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_148', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_149', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_149', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_150', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_150', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_151', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_151', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_152', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_152', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_153', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_153', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_154', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_154', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_155', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_155', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_156', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_156', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_157', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_157', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_158', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_158', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_159', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_159', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_160', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_160', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_161', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_161', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_162', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_162', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_163', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_163', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_164', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_164', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_165', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_165', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_166', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_166', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_167', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_167', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_168', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_168', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_169', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_169', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_170', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_170', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_171', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_171', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_172', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_172', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_173', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_173', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_174', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_174', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_175', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_175', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_176', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_176', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_177', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_177', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_178', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_178', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_179', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_179', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_180', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_180', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_181', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_181', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_182', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_182', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_183', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_183', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_184', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_184', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_185', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_185', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_186', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_186', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_187', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_187', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_188', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_188', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_189', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_189', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_190', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_190', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_191', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_191', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_192', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_192', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_193', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_193', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_194', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_194', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_195', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_195', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_196', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_196', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_197', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_197', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_198', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_198', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_199', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_199', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_200', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_200', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_201', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_201', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_202', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_202', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_203', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_203', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_204', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_204', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_205', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_205', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_206', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_206', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_207', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_207', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_208', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_208', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_209', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_209', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_210', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_210', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_211', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_211', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_212', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_212', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_213', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_213', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_214', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_214', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_215', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_215', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_216', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_216', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_217', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_217', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_218', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_218', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_219', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_219', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_220', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_220', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_221', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_221', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_222', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_222', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_223', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_223', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_224', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_224', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_225', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_225', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_226', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_226', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_227', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_227', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_228', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_228', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_229', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_229', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_230', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_230', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_231', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_231', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_232', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_232', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_233', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_233', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_234', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_234', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_235', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_235', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_236', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_236', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_237', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_237', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_238', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_238', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_239', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_239', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_240', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_240', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_241', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_241', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_242', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_242', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_243', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_243', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_244', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_244', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_245', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_245', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_246', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_246', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_247', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_247', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_248', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_248', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_249', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_249', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_250', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_250', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_251', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_251', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_252', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_252', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_253', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_253', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_254', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_254', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_255', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_255', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_256', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_256', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_257', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_257', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_258', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_258', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_259', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_259', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_260', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_260', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_261', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_261', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_262', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_262', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_263', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_263', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_264', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_264', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_265', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_265', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_266', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_266', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_267', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_267', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_268', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_268', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_269', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_269', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_270', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_270', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_271', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_271', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_272', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_272', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_273', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_273', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_274', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_274', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_275', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_275', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_276', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_276', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_277', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_277', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_278', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_278', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_279', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_279', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_280', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_280', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_281', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_281', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_282', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_282', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_283', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_283', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_284', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_284', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_285', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_285', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_286', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_286', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_287', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_1_DW01_add_287', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_144', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_144', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_145', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_145', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_146', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_146', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_147', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_147', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_148', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_148', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_149', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_149', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_150', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_150', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_151', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_151', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_152', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_152', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_153', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_153', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_154', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_154', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_155', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_155', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_156', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_156', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_157', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_157', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_158', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_158', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_159', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_159', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_160', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_160', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_161', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_161', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_162', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_162', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_163', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_163', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_164', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_164', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_165', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_165', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_166', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_166', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_167', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_167', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_168', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_168', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_169', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_169', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_170', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_170', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_171', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_171', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_172', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_172', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_173', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_173', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_174', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_174', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_175', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_175', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_176', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_176', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_177', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_177', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_178', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_178', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_179', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_179', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_180', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_180', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_181', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_181', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_182', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_182', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_183', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_183', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_184', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_184', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_185', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_185', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_186', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_186', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_187', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_187', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_188', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_188', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_189', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_189', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_190', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_190', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_191', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_191', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_192', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_192', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_193', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_193', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_194', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_194', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_195', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_195', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_196', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_196', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_197', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_197', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_198', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_198', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_199', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_199', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_200', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_200', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_201', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_201', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_202', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_202', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_203', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_203', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_204', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_204', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_205', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_205', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_206', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_206', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_207', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_207', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_208', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_208', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_209', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_209', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_210', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_210', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_211', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_211', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_212', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_212', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_213', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_213', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_214', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_214', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_215', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_215', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_216', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_216', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_217', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_217', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_218', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_218', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_219', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_219', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_220', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_220', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_221', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_221', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_222', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_222', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_223', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_223', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_224', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_224', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_225', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_225', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_226', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_226', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_227', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_227', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_228', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_228', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_229', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_229', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_230', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_230', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_231', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_231', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_232', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_232', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_233', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_233', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_234', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_234', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_235', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_235', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_236', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_236', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_237', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_237', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_238', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_238', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_239', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_239', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_240', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_240', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_241', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_241', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_242', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_242', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_243', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_243', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_244', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_244', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_245', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_245', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_246', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_246', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_247', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_247', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_248', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_248', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_249', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_249', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_250', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_250', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_251', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_251', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_252', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_252', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_253', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_253', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_254', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_254', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_255', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_255', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_256', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_256', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_257', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_257', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_258', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_258', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_259', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_259', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_260', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_260', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_261', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_261', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_262', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_262', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_263', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_263', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_264', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_264', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_265', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_265', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_266', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_266', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_267', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_267', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_268', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_268', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_269', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_269', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_270', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_270', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_271', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_271', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_272', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_272', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_273', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_273', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_274', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_274', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_275', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_275', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_276', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_276', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_277', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_277', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_278', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_278', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_279', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_279', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_280', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_280', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_281', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_281', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_282', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_282', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_283', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_283', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_284', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_284', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_285', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_285', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_286', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_286', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_287', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_msa_0_DW01_add_287', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_hashing_function_NUM_CORES3_DW01_add_1', port 'B[31]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_hashing_function_NUM_CORES3_DW01_add_1', port 'B[30]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_hashing_function_NUM_CORES3_DW01_add_1', port 'B[29]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_hashing_function_NUM_CORES3_DW01_add_1', port 'B[28]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_hashing_function_NUM_CORES3_DW01_add_1', port 'B[27]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_hashing_function_NUM_CORES3_DW01_add_1', port 'B[26]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_hashing_function_NUM_CORES3_DW01_add_1', port 'B[25]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_hashing_function_NUM_CORES3_DW01_add_1', port 'B[24]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_hashing_function_NUM_CORES3_DW01_add_1', port 'B[23]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_hashing_function_NUM_CORES3_DW01_add_1', port 'B[22]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_hashing_function_NUM_CORES3_DW01_add_1', port 'B[21]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_hashing_function_NUM_CORES3_DW01_add_1', port 'B[20]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_hashing_function_NUM_CORES3_DW01_add_1', port 'B[19]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_hashing_function_NUM_CORES3_DW01_add_1', port 'B[18]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_hashing_function_NUM_CORES3_DW01_add_1', port 'B[17]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_hashing_function_NUM_CORES3_DW01_add_1', port 'B[16]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_hashing_function_NUM_CORES3_DW01_add_1', port 'B[15]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_hashing_function_NUM_CORES3_DW01_add_1', port 'B[14]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_hashing_function_NUM_CORES3_DW01_add_1', port 'B[13]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_hashing_function_NUM_CORES3_DW01_add_1', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_hashing_function_NUM_CORES3_DW01_add_1', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_hashing_function_NUM_CORES3_DW01_add_1', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_hashing_function_NUM_CORES3_DW01_add_1', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_hashing_function_NUM_CORES3_DW01_add_1', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_hashing_function_NUM_CORES3_DW01_add_1', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_hashing_function_NUM_CORES3_DW01_add_1', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_hashing_function_NUM_CORES3_DW01_add_1', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_hashing_function_NUM_CORES3_DW01_add_1', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_hashing_function_NUM_CORES3_DW01_add_1', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_hashing_function_NUM_CORES3_DW01_add_1', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_hashing_function_NUM_CORES3_DW01_add_1', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_hashing_function_NUM_CORES3_DW01_add_1', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_hashing_function_NUM_CORES3_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_hashing_function_NUM_CORES3_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_NonceCounter_CORES1_NUM_CNT_BITS32_DW01_inc_1', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_31', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_31', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_31', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_31', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_31', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_31', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_31', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_31', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_31', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_31', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_31', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_31', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_38', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_38', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_38', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_38', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_38', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_38', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_38', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_38', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_38', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_38', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_38', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_38', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_45', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_45', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_45', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_45', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_45', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_45', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_45', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_45', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_45', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_45', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_45', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_45', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_53', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_53', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_54', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_54', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_55', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_55', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_53', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_53', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_54', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_54', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_55', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_55', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_53', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_53', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_54', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_54', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_55', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_55', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_53', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_53', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_54', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_54', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_55', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_55', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_53', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_53', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_54', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_54', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_55', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_55', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_53', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_53', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_54', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_54', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_55', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_55', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_59', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_59', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_60', port 'A[31]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_60', port 'A[30]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_60', port 'A[29]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_60', port 'A[28]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_60', port 'A[27]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_60', port 'A[26]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_60', port 'A[25]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_60', port 'A[24]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_60', port 'A[23]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_60', port 'A[22]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_60', port 'A[21]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_60', port 'A[20]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_60', port 'A[19]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_60', port 'A[18]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_60', port 'A[17]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_60', port 'A[16]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_60', port 'A[15]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_60', port 'A[14]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_60', port 'A[13]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_60', port 'A[12]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_60', port 'A[11]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_60', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_60', port 'A[9]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_60', port 'A[8]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_60', port 'A[7]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_60', port 'A[6]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_60', port 'A[5]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_60', port 'A[4]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_60', port 'A[3]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_60', port 'A[2]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_60', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_60', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_60', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_60', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_59', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_59', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_60', port 'A[31]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_60', port 'A[30]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_60', port 'A[29]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_60', port 'A[28]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_60', port 'A[27]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_60', port 'A[26]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_60', port 'A[25]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_60', port 'A[24]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_60', port 'A[23]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_60', port 'A[22]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_60', port 'A[21]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_60', port 'A[20]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_60', port 'A[19]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_60', port 'A[18]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_60', port 'A[17]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_60', port 'A[16]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_60', port 'A[15]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_60', port 'A[14]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_60', port 'A[13]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_60', port 'A[12]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_60', port 'A[11]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_60', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_60', port 'A[9]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_60', port 'A[8]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_60', port 'A[7]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_60', port 'A[6]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_60', port 'A[5]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_60', port 'A[4]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_60', port 'A[3]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_60', port 'A[2]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_60', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_60', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_60', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_60', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_59', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_59', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_60', port 'A[31]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_60', port 'A[30]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_60', port 'A[29]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_60', port 'A[28]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_60', port 'A[27]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_60', port 'A[26]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_60', port 'A[25]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_60', port 'A[24]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_60', port 'A[23]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_60', port 'A[22]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_60', port 'A[21]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_60', port 'A[20]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_60', port 'A[19]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_60', port 'A[18]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_60', port 'A[17]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_60', port 'A[16]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_60', port 'A[15]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_60', port 'A[14]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_60', port 'A[13]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_60', port 'A[12]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_60', port 'A[11]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_60', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_60', port 'A[9]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_60', port 'A[8]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_60', port 'A[7]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_60', port 'A[6]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_60', port 'A[5]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_60', port 'A[4]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_60', port 'A[3]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_60', port 'A[2]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_60', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_60', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_60', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_60', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_59', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_59', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_60', port 'A[31]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_60', port 'A[30]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_60', port 'A[29]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_60', port 'A[28]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_60', port 'A[27]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_60', port 'A[26]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_60', port 'A[25]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_60', port 'A[24]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_60', port 'A[23]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_60', port 'A[22]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_60', port 'A[21]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_60', port 'A[20]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_60', port 'A[19]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_60', port 'A[18]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_60', port 'A[17]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_60', port 'A[16]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_60', port 'A[15]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_60', port 'A[14]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_60', port 'A[13]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_60', port 'A[12]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_60', port 'A[11]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_60', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_60', port 'A[9]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_60', port 'A[8]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_60', port 'A[7]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_60', port 'A[6]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_60', port 'A[5]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_60', port 'A[4]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_60', port 'A[3]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_60', port 'A[2]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_60', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_60', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_60', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_60', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_59', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_59', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_60', port 'A[31]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_60', port 'A[30]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_60', port 'A[29]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_60', port 'A[28]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_60', port 'A[27]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_60', port 'A[26]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_60', port 'A[25]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_60', port 'A[24]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_60', port 'A[23]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_60', port 'A[22]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_60', port 'A[21]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_60', port 'A[20]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_60', port 'A[19]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_60', port 'A[18]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_60', port 'A[17]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_60', port 'A[16]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_60', port 'A[15]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_60', port 'A[14]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_60', port 'A[13]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_60', port 'A[12]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_60', port 'A[11]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_60', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_60', port 'A[9]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_60', port 'A[8]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_60', port 'A[7]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_60', port 'A[6]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_60', port 'A[5]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_60', port 'A[4]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_60', port 'A[3]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_60', port 'A[2]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_60', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_60', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_60', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_60', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_59', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_59', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_60', port 'A[31]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_60', port 'A[30]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_60', port 'A[29]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_60', port 'A[28]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_60', port 'A[27]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_60', port 'A[26]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_60', port 'A[25]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_60', port 'A[24]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_60', port 'A[23]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_60', port 'A[22]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_60', port 'A[21]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_60', port 'A[20]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_60', port 'A[19]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_60', port 'A[18]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_60', port 'A[17]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_60', port 'A[16]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_60', port 'A[15]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_60', port 'A[14]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_60', port 'A[13]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_60', port 'A[12]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_60', port 'A[11]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_60', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_60', port 'A[9]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_60', port 'A[8]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_60', port 'A[7]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_60', port 'A[6]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_60', port 'A[5]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_60', port 'A[4]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_60', port 'A[3]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_60', port 'A[2]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_60', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_60', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_60', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_60', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_66', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_66', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_67', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_67', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_68', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_68', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_66', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_66', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_67', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_67', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_68', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_68', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_66', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_66', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_67', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_67', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_68', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_68', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_66', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_66', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_67', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_67', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_68', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_68', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_66', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_66', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_67', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_67', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_68', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_68', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_66', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_66', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_67', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_67', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_68', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_68', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_71', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_5_DW01_add_71', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_71', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_4_DW01_add_71', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_71', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_3_DW01_add_71', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_71', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_2_DW01_add_71', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_71', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_1_DW01_add_71', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_71', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'miner_core_comp_0_DW01_add_71', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'miner_hashing_function_NUM_CORES3_DW01_add_1', input port 'A[0]' is connected directly to output port 'SUM[0]'. (LINT-29)
Warning: In design 'miner_core_comp_5_DW01_add_60', input port 'B[2]' is connected directly to output port 'SUM[2]'. (LINT-29)
Warning: In design 'miner_core_comp_5_DW01_add_60', input port 'B[1]' is connected directly to output port 'SUM[1]'. (LINT-29)
Warning: In design 'miner_core_comp_5_DW01_add_60', input port 'B[0]' is connected directly to output port 'SUM[0]'. (LINT-29)
Warning: In design 'miner_core_comp_4_DW01_add_60', input port 'B[2]' is connected directly to output port 'SUM[2]'. (LINT-29)
Warning: In design 'miner_core_comp_4_DW01_add_60', input port 'B[1]' is connected directly to output port 'SUM[1]'. (LINT-29)
Warning: In design 'miner_core_comp_4_DW01_add_60', input port 'B[0]' is connected directly to output port 'SUM[0]'. (LINT-29)
Warning: In design 'miner_core_comp_3_DW01_add_60', input port 'B[2]' is connected directly to output port 'SUM[2]'. (LINT-29)
Warning: In design 'miner_core_comp_3_DW01_add_60', input port 'B[1]' is connected directly to output port 'SUM[1]'. (LINT-29)
Warning: In design 'miner_core_comp_3_DW01_add_60', input port 'B[0]' is connected directly to output port 'SUM[0]'. (LINT-29)
Warning: In design 'miner_core_comp_2_DW01_add_60', input port 'B[2]' is connected directly to output port 'SUM[2]'. (LINT-29)
Warning: In design 'miner_core_comp_2_DW01_add_60', input port 'B[1]' is connected directly to output port 'SUM[1]'. (LINT-29)
Warning: In design 'miner_core_comp_2_DW01_add_60', input port 'B[0]' is connected directly to output port 'SUM[0]'. (LINT-29)
Warning: In design 'miner_core_comp_1_DW01_add_60', input port 'B[2]' is connected directly to output port 'SUM[2]'. (LINT-29)
Warning: In design 'miner_core_comp_1_DW01_add_60', input port 'B[1]' is connected directly to output port 'SUM[1]'. (LINT-29)
Warning: In design 'miner_core_comp_1_DW01_add_60', input port 'B[0]' is connected directly to output port 'SUM[0]'. (LINT-29)
Warning: In design 'miner_core_comp_0_DW01_add_60', input port 'B[2]' is connected directly to output port 'SUM[2]'. (LINT-29)
Warning: In design 'miner_core_comp_0_DW01_add_60', input port 'B[1]' is connected directly to output port 'SUM[1]'. (LINT-29)
Warning: In design 'miner_core_comp_0_DW01_add_60', input port 'B[0]' is connected directly to output port 'SUM[0]'. (LINT-29)
Warning: In design 'uartrx_rcu', output port 'sbc_clear' is connected directly to output port 'enable_timer'. (LINT-31)
Warning: In design 'miner_core_CCU_2', output port 'rollover_val[5]' is connected directly to output port 'rollover_val[4]'. (LINT-31)
Warning: In design 'miner_core_CCU_2', output port 'rollover_val[3]' is connected directly to output port 'rollover_val[0]'. (LINT-31)
Warning: In design 'miner_core_CCU_2', output port 'rollover_val[3]' is connected directly to output port 'rollover_val[1]'. (LINT-31)
Warning: In design 'miner_core_CCU_2', output port 'rollover_val[3]' is connected directly to output port 'rollover_val[2]'. (LINT-31)
Warning: In design 'miner_core_CCU_0', output port 'rollover_val[5]' is connected directly to output port 'rollover_val[4]'. (LINT-31)
Warning: In design 'miner_core_CCU_0', output port 'rollover_val[3]' is connected directly to output port 'rollover_val[0]'. (LINT-31)
Warning: In design 'miner_core_CCU_0', output port 'rollover_val[3]' is connected directly to output port 'rollover_val[1]'. (LINT-31)
Warning: In design 'miner_core_CCU_0', output port 'rollover_val[3]' is connected directly to output port 'rollover_val[2]'. (LINT-31)
Warning: In design 'miner_core_CCU_1', output port 'rollover_val[5]' is connected directly to output port 'rollover_val[4]'. (LINT-31)
Warning: In design 'miner_core_CCU_1', output port 'rollover_val[3]' is connected directly to output port 'rollover_val[0]'. (LINT-31)
Warning: In design 'miner_core_CCU_1', output port 'rollover_val[3]' is connected directly to output port 'rollover_val[1]'. (LINT-31)
Warning: In design 'miner_core_CCU_1', output port 'rollover_val[3]' is connected directly to output port 'rollover_val[2]'. (LINT-31)
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[359]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[350]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[349]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[340]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[339]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[330]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[329]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[320]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[319]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[310]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[309]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[300]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[299]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[290]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[289]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[280]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[279]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[270]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[269]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[260]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[259]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[250]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[249]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[240]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[239]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[230]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[229]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[220]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[219]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[210]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[209]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[200]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[199]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[190]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[189]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[180]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[179]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[170]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[169]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[160]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[159]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[150]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[149]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[140]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[139]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[130]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[129]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[120]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[119]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[110]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[109]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[100]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[99]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[90]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[89]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[80]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[79]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[70]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[69]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[60]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[59]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[50]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[49]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[40]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[39]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[30]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[29]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[20]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[19]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[10]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[9]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FPS' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'parallel_in[0]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FC2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[8]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FC2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[7]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FC2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[6]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FC2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[5]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FC2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[4]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FC2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FC2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FC2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FC2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FC3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FC3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'uart_tx', a pin on submodule 'FC3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 1. 
Warning: In design 'uart_tx', a pin on submodule 'FC3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'uartrx', a pin on submodule 'I10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[6]' is connected to logic 1. 
Warning: In design 'uartrx', a pin on submodule 'I10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[5]' is connected to logic 1. 
Warning: In design 'uartrx', a pin on submodule 'I10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[4]' is connected to logic 0. 
Warning: In design 'uartrx', a pin on submodule 'I10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 1. 
Warning: In design 'uartrx', a pin on submodule 'I10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 1. 
Warning: In design 'uartrx', a pin on submodule 'I10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'uartrx', a pin on submodule 'I10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'uartrx_timer', a pin on submodule 'I7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 1. 
Warning: In design 'uartrx_timer', a pin on submodule 'I7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'uartrx_timer', a pin on submodule 'I7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 1. 
Warning: In design 'uartrx_timer', a pin on submodule 'I7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'uartrx_timer', a pin on submodule 'I8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 1. 
Warning: In design 'uartrx_timer', a pin on submodule 'I8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'uartrx_timer', a pin on submodule 'I8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'uartrx_timer', a pin on submodule 'I8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 1. 
Warning: In design 'miner_counter', a pin on submodule 'MNC1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[31]' is connected to logic 0. 
Warning: In design 'miner_counter', a pin on submodule 'MNC1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[30]' is connected to logic 0. 
Warning: In design 'miner_counter', a pin on submodule 'MNC1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[29]' is connected to logic 0. 
Warning: In design 'miner_counter', a pin on submodule 'MNC1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[28]' is connected to logic 0. 
Warning: In design 'miner_counter', a pin on submodule 'MNC1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[27]' is connected to logic 0. 
Warning: In design 'miner_counter', a pin on submodule 'MNC1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[26]' is connected to logic 0. 
Warning: In design 'miner_counter', a pin on submodule 'MNC1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[25]' is connected to logic 0. 
Warning: In design 'miner_counter', a pin on submodule 'MNC1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[24]' is connected to logic 0. 
Warning: In design 'miner_counter', a pin on submodule 'MNC1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[23]' is connected to logic 0. 
Warning: In design 'miner_counter', a pin on submodule 'MNC1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[22]' is connected to logic 0. 
Warning: In design 'miner_counter', a pin on submodule 'MNC1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[21]' is connected to logic 0. 
Warning: In design 'miner_counter', a pin on submodule 'MNC1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[20]' is connected to logic 0. 
Warning: In design 'miner_counter', a pin on submodule 'MNC1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[19]' is connected to logic 0. 
Warning: In design 'miner_counter', a pin on submodule 'MNC1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[18]' is connected to logic 0. 
Warning: In design 'miner_counter', a pin on submodule 'MNC1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[17]' is connected to logic 0. 
Warning: In design 'miner_counter', a pin on submodule 'MNC1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[16]' is connected to logic 0. 
Warning: In design 'miner_counter', a pin on submodule 'MNC1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[15]' is connected to logic 0. 
Warning: In design 'miner_counter', a pin on submodule 'MNC1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[14]' is connected to logic 0. 
Warning: In design 'miner_counter', a pin on submodule 'MNC1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[13]' is connected to logic 0. 
Warning: In design 'miner_counter', a pin on submodule 'MNC1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[12]' is connected to logic 0. 
Warning: In design 'miner_counter', a pin on submodule 'MNC1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[11]' is connected to logic 0. 
Warning: In design 'miner_counter', a pin on submodule 'MNC1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[10]' is connected to logic 0. 
Warning: In design 'miner_counter', a pin on submodule 'MNC1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[9]' is connected to logic 0. 
Warning: In design 'miner_counter', a pin on submodule 'MNC1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[8]' is connected to logic 0. 
Warning: In design 'miner_counter', a pin on submodule 'MNC1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[7]' is connected to logic 0. 
Warning: In design 'miner_counter', a pin on submodule 'MNC1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[6]' is connected to logic 0. 
Warning: In design 'miner_counter', a pin on submodule 'MNC1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[5]' is connected to logic 0. 
Warning: In design 'miner_counter', a pin on submodule 'MNC1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[4]' is connected to logic 0. 
Warning: In design 'miner_counter', a pin on submodule 'MNC1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 0. 
Warning: In design 'miner_counter', a pin on submodule 'MNC1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'miner_counter', a pin on submodule 'MNC1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'miner_counter', a pin on submodule 'MNC1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'miner_hashing_function_NUM_CORES3', a pin on submodule 'r319' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[31]' is connected to logic 0. 
Warning: In design 'miner_hashing_function_NUM_CORES3', a pin on submodule 'r319' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[30]' is connected to logic 0. 
Warning: In design 'miner_hashing_function_NUM_CORES3', a pin on submodule 'r319' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[29]' is connected to logic 0. 
Warning: In design 'miner_hashing_function_NUM_CORES3', a pin on submodule 'r319' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[28]' is connected to logic 0. 
Warning: In design 'miner_hashing_function_NUM_CORES3', a pin on submodule 'r319' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[27]' is connected to logic 0. 
Warning: In design 'miner_hashing_function_NUM_CORES3', a pin on submodule 'r319' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[26]' is connected to logic 0. 
Warning: In design 'miner_hashing_function_NUM_CORES3', a pin on submodule 'r319' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[25]' is connected to logic 0. 
Warning: In design 'miner_hashing_function_NUM_CORES3', a pin on submodule 'r319' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[24]' is connected to logic 0. 
Warning: In design 'miner_hashing_function_NUM_CORES3', a pin on submodule 'r319' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[23]' is connected to logic 0. 
Warning: In design 'miner_hashing_function_NUM_CORES3', a pin on submodule 'r319' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[22]' is connected to logic 0. 
Warning: In design 'miner_hashing_function_NUM_CORES3', a pin on submodule 'r319' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[21]' is connected to logic 0. 
Warning: In design 'miner_hashing_function_NUM_CORES3', a pin on submodule 'r319' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[20]' is connected to logic 0. 
Warning: In design 'miner_hashing_function_NUM_CORES3', a pin on submodule 'r319' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[19]' is connected to logic 0. 
Warning: In design 'miner_hashing_function_NUM_CORES3', a pin on submodule 'r319' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[18]' is connected to logic 0. 
Warning: In design 'miner_hashing_function_NUM_CORES3', a pin on submodule 'r319' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[17]' is connected to logic 0. 
Warning: In design 'miner_hashing_function_NUM_CORES3', a pin on submodule 'r319' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[16]' is connected to logic 0. 
Warning: In design 'miner_hashing_function_NUM_CORES3', a pin on submodule 'r319' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[15]' is connected to logic 0. 
Warning: In design 'miner_hashing_function_NUM_CORES3', a pin on submodule 'r319' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[14]' is connected to logic 0. 
Warning: In design 'miner_hashing_function_NUM_CORES3', a pin on submodule 'r319' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[13]' is connected to logic 0. 
Warning: In design 'miner_hashing_function_NUM_CORES3', a pin on submodule 'r319' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[12]' is connected to logic 0. 
Warning: In design 'miner_hashing_function_NUM_CORES3', a pin on submodule 'r319' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[11]' is connected to logic 0. 
Warning: In design 'miner_hashing_function_NUM_CORES3', a pin on submodule 'r319' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[10]' is connected to logic 0. 
Warning: In design 'miner_hashing_function_NUM_CORES3', a pin on submodule 'r319' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'miner_hashing_function_NUM_CORES3', a pin on submodule 'r319' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'miner_hashing_function_NUM_CORES3', a pin on submodule 'r319' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[7]' is connected to logic 0. 
Warning: In design 'miner_hashing_function_NUM_CORES3', a pin on submodule 'r319' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[6]' is connected to logic 0. 
Warning: In design 'miner_hashing_function_NUM_CORES3', a pin on submodule 'r319' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[5]' is connected to logic 0. 
Warning: In design 'miner_hashing_function_NUM_CORES3', a pin on submodule 'r319' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 0. 
Warning: In design 'miner_hashing_function_NUM_CORES3', a pin on submodule 'r319' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 0. 
Warning: In design 'miner_hashing_function_NUM_CORES3', a pin on submodule 'r319' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[2]' is connected to logic 0. 
Warning: In design 'miner_hashing_function_NUM_CORES3', a pin on submodule 'r319' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 1. 
Warning: In design 'miner_hashing_function_NUM_CORES3', a pin on submodule 'r319' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 0. 
Warning: In design 'miner_hashing_function_NUM_CORES3', a pin on submodule 'r319' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'TIM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'TIM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'TIM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'TIM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[256]' is connected to logic 1. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[257]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[258]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[259]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[260]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[261]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[262]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[263]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[264]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[265]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[266]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[267]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[268]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[269]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[270]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[271]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[272]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[273]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[274]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[275]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[276]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[277]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[278]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[279]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[280]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[281]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[282]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[283]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[284]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[285]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[286]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[287]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[288]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[289]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[290]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[291]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[292]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[293]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[294]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[295]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[296]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[297]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[298]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[299]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[300]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[301]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[302]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[303]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[304]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[305]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[306]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[307]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[308]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[309]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[310]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[311]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[312]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[313]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[314]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[315]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[316]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[317]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[318]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[319]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[320]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[321]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[322]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[323]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[324]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[325]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[326]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[327]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[328]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[329]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[330]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[331]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[332]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[333]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[334]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[335]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[336]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[337]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[338]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[339]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[340]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[341]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[342]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[343]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[344]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[345]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[346]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[347]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[348]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[349]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[350]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[351]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[352]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[353]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[354]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[355]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[356]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[357]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[358]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[359]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[360]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[361]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[362]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[363]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[364]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[365]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[366]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[367]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[368]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[369]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[370]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[371]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[372]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[373]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[374]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[375]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[376]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[377]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[378]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[379]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[380]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[381]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[382]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[383]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[384]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[385]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[386]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[387]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[388]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[389]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[390]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[391]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[392]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[393]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[394]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[395]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[396]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[397]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[398]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[399]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[400]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[401]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[402]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[403]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[404]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[405]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[406]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[407]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[408]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[409]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[410]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[411]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[412]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[413]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[414]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[415]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[416]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[417]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[418]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[419]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[420]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[421]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[422]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[423]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[424]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[425]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[426]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[427]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[428]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[429]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[430]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[431]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[432]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[433]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[434]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[435]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[436]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[437]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[438]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[439]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[440]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[441]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[442]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[443]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[444]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[445]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[446]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[447]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[448]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[449]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[450]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[451]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[452]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[453]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[454]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[455]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[456]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[457]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[458]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[459]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[460]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[461]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[462]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[463]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[464]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[465]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[466]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[467]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[468]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[469]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[470]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[471]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[472]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[473]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[474]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[475]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[476]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[477]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[478]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[479]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[480]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[481]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[482]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[483]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[484]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[485]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[486]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[487]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[488]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[489]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[490]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[491]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[492]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[493]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[494]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[495]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[496]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[497]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[498]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[499]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[500]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[501]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[502]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[503]' is connected to logic 1. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[504]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[505]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[506]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[507]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[508]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[509]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[510]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[511]' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'lt_30' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 0. 
Warning: In design 'miner_core_2', a pin on submodule 'lt_30' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'GE_LT' is connected to logic 1. 
Warning: In design 'miner_core_2', a pin on submodule 'lt_30' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'GE_GT_EQ' is connected to logic 0. 
Warning: In design 'miner_core_timer_2', a pin on submodule 'FC1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clear' is connected to logic 0. 
Warning: In design 'miner_core_sha_5', a pin on submodule 'add_32_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_5', a pin on submodule 'add_32_8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_5', a pin on submodule 'add_32_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_5', a pin on submodule 'add_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_5', a pin on submodule 'add_32_5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_5', a pin on submodule 'add_32_6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_5', a pin on submodule 'add_32_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_5', a pin on submodule 'add_32_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_392_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_212_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_222_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_232_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_242_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_372_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_382_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_292_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_302_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_312_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_322_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_182_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_192_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_202_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_252_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_262_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_272_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_282_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_332_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_342_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_352_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_362_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_52_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_62_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_72_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_82_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_402_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_132_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_142_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_152_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_162_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_452_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_462_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_472_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_482_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_92_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_102_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_112_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_122_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_172_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_412_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_422_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_432_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_442_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_492_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_502_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_512_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_1_root_add_0_root_add_522_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_212_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_212_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_222_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_222_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_232_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_232_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_242_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_242_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_52_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_52_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_62_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_62_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_72_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_72_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_82_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_82_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_372_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_372_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_382_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_382_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_392_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_392_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_402_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_402_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_132_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_132_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_142_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_142_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_152_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_152_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_162_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_162_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_292_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_292_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_302_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_302_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_312_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_312_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_322_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_322_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_452_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_452_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_462_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_462_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_472_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_472_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_482_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_482_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_92_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_92_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_102_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_102_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_112_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_112_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_122_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_122_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_172_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_172_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_182_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_182_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_192_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_192_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_202_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_202_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_252_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_252_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_262_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_262_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_272_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_272_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_282_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_282_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_332_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_332_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_342_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_342_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_352_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_352_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_362_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_362_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_412_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_412_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_422_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_422_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_432_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_432_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_442_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_442_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_492_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_492_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_502_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_502_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_512_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_512_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_2_root_add_0_root_add_522_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_5', a pin on submodule 'add_0_root_add_0_root_add_522_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_1_root_add_0_root_add_378' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_1_root_add_0_root_add_393' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_1_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_0_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_2_root_add_0_root_add_389_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_3_root_add_0_root_add_389_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_382' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_0_root_add_0_root_add_378' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[31]' is connected to logic 0. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[30]' is connected to logic 1. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[29]' is connected to logic 0. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[28]' is connected to logic 0. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[27]' is connected to logic 0. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[26]' is connected to logic 0. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[25]' is connected to logic 1. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[24]' is connected to logic 0. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[23]' is connected to logic 1. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[22]' is connected to logic 0. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[21]' is connected to logic 0. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[20]' is connected to logic 0. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[19]' is connected to logic 1. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[18]' is connected to logic 0. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[17]' is connected to logic 1. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[16]' is connected to logic 0. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[15]' is connected to logic 0. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[14]' is connected to logic 0. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[13]' is connected to logic 1. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[12]' is connected to logic 0. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[11]' is connected to logic 1. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[10]' is connected to logic 1. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[9]' is connected to logic 1. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[8]' is connected to logic 1. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[7]' is connected to logic 1. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[6]' is connected to logic 0. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[5]' is connected to logic 0. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[4]' is connected to logic 1. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[3]' is connected to logic 1. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[2]' is connected to logic 0. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[1]' is connected to logic 0. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[0]' is connected to logic 0. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_2_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_0_root_add_0_root_add_389_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_397' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_0_root_add_0_root_add_393' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_5', a pin on submodule 'add_1_root_add_0_root_add_389_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'TIM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'TIM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'TIM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'TIM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[256]' is connected to logic 1. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[257]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[258]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[259]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[260]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[261]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[262]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[263]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[264]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[265]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[266]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[267]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[268]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[269]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[270]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[271]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[272]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[273]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[274]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[275]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[276]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[277]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[278]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[279]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[280]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[281]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[282]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[283]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[284]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[285]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[286]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[287]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[288]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[289]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[290]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[291]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[292]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[293]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[294]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[295]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[296]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[297]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[298]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[299]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[300]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[301]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[302]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[303]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[304]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[305]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[306]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[307]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[308]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[309]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[310]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[311]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[312]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[313]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[314]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[315]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[316]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[317]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[318]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[319]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[320]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[321]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[322]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[323]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[324]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[325]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[326]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[327]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[328]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[329]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[330]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[331]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[332]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[333]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[334]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[335]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[336]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[337]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[338]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[339]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[340]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[341]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[342]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[343]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[344]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[345]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[346]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[347]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[348]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[349]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[350]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[351]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[352]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[353]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[354]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[355]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[356]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[357]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[358]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[359]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[360]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[361]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[362]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[363]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[364]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[365]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[366]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[367]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[368]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[369]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[370]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[371]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[372]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[373]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[374]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[375]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[376]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[377]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[378]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[379]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[380]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[381]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[382]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[383]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[384]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[385]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[386]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[387]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[388]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[389]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[390]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[391]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[392]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[393]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[394]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[395]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[396]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[397]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[398]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[399]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[400]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[401]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[402]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[403]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[404]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[405]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[406]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[407]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[408]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[409]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[410]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[411]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[412]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[413]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[414]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[415]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[416]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[417]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[418]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[419]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[420]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[421]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[422]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[423]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[424]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[425]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[426]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[427]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[428]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[429]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[430]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[431]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[432]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[433]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[434]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[435]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[436]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[437]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[438]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[439]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[440]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[441]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[442]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[443]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[444]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[445]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[446]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[447]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[448]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[449]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[450]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[451]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[452]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[453]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[454]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[455]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[456]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[457]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[458]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[459]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[460]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[461]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[462]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[463]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[464]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[465]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[466]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[467]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[468]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[469]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[470]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[471]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[472]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[473]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[474]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[475]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[476]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[477]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[478]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[479]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[480]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[481]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[482]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[483]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[484]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[485]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[486]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[487]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[488]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[489]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[490]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[491]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[492]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[493]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[494]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[495]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[496]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[497]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[498]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[499]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[500]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[501]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[502]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[503]' is connected to logic 1. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[504]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[505]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[506]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[507]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[508]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[509]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[510]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[511]' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'lt_30' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 0. 
Warning: In design 'miner_core_0', a pin on submodule 'lt_30' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'GE_LT' is connected to logic 1. 
Warning: In design 'miner_core_0', a pin on submodule 'lt_30' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'GE_GT_EQ' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'TIM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'TIM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'TIM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'TIM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[256]' is connected to logic 1. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[257]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[258]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[259]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[260]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[261]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[262]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[263]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[264]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[265]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[266]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[267]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[268]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[269]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[270]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[271]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[272]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[273]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[274]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[275]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[276]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[277]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[278]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[279]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[280]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[281]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[282]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[283]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[284]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[285]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[286]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[287]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[288]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[289]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[290]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[291]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[292]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[293]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[294]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[295]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[296]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[297]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[298]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[299]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[300]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[301]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[302]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[303]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[304]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[305]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[306]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[307]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[308]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[309]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[310]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[311]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[312]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[313]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[314]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[315]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[316]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[317]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[318]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[319]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[320]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[321]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[322]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[323]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[324]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[325]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[326]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[327]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[328]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[329]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[330]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[331]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[332]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[333]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[334]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[335]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[336]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[337]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[338]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[339]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[340]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[341]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[342]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[343]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[344]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[345]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[346]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[347]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[348]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[349]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[350]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[351]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[352]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[353]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[354]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[355]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[356]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[357]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[358]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[359]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[360]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[361]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[362]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[363]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[364]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[365]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[366]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[367]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[368]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[369]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[370]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[371]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[372]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[373]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[374]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[375]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[376]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[377]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[378]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[379]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[380]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[381]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[382]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[383]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[384]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[385]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[386]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[387]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[388]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[389]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[390]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[391]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[392]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[393]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[394]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[395]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[396]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[397]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[398]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[399]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[400]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[401]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[402]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[403]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[404]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[405]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[406]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[407]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[408]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[409]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[410]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[411]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[412]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[413]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[414]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[415]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[416]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[417]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[418]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[419]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[420]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[421]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[422]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[423]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[424]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[425]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[426]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[427]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[428]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[429]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[430]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[431]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[432]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[433]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[434]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[435]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[436]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[437]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[438]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[439]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[440]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[441]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[442]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[443]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[444]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[445]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[446]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[447]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[448]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[449]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[450]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[451]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[452]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[453]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[454]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[455]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[456]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[457]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[458]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[459]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[460]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[461]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[462]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[463]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[464]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[465]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[466]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[467]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[468]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[469]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[470]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[471]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[472]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[473]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[474]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[475]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[476]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[477]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[478]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[479]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[480]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[481]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[482]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[483]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[484]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[485]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[486]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[487]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[488]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[489]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[490]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[491]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[492]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[493]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[494]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[495]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[496]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[497]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[498]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[499]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[500]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[501]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[502]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[503]' is connected to logic 1. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[504]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[505]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[506]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[507]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[508]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[509]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[510]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'SHA2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chunk[511]' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'lt_30' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 0. 
Warning: In design 'miner_core_1', a pin on submodule 'lt_30' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'GE_LT' is connected to logic 1. 
Warning: In design 'miner_core_1', a pin on submodule 'lt_30' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'GE_GT_EQ' is connected to logic 0. 
Warning: In design 'miner_core_timer_0', a pin on submodule 'FC1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clear' is connected to logic 0. 
Warning: In design 'miner_core_timer_1', a pin on submodule 'FC1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clear' is connected to logic 0. 
Warning: In design 'miner_core_sha_0', a pin on submodule 'add_32_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_0', a pin on submodule 'add_32_8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_0', a pin on submodule 'add_32_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_0', a pin on submodule 'add_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_0', a pin on submodule 'add_32_5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_0', a pin on submodule 'add_32_6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_0', a pin on submodule 'add_32_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_0', a pin on submodule 'add_32_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_1', a pin on submodule 'add_32_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_1', a pin on submodule 'add_32_8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_1', a pin on submodule 'add_32_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_1', a pin on submodule 'add_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_1', a pin on submodule 'add_32_5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_1', a pin on submodule 'add_32_6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_1', a pin on submodule 'add_32_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_1', a pin on submodule 'add_32_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_2', a pin on submodule 'add_32_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_2', a pin on submodule 'add_32_8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_2', a pin on submodule 'add_32_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_2', a pin on submodule 'add_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_2', a pin on submodule 'add_32_5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_2', a pin on submodule 'add_32_6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_2', a pin on submodule 'add_32_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_2', a pin on submodule 'add_32_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_3', a pin on submodule 'add_32_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_3', a pin on submodule 'add_32_8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_3', a pin on submodule 'add_32_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_3', a pin on submodule 'add_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_3', a pin on submodule 'add_32_5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_3', a pin on submodule 'add_32_6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_3', a pin on submodule 'add_32_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_3', a pin on submodule 'add_32_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_4', a pin on submodule 'add_32_7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_4', a pin on submodule 'add_32_8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_4', a pin on submodule 'add_32_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_4', a pin on submodule 'add_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_4', a pin on submodule 'add_32_5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_4', a pin on submodule 'add_32_6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_4', a pin on submodule 'add_32_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_sha_4', a pin on submodule 'add_32_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_392_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_212_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_222_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_232_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_242_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_372_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_382_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_292_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_302_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_312_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_322_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_182_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_192_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_202_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_252_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_262_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_272_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_282_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_332_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_342_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_352_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_362_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_52_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_62_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_72_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_82_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_402_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_132_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_142_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_152_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_162_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_452_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_462_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_472_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_482_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_92_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_102_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_112_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_122_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_172_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_412_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_422_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_432_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_442_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_492_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_502_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_512_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_1_root_add_0_root_add_522_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_212_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_212_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_222_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_222_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_232_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_232_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_242_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_242_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_52_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_52_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_62_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_62_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_72_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_72_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_82_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_82_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_372_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_372_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_382_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_382_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_392_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_392_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_402_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_402_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_132_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_132_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_142_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_142_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_152_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_152_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_162_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_162_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_292_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_292_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_302_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_302_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_312_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_312_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_322_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_322_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_452_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_452_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_462_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_462_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_472_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_472_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_482_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_482_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_92_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_92_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_102_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_102_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_112_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_112_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_122_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_122_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_172_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_172_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_182_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_182_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_192_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_192_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_202_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_202_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_252_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_252_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_262_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_262_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_272_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_272_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_282_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_282_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_332_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_332_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_342_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_342_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_352_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_352_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_362_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_362_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_412_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_412_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_422_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_422_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_432_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_432_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_442_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_442_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_492_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_492_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_502_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_502_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_512_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_512_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_2_root_add_0_root_add_522_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_0', a pin on submodule 'add_0_root_add_0_root_add_522_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_392_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_212_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_222_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_232_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_242_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_372_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_382_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_292_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_302_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_312_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_322_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_182_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_192_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_202_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_252_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_262_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_272_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_282_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_332_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_342_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_352_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_362_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_52_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_62_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_72_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_82_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_402_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_132_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_142_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_152_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_162_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_452_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_462_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_472_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_482_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_92_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_102_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_112_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_122_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_172_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_412_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_422_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_432_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_442_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_492_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_502_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_512_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_1_root_add_0_root_add_522_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_212_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_212_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_222_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_222_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_232_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_232_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_242_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_242_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_52_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_52_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_62_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_62_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_72_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_72_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_82_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_82_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_372_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_372_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_382_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_382_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_392_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_392_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_402_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_402_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_132_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_132_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_142_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_142_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_152_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_152_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_162_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_162_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_292_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_292_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_302_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_302_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_312_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_312_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_322_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_322_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_452_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_452_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_462_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_462_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_472_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_472_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_482_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_482_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_92_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_92_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_102_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_102_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_112_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_112_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_122_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_122_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_172_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_172_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_182_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_182_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_192_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_192_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_202_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_202_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_252_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_252_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_262_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_262_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_272_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_272_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_282_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_282_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_332_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_332_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_342_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_342_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_352_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_352_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_362_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_362_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_412_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_412_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_422_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_422_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_432_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_432_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_442_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_442_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_492_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_492_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_502_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_502_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_512_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_512_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_2_root_add_0_root_add_522_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_1', a pin on submodule 'add_0_root_add_0_root_add_522_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_392_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_212_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_222_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_232_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_242_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_372_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_382_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_292_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_302_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_312_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_322_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_182_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_192_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_202_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_252_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_262_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_272_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_282_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_332_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_342_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_352_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_362_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_52_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_62_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_72_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_82_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_402_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_132_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_142_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_152_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_162_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_452_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_462_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_472_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_482_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_92_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_102_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_112_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_122_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_172_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_412_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_422_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_432_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_442_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_492_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_502_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_512_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_1_root_add_0_root_add_522_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_212_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_212_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_222_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_222_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_232_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_232_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_242_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_242_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_52_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_52_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_62_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_62_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_72_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_72_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_82_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_82_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_372_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_372_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_382_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_382_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_392_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_392_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_402_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_402_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_132_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_132_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_142_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_142_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_152_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_152_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_162_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_162_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_292_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_292_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_302_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_302_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_312_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_312_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_322_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_322_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_452_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_452_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_462_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_462_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_472_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_472_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_482_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_482_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_92_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_92_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_102_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_102_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_112_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_112_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_122_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_122_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_172_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_172_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_182_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_182_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_192_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_192_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_202_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_202_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_252_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_252_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_262_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_262_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_272_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_272_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_282_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_282_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_332_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_332_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_342_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_342_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_352_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_352_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_362_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_362_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_412_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_412_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_422_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_422_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_432_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_432_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_442_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_442_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_492_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_492_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_502_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_502_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_512_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_512_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_2_root_add_0_root_add_522_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_2', a pin on submodule 'add_0_root_add_0_root_add_522_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_392_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_212_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_222_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_232_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_242_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_372_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_382_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_292_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_302_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_312_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_322_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_182_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_192_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_202_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_252_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_262_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_272_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_282_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_332_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_342_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_352_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_362_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_52_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_62_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_72_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_82_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_402_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_132_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_142_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_152_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_162_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_452_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_462_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_472_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_482_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_92_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_102_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_112_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_122_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_172_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_412_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_422_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_432_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_442_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_492_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_502_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_512_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_1_root_add_0_root_add_522_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_212_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_212_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_222_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_222_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_232_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_232_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_242_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_242_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_52_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_52_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_62_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_62_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_72_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_72_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_82_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_82_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_372_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_372_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_382_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_382_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_392_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_392_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_402_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_402_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_132_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_132_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_142_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_142_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_152_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_152_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_162_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_162_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_292_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_292_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_302_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_302_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_312_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_312_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_322_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_322_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_452_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_452_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_462_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_462_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_472_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_472_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_482_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_482_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_92_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_92_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_102_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_102_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_112_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_112_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_122_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_122_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_172_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_172_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_182_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_182_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_192_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_192_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_202_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_202_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_252_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_252_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_262_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_262_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_272_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_272_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_282_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_282_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_332_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_332_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_342_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_342_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_352_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_352_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_362_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_362_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_412_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_412_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_422_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_422_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_432_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_432_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_442_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_442_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_492_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_492_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_502_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_502_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_512_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_512_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_2_root_add_0_root_add_522_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_3', a pin on submodule 'add_0_root_add_0_root_add_522_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_392_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_212_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_222_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_232_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_242_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_372_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_382_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_292_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_302_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_312_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_322_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_182_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_192_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_202_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_252_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_262_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_272_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_282_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_332_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_342_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_352_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_362_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_52_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_62_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_72_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_82_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_402_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_132_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_142_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_152_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_162_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_452_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_462_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_472_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_482_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_92_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_102_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_112_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_122_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_172_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_412_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_422_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_432_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_442_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_492_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_502_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_512_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_1_root_add_0_root_add_522_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_212_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_212_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_222_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_222_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_232_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_232_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_242_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_242_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_52_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_52_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_62_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_62_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_72_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_72_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_82_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_82_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_372_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_372_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_382_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_382_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_392_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_392_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_402_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_402_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_132_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_132_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_142_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_142_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_152_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_152_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_162_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_162_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_292_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_292_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_302_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_302_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_312_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_312_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_322_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_322_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_452_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_452_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_462_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_462_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_472_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_472_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_482_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_482_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_92_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_92_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_102_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_102_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_112_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_112_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_122_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_122_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_172_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_172_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_182_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_182_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_192_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_192_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_202_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_202_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_252_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_252_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_262_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_262_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_272_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_272_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_282_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_282_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_332_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_332_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_342_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_342_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_352_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_352_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_362_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_362_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_412_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_412_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_422_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_422_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_432_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_432_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_442_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_442_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_492_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_492_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_502_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_502_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_512_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_512_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_2_root_add_0_root_add_522_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_msa_4', a pin on submodule 'add_0_root_add_0_root_add_522_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_1_root_add_0_root_add_378' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_1_root_add_0_root_add_393' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_1_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_0_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_2_root_add_0_root_add_389_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_3_root_add_0_root_add_389_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_382' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_0_root_add_0_root_add_378' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[31]' is connected to logic 0. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[30]' is connected to logic 1. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[29]' is connected to logic 0. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[28]' is connected to logic 0. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[27]' is connected to logic 0. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[26]' is connected to logic 0. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[25]' is connected to logic 1. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[24]' is connected to logic 0. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[23]' is connected to logic 1. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[22]' is connected to logic 0. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[21]' is connected to logic 0. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[20]' is connected to logic 0. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[19]' is connected to logic 1. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[18]' is connected to logic 0. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[17]' is connected to logic 1. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[16]' is connected to logic 0. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[15]' is connected to logic 0. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[14]' is connected to logic 0. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[13]' is connected to logic 1. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[12]' is connected to logic 0. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[11]' is connected to logic 1. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[10]' is connected to logic 1. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[9]' is connected to logic 1. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[8]' is connected to logic 1. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[7]' is connected to logic 1. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[6]' is connected to logic 0. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[5]' is connected to logic 0. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[4]' is connected to logic 1. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[3]' is connected to logic 1. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[2]' is connected to logic 0. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[1]' is connected to logic 0. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[0]' is connected to logic 0. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_2_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_0_root_add_0_root_add_389_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_397' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_0_root_add_0_root_add_393' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_0', a pin on submodule 'add_1_root_add_0_root_add_389_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_1_root_add_0_root_add_378' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_1_root_add_0_root_add_393' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_1_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_0_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_2_root_add_0_root_add_389_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_3_root_add_0_root_add_389_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_382' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_0_root_add_0_root_add_378' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[31]' is connected to logic 0. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[30]' is connected to logic 1. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[29]' is connected to logic 0. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[28]' is connected to logic 0. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[27]' is connected to logic 0. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[26]' is connected to logic 0. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[25]' is connected to logic 1. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[24]' is connected to logic 0. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[23]' is connected to logic 1. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[22]' is connected to logic 0. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[21]' is connected to logic 0. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[20]' is connected to logic 0. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[19]' is connected to logic 1. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[18]' is connected to logic 0. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[17]' is connected to logic 1. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[16]' is connected to logic 0. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[15]' is connected to logic 0. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[14]' is connected to logic 0. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[13]' is connected to logic 1. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[12]' is connected to logic 0. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[11]' is connected to logic 1. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[10]' is connected to logic 1. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[9]' is connected to logic 1. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[8]' is connected to logic 1. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[7]' is connected to logic 1. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[6]' is connected to logic 0. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[5]' is connected to logic 0. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[4]' is connected to logic 1. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[3]' is connected to logic 1. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[2]' is connected to logic 0. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[1]' is connected to logic 0. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[0]' is connected to logic 0. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_2_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_0_root_add_0_root_add_389_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_397' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_0_root_add_0_root_add_393' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_1', a pin on submodule 'add_1_root_add_0_root_add_389_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_1_root_add_0_root_add_378' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_1_root_add_0_root_add_393' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_1_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_0_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_2_root_add_0_root_add_389_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_3_root_add_0_root_add_389_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_382' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_0_root_add_0_root_add_378' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[31]' is connected to logic 0. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[30]' is connected to logic 1. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[29]' is connected to logic 0. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[28]' is connected to logic 0. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[27]' is connected to logic 0. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[26]' is connected to logic 0. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[25]' is connected to logic 1. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[24]' is connected to logic 0. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[23]' is connected to logic 1. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[22]' is connected to logic 0. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[21]' is connected to logic 0. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[20]' is connected to logic 0. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[19]' is connected to logic 1. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[18]' is connected to logic 0. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[17]' is connected to logic 1. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[16]' is connected to logic 0. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[15]' is connected to logic 0. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[14]' is connected to logic 0. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[13]' is connected to logic 1. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[12]' is connected to logic 0. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[11]' is connected to logic 1. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[10]' is connected to logic 1. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[9]' is connected to logic 1. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[8]' is connected to logic 1. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[7]' is connected to logic 1. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[6]' is connected to logic 0. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[5]' is connected to logic 0. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[4]' is connected to logic 1. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[3]' is connected to logic 1. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[2]' is connected to logic 0. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[1]' is connected to logic 0. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[0]' is connected to logic 0. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_2_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_0_root_add_0_root_add_389_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_397' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_0_root_add_0_root_add_393' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_2', a pin on submodule 'add_1_root_add_0_root_add_389_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_1_root_add_0_root_add_378' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_1_root_add_0_root_add_393' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_1_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_0_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_2_root_add_0_root_add_389_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_3_root_add_0_root_add_389_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_382' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_0_root_add_0_root_add_378' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[31]' is connected to logic 0. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[30]' is connected to logic 1. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[29]' is connected to logic 0. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[28]' is connected to logic 0. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[27]' is connected to logic 0. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[26]' is connected to logic 0. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[25]' is connected to logic 1. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[24]' is connected to logic 0. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[23]' is connected to logic 1. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[22]' is connected to logic 0. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[21]' is connected to logic 0. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[20]' is connected to logic 0. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[19]' is connected to logic 1. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[18]' is connected to logic 0. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[17]' is connected to logic 1. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[16]' is connected to logic 0. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[15]' is connected to logic 0. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[14]' is connected to logic 0. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[13]' is connected to logic 1. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[12]' is connected to logic 0. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[11]' is connected to logic 1. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[10]' is connected to logic 1. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[9]' is connected to logic 1. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[8]' is connected to logic 1. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[7]' is connected to logic 1. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[6]' is connected to logic 0. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[5]' is connected to logic 0. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[4]' is connected to logic 1. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[3]' is connected to logic 1. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[2]' is connected to logic 0. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[1]' is connected to logic 0. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[0]' is connected to logic 0. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_2_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_0_root_add_0_root_add_389_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_397' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_0_root_add_0_root_add_393' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_3', a pin on submodule 'add_1_root_add_0_root_add_389_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_1_root_add_0_root_add_378' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_1_root_add_0_root_add_393' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_1_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_0_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_2_root_add_0_root_add_389_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_3_root_add_0_root_add_389_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_382' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_0_root_add_0_root_add_378' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[31]' is connected to logic 0. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[30]' is connected to logic 1. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[29]' is connected to logic 0. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[28]' is connected to logic 0. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[27]' is connected to logic 0. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[26]' is connected to logic 0. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[25]' is connected to logic 1. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[24]' is connected to logic 0. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[23]' is connected to logic 1. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[22]' is connected to logic 0. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[21]' is connected to logic 0. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[20]' is connected to logic 0. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[19]' is connected to logic 1. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[18]' is connected to logic 0. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[17]' is connected to logic 1. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[16]' is connected to logic 0. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[15]' is connected to logic 0. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[14]' is connected to logic 0. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[13]' is connected to logic 1. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[12]' is connected to logic 0. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[11]' is connected to logic 1. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[10]' is connected to logic 1. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[9]' is connected to logic 1. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[8]' is connected to logic 1. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[7]' is connected to logic 1. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[6]' is connected to logic 0. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[5]' is connected to logic 0. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[4]' is connected to logic 1. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[3]' is connected to logic 1. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[2]' is connected to logic 0. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[1]' is connected to logic 0. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[0]' is connected to logic 0. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_3_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_2_root_add_0_root_add_374_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_0_root_add_0_root_add_389_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_397' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_0_root_add_0_root_add_393' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'miner_core_comp_4', a pin on submodule 'add_1_root_add_0_root_add_389_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'uart_tx', the same net is connected to more than one pin on submodule 'FPS'. (LINT-33)
   Net '*Logic0*' is connected to pins 'parallel_in[359]', 'parallel_in[349]'', 'parallel_in[339]', 'parallel_in[329]', 'parallel_in[319]', 'parallel_in[309]', 'parallel_in[299]', 'parallel_in[289]', 'parallel_in[279]', 'parallel_in[269]', 'parallel_in[259]', 'parallel_in[249]', 'parallel_in[239]', 'parallel_in[229]', 'parallel_in[219]', 'parallel_in[209]', 'parallel_in[199]', 'parallel_in[189]', 'parallel_in[179]', 'parallel_in[169]', 'parallel_in[159]', 'parallel_in[149]', 'parallel_in[139]', 'parallel_in[129]', 'parallel_in[119]', 'parallel_in[109]', 'parallel_in[99]', 'parallel_in[89]', 'parallel_in[79]', 'parallel_in[69]', 'parallel_in[59]', 'parallel_in[49]', 'parallel_in[39]', 'parallel_in[29]', 'parallel_in[19]', 'parallel_in[9]'.
Warning: In design 'uart_tx', the same net is connected to more than one pin on submodule 'FPS'. (LINT-33)
   Net '*Logic1*' is connected to pins 'parallel_in[350]', 'parallel_in[340]'', 'parallel_in[330]', 'parallel_in[320]', 'parallel_in[310]', 'parallel_in[300]', 'parallel_in[290]', 'parallel_in[280]', 'parallel_in[270]', 'parallel_in[260]', 'parallel_in[250]', 'parallel_in[240]', 'parallel_in[230]', 'parallel_in[220]', 'parallel_in[210]', 'parallel_in[200]', 'parallel_in[190]', 'parallel_in[180]', 'parallel_in[170]', 'parallel_in[160]', 'parallel_in[150]', 'parallel_in[140]', 'parallel_in[130]', 'parallel_in[120]', 'parallel_in[110]', 'parallel_in[100]', 'parallel_in[90]', 'parallel_in[80]', 'parallel_in[70]', 'parallel_in[60]', 'parallel_in[50]', 'parallel_in[40]', 'parallel_in[30]', 'parallel_in[20]', 'parallel_in[10]', 'parallel_in[0]'.
Warning: In design 'uart_tx', the same net is connected to more than one pin on submodule 'FC2'. (LINT-33)
   Net '*Logic1*' is connected to pins 'rollover_val[8]', 'rollover_val[6]'', 'rollover_val[5]', 'rollover_val[3]'.
Warning: In design 'uart_tx', the same net is connected to more than one pin on submodule 'FC2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_val[7]', 'rollover_val[4]'', 'rollover_val[2]', 'rollover_val[1]', 'rollover_val[0]'.
Warning: In design 'uart_tx', the same net is connected to more than one pin on submodule 'FC3'. (LINT-33)
   Net '*Logic1*' is connected to pins 'rollover_val[3]', 'rollover_val[1]''.
Warning: In design 'uart_tx', the same net is connected to more than one pin on submodule 'FC3'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_val[2]', 'rollover_val[0]''.
Warning: In design 'uartrx', the same net is connected to more than one pin on submodule 'I10'. (LINT-33)
   Net 'data_ready' is connected to pins 'clear', 'rollover_flag''.
Warning: In design 'uartrx', the same net is connected to more than one pin on submodule 'I10'. (LINT-33)
   Net '*Logic1*' is connected to pins 'rollover_val[6]', 'rollover_val[5]'', 'rollover_val[3]', 'rollover_val[2]'.
Warning: In design 'uartrx', the same net is connected to more than one pin on submodule 'I10'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_val[4]', 'rollover_val[1]'', 'rollover_val[0]'.
Warning: In design 'uartrx_timer', the same net is connected to more than one pin on submodule 'I7'. (LINT-33)
   Net '*Logic1*' is connected to pins 'rollover_val[3]', 'rollover_val[1]''.
Warning: In design 'uartrx_timer', the same net is connected to more than one pin on submodule 'I7'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_val[2]', 'rollover_val[0]''.
Warning: In design 'uartrx_timer', the same net is connected to more than one pin on submodule 'I8'. (LINT-33)
   Net 'packet_done' is connected to pins 'clear', 'rollover_flag''.
Warning: In design 'uartrx_timer', the same net is connected to more than one pin on submodule 'I8'. (LINT-33)
   Net '*Logic1*' is connected to pins 'rollover_val[3]', 'rollover_val[0]''.
Warning: In design 'uartrx_timer', the same net is connected to more than one pin on submodule 'I8'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_val[2]', 'rollover_val[1]''.
Warning: In design 'miner_counter', the same net is connected to more than one pin on submodule 'MNC1'. (LINT-33)
   Net 'n1' is connected to pins 'rollover_val[31]', 'rollover_val[30]'', 'rollover_val[29]', 'rollover_val[28]', 'rollover_val[27]', 'rollover_val[26]', 'rollover_val[25]', 'rollover_val[24]', 'rollover_val[23]', 'rollover_val[22]', 'rollover_val[21]', 'rollover_val[20]', 'rollover_val[19]', 'rollover_val[18]', 'rollover_val[17]', 'rollover_val[16]', 'rollover_val[15]', 'rollover_val[14]', 'rollover_val[13]', 'rollover_val[12]', 'rollover_val[11]', 'rollover_val[10]', 'rollover_val[9]', 'rollover_val[8]', 'rollover_val[7]', 'rollover_val[6]', 'rollover_val[5]', 'rollover_val[4]', 'rollover_val[3]', 'rollover_val[2]', 'rollover_val[1]'.
Warning: In design 'miner_hashing_function_NUM_CORES3', the same net is connected to more than one pin on submodule 'r319'. (LINT-33)
   Net 'n6' is connected to pins 'B[31]', 'B[30]'', 'B[29]', 'B[28]', 'B[27]', 'B[26]', 'B[25]', 'B[24]', 'B[23]', 'B[22]', 'B[21]', 'B[20]', 'B[19]', 'B[18]', 'B[17]', 'B[16]', 'B[15]', 'B[14]', 'B[13]', 'B[12]', 'B[11]', 'B[10]', 'B[9]', 'B[8]', 'B[7]', 'B[6]', 'B[5]', 'B[4]', 'B[3]', 'B[2]', 'CI'.
Warning: In design 'miner_core_2', the same net is connected to more than one pin on submodule 'SHA2'. (LINT-33)
   Net '*Logic1*' is connected to pins 'chunk[256]', 'chunk[503]''.
Warning: In design 'miner_core_2', the same net is connected to more than one pin on submodule 'SHA2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'chunk[257]', 'chunk[258]'', 'chunk[259]', 'chunk[260]', 'chunk[261]', 'chunk[262]', 'chunk[263]', 'chunk[264]', 'chunk[265]', 'chunk[266]', 'chunk[267]', 'chunk[268]', 'chunk[269]', 'chunk[270]', 'chunk[271]', 'chunk[272]', 'chunk[273]', 'chunk[274]', 'chunk[275]', 'chunk[276]', 'chunk[277]', 'chunk[278]', 'chunk[279]', 'chunk[280]', 'chunk[281]', 'chunk[282]', 'chunk[283]', 'chunk[284]', 'chunk[285]', 'chunk[286]', 'chunk[287]', 'chunk[288]', 'chunk[289]', 'chunk[290]', 'chunk[291]', 'chunk[292]', 'chunk[293]', 'chunk[294]', 'chunk[295]', 'chunk[296]', 'chunk[297]', 'chunk[298]', 'chunk[299]', 'chunk[300]', 'chunk[301]', 'chunk[302]', 'chunk[303]', 'chunk[304]', 'chunk[305]', 'chunk[306]', 'chunk[307]', 'chunk[308]', 'chunk[309]', 'chunk[310]', 'chunk[311]', 'chunk[312]', 'chunk[313]', 'chunk[314]', 'chunk[315]', 'chunk[316]', 'chunk[317]', 'chunk[318]', 'chunk[319]', 'chunk[320]', 'chunk[321]', 'chunk[322]', 'chunk[323]', 'chunk[324]', 'chunk[325]', 'chunk[326]', 'chunk[327]', 'chunk[328]', 'chunk[329]', 'chunk[330]', 'chunk[331]', 'chunk[332]', 'chunk[333]', 'chunk[334]', 'chunk[335]', 'chunk[336]', 'chunk[337]', 'chunk[338]', 'chunk[339]', 'chunk[340]', 'chunk[341]', 'chunk[342]', 'chunk[343]', 'chunk[344]', 'chunk[345]', 'chunk[346]', 'chunk[347]', 'chunk[348]', 'chunk[349]', 'chunk[350]', 'chunk[351]', 'chunk[352]', 'chunk[353]', 'chunk[354]', 'chunk[355]', 'chunk[356]', 'chunk[357]', 'chunk[358]', 'chunk[359]', 'chunk[360]', 'chunk[361]', 'chunk[362]', 'chunk[363]', 'chunk[364]', 'chunk[365]', 'chunk[366]', 'chunk[367]', 'chunk[368]', 'chunk[369]', 'chunk[370]', 'chunk[371]', 'chunk[372]', 'chunk[373]', 'chunk[374]', 'chunk[375]', 'chunk[376]', 'chunk[377]', 'chunk[378]', 'chunk[379]', 'chunk[380]', 'chunk[381]', 'chunk[382]', 'chunk[383]', 'chunk[384]', 'chunk[385]', 'chunk[386]', 'chunk[387]', 'chunk[388]', 'chunk[389]', 'chunk[390]', 'chunk[391]', 'chunk[392]', 'chunk[393]', 'chunk[394]', 'chunk[395]', 'chunk[396]', 'chunk[397]', 'chunk[398]', 'chunk[399]', 'chunk[400]', 'chunk[401]', 'chunk[402]', 'chunk[403]', 'chunk[404]', 'chunk[405]', 'chunk[406]', 'chunk[407]', 'chunk[408]', 'chunk[409]', 'chunk[410]', 'chunk[411]', 'chunk[412]', 'chunk[413]', 'chunk[414]', 'chunk[415]', 'chunk[416]', 'chunk[417]', 'chunk[418]', 'chunk[419]', 'chunk[420]', 'chunk[421]', 'chunk[422]', 'chunk[423]', 'chunk[424]', 'chunk[425]', 'chunk[426]', 'chunk[427]', 'chunk[428]', 'chunk[429]', 'chunk[430]', 'chunk[431]', 'chunk[432]', 'chunk[433]', 'chunk[434]', 'chunk[435]', 'chunk[436]', 'chunk[437]', 'chunk[438]', 'chunk[439]', 'chunk[440]', 'chunk[441]', 'chunk[442]', 'chunk[443]', 'chunk[444]', 'chunk[445]', 'chunk[446]', 'chunk[447]', 'chunk[448]', 'chunk[449]', 'chunk[450]', 'chunk[451]', 'chunk[452]', 'chunk[453]', 'chunk[454]', 'chunk[455]', 'chunk[456]', 'chunk[457]', 'chunk[458]', 'chunk[459]', 'chunk[460]', 'chunk[461]', 'chunk[462]', 'chunk[463]', 'chunk[464]', 'chunk[465]', 'chunk[466]', 'chunk[467]', 'chunk[468]', 'chunk[469]', 'chunk[470]', 'chunk[471]', 'chunk[472]', 'chunk[473]', 'chunk[474]', 'chunk[475]', 'chunk[476]', 'chunk[477]', 'chunk[478]', 'chunk[479]', 'chunk[480]', 'chunk[481]', 'chunk[482]', 'chunk[483]', 'chunk[484]', 'chunk[485]', 'chunk[486]', 'chunk[487]', 'chunk[488]', 'chunk[489]', 'chunk[490]', 'chunk[491]', 'chunk[492]', 'chunk[493]', 'chunk[494]', 'chunk[495]', 'chunk[496]', 'chunk[497]', 'chunk[498]', 'chunk[499]', 'chunk[500]', 'chunk[501]', 'chunk[502]', 'chunk[504]', 'chunk[505]', 'chunk[506]', 'chunk[507]', 'chunk[508]', 'chunk[509]', 'chunk[510]', 'chunk[511]'.
Warning: In design 'miner_core_2', the same net is connected to more than one pin on submodule 'lt_30'. (LINT-33)
   Net 'n5' is connected to pins 'TC', 'GE_GT_EQ''.
Warning: In design 'miner_core_comp_5', the same net is connected to more than one pin on submodule 'add_3_root_add_0_root_add_374_4'. (LINT-33)
   Net 'n4618' is connected to pins 'A[31]', 'A[29]'', 'A[28]', 'A[27]', 'A[26]', 'A[24]', 'A[22]', 'A[21]', 'A[20]', 'A[18]', 'A[16]', 'A[15]', 'A[14]', 'A[12]', 'A[6]', 'A[5]', 'A[2]', 'A[1]', 'A[0]'.
Warning: In design 'miner_core_comp_5', the same net is connected to more than one pin on submodule 'add_3_root_add_0_root_add_374_4'. (LINT-33)
   Net 'n4619' is connected to pins 'A[30]', 'A[25]'', 'A[23]', 'A[19]', 'A[17]', 'A[13]', 'A[11]', 'A[10]', 'A[9]', 'A[8]', 'A[7]', 'A[4]', 'A[3]'.
Warning: In design 'miner_core_0', the same net is connected to more than one pin on submodule 'SHA2'. (LINT-33)
   Net '*Logic1*' is connected to pins 'chunk[256]', 'chunk[503]''.
Warning: In design 'miner_core_0', the same net is connected to more than one pin on submodule 'SHA2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'chunk[257]', 'chunk[258]'', 'chunk[259]', 'chunk[260]', 'chunk[261]', 'chunk[262]', 'chunk[263]', 'chunk[264]', 'chunk[265]', 'chunk[266]', 'chunk[267]', 'chunk[268]', 'chunk[269]', 'chunk[270]', 'chunk[271]', 'chunk[272]', 'chunk[273]', 'chunk[274]', 'chunk[275]', 'chunk[276]', 'chunk[277]', 'chunk[278]', 'chunk[279]', 'chunk[280]', 'chunk[281]', 'chunk[282]', 'chunk[283]', 'chunk[284]', 'chunk[285]', 'chunk[286]', 'chunk[287]', 'chunk[288]', 'chunk[289]', 'chunk[290]', 'chunk[291]', 'chunk[292]', 'chunk[293]', 'chunk[294]', 'chunk[295]', 'chunk[296]', 'chunk[297]', 'chunk[298]', 'chunk[299]', 'chunk[300]', 'chunk[301]', 'chunk[302]', 'chunk[303]', 'chunk[304]', 'chunk[305]', 'chunk[306]', 'chunk[307]', 'chunk[308]', 'chunk[309]', 'chunk[310]', 'chunk[311]', 'chunk[312]', 'chunk[313]', 'chunk[314]', 'chunk[315]', 'chunk[316]', 'chunk[317]', 'chunk[318]', 'chunk[319]', 'chunk[320]', 'chunk[321]', 'chunk[322]', 'chunk[323]', 'chunk[324]', 'chunk[325]', 'chunk[326]', 'chunk[327]', 'chunk[328]', 'chunk[329]', 'chunk[330]', 'chunk[331]', 'chunk[332]', 'chunk[333]', 'chunk[334]', 'chunk[335]', 'chunk[336]', 'chunk[337]', 'chunk[338]', 'chunk[339]', 'chunk[340]', 'chunk[341]', 'chunk[342]', 'chunk[343]', 'chunk[344]', 'chunk[345]', 'chunk[346]', 'chunk[347]', 'chunk[348]', 'chunk[349]', 'chunk[350]', 'chunk[351]', 'chunk[352]', 'chunk[353]', 'chunk[354]', 'chunk[355]', 'chunk[356]', 'chunk[357]', 'chunk[358]', 'chunk[359]', 'chunk[360]', 'chunk[361]', 'chunk[362]', 'chunk[363]', 'chunk[364]', 'chunk[365]', 'chunk[366]', 'chunk[367]', 'chunk[368]', 'chunk[369]', 'chunk[370]', 'chunk[371]', 'chunk[372]', 'chunk[373]', 'chunk[374]', 'chunk[375]', 'chunk[376]', 'chunk[377]', 'chunk[378]', 'chunk[379]', 'chunk[380]', 'chunk[381]', 'chunk[382]', 'chunk[383]', 'chunk[384]', 'chunk[385]', 'chunk[386]', 'chunk[387]', 'chunk[388]', 'chunk[389]', 'chunk[390]', 'chunk[391]', 'chunk[392]', 'chunk[393]', 'chunk[394]', 'chunk[395]', 'chunk[396]', 'chunk[397]', 'chunk[398]', 'chunk[399]', 'chunk[400]', 'chunk[401]', 'chunk[402]', 'chunk[403]', 'chunk[404]', 'chunk[405]', 'chunk[406]', 'chunk[407]', 'chunk[408]', 'chunk[409]', 'chunk[410]', 'chunk[411]', 'chunk[412]', 'chunk[413]', 'chunk[414]', 'chunk[415]', 'chunk[416]', 'chunk[417]', 'chunk[418]', 'chunk[419]', 'chunk[420]', 'chunk[421]', 'chunk[422]', 'chunk[423]', 'chunk[424]', 'chunk[425]', 'chunk[426]', 'chunk[427]', 'chunk[428]', 'chunk[429]', 'chunk[430]', 'chunk[431]', 'chunk[432]', 'chunk[433]', 'chunk[434]', 'chunk[435]', 'chunk[436]', 'chunk[437]', 'chunk[438]', 'chunk[439]', 'chunk[440]', 'chunk[441]', 'chunk[442]', 'chunk[443]', 'chunk[444]', 'chunk[445]', 'chunk[446]', 'chunk[447]', 'chunk[448]', 'chunk[449]', 'chunk[450]', 'chunk[451]', 'chunk[452]', 'chunk[453]', 'chunk[454]', 'chunk[455]', 'chunk[456]', 'chunk[457]', 'chunk[458]', 'chunk[459]', 'chunk[460]', 'chunk[461]', 'chunk[462]', 'chunk[463]', 'chunk[464]', 'chunk[465]', 'chunk[466]', 'chunk[467]', 'chunk[468]', 'chunk[469]', 'chunk[470]', 'chunk[471]', 'chunk[472]', 'chunk[473]', 'chunk[474]', 'chunk[475]', 'chunk[476]', 'chunk[477]', 'chunk[478]', 'chunk[479]', 'chunk[480]', 'chunk[481]', 'chunk[482]', 'chunk[483]', 'chunk[484]', 'chunk[485]', 'chunk[486]', 'chunk[487]', 'chunk[488]', 'chunk[489]', 'chunk[490]', 'chunk[491]', 'chunk[492]', 'chunk[493]', 'chunk[494]', 'chunk[495]', 'chunk[496]', 'chunk[497]', 'chunk[498]', 'chunk[499]', 'chunk[500]', 'chunk[501]', 'chunk[502]', 'chunk[504]', 'chunk[505]', 'chunk[506]', 'chunk[507]', 'chunk[508]', 'chunk[509]', 'chunk[510]', 'chunk[511]'.
Warning: In design 'miner_core_0', the same net is connected to more than one pin on submodule 'lt_30'. (LINT-33)
   Net 'n680' is connected to pins 'TC', 'GE_GT_EQ''.
Warning: In design 'miner_core_1', the same net is connected to more than one pin on submodule 'SHA2'. (LINT-33)
   Net '*Logic1*' is connected to pins 'chunk[256]', 'chunk[503]''.
Warning: In design 'miner_core_1', the same net is connected to more than one pin on submodule 'SHA2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'chunk[257]', 'chunk[258]'', 'chunk[259]', 'chunk[260]', 'chunk[261]', 'chunk[262]', 'chunk[263]', 'chunk[264]', 'chunk[265]', 'chunk[266]', 'chunk[267]', 'chunk[268]', 'chunk[269]', 'chunk[270]', 'chunk[271]', 'chunk[272]', 'chunk[273]', 'chunk[274]', 'chunk[275]', 'chunk[276]', 'chunk[277]', 'chunk[278]', 'chunk[279]', 'chunk[280]', 'chunk[281]', 'chunk[282]', 'chunk[283]', 'chunk[284]', 'chunk[285]', 'chunk[286]', 'chunk[287]', 'chunk[288]', 'chunk[289]', 'chunk[290]', 'chunk[291]', 'chunk[292]', 'chunk[293]', 'chunk[294]', 'chunk[295]', 'chunk[296]', 'chunk[297]', 'chunk[298]', 'chunk[299]', 'chunk[300]', 'chunk[301]', 'chunk[302]', 'chunk[303]', 'chunk[304]', 'chunk[305]', 'chunk[306]', 'chunk[307]', 'chunk[308]', 'chunk[309]', 'chunk[310]', 'chunk[311]', 'chunk[312]', 'chunk[313]', 'chunk[314]', 'chunk[315]', 'chunk[316]', 'chunk[317]', 'chunk[318]', 'chunk[319]', 'chunk[320]', 'chunk[321]', 'chunk[322]', 'chunk[323]', 'chunk[324]', 'chunk[325]', 'chunk[326]', 'chunk[327]', 'chunk[328]', 'chunk[329]', 'chunk[330]', 'chunk[331]', 'chunk[332]', 'chunk[333]', 'chunk[334]', 'chunk[335]', 'chunk[336]', 'chunk[337]', 'chunk[338]', 'chunk[339]', 'chunk[340]', 'chunk[341]', 'chunk[342]', 'chunk[343]', 'chunk[344]', 'chunk[345]', 'chunk[346]', 'chunk[347]', 'chunk[348]', 'chunk[349]', 'chunk[350]', 'chunk[351]', 'chunk[352]', 'chunk[353]', 'chunk[354]', 'chunk[355]', 'chunk[356]', 'chunk[357]', 'chunk[358]', 'chunk[359]', 'chunk[360]', 'chunk[361]', 'chunk[362]', 'chunk[363]', 'chunk[364]', 'chunk[365]', 'chunk[366]', 'chunk[367]', 'chunk[368]', 'chunk[369]', 'chunk[370]', 'chunk[371]', 'chunk[372]', 'chunk[373]', 'chunk[374]', 'chunk[375]', 'chunk[376]', 'chunk[377]', 'chunk[378]', 'chunk[379]', 'chunk[380]', 'chunk[381]', 'chunk[382]', 'chunk[383]', 'chunk[384]', 'chunk[385]', 'chunk[386]', 'chunk[387]', 'chunk[388]', 'chunk[389]', 'chunk[390]', 'chunk[391]', 'chunk[392]', 'chunk[393]', 'chunk[394]', 'chunk[395]', 'chunk[396]', 'chunk[397]', 'chunk[398]', 'chunk[399]', 'chunk[400]', 'chunk[401]', 'chunk[402]', 'chunk[403]', 'chunk[404]', 'chunk[405]', 'chunk[406]', 'chunk[407]', 'chunk[408]', 'chunk[409]', 'chunk[410]', 'chunk[411]', 'chunk[412]', 'chunk[413]', 'chunk[414]', 'chunk[415]', 'chunk[416]', 'chunk[417]', 'chunk[418]', 'chunk[419]', 'chunk[420]', 'chunk[421]', 'chunk[422]', 'chunk[423]', 'chunk[424]', 'chunk[425]', 'chunk[426]', 'chunk[427]', 'chunk[428]', 'chunk[429]', 'chunk[430]', 'chunk[431]', 'chunk[432]', 'chunk[433]', 'chunk[434]', 'chunk[435]', 'chunk[436]', 'chunk[437]', 'chunk[438]', 'chunk[439]', 'chunk[440]', 'chunk[441]', 'chunk[442]', 'chunk[443]', 'chunk[444]', 'chunk[445]', 'chunk[446]', 'chunk[447]', 'chunk[448]', 'chunk[449]', 'chunk[450]', 'chunk[451]', 'chunk[452]', 'chunk[453]', 'chunk[454]', 'chunk[455]', 'chunk[456]', 'chunk[457]', 'chunk[458]', 'chunk[459]', 'chunk[460]', 'chunk[461]', 'chunk[462]', 'chunk[463]', 'chunk[464]', 'chunk[465]', 'chunk[466]', 'chunk[467]', 'chunk[468]', 'chunk[469]', 'chunk[470]', 'chunk[471]', 'chunk[472]', 'chunk[473]', 'chunk[474]', 'chunk[475]', 'chunk[476]', 'chunk[477]', 'chunk[478]', 'chunk[479]', 'chunk[480]', 'chunk[481]', 'chunk[482]', 'chunk[483]', 'chunk[484]', 'chunk[485]', 'chunk[486]', 'chunk[487]', 'chunk[488]', 'chunk[489]', 'chunk[490]', 'chunk[491]', 'chunk[492]', 'chunk[493]', 'chunk[494]', 'chunk[495]', 'chunk[496]', 'chunk[497]', 'chunk[498]', 'chunk[499]', 'chunk[500]', 'chunk[501]', 'chunk[502]', 'chunk[504]', 'chunk[505]', 'chunk[506]', 'chunk[507]', 'chunk[508]', 'chunk[509]', 'chunk[510]', 'chunk[511]'.
Warning: In design 'miner_core_1', the same net is connected to more than one pin on submodule 'lt_30'. (LINT-33)
   Net 'n700' is connected to pins 'TC', 'GE_GT_EQ''.
Warning: In design 'miner_core_comp_0', the same net is connected to more than one pin on submodule 'add_3_root_add_0_root_add_374_4'. (LINT-33)
   Net 'n4624' is connected to pins 'A[31]', 'A[29]'', 'A[28]', 'A[27]', 'A[26]', 'A[24]', 'A[22]', 'A[21]', 'A[20]', 'A[18]', 'A[16]', 'A[15]', 'A[14]', 'A[12]', 'A[6]', 'A[5]', 'A[2]', 'A[1]', 'A[0]'.
Warning: In design 'miner_core_comp_0', the same net is connected to more than one pin on submodule 'add_3_root_add_0_root_add_374_4'. (LINT-33)
   Net 'n4625' is connected to pins 'A[30]', 'A[25]'', 'A[23]', 'A[19]', 'A[17]', 'A[13]', 'A[11]', 'A[10]', 'A[9]', 'A[8]', 'A[7]', 'A[4]', 'A[3]'.
Warning: In design 'miner_core_comp_1', the same net is connected to more than one pin on submodule 'add_3_root_add_0_root_add_374_4'. (LINT-33)
   Net 'n4641' is connected to pins 'A[31]', 'A[29]'', 'A[28]', 'A[27]', 'A[26]', 'A[24]', 'A[22]', 'A[21]', 'A[20]', 'A[18]', 'A[16]', 'A[15]', 'A[14]', 'A[12]', 'A[6]', 'A[5]', 'A[2]', 'A[1]', 'A[0]'.
Warning: In design 'miner_core_comp_1', the same net is connected to more than one pin on submodule 'add_3_root_add_0_root_add_374_4'. (LINT-33)
   Net 'n4642' is connected to pins 'A[30]', 'A[25]'', 'A[23]', 'A[19]', 'A[17]', 'A[13]', 'A[11]', 'A[10]', 'A[9]', 'A[8]', 'A[7]', 'A[4]', 'A[3]'.
Warning: In design 'miner_core_comp_2', the same net is connected to more than one pin on submodule 'add_3_root_add_0_root_add_374_4'. (LINT-33)
   Net 'n4626' is connected to pins 'A[31]', 'A[29]'', 'A[28]', 'A[27]', 'A[26]', 'A[24]', 'A[22]', 'A[21]', 'A[20]', 'A[18]', 'A[16]', 'A[15]', 'A[14]', 'A[12]', 'A[6]', 'A[5]', 'A[2]', 'A[1]', 'A[0]'.
Warning: In design 'miner_core_comp_2', the same net is connected to more than one pin on submodule 'add_3_root_add_0_root_add_374_4'. (LINT-33)
   Net 'n4627' is connected to pins 'A[30]', 'A[25]'', 'A[23]', 'A[19]', 'A[17]', 'A[13]', 'A[11]', 'A[10]', 'A[9]', 'A[8]', 'A[7]', 'A[4]', 'A[3]'.
Warning: In design 'miner_core_comp_3', the same net is connected to more than one pin on submodule 'add_3_root_add_0_root_add_374_4'. (LINT-33)
   Net 'n4592' is connected to pins 'A[31]', 'A[29]'', 'A[28]', 'A[27]', 'A[26]', 'A[24]', 'A[22]', 'A[21]', 'A[20]', 'A[18]', 'A[16]', 'A[15]', 'A[14]', 'A[12]', 'A[6]', 'A[5]', 'A[2]', 'A[1]', 'A[0]'.
Warning: In design 'miner_core_comp_3', the same net is connected to more than one pin on submodule 'add_3_root_add_0_root_add_374_4'. (LINT-33)
   Net 'n4593' is connected to pins 'A[30]', 'A[25]'', 'A[23]', 'A[19]', 'A[17]', 'A[13]', 'A[11]', 'A[10]', 'A[9]', 'A[8]', 'A[7]', 'A[4]', 'A[3]'.
Warning: In design 'miner_core_comp_4', the same net is connected to more than one pin on submodule 'add_3_root_add_0_root_add_374_4'. (LINT-33)
   Net 'n4540' is connected to pins 'A[31]', 'A[29]'', 'A[28]', 'A[27]', 'A[26]', 'A[24]', 'A[22]', 'A[21]', 'A[20]', 'A[18]', 'A[16]', 'A[15]', 'A[14]', 'A[12]', 'A[6]', 'A[5]', 'A[2]', 'A[1]', 'A[0]'.
Warning: In design 'miner_core_comp_4', the same net is connected to more than one pin on submodule 'add_3_root_add_0_root_add_374_4'. (LINT-33)
   Net 'n4541' is connected to pins 'A[30]', 'A[25]'', 'A[23]', 'A[19]', 'A[17]', 'A[13]', 'A[11]', 'A[10]', 'A[9]', 'A[8]', 'A[7]', 'A[4]', 'A[3]'.
Warning: In design 'miner_core_CCU_2', output port 'rollover_val[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'miner_core_CCU_2', output port 'rollover_val[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'miner_core_CCU_2', output port 'rollover_val[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'miner_core_CCU_2', output port 'rollover_val[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'miner_core_CCU_0', output port 'rollover_val[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'miner_core_CCU_0', output port 'rollover_val[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'miner_core_CCU_0', output port 'rollover_val[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'miner_core_CCU_0', output port 'rollover_val[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'miner_core_CCU_1', output port 'rollover_val[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'miner_core_CCU_1', output port 'rollover_val[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'miner_core_CCU_1', output port 'rollover_val[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'miner_core_CCU_1', output port 'rollover_val[0]' is connected directly to 'logic 0'. (LINT-52)
1
dc_shell> 
Thank you...
Done


