
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025022    0.000700    0.126593 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006674    0.029677    0.171146    0.297739 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029677    0.000183    0.297922 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009284    0.054967    0.393731    0.691653 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054967    0.000389    0.692042 v fanout76/A (sg13g2_buf_8)
     8    0.044561    0.032079    0.094324    0.786366 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.032382    0.002033    0.788399 v _216_/A_N (sg13g2_nand2b_1)
     3    0.011492    0.078325    0.112986    0.901385 v _216_/Y (sg13g2_nand2b_1)
                                                         _042_ (net)
                      0.078332    0.000622    0.902007 v _250_/B (sg13g2_nand2_1)
     2    0.009865    0.061100    0.076426    0.978432 ^ _250_/Y (sg13g2_nand2_1)
                                                         _075_ (net)
                      0.061108    0.000539    0.978971 ^ _252_/A (sg13g2_nand2_1)
     2    0.011793    0.082308    0.092242    1.071213 v _252_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.082324    0.000968    1.072181 v _253_/A (sg13g2_nor2b_1)
     2    0.011536    0.117558    0.120791    1.192972 ^ _253_/Y (sg13g2_nor2b_1)
                                                         _078_ (net)
                      0.117565    0.000716    1.193687 ^ _254_/C (sg13g2_nor3_1)
     1    0.004638    0.048986    0.063363    1.257050 v _254_/Y (sg13g2_nor3_1)
                                                         _079_ (net)
                      0.048986    0.000300    1.257350 v _255_/D (sg13g2_nor4_1)
     1    0.003940    0.128049    0.116184    1.373534 ^ _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.128049    0.000156    1.373689 ^ _256_/B2 (sg13g2_a22oi_1)
     1    0.007604    0.085085    0.100594    1.474283 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.085118    0.000895    1.475179 v output4/A (sg13g2_buf_2)
     1    0.052950    0.090625    0.158890    1.634069 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.090915    0.003901    1.637970 v sine_out[0] (out)
                                              1.637970   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.637970   data arrival time
---------------------------------------------------------------------------------------------
                                              2.212030   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
