Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Mar 27 12:01:00 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_Find_Min_Max_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_Find_Min_Max_0_0 (xilinx.com:user:Find_Min_Max:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Mar 27 11:49:24 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_disp32bits_wrapper_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_disp32bits_wrapper_0_0 (xilinx.com:user:disp32bits_wrapper:1.0) from (Rev. 5) to (Rev. 2)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_disp32bits_wrapper_0_0'. These changes may impact your design.


-Upgrade has removed port 'ins'

-Upgrade has added port 'sw'







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Mar 26 19:23:29 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_disp32bits_wrapper_0_0'

1. Summary
----------

SUCCESS in the update of design_1_disp32bits_wrapper_0_0 (xilinx.com:user:disp32bits_wrapper:1.0 (Rev. 5)) to current project options.






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Mar 26 19:23:03 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_disp32bits_wrapper_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_disp32bits_wrapper_0_0 (xilinx.com:user:disp32bits_wrapper:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Mar 26 19:23:03 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clockdivider_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_clockdivider_0_0 (xilinx.com:user:clockdivider:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Mar 26 19:10:22 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clockdivider_0_0'

1. Summary
----------

SUCCESS in the update of design_1_clockdivider_0_0 (xilinx.com:user:clockdivider:1.0 (Rev. 9)) to current project options.






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Mar 26 19:10:11 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_disp32bits_wrapper_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_disp32bits_wrapper_0_0 (xilinx.com:user:disp32bits_wrapper:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Mar 26 19:06:37 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clockdivider_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_clockdivider_0_0 (xilinx.com:user:clockdivider:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Mar 26 17:40:59 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_disp32bits_wrapper_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_disp32bits_wrapper_0_0 (xilinx.com:user:disp32bits_wrapper:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Mar 26 17:39:33 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_disp32bits_wrapper_0_0'

1. Summary
----------

SUCCESS in the update of design_1_disp32bits_wrapper_0_0 (xilinx.com:user:disp32bits_wrapper:1.0 (Rev. 2)) to current project options.






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Mar 26 17:39:33 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clockdivider_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_clockdivider_0_0 (xilinx.com:user:clockdivider:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Mar 26 17:26:26 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_Find_Min_Max_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_Find_Min_Max_0_0 (xilinx.com:user:Find_Min_Max:1.0) from (Rev. 6) to (Rev. 7)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Mar 26 17:13:17 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_Find_Min_Max_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_Find_Min_Max_0_0 (xilinx.com:user:Find_Min_Max:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Mar 26 15:59:54 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_Find_Min_Max_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_Find_Min_Max_0_0 (xilinx.com:user:Find_Min_Max:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Mar 26 15:55:47 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_Find_Min_Max_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_Find_Min_Max_0_0 (xilinx.com:user:Find_Min_Max:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Mar 26 15:52:27 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_Find_Min_Max_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_Find_Min_Max_0_0 (xilinx.com:user:Find_Min_Max:1.0) from (Rev. 2) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_Find_Min_Max_0_0'. These changes may impact your design.


-Upgrade has removed port 'output'

-Upgrade has added port 'val_output'







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Mar 26 15:49:18 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_counter_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_counter_0_0 (xilinx.com:user:counter:1.0) from (Rev. 2) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_counter_0_0'. These changes may impact your design.


-Upgrade has removed port 'output'

-Upgrade has added port 'val_output'







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Mar 26 15:36:01 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_Find_Min_Max_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the update of design_1_Find_Min_Max_0_0 (xilinx.com:user:Find_Min_Max:1.0 (Rev. 2)) to current project options.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_Find_Min_Max_0_0'. These changes may impact your design.


-Upgrade has removed port 'max'

-Upgrade has removed port 'min'

-Upgrade has added port 'output'

-Upgrade has added port 'up'


