
.. _program_listing_file__home_twiga_code_github_rseac_systemc-clang_examples_llnl-examples_zfpsim_sreg.cpp:

Program Listing for File sreg.cpp
=================================

|exhale_lsh| :ref:`Return to documentation for file <file__home_twiga_code_github_rseac_systemc-clang_examples_llnl-examples_zfpsim_sreg.cpp>` (``/home/twiga/code/github/rseac/systemc-clang/examples/llnl-examples/zfpsim/sreg.cpp``)

.. |exhale_lsh| unicode:: U+021B0 .. UPWARDS ARROW WITH TIP LEFTWARDS

.. code-block:: cpp

   #define RVD
   #include "sreg.h"
   
   int sc_main(int argc , char *argv[])
   {
     sc_clock clk("clk", 10, SC_NS); // create a 10ns period clock signal
     sc_signal<bool> reset("reset");
     sreg<sc_int<8>, BYPASS>  my_sreg_driver("my_sreg_driver");
     my_sreg_driver.clk(clk);
     my_sreg_driver.reset(reset);
   }
