{"vcs1":{"timestamp_begin":1731046565.544369813, "rt":94.09, "ut":0.52, "st":0.26}}
{"vcselab":{"timestamp_begin":1731046659.712190824, "rt":128.13, "ut":0.24, "st":0.22}}
{"link":{"timestamp_begin":1731046787.924657614, "rt":0.36, "ut":0.14, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731046564.771112097}
{"VCS_COMP_START_TIME": 1731046564.771112097}
{"VCS_COMP_END_TIME": 1731046882.166062017}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 330484}}
{"stitch_vcselab": {"peak_mem": 231524}}
