-- hds header_start
--
-- VHDL Architecture MP3LIB.REG16.untitled
--
-- Created:
--          by - herstad.stdt (eesn26.ews.uiuc.edu)
--          at - 14:04:22 03/31/03
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2001.5 (Build 170)
--
-- hds header_end
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;

LIBRARY MP3LIB;
USE MP3LIB.LC3b_types.all;


ENTITY REG3 IS
   PORT( 
      reset_l : IN     std_logic;
      a       : IN     std_logic_vector (15 DOWNTO 0);
      en      : IN     std_logic;
      clk     : IN     std_logic;
      f       : OUT    std_logic_vector (15 DOWNTO 0)
   );

-- Declarations

END REG3 ;

-- hds interface_end
ARCHITECTURE untitled OF REG3 IS
BEGIN
  REG1: process(clk,reset_l,A,EN)
    variable state : std_logic_vector (15 downto 0);
  begin
    if(reset_l = '0') then
      state := '0';  -- default value
    elsif(clk = '1' and clk'event and EN = '1') then -- high enable
      state := A;
    elsif(EN /= '0' and EN /= '1' and clk = '1' and clk'event) then
      state := 'X';
    end if;
    F <= state after delay_reg;
  end process REG1;

  
END untitled;
