// Seed: 1800799644
module module_0 (
    output wor id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri id_3,
    input tri0 id_4,
    input tri id_5,
    output supply1 id_6
);
  generate
    logic id_8 = -1'b0;
  endgenerate
  assign module_1.id_0 = 0;
endmodule
module module_0 #(
    parameter id_4 = 32'd59
) (
    input wire id_0,
    output wand id_1,
    output uwire id_2,
    input wor id_3,
    input uwire _id_4,
    output wire id_5,
    input wand id_6,
    output wire id_7,
    input wand id_8
    , id_17,
    output supply0 id_9,
    output supply1 module_1,
    output supply0 id_11,
    input supply1 id_12,
    output uwire id_13,
    input supply1 id_14,
    output supply0 id_15
);
  module_0 modCall_1 (
      id_5,
      id_12,
      id_3,
      id_3,
      id_3,
      id_3,
      id_7
  );
  wire [-1 : ~  id_4] id_18;
  assign id_15 = 1 - 1 != id_4;
  wire id_19, id_20;
  xnor primCall (id_7, id_0, id_17, id_3, id_14, id_6, id_8, id_12);
endmodule
