#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1de4c40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1de4dd0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1dd62d0 .functor NOT 1, L_0x1e40c20, C4<0>, C4<0>, C4<0>;
L_0x1e40a00 .functor XOR 2, L_0x1e408a0, L_0x1e40960, C4<00>, C4<00>;
L_0x1e40b10 .functor XOR 2, L_0x1e40a00, L_0x1e40a70, C4<00>, C4<00>;
v0x1e38a50_0 .net *"_ivl_10", 1 0, L_0x1e40a70;  1 drivers
v0x1e38b50_0 .net *"_ivl_12", 1 0, L_0x1e40b10;  1 drivers
v0x1e38c30_0 .net *"_ivl_2", 1 0, L_0x1e3bdc0;  1 drivers
v0x1e38cf0_0 .net *"_ivl_4", 1 0, L_0x1e408a0;  1 drivers
v0x1e38dd0_0 .net *"_ivl_6", 1 0, L_0x1e40960;  1 drivers
v0x1e38f00_0 .net *"_ivl_8", 1 0, L_0x1e40a00;  1 drivers
v0x1e38fe0_0 .net "a", 0 0, v0x1e338d0_0;  1 drivers
v0x1e39080_0 .net "b", 0 0, v0x1e33970_0;  1 drivers
v0x1e39120_0 .net "c", 0 0, v0x1e33a10_0;  1 drivers
v0x1e391c0_0 .var "clk", 0 0;
v0x1e39260_0 .net "d", 0 0, v0x1e33b50_0;  1 drivers
v0x1e39300_0 .net "out_pos_dut", 0 0, L_0x1e40500;  1 drivers
v0x1e393a0_0 .net "out_pos_ref", 0 0, L_0x1e3a8d0;  1 drivers
v0x1e39440_0 .net "out_sop_dut", 0 0, L_0x1e3d830;  1 drivers
v0x1e394e0_0 .net "out_sop_ref", 0 0, L_0x1e0e080;  1 drivers
v0x1e39580_0 .var/2u "stats1", 223 0;
v0x1e39620_0 .var/2u "strobe", 0 0;
v0x1e396c0_0 .net "tb_match", 0 0, L_0x1e40c20;  1 drivers
v0x1e39790_0 .net "tb_mismatch", 0 0, L_0x1dd62d0;  1 drivers
v0x1e39830_0 .net "wavedrom_enable", 0 0, v0x1e33e20_0;  1 drivers
v0x1e39900_0 .net "wavedrom_title", 511 0, v0x1e33ec0_0;  1 drivers
L_0x1e3bdc0 .concat [ 1 1 0 0], L_0x1e3a8d0, L_0x1e0e080;
L_0x1e408a0 .concat [ 1 1 0 0], L_0x1e3a8d0, L_0x1e0e080;
L_0x1e40960 .concat [ 1 1 0 0], L_0x1e40500, L_0x1e3d830;
L_0x1e40a70 .concat [ 1 1 0 0], L_0x1e3a8d0, L_0x1e0e080;
L_0x1e40c20 .cmp/eeq 2, L_0x1e3bdc0, L_0x1e40b10;
S_0x1de4f60 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1de4dd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1dd66b0 .functor AND 1, v0x1e33a10_0, v0x1e33b50_0, C4<1>, C4<1>;
L_0x1dd6a90 .functor NOT 1, v0x1e338d0_0, C4<0>, C4<0>, C4<0>;
L_0x1dd6e70 .functor NOT 1, v0x1e33970_0, C4<0>, C4<0>, C4<0>;
L_0x1dd70f0 .functor AND 1, L_0x1dd6a90, L_0x1dd6e70, C4<1>, C4<1>;
L_0x1def850 .functor AND 1, L_0x1dd70f0, v0x1e33a10_0, C4<1>, C4<1>;
L_0x1e0e080 .functor OR 1, L_0x1dd66b0, L_0x1def850, C4<0>, C4<0>;
L_0x1e39d50 .functor NOT 1, v0x1e33970_0, C4<0>, C4<0>, C4<0>;
L_0x1e39dc0 .functor OR 1, L_0x1e39d50, v0x1e33b50_0, C4<0>, C4<0>;
L_0x1e39ed0 .functor AND 1, v0x1e33a10_0, L_0x1e39dc0, C4<1>, C4<1>;
L_0x1e39f90 .functor NOT 1, v0x1e338d0_0, C4<0>, C4<0>, C4<0>;
L_0x1e3a060 .functor OR 1, L_0x1e39f90, v0x1e33970_0, C4<0>, C4<0>;
L_0x1e3a0d0 .functor AND 1, L_0x1e39ed0, L_0x1e3a060, C4<1>, C4<1>;
L_0x1e3a250 .functor NOT 1, v0x1e33970_0, C4<0>, C4<0>, C4<0>;
L_0x1e3a2c0 .functor OR 1, L_0x1e3a250, v0x1e33b50_0, C4<0>, C4<0>;
L_0x1e3a1e0 .functor AND 1, v0x1e33a10_0, L_0x1e3a2c0, C4<1>, C4<1>;
L_0x1e3a450 .functor NOT 1, v0x1e338d0_0, C4<0>, C4<0>, C4<0>;
L_0x1e3a550 .functor OR 1, L_0x1e3a450, v0x1e33b50_0, C4<0>, C4<0>;
L_0x1e3a610 .functor AND 1, L_0x1e3a1e0, L_0x1e3a550, C4<1>, C4<1>;
L_0x1e3a7c0 .functor XNOR 1, L_0x1e3a0d0, L_0x1e3a610, C4<0>, C4<0>;
v0x1dd5c00_0 .net *"_ivl_0", 0 0, L_0x1dd66b0;  1 drivers
v0x1dd6000_0 .net *"_ivl_12", 0 0, L_0x1e39d50;  1 drivers
v0x1dd63e0_0 .net *"_ivl_14", 0 0, L_0x1e39dc0;  1 drivers
v0x1dd67c0_0 .net *"_ivl_16", 0 0, L_0x1e39ed0;  1 drivers
v0x1dd6ba0_0 .net *"_ivl_18", 0 0, L_0x1e39f90;  1 drivers
v0x1dd6f80_0 .net *"_ivl_2", 0 0, L_0x1dd6a90;  1 drivers
v0x1dd7200_0 .net *"_ivl_20", 0 0, L_0x1e3a060;  1 drivers
v0x1e31e40_0 .net *"_ivl_24", 0 0, L_0x1e3a250;  1 drivers
v0x1e31f20_0 .net *"_ivl_26", 0 0, L_0x1e3a2c0;  1 drivers
v0x1e32000_0 .net *"_ivl_28", 0 0, L_0x1e3a1e0;  1 drivers
v0x1e320e0_0 .net *"_ivl_30", 0 0, L_0x1e3a450;  1 drivers
v0x1e321c0_0 .net *"_ivl_32", 0 0, L_0x1e3a550;  1 drivers
v0x1e322a0_0 .net *"_ivl_36", 0 0, L_0x1e3a7c0;  1 drivers
L_0x7f203afd6018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1e32360_0 .net *"_ivl_38", 0 0, L_0x7f203afd6018;  1 drivers
v0x1e32440_0 .net *"_ivl_4", 0 0, L_0x1dd6e70;  1 drivers
v0x1e32520_0 .net *"_ivl_6", 0 0, L_0x1dd70f0;  1 drivers
v0x1e32600_0 .net *"_ivl_8", 0 0, L_0x1def850;  1 drivers
v0x1e326e0_0 .net "a", 0 0, v0x1e338d0_0;  alias, 1 drivers
v0x1e327a0_0 .net "b", 0 0, v0x1e33970_0;  alias, 1 drivers
v0x1e32860_0 .net "c", 0 0, v0x1e33a10_0;  alias, 1 drivers
v0x1e32920_0 .net "d", 0 0, v0x1e33b50_0;  alias, 1 drivers
v0x1e329e0_0 .net "out_pos", 0 0, L_0x1e3a8d0;  alias, 1 drivers
v0x1e32aa0_0 .net "out_sop", 0 0, L_0x1e0e080;  alias, 1 drivers
v0x1e32b60_0 .net "pos0", 0 0, L_0x1e3a0d0;  1 drivers
v0x1e32c20_0 .net "pos1", 0 0, L_0x1e3a610;  1 drivers
L_0x1e3a8d0 .functor MUXZ 1, L_0x7f203afd6018, L_0x1e3a0d0, L_0x1e3a7c0, C4<>;
S_0x1e32da0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1de4dd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1e338d0_0 .var "a", 0 0;
v0x1e33970_0 .var "b", 0 0;
v0x1e33a10_0 .var "c", 0 0;
v0x1e33ab0_0 .net "clk", 0 0, v0x1e391c0_0;  1 drivers
v0x1e33b50_0 .var "d", 0 0;
v0x1e33c40_0 .var/2u "fail", 0 0;
v0x1e33ce0_0 .var/2u "fail1", 0 0;
v0x1e33d80_0 .net "tb_match", 0 0, L_0x1e40c20;  alias, 1 drivers
v0x1e33e20_0 .var "wavedrom_enable", 0 0;
v0x1e33ec0_0 .var "wavedrom_title", 511 0;
E_0x1de35b0/0 .event negedge, v0x1e33ab0_0;
E_0x1de35b0/1 .event posedge, v0x1e33ab0_0;
E_0x1de35b0 .event/or E_0x1de35b0/0, E_0x1de35b0/1;
S_0x1e330d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1e32da0;
 .timescale -12 -12;
v0x1e33310_0 .var/2s "i", 31 0;
E_0x1de3450 .event posedge, v0x1e33ab0_0;
S_0x1e33410 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1e32da0;
 .timescale -12 -12;
v0x1e33610_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1e336f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1e32da0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1e340a0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1de4dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1e3aa80 .functor NOT 1, v0x1e338d0_0, C4<0>, C4<0>, C4<0>;
L_0x1e3ab10 .functor NOT 1, v0x1e33970_0, C4<0>, C4<0>, C4<0>;
L_0x1e3acb0 .functor AND 1, L_0x1e3aa80, L_0x1e3ab10, C4<1>, C4<1>;
L_0x1e3adc0 .functor NOT 1, v0x1e33a10_0, C4<0>, C4<0>, C4<0>;
L_0x1e3af70 .functor AND 1, L_0x1e3acb0, L_0x1e3adc0, C4<1>, C4<1>;
L_0x1e3b080 .functor NOT 1, v0x1e33b50_0, C4<0>, C4<0>, C4<0>;
L_0x1e3b240 .functor AND 1, L_0x1e3af70, L_0x1e3b080, C4<1>, C4<1>;
L_0x1e3b350 .functor NOT 1, v0x1e338d0_0, C4<0>, C4<0>, C4<0>;
L_0x1e3b520 .functor NOT 1, v0x1e33970_0, C4<0>, C4<0>, C4<0>;
L_0x1e3b590 .functor AND 1, L_0x1e3b350, L_0x1e3b520, C4<1>, C4<1>;
L_0x1e3b700 .functor AND 1, L_0x1e3b590, v0x1e33a10_0, C4<1>, C4<1>;
L_0x1e3b770 .functor NOT 1, v0x1e33b50_0, C4<0>, C4<0>, C4<0>;
L_0x1e3b850 .functor AND 1, L_0x1e3b700, L_0x1e3b770, C4<1>, C4<1>;
L_0x1e3b960 .functor OR 1, L_0x1e3b240, L_0x1e3b850, C4<0>, C4<0>;
L_0x1e3b7e0 .functor NOT 1, v0x1e338d0_0, C4<0>, C4<0>, C4<0>;
L_0x1e3baf0 .functor AND 1, L_0x1e3b7e0, v0x1e33970_0, C4<1>, C4<1>;
L_0x1e3bc40 .functor NOT 1, v0x1e33a10_0, C4<0>, C4<0>, C4<0>;
L_0x1e3bcb0 .functor AND 1, L_0x1e3baf0, L_0x1e3bc40, C4<1>, C4<1>;
L_0x1e3be60 .functor NOT 1, v0x1e33b50_0, C4<0>, C4<0>, C4<0>;
L_0x1e3bed0 .functor AND 1, L_0x1e3bcb0, L_0x1e3be60, C4<1>, C4<1>;
L_0x1e3c090 .functor OR 1, L_0x1e3b960, L_0x1e3bed0, C4<0>, C4<0>;
L_0x1e3c1a0 .functor NOT 1, v0x1e338d0_0, C4<0>, C4<0>, C4<0>;
L_0x1e3c2d0 .functor AND 1, L_0x1e3c1a0, v0x1e33970_0, C4<1>, C4<1>;
L_0x1e3c390 .functor AND 1, L_0x1e3c2d0, v0x1e33a10_0, C4<1>, C4<1>;
L_0x1e3c520 .functor NOT 1, v0x1e33b50_0, C4<0>, C4<0>, C4<0>;
L_0x1e3c590 .functor AND 1, L_0x1e3c390, L_0x1e3c520, C4<1>, C4<1>;
L_0x1e3c780 .functor OR 1, L_0x1e3c090, L_0x1e3c590, C4<0>, C4<0>;
L_0x1e3c890 .functor NOT 1, v0x1e338d0_0, C4<0>, C4<0>, C4<0>;
L_0x1e3c9f0 .functor AND 1, L_0x1e3c890, v0x1e33970_0, C4<1>, C4<1>;
L_0x1e3cab0 .functor NOT 1, v0x1e33a10_0, C4<0>, C4<0>, C4<0>;
L_0x1e3cc20 .functor AND 1, L_0x1e3c9f0, L_0x1e3cab0, C4<1>, C4<1>;
L_0x1e3cd30 .functor AND 1, L_0x1e3cc20, v0x1e33b50_0, C4<1>, C4<1>;
L_0x1e3cf00 .functor OR 1, L_0x1e3c780, L_0x1e3cd30, C4<0>, C4<0>;
L_0x1e3d010 .functor NOT 1, v0x1e33970_0, C4<0>, C4<0>, C4<0>;
L_0x1e3d1a0 .functor AND 1, v0x1e338d0_0, L_0x1e3d010, C4<1>, C4<1>;
L_0x1e3d260 .functor AND 1, L_0x1e3d1a0, v0x1e33a10_0, C4<1>, C4<1>;
L_0x1e3d450 .functor AND 1, L_0x1e3d260, v0x1e33b50_0, C4<1>, C4<1>;
L_0x1e3d510 .functor OR 1, L_0x1e3cf00, L_0x1e3d450, C4<0>, C4<0>;
L_0x1e3d320 .functor AND 1, v0x1e338d0_0, v0x1e33970_0, C4<1>, C4<1>;
L_0x1e3d390 .functor AND 1, L_0x1e3d320, v0x1e33a10_0, C4<1>, C4<1>;
L_0x1e3d770 .functor AND 1, L_0x1e3d390, v0x1e33b50_0, C4<1>, C4<1>;
L_0x1e3d830 .functor OR 1, L_0x1e3d510, L_0x1e3d770, C4<0>, C4<0>;
L_0x1e3daf0 .functor OR 1, v0x1e338d0_0, v0x1e33970_0, C4<0>, C4<0>;
L_0x1e3db60 .functor OR 1, L_0x1e3daf0, v0x1e33a10_0, C4<0>, C4<0>;
L_0x1e3dd90 .functor OR 1, L_0x1e3db60, v0x1e33b50_0, C4<0>, C4<0>;
L_0x1e3de50 .functor NOT 1, v0x1e338d0_0, C4<0>, C4<0>, C4<0>;
L_0x1e3e040 .functor NOT 1, v0x1e33970_0, C4<0>, C4<0>, C4<0>;
L_0x1e3e0b0 .functor OR 1, L_0x1e3de50, L_0x1e3e040, C4<0>, C4<0>;
L_0x1e3e350 .functor NOT 1, v0x1e33a10_0, C4<0>, C4<0>, C4<0>;
L_0x1e3e5d0 .functor OR 1, L_0x1e3e0b0, L_0x1e3e350, C4<0>, C4<0>;
L_0x1e3e880 .functor AND 1, L_0x1e3dd90, L_0x1e3e5d0, C4<1>, C4<1>;
L_0x1e3e990 .functor NOT 1, v0x1e338d0_0, C4<0>, C4<0>, C4<0>;
L_0x1e3edc0 .functor NOT 1, v0x1e33970_0, C4<0>, C4<0>, C4<0>;
L_0x1e3ee30 .functor OR 1, L_0x1e3e990, L_0x1e3edc0, C4<0>, C4<0>;
L_0x1e3f100 .functor OR 1, L_0x1e3ee30, v0x1e33b50_0, C4<0>, C4<0>;
L_0x1e3f3d0 .functor AND 1, L_0x1e3e880, L_0x1e3f100, C4<1>, C4<1>;
L_0x1e3f6b0 .functor NOT 1, v0x1e338d0_0, C4<0>, C4<0>, C4<0>;
L_0x1e3f720 .functor OR 1, L_0x1e3f6b0, v0x1e33a10_0, C4<0>, C4<0>;
L_0x1e3f9c0 .functor NOT 1, v0x1e33b50_0, C4<0>, C4<0>, C4<0>;
L_0x1e3fa30 .functor OR 1, L_0x1e3f720, L_0x1e3f9c0, C4<0>, C4<0>;
L_0x1e3fd30 .functor AND 1, L_0x1e3f3d0, L_0x1e3fa30, C4<1>, C4<1>;
L_0x1e3fe40 .functor NOT 1, v0x1e33970_0, C4<0>, C4<0>, C4<0>;
L_0x1e400b0 .functor OR 1, v0x1e338d0_0, L_0x1e3fe40, C4<0>, C4<0>;
L_0x1e40170 .functor NOT 1, v0x1e33b50_0, C4<0>, C4<0>, C4<0>;
L_0x1e403f0 .functor OR 1, L_0x1e400b0, L_0x1e40170, C4<0>, C4<0>;
L_0x1e40500 .functor AND 1, L_0x1e3fd30, L_0x1e403f0, C4<1>, C4<1>;
v0x1e34260_0 .net *"_ivl_0", 0 0, L_0x1e3aa80;  1 drivers
v0x1e34340_0 .net *"_ivl_10", 0 0, L_0x1e3b080;  1 drivers
v0x1e34420_0 .net *"_ivl_100", 0 0, L_0x1e3e880;  1 drivers
v0x1e34510_0 .net *"_ivl_102", 0 0, L_0x1e3e990;  1 drivers
v0x1e345f0_0 .net *"_ivl_104", 0 0, L_0x1e3edc0;  1 drivers
v0x1e34720_0 .net *"_ivl_106", 0 0, L_0x1e3ee30;  1 drivers
v0x1e34800_0 .net *"_ivl_108", 0 0, L_0x1e3f100;  1 drivers
v0x1e348e0_0 .net *"_ivl_110", 0 0, L_0x1e3f3d0;  1 drivers
v0x1e349c0_0 .net *"_ivl_112", 0 0, L_0x1e3f6b0;  1 drivers
v0x1e34b30_0 .net *"_ivl_114", 0 0, L_0x1e3f720;  1 drivers
v0x1e34c10_0 .net *"_ivl_116", 0 0, L_0x1e3f9c0;  1 drivers
v0x1e34cf0_0 .net *"_ivl_118", 0 0, L_0x1e3fa30;  1 drivers
v0x1e34dd0_0 .net *"_ivl_12", 0 0, L_0x1e3b240;  1 drivers
v0x1e34eb0_0 .net *"_ivl_120", 0 0, L_0x1e3fd30;  1 drivers
v0x1e34f90_0 .net *"_ivl_122", 0 0, L_0x1e3fe40;  1 drivers
v0x1e35070_0 .net *"_ivl_124", 0 0, L_0x1e400b0;  1 drivers
v0x1e35150_0 .net *"_ivl_126", 0 0, L_0x1e40170;  1 drivers
v0x1e35340_0 .net *"_ivl_128", 0 0, L_0x1e403f0;  1 drivers
v0x1e35420_0 .net *"_ivl_14", 0 0, L_0x1e3b350;  1 drivers
v0x1e35500_0 .net *"_ivl_16", 0 0, L_0x1e3b520;  1 drivers
v0x1e355e0_0 .net *"_ivl_18", 0 0, L_0x1e3b590;  1 drivers
v0x1e356c0_0 .net *"_ivl_2", 0 0, L_0x1e3ab10;  1 drivers
v0x1e357a0_0 .net *"_ivl_20", 0 0, L_0x1e3b700;  1 drivers
v0x1e35880_0 .net *"_ivl_22", 0 0, L_0x1e3b770;  1 drivers
v0x1e35960_0 .net *"_ivl_24", 0 0, L_0x1e3b850;  1 drivers
v0x1e35a40_0 .net *"_ivl_26", 0 0, L_0x1e3b960;  1 drivers
v0x1e35b20_0 .net *"_ivl_28", 0 0, L_0x1e3b7e0;  1 drivers
v0x1e35c00_0 .net *"_ivl_30", 0 0, L_0x1e3baf0;  1 drivers
v0x1e35ce0_0 .net *"_ivl_32", 0 0, L_0x1e3bc40;  1 drivers
v0x1e35dc0_0 .net *"_ivl_34", 0 0, L_0x1e3bcb0;  1 drivers
v0x1e35ea0_0 .net *"_ivl_36", 0 0, L_0x1e3be60;  1 drivers
v0x1e35f80_0 .net *"_ivl_38", 0 0, L_0x1e3bed0;  1 drivers
v0x1e36060_0 .net *"_ivl_4", 0 0, L_0x1e3acb0;  1 drivers
v0x1e36350_0 .net *"_ivl_40", 0 0, L_0x1e3c090;  1 drivers
v0x1e36430_0 .net *"_ivl_42", 0 0, L_0x1e3c1a0;  1 drivers
v0x1e36510_0 .net *"_ivl_44", 0 0, L_0x1e3c2d0;  1 drivers
v0x1e365f0_0 .net *"_ivl_46", 0 0, L_0x1e3c390;  1 drivers
v0x1e366d0_0 .net *"_ivl_48", 0 0, L_0x1e3c520;  1 drivers
v0x1e367b0_0 .net *"_ivl_50", 0 0, L_0x1e3c590;  1 drivers
v0x1e36890_0 .net *"_ivl_52", 0 0, L_0x1e3c780;  1 drivers
v0x1e36970_0 .net *"_ivl_54", 0 0, L_0x1e3c890;  1 drivers
v0x1e36a50_0 .net *"_ivl_56", 0 0, L_0x1e3c9f0;  1 drivers
v0x1e36b30_0 .net *"_ivl_58", 0 0, L_0x1e3cab0;  1 drivers
v0x1e36c10_0 .net *"_ivl_6", 0 0, L_0x1e3adc0;  1 drivers
v0x1e36cf0_0 .net *"_ivl_60", 0 0, L_0x1e3cc20;  1 drivers
v0x1e36dd0_0 .net *"_ivl_62", 0 0, L_0x1e3cd30;  1 drivers
v0x1e36eb0_0 .net *"_ivl_64", 0 0, L_0x1e3cf00;  1 drivers
v0x1e36f90_0 .net *"_ivl_66", 0 0, L_0x1e3d010;  1 drivers
v0x1e37070_0 .net *"_ivl_68", 0 0, L_0x1e3d1a0;  1 drivers
v0x1e37150_0 .net *"_ivl_70", 0 0, L_0x1e3d260;  1 drivers
v0x1e37230_0 .net *"_ivl_72", 0 0, L_0x1e3d450;  1 drivers
v0x1e37310_0 .net *"_ivl_74", 0 0, L_0x1e3d510;  1 drivers
v0x1e373f0_0 .net *"_ivl_76", 0 0, L_0x1e3d320;  1 drivers
v0x1e374d0_0 .net *"_ivl_78", 0 0, L_0x1e3d390;  1 drivers
v0x1e375b0_0 .net *"_ivl_8", 0 0, L_0x1e3af70;  1 drivers
v0x1e37690_0 .net *"_ivl_80", 0 0, L_0x1e3d770;  1 drivers
v0x1e37770_0 .net *"_ivl_84", 0 0, L_0x1e3daf0;  1 drivers
v0x1e37850_0 .net *"_ivl_86", 0 0, L_0x1e3db60;  1 drivers
v0x1e37930_0 .net *"_ivl_88", 0 0, L_0x1e3dd90;  1 drivers
v0x1e37a10_0 .net *"_ivl_90", 0 0, L_0x1e3de50;  1 drivers
v0x1e37af0_0 .net *"_ivl_92", 0 0, L_0x1e3e040;  1 drivers
v0x1e37bd0_0 .net *"_ivl_94", 0 0, L_0x1e3e0b0;  1 drivers
v0x1e37cb0_0 .net *"_ivl_96", 0 0, L_0x1e3e350;  1 drivers
v0x1e37d90_0 .net *"_ivl_98", 0 0, L_0x1e3e5d0;  1 drivers
v0x1e37e70_0 .net "a", 0 0, v0x1e338d0_0;  alias, 1 drivers
v0x1e38320_0 .net "b", 0 0, v0x1e33970_0;  alias, 1 drivers
v0x1e38410_0 .net "c", 0 0, v0x1e33a10_0;  alias, 1 drivers
v0x1e38500_0 .net "d", 0 0, v0x1e33b50_0;  alias, 1 drivers
v0x1e385f0_0 .net "out_pos", 0 0, L_0x1e40500;  alias, 1 drivers
v0x1e386b0_0 .net "out_sop", 0 0, L_0x1e3d830;  alias, 1 drivers
S_0x1e38830 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1de4dd0;
 .timescale -12 -12;
E_0x1dcb9f0 .event anyedge, v0x1e39620_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e39620_0;
    %nor/r;
    %assign/vec4 v0x1e39620_0, 0;
    %wait E_0x1dcb9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e32da0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e33c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e33ce0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1e32da0;
T_4 ;
    %wait E_0x1de35b0;
    %load/vec4 v0x1e33d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e33c40_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1e32da0;
T_5 ;
    %wait E_0x1de3450;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e33b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e33a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e33970_0, 0;
    %assign/vec4 v0x1e338d0_0, 0;
    %wait E_0x1de3450;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e33b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e33a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e33970_0, 0;
    %assign/vec4 v0x1e338d0_0, 0;
    %wait E_0x1de3450;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e33b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e33a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e33970_0, 0;
    %assign/vec4 v0x1e338d0_0, 0;
    %wait E_0x1de3450;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e33b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e33a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e33970_0, 0;
    %assign/vec4 v0x1e338d0_0, 0;
    %wait E_0x1de3450;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e33b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e33a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e33970_0, 0;
    %assign/vec4 v0x1e338d0_0, 0;
    %wait E_0x1de3450;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e33b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e33a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e33970_0, 0;
    %assign/vec4 v0x1e338d0_0, 0;
    %wait E_0x1de3450;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e33b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e33a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e33970_0, 0;
    %assign/vec4 v0x1e338d0_0, 0;
    %wait E_0x1de3450;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e33b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e33a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e33970_0, 0;
    %assign/vec4 v0x1e338d0_0, 0;
    %wait E_0x1de3450;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e33b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e33a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e33970_0, 0;
    %assign/vec4 v0x1e338d0_0, 0;
    %wait E_0x1de3450;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e33b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e33a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e33970_0, 0;
    %assign/vec4 v0x1e338d0_0, 0;
    %wait E_0x1de3450;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e33b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e33a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e33970_0, 0;
    %assign/vec4 v0x1e338d0_0, 0;
    %wait E_0x1de3450;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e33b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e33a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e33970_0, 0;
    %assign/vec4 v0x1e338d0_0, 0;
    %wait E_0x1de3450;
    %load/vec4 v0x1e33c40_0;
    %store/vec4 v0x1e33ce0_0, 0, 1;
    %fork t_1, S_0x1e330d0;
    %jmp t_0;
    .scope S_0x1e330d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e33310_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1e33310_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1de3450;
    %load/vec4 v0x1e33310_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e33b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e33a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e33970_0, 0;
    %assign/vec4 v0x1e338d0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e33310_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1e33310_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1e32da0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1de35b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e33b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e33a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e33970_0, 0;
    %assign/vec4 v0x1e338d0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1e33c40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1e33ce0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1de4dd0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e391c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e39620_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1de4dd0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e391c0_0;
    %inv;
    %store/vec4 v0x1e391c0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1de4dd0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e33ab0_0, v0x1e39790_0, v0x1e38fe0_0, v0x1e39080_0, v0x1e39120_0, v0x1e39260_0, v0x1e394e0_0, v0x1e39440_0, v0x1e393a0_0, v0x1e39300_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1de4dd0;
T_9 ;
    %load/vec4 v0x1e39580_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1e39580_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e39580_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1e39580_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1e39580_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e39580_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1e39580_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e39580_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e39580_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e39580_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1de4dd0;
T_10 ;
    %wait E_0x1de35b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e39580_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e39580_0, 4, 32;
    %load/vec4 v0x1e396c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1e39580_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e39580_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e39580_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e39580_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1e394e0_0;
    %load/vec4 v0x1e394e0_0;
    %load/vec4 v0x1e39440_0;
    %xor;
    %load/vec4 v0x1e394e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1e39580_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e39580_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1e39580_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e39580_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1e393a0_0;
    %load/vec4 v0x1e393a0_0;
    %load/vec4 v0x1e39300_0;
    %xor;
    %load/vec4 v0x1e393a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1e39580_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e39580_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1e39580_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e39580_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth1/human/ece241_2013_q2/iter0/response0/top_module.sv";
