{ PHY_BIST_ENABLE = 0x01 } cmdhdr_tbl_entry { u32 cda ; u32 prde_fis_len ; u32 ttl ; u32 desc_info ; } { CMD_DESC_RES = ( 1 << 11 ) , VENDOR_SPECIFIC_BIST = ( 1 << 10 ) , CMD_DESC_SNOOP_ENABLE = ( 1 << 9 ) , FPDMA_QUEUED_CMD = ( 1 << 8 ) , SRST_CMD = ( 1 << 7 ) , BIST = ( 1 << 6 ) , ATAPI_CMD = ( 1 << 5 ) } command_desc { u8 cfis [ 8 * 4 ] ; u8 sfis [ 8 * 4 ] ; u8 acmd [ 4 * 4 ] ; u8 fill [ 4 * 4 ] ; u32 prdt [ SATA_FSL_MAX_PRD_DIRECT * 4 ] ; u32 prdt_indirect [ ( SATA_FSL_MAX_PRD - SATA_FSL_MAX_PRD_DIRECT ) * 4 ] ; } prde { u32 dba ; u8 fill [ 2 * 4 ] ; u32 ddc_and_ext ; } sata_fsl_port_priv { struct cmdhdr_tbl_entry * cmdslot ; int cmdslot_paddr ; struct command_desc * cmdentry ; dma_addr_t cmdentry_paddr ; } 