PACKET3_CE_WRITE	,	V_539
priority_b_cnt	,	V_125
GRBM_STATUS_SE1	,	V_403
GRBM_STATUS_SE0	,	V_402
PACKET3_WRITE_GDS_RAM	,	V_550
PRIORITY_ALWAYS_ON	,	V_138
CP_PACKET_GET_COUNT	,	F_149
"  DMA_STATUS_REG   = 0x%08X\n"	,	L_26
DMA_RB_CNTL	,	V_416
crtc_vblank_int	,	V_715
SOFT_RESET_DB	,	V_407
SI_PM4_UCODE_SIZE	,	V_50
dfixed_div	,	F_22
unlikely	,	F_164
gpu_clock_mutex	,	V_804
DMA_PACKET	,	F_158
IH_RB_WPTR	,	V_645
other_heads_data_return_time	,	V_103
ring_obj	,	V_803
scratch	,	V_285
DC_LB_MEMORY_CONFIG	,	F_18
radeon_fence	,	V_290
si_irq_init	,	F_177
size	,	V_56
si_disable_interrupt_state	,	F_176
dram_channels	,	V_76
r600_vram_scratch_init	,	F_213
si_ring_ib_execute	,	F_89
PA_SC_LINE_STIPPLE_STATE	,	V_271
TRAIN_DONE_D1	,	V_36
r600_ih_ring_init	,	F_237
TRAIN_DONE_D0	,	V_35
IRQ_NONE	,	V_773
PACKET3_SET_CONFIG_REG_END	,	V_589
MC_SEQ_SUP_CNTL	,	V_26
PACKET3_PREAMBLE_END_CLEAR_STATE	,	V_351
ASIC_IS_AVIVO	,	F_228
RADEON_WB_SCRATCH_OFFSET	,	V_366
"disabling GPU acceleration\n"	,	L_111
RREG32	,	F_2
CP_PACKET_GET_TYPE	,	F_148
other_mode	,	V_63
interrupt_cntl	,	V_670
num_tile_pipes	,	V_238
ucode_size	,	V_13
SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU	,	V_471
PAGE_TABLE_DEPTH	,	F_137
a	,	V_78
b	,	V_110
c	,	V_111
si_get_gpu_clock	,	F_250
dram_efficiency	,	V_74
CP_RB0_CNTL	,	V_370
radeon_mc	,	V_445
MC_SEQ_TRAIN_WAKEUP_CNTL	,	V_34
real_vram_size	,	V_447
i	,	V_12
irq	,	V_708
j	,	V_197
CONTEXT1_IDENTITY_ACCESS_MODE	,	F_135
k	,	V_198
RLC_GPU_CLOCK_COUNT_MSB	,	V_807
CACHE_FLUSH_AND_INV_TS_EVENT	,	V_306
CP_RB0_RPTR_ADDR_HI	,	V_375
"IH: D5 vblank\n"	,	L_83
dma_ring_index	,	V_787
r	,	V_343
CP_RB2_RPTR_ADDR_HI	,	V_391
DACA_AUTODETECT_INT_CONTROL	,	V_662
"force priority to high\n"	,	L_17
radeon_semaphore_create	,	F_204
active_cu	,	V_199
"  VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x%08X\n"	,	L_29
EVERGREEN_CRTC3_REGISTER_OFFSET	,	V_658
EVERGREEN_CRTC0_REGISTER_OFFSET	,	V_655
SOFT_RESET_IA	,	V_413
EVENT_TYPE	,	F_84
GRBM_SOFT_RESET	,	V_355
max_texture_channel_caches	,	V_223
IH_WPTR_OVERFLOW_CLEAR	,	V_677
SCRATCH_UMSK	,	V_331
IH_WPTR_WRITEBACK_ENABLE	,	V_678
opcode	,	V_530
DMA0_REGISTER_OFFSET	,	V_256
DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_500
grbm_reset	,	V_405
reg	,	V_289
CHIP_TAHITI	,	V_18
num_reg	,	V_286
MC_VM_MX_L1_TLB_CNTL	,	V_467
si_irq_fini	,	F_190
ret	,	V_595
size_af	,	V_449
PACKET3_WRITE_CONST_RAM_OFFSET	,	V_535
CAYMAN_RING_TYPE_CP2_INDEX	,	V_335
WRITE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_509
PACKET3_SET_CE_DE_COUNTERS	,	V_532
evergreen	,	V_720
"radeon_cp: Failed to register firmware\n"	,	L_3
PA_SC_FIFO_SIZE	,	V_262
si_asic_reset	,	F_119
MC_SEQ_IO_DEBUG_INDEX	,	V_29
CP_PFP_HALT	,	V_329
size_bf	,	V_450
VM_CONTEXT1_CNTL2	,	V_497
si_pcie_gart_fini	,	F_140
HDP_REG_COHERENCY_FLUSH_CNTL	,	V_429
is_atom_bios	,	V_801
line_time	,	V_92
sc_prim_fifo_size_backend	,	V_228
"IH: DMA trap\n"	,	L_95
"Wait for MC idle timedout !\n"	,	L_30
mc_latency	,	V_98
GUI_ACTIVE	,	V_404
le32_to_cpu	,	F_192
DC_HPD2_INT_CONTROL	,	V_665
atom_asic_init	,	F_222
CP_RB2_BASE	,	V_392
d5grph_int	,	V_738
tahiti_io_mc_regs	,	V_19
si_tiling_mode_table_init	,	F_44
radeon_ttm_set_active_vram_size	,	F_92
gtt_end	,	V_454
DC_HPD6_INT_CONTROL	,	V_669
DMA_TILING_CONFIG	,	V_255
CP_RB1_RPTR	,	V_386
"IH: D1 vblank\n"	,	L_74
MC_ARB_RAMCFG	,	V_237
DC_HPD4_INT_CONTROL	,	V_667
GRBM_STATUS2	,	V_401
lb_size	,	V_115
DMA_PTE_PDE_PACKET	,	F_159
si_rlc_stop	,	F_171
si_copy_dma	,	F_203
"CP DMA Bad SRC register\n"	,	L_41
"si_rlc: Bogus length %zu in firmware \"%s\"\n"	,	L_13
PACKET3_TC_ACTION_ENA	,	V_302
atom_context	,	V_799
"radeon_cp"	,	L_2
VGT_CACHE_INVALIDATION	,	V_267
DRM_DEBUG	,	F_8
family	,	V_17
"Loading %s Microcode\n"	,	L_7
VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR	,	V_485
VM_CONTEXT8_PAGE_TABLE_BASE_ADDR	,	V_495
DMA_RB_RPTR	,	V_795
VM_L2_CNTL	,	V_472
min_bandwidth	,	V_87
num_gpus	,	V_243
si_cp_resume	,	F_103
pfp_fw	,	V_53
"limiting GTT\n"	,	L_33
d2grph_int	,	V_735
CP_MEQ_THRESHOLDS	,	V_259
tmp	,	V_64
latency_tolerant_lines	,	V_116
DMIF_ADDR_CONFIG	,	V_253
evergreen_mc_save	,	V_422
VGT_VTX_VECT_EJECT_REG	,	V_511
si_create_bitmask	,	F_57
bytes_per_pixel	,	V_96
CP_ME_CNTL	,	V_325
radeon_bo_create	,	F_169
si_startup	,	F_212
VGA_MEMORY_DISABLE	,	V_431
ddev	,	V_776
radeon_gart_table_vram_unpin	,	F_139
cayman_dma_resume	,	F_218
MC_SEQ_SUP_PGM	,	V_32
DC_HPD3_INTERRUPT	,	V_761
cp_int_cntl2	,	V_686
cp_int_cntl1	,	V_685
PACKET3_SET_CONFIG_REG_START	,	V_299
PACKET3_COND_WRITE	,	V_587
INTERRUPT_CNTL2	,	V_671
INACTIVE_CUS_MASK	,	V_193
si_setup_rb	,	F_61
IRQ_HANDLED	,	V_780
active_time	,	V_94
save_restore_obj	,	V_618
ridx	,	V_613
DRM_INFO	,	F_13
CAYMAN_RING_TYPE_DMA1_INDEX	,	V_714
vsc	,	V_97
CP_RB1_BASE	,	V_385
max_cu_per_sh	,	V_220
save	,	V_423
src_width	,	V_93
RLC_LB_CNTR_MAX	,	V_629
VBLANK_STATUS	,	V_743
drm_handle_vblank	,	F_196
sh_per_se	,	V_196
CP_RB0_RPTR	,	V_379
enabled_rbs	,	V_207
current_sclk	,	V_130
CP_PFP_UCODE_DATA	,	V_337
"si_irq_process start: rptr %d, wptr %d\n"	,	L_73
ROW_SIZE_SHIFT	,	V_251
multi_gpu_tile_size	,	V_244
si_init	,	F_226
"(%d) create RLC sr bo failed\n"	,	L_50
ENABLE_L1_TLB	,	V_468
err	,	V_47
radeon_fence_emit	,	F_210
rlc	,	V_617
si_vm_packet3_ce_check	,	F_144
SOFT_RESET_PA	,	V_357
ROQ_IB1_START	,	F_66
PACKET3_INDIRECT_BUFFER_CONST	,	V_313
PACKET3_SET_CONTEXT_REG	,	V_353
disabled_rbs	,	V_206
"PCIE GART of %uM enabled (table at 0x%016llX).\n"	,	L_37
num_tile_mode_states	,	V_150
TILE_SPLIT	,	F_48
CHANSIZE_MASK	,	V_459
"failed initializing CP fences (%d).\n"	,	L_102
DMA_STATUS_REG	,	V_414
ndw	,	V_609
si_disable_interrupts	,	F_175
PACKET3_DRAW_INDEX_OFFSET_2	,	V_569
"IH: HPD1\n"	,	L_87
CHANSIZE_OVERRIDE	,	V_458
HDP_NONSURFACE_INFO	,	V_440
rmb	,	F_195
max_pfn	,	V_494
msi_enabled	,	V_682
ADDR_SURF_THIN_MICRO_TILING	,	V_177
mode	,	V_62
VGT_INDEX_TYPE	,	V_515
PACKET3_NUM_INSTANCES	,	V_566
cp_int_cntl	,	V_684
radeon_fence_driver_start_ring	,	F_215
MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR	,	V_436
ADDR_SURF_DISPLAY_MICRO_TILING	,	V_175
vram_is_ddr	,	V_457
DMA_PACKET_WRITE	,	V_612
"IH: D2 vline\n"	,	L_78
"(%d) pin RLC sr bo failed\n"	,	L_51
LB_D6_VBLANK_INTERRUPT	,	V_756
SOFT_RESET_SPI	,	V_359
crtc_htotal	,	V_127
si_fence_ring_emit	,	F_81
"failed initializing DMA fences (%d).\n"	,	L_103
shader_engine_tile_size	,	V_242
WREG32_P	,	F_199
PIPE_INTERLEAVE_SIZE_SHIFT	,	V_250
CP_CE_UCODE_DATA	,	V_339
si_get_rb_disabled	,	F_60
si_rlc_resume	,	F_173
lb_partitions	,	V_114
BUF_SWAP_32BIT	,	V_369
accel_working	,	V_800
"si_irq_set: sw int dma\n"	,	L_58
PACKET3_ME_INITIALIZE_DEVICE_ID	,	F_96
"si_irq_set: hpd 2\n"	,	L_67
latency	,	V_105
IH_RB_CNTL	,	V_640
SOFT_RESET_SC	,	V_409
PACKET3_SET_CONTEXT_REG_INDIRECT	,	V_578
running	,	V_9
SOFT_RESET_DMA1	,	V_420
idx_value	,	V_541
SQC_CACHES	,	V_522
visible_vram_size	,	V_327
"radeon/%s_pfp.bin"	,	L_8
pkt	,	V_529
mem_row_size_in_kb	,	V_156
GC_USER_RB_BACKEND_DISABLE	,	V_204
LB_D3_VBLANK_INTERRUPT	,	V_750
pfp_req_size	,	V_41
DC_HPD1_INT_CONTROL	,	V_663
radeon_crtc_handle_flip	,	F_198
mc_shared_chmap	,	V_214
MICRO_TILE_MODE	,	F_46
se_num	,	V_183
PACKET3_DISPATCH_INDIRECT	,	V_548
DC_HPD5_INT_CONTROL	,	V_668
si_ib_parse	,	F_147
si_vm_packet3_compute_check	,	F_146
radeon_ib	,	V_308
SOFT_RESET_TA	,	V_412
CP_PERFMON_CNTL	,	V_264
DMA_RB_ENABLE	,	V_417
SOFT_RESET_TC	,	V_411
sc_earlyz_tile_fifo_size	,	V_230
RADEON_RESET_GFX	,	V_424
"Invalid register 0x%x in CS\n"	,	L_38
disp_int_cont5	,	V_731
SOFT_RESET_SX	,	V_360
disp_int_cont3	,	V_727
disp_int_cont4	,	V_729
disp_int_cont2	,	V_725
VM_CONTEXT1_PROTECTION_FAULT_ADDR	,	V_427
CP_RB1_RPTR_ADDR_HI	,	V_384
"limiting VRAM\n"	,	L_35
IS_ERR	,	F_10
"radeon: cp failed to lock ring (%d).\n"	,	L_19
ADDR_SURF_TILE_SPLIT_256B	,	V_169
si_fini	,	F_243
ring	,	V_293
DIV_ROUND_UP	,	F_205
PACKET3_WAIT_ON_DE_COUNTER	,	V_538
return_efficiency	,	V_81
ih_cntl	,	V_637
stat_regs	,	V_719
dce6_average_bandwidth_vs_dram_bandwidth_for_display	,	F_33
FB_READ_EN	,	V_235
rmx_type	,	V_134
PACKET3	,	F_83
PACKET3_CP_DMA_CMD_DAS	,	V_593
radeon_ring_lockup_update	,	F_108
PA_SU_LINE_STIPPLE_VALUE	,	V_520
RADEON_GPU_PAGE_SIZE	,	V_368
RADEON_WB_CP_RPTR_OFFSET	,	V_374
start_reg	,	V_542
radeon_update_bandwidth_info	,	F_128
yclk	,	V_75
mc_fw	,	V_15
worst_chunk_return_time	,	V_100
SC_HIZ_TILE_FIFO_SIZE	,	F_73
FB_WRITE_EN	,	V_236
si_mc_load_microcode	,	F_3
max_backends_per_se	,	V_222
VM_CONTEXT0_CNTL	,	V_488
radeon_wb_disable	,	F_225
NOOFCOLS_MASK	,	V_240
PACKET3_CP_DMA_CMD_SAS	,	V_591
radeon_vm_map_gart	,	F_157
"IH: HPD3\n"	,	L_89
IH_RB_RPTR	,	V_644
VBLANK_ACK	,	V_744
dst_offset	,	V_782
mutex_unlock	,	F_252
DMA_PACKET_SRBM_WRITE	,	V_616
BACKEND_DISABLE_MASK	,	V_203
d3grph_int	,	V_736
BUG	,	F_12
radeon_surface_init	,	F_231
be32_to_cpup	,	F_5
HDP_NONSURFACE_BASE	,	V_439
PACKET3_INCREMENT_DE_COUNTER	,	V_581
bandwidth	,	V_77
RLC_ENABLE	,	V_625
"radeon: MC ucode required for NI+.\n"	,	L_112
NOOFCOLS_SHIFT	,	V_241
fw_data	,	V_8
dce6_wm_params	,	V_72
r600_pcie_gart_init	,	F_238
si_cp_start	,	F_94
"si_irq_set: vblank 4\n"	,	L_64
PACKET3_TCL1_ACTION_ENA	,	V_301
VGT_TF_MEMORY_BASE	,	V_519
si_vm_fini	,	F_152
PACKET3_DUMP_CONST_RAM	,	V_536
split_equal_to_row_size	,	V_153
mutex_lock	,	F_251
verde_io_mc_regs	,	V_25
TAHITI_GB_ADDR_CONFIG_GOLDEN	,	V_231
radeon_bo_init	,	F_234
priority_b_mark	,	V_122
RADEON_CP_PACKET2	,	V_793
mdelay	,	F_104
CP_RB1_WPTR	,	V_381
blackout	,	V_10
radeon_ring	,	V_292
"  GRBM_STATUS_SE0=0x%08X\n"	,	L_22
VGT_PRIMITIVE_TYPE	,	V_514
blank_time	,	V_95
CC_GC_SHADER_ARRAY_CONFIG	,	V_192
IH_CNTL	,	V_638
rlc_chip_name	,	V_40
r600_ih_ring_alloc	,	F_178
MC_VM_SYSTEM_APERTURE_HIGH_ADDR	,	V_434
INVALIDATE_L2_CACHE	,	V_478
dce6_get_dmif_bytes_per_request	,	F_27
ADDR_SURF_TILE_SPLIT_128B	,	V_168
WARN	,	F_185
radeon_bo_unpin	,	F_165
CAYMAN_WB_DMA1_RPTR_OFFSET	,	V_798
GB_ADDR_CONFIG	,	V_252
si_vm_flush	,	F_160
ES_AND_GS_AUTO	,	V_269
full	,	V_79
PACKET3_DRAW_INDEX_IMMD	,	V_565
"(%d) create RLC c bo failed\n"	,	L_52
WREG32	,	F_4
gpu_addr	,	V_296
TA_CNTL_AUX	,	V_527
"IH ring buffer overflow (0x%08X, %d, %d)\n"	,	L_72
VGT_NUM_INDICES	,	V_516
LB_D4_VBLANK_INTERRUPT	,	V_752
VM_L2_CNTL2	,	V_476
VM_L2_CNTL3	,	V_479
VGT_NUM_INSTANCES	,	V_263
si_vm_packet3_gfx_check	,	F_145
si_irq_suspend	,	F_189
PACKET3_OCCLUSION_QUERY	,	V_553
me_req_size	,	V_42
LB_D1_VLINE_INTERRUPT	,	V_745
WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_508
clear_state_obj	,	V_619
"si_irq_set: hpd 5\n"	,	L_70
MC_VM_AGP_TOP	,	V_443
"Invalid CE packet3: 0x%x\n"	,	L_39
HDP_FLUSH_INVALIDATE_CACHE	,	V_281
PACKET3_ME_WRITE	,	V_584
ptr	,	V_596
__BIG_ENDIAN	,	F_90
FORCE_EOV_MAX_CLK_CNT	,	F_75
PACKET3_INCREMENT_CE_COUNTER	,	V_537
me_fw	,	V_57
GRBM_STATUS	,	V_400
DC_HPD4_INTERRUPT	,	V_762
next_rptr_gpu_addr	,	V_319
dummy_page	,	V_486
"Can't enable IRQ/MSI because no handler is installed\n"	,	L_54
DRM_MODE_FLAG_INTERLACE	,	V_133
uint64_t	,	T_6
end_reg	,	V_543
"IH: HPD5\n"	,	L_91
GC_USER_SHADER_ARRAY_CONFIG	,	V_194
"GPU not posted. posting now...\n"	,	L_110
RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_499
"si_irq_set: sw int cp1\n"	,	L_56
current_mclk	,	V_129
platform_device_register_simple	,	F_9
CLIP_VTX_REORDER_ENA	,	V_284
PRIORITY_B_CNT	,	V_144
si_mc_program	,	F_120
PACKET3_PREAMBLE_CNTL	,	V_348
"Failed to load MC firmware!\n"	,	L_100
numchan	,	V_456
si_get_cu_enabled	,	F_58
mc_arb_ramcfg	,	V_215
wptr	,	V_316
VGT_GS_VERTEX_REUSE	,	V_270
si_gpu_init	,	F_62
disp_int	,	V_721
DC_LB_MEMORY_SPLIT	,	V_67
"si_irq_set: vblank 2\n"	,	L_62
evergreen_get_number_of_dram_channels	,	F_37
PRIORITY_OFF	,	V_124
si_mc_init	,	F_125
SOFT_RESET_GDS	,	V_408
HDP_MEM_COHERENCY_FLUSH_CNTL	,	V_463
PAGE_SIZE	,	V_620
"si startup failed on resume\n"	,	L_107
TAHITI_IO_MC_REGS_SIZE	,	V_21
PACKET_TYPE2	,	V_599
PACKET_TYPE3	,	V_600
EVERGREEN_CRTC4_REGISTER_OFFSET	,	V_659
PACKET_TYPE0	,	V_598
flags	,	V_132
LB_D2_VLINE_INTERRUPT	,	V_749
DPG_PIPE_LATENCY_CONTROL	,	V_142
"vm manager initialization failed (%d).\n"	,	L_106
enabled	,	V_66
ARRAY_2D_TILED_THIN1	,	V_160
WRITE_DATA_DST_SEL	,	F_156
ptr_mask	,	V_766
num_crtc	,	V_147
DC_HPD5_INTERRUPT	,	V_763
"Non-PM4 ring %d !\n"	,	L_46
"IH: D6 vline\n"	,	L_86
"Invalid GFX packet3: 0x%x\n"	,	L_43
ADDR_SURF_BANK_HEIGHT_1	,	V_172
ADDR_SURF_BANK_HEIGHT_2	,	V_171
ADDR_SURF_BANK_HEIGHT_4	,	V_166
SI_RLC_UCODE_SIZE	,	V_52
rb_bufsz	,	V_354
INTERRUPT_CNTL	,	V_672
NUM_CLIP_SEQ	,	F_79
CE_PARTITION_BASE	,	V_346
VGA_HDP_CONTROL	,	V_430
RADEON_VM_PAGE_SYSTEM	,	V_610
L2_CACHE_BIGK_ASSOCIATIVITY	,	V_480
PACKET3_ALLOC_GDS	,	V_549
CB_PERFCOUNTER2_SELECT0	,	V_276
ENABLE_INTR	,	V_641
CB_PERFCOUNTER2_SELECT1	,	V_277
DATA_SEL	,	F_87
si_pcie_gart_tlb_flush	,	F_129
"\n"	,	L_1
restart_ih	,	V_774
SI_MC_UCODE_SIZE	,	V_20
EVENT_INDEX	,	F_85
CP_SEM_WAIT_TIMER	,	V_361
next_rptr	,	V_314
si_vm_init	,	F_151
GRBM_GFX_INDEX	,	V_188
CG_MULT_THERMAL_STATUS	,	V_5
DMA_IDLE	,	V_415
RLC_LB_CNTL	,	V_628
disp_int_cont	,	V_723
cayman_dma_stop	,	F_224
CP_QUEUE_THRESHOLDS	,	V_258
r600_ring_init	,	F_236
GRPH_PFLIP_INT_CLEAR	,	V_741
"IH: GUI idle\n"	,	L_96
CP_RB1_CNTL	,	V_380
priority_a_cnt	,	V_123
cu_per_sh	,	V_191
SE_BROADCAST_WRITES	,	V_187
latency_hiding	,	V_117
mem_max_burst_length_bytes	,	V_239
nvm	,	V_601
DISP_INTERRUPT_STATUS	,	V_722
PRIORITY_A_CNT	,	V_143
SPI_CONFIG_CNTL_1	,	V_261
radeon_ring_write	,	F_82
PACKET3_DRAW_INDIRECT_MULTI	,	V_563
radeon_bo_unref	,	F_167
max_tile_pipes	,	V_219
clear_state_gpu_addr	,	V_623
grbm_int_cntl	,	V_699
CP_RB0_BASE	,	V_377
DC_HPD6_INTERRUPT	,	V_764
radeon_get_clock_info	,	F_232
gb_addr_config	,	V_213
PACKET3_SET_SH_REG	,	V_579
SPI_STATIC_THREAD_MGMT_3	,	V_200
SPI_STATIC_THREAD_MGMT_1	,	V_523
shutdown	,	V_772
SPI_STATIC_THREAD_MGMT_2	,	V_524
L2_CACHE_BIGK_FRAGMENT_SIZE	,	F_136
disp_clk_request_efficiency	,	V_83
dce6_available_bandwidth	,	F_30
DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_501
rlc_fw	,	V_59
radeon_bo_fini	,	F_247
grbm_status	,	V_395
GRPH_INT_STATUS	,	V_734
radeon_vm_manager_init	,	F_220
si_vm_set_page	,	F_153
dce6_latency_watermark	,	F_32
si_irq_set	,	F_184
rlc_req_size	,	V_44
radeon_bo_reserve	,	F_163
r600_vram_scratch_fini	,	F_244
addr	,	V_294
SOFT_RESET_VGT	,	V_358
PACKET3_SET_PREDICATION	,	V_554
VGT_HS_OFFCHIP_PARAM	,	V_518
SX_DEBUG_1	,	V_260
PACKET3_CONTEXT_CONTROL	,	V_561
VGT_ESGS_RING_SIZE	,	V_512
temp	,	V_3
src_id	,	V_767
cur_size_in_bytes	,	V_789
SOFT_RESET_CP	,	V_356
RLC_UCODE_DATA	,	V_636
NOOFCHAN_MASK	,	V_70
radeon_scratch_free	,	F_102
atomic_xchg	,	F_194
dce6_average_bandwidth_vs_available_bandwidth	,	F_34
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_483
MACRO_TILE_ASPECT	,	F_52
RLC_SAVE_AND_RESTORE_BASE	,	V_631
PACKET3_SH_ICACHE_ACTION_ENA	,	V_304
SOFT_RESET_CB	,	V_406
ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE	,	V_475
lb_fill_bw	,	V_107
si_gpu_soft_reset	,	F_114
atomic_set	,	F_202
vram_end	,	V_435
radeon_card_posted	,	F_230
upper_32_bits	,	F_86
b1	,	V_85
INVALIDATE_ALL_L1_TLBS	,	V_477
ce_req_size	,	V_43
b2	,	V_86
"(%d) reserve RLC sr bo failed\n"	,	L_48
VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR	,	V_496
ROW_SIZE_MASK	,	V_245
vtaps	,	V_112
dev	,	V_54
ih_rb_cntl	,	V_639
radeon_gart_table_vram_free	,	F_141
SPI_CONFIG_CNTL	,	V_526
IH_RB_BASE	,	V_675
si_gpu_soft_reset_gfx	,	F_111
VM_CONTEXT0_PAGE_TABLE_START_ADDR	,	V_481
"VRAM: %lluM 0x%016llX - 0x%016llX (%lluM used)\n"	,	L_32
num_gpu_pages	,	V_783
latency_watermark_b	,	V_120
latency_watermark_a	,	V_119
"IB initialization failed (%d).\n"	,	L_105
fence_drv	,	V_295
"  VM_CONTEXT1_PROTECTION_FAULT_ADDR   0x%08X\n"	,	L_28
rptr_save_reg	,	V_315
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_490
si_vm_reg_valid	,	F_143
crtc_offset	,	V_68
si_cp_enable	,	F_91
EFFECTIVE_L2_QUEUE_SIZE	,	F_134
CP_STRMOUT_CNTL	,	V_510
"IH: D3 vblank\n"	,	L_79
PACKET3_SWITCH_BUFFER	,	V_312
LB_D3_VLINE_INTERRUPT	,	V_751
LB_D6_VLINE_INTERRUPT	,	V_757
SRBM_SOFT_RESET	,	V_418
GRPH_INT_CONTROL	,	V_661
MC_VM_FB_LOCATION	,	V_438
bios	,	V_802
INT_SEL	,	F_88
READ_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_506
"radeon: moving bo (%d).\n"	,	L_98
RADEON_GPU_PAGE_SHIFT	,	V_791
FORCE_EOV_MAX_REZ_CNT	,	F_76
si_pcie_gart_enable	,	F_130
"GPU softreset: 0x%08X\n"	,	L_27
"radeon/%s_mc.bin"	,	L_14
CACHE_INVALIDATION	,	F_77
sem	,	V_785
mc_vram_size	,	V_446
SYSTEM_ACCESS_MODE_NOT_IN_SYS	,	V_469
hpd	,	V_718
seq	,	V_307
ROW_SIZE	,	F_65
incr	,	V_604
si_suspend	,	F_223
ce_fw	,	V_58
PACKET3_ATOMIC_GDS	,	V_551
RLC_CAPTURE_GPU_CLOCK_COUNT	,	V_805
PACKET3_ATOMIC	,	V_552
pci_resource_len	,	F_127
PACKET3_DRAW_INDEX_INDIRECT_MULTI	,	V_571
LB_D5_VBLANK_INTERRUPT	,	V_754
SI_CE_UCODE_SIZE	,	V_51
max_rb_num	,	V_201
radeon_fence_process	,	F_200
VC_AND_TC	,	V_268
platform_device	,	V_37
config	,	V_154
PACKET3_CP_DMA_CMD_DAIC	,	V_594
DRM_DEBUG_KMS	,	F_38
si_setup_spi	,	F_59
radeon_vm_manager_fini	,	F_242
BANK_WIDTH	,	F_50
MEQ2_START	,	F_69
"Card not posted and no BIOS - ignoring\n"	,	L_109
"TAHITI"	,	L_4
RADEON_WB_CP2_RPTR_OFFSET	,	V_390
PACKET3_DRAW_INDEX_2	,	V_560
one_reg_wr	,	V_597
dce6_bandwidth_update	,	F_42
"  GRBM_STATUS2=0x%08X\n"	,	L_21
info	,	V_545
ADDR_SURF_8_BANK	,	V_180
CP_RB2_WPTR	,	V_388
CB_PERFCOUNTER3_SELECT0	,	V_278
radeon_gart_table_vram_pin	,	F_132
CB_PERFCOUNTER3_SELECT1	,	V_279
CHIP_ARUBA	,	V_136
radeon_gart_fini	,	F_142
CNTX_EMPTY_INT_ENABLE	,	V_648
count	,	V_586
CP_CE_HALT	,	V_330
gart	,	V_465
"  GRBM_STATUS_SE1=0x%08X\n"	,	L_23
platform_device_unregister	,	F_15
RLC_GPU_CLOCK_COUNT_LSB	,	V_806
is_const_ib	,	V_311
DRM_ERROR	,	F_53
hsc	,	V_139
crtcs	,	V_149
sh_num	,	V_184
RADEON_GEM_DOMAIN_VRAM	,	V_621
PACKET3_COPY_DW	,	V_588
HDP_ADDR_CONFIG	,	V_254
"IH: D3 vline\n"	,	L_80
ADDR_SURF_16_BANK	,	V_164
"si_irq_set: sw int gfx\n"	,	L_55
mode1	,	V_146
mode0	,	V_145
PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_502
asic	,	V_605
"si_irq_set: vblank 0\n"	,	L_60
radeon_gem_fini	,	F_245
CP_COHER_CNTL2	,	V_298
AUTO_INVLD_EN	,	F_78
VM_CONTEXT1_PAGE_TABLE_END_ADDR	,	V_492
sx_debug_1	,	V_216
CB_PERFCOUNTER0_SELECT1	,	V_273
CB_PERFCOUNTER0_SELECT0	,	V_272
SQ_CONFIG	,	V_265
si_gpu_is_lockup	,	F_107
sc_prim_fifo_size_frontend	,	V_227
mc_req_size	,	V_45
NOOFBANK_MASK	,	V_247
PACKET3_BASE_INDEX	,	F_97
"Expecting atombios for cayman GPU\n"	,	L_108
fw_name	,	V_46
"bad PACKET3_SET_CONFIG_REG\n"	,	L_40
CHIP_VERDE	,	V_24
crtc_hdisplay	,	V_131
TAHITI_RB_BITMAP_WIDTH_PER_SH	,	V_208
rptr	,	V_378
radeon_ring_test_lockup	,	F_110
MC_SEQ_IO_DEBUG_DATA	,	V_30
"(%d) pin RLC c bo failed\n"	,	L_53
dce6_check_latency_hiding	,	F_35
max_hw_contexts	,	V_226
ib	,	V_309
si_enable_interrupts	,	F_174
lock	,	V_775
si_pcie_gart_disable	,	F_138
PACKET3_SH_KCACHE_ACTION_ENA	,	V_303
id	,	V_323
CP_RB2_RPTR_ADDR	,	V_389
CP_PACKET3_GET_OPCODE	,	F_150
RADEON_RING_TYPE_GFX_INDEX	,	V_332
ENABLE_L2_CACHE	,	V_473
ih	,	V_643
PACKET3_WAIT_ON_AVAIL_BUFFER	,	V_583
"IH: DMA1 trap\n"	,	L_97
DC_HPDx_INT_ACK	,	V_759
BANK_HEIGHT	,	F_51
vram_width	,	V_460
radeon_ib_pool_fini	,	F_241
PACKET3_EVENT_WRITE_EOP	,	V_305
gb_tile_moden	,	V_152
radeon_fence_note_sync	,	F_209
RPTR_REARM	,	V_683
dram_bandwidth	,	V_88
si_irq_process	,	F_193
CP_ME_HALT	,	V_328
ROQ_IB2_START	,	F_67
PACKET3_EVENT_WRITE_EOS	,	V_577
CONFIG_MEMSIZE	,	V_462
hdp_host_path_cntl	,	V_217
SCRATCH_REG0	,	V_288
radeon_ring_test	,	F_106
DC_HPD2_INTERRUPT	,	V_760
max_gs_threads	,	V_225
MC_VM_AGP_BASE	,	V_442
radeon_fence_need_sync	,	F_207
ring_size	,	V_367
"VERDE"	,	L_6
si_cp_load_microcode	,	F_93
RUN_MASK	,	V_27
VBLANK_INT_MASK	,	V_717
PA_SC_FORCE_EOV_MAX_CNTS	,	V_266
evergreen_fix_pci_max_read_req_size	,	F_64
radeon_ring_force_activity	,	F_109
size_in_bytes	,	V_788
HDP_NONSURFACE_SIZE	,	V_441
"limiting VRAM to PCI aperture size\n"	,	L_31
"si_irq_set: hpd 1\n"	,	L_66
radeon_fence_driver_init	,	F_233
"Unhandled interrupt: %d %d\n"	,	L_76
reg_offset	,	V_151
"si_mc: Bogus length %zu in firmware \"%s\"\n"	,	L_15
crtc6	,	V_692
length_dw	,	V_321
MC_VM_SYSTEM_APERTURE_LOW_ADDR	,	V_432
GRBM_CNTL	,	V_233
CP_ME_RAM_DATA	,	V_341
ADDR_SURF_TILE_SPLIT_2KB	,	V_158
crtc1	,	V_687
crtc2	,	V_688
crtc3	,	V_689
regs_size	,	V_14
crtc4	,	V_690
crtc5	,	V_691
RADEON_WB_CP1_RPTR_OFFSET	,	V_383
wake_up	,	F_197
CP_RB2_CNTL	,	V_387
gtt_base_align	,	V_451
CC_RB_BACKEND_DISABLE	,	V_202
size_t	,	T_3
io_mc_regs	,	V_11
ARRAY_MODE	,	F_45
grph1	,	V_700
grph2	,	V_701
grph3	,	V_702
pdev	,	V_38
grph4	,	V_703
grph5	,	V_704
grph6	,	V_705
u32	,	T_1
mc	,	V_326
DC_HPDx_INT_POLARITY	,	V_664
IH_RB_ENABLE	,	V_642
si_default_state	,	V_350
radeon_crtc	,	V_60
"si_irq_set: hpd 3\n"	,	L_68
radeon_semaphore	,	V_784
PACKET3_SET_SH_REG_OFFSET	,	V_580
data_return_bandwidth	,	V_89
RMX_OFF	,	V_135
si_init_microcode	,	F_7
CP_PFP_UCODE_ADDR	,	V_336
IH_REQ_NONSNOOP_EN	,	V_674
dce6_dmif_request_bandwidth	,	F_28
SC_EARLYZ_TILE_FIFO_SIZE	,	F_74
VALID_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_504
priority_a_mark	,	V_121
IH_DUMMY_RD_OVERRIDE	,	V_673
header	,	V_310
max_src_lines_per_dst_line	,	V_106
gtt_start	,	V_453
num_heads	,	V_104
si_dma_vm_flush	,	F_161
pitcairn_io_mc_regs	,	V_23
DMA1_REGISTER_OFFSET	,	V_257
num_loops	,	V_790
d1grph_int	,	V_733
dc_latency	,	V_102
ADDR_SURF_P8_32x32_8x16	,	V_162
EVERGREEN_CRTC5_REGISTER_OFFSET	,	V_660
EVERGREEN_CRTC2_REGISTER_OFFSET	,	V_657
dfixed_mul	,	F_23
ADDR_SURF_DEPTH_MICRO_TILING	,	V_161
request_firmware	,	F_14
reg_base	,	V_287
PA_SC_ENHANCE	,	V_521
radeon_fence_driver_fini	,	F_246
HDP_HOST_PATH_CNTL	,	V_282
"radeon/%s_rlc.bin"	,	L_12
si_resume	,	F_221
PACKET3_ME_INITIALIZE	,	V_344
bpp	,	V_91
"IH: D5 vline\n"	,	L_84
ADDR_SURF_TILE_SPLIT_4KB	,	V_159
GRBM_READ_TIMEOUT	,	F_63
CP_CE_UCODE_ADDR	,	V_338
BACKEND_DISABLE_SHIFT	,	V_205
dev_warn	,	F_117
R600_RING_TYPE_DMA_INDEX	,	V_713
si_rlc_init	,	F_168
DC_HPD1_INTERRUPT	,	V_758
pt_ring_index	,	V_606
u64	,	T_5
VM_INVALIDATE_REQUEST	,	V_464
pe	,	V_603
radeon_ib_pool_init	,	F_219
CP_ME_RAM_WADDR	,	V_340
"  GRBM_STATUS=0x%08X\n"	,	L_20
R600_WB_IH_WPTR_OFFSET	,	V_680
disp_clk	,	V_84
pm	,	V_128
fence	,	V_291
r600_flags	,	V_607
"si_irq_set: hpd 4\n"	,	L_69
GB_TILE_MODE0	,	V_181
aper_size	,	V_448
DMA_PACKET_COPY	,	V_792
PIPE_INTERLEAVE_SIZE_MASK	,	V_249
PACKET3_INDEX_BUFFER_SIZE	,	V_546
pd_gpu_addr	,	V_615
"si_cp: Failed to load firmware \"%s\"\n"	,	L_16
READ_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_507
radeon_ring_fini	,	F_101
LATENCY_LOW_WATERMARK	,	F_40
vram_start	,	V_433
"Unknown packet type %d !\n"	,	L_47
PACKET3_COMPUTE	,	F_99
"si_irq_set: sw int dma1\n"	,	L_59
"IH: D4 vblank\n"	,	L_81
PACKET3_COPY_DATA	,	V_585
src_data	,	V_768
srbm_status	,	V_394
cayman_vm_page_flags	,	F_154
"IH: HPD2\n"	,	L_88
vblank_sync	,	V_777
VGT_TF_RING_SIZE	,	V_517
CB_PERFCOUNTER1_SELECT0	,	V_274
CB_PERFCOUNTER1_SELECT1	,	V_275
"radeon/%s_me.bin"	,	L_10
CP_DEBUG	,	V_364
"(%d) reserve RLC c bo failed\n"	,	L_49
RLC_MC_CNTL	,	V_633
SOFT_RESET_BCI	,	V_410
ring_index	,	V_770
PACKET3_NOP	,	V_531
PACKET3_INDIRECT_BUFFER	,	V_320
PACKET3_EVENT_WRITE	,	V_576
__be32	,	T_2
BIF_FB_EN	,	V_234
radeon_bo_pin	,	F_170
"IH: D2 vblank\n"	,	L_77
"Failed to init rlc BOs!\n"	,	L_101
RLC_UCODE_ADDR	,	V_635
min	,	F_29
MC_VM_AGP_BOT	,	V_444
PDE0_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_503
rdev	,	V_2
si	,	V_155
si_cp_fini	,	F_100
INACTIVE_CUS_SHIFT	,	V_195
VLINE_STATUS	,	V_746
interlaced	,	V_113
RLC_UCODE_CNTL	,	V_634
d6grph_int	,	V_739
dmif_req_bandwidth	,	V_90
atomic_read	,	F_186
radeon_atombios_fini	,	F_248
"IH: CP EOP\n"	,	L_94
si_rlc_start	,	F_172
uint32_t	,	T_7
PACKET3_WAIT_REG_MEM	,	V_573
radeon_cs_packet	,	V_528
ADDR_SURF_P4_8x16	,	V_182
"  GRBM_SOFT_RESET=0x%08X\n"	,	L_25
chip_name	,	V_39
ADDR_SURF_BANK_WIDTH_2	,	V_178
disp_priority	,	V_137
ADDR_SURF_BANK_WIDTH_1	,	V_165
PACKET3_SET_CONFIG_REG	,	V_297
VERDE_GB_ADDR_CONFIG_GOLDEN	,	V_232
ring_id	,	V_769
NOOFBANK_SHIFT	,	V_248
DMA_CNTL	,	V_651
radeon_ring_lock	,	F_95
PACKET3_DISPATCH_DIRECT	,	V_547
radeon_device	,	V_1
PA_CL_ENHANCE	,	V_283
pflip	,	V_716
CP_RB2_RPTR	,	V_393
MC_SHARED_CHMAP	,	V_69
evergreen_mc_stop	,	F_115
hotplug_work	,	V_779
RLC_RL_BASE	,	V_626
ARRAY_1D_TILED_THIN1	,	V_170
pci_set_master	,	F_183
R600_WB_DMA_RPTR_OFFSET	,	V_794
si_rlc_fini	,	F_162
drm_display_mode	,	V_61
PACKET3_MEM_WRITE	,	V_574
radeon_ring_init	,	F_217
vram_base_offset	,	V_602
LB_D1_VBLANK_INTERRUPT	,	V_742
max_gprs	,	V_224
DC_HPDx_INT_EN	,	V_710
"Invalid Compute packet3: 0x%x\n"	,	L_44
"  SRBM_STATUS=0x%08X\n"	,	L_24
ADDR_SURF_MACRO_ASPECT_2	,	V_167
ADDR_SURF_MACRO_ASPECT_1	,	V_173
ADDR_SURF_MACRO_ASPECT_4	,	V_179
bit_width	,	V_189
mode_info	,	V_148
dce6_data_return_bandwidth	,	F_26
dmif_size	,	V_109
vm	,	V_322
ADDR_SURF_TILE_SPLIT_1KB	,	V_157
grbm_status2	,	V_396
cayman_dma_fini	,	F_239
ADDR_SURF_TILE_SPLIT_64B	,	V_163
idx	,	V_540
CAYMAN_RING_TYPE_CP1_INDEX	,	V_334
radeon_wb_fini	,	F_240
installed	,	V_709
"PITCAIRN"	,	L_5
NUM_BANKS	,	F_49
MC_SHARED_BLACKOUT_CNTL	,	V_28
dce6_program_watermarks	,	F_36
ENABLE_CONTEXT	,	V_489
RLC_LB_CNTR_INIT	,	V_630
radeon_semaphore_sync_rings	,	F_208
PACKET3_DRAW_INDIRECT	,	V_557
GRPH_PFLIP_INT_OCCURRED	,	V_740
queue_hotplug	,	V_771
printk	,	F_11
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE	,	V_474
PACKET3_DRAW_INDEX_AUTO	,	V_564
radeon_irq_kms_init	,	F_235
wb	,	V_317
PACKET3_WRITE_DATA	,	V_318
"si_irq_set: sw int cp2\n"	,	L_57
RB_NO_UPDATE	,	V_376
dev_err	,	F_131
"si_irq_set: vblank 5\n"	,	L_65
SE_INDEX	,	F_56
PACKET3_CP_DMA_CMD_SAIC	,	V_592
"IH: D6 vblank\n"	,	L_85
wm	,	V_73
tile_config	,	V_246
CNTX_BUSY_INT_ENABLE	,	V_647
si_get_ih_wptr	,	F_191
PACKET3_PFP_SYNC_ME	,	V_575
"GTT: %lluM 0x%016llX - 0x%016llX\n"	,	L_34
VGT_GSVS_RING_SIZE	,	V_513
PACKET3_STRMOUT_BUFFER_UPDATE	,	V_568
PRIORITY_MARK_MASK	,	V_140
disp_dram_allocation	,	V_80
mask	,	V_190
VTX_DONE_DELAY	,	F_70
PACKET3_WAIT_ON_CE_COUNTER	,	V_582
"IH: HPD4\n"	,	L_90
"radeon: IH init failed (%d).\n"	,	L_104
release_firmware	,	F_16
VM_CONTEXT0_CNTL2	,	V_487
LB_D4_VLINE_INTERRUPT	,	V_753
SOFT_RESET_DMA	,	V_419
rv515_vga_render_disable	,	F_121
radeon_mc_wait_for_idle	,	F_116
PACKET3_MPEG_INDEX	,	V_572
si_get_temp	,	F_1
CP_SEM_INCOMPLETE_TIMER_CNTL	,	V_362
si_vram_location	,	F_122
CP_RB1_RPTR_ADDR	,	V_382
save_restore_gpu_addr	,	V_622
CP_RB_WPTR_DELAY	,	V_363
dma_cntl1	,	V_707
RB_OVERFLOW	,	V_765
ARRAY_LINEAR_ALIGNED	,	V_174
base	,	V_65
SI_PFP_UCODE_SIZE	,	V_49
LATENCY_WATERMARK_MASK	,	F_39
INSTANCE_BROADCAST_WRITES	,	V_185
HDP_MISC_CNTL	,	V_280
dev_info	,	F_112
CTF_TEMP_MASK	,	V_6
dfixed_trunc	,	F_24
"IH: D4 vline\n"	,	L_82
PACKET3_CLEAR_STATE	,	V_352
radeon_wb_init	,	F_214
PACKET3_DRAW_INDEX_MULTI_ELEMENT	,	V_570
r600_ih_ring_fini	,	F_179
VM_CONTEXT0_PAGE_TABLE_END_ADDR	,	V_482
IH_RB_WPTR_ADDR_HI	,	V_681
MC_WRREQ_CREDIT	,	F_180
actual_temp	,	V_4
enable	,	V_324
PACKET3_COND_EXEC	,	V_555
PACKET3_SURFACE_SYNC	,	V_300
RLC_CLEAR_STATE_RESTORE_BASE	,	V_632
ring_int	,	V_711
"No VRAM object for PCIE GART.\n"	,	L_36
PACKET3_WRITE_CONST_RAM	,	V_534
DISP_INTERRUPT_STATUS_CONTINUE2	,	V_726
si_gtt_location	,	F_123
DISP_INTERRUPT_STATUS_CONTINUE3	,	V_728
DISP_INTERRUPT_STATUS_CONTINUE4	,	V_730
DISP_INTERRUPT_STATUS_CONTINUE5	,	V_732
aper_base	,	V_461
VM_CONTEXT1_PAGE_TABLE_START_ADDR	,	V_491
PACKET3_LOAD_CONST_RAM	,	V_533
PACKET3_INDEX_BASE	,	V_559
radeon_semaphore_free	,	F_206
TRAP_ENABLE	,	V_652
dce6_dram_bandwidth	,	F_20
radeon_ring_unlock_commit	,	F_98
RB_RPTR_WR_ENA	,	V_371
chansize	,	V_455
grbm_status_se1	,	V_398
grbm_status_se0	,	V_397
SRBM_STATUS	,	V_399
radeon_irq_kms_fini	,	F_216
EVERGREEN_CRTC1_REGISTER_OFFSET	,	V_656
CTF_TEMP_SHIFT	,	V_7
usec_timeout	,	V_33
LB_D5_VLINE_INTERRUPT	,	V_755
"si_irq_set: hpd 6\n"	,	L_71
radeon_vm	,	V_614
kfree	,	F_249
cursor_line_pair_return_time	,	V_101
SH_BROADCAST_WRITES	,	V_186
PIPE_CONFIG	,	F_47
CP_RB0_RPTR_ADDR	,	V_373
INT_MASK	,	V_654
"si_irq_set: vblank 1\n"	,	L_61
out	,	V_55
SH_INDEX	,	F_55
LB_D2_VBLANK_INTERRUPT	,	V_748
radeon_update_display_priority	,	F_43
VM_CONTEXT1_PROTECTION_FAULT_STATUS	,	V_428
ENABLE_ADVANCED_DRIVER_MODEL	,	V_470
gtt_size	,	V_452
si_vram_gtt_location	,	F_124
SPI_PS_MAX_WAVE_ID	,	V_525
"unknown asic: 0x%x\n"	,	L_18
copy	,	V_786
PA_SC_RASTER_CONFIG	,	V_212
"Packet0 not allowed!\n"	,	L_45
max_shader_engines	,	V_218
WRITE_DATA_ENGINE_SEL	,	F_155
evergreen_mc_resume	,	F_118
VLINE_ACK	,	V_747
hpd1	,	V_693
MC_WR_CLEAN_CNT	,	F_181
hpd2	,	V_694
hpd3	,	V_695
DPG_PIPE_ARBITRATION_CONTROL3	,	V_141
hpd4	,	V_696
hpd5	,	V_697
"si_cp: Bogus length %zu in firmware \"%s\"\n"	,	L_9
hpd6	,	V_698
SC_BACKEND_PRIM_FIFO_SIZE	,	F_72
dce6_average_bandwidth	,	F_31
RADEON_RESET_DMA	,	V_426
EINVAL	,	V_16
robj	,	V_466
RLC_CNTL	,	V_624
CP_RB0_WPTR	,	V_372
vm_manager	,	V_493
MEQ1_START	,	F_68
IH_WPTR_OVERFLOW_ENABLE	,	V_676
udelay	,	F_6
NOOFCHAN_SHIFT	,	V_71
arb_control3	,	V_126
src_offset	,	V_781
si_scratch_init	,	F_80
GRBM_INT_CNTL	,	V_653
SCRATCH_ADDR	,	V_365
si_gpu_soft_reset_dma	,	F_113
data	,	V_31
RADEON_RESET_COMPUTE	,	V_425
RASTER_CONFIG_RB_MAP_3	,	V_210
table_addr	,	V_484
RASTER_CONFIG_RB_MAP_0	,	V_209
"si_irq_set: vblank 3\n"	,	L_63
RASTER_CONFIG_RB_MAP_2	,	V_211
"IH: D1 vline\n"	,	L_75
d4grph_int	,	V_737
si_irq_disable	,	F_188
si_select_se_sh	,	F_54
PACKET3_CP_DMA	,	V_590
IH_RB_WPTR_ADDR_LO	,	V_679
radeon_ring_unlock_undo	,	F_211
CP_ME_RAM_RADDR	,	V_342
RLC_RL_SIZE	,	V_627
ADDR_SURF_TILE_SPLIT_512B	,	V_176
PACKET3_SET_BASE	,	V_345
RADEON_VM_PAGE_VALID	,	V_611
"radeon/%s_ce.bin"	,	L_11
pci_resource_start	,	F_126
PACKET3_DRAW_INDEX_INDIRECT	,	V_558
vram_scratch	,	V_437
CP_INT_CNTL_RING2	,	V_650
si_irq_ack	,	F_187
dfixed_const	,	F_21
"GPU fault detected: %d 0x%08x\n"	,	L_93
DMA_PACKET_NOP	,	V_797
radeon_gart_restore	,	F_133
"IH: HPD6\n"	,	L_92
VM_CONTEXT1_CNTL	,	V_498
available_bandwidth	,	V_99
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE	,	V_349
schedule_work	,	F_201
PACKET3_PRED_EXEC	,	V_556
CP_INT_CNTL_RING0	,	V_646
DISP_INTERRUPT_STATUS_CONTINUE	,	V_724
CP_INT_CNTL_RING1	,	V_649
sc_hiz_tile_fifo_size	,	V_229
PACKET3_DRAW_INDEX_MULTI_AUTO	,	V_567
"Failed to load firmware!\n"	,	L_99
reset_mask	,	V_421
radeon_get_bios	,	F_227
VALID_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_505
SC_FRONTEND_PRIM_FIFO_SIZE	,	F_71
PACKET3_INDEX_TYPE	,	V_562
"CP DMA Bad DST register\n"	,	L_42
ready	,	V_333
DMA_RB_WPTR	,	V_796
radeon_atombios_init	,	F_229
drm_order	,	F_105
max_sh_per_se	,	V_221
DC_HPD3_INT_CONTROL	,	V_666
value	,	V_608
TIME_STAMP_INT_ENABLE	,	V_712
si_get_number_of_dram_channels	,	F_19
pixel_period	,	V_118
line_fill_time	,	V_108
CHIP_PITCAIRN	,	V_22
dma_cntl	,	V_706
dce6_dram_bandwidth_for_display	,	F_25
dce6_line_buffer_adjust	,	F_17
MC_VMID	,	F_182
si_default_size	,	V_347
command	,	V_544
vblank_queue	,	V_778
radeon_bo_unreserve	,	F_166
KERN_ERR	,	V_48
LATENCY_HIGH_WATERMARK	,	F_41
sclk	,	V_82
fixed20_12	,	T_4
