# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Generator_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Artsiom/OneDrive/Documents/Altera/FPGA_projects/Generator_attempt_5/SinglePortRAM_handcrafted.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SinglePortRAM_handcrafted
# -- Compiling architecture rtl of SinglePortRAM_handcrafted
# 
# vcom -93 -work work {C:/Users/Artsiom/OneDrive/Documents/Altera/FPGA_projects/Generator_attempt_5/simulation/modelsim/Memory_on_LUT_RAM_1Port_TB.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory_on_LUT_RAM_1Port_TB
# -- Compiling architecture Memory_on_LUT_RAM_1Port_TB_arch of Memory_on_LUT_RAM_1Port_TB
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclone -L rtl_work -L work -voptargs="+acc"  Memory_on_LUT_RAM_1Port_TB
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclone -L rtl_work -L work -voptargs=\"+acc\" -t 1ps Memory_on_LUT_RAM_1Port_TB 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.memory_on_lut_ram_1port_tb(memory_on_lut_ram_1port_tb_arch)
# Loading work.singleportram_handcrafted(rtl)
do C:/Users/Artsiom/OneDrive/Documents/Altera/FPGA_projects/Generator_attempt_5/simulation/modelsim/RAM_on_LUT_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /memory_on_lut_ram_1port_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Artsiom  Hostname: ARTSIOM  ProcessID: 8464
# 
#           Attempting to use alternate WLF file "./wlft7zygdh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft7zygdh
# 
# add wave -noupdate /memory_on_lut_ram_1port_tb/addr
# add wave -noupdate -format Analog-Step -height 74 -max 254.99999999999997 -radix unsigned /memory_on_lut_ram_1port_tb/q
# add wave -noupdate -radix unsigned /memory_on_lut_ram_1port_tb/data
# add wave -noupdate /memory_on_lut_ram_1port_tb/we
# add wave -noupdate /memory_on_lut_ram_1port_tb/iterator
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {4855000 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 298
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {42 us}
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10 us
restart -f
run
