<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
<div class="contents">
<h1>LAN91C111 registers<br>
<small>
[<a class="el" href="group__xg_nic_lanc111.html">SMSC LAN91C111</a>]</small>
</h1>SMSC LAN91C111 register definitions.  
<a href="#_details">More...</a>
<p>

<p>
<div class="dynheader">
Collaboration diagram for LAN91C111 registers:</div>
<div class="dynsection">
<center><table><tr><td><img src="group__xg_smsc_regs.png" border="0" alt="" usemap="#group____xg__smsc__regs_map">
<map name="group____xg__smsc__regs_map">
<area shape="rect" href="group__xg_nic_lan91.html" title="XgNicLan91" alt="XgNicLan91" coords="464,16,544,38"><area shape="rect" href="group__xg_nic_cs8900.html" title="10 MBit Ethernet controller." alt="Crystal CS8900A" coords="448,86,560,107"><area shape="rect" href="group__xg_nic_lanc111.html" title="10/100 MBit Ethernet controller." alt="SMSC LAN91C111" coords="19,51,139,72"></map></td></tr></table></center>
</div>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___n_i_c_i_n_f_o.html">NICINFO</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Network interface controller information structure.  <a href="struct___n_i_c_i_n_f_o.html#_details">More...</a><br></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g8135de81634bb00d6e0a46508c5e869b">NIC_BSR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x0E)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank select register.  <a href="#g8135de81634bb00d6e0a46508c5e869b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g2f18f62b88738ffc3ba9b9e2e23c013f">NIC_TCR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x00)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 0 - Transmit control register.  <a href="#g2f18f62b88738ffc3ba9b9e2e23c013f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gd98d4800549ae386c83c3dbd184c1d87">TCR_SWFDUP</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gb7f29a063a80d1d605cc99e1bf447733">TCR_EPH_LOOP</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g04fc038813dba6218c3c5c2621240aca">TCR_STP_SQET</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga4cb5e890f38e345e5b8a5f3203b59a2">TCR_FDUPLX</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gc896de7e5759d9338cbf5bf91072e447">TCR_MON_CSN</a>&nbsp;&nbsp;&nbsp;0x0400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g457efb83f6d31ef287c266dd471c319f">TCR_NOCRC</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g6574dc67437c4d998cc53d20fb7aa610">TCR_PAD_EN</a>&nbsp;&nbsp;&nbsp;0x0080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gac3a3f01eba958eb02111056171c5450">TCR_FORCOL</a>&nbsp;&nbsp;&nbsp;0x0004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g1fd87fc34f735108b13c567ddd4969f9">TCR_LOOP</a>&nbsp;&nbsp;&nbsp;0x0002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g70cbe788dc6cdec70f11aecb39299f05">TCR_TXENA</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g2755754af23960784053117f8f63d7aa">NIC_EPHSR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x02)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 0 - EPH status register.  <a href="#g2755754af23960784053117f8f63d7aa"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g399984b5595ada9ad1447a0d21d41bcf">NIC_RCR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x04)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 0 - Receive control register.  <a href="#g399984b5595ada9ad1447a0d21d41bcf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g5b7615518c6a0e104734d0dd37e83695">RCR_SOFT_RST</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gacacd6a7ccc08eee439bd2d6dd8cfd53">RCR_FILT_CAR</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g2681c3c9817cc3bb7d4b50333df3cef6">RCR_ABORT_ENB</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g0d4854c4af8dd791ee56c5423687efa5">RCR_STRIP_CRC</a>&nbsp;&nbsp;&nbsp;0x0200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gbee844d20800e872c0dfa9711f862584">RCR_RXEN</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g0e2d0c841bc74ea3276219f5849ac826">RCR_ALMUL</a>&nbsp;&nbsp;&nbsp;0x0004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g5d43411caaad62a9ed1efb13662ba6ce">RCR_PRMS</a>&nbsp;&nbsp;&nbsp;0x0002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gd3c5c9321be2d9145a8b5c9bb5eea0ef">RCR_RX_ABORT</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g7fd0f3a04213e35becf86575393c00c1">NIC_ECR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x06)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 0 - Counter register.  <a href="#g7fd0f3a04213e35becf86575393c00c1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gb5bb3cd862c59f37e1c6190968fefb8d">NIC_MIR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x08)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 0 - Memory information register.  <a href="#gb5bb3cd862c59f37e1c6190968fefb8d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g81be8ef9d21112ab8690685951aa2a34">NIC_RPCR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x0A)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 0 - Receive / PHY control register.  <a href="#g81be8ef9d21112ab8690685951aa2a34"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gf71c398b0a6c86c106189e55daadb062">RPCR_SPEED</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g0722f753ddbec20ca99a92724b2b9fa7">RPCR_DPLX</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gc0ea63143075f4d522b84aaf9cb67dc3">RPCR_ANEG</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g3d0cf2af5eb92d0253c87a30bbb2a2d3">RPCR_LEDA_PAT</a>&nbsp;&nbsp;&nbsp;0x0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g4d4498f598fcf2ecc7e0108da4a118ab">RPCR_LEDB_PAT</a>&nbsp;&nbsp;&nbsp;0x0010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g129bb85bb8ee50f0e9e2c302a2219eb5">NIC_CR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x00)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 1 - Configuration register.  <a href="#g129bb85bb8ee50f0e9e2c302a2219eb5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g1b22dd51c705b8edd39cfdfe22be1123">CR_EPH_EN</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g15d73743b53a0018a1290dc7eb7c1873">NIC_BAR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x02)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 1 - Base address register.  <a href="#g15d73743b53a0018a1290dc7eb7c1873"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g408a68732b34c97ec940a86b5c67f949">NIC_IAR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x04)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 1 - Individual address register.  <a href="#g408a68732b34c97ec940a86b5c67f949"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#geffec84b4e5a61338170fa71d0dc626b">NIC_GPR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x0A)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 1 - General purpose register.  <a href="#geffec84b4e5a61338170fa71d0dc626b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga1a720c011c366dc6349fcc801cd0c15">NIC_CTR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x0C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 1 - Control register.  <a href="#ga1a720c011c366dc6349fcc801cd0c15"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ge9120857423f059672591d9a7624dc0b">CTR_RCV_BAD</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga19d7fa501b8009cef51f0f0d1b77fce">CTR_AUTO_RELEASE</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gd6d667cd46973f4d4c1ee7b29d8b4df3">NIC_MMUCR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x00)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - MMU command register.  <a href="#gd6d667cd46973f4d4c1ee7b29d8b4df3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g20ad44cd0d41ad15ec68aa42a91841b2">MMUCR_BUSY</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gdad749e4ba46ab4490d31a339d704895">MMU_NOP</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g447db863e2f474e3bec48e300adf698e">MMU_ALO</a>&nbsp;&nbsp;&nbsp;(1&lt;&lt;5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g4750b0d2b33760d293bba796f238acf4">MMU_RST</a>&nbsp;&nbsp;&nbsp;(2&lt;&lt;5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g70452f7352f57568f869fb7ab21ccbfc">MMU_REM</a>&nbsp;&nbsp;&nbsp;(3&lt;&lt;5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gd1db49ed94952ad58a750a6641ccd63f">MMU_TOP</a>&nbsp;&nbsp;&nbsp;(4&lt;&lt;5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga55c453b393c1f8f075d8baa47303d67">MMU_PKT</a>&nbsp;&nbsp;&nbsp;(5&lt;&lt;5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g0f21c64b2fc9cf2c06e4bf813e5cc32a">MMU_ENQ</a>&nbsp;&nbsp;&nbsp;(6&lt;&lt;5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gf653574609cb927af1a38019f023c4db">MMU_RTX</a>&nbsp;&nbsp;&nbsp;(7&lt;&lt;5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ge92f9283cd02a4e221b861b4b93ec5ef">NIC_PNR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x02)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - Packet number register.  <a href="#ge92f9283cd02a4e221b861b4b93ec5ef"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g005f70c46238a75fb4497d1532903fb6">NIC_ARR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x03)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - Allocation result register.  <a href="#g005f70c46238a75fb4497d1532903fb6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gd8dbb36447743e99ab144212d69368b8">ARR_FAILED</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g7775df5add4c9ca1caba74d66c64b304">NIC_FIFO</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x04)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - FIFO ports register.  <a href="#g7775df5add4c9ca1caba74d66c64b304"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g5da2b164ba29f7dd1aae6162d9a26bb2">NIC_PTR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x06)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - Pointer register.  <a href="#g5da2b164ba29f7dd1aae6162d9a26bb2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g9ccdcc31339585554187d4c1c36bc237">PTR_RCV</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g2e834dc07f2ee52ab0a8a778857663cf">PTR_AUTO_INCR</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g67bce26de52dc3af0eef0ef34be31106">PTR_READ</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g18b28aba4ad5fe1c5a00e1e48e3576d2">PTR_ETEN</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gab0506cb20f571f3649eb07bfa17e6b4">PTR_NOT_EMPTY</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gda865c4c75b3ec544959aaa75cceefd6">NIC_DATA</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x08)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - Data register.  <a href="#gda865c4c75b3ec544959aaa75cceefd6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gba01f04fa8b7f39fcfe4aee08c1aaebd">NIC_IST</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x0C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - Interrupt status register.  <a href="#gba01f04fa8b7f39fcfe4aee08c1aaebd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g6af0da5014638723f8c5f25630d4db2c">NIC_ACK</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x0C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - Interrupt acknowledge register.  <a href="#g6af0da5014638723f8c5f25630d4db2c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gb7b5851f3b4745ff0407bb65aca93aee">NIC_MSK</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x0D)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - Interrupt mask register.  <a href="#gb7b5851f3b4745ff0407bb65aca93aee"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gfed78059c6e39a007cf4940696e9cd7b">INT_MD</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY state change interrupt bit mask.  <a href="#gfed78059c6e39a007cf4940696e9cd7b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gc36dc116017eeca132be6ea89e711be4">INT_ERCV</a>&nbsp;&nbsp;&nbsp;0x40</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Early receive interrupt bit mask.  <a href="#gc36dc116017eeca132be6ea89e711be4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g5609a349fbbf3035048dd649fd336e81">INT_EPH</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Ethernet protocol interrupt bit mask.  <a href="#g5609a349fbbf3035048dd649fd336e81"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gdf5fe3fff6994e148bbede95a038d28e">INT_RX_OVRN</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive overrun interrupt bit mask.  <a href="#gdf5fe3fff6994e148bbede95a038d28e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gd116a81950d7ea71fe42994897f83fa3">INT_ALLOC</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit allocation interrupt bit mask.  <a href="#gd116a81950d7ea71fe42994897f83fa3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g2dcfc8f35d610b530622a55fa8ce61b3">INT_TX_EMPTY</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmitter empty interrupt bit mask.  <a href="#g2dcfc8f35d610b530622a55fa8ce61b3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ge4b980b956c3a627cbc50deaa33efb0d">INT_TX</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit complete interrupt bit mask.  <a href="#ge4b980b956c3a627cbc50deaa33efb0d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g60623409b6ea6f576aac8e6df84a6339">INT_RCV</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive interrupt bit mask.  <a href="#g60623409b6ea6f576aac8e6df84a6339"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g49a6ee2376a1db33c93bdbcd7f7e01b5">NIC_MT</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x00)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 3 - Multicast table register.  <a href="#g49a6ee2376a1db33c93bdbcd7f7e01b5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8">NIC_MGMT</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x08)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 3 - Management interface register.  <a href="#g6f0485ea74d10b95b8a8df3781ca42e8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g84c7bcd640bb5046a1a3f46410ea6fe1">MGMT_MDOE</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g023244558171000e35a8419e20612b23">MGMT_MCLK</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g04cdfae01489969eb9b60c79dd79fec0">MGMT_MDI</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gb297d570e3440b034825f3516a60337c">MGMT_MDO</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gdf9342af59df5b2931daf925430cba4b">NIC_REV</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x0A)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 3 - Revision register.  <a href="#gdf9342af59df5b2931daf925430cba4b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gf651b09fdffad406e5ee700f984b658b">NIC_ERCV</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x0C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 3 - Early RCV register.  <a href="#gf651b09fdffad406e5ee700f984b658b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g0e16b5340e5ceebcb894a949f424b4a2">NIC_PHYCR</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY control register.  <a href="#g0e16b5340e5ceebcb894a949f424b4a2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g713a44f91049947e287ebffab15ce6ea">PHYCR_RST</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g7750be08aa05029b4f18f2c073c4ce49">PHYCR_LPBK</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g62c0ca710691ae862993e9a889b5b38d">PHYCR_SPEED</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g48e70a5eda5ae872513c95c000b1cf6f">PHYCR_ANEG_EN</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gfee141243e28bbed8220d2255ab2ed2c">PHYCR_PDN</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gabb47a174cca60f20cb65c659c8cb253">PHYCR_MII_DIS</a>&nbsp;&nbsp;&nbsp;0x0400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g1fc39d0ac23f1ee5e80ee31b2ba51451">PHYCR_ANEG_RST</a>&nbsp;&nbsp;&nbsp;0x0200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g5a8696371cf1548b8ad33947d5b507b5">PHYCR_DPLX</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g8cedf47054f36c30138106162b244507">PHYCR_COLST</a>&nbsp;&nbsp;&nbsp;0x0080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY status register.  <a href="#g82b4eb50a2ef27ff5c187029afc6b7e0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g0d898b82e58499a5617cfb40f6434e68">PHYSR_CAP_T4</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g162d4ef8651ae7b998af716946891a10">PHYSR_CAP_TXF</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gfa519a840cac7411c45b82715855deab">PHYSR_CAP_TXH</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g4607f3c8eda8ccc4f6ca29970ca9071c">PHYSR_CAP_TF</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gd93a192293cbfedd3f6ad08bc7cc87e3">PHYSR_CAP_TH</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gb2b4183de906fb85e1952498a04b73ae">PHYSR_CAP_SUPR</a>&nbsp;&nbsp;&nbsp;0x0040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g4dbd0d4820c2e33b078ac042a16386bd">PHYSR_ANEG_ACK</a>&nbsp;&nbsp;&nbsp;0x0020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g4d151bf73827c45e0edd1c67d2f8457e">PHYSR_REM_FLT</a>&nbsp;&nbsp;&nbsp;0x0010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#geb190ad756001fa6186f95900d4b9c6e">PHYSR_CAP_ANEG</a>&nbsp;&nbsp;&nbsp;0x0008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gfb681d9222c90cb468f9317ac2315ce3">PHYSR_LINK</a>&nbsp;&nbsp;&nbsp;0x0004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gdf264e5480c2d09b4a928b14078c2ce9">PHYSR_JAB</a>&nbsp;&nbsp;&nbsp;0x0002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g869918c57188e6b029daa2077485c869">PHYSR_EXREG</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g40133b9f2c61490c7673f5004f119226">NIC_PHYID1</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY identifier register 1.  <a href="#g40133b9f2c61490c7673f5004f119226"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g5519be6a902fd2de6fb8845ecef5379f">NIC_PHYID2</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY identifier register 1.  <a href="#g5519be6a902fd2de6fb8845ecef5379f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gf5a35766021d212be1fb12a3ae14d71e">NIC_PHYANAD</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY auto-negotiation advertisement register.  <a href="#gf5a35766021d212be1fb12a3ae14d71e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g8980cb38c298678e12bbd3d92548b312">PHYANAD_NP</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga0e8a2bfc72a9ed4cd88fa2822dcd6c1">PHYANAD_ACK</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g98901ca0258f5309f941902c8b94bb07">PHYANAD_RF</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g6792568c31027d7eec52c7f98ab5fd90">PHYANAD_T4</a>&nbsp;&nbsp;&nbsp;0x0200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gd7f6da725b9304a6e2e34f01437cdb19">PHYANAD_TX_FDX</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gcd257a4f5db610284162ef9471105e9e">PHYANAD_TX_HDX</a>&nbsp;&nbsp;&nbsp;0x0080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g2925eb0f6d2845a8597d76a946faa08e">PHYANAD_10FDX</a>&nbsp;&nbsp;&nbsp;0x0040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gc987aa73deede581d8602663f038686b">PHYANAD_10_HDX</a>&nbsp;&nbsp;&nbsp;0x0020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g705982b5572eea018821b75c4e81e70e">PHYANAD_CSMA</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gf2335a7215b7909ed282d1a38c89b3b6">NIC_PHYANRC</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY auto-negotiation remote end capability register.  <a href="#gf2335a7215b7909ed282d1a38c89b3b6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g670a4eb85216342039bec8e89a78b103">NIC_PHYCFR1</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY configuration register 1.  <a href="#g670a4eb85216342039bec8e89a78b103"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g5b5a9dc4d54337d977e2d99393ac9f38">NIC_PHYCFR2</a>&nbsp;&nbsp;&nbsp;17</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY configuration register 2.  <a href="#g5b5a9dc4d54337d977e2d99393ac9f38"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g5eb4295cf3a09aa500ec1741ad680590">NIC_PHYSOR</a>&nbsp;&nbsp;&nbsp;18</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY status output register.  <a href="#g5eb4295cf3a09aa500ec1741ad680590"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g9fe41768b9393a0531c780689cf2ed8a">PHYSOR_INT</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g5dcfa30dacab67b0664bd7af28c09c9f">PHYSOR_LNKFAIL</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g6de59f0df7e09f55f70523f5365567c6">PHYSOR_LOSSSYNC</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g4a4594bd8924ae10ae16cbd042235075">PHYSOR_CWRD</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g5898072d970a00924411494ecd32d203">PHYSOR_SSD</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g22bfca789b3da40a164d73fbdaa35fc5">PHYSOR_ESD</a>&nbsp;&nbsp;&nbsp;0x0400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gb2dee1993f85528779f1befcb84fc8b5">PHYSOR_RPOL</a>&nbsp;&nbsp;&nbsp;0x0200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gafe340a410a70cd12b44779e9e6ab4ab">PHYSOR_JAB</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gfcbbd19dd44dcfc8dac4f9424cf02f17">PHYSOR_SPDDET</a>&nbsp;&nbsp;&nbsp;0x0080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga4fdf64703693c8a37cd57a0dc99fe18">PHYSOR_DPLXDET</a>&nbsp;&nbsp;&nbsp;0x0040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gd2c4c4ce183d87828b990d8a59f5dbe4">NIC_PHYMSK</a>&nbsp;&nbsp;&nbsp;19</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY mask register.  <a href="#gd2c4c4ce183d87828b990d8a59f5dbe4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gcc6833bf30f3dc2fff7c727b34ca9944">PHYMSK_MINT</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gfadc2d878d418d9f83de10611dac414f">PHYMSK_MLNKFAIL</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g323362724c91613604dff50ee88f2c01">PHYMSK_MLOSSSYN</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g28da20eecd91ef4b591930b748f09fc1">PHYMSK_MCWRD</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g8c26a1d2acb3ef5181713d53e2c7872e">PHYMSK_MSSD</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g85c941970088757c06911ffa9f9777de">PHYMSK_MESD</a>&nbsp;&nbsp;&nbsp;0x0400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gcd9b798788f08b6433dd0c1ef71e011d">PHYMSK_MRPOL</a>&nbsp;&nbsp;&nbsp;0x0200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g8018e9c36c55373835d942ec9590ac5a">PHYMSK_MJAB</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gb6a301a7a7cb0fa3b40d437caf893560">PHYMSK_MSPDDT</a>&nbsp;&nbsp;&nbsp;0x0080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gbc0f6a565dfcb77c14fd753385568c8a">PHYMSK_MDPLDT</a>&nbsp;&nbsp;&nbsp;0x0040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g38739b9c7b479d14f6efe9ddaac9ef54">MSBV</a>(bit)&nbsp;&nbsp;&nbsp;(1 &lt;&lt; ((bit) - 8))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#gdd2109a2e3569486b5218ec5762bc733">nic_outlb</a>(addr, val)&nbsp;&nbsp;&nbsp;(*(volatile <a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *)(addr) = (val))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g86c9bb36994f7db997ec7e42f8b78486">nic_outhb</a>(addr, val)&nbsp;&nbsp;&nbsp;(*(volatile <a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *)((addr) + 1) = (val))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g5dc37af297b808530394316f39861e67">nic_outwx</a>(addr, val)&nbsp;&nbsp;&nbsp;(*(volatile <a class="el" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> *)(addr) = (val))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga9e2892dddc57005835acbf5ffdfe232">nic_outw</a>(addr, val)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g7ad23fcbf87e5b251c6c15c3c33feecb">nic_inlb</a>(addr)&nbsp;&nbsp;&nbsp;(*(volatile <a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *)(addr))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g18ed6304cfef871057f6bbfe72353b27">nic_inhb</a>(addr)&nbsp;&nbsp;&nbsp;(*(volatile <a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *)((addr) + 1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#g7199e8b834f981e8300a86de51f372d6">nic_inw</a>(addr)&nbsp;&nbsp;&nbsp;(*(volatile <a class="el" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> *)(addr))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_smsc_regs.html#ga31140f42b6cef629a69e8cf19077508">nic_bs</a>(bank)&nbsp;&nbsp;&nbsp;nic_outlb(NIC_BSR, bank)</td></tr>

</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
SMSC LAN91C111 register definitions. <hr><h2>Define Documentation</h2>
<a class="anchor" name="g8135de81634bb00d6e0a46508c5e869b"></a><!-- doxytag: member="lanc111.c::NIC_BSR" ref="g8135de81634bb00d6e0a46508c5e869b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_BSR&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x0E)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank select register. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00225">225</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2f18f62b88738ffc3ba9b9e2e23c013f"></a><!-- doxytag: member="lanc111.c::NIC_TCR" ref="g2f18f62b88738ffc3ba9b9e2e23c013f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_TCR&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x00)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 0 - Transmit control register. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00230">230</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd98d4800549ae386c83c3dbd184c1d87"></a><!-- doxytag: member="lanc111.c::TCR_SWFDUP" ref="gd98d4800549ae386c83c3dbd184c1d87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR_SWFDUP&nbsp;&nbsp;&nbsp;0x8000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g2f18f62b88738ffc3ba9b9e2e23c013f">NIC_TCR</a> bit mask, enables full duplex. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00232">232</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb7f29a063a80d1d605cc99e1bf447733"></a><!-- doxytag: member="lanc111.c::TCR_EPH_LOOP" ref="gb7f29a063a80d1d605cc99e1bf447733" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR_EPH_LOOP&nbsp;&nbsp;&nbsp;0x2000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g2f18f62b88738ffc3ba9b9e2e23c013f">NIC_TCR</a> bit mask, enables internal loopback. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00233">233</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g04fc038813dba6218c3c5c2621240aca"></a><!-- doxytag: member="lanc111.c::TCR_STP_SQET" ref="g04fc038813dba6218c3c5c2621240aca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR_STP_SQET&nbsp;&nbsp;&nbsp;0x1000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g2f18f62b88738ffc3ba9b9e2e23c013f">NIC_TCR</a> bit mask, enables transmission stop on SQET error. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00234">234</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga4cb5e890f38e345e5b8a5f3203b59a2"></a><!-- doxytag: member="lanc111.c::TCR_FDUPLX" ref="ga4cb5e890f38e345e5b8a5f3203b59a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR_FDUPLX&nbsp;&nbsp;&nbsp;0x0800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g2f18f62b88738ffc3ba9b9e2e23c013f">NIC_TCR</a> bit mask, enables receiving own frames. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00235">235</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc896de7e5759d9338cbf5bf91072e447"></a><!-- doxytag: member="lanc111.c::TCR_MON_CSN" ref="gc896de7e5759d9338cbf5bf91072e447" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR_MON_CSN&nbsp;&nbsp;&nbsp;0x0400          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g2f18f62b88738ffc3ba9b9e2e23c013f">NIC_TCR</a> bit mask, enables carrier monitoring. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00236">236</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g457efb83f6d31ef287c266dd471c319f"></a><!-- doxytag: member="lanc111.c::TCR_NOCRC" ref="g457efb83f6d31ef287c266dd471c319f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR_NOCRC&nbsp;&nbsp;&nbsp;0x0100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g2f18f62b88738ffc3ba9b9e2e23c013f">NIC_TCR</a> bit mask, disables CRC transmission. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00237">237</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6574dc67437c4d998cc53d20fb7aa610"></a><!-- doxytag: member="lanc111.c::TCR_PAD_EN" ref="g6574dc67437c4d998cc53d20fb7aa610" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR_PAD_EN&nbsp;&nbsp;&nbsp;0x0080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g2f18f62b88738ffc3ba9b9e2e23c013f">NIC_TCR</a> bit mask, enables automatic padding. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00238">238</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gac3a3f01eba958eb02111056171c5450"></a><!-- doxytag: member="lanc111.c::TCR_FORCOL" ref="gac3a3f01eba958eb02111056171c5450" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR_FORCOL&nbsp;&nbsp;&nbsp;0x0004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g2f18f62b88738ffc3ba9b9e2e23c013f">NIC_TCR</a> bit mask, forces collision. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00239">239</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g1fd87fc34f735108b13c567ddd4969f9"></a><!-- doxytag: member="lanc111.c::TCR_LOOP" ref="g1fd87fc34f735108b13c567ddd4969f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR_LOOP&nbsp;&nbsp;&nbsp;0x0002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g2f18f62b88738ffc3ba9b9e2e23c013f">NIC_TCR</a> bit mask, enables PHY loopback. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00240">240</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g70cbe788dc6cdec70f11aecb39299f05"></a><!-- doxytag: member="lanc111.c::TCR_TXENA" ref="g70cbe788dc6cdec70f11aecb39299f05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR_TXENA&nbsp;&nbsp;&nbsp;0x0001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g2f18f62b88738ffc3ba9b9e2e23c013f">NIC_TCR</a> bit mask, enables transmitter. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00241">241</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2755754af23960784053117f8f63d7aa"></a><!-- doxytag: member="lanc111.c::NIC_EPHSR" ref="g2755754af23960784053117f8f63d7aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_EPHSR&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x02)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 0 - EPH status register. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00247">247</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g399984b5595ada9ad1447a0d21d41bcf"></a><!-- doxytag: member="lanc111.c::NIC_RCR" ref="g399984b5595ada9ad1447a0d21d41bcf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_RCR&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x04)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 0 - Receive control register. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00252">252</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5b7615518c6a0e104734d0dd37e83695"></a><!-- doxytag: member="lanc111.c::RCR_SOFT_RST" ref="g5b7615518c6a0e104734d0dd37e83695" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCR_SOFT_RST&nbsp;&nbsp;&nbsp;0x8000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g399984b5595ada9ad1447a0d21d41bcf">NIC_RCR</a> bit mask, activates software reset. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00254">254</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gacacd6a7ccc08eee439bd2d6dd8cfd53"></a><!-- doxytag: member="lanc111.c::RCR_FILT_CAR" ref="gacacd6a7ccc08eee439bd2d6dd8cfd53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCR_FILT_CAR&nbsp;&nbsp;&nbsp;0x4000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g399984b5595ada9ad1447a0d21d41bcf">NIC_RCR</a> bit mask, enables carrier filter. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00255">255</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2681c3c9817cc3bb7d4b50333df3cef6"></a><!-- doxytag: member="lanc111.c::RCR_ABORT_ENB" ref="g2681c3c9817cc3bb7d4b50333df3cef6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCR_ABORT_ENB&nbsp;&nbsp;&nbsp;0x2000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g399984b5595ada9ad1447a0d21d41bcf">NIC_RCR</a> bit mask, enables receive abort on collision. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00256">256</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0d4854c4af8dd791ee56c5423687efa5"></a><!-- doxytag: member="lanc111.c::RCR_STRIP_CRC" ref="g0d4854c4af8dd791ee56c5423687efa5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCR_STRIP_CRC&nbsp;&nbsp;&nbsp;0x0200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g399984b5595ada9ad1447a0d21d41bcf">NIC_RCR</a> bit mask, strips CRC. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00257">257</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gbee844d20800e872c0dfa9711f862584"></a><!-- doxytag: member="lanc111.c::RCR_RXEN" ref="gbee844d20800e872c0dfa9711f862584" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCR_RXEN&nbsp;&nbsp;&nbsp;0x0100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g399984b5595ada9ad1447a0d21d41bcf">NIC_RCR</a> bit mask, enables receiver. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00258">258</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0e2d0c841bc74ea3276219f5849ac826"></a><!-- doxytag: member="lanc111.c::RCR_ALMUL" ref="g0e2d0c841bc74ea3276219f5849ac826" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCR_ALMUL&nbsp;&nbsp;&nbsp;0x0004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g399984b5595ada9ad1447a0d21d41bcf">NIC_RCR</a> bit mask, multicast frames accepted when set. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00259">259</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5d43411caaad62a9ed1efb13662ba6ce"></a><!-- doxytag: member="lanc111.c::RCR_PRMS" ref="g5d43411caaad62a9ed1efb13662ba6ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCR_PRMS&nbsp;&nbsp;&nbsp;0x0002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g399984b5595ada9ad1447a0d21d41bcf">NIC_RCR</a> bit mask, enables promiscuous mode. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00260">260</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd3c5c9321be2d9145a8b5c9bb5eea0ef"></a><!-- doxytag: member="lanc111.c::RCR_RX_ABORT" ref="gd3c5c9321be2d9145a8b5c9bb5eea0ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCR_RX_ABORT&nbsp;&nbsp;&nbsp;0x0001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g399984b5595ada9ad1447a0d21d41bcf">NIC_RCR</a> bit mask, set when receive was aborted. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00261">261</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7fd0f3a04213e35becf86575393c00c1"></a><!-- doxytag: member="lanc111.c::NIC_ECR" ref="g7fd0f3a04213e35becf86575393c00c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_ECR&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x06)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 0 - Counter register. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00266">266</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb5bb3cd862c59f37e1c6190968fefb8d"></a><!-- doxytag: member="lanc111.c::NIC_MIR" ref="gb5bb3cd862c59f37e1c6190968fefb8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_MIR&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x08)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 0 - Memory information register. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00271">271</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g81be8ef9d21112ab8690685951aa2a34"></a><!-- doxytag: member="lanc111.c::NIC_RPCR" ref="g81be8ef9d21112ab8690685951aa2a34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_RPCR&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x0A)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 0 - Receive / PHY control register. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00276">276</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf71c398b0a6c86c106189e55daadb062"></a><!-- doxytag: member="lanc111.c::RPCR_SPEED" ref="gf71c398b0a6c86c106189e55daadb062" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RPCR_SPEED&nbsp;&nbsp;&nbsp;0x2000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g81be8ef9d21112ab8690685951aa2a34">NIC_RPCR</a> bit mask, PHY operates at 100 Mbps. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00278">278</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0722f753ddbec20ca99a92724b2b9fa7"></a><!-- doxytag: member="lanc111.c::RPCR_DPLX" ref="g0722f753ddbec20ca99a92724b2b9fa7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RPCR_DPLX&nbsp;&nbsp;&nbsp;0x1000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g81be8ef9d21112ab8690685951aa2a34">NIC_RPCR</a> bit mask, PHY operates at full duplex mode. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00279">279</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc0ea63143075f4d522b84aaf9cb67dc3"></a><!-- doxytag: member="lanc111.c::RPCR_ANEG" ref="gc0ea63143075f4d522b84aaf9cb67dc3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RPCR_ANEG&nbsp;&nbsp;&nbsp;0x0800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g81be8ef9d21112ab8690685951aa2a34">NIC_RPCR</a> bit mask, sets PHY in auto-negotiation mode. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00280">280</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3d0cf2af5eb92d0253c87a30bbb2a2d3"></a><!-- doxytag: member="lanc111.c::RPCR_LEDA_PAT" ref="g3d0cf2af5eb92d0253c87a30bbb2a2d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RPCR_LEDA_PAT&nbsp;&nbsp;&nbsp;0x0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g81be8ef9d21112ab8690685951aa2a34">NIC_RPCR</a> bit mask for LEDA mode. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00281">281</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4d4498f598fcf2ecc7e0108da4a118ab"></a><!-- doxytag: member="lanc111.c::RPCR_LEDB_PAT" ref="g4d4498f598fcf2ecc7e0108da4a118ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RPCR_LEDB_PAT&nbsp;&nbsp;&nbsp;0x0010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g81be8ef9d21112ab8690685951aa2a34">NIC_RPCR</a> bit mask for LEDB mode. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00282">282</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g129bb85bb8ee50f0e9e2c302a2219eb5"></a><!-- doxytag: member="lanc111.c::NIC_CR" ref="g129bb85bb8ee50f0e9e2c302a2219eb5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_CR&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x00)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 1 - Configuration register. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00287">287</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g1b22dd51c705b8edd39cfdfe22be1123"></a><!-- doxytag: member="lanc111.c::CR_EPH_EN" ref="g1b22dd51c705b8edd39cfdfe22be1123" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_EPH_EN&nbsp;&nbsp;&nbsp;0x8000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="rtlregs_8h.html#129bb85bb8ee50f0e9e2c302a2219eb5">NIC_CR</a> bit mask, . 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00289">289</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g15d73743b53a0018a1290dc7eb7c1873"></a><!-- doxytag: member="lanc111.c::NIC_BAR" ref="g15d73743b53a0018a1290dc7eb7c1873" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_BAR&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x02)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 1 - Base address register. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00294">294</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g408a68732b34c97ec940a86b5c67f949"></a><!-- doxytag: member="lanc111.c::NIC_IAR" ref="g408a68732b34c97ec940a86b5c67f949" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_IAR&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x04)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 1 - Individual address register. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00299">299</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="geffec84b4e5a61338170fa71d0dc626b"></a><!-- doxytag: member="lanc111.c::NIC_GPR" ref="geffec84b4e5a61338170fa71d0dc626b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_GPR&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x0A)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 1 - General purpose register. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00304">304</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga1a720c011c366dc6349fcc801cd0c15"></a><!-- doxytag: member="lanc111.c::NIC_CTR" ref="ga1a720c011c366dc6349fcc801cd0c15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_CTR&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x0C)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 1 - Control register. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00309">309</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge9120857423f059672591d9a7624dc0b"></a><!-- doxytag: member="lanc111.c::CTR_RCV_BAD" ref="ge9120857423f059672591d9a7624dc0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CTR_RCV_BAD&nbsp;&nbsp;&nbsp;0x4000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#ga1a720c011c366dc6349fcc801cd0c15">NIC_CTR</a> bit mask. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00311">311</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga19d7fa501b8009cef51f0f0d1b77fce"></a><!-- doxytag: member="lanc111.c::CTR_AUTO_RELEASE" ref="ga19d7fa501b8009cef51f0f0d1b77fce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CTR_AUTO_RELEASE&nbsp;&nbsp;&nbsp;0x0800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#ga1a720c011c366dc6349fcc801cd0c15">NIC_CTR</a> bit mask, transmit packets automatically released. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00312">312</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd6d667cd46973f4d4c1ee7b29d8b4df3"></a><!-- doxytag: member="lanc111.c::NIC_MMUCR" ref="gd6d667cd46973f4d4c1ee7b29d8b4df3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_MMUCR&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x00)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 2 - MMU command register. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00317">317</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g20ad44cd0d41ad15ec68aa42a91841b2"></a><!-- doxytag: member="lanc111.c::MMUCR_BUSY" ref="g20ad44cd0d41ad15ec68aa42a91841b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MMUCR_BUSY&nbsp;&nbsp;&nbsp;0x0001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00319">319</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gdad749e4ba46ab4490d31a339d704895"></a><!-- doxytag: member="lanc111.c::MMU_NOP" ref="gdad749e4ba46ab4490d31a339d704895" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MMU_NOP&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00321">321</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g447db863e2f474e3bec48e300adf698e"></a><!-- doxytag: member="lanc111.c::MMU_ALO" ref="g447db863e2f474e3bec48e300adf698e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MMU_ALO&nbsp;&nbsp;&nbsp;(1&lt;&lt;5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00322">322</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4750b0d2b33760d293bba796f238acf4"></a><!-- doxytag: member="lanc111.c::MMU_RST" ref="g4750b0d2b33760d293bba796f238acf4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MMU_RST&nbsp;&nbsp;&nbsp;(2&lt;&lt;5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00323">323</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g70452f7352f57568f869fb7ab21ccbfc"></a><!-- doxytag: member="lanc111.c::MMU_REM" ref="g70452f7352f57568f869fb7ab21ccbfc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MMU_REM&nbsp;&nbsp;&nbsp;(3&lt;&lt;5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00324">324</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd1db49ed94952ad58a750a6641ccd63f"></a><!-- doxytag: member="lanc111.c::MMU_TOP" ref="gd1db49ed94952ad58a750a6641ccd63f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MMU_TOP&nbsp;&nbsp;&nbsp;(4&lt;&lt;5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00325">325</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga55c453b393c1f8f075d8baa47303d67"></a><!-- doxytag: member="lanc111.c::MMU_PKT" ref="ga55c453b393c1f8f075d8baa47303d67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MMU_PKT&nbsp;&nbsp;&nbsp;(5&lt;&lt;5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00326">326</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0f21c64b2fc9cf2c06e4bf813e5cc32a"></a><!-- doxytag: member="lanc111.c::MMU_ENQ" ref="g0f21c64b2fc9cf2c06e4bf813e5cc32a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MMU_ENQ&nbsp;&nbsp;&nbsp;(6&lt;&lt;5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00327">327</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf653574609cb927af1a38019f023c4db"></a><!-- doxytag: member="lanc111.c::MMU_RTX" ref="gf653574609cb927af1a38019f023c4db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MMU_RTX&nbsp;&nbsp;&nbsp;(7&lt;&lt;5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00328">328</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge92f9283cd02a4e221b861b4b93ec5ef"></a><!-- doxytag: member="lanc111.c::NIC_PNR" ref="ge92f9283cd02a4e221b861b4b93ec5ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_PNR&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x02)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 2 - Packet number register. 
<p>
This byte register specifies the accessible transmit packet number. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00335">335</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g005f70c46238a75fb4497d1532903fb6"></a><!-- doxytag: member="lanc111.c::NIC_ARR" ref="g005f70c46238a75fb4497d1532903fb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_ARR&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x03)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 2 - Allocation result register. 
<p>
This byte register is updated upon a MMU_ALO command. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00342">342</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd8dbb36447743e99ab144212d69368b8"></a><!-- doxytag: member="lanc111.c::ARR_FAILED" ref="gd8dbb36447743e99ab144212d69368b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARR_FAILED&nbsp;&nbsp;&nbsp;0x80          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00344">344</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7775df5add4c9ca1caba74d66c64b304"></a><!-- doxytag: member="lanc111.c::NIC_FIFO" ref="g7775df5add4c9ca1caba74d66c64b304" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_FIFO&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x04)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 2 - FIFO ports register. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00349">349</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5da2b164ba29f7dd1aae6162d9a26bb2"></a><!-- doxytag: member="lanc111.c::NIC_PTR" ref="g5da2b164ba29f7dd1aae6162d9a26bb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_PTR&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x06)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 2 - Pointer register. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00354">354</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9ccdcc31339585554187d4c1c36bc237"></a><!-- doxytag: member="lanc111.c::PTR_RCV" ref="g9ccdcc31339585554187d4c1c36bc237" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PTR_RCV&nbsp;&nbsp;&nbsp;0x8000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00356">356</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2e834dc07f2ee52ab0a8a778857663cf"></a><!-- doxytag: member="lanc111.c::PTR_AUTO_INCR" ref="g2e834dc07f2ee52ab0a8a778857663cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PTR_AUTO_INCR&nbsp;&nbsp;&nbsp;0x4000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00357">357</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g67bce26de52dc3af0eef0ef34be31106"></a><!-- doxytag: member="lanc111.c::PTR_READ" ref="g67bce26de52dc3af0eef0ef34be31106" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PTR_READ&nbsp;&nbsp;&nbsp;0x2000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00358">358</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g18b28aba4ad5fe1c5a00e1e48e3576d2"></a><!-- doxytag: member="lanc111.c::PTR_ETEN" ref="g18b28aba4ad5fe1c5a00e1e48e3576d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PTR_ETEN&nbsp;&nbsp;&nbsp;0x1000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00359">359</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gab0506cb20f571f3649eb07bfa17e6b4"></a><!-- doxytag: member="lanc111.c::PTR_NOT_EMPTY" ref="gab0506cb20f571f3649eb07bfa17e6b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PTR_NOT_EMPTY&nbsp;&nbsp;&nbsp;0x0800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00360">360</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gda865c4c75b3ec544959aaa75cceefd6"></a><!-- doxytag: member="lanc111.c::NIC_DATA" ref="gda865c4c75b3ec544959aaa75cceefd6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_DATA&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x08)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 2 - Data register. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00365">365</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gba01f04fa8b7f39fcfe4aee08c1aaebd"></a><!-- doxytag: member="lanc111.c::NIC_IST" ref="gba01f04fa8b7f39fcfe4aee08c1aaebd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_IST&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x0C)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 2 - Interrupt status register. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00370">370</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6af0da5014638723f8c5f25630d4db2c"></a><!-- doxytag: member="lanc111.c::NIC_ACK" ref="g6af0da5014638723f8c5f25630d4db2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_ACK&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x0C)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 2 - Interrupt acknowledge register. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00375">375</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb7b5851f3b4745ff0407bb65aca93aee"></a><!-- doxytag: member="lanc111.c::NIC_MSK" ref="gb7b5851f3b4745ff0407bb65aca93aee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_MSK&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x0D)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 2 - Interrupt mask register. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00380">380</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

<p>Referenced by <a class="el" href="lanc111_8c-source.html#l01188">NicRxLanc()</a>.</p>

</div>
</div><p>
<a class="anchor" name="gfed78059c6e39a007cf4940696e9cd7b"></a><!-- doxytag: member="lanc111.c::INT_MD" ref="gfed78059c6e39a007cf4940696e9cd7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_MD&nbsp;&nbsp;&nbsp;0x80          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PHY state change interrupt bit mask. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00382">382</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc36dc116017eeca132be6ea89e711be4"></a><!-- doxytag: member="lanc111.c::INT_ERCV" ref="gc36dc116017eeca132be6ea89e711be4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_ERCV&nbsp;&nbsp;&nbsp;0x40          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Early receive interrupt bit mask. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00383">383</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5609a349fbbf3035048dd649fd336e81"></a><!-- doxytag: member="lanc111.c::INT_EPH" ref="g5609a349fbbf3035048dd649fd336e81" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_EPH&nbsp;&nbsp;&nbsp;0x20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Ethernet protocol interrupt bit mask. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00384">384</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gdf5fe3fff6994e148bbede95a038d28e"></a><!-- doxytag: member="lanc111.c::INT_RX_OVRN" ref="gdf5fe3fff6994e148bbede95a038d28e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_RX_OVRN&nbsp;&nbsp;&nbsp;0x10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receive overrun interrupt bit mask. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00385">385</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd116a81950d7ea71fe42994897f83fa3"></a><!-- doxytag: member="lanc111.c::INT_ALLOC" ref="gd116a81950d7ea71fe42994897f83fa3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_ALLOC&nbsp;&nbsp;&nbsp;0x08          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmit allocation interrupt bit mask. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00386">386</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2dcfc8f35d610b530622a55fa8ce61b3"></a><!-- doxytag: member="lanc111.c::INT_TX_EMPTY" ref="g2dcfc8f35d610b530622a55fa8ce61b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_TX_EMPTY&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmitter empty interrupt bit mask. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00387">387</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge4b980b956c3a627cbc50deaa33efb0d"></a><!-- doxytag: member="lanc111.c::INT_TX" ref="ge4b980b956c3a627cbc50deaa33efb0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_TX&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmit complete interrupt bit mask. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00388">388</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g60623409b6ea6f576aac8e6df84a6339"></a><!-- doxytag: member="lanc111.c::INT_RCV" ref="g60623409b6ea6f576aac8e6df84a6339" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_RCV&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receive interrupt bit mask. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00389">389</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g49a6ee2376a1db33c93bdbcd7f7e01b5"></a><!-- doxytag: member="lanc111.c::NIC_MT" ref="g49a6ee2376a1db33c93bdbcd7f7e01b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_MT&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x00)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 3 - Multicast table register. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00394">394</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6f0485ea74d10b95b8a8df3781ca42e8"></a><!-- doxytag: member="lanc111.c::NIC_MGMT" ref="g6f0485ea74d10b95b8a8df3781ca42e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_MGMT&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x08)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 3 - Management interface register. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00399">399</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g84c7bcd640bb5046a1a3f46410ea6fe1"></a><!-- doxytag: member="lanc111.c::MGMT_MDOE" ref="g84c7bcd640bb5046a1a3f46410ea6fe1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MGMT_MDOE&nbsp;&nbsp;&nbsp;0x08          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8">NIC_MGMT</a> bit mask, enables MDO pin. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00401">401</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g023244558171000e35a8419e20612b23"></a><!-- doxytag: member="lanc111.c::MGMT_MCLK" ref="g023244558171000e35a8419e20612b23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MGMT_MCLK&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8">NIC_MGMT</a> bit mask, drives MDCLK pin. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00402">402</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g04cdfae01489969eb9b60c79dd79fec0"></a><!-- doxytag: member="lanc111.c::MGMT_MDI" ref="g04cdfae01489969eb9b60c79dd79fec0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MGMT_MDI&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8">NIC_MGMT</a> bit mask, reflects MDI pin status. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00403">403</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb297d570e3440b034825f3516a60337c"></a><!-- doxytag: member="lanc111.c::MGMT_MDO" ref="gb297d570e3440b034825f3516a60337c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MGMT_MDO&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g6f0485ea74d10b95b8a8df3781ca42e8">NIC_MGMT</a> bit mask, drives MDO pin. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00404">404</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gdf9342af59df5b2931daf925430cba4b"></a><!-- doxytag: member="lanc111.c::NIC_REV" ref="gdf9342af59df5b2931daf925430cba4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_REV&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x0A)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 3 - Revision register. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00409">409</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf651b09fdffad406e5ee700f984b658b"></a><!-- doxytag: member="lanc111.c::NIC_ERCV" ref="gf651b09fdffad406e5ee700f984b658b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_ERCV&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x0C)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bank 3 - Early RCV register. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00414">414</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0e16b5340e5ceebcb894a949f424b4a2"></a><!-- doxytag: member="lanc111.c::NIC_PHYCR" ref="g0e16b5340e5ceebcb894a949f424b4a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_PHYCR&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PHY control register. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00419">419</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g713a44f91049947e287ebffab15ce6ea"></a><!-- doxytag: member="lanc111.c::PHYCR_RST" ref="g713a44f91049947e287ebffab15ce6ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYCR_RST&nbsp;&nbsp;&nbsp;0x8000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g0e16b5340e5ceebcb894a949f424b4a2">NIC_PHYCR</a> bit mask, resets PHY. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00421">421</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7750be08aa05029b4f18f2c073c4ce49"></a><!-- doxytag: member="lanc111.c::PHYCR_LPBK" ref="g7750be08aa05029b4f18f2c073c4ce49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYCR_LPBK&nbsp;&nbsp;&nbsp;0x4000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g0e16b5340e5ceebcb894a949f424b4a2">NIC_PHYCR</a> bit mask, . 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00422">422</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g62c0ca710691ae862993e9a889b5b38d"></a><!-- doxytag: member="lanc111.c::PHYCR_SPEED" ref="g62c0ca710691ae862993e9a889b5b38d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYCR_SPEED&nbsp;&nbsp;&nbsp;0x2000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g0e16b5340e5ceebcb894a949f424b4a2">NIC_PHYCR</a> bit mask, . 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00423">423</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g48e70a5eda5ae872513c95c000b1cf6f"></a><!-- doxytag: member="lanc111.c::PHYCR_ANEG_EN" ref="g48e70a5eda5ae872513c95c000b1cf6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYCR_ANEG_EN&nbsp;&nbsp;&nbsp;0x1000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g0e16b5340e5ceebcb894a949f424b4a2">NIC_PHYCR</a> bit mask, . 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00424">424</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gfee141243e28bbed8220d2255ab2ed2c"></a><!-- doxytag: member="lanc111.c::PHYCR_PDN" ref="gfee141243e28bbed8220d2255ab2ed2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYCR_PDN&nbsp;&nbsp;&nbsp;0x0800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g0e16b5340e5ceebcb894a949f424b4a2">NIC_PHYCR</a> bit mask, . 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00425">425</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gabb47a174cca60f20cb65c659c8cb253"></a><!-- doxytag: member="lanc111.c::PHYCR_MII_DIS" ref="gabb47a174cca60f20cb65c659c8cb253" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYCR_MII_DIS&nbsp;&nbsp;&nbsp;0x0400          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g0e16b5340e5ceebcb894a949f424b4a2">NIC_PHYCR</a> bit mask, . 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00426">426</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g1fc39d0ac23f1ee5e80ee31b2ba51451"></a><!-- doxytag: member="lanc111.c::PHYCR_ANEG_RST" ref="g1fc39d0ac23f1ee5e80ee31b2ba51451" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYCR_ANEG_RST&nbsp;&nbsp;&nbsp;0x0200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g0e16b5340e5ceebcb894a949f424b4a2">NIC_PHYCR</a> bit mask, . 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00427">427</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5a8696371cf1548b8ad33947d5b507b5"></a><!-- doxytag: member="lanc111.c::PHYCR_DPLX" ref="g5a8696371cf1548b8ad33947d5b507b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYCR_DPLX&nbsp;&nbsp;&nbsp;0x0100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g0e16b5340e5ceebcb894a949f424b4a2">NIC_PHYCR</a> bit mask, . 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00428">428</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8cedf47054f36c30138106162b244507"></a><!-- doxytag: member="lanc111.c::PHYCR_COLST" ref="g8cedf47054f36c30138106162b244507" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYCR_COLST&nbsp;&nbsp;&nbsp;0x0080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g0e16b5340e5ceebcb894a949f424b4a2">NIC_PHYCR</a> bit mask, . 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00429">429</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g82b4eb50a2ef27ff5c187029afc6b7e0"></a><!-- doxytag: member="lanc111.c::NIC_PHYSR" ref="g82b4eb50a2ef27ff5c187029afc6b7e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_PHYSR&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PHY status register. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00435">435</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0d898b82e58499a5617cfb40f6434e68"></a><!-- doxytag: member="lanc111.c::PHYSR_CAP_T4" ref="g0d898b82e58499a5617cfb40f6434e68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSR_CAP_T4&nbsp;&nbsp;&nbsp;0x8000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a> bit mask, indicates 100BASE-T4 capability. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00437">437</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g162d4ef8651ae7b998af716946891a10"></a><!-- doxytag: member="lanc111.c::PHYSR_CAP_TXF" ref="g162d4ef8651ae7b998af716946891a10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSR_CAP_TXF&nbsp;&nbsp;&nbsp;0x4000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a> bit mask, indicates 100BASE-TX full duplex capability. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00438">438</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gfa519a840cac7411c45b82715855deab"></a><!-- doxytag: member="lanc111.c::PHYSR_CAP_TXH" ref="gfa519a840cac7411c45b82715855deab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSR_CAP_TXH&nbsp;&nbsp;&nbsp;0x2000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a> bit mask, indicates 100BASE-TX half duplex capability. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00439">439</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4607f3c8eda8ccc4f6ca29970ca9071c"></a><!-- doxytag: member="lanc111.c::PHYSR_CAP_TF" ref="g4607f3c8eda8ccc4f6ca29970ca9071c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSR_CAP_TF&nbsp;&nbsp;&nbsp;0x1000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a> bit mask, indicates 10BASE-T full duplex capability. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00440">440</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd93a192293cbfedd3f6ad08bc7cc87e3"></a><!-- doxytag: member="lanc111.c::PHYSR_CAP_TH" ref="gd93a192293cbfedd3f6ad08bc7cc87e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSR_CAP_TH&nbsp;&nbsp;&nbsp;0x0800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a> bit mask, indicates 10BASE-T half duplex capability. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00441">441</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb2b4183de906fb85e1952498a04b73ae"></a><!-- doxytag: member="lanc111.c::PHYSR_CAP_SUPR" ref="gb2b4183de906fb85e1952498a04b73ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSR_CAP_SUPR&nbsp;&nbsp;&nbsp;0x0040          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a> bit mask, indicates preamble suppression capability. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00442">442</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4dbd0d4820c2e33b078ac042a16386bd"></a><!-- doxytag: member="lanc111.c::PHYSR_ANEG_ACK" ref="g4dbd0d4820c2e33b078ac042a16386bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSR_ANEG_ACK&nbsp;&nbsp;&nbsp;0x0020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a> bit mask, auto-negotiation completed. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00443">443</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4d151bf73827c45e0edd1c67d2f8457e"></a><!-- doxytag: member="lanc111.c::PHYSR_REM_FLT" ref="g4d151bf73827c45e0edd1c67d2f8457e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSR_REM_FLT&nbsp;&nbsp;&nbsp;0x0010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a> bit mask, remote fault detected. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00444">444</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="geb190ad756001fa6186f95900d4b9c6e"></a><!-- doxytag: member="lanc111.c::PHYSR_CAP_ANEG" ref="geb190ad756001fa6186f95900d4b9c6e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSR_CAP_ANEG&nbsp;&nbsp;&nbsp;0x0008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a> bit mask, indicates auto-negotiation capability. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00445">445</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gfb681d9222c90cb468f9317ac2315ce3"></a><!-- doxytag: member="lanc111.c::PHYSR_LINK" ref="gfb681d9222c90cb468f9317ac2315ce3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSR_LINK&nbsp;&nbsp;&nbsp;0x0004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a> bit mask, valid link status. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00446">446</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gdf264e5480c2d09b4a928b14078c2ce9"></a><!-- doxytag: member="lanc111.c::PHYSR_JAB" ref="gdf264e5480c2d09b4a928b14078c2ce9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSR_JAB&nbsp;&nbsp;&nbsp;0x0002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a> bit mask, jabber collision detected. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00447">447</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g869918c57188e6b029daa2077485c869"></a><!-- doxytag: member="lanc111.c::PHYSR_EXREG" ref="g869918c57188e6b029daa2077485c869" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSR_EXREG&nbsp;&nbsp;&nbsp;0x0001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a> bit mask, extended capabilities available. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00448">448</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g40133b9f2c61490c7673f5004f119226"></a><!-- doxytag: member="lanc111.c::NIC_PHYID1" ref="g40133b9f2c61490c7673f5004f119226" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_PHYID1&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PHY identifier register 1. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00454">454</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5519be6a902fd2de6fb8845ecef5379f"></a><!-- doxytag: member="lanc111.c::NIC_PHYID2" ref="g5519be6a902fd2de6fb8845ecef5379f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_PHYID2&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PHY identifier register 1. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00459">459</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf5a35766021d212be1fb12a3ae14d71e"></a><!-- doxytag: member="lanc111.c::NIC_PHYANAD" ref="gf5a35766021d212be1fb12a3ae14d71e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_PHYANAD&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PHY auto-negotiation advertisement register. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00464">464</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8980cb38c298678e12bbd3d92548b312"></a><!-- doxytag: member="lanc111.c::PHYANAD_NP" ref="g8980cb38c298678e12bbd3d92548b312" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYANAD_NP&nbsp;&nbsp;&nbsp;0x8000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#gf5a35766021d212be1fb12a3ae14d71e">NIC_PHYANAD</a> bit mask, exchanging next page information. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00466">466</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga0e8a2bfc72a9ed4cd88fa2822dcd6c1"></a><!-- doxytag: member="lanc111.c::PHYANAD_ACK" ref="ga0e8a2bfc72a9ed4cd88fa2822dcd6c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYANAD_ACK&nbsp;&nbsp;&nbsp;0x4000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#gf5a35766021d212be1fb12a3ae14d71e">NIC_PHYANAD</a> bit mask, acknowledged. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00467">467</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g98901ca0258f5309f941902c8b94bb07"></a><!-- doxytag: member="lanc111.c::PHYANAD_RF" ref="g98901ca0258f5309f941902c8b94bb07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYANAD_RF&nbsp;&nbsp;&nbsp;0x2000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#gf5a35766021d212be1fb12a3ae14d71e">NIC_PHYANAD</a> bit mask, remote fault. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00468">468</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6792568c31027d7eec52c7f98ab5fd90"></a><!-- doxytag: member="lanc111.c::PHYANAD_T4" ref="g6792568c31027d7eec52c7f98ab5fd90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYANAD_T4&nbsp;&nbsp;&nbsp;0x0200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#gf5a35766021d212be1fb12a3ae14d71e">NIC_PHYANAD</a> bit mask, indicates 100BASE-T4 capability. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00469">469</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd7f6da725b9304a6e2e34f01437cdb19"></a><!-- doxytag: member="lanc111.c::PHYANAD_TX_FDX" ref="gd7f6da725b9304a6e2e34f01437cdb19" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYANAD_TX_FDX&nbsp;&nbsp;&nbsp;0x0100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#gf5a35766021d212be1fb12a3ae14d71e">NIC_PHYANAD</a> bit mask, indicates 100BASE-TX full duplex capability. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00470">470</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gcd257a4f5db610284162ef9471105e9e"></a><!-- doxytag: member="lanc111.c::PHYANAD_TX_HDX" ref="gcd257a4f5db610284162ef9471105e9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYANAD_TX_HDX&nbsp;&nbsp;&nbsp;0x0080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#gf5a35766021d212be1fb12a3ae14d71e">NIC_PHYANAD</a> bit mask, indicates 100BASE-TX half duplex capability. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00471">471</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2925eb0f6d2845a8597d76a946faa08e"></a><!-- doxytag: member="lanc111.c::PHYANAD_10FDX" ref="g2925eb0f6d2845a8597d76a946faa08e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYANAD_10FDX&nbsp;&nbsp;&nbsp;0x0040          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#gf5a35766021d212be1fb12a3ae14d71e">NIC_PHYANAD</a> bit mask, indicates 10BASE-T full duplex capability. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00472">472</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc987aa73deede581d8602663f038686b"></a><!-- doxytag: member="lanc111.c::PHYANAD_10_HDX" ref="gc987aa73deede581d8602663f038686b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYANAD_10_HDX&nbsp;&nbsp;&nbsp;0x0020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#gf5a35766021d212be1fb12a3ae14d71e">NIC_PHYANAD</a> bit mask, indicates 10BASE-T half duplex capability. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00473">473</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g705982b5572eea018821b75c4e81e70e"></a><!-- doxytag: member="lanc111.c::PHYANAD_CSMA" ref="g705982b5572eea018821b75c4e81e70e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYANAD_CSMA&nbsp;&nbsp;&nbsp;0x0001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#gf5a35766021d212be1fb12a3ae14d71e">NIC_PHYANAD</a> bit mask, indicates 802.3 CSMA capability. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00474">474</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf2335a7215b7909ed282d1a38c89b3b6"></a><!-- doxytag: member="lanc111.c::NIC_PHYANRC" ref="gf2335a7215b7909ed282d1a38c89b3b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_PHYANRC&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PHY auto-negotiation remote end capability register. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00479">479</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g670a4eb85216342039bec8e89a78b103"></a><!-- doxytag: member="lanc111.c::NIC_PHYCFR1" ref="g670a4eb85216342039bec8e89a78b103" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_PHYCFR1&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PHY configuration register 1. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00484">484</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5b5a9dc4d54337d977e2d99393ac9f38"></a><!-- doxytag: member="lanc111.c::NIC_PHYCFR2" ref="g5b5a9dc4d54337d977e2d99393ac9f38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_PHYCFR2&nbsp;&nbsp;&nbsp;17          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PHY configuration register 2. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00489">489</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5eb4295cf3a09aa500ec1741ad680590"></a><!-- doxytag: member="lanc111.c::NIC_PHYSOR" ref="g5eb4295cf3a09aa500ec1741ad680590" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_PHYSOR&nbsp;&nbsp;&nbsp;18          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PHY status output register. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00494">494</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9fe41768b9393a0531c780689cf2ed8a"></a><!-- doxytag: member="lanc111.c::PHYSOR_INT" ref="g9fe41768b9393a0531c780689cf2ed8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSOR_INT&nbsp;&nbsp;&nbsp;0x8000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g5eb4295cf3a09aa500ec1741ad680590">NIC_PHYSOR</a> bit mask, interrupt bits changed. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00496">496</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5dcfa30dacab67b0664bd7af28c09c9f"></a><!-- doxytag: member="lanc111.c::PHYSOR_LNKFAIL" ref="g5dcfa30dacab67b0664bd7af28c09c9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSOR_LNKFAIL&nbsp;&nbsp;&nbsp;0x4000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g5eb4295cf3a09aa500ec1741ad680590">NIC_PHYSOR</a> bit mask, link failure detected. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00497">497</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6de59f0df7e09f55f70523f5365567c6"></a><!-- doxytag: member="lanc111.c::PHYSOR_LOSSSYNC" ref="g6de59f0df7e09f55f70523f5365567c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSOR_LOSSSYNC&nbsp;&nbsp;&nbsp;0x2000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g5eb4295cf3a09aa500ec1741ad680590">NIC_PHYSOR</a> bit mask, descrambler sync lost detected. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00498">498</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4a4594bd8924ae10ae16cbd042235075"></a><!-- doxytag: member="lanc111.c::PHYSOR_CWRD" ref="g4a4594bd8924ae10ae16cbd042235075" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSOR_CWRD&nbsp;&nbsp;&nbsp;0x1000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g5eb4295cf3a09aa500ec1741ad680590">NIC_PHYSOR</a> bit mask, code word error detected. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00499">499</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5898072d970a00924411494ecd32d203"></a><!-- doxytag: member="lanc111.c::PHYSOR_SSD" ref="g5898072d970a00924411494ecd32d203" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSOR_SSD&nbsp;&nbsp;&nbsp;0x0800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g5eb4295cf3a09aa500ec1741ad680590">NIC_PHYSOR</a> bit mask, start of stream error detected. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00500">500</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g22bfca789b3da40a164d73fbdaa35fc5"></a><!-- doxytag: member="lanc111.c::PHYSOR_ESD" ref="g22bfca789b3da40a164d73fbdaa35fc5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSOR_ESD&nbsp;&nbsp;&nbsp;0x0400          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g5eb4295cf3a09aa500ec1741ad680590">NIC_PHYSOR</a> bit mask, end of stream error detected. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00501">501</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb2dee1993f85528779f1befcb84fc8b5"></a><!-- doxytag: member="lanc111.c::PHYSOR_RPOL" ref="gb2dee1993f85528779f1befcb84fc8b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSOR_RPOL&nbsp;&nbsp;&nbsp;0x0200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g5eb4295cf3a09aa500ec1741ad680590">NIC_PHYSOR</a> bit mask, reverse polarity detected. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00502">502</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gafe340a410a70cd12b44779e9e6ab4ab"></a><!-- doxytag: member="lanc111.c::PHYSOR_JAB" ref="gafe340a410a70cd12b44779e9e6ab4ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSOR_JAB&nbsp;&nbsp;&nbsp;0x0100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g5eb4295cf3a09aa500ec1741ad680590">NIC_PHYSOR</a> bit mask, jabber detected. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00503">503</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gfcbbd19dd44dcfc8dac4f9424cf02f17"></a><!-- doxytag: member="lanc111.c::PHYSOR_SPDDET" ref="gfcbbd19dd44dcfc8dac4f9424cf02f17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSOR_SPDDET&nbsp;&nbsp;&nbsp;0x0080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g5eb4295cf3a09aa500ec1741ad680590">NIC_PHYSOR</a> bit mask, 100/10 speed detected. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00504">504</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga4fdf64703693c8a37cd57a0dc99fe18"></a><!-- doxytag: member="lanc111.c::PHYSOR_DPLXDET" ref="ga4fdf64703693c8a37cd57a0dc99fe18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSOR_DPLXDET&nbsp;&nbsp;&nbsp;0x0040          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#g5eb4295cf3a09aa500ec1741ad680590">NIC_PHYSOR</a> bit mask, duplex detected. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00505">505</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd2c4c4ce183d87828b990d8a59f5dbe4"></a><!-- doxytag: member="lanc111.c::NIC_PHYMSK" ref="gd2c4c4ce183d87828b990d8a59f5dbe4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_PHYMSK&nbsp;&nbsp;&nbsp;19          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PHY mask register. 
<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00510">510</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gcc6833bf30f3dc2fff7c727b34ca9944"></a><!-- doxytag: member="lanc111.c::PHYMSK_MINT" ref="gcc6833bf30f3dc2fff7c727b34ca9944" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYMSK_MINT&nbsp;&nbsp;&nbsp;0x8000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#gd2c4c4ce183d87828b990d8a59f5dbe4">NIC_PHYMSK</a> bit mask, enables <a class="el" href="group__xg_smsc_regs.html#g9fe41768b9393a0531c780689cf2ed8a">PHYSOR_INT</a> interrupt. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00512">512</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gfadc2d878d418d9f83de10611dac414f"></a><!-- doxytag: member="lanc111.c::PHYMSK_MLNKFAIL" ref="gfadc2d878d418d9f83de10611dac414f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYMSK_MLNKFAIL&nbsp;&nbsp;&nbsp;0x4000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#gd2c4c4ce183d87828b990d8a59f5dbe4">NIC_PHYMSK</a> bit mask, enables <a class="el" href="group__xg_smsc_regs.html#g5dcfa30dacab67b0664bd7af28c09c9f">PHYSOR_LNKFAIL</a> interrupt. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00513">513</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g323362724c91613604dff50ee88f2c01"></a><!-- doxytag: member="lanc111.c::PHYMSK_MLOSSSYN" ref="g323362724c91613604dff50ee88f2c01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYMSK_MLOSSSYN&nbsp;&nbsp;&nbsp;0x2000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#gd2c4c4ce183d87828b990d8a59f5dbe4">NIC_PHYMSK</a> bit mask, enables <a class="el" href="group__xg_smsc_regs.html#g6de59f0df7e09f55f70523f5365567c6">PHYSOR_LOSSSYNC</a> interrupt. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00514">514</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g28da20eecd91ef4b591930b748f09fc1"></a><!-- doxytag: member="lanc111.c::PHYMSK_MCWRD" ref="g28da20eecd91ef4b591930b748f09fc1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYMSK_MCWRD&nbsp;&nbsp;&nbsp;0x1000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#gd2c4c4ce183d87828b990d8a59f5dbe4">NIC_PHYMSK</a> bit mask, enables <a class="el" href="group__xg_smsc_regs.html#g4a4594bd8924ae10ae16cbd042235075">PHYSOR_CWRD</a> interrupt. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00515">515</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8c26a1d2acb3ef5181713d53e2c7872e"></a><!-- doxytag: member="lanc111.c::PHYMSK_MSSD" ref="g8c26a1d2acb3ef5181713d53e2c7872e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYMSK_MSSD&nbsp;&nbsp;&nbsp;0x0800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#gd2c4c4ce183d87828b990d8a59f5dbe4">NIC_PHYMSK</a> bit mask, enables <a class="el" href="group__xg_smsc_regs.html#g5898072d970a00924411494ecd32d203">PHYSOR_SSD</a> interrupt. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00516">516</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g85c941970088757c06911ffa9f9777de"></a><!-- doxytag: member="lanc111.c::PHYMSK_MESD" ref="g85c941970088757c06911ffa9f9777de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYMSK_MESD&nbsp;&nbsp;&nbsp;0x0400          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#gd2c4c4ce183d87828b990d8a59f5dbe4">NIC_PHYMSK</a> bit mask, enables <a class="el" href="group__xg_smsc_regs.html#g22bfca789b3da40a164d73fbdaa35fc5">PHYSOR_ESD</a> interrupt. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00517">517</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gcd9b798788f08b6433dd0c1ef71e011d"></a><!-- doxytag: member="lanc111.c::PHYMSK_MRPOL" ref="gcd9b798788f08b6433dd0c1ef71e011d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYMSK_MRPOL&nbsp;&nbsp;&nbsp;0x0200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#gd2c4c4ce183d87828b990d8a59f5dbe4">NIC_PHYMSK</a> bit mask, enables <a class="el" href="group__xg_smsc_regs.html#gb2dee1993f85528779f1befcb84fc8b5">PHYSOR_RPOL</a> interrupt. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00518">518</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8018e9c36c55373835d942ec9590ac5a"></a><!-- doxytag: member="lanc111.c::PHYMSK_MJAB" ref="g8018e9c36c55373835d942ec9590ac5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYMSK_MJAB&nbsp;&nbsp;&nbsp;0x0100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#gd2c4c4ce183d87828b990d8a59f5dbe4">NIC_PHYMSK</a> bit mask, enables <a class="el" href="group__xg_smsc_regs.html#gafe340a410a70cd12b44779e9e6ab4ab">PHYSOR_JAB</a> interrupt. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00519">519</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb6a301a7a7cb0fa3b40d437caf893560"></a><!-- doxytag: member="lanc111.c::PHYMSK_MSPDDT" ref="gb6a301a7a7cb0fa3b40d437caf893560" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYMSK_MSPDDT&nbsp;&nbsp;&nbsp;0x0080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#gd2c4c4ce183d87828b990d8a59f5dbe4">NIC_PHYMSK</a> bit mask, enables <a class="el" href="group__xg_smsc_regs.html#gfcbbd19dd44dcfc8dac4f9424cf02f17">PHYSOR_SPDDET</a> interrupt. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00520">520</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gbc0f6a565dfcb77c14fd753385568c8a"></a><!-- doxytag: member="lanc111.c::PHYMSK_MDPLDT" ref="gbc0f6a565dfcb77c14fd753385568c8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYMSK_MDPLDT&nbsp;&nbsp;&nbsp;0x0040          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="group__xg_smsc_regs.html#gd2c4c4ce183d87828b990d8a59f5dbe4">NIC_PHYMSK</a> bit mask, enables <a class="el" href="group__xg_smsc_regs.html#ga4fdf64703693c8a37cd57a0dc99fe18">PHYSOR_DPLXDET</a> interrupt. 
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00521">521</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g38739b9c7b479d14f6efe9ddaac9ef54"></a><!-- doxytag: member="lanc111.c::MSBV" ref="g38739b9c7b479d14f6efe9ddaac9ef54" args="(bit)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSBV          </td>
          <td>(</td>
          <td class="paramtype">bit&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(1 &lt;&lt; ((bit) - 8))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00525">525</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gdd2109a2e3569486b5218ec5762bc733"></a><!-- doxytag: member="lanc111.c::nic_outlb" ref="gdd2109a2e3569486b5218ec5762bc733" args="(addr, val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define nic_outlb          </td>
          <td>(</td>
          <td class="paramtype">addr,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">val&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(*(volatile <a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *)(addr) = (val))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00527">527</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

<p>Referenced by <a class="el" href="lanc111_8c-source.html#l01188">NicRxLanc()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g86c9bb36994f7db997ec7e42f8b78486"></a><!-- doxytag: member="lanc111.c::nic_outhb" ref="g86c9bb36994f7db997ec7e42f8b78486" args="(addr, val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define nic_outhb          </td>
          <td>(</td>
          <td class="paramtype">addr,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">val&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(*(volatile <a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *)((addr) + 1) = (val))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00528">528</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5dc37af297b808530394316f39861e67"></a><!-- doxytag: member="lanc111.c::nic_outwx" ref="g5dc37af297b808530394316f39861e67" args="(addr, val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define nic_outwx          </td>
          <td>(</td>
          <td class="paramtype">addr,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">val&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(*(volatile <a class="el" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> *)(addr) = (val))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00529">529</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga9e2892dddc57005835acbf5ffdfe232"></a><!-- doxytag: member="lanc111.c::nic_outw" ref="ga9e2892dddc57005835acbf5ffdfe232" args="(addr, val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define nic_outw          </td>
          <td>(</td>
          <td class="paramtype">addr,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">val&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">{ \
    *(<span class="keyword">volatile</span> <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *)(addr) = (<a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)(val); \
    *((<span class="keyword">volatile</span> <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *)(addr) + 1) = (<a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)((val) &gt;&gt; 8); \
}
</pre></div>
<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00530">530</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7ad23fcbf87e5b251c6c15c3c33feecb"></a><!-- doxytag: member="lanc111.c::nic_inlb" ref="g7ad23fcbf87e5b251c6c15c3c33feecb" args="(addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define nic_inlb          </td>
          <td>(</td>
          <td class="paramtype">addr&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(*(volatile <a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *)(addr))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00535">535</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

<p>Referenced by <a class="el" href="lanc111_8c-source.html#l01188">NicRxLanc()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g18ed6304cfef871057f6bbfe72353b27"></a><!-- doxytag: member="lanc111.c::nic_inhb" ref="g18ed6304cfef871057f6bbfe72353b27" args="(addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define nic_inhb          </td>
          <td>(</td>
          <td class="paramtype">addr&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(*(volatile <a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *)((addr) + 1))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00536">536</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7199e8b834f981e8300a86de51f372d6"></a><!-- doxytag: member="lanc111.c::nic_inw" ref="g7199e8b834f981e8300a86de51f372d6" args="(addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define nic_inw          </td>
          <td>(</td>
          <td class="paramtype">addr&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(*(volatile <a class="el" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> *)(addr))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00537">537</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga31140f42b6cef629a69e8cf19077508"></a><!-- doxytag: member="lanc111.c::nic_bs" ref="ga31140f42b6cef629a69e8cf19077508" args="(bank)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define nic_bs          </td>
          <td>(</td>
          <td class="paramtype">bank&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;nic_outlb(NIC_BSR, bank)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lanc111_8c-source.html#l00539">539</a> of file <a class="el" href="lanc111_8c-source.html">lanc111.c</a>.</p>

</div>
</div><p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
