
                         Lattice Mapping Report File

Design:  main
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2023.2.0.38.1
Mapped on: Sat Jun  8 17:00:42 2024

Design Information
------------------

Command line:   map -i TP3_E4_TP3_E4_syn.udb -pdc D:/Facultad ITBA/Ano
     5/Cuatrimestre
     1/E4/TPs-G1_E4/TP3/Laticce/8bits/TP3_E4/source/TP3_E4/TP3_E4.pdc -o
     TP3_E4_TP3_E4_map.udb -mp TP3_E4_TP3_E4.mrp -hierrpt -gui -msgset
     D:/Facultad ITBA/Ano 5/Cuatrimestre
     1/E4/TPs-G1_E4/TP3/Laticce/8bits/TP3_E4/promote.xml

Design Summary
--------------

   Number of slice registers:  71 out of  5280 (1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           2682 out of  5280 (51%)
      Number of logic LUT4s:             2613
      Number of replicated LUT4s:          3
      Number of ripple logic:             33 (66 LUT4s)
   Number of IO sites used:   7 out of 39 (18%)
      Number of IO sites used for general PIO: 7
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 7 out of 36 (19%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 7 out of 39 (18%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  3
      Net tw_gen.slow_clk: 12 loads, 12 rising, 0 falling (Driver: Pin
     tw_gen.slow_clk_c/Q)
      Net clk_c: 7 loads, 7 rising, 0 falling (Driver: Port clk)
      Net sine_gen.slow_clk: 37 loads, 37 rising, 0 falling (Driver: Pin
     sine_gen.slow_clk_c/Q)
   Number of Clock Enables:  2
      Net sine_gen.n13858: 7 loads, 7 SLICEs
      Net sine_gen.n13859: 4 loads, 4 SLICEs
   Number of LSRs:  3

                                    Page 1





Design Summary (cont)
---------------------
      Net sine_gen.n975: 11 loads, 11 SLICEs
      Net sine_gen.n14186: 4 loads, 4 SLICEs
      Net sine_gen.n14189: 4 loads, 4 SLICEs
   Top 10 highest fanout non-clock nets:
      Net sine_gen.address3[3]: 328 loads
      Net sine_gen.address1[3]: 316 loads
      Net sine_gen.address2[3]: 313 loads
      Net sine_gen.address2[1]: 308 loads
      Net sine_gen.address3[1]: 308 loads
      Net sine_gen.address1[1]: 305 loads
      Net sine_gen.address1[2]: 299 loads
      Net sine_gen.address2[2]: 299 loads
      Net sine_gen.address3[2]: 296 loads
      Net sine_gen.address3[0]: 295 loads





   Number of warnings:  0
   Number of errors:    0

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| Vc                  | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| Vbn                 | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| Vb                  | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| Van                 | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| Va                  | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| Vcn                 | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i1 was optimized away.

Constraint Summary
------------------

   Total number of constraints: 7

                                    Page 2





Constraint Summary (cont)
-------------------------
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs
   Total REAL Time: 2 secs
   Peak Memory Usage: 99 MB
Checksum -- map: a64dbce9abbfef4a3993ec4a686ff79b00e20fe

















































                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor
     Corporation,  All rights reserved.
