#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed May  8 14:22:42 2024
# Process ID: 19300
# Current directory: C:/VProject/Attempt_4_10-04-2024/LedCount
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11460 C:\VProject\Attempt_4_10-04-2024\LedCount\LedCount.xpr
# Log file: C:/VProject/Attempt_4_10-04-2024/LedCount/vivado.log
# Journal file: C:/VProject/Attempt_4_10-04-2024/LedCount\vivado.jou
# Running On: Jasmeet, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16990 MB
#-----------------------------------------------------------
start_gui
open_project C:/VProject/Attempt_4_10-04-2024/LedCount/LedCount.xpr
open_bd_design {C:/VProject/Attempt_4_10-04-2024/LedCount/LedCount.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets axi_hwicap_0_ip2intc_irpt] [get_bd_intf_nets microblaze_0_axi_periph_M04_AXI] [get_bd_cells axi_hwicap_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:dfx_controller:1.0 dfx_controller_0
endgroup
set_property -dict [list \
  CONFIG.ALL_PARAMS {HAS_AXI_LITE_IF 1 RESET_ACTIVE_LEVEL 0 CP_FIFO_DEPTH 32 CP_FIFO_TYPE lutram CDC_STAGES 6 VS {VS_0 {ID 0 NAME VS_0 RM {CountUp {ID 0 NAME CountUp BS {0 {ID 0 ADDR 0 SIZE 0 CLEAR 0}}} CountDown {ID 1 NAME CountDown BS {0 {ID 0 ADDR 0 SIZE 0 CLEAR 0}}}} POR_RM CountUp HAS_POR_RM 1}} CP_FAMILY 7series DIRTY 0} \
  CONFIG.GUI_RM_NEW_NAME {CountDown} \
] [get_bd_cells dfx_controller_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/dfx_controller_0/M_AXI_MEM} Slave {/microblaze_0_axi_intc/s_axi} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins dfx_controller_0/M_AXI_MEM]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/dfx_controller_0/s_axi_reg} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins dfx_controller_0/s_axi_reg]
endgroup
set_property location {5 1343 93} [get_bd_cells dfx_controller_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_hwicap:3.0 axi_hwicap_0
endgroup
set_property location {4 1406 319} [get_bd_cells axi_hwicap_0]
delete_bd_objs [get_bd_cells axi_hwicap_0]
startgroup
set_property -dict [list \
  CONFIG.ALL_PARAMS {HAS_AXI_LITE_IF 1 RESET_ACTIVE_LEVEL 0 CP_FIFO_DEPTH 32 CP_FIFO_TYPE lutram CDC_STAGES 6 VS {VS_0 {ID 0 NAME VS_0 RM {CountUp {ID 0 NAME CountUp BS {0 {ID 0 ADDR 0 SIZE 0 CLEAR 0}}} CountDown {ID 1 NAME CountDown BS {0 {ID 0 ADDR 0 SIZE 0 CLEAR 0}}}} POR_RM CountUp HAS_POR_RM 1 NUM_HW_TRIGGERS 2 TRIGGER_TO_RM {}}} CP_FAMILY 7series DIRTY 0} \
  CONFIG.GUI_LOCK_TRIGGER_0 {false} \
  CONFIG.GUI_VS_NUM_HW_TRIGGERS {2} \
] [get_bd_cells dfx_controller_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins dfx_controller_0/vsm_VS_0_hw_triggers]
endgroup
connect_bd_net [get_bd_pins microblaze_0_xlconcat/In1] [get_bd_pins dfx_controller_0/vsm_VS_0_rm_reset]
set_property PR_FLOW 1 [current_project] 
reset_run design_1_xbar_0_synth_1
launch_runs design_1_xbar_0_synth_1
wait_on_run design_1_xbar_0_synth_1
generate_target all [get_files C:/VProject/Attempt_4_10-04-2024/LedCount/LedCount.srcs/sources_1/bd/design_1/design_1.bd]
connect_bd_net [get_bd_pins dfx_controller_0/icap_clk] [get_bd_pins clk_wiz_1/clk_out1]
startgroup
set_property CONFIG.NUM_PORTS {3} [get_bd_cells microblaze_0_xlconcat]
endgroup
connect_bd_net [get_bd_pins dfx_controller_0/icap_reset] [get_bd_pins microblaze_0_xlconcat/In2]
validate_bd_design
save_bd_design
