{
    "line_num": [
        [
            64,
            64
        ],
        [
            63,
            63
        ],
        [
            54,
            60
        ]
    ],
    "blocks": [
        "  assign out_port = data_out;",
        "  assign readdata = {32'b0 | read_mux_out};",
        "  always @(posedge clk or negedge reset_n)\n    begin\n      if (reset_n == 0)\n          data_out <= 0;\n      else if (chipselect && ~write_n && (address == 0))\n          data_out <= writedata[1 : 0];\n    end"
    ]
}