verilog xil_defaultlib --include "../../../../mp_0.srcs/sources_1/bd/zynq_design_1/ipshared/ec67/hdl" --include "../../../../mp_0.srcs/sources_1/bd/zynq_design_1/ipshared/6b56/hdl" --include "../../../../mp_0.srcs/sources_1/bd/zynq_design_1/ipshared/7af1/hdl" --include "../../../../mp_0.srcs/sources_1/bd/zynq_design_1/ipshared/1b7e/hdl/verilog" --include "../../../../mp_0.srcs/sources_1/bd/zynq_design_1/ipshared/122e/hdl/verilog" --include "../../../../mp_0.srcs/sources_1/bd/zynq_design_1/ipshared/b205/hdl/verilog" --include "../../../../mp_0.srcs/sources_1/bd/zynq_design_1/ipshared/c968/hdl/verilog" \
"../../../bd/zynq_design_1/ip/zynq_design_1_processing_system7_0_0/sim/zynq_design_1_processing_system7_0_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_xbar_0/sim/zynq_design_1_xbar_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_v_axi4s_vid_out_0_2/sim/zynq_design_1_v_axi4s_vid_out_0_2.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_xlslice_0_0/sim/zynq_design_1_xlslice_0_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_xlslice_1_0/sim/zynq_design_1_xlslice_1_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_xlslice_2_0/sim/zynq_design_1_xlslice_2_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_xlconstant_0_0/sim/zynq_design_1_xlconstant_0_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_xbar_1/sim/zynq_design_1_xbar_1.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_xlconstant_1_0/sim/zynq_design_1_xlconstant_1_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_auto_pc_0/sim/zynq_design_1_auto_pc_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_auto_pc_1/sim/zynq_design_1_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
