module testbench();
reg [2:0] a;
reg clock, resetn;
wire [12:0] out;
wire done;

factorial faccalc(a, clock, resetn, out, done);




endmodule