INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'memoria_output' already exists in the project.
   Output products for this core may be overwritten.
Resolving generics for 'memoria_output'...
WARNING:sim - A core named 'memoria_output' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'memoria_output'...
Delivering associated files for 'memoria_output'...
Delivering EJava files for 'memoria_output'...
Generating implementation netlist for 'memoria_output'...
INFO:sim - Pre-processing HDL files for 'memoria_output'...
Running synthesis for 'memoria_output'
Running ngcbuild...
Writing VHO instantiation template for 'memoria_output'...
Writing VHDL behavioral simulation model for 'memoria_output'...
WARNING:sim - Overwriting existing file
   C:/VHDL/Trab_Final/ipcore_dir/tmp/_cg/memoria_output/doc/blk_mem_gen_v7_3_vin
   fo.html with file from view xilinx_documentation
Delivered 1 file into directory
C:/VHDL/Trab_Final/ipcore_dir/tmp/_cg/memoria_output
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'memoria_output'...
Generating metadata file...
Regenerating ISE project file for 'memoria_output'...
Generating ISE project...
XCO file found: memoria_output.xco
XMDF file found: memoria_output_xmdf.tcl
Adding C:/VHDL/Trab_Final/ipcore_dir/tmp/_cg/memoria_output.asy -view all
-origin_type imported
Adding C:/VHDL/Trab_Final/ipcore_dir/tmp/_cg/memoria_output.ngc -view all
-origin_type created
Checking file "C:/VHDL/Trab_Final/ipcore_dir/tmp/_cg/memoria_output.ngc" for
project device match ...
File "C:/VHDL/Trab_Final/ipcore_dir/tmp/_cg/memoria_output.ngc" device
information matches project device.
Adding C:/VHDL/Trab_Final/ipcore_dir/tmp/_cg/memoria_output.sym -view all
-origin_type imported
Adding C:/VHDL/Trab_Final/ipcore_dir/tmp/_cg/memoria_output.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/VHDL/Trab_Final/ipcore_dir/tmp/_cg/memoria_output.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/VHDL/Trab_Final/ipcore_dir/tmp/_cg/memoria_output.vho -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/memoria_output"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'memoria_output'.
