

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_1'
================================================================
* Date:           Tue Dec 17 16:26:11 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     6.380|        1.60|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  22473|  89617|  22473|  89617|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-------+-------+--------------+-----------+-----------+--------+----------+
        |                         |    Latency    |   Iteration  |  Initiation Interval  |  Trip  |          |
        |        Loop Name        |  min  |  max  |    Latency   |  achieved |   target  |  Count | Pipelined|
        +-------------------------+-------+-------+--------------+-----------+-----------+--------+----------+
        |- Loop 1                 |  22472|  89616| 2809 ~ 11202 |          -|          -|       8|    no    |
        | + Loop 1.1              |   2807|  11200|   401 ~ 800  |          -|          -| 7 ~ 14 |    no    |
        |  ++ Loop 1.1.1          |    399|    798|            57|          -|          -| 7 ~ 14 |    no    |
        |   +++ Loop 1.1.1.1      |     54|     54|            18|          -|          -|       3|    no    |
        |    ++++ Loop 1.1.1.1.1  |     15|     15|             5|          -|          -|       3|    no    |
        +-------------------------+-------+-------+--------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      0|       0|    367|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    137|
|Register         |        -|      -|     254|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     254|    504|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_16s_30_1_1_U39  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp1_fu_425_p2       |     *    |      0|  0|  33|           6|           7|
    |tmp3_fu_326_p2       |     *    |      0|  0|  33|           7|           5|
    |buffer_6_fu_503_p2   |     +    |      0|  0|  23|          16|          16|
    |k_h_1_fu_356_p2      |     +    |      0|  0|  10|           2|           1|
    |k_w_1_fu_436_p2      |     +    |      0|  0|  10|           2|           1|
    |next_mul3_fu_254_p2  |     +    |      0|  0|  15|           7|           7|
    |next_mul_fu_259_p2   |     +    |      0|  0|  15|           7|           7|
    |out_d_4_fu_270_p2    |     +    |      0|  0|  13|           4|           1|
    |out_h_4_fu_306_p2    |     +    |      0|  0|  13|           4|           1|
    |out_w_4_fu_340_p2    |     +    |      0|  0|  13|           4|           1|
    |tmp2_fu_316_p2       |     +    |      0|  0|  15|           7|           7|
    |tmp4_fu_392_p2       |     +    |      0|  0|  13|           4|           4|
    |tmp5_fu_446_p2       |     +    |      0|  0|  13|           4|           4|
    |tmp6_fu_408_p2       |     +    |      0|  0|  15|           8|           8|
    |tmp7_fu_461_p2       |     +    |      0|  0|  13|           4|           4|
    |tmp_72_fu_413_p2     |     +    |      0|  0|  13|          11|          11|
    |tmp_75_fu_456_p2     |     +    |      0|  0|  13|          11|          11|
    |tmp_77_fu_471_p2     |     +    |      0|  0|  15|           8|           8|
    |tmp_fu_402_p2        |     +    |      0|  0|  15|           7|           7|
    |tmp_74_fu_382_p2     |     -    |      0|  0|  15|           5|           5|
    |exitcond1_fu_350_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond2_fu_335_p2  |   icmp   |      0|  0|  11|           5|           5|
    |exitcond3_fu_301_p2  |   icmp   |      0|  0|  11|           5|           5|
    |exitcond4_fu_264_p2  |   icmp   |      0|  0|  11|           4|           5|
    |exitcond_fu_430_p2   |   icmp   |      0|  0|   8|           2|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 367|         146|         135|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  56|         13|    1|         13|
    |buffer6_reg_193   |   9|          2|   16|         32|
    |buffer_1_reg_215  |   9|          2|   16|         32|
    |k_h_reg_204       |   9|          2|    2|          4|
    |k_w_reg_227       |   9|          2|    2|          4|
    |out_d_reg_133     |   9|          2|    4|          8|
    |out_h_reg_169     |   9|          2|    4|          8|
    |out_w_reg_181     |   9|          2|    4|          8|
    |phi_mul2_reg_157  |   9|          2|    7|         14|
    |phi_mul_reg_145   |   9|          2|    7|         14|
    +------------------+----+-----------+-----+-----------+
    |Total             | 137|         31|   63|        137|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  12|   0|   12|          0|
    |bias_addr_reg_563      |   3|   0|    3|          0|
    |buffer6_reg_193        |  16|   0|   16|          0|
    |buffer_1_reg_215       |  16|   0|   16|          0|
    |input_load_reg_655     |  16|   0|   16|          0|
    |k_h_1_reg_607          |   2|   0|    2|          0|
    |k_h_reg_204            |   2|   0|    2|          0|
    |k_w_1_reg_630          |   2|   0|    2|          0|
    |k_w_reg_227            |   2|   0|    2|          0|
    |kernel_0_load_reg_660  |  16|   0|   16|          0|
    |next_mul3_reg_545      |   7|   0|    7|          0|
    |next_mul_reg_550       |   7|   0|    7|          0|
    |out_d_4_reg_558        |   4|   0|    4|          0|
    |out_d_reg_133          |   4|   0|    4|          0|
    |out_h_4_reg_576        |   4|   0|    4|          0|
    |out_h_reg_169          |   4|   0|    4|          0|
    |out_w_4_reg_589        |   4|   0|    4|          0|
    |out_w_reg_181          |   4|   0|    4|          0|
    |p_shl_cast_reg_568     |   3|   0|    8|          5|
    |phi_mul2_reg_157       |   7|   0|    7|          0|
    |phi_mul_reg_145        |   7|   0|    7|          0|
    |tmp1_reg_622           |  11|   0|   11|          0|
    |tmp3_reg_581           |  11|   0|   11|          0|
    |tmp6_reg_617           |   8|   0|    8|          0|
    |tmp_105_cast_reg_599   |   4|   0|   11|          7|
    |tmp_75_reg_635         |  11|   0|   11|          0|
    |tmp_77_reg_640         |   8|   0|    8|          0|
    |tmp_79_reg_665         |  30|   0|   30|          0|
    |tmp_96_cast_reg_530    |   6|   0|   11|          5|
    |tmp_97_cast_reg_535    |   5|   0|    7|          2|
    |tmp_98_cast_reg_540    |   5|   0|   11|          6|
    |tmp_cast_reg_525       |   6|   0|    7|          1|
    |tmp_reg_612            |   7|   0|    7|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 254|   0|  280|         26|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|input_height       |  in |    6|   ap_none  |      input_height      |    scalar    |
|input_width        |  in |    6|   ap_none  |       input_width      |    scalar    |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_height      |  in |    5|   ap_none  |      output_height     |    scalar    |
|output_width       |  in |    5|   ap_none  |      output_width      |    scalar    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
|bias_address0      | out |    3|  ap_memory |          bias          |     array    |
|bias_ce0           | out |    1|  ap_memory |          bias          |     array    |
|bias_q0            |  in |   16|  ap_memory |          bias          |     array    |
|kernel_0_address0  | out |    7|  ap_memory |        kernel_0        |     array    |
|kernel_0_ce0       | out |    1|  ap_memory |        kernel_0        |     array    |
|kernel_0_q0        |  in |   16|  ap_memory |        kernel_0        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

