Fitter report for top_blackjack
Fri Jun 27 18:10:48 2025
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. Output Pin Default Load For Reported TCO
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Other Routing Usage Summary
 24. LAB Logic Elements
 25. LAB-wide Signals
 26. LAB Signals Sourced
 27. LAB Signals Sourced Out
 28. LAB Distinct Inputs
 29. Fitter Device Options
 30. Operating Settings and Conditions
 31. Estimated Delay Added for Hold Timing Summary
 32. Estimated Delay Added for Hold Timing Details
 33. Fitter Messages
 34. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Fri Jun 27 18:10:48 2025      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; top_blackjack                              ;
; Top-level Entity Name              ; top_blackjack                              ;
; Family                             ; Cyclone II                                 ;
; Device                             ; EP2C20F484C7                               ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 5,857 / 18,752 ( 31 % )                    ;
;     Total combinational functions  ; 5,846 / 18,752 ( 31 % )                    ;
;     Dedicated logic registers      ; 120 / 18,752 ( < 1 % )                     ;
; Total registers                    ; 120                                        ;
; Total pins                         ; 45 / 315 ( 14 % )                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0 / 239,616 ( 0 % )                        ;
; Embedded Multiplier 9-bit elements ; 0 / 52 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                              ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP2C20F484C7                   ;                                ;
; Minimum Core Junction Temperature                                          ; 0                              ;                                ;
; Maximum Core Junction Temperature                                          ; 85                             ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; On                             ; On                             ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                           ;
+--------------+----------------+--------------+---------------+---------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To    ; Ignored Value ; Ignored Source ;
+--------------+----------------+--------------+---------------+---------------+----------------+
; Location     ;                ;              ; AUD_ADCDAT    ; PIN_B6        ; QSF Assignment ;
; Location     ;                ;              ; AUD_ADCLRCK   ; PIN_A6        ; QSF Assignment ;
; Location     ;                ;              ; AUD_BCLK      ; PIN_A4        ; QSF Assignment ;
; Location     ;                ;              ; AUD_DACDAT    ; PIN_B5        ; QSF Assignment ;
; Location     ;                ;              ; AUD_DACLRCK   ; PIN_A5        ; QSF Assignment ;
; Location     ;                ;              ; AUD_XCK       ; PIN_B4        ; QSF Assignment ;
; Location     ;                ;              ; CLOCK_24[0]   ; PIN_B12       ; QSF Assignment ;
; Location     ;                ;              ; CLOCK_24[1]   ; PIN_A12       ; QSF Assignment ;
; Location     ;                ;              ; CLOCK_27[0]   ; PIN_D12       ; QSF Assignment ;
; Location     ;                ;              ; CLOCK_27[1]   ; PIN_E12       ; QSF Assignment ;
; Location     ;                ;              ; CLOCK_50      ; PIN_L1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[0]  ; PIN_W4        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[10] ; PIN_W3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[11] ; PIN_N6        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[1]  ; PIN_W5        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[2]  ; PIN_Y3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[3]  ; PIN_Y4        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[4]  ; PIN_R6        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[5]  ; PIN_R5        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[6]  ; PIN_P6        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[7]  ; PIN_P5        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[8]  ; PIN_P3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[9]  ; PIN_N4        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_BA_0     ; PIN_U3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_BA_1     ; PIN_V4        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CAS_N    ; PIN_T3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CKE      ; PIN_N3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CLK      ; PIN_U4        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CS_N     ; PIN_T6        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[0]    ; PIN_U1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[10]   ; PIN_P1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[11]   ; PIN_P2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[12]   ; PIN_R1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[13]   ; PIN_R2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[14]   ; PIN_T1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[15]   ; PIN_T2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[1]    ; PIN_U2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[2]    ; PIN_V1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[3]    ; PIN_V2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[4]    ; PIN_W1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[5]    ; PIN_W2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[6]    ; PIN_Y1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[7]    ; PIN_Y2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[8]    ; PIN_N1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[9]    ; PIN_N2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_LDQM     ; PIN_R7        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_RAS_N    ; PIN_T5        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_UDQM     ; PIN_M5        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_WE_N     ; PIN_R8        ; QSF Assignment ;
; Location     ;                ;              ; EXT_CLOCK     ; PIN_M21       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[0]    ; PIN_AB20      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[10]   ; PIN_R12       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[11]   ; PIN_T12       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[12]   ; PIN_AB14      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[13]   ; PIN_AA13      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[14]   ; PIN_AB13      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[15]   ; PIN_AA12      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[16]   ; PIN_AB12      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[17]   ; PIN_AA20      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[18]   ; PIN_U14       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[19]   ; PIN_V14       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[1]    ; PIN_AA14      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[20]   ; PIN_U13       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[21]   ; PIN_R13       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[2]    ; PIN_Y16       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[3]    ; PIN_R15       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[4]    ; PIN_T15       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[5]    ; PIN_U15       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[6]    ; PIN_V15       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[7]    ; PIN_W15       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[8]    ; PIN_R14       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[9]    ; PIN_Y13       ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[0]      ; PIN_AB16      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[1]      ; PIN_AA16      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[2]      ; PIN_AB17      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[3]      ; PIN_AA17      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[4]      ; PIN_AB18      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[5]      ; PIN_AA18      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[6]      ; PIN_AB19      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[7]      ; PIN_AA19      ; QSF Assignment ;
; Location     ;                ;              ; FL_OE_N       ; PIN_AA15      ; QSF Assignment ;
; Location     ;                ;              ; FL_RST_N      ; PIN_W14       ; QSF Assignment ;
; Location     ;                ;              ; FL_WE_N       ; PIN_Y14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[0]     ; PIN_A13       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[10]    ; PIN_A18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[11]    ; PIN_B18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[12]    ; PIN_A19       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[13]    ; PIN_B19       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[14]    ; PIN_A20       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[15]    ; PIN_B20       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[16]    ; PIN_C21       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[17]    ; PIN_C22       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[18]    ; PIN_D21       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[19]    ; PIN_D22       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[1]     ; PIN_B13       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[20]    ; PIN_E21       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[21]    ; PIN_E22       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[22]    ; PIN_F21       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[23]    ; PIN_F22       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[24]    ; PIN_G21       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[25]    ; PIN_G22       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[26]    ; PIN_J21       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[27]    ; PIN_J22       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[28]    ; PIN_K21       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[29]    ; PIN_K22       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[2]     ; PIN_A14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[30]    ; PIN_J19       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[31]    ; PIN_J20       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[32]    ; PIN_J18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[33]    ; PIN_K20       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[34]    ; PIN_L19       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[35]    ; PIN_L18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[3]     ; PIN_B14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[4]     ; PIN_A15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[5]     ; PIN_B15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[6]     ; PIN_A16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[7]     ; PIN_B16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[8]     ; PIN_A17       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[9]     ; PIN_B17       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[0]     ; PIN_H12       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[10]    ; PIN_C14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[11]    ; PIN_D14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[12]    ; PIN_D15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[13]    ; PIN_D16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[14]    ; PIN_C17       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[15]    ; PIN_C18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[16]    ; PIN_C19       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[17]    ; PIN_C20       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[18]    ; PIN_D19       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[19]    ; PIN_D20       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[1]     ; PIN_H13       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[20]    ; PIN_E20       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[21]    ; PIN_F20       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[22]    ; PIN_E19       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[23]    ; PIN_E18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[24]    ; PIN_G20       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[25]    ; PIN_G18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[26]    ; PIN_G17       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[27]    ; PIN_H17       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[28]    ; PIN_J15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[29]    ; PIN_H18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[2]     ; PIN_H14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[30]    ; PIN_N22       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[31]    ; PIN_N21       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[32]    ; PIN_P15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[33]    ; PIN_N15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[34]    ; PIN_P17       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[35]    ; PIN_P18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[3]     ; PIN_G15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[4]     ; PIN_E14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[5]     ; PIN_E15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[6]     ; PIN_F15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[7]     ; PIN_G16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[8]     ; PIN_F12       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[9]     ; PIN_F13       ; QSF Assignment ;
; Location     ;                ;              ; HEX2[0]       ; PIN_G5        ; QSF Assignment ;
; Location     ;                ;              ; HEX2[1]       ; PIN_G6        ; QSF Assignment ;
; Location     ;                ;              ; HEX2[2]       ; PIN_C2        ; QSF Assignment ;
; Location     ;                ;              ; HEX2[3]       ; PIN_C1        ; QSF Assignment ;
; Location     ;                ;              ; HEX2[4]       ; PIN_E3        ; QSF Assignment ;
; Location     ;                ;              ; HEX2[5]       ; PIN_E4        ; QSF Assignment ;
; Location     ;                ;              ; HEX2[6]       ; PIN_D3        ; QSF Assignment ;
; Location     ;                ;              ; I2C_SCLK      ; PIN_A3        ; QSF Assignment ;
; Location     ;                ;              ; I2C_SDAT      ; PIN_B3        ; QSF Assignment ;
; Location     ;                ;              ; LEDG[0]       ; PIN_U22       ; QSF Assignment ;
; Location     ;                ;              ; LEDG[1]       ; PIN_U21       ; QSF Assignment ;
; Location     ;                ;              ; LEDG[2]       ; PIN_V22       ; QSF Assignment ;
; Location     ;                ;              ; LEDG[3]       ; PIN_V21       ; QSF Assignment ;
; Location     ;                ;              ; LEDG[4]       ; PIN_W22       ; QSF Assignment ;
; Location     ;                ;              ; LEDG[5]       ; PIN_W21       ; QSF Assignment ;
; Location     ;                ;              ; LEDG[6]       ; PIN_Y22       ; QSF Assignment ;
; Location     ;                ;              ; LEDG[7]       ; PIN_Y21       ; QSF Assignment ;
; Location     ;                ;              ; PS2_CLK       ; PIN_H15       ; QSF Assignment ;
; Location     ;                ;              ; PS2_DAT       ; PIN_J14       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[0]  ; PIN_AA3       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[10] ; PIN_R11       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[11] ; PIN_T11       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[12] ; PIN_Y10       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[13] ; PIN_U10       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[14] ; PIN_R10       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[15] ; PIN_T7        ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[16] ; PIN_Y6        ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[17] ; PIN_Y5        ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[1]  ; PIN_AB3       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[2]  ; PIN_AA4       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[3]  ; PIN_AB4       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[4]  ; PIN_AA5       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[5]  ; PIN_AB10      ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[6]  ; PIN_AA11      ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[7]  ; PIN_AB11      ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[8]  ; PIN_V11       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[9]  ; PIN_W11       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_CE_N     ; PIN_AB5       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[0]    ; PIN_AA6       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[10]   ; PIN_V9        ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[11]   ; PIN_U9        ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[12]   ; PIN_R9        ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[13]   ; PIN_W8        ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[14]   ; PIN_V8        ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[15]   ; PIN_U8        ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[1]    ; PIN_AB6       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[2]    ; PIN_AA7       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[3]    ; PIN_AB7       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[4]    ; PIN_AA8       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[5]    ; PIN_AB8       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[6]    ; PIN_AA9       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[7]    ; PIN_AB9       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[8]    ; PIN_Y9        ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[9]    ; PIN_W9        ; QSF Assignment ;
; Location     ;                ;              ; SRAM_LB_N     ; PIN_Y7        ; QSF Assignment ;
; Location     ;                ;              ; SRAM_OE_N     ; PIN_T8        ; QSF Assignment ;
; Location     ;                ;              ; SRAM_UB_N     ; PIN_W7        ; QSF Assignment ;
; Location     ;                ;              ; SRAM_WE_N     ; PIN_AA10      ; QSF Assignment ;
; Location     ;                ;              ; TCK           ; PIN_C7        ; QSF Assignment ;
; Location     ;                ;              ; TCS           ; PIN_D8        ; QSF Assignment ;
; Location     ;                ;              ; TDI           ; PIN_E8        ; QSF Assignment ;
; Location     ;                ;              ; TDO           ; PIN_D7        ; QSF Assignment ;
; Location     ;                ;              ; UART_RXD      ; PIN_F14       ; QSF Assignment ;
; Location     ;                ;              ; UART_TXD      ; PIN_G12       ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[0]      ; PIN_A9        ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[1]      ; PIN_D11       ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[2]      ; PIN_A10       ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[3]      ; PIN_B10       ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[0]      ; PIN_B8        ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[1]      ; PIN_C10       ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[2]      ; PIN_B9        ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[3]      ; PIN_A8        ; QSF Assignment ;
; Location     ;                ;              ; VGA_HS        ; PIN_A11       ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[0]      ; PIN_D9        ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[1]      ; PIN_C9        ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[2]      ; PIN_A7        ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[3]      ; PIN_B7        ; QSF Assignment ;
; Location     ;                ;              ; VGA_VS        ; PIN_B11       ; QSF Assignment ;
; I/O Standard ;                ;              ; AUD_ADCDAT    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; AUD_ADCLRCK   ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; AUD_BCLK      ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; AUD_DACDAT    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; AUD_DACLRCK   ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; AUD_XCK       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; CLOCK_24[0]   ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; CLOCK_24[1]   ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; CLOCK_27[1]   ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; CLOCK_50      ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; EXT_CLOCK     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[0]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[10]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[11]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[12]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[13]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[14]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[15]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[16]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[17]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[18]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[19]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[1]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[20]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[21]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[22]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[23]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[24]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[25]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[26]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[27]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[28]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[29]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[2]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[30]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[31]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[32]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[33]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[34]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[35]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[3]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[4]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[5]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[6]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[7]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[8]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[9]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[0]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[10]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[11]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[12]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[13]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[14]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[15]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[16]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[17]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[18]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[19]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[1]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[20]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[21]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[22]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[23]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[24]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[25]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[26]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[27]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[28]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[29]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[2]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[30]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[31]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[32]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[33]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[34]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[35]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[3]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[4]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[5]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[6]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[7]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[8]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[9]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX2[0]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX2[1]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX2[2]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX2[3]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX2[4]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX2[5]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX2[6]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; I2C_SCLK      ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; I2C_SDAT      ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDG[0]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDG[1]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDG[2]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDG[3]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDG[4]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDG[5]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDG[6]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDG[7]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; PS2_CLK       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; PS2_DAT       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; TCK           ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; TCS           ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; TDI           ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; TDO           ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; UART_RXD      ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; UART_TXD      ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_B[0]      ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_B[1]      ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_B[2]      ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_B[3]      ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_G[0]      ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_G[1]      ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_G[2]      ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_G[3]      ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_HS        ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_R[0]      ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_R[1]      ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_R[2]      ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_R[3]      ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_VS        ; LVTTL         ; QSF Assignment ;
+--------------+----------------+--------------+---------------+---------------+----------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 6016 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 6016 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 6013    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 3       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/aluno/Documents/blackjack/output_files/top_blackjack.pin.


+-----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                         ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Total logic elements                        ; 5,857 / 18,752 ( 31 % ) ;
;     -- Combinational with no register       ; 5737                    ;
;     -- Register only                        ; 11                      ;
;     -- Combinational with a register        ; 109                     ;
;                                             ;                         ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 2007                    ;
;     -- 3 input functions                    ; 1665                    ;
;     -- <=2 input functions                  ; 2174                    ;
;     -- Register only                        ; 11                      ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 3834                    ;
;     -- arithmetic mode                      ; 2012                    ;
;                                             ;                         ;
; Total registers*                            ; 120 / 19,649 ( < 1 % )  ;
;     -- Dedicated logic registers            ; 120 / 18,752 ( < 1 % )  ;
;     -- I/O registers                        ; 0 / 897 ( 0 % )         ;
;                                             ;                         ;
; Total LABs:  partially or completely used   ; 424 / 1,172 ( 36 % )    ;
; Virtual pins                                ; 0                       ;
; I/O pins                                    ; 45 / 315 ( 14 % )       ;
;     -- Clock pins                           ; 6 / 8 ( 75 % )          ;
;                                             ;                         ;
; Global signals                              ; 1                       ;
; M4Ks                                        ; 0 / 52 ( 0 % )          ;
; Total block memory bits                     ; 0 / 239,616 ( 0 % )     ;
; Total block memory implementation bits      ; 0 / 239,616 ( 0 % )     ;
; Embedded Multiplier 9-bit elements          ; 0 / 52 ( 0 % )          ;
; PLLs                                        ; 0 / 4 ( 0 % )           ;
; Global clocks                               ; 1 / 16 ( 6 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )           ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )           ;
; Average interconnect usage (total/H/V)      ; 8% / 7% / 9%            ;
; Peak interconnect usage (total/H/V)         ; 12% / 12% / 14%         ;
; Maximum fan-out                             ; 225                     ;
; Highest non-global fan-out                  ; 225                     ;
; Total fan-out                               ; 17555                   ;
; Average fan-out                             ; 2.92                    ;
+---------------------------------------------+-------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 5857 / 18752 ( 31 % ) ; 0 / 18752 ( 0 % )              ;
;     -- Combinational with no register       ; 5737                  ; 0                              ;
;     -- Register only                        ; 11                    ; 0                              ;
;     -- Combinational with a register        ; 109                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 2007                  ; 0                              ;
;     -- 3 input functions                    ; 1665                  ; 0                              ;
;     -- <=2 input functions                  ; 2174                  ; 0                              ;
;     -- Register only                        ; 11                    ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 3834                  ; 0                              ;
;     -- arithmetic mode                      ; 2012                  ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 120                   ; 0                              ;
;     -- Dedicated logic registers            ; 120 / 18752 ( < 1 % ) ; 0 / 18752 ( 0 % )              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 424 / 1172 ( 36 % )   ; 0 / 1172 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 45                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 52 ( 0 % )        ; 0 / 52 ( 0 % )                 ;
; Total memory bits                           ; 0                     ; 0                              ;
; Total RAM block bits                        ; 0                     ; 0                              ;
; Clock control block                         ; 1 / 20 ( 5 % )        ; 0 / 20 ( 0 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 0                     ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 0                     ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 17555                 ; 0                              ;
;     -- Registered Connections               ; 1566                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 14                    ; 0                              ;
;     -- Output Ports                         ; 31                    ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                   ;
+--------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+--------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; KEY[0] ; R22   ; 6        ; 50           ; 10           ; 1           ; 120                   ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; KEY[1] ; R21   ; 6        ; 50           ; 10           ; 2           ; 113                   ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; KEY[2] ; T22   ; 6        ; 50           ; 9            ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; KEY[3] ; T21   ; 6        ; 50           ; 9            ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[0]  ; L22   ; 5        ; 50           ; 14           ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[1]  ; L21   ; 5        ; 50           ; 14           ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[2]  ; M22   ; 6        ; 50           ; 14           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[3]  ; V12   ; 7        ; 26           ; 0            ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[4]  ; W12   ; 7        ; 26           ; 0            ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[5]  ; U12   ; 8        ; 26           ; 0            ; 2           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[6]  ; U11   ; 8        ; 26           ; 0            ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[7]  ; M2    ; 1        ; 0            ; 13           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[8]  ; M1    ; 1        ; 0            ; 13           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[9]  ; L2    ; 2        ; 0            ; 13           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+--------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; HEX0[0] ; J2    ; 2        ; 0            ; 18           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[1] ; J1    ; 2        ; 0            ; 18           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[2] ; H2    ; 2        ; 0            ; 19           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[3] ; H1    ; 2        ; 0            ; 19           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[4] ; F2    ; 2        ; 0            ; 20           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[5] ; F1    ; 2        ; 0            ; 20           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[6] ; E2    ; 2        ; 0            ; 20           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[0] ; E1    ; 2        ; 0            ; 20           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[1] ; H6    ; 2        ; 0            ; 21           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[2] ; H5    ; 2        ; 0            ; 21           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[3] ; H4    ; 2        ; 0            ; 21           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[4] ; G3    ; 2        ; 0            ; 21           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[5] ; D2    ; 2        ; 0            ; 22           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[6] ; D1    ; 2        ; 0            ; 22           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[0] ; F4    ; 2        ; 0            ; 23           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[1] ; D5    ; 2        ; 0            ; 24           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[2] ; D6    ; 2        ; 0            ; 24           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[3] ; J4    ; 2        ; 0            ; 18           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[4] ; L8    ; 2        ; 0            ; 19           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[5] ; F3    ; 2        ; 0            ; 22           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[6] ; D4    ; 2        ; 0            ; 25           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[0] ; R20   ; 6        ; 50           ; 10           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[1] ; R19   ; 6        ; 50           ; 8            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[2] ; U19   ; 6        ; 50           ; 4            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[3] ; Y19   ; 6        ; 50           ; 2            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[4] ; T18   ; 6        ; 50           ; 3            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[5] ; V19   ; 6        ; 50           ; 2            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[6] ; Y18   ; 6        ; 50           ; 2            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[7] ; U18   ; 6        ; 50           ; 3            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[8] ; R18   ; 6        ; 50           ; 8            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[9] ; R17   ; 6        ; 50           ; 5            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
+---------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 2 / 41 ( 5 % )   ; 3.3V          ; --           ;
; 2        ; 24 / 33 ( 73 % ) ; 3.3V          ; --           ;
; 3        ; 0 / 43 ( 0 % )   ; 3.3V          ; --           ;
; 4        ; 0 / 40 ( 0 % )   ; 3.3V          ; --           ;
; 5        ; 2 / 39 ( 5 % )   ; 3.3V          ; --           ;
; 6        ; 16 / 36 ( 44 % ) ; 3.3V          ; --           ;
; 7        ; 2 / 40 ( 5 % )   ; 3.3V          ; --           ;
; 8        ; 2 / 43 ( 5 % )   ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A3       ; 325        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A4       ; 324        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 322        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 320        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 306        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A8       ; 304        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A9       ; 298        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A10      ; 293        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A11      ; 287        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A12      ; 283        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 281        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A14      ; 279        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A15      ; 273        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A16      ; 271        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A17      ; 265        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A18      ; 251        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A19      ; 249        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A20      ; 247        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A21      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 82         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA4      ; 85         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA5      ; 89         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA6      ; 97         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA7      ; 103        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA8      ; 111        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA9      ; 114        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA10     ; 120        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA11     ; 122        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA12     ; 128        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA13     ; 130        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA14     ; 136        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA15     ; 138        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA16     ; 140        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA17     ; 144        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA18     ; 153        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA19     ; 162        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA20     ; 164        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA21     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA22     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB1      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB3      ; 83         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB4      ; 84         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB5      ; 88         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB6      ; 96         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB7      ; 102        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB8      ; 110        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB9      ; 113        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB10     ; 119        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB11     ; 121        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB12     ; 127        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB13     ; 129        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB14     ; 135        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB15     ; 137        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB16     ; 139        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB17     ; 143        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB18     ; 152        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB19     ; 161        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB20     ; 163        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB21     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 326        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B4       ; 323        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 321        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 319        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 305        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B8       ; 303        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B9       ; 297        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B10      ; 292        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B11      ; 286        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B12      ; 282        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 280        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B14      ; 278        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B15      ; 272        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B16      ; 270        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B17      ; 264        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B18      ; 250        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B19      ; 248        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B20      ; 246        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B21      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C1       ; 8          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C2       ; 9          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 1          ; 2        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C4       ; 0          ; 2        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C7       ; 315        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C9       ; 310        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C10      ; 296        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C11      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C12      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C13      ; 275        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C14      ; 260        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C16      ; 254        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C17      ; 245        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C18      ; 244        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C19      ; 238        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C20      ; 239        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C21      ; 236        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C22      ; 237        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D1       ; 14         ; 2        ; HEX1[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 15         ; 2        ; HEX1[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D3       ; 2          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D4       ; 3          ; 2        ; HEX3[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D5       ; 4          ; 2        ; HEX3[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D6       ; 5          ; 2        ; HEX3[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D7       ; 311        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D8       ; 309        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 302        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 289        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D12      ; 284        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D14      ; 267        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D15      ; 259        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D16      ; 255        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D17      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D18      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D19      ; 240        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D20      ; 241        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D21      ; 229        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D22      ; 230        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 20         ; 2        ; HEX1[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ; 21         ; 2        ; HEX0[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E3       ; 6          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E4       ; 7          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E5       ;            ;          ; VCCD_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E6       ;            ;          ; VCCA_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E7       ; 316        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E8       ; 308        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ; 301        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E10      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E11      ; 288        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E12      ; 285        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E13      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E14      ; 266        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E15      ; 256        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E16      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E17      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E18      ; 243        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E19      ; 242        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E20      ; 234        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E21      ; 227        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E22      ; 228        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 22         ; 2        ; HEX0[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 23         ; 2        ; HEX0[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 13         ; 2        ; HEX3[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 10         ; 2        ; HEX3[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F5       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; GNDA_PLL3                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F8       ; 312        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F9       ; 307        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ; 295        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F11      ; 294        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F12      ; 276        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F13      ; 269        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F14      ; 268        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F15      ; 262        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F16      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F17      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F18      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F20      ; 235        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F21      ; 223        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F22      ; 224        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ; 16         ; 2        ; HEX1[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ; 11         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G7       ; 317        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G8       ; 313        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G11      ; 291        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G12      ; 277        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 261        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G16      ; 252        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G17      ; 231        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G18      ; 232        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G19      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G20      ; 233        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G21      ; 221        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G22      ; 222        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 24         ; 2        ; HEX0[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H2       ; 25         ; 2        ; HEX0[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H3       ; 27         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H4       ; 17         ; 2        ; HEX1[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H5       ; 18         ; 2        ; HEX1[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H6       ; 19         ; 2        ; HEX1[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H7       ; 318        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H8       ; 314        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H9       ; 300        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H10      ; 299        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H11      ; 290        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H12      ; 274        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H13      ; 263        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H14      ; 257        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H15      ; 253        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H16      ; 219        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H17      ; 226        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H18      ; 225        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H19      ; 214        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H22      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 29         ; 2        ; HEX0[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 30         ; 2        ; HEX0[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 28         ; 2        ; HEX3[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J5       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ; 258        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J15      ; 220        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J16      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J17      ; 218        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J18      ; 217        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J19      ; 216        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J20      ; 213        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J21      ; 211        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J22      ; 212        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 37         ; 2        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ; 32         ; 2        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ; 36         ; 2        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 31         ; 2        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 33         ; 2        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K20      ; 215        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K21      ; 209        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K22      ; 210        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ; 38         ; 2        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L2       ; 39         ; 2        ; SW[9]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L5       ; 34         ; 2        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 35         ; 2        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L7       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L8       ; 26         ; 2        ; HEX3[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 208        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L19      ; 207        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L20      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L21      ; 205        ; 5        ; SW[1]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L22      ; 206        ; 5        ; SW[0]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 41         ; 1        ; SW[8]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 42         ; 1        ; SW[7]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ; 43         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M6       ; 44         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M7       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ; 198        ; 6        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 202        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M19      ; 201        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M20      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M21      ; 203        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M22      ; 204        ; 6        ; SW[2]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 45         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N2       ; 46         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N3       ; 51         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N4       ; 52         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N5       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N6       ; 49         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ; 194        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N17      ; 197        ; 6        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ; 196        ; 6        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ; 195        ; 6        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N21      ; 199        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N22      ; 200        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P1       ; 47         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P2       ; 48         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P3       ; 50         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P4       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 55         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P6       ; 56         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P7       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 95         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P9       ; 94         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ; 193        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P16      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P17      ; 186        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P18      ; 187        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P19      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P22      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R1       ; 57         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R2       ; 58         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R5       ; 63         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R6       ; 64         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R7       ; 54         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R8       ; 53         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R9       ; 109        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R10      ; 108        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R11      ; 116        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R12      ; 134        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R13      ; 145        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R14      ; 150        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R15      ; 151        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R16      ; 155        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R17      ; 177        ; 6        ; LEDR[9]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R18      ; 184        ; 6        ; LEDR[8]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R19      ; 185        ; 6        ; LEDR[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R20      ; 192        ; 6        ; LEDR[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R21      ; 190        ; 6        ; KEY[1]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R22      ; 191        ; 6        ; KEY[0]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ; 59         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T2       ; 60         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T3       ; 69         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T4       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T5       ; 67         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T6       ; 68         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T7       ; 91         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T8       ; 90         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T9       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ; 115        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T12      ; 131        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T14      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T15      ; 147        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T16      ; 156        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T17      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T18      ; 171        ; 6        ; LEDR[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T19      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 188        ; 6        ; KEY[3]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T22      ; 189        ; 6        ; KEY[2]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U1       ; 61         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U2       ; 62         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U3       ; 70         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U4       ; 80         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U5       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U8       ; 92         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U9       ; 106        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U10      ; 107        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U11      ; 123        ; 8        ; SW[6]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U12      ; 124        ; 8        ; SW[5]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U13      ; 132        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U14      ; 146        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U15      ; 157        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U16      ;            ;          ; VCCA_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; VCCD_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U18      ; 170        ; 6        ; LEDR[7]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U19      ; 172        ; 6        ; LEDR[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U20      ; 176        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U21      ; 182        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U22      ; 183        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V1       ; 65         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V2       ; 66         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V4       ; 81         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V5       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V6       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V7       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V8       ; 98         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V9       ; 101        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V10      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V11      ; 118        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V12      ; 126        ; 7        ; SW[3]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V13      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V14      ; 142        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V15      ; 158        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V16      ;            ;          ; GNDA_PLL4                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ; 166        ; 6        ; LEDR[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V20      ; 173        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V21      ; 180        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V22      ; 181        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W1       ; 71         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W2       ; 72         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W3       ; 75         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W4       ; 76         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W5       ; 79         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W6       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W7       ; 99         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W8       ; 100        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W9       ; 105        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W11      ; 117        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W12      ; 125        ; 7        ; SW[4]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ; 141        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W15      ; 149        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W16      ; 160        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W17      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ; 167        ; 6        ; ~LVDS91p/nCEO~                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; W21      ; 174        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W22      ; 175        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y1       ; 73         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y2       ; 74         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y3       ; 77         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y4       ; 78         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y5       ; 86         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y6       ; 87         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y7       ; 93         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y9       ; 104        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y10      ; 112        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y11      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y12      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y13      ; 133        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y14      ; 148        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 154        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y17      ; 159        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y18      ; 165        ; 6        ; LEDR[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y19      ; 168        ; 6        ; LEDR[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y20      ; 169        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y21      ; 178        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y22      ; 179        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                  ; Library Name ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top_blackjack                            ; 5857 (0)    ; 120 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 45   ; 0            ; 5737 (0)     ; 11 (0)            ; 109 (0)          ; |top_blackjack                                                                                                                       ;              ;
;    |blackjack:blackjack_inst|             ; 5451 (1130) ; 93 (93)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5358 (1037)  ; 6 (6)             ; 87 (87)          ; |top_blackjack|blackjack:blackjack_inst                                                                                              ;              ;
;       |lpm_divide:Div0|                   ; 485 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 485 (0)      ; 0 (0)             ; 0 (0)            ; |top_blackjack|blackjack:blackjack_inst|lpm_divide:Div0                                                                              ;              ;
;          |lpm_divide_7so:auto_generated|  ; 485 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 485 (0)      ; 0 (0)             ; 0 (0)            ; |top_blackjack|blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated                                                ;              ;
;             |abs_divider_kbg:divider|     ; 485 (36)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 485 (36)     ; 0 (0)             ; 0 (0)            ; |top_blackjack|blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider                        ;              ;
;                |alt_u_div_k2f:divider|    ; 449 (449)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 449 (449)    ; 0 (0)             ; 0 (0)            ; |top_blackjack|blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider  ;              ;
;       |lpm_divide:Div1|                   ; 484 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 484 (0)      ; 0 (0)             ; 0 (0)            ; |top_blackjack|blackjack:blackjack_inst|lpm_divide:Div1                                                                              ;              ;
;          |lpm_divide_7so:auto_generated|  ; 484 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 484 (0)      ; 0 (0)             ; 0 (0)            ; |top_blackjack|blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated                                                ;              ;
;             |abs_divider_kbg:divider|     ; 484 (35)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 484 (35)     ; 0 (0)             ; 0 (0)            ; |top_blackjack|blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider                        ;              ;
;                |alt_u_div_k2f:divider|    ; 449 (449)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 449 (449)    ; 0 (0)             ; 0 (0)            ; |top_blackjack|blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider  ;              ;
;       |lpm_divide:Mod0|                   ; 1674 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1674 (0)     ; 0 (0)             ; 0 (0)            ; |top_blackjack|blackjack:blackjack_inst|lpm_divide:Mod0                                                                              ;              ;
;          |lpm_divide_qlo:auto_generated|  ; 1674 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1674 (0)     ; 0 (0)             ; 0 (0)            ; |top_blackjack|blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated                                                ;              ;
;             |abs_divider_4dg:divider|     ; 1674 (64)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1674 (64)    ; 0 (0)             ; 0 (0)            ; |top_blackjack|blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider                        ;              ;
;                |alt_u_div_k5f:divider|    ; 1566 (1566) ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1566 (1566)  ; 0 (0)             ; 0 (0)            ; |top_blackjack|blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider  ;              ;
;                |lpm_abs_0s9:my_abs_num|   ; 44 (44)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (44)      ; 0 (0)             ; 0 (0)            ; |top_blackjack|blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num ;              ;
;       |lpm_divide:Mod1|                   ; 1678 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1678 (0)     ; 0 (0)             ; 0 (0)            ; |top_blackjack|blackjack:blackjack_inst|lpm_divide:Mod1                                                                              ;              ;
;          |lpm_divide_qlo:auto_generated|  ; 1678 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1678 (0)     ; 0 (0)             ; 0 (0)            ; |top_blackjack|blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated                                                ;              ;
;             |abs_divider_4dg:divider|     ; 1678 (64)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1678 (64)    ; 0 (0)             ; 0 (0)            ; |top_blackjack|blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider                        ;              ;
;                |alt_u_div_k5f:divider|    ; 1566 (1566) ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1566 (1566)  ; 0 (0)             ; 0 (0)            ; |top_blackjack|blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider  ;              ;
;                |lpm_abs_0s9:my_abs_num|   ; 48 (48)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (48)      ; 0 (0)             ; 0 (0)            ; |top_blackjack|blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num ;              ;
;    |cards:cards_inst|                     ; 406 (37)    ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 379 (12)     ; 5 (5)             ; 22 (14)          ; |top_blackjack|cards:cards_inst                                                                                                      ;              ;
;       |lpm_divide:Mod0|                   ; 375 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 367 (0)      ; 0 (0)             ; 8 (0)            ; |top_blackjack|cards:cards_inst|lpm_divide:Mod0                                                                                      ;              ;
;          |lpm_divide_68m:auto_generated|  ; 375 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 367 (0)      ; 0 (0)             ; 8 (0)            ; |top_blackjack|cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated                                                        ;              ;
;             |sign_div_unsign_dnh:divider| ; 375 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 367 (0)      ; 0 (0)             ; 8 (0)            ; |top_blackjack|cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider                            ;              ;
;                |alt_u_div_s5f:divider|    ; 375 (375)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 367 (367)    ; 0 (0)             ; 8 (8)            ; |top_blackjack|cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider      ;              ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------+
; Delay Chain Summary                                                              ;
+---------+----------+---------------+---------------+-----------------------+-----+
; Name    ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+---------+----------+---------------+---------------+-----------------------+-----+
; KEY[2]  ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; KEY[3]  ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; SW[2]   ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; SW[3]   ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; SW[4]   ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; LEDR[0] ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[1] ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[2] ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[3] ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[4] ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[5] ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[6] ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[7] ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[8] ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[9] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[0] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[1] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[2] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[3] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[4] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[5] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[6] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[0] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[1] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[2] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[3] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[4] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[5] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[6] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[0] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[1] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[2] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[3] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[4] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[5] ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[6] ; Output   ; --            ; --            ; --                    ; --  ;
; KEY[0]  ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; KEY[1]  ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; SW[0]   ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; SW[1]   ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; SW[6]   ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; SW[5]   ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; SW[8]   ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; SW[7]   ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; SW[9]   ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
+---------+----------+---------------+---------------+-----------------------+-----+


+------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                 ;
+------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                              ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------+-------------------+---------+
; KEY[2]                                                           ;                   ;         ;
; KEY[3]                                                           ;                   ;         ;
; SW[2]                                                            ;                   ;         ;
; SW[3]                                                            ;                   ;         ;
; SW[4]                                                            ;                   ;         ;
; KEY[0]                                                           ;                   ;         ;
;      - blackjack:blackjack_inst|cardValue[0]                     ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|cardValue[1]                     ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|cardValue[2]                     ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|cardValue[3]                     ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|hasAce                           ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|dealerValue[0]                   ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|dealerValue[1]                   ; 1                 ; 0       ;
;      - blackjack:blackjack_inst|dealerValue[2]                   ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|dealerValue[3]                   ; 1                 ; 0       ;
;      - blackjack:blackjack_inst|dealerValue[4]                   ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|dealerValue[5]                   ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|dealerValue[6]                   ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|dealerValue[7]                   ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|dealerValue[8]                   ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|dealerValue[9]                   ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|dealerValue[10]                  ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|dealerValue[11]                  ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|dealerValue[12]                  ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|dealerValue[13]                  ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|dealerValue[14]                  ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|dealerValue[15]                  ; 1                 ; 0       ;
;      - blackjack:blackjack_inst|dealerValue[16]                  ; 1                 ; 0       ;
;      - blackjack:blackjack_inst|dealerValue[17]                  ; 1                 ; 0       ;
;      - blackjack:blackjack_inst|dealerValue[18]                  ; 1                 ; 0       ;
;      - blackjack:blackjack_inst|dealerValue[19]                  ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|dealerValue[20]                  ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|dealerValue[21]                  ; 1                 ; 0       ;
;      - blackjack:blackjack_inst|dealerValue[22]                  ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|dealerValue[23]                  ; 1                 ; 0       ;
;      - blackjack:blackjack_inst|dealerValue[24]                  ; 1                 ; 0       ;
;      - blackjack:blackjack_inst|dealerValue[25]                  ; 1                 ; 0       ;
;      - blackjack:blackjack_inst|dealerValue[26]                  ; 1                 ; 0       ;
;      - blackjack:blackjack_inst|dealerValue[27]                  ; 1                 ; 0       ;
;      - blackjack:blackjack_inst|dealerValue[28]                  ; 1                 ; 0       ;
;      - blackjack:blackjack_inst|dealerValue[29]                  ; 1                 ; 0       ;
;      - blackjack:blackjack_inst|dealerValue[30]                  ; 1                 ; 0       ;
;      - blackjack:blackjack_inst|dealerValue[31]                  ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|playerValue[0]                   ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|playerValue[1]                   ; 1                 ; 0       ;
;      - blackjack:blackjack_inst|playerValue[2]                   ; 1                 ; 0       ;
;      - blackjack:blackjack_inst|playerValue[3]                   ; 1                 ; 0       ;
;      - blackjack:blackjack_inst|playerValue[4]                   ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|playerValue[5]                   ; 1                 ; 0       ;
;      - blackjack:blackjack_inst|playerValue[6]                   ; 1                 ; 0       ;
;      - blackjack:blackjack_inst|playerValue[7]                   ; 1                 ; 0       ;
;      - blackjack:blackjack_inst|playerValue[8]                   ; 1                 ; 0       ;
;      - blackjack:blackjack_inst|playerValue[9]                   ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|playerValue[10]                  ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|playerValue[11]                  ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|playerValue[12]                  ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|playerValue[13]                  ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|playerValue[14]                  ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|playerValue[15]                  ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|playerValue[16]                  ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|playerValue[17]                  ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|playerValue[18]                  ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|playerValue[19]                  ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|playerValue[20]                  ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|playerValue[21]                  ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|playerValue[22]                  ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|playerValue[23]                  ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|playerValue[24]                  ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|playerValue[25]                  ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|playerValue[26]                  ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|playerValue[27]                  ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|playerValue[28]                  ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|playerValue[29]                  ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|playerValue[30]                  ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|playerValue[31]                  ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|current_state.Player_card1       ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|current_state.Player_card1_soma  ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|current_state.Player_card2       ; 1                 ; 0       ;
;      - blackjack:blackjack_inst|current_state.Player_card2_soma  ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|current_state.Dealer_card1       ; 1                 ; 0       ;
;      - blackjack:blackjack_inst|current_state.Dealer_card1_soma  ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|current_state.Dealer_card2       ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|current_state.Dealer_card2_soma  ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|current_state.player_turn        ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|current_state.playerHit_soma     ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|current_state.playerStay         ; 1                 ; 0       ;
;      - blackjack:blackjack_inst|current_state.playerLose         ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|current_state.dealer_turn        ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|current_state.dealerHit_soma     ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|current_state.dealerStay         ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|current_state.playerWin          ; 1                 ; 0       ;
;      - blackjack:blackjack_inst|current_state.playerTie          ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|current_state.decideWinner       ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|current_state.dummy_Player_card2 ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|current_state.dummyDealer_card2  ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|current_state.dummy_playerHit    ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|current_state.dummy_dealerHit    ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|current_state.dummy_Player_card1 ; 0                 ; 0       ;
;      - blackjack:blackjack_inst|current_state.dummyDealer_card1  ; 0                 ; 0       ;
;      - cards:cards_inst|current_state.readCard                   ; 0                 ; 0       ;
;      - cards:cards_inst|random_number[0]                         ; 0                 ; 0       ;
;      - cards:cards_inst|current_state.generateCard               ; 0                 ; 0       ;
;      - cards:cards_inst|random_number[2]                         ; 0                 ; 0       ;
;      - cards:cards_inst|random_number[1]                         ; 0                 ; 0       ;
;      - cards:cards_inst|random_number[3]                         ; 0                 ; 0       ;
;      - cards:cards_inst|rnd_int[0]                               ; 0                 ; 0       ;
;      - cards:cards_inst|current_state.idle                       ; 0                 ; 0       ;
;      - cards:cards_inst|rnd_int[2]                               ; 0                 ; 0       ;
;      - cards:cards_inst|rnd_int[1]                               ; 0                 ; 0       ;
;      - cards:cards_inst|rnd_int[3]                               ; 0                 ; 0       ;
;      - cards:cards_inst|lfsr[0]                                  ; 0                 ; 0       ;
;      - cards:cards_inst|lfsr[15]                                 ; 0                 ; 0       ;
;      - cards:cards_inst|lfsr[14]                                 ; 0                 ; 0       ;
;      - cards:cards_inst|lfsr[13]                                 ; 0                 ; 0       ;
;      - cards:cards_inst|lfsr[12]                                 ; 0                 ; 0       ;
;      - cards:cards_inst|lfsr[11]                                 ; 0                 ; 0       ;
;      - cards:cards_inst|lfsr[10]                                 ; 0                 ; 0       ;
;      - cards:cards_inst|lfsr[9]                                  ; 0                 ; 0       ;
;      - cards:cards_inst|lfsr[8]                                  ; 1                 ; 0       ;
;      - cards:cards_inst|lfsr[7]                                  ; 0                 ; 0       ;
;      - cards:cards_inst|lfsr[6]                                  ; 0                 ; 0       ;
;      - cards:cards_inst|lfsr[5]                                  ; 0                 ; 0       ;
;      - cards:cards_inst|lfsr[4]                                  ; 0                 ; 0       ;
;      - cards:cards_inst|lfsr[3]                                  ; 0                 ; 0       ;
;      - cards:cards_inst|lfsr[2]                                  ; 0                 ; 0       ;
;      - cards:cards_inst|lfsr[1]                                  ; 0                 ; 0       ;
; KEY[1]                                                           ;                   ;         ;
;      - blackjack:blackjack_inst|cardValue[0]                     ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|cardValue[1]                     ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|cardValue[2]                     ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|cardValue[3]                     ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|hasAce                           ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|dealerValue[0]                   ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|dealerValue[1]                   ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|dealerValue[2]                   ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|dealerValue[3]                   ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|dealerValue[4]                   ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|dealerValue[5]                   ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|dealerValue[6]                   ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|dealerValue[7]                   ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|dealerValue[8]                   ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|dealerValue[9]                   ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|dealerValue[10]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|dealerValue[11]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|dealerValue[12]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|dealerValue[13]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|dealerValue[14]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|dealerValue[15]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|dealerValue[16]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|dealerValue[17]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|dealerValue[18]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|dealerValue[19]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|dealerValue[20]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|dealerValue[21]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|dealerValue[22]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|dealerValue[23]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|dealerValue[24]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|dealerValue[25]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|dealerValue[26]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|dealerValue[27]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|dealerValue[28]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|dealerValue[29]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|dealerValue[30]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|dealerValue[31]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|playerValue[0]                   ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|playerValue[1]                   ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|playerValue[2]                   ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|playerValue[3]                   ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|playerValue[4]                   ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|playerValue[5]                   ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|playerValue[6]                   ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|playerValue[7]                   ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|playerValue[8]                   ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|playerValue[9]                   ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|playerValue[10]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|playerValue[11]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|playerValue[12]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|playerValue[13]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|playerValue[14]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|playerValue[15]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|playerValue[16]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|playerValue[17]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|playerValue[18]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|playerValue[19]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|playerValue[20]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|playerValue[21]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|playerValue[22]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|playerValue[23]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|playerValue[24]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|playerValue[25]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|playerValue[26]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|playerValue[27]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|playerValue[28]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|playerValue[29]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|playerValue[30]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|playerValue[31]                  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|current_state.Player_card1       ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|current_state.Player_card1_soma  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|current_state.Player_card2       ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|current_state.Player_card2_soma  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|current_state.Dealer_card1       ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|current_state.Dealer_card1_soma  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|current_state.Dealer_card2       ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|current_state.Dealer_card2_soma  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|current_state.player_turn        ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|current_state.playerHit_soma     ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|current_state.playerStay         ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|current_state.playerLose         ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|current_state.dealer_turn        ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|current_state.dealerHit_soma     ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|current_state.dealerStay         ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|current_state.playerWin          ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|current_state.playerTie          ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|current_state.decideWinner       ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|current_state.dummy_Player_card2 ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|current_state.dummyDealer_card2  ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|current_state.dummy_playerHit    ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|current_state.dummy_dealerHit    ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|current_state.dummy_Player_card1 ; 0                 ; 6       ;
;      - blackjack:blackjack_inst|current_state.dummyDealer_card1  ; 0                 ; 6       ;
;      - cards:cards_inst|current_state.readCard                   ; 0                 ; 6       ;
;      - cards:cards_inst|current_state.generateCard               ; 0                 ; 6       ;
;      - cards:cards_inst|random_number[2]~0                       ; 0                 ; 6       ;
;      - cards:cards_inst|current_state.idle                       ; 0                 ; 6       ;
;      - cards:cards_inst|lfsr[0]                                  ; 0                 ; 6       ;
;      - cards:cards_inst|lfsr[15]                                 ; 0                 ; 6       ;
;      - cards:cards_inst|lfsr[14]                                 ; 0                 ; 6       ;
;      - cards:cards_inst|lfsr[13]                                 ; 0                 ; 6       ;
;      - cards:cards_inst|lfsr[12]                                 ; 0                 ; 6       ;
;      - cards:cards_inst|lfsr[11]                                 ; 0                 ; 6       ;
;      - cards:cards_inst|lfsr[10]                                 ; 0                 ; 6       ;
;      - cards:cards_inst|lfsr[9]                                  ; 0                 ; 6       ;
;      - cards:cards_inst|lfsr[8]                                  ; 0                 ; 6       ;
;      - cards:cards_inst|lfsr[7]                                  ; 0                 ; 6       ;
;      - cards:cards_inst|lfsr[6]                                  ; 0                 ; 6       ;
;      - cards:cards_inst|lfsr[5]                                  ; 0                 ; 6       ;
;      - cards:cards_inst|lfsr[4]                                  ; 0                 ; 6       ;
;      - cards:cards_inst|lfsr[3]                                  ; 0                 ; 6       ;
;      - cards:cards_inst|lfsr[2]                                  ; 0                 ; 6       ;
;      - cards:cards_inst|lfsr[1]                                  ; 0                 ; 6       ;
; SW[0]                                                            ;                   ;         ;
; SW[1]                                                            ;                   ;         ;
; SW[6]                                                            ;                   ;         ;
; SW[5]                                                            ;                   ;         ;
; SW[8]                                                            ;                   ;         ;
; SW[7]                                                            ;                   ;         ;
; SW[9]                                                            ;                   ;         ;
+------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                          ;
+---------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                        ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; KEY[0]                                      ; PIN_R22            ; 120     ; Clock        ; no     ; --                   ; --               ; --                        ;
; KEY[1]                                      ; PIN_R21            ; 113     ; Async. clear ; no     ; --                   ; --               ; --                        ;
; blackjack:blackjack_inst|cardValue[3]~2     ; LCCOMB_X31_Y14_N28 ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; blackjack:blackjack_inst|dealerValue[30]~13 ; LCCOMB_X47_Y11_N18 ; 31      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; blackjack:blackjack_inst|playerValue[18]~12 ; LCCOMB_X48_Y13_N10 ; 31      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cards:cards_inst|current_state.generateCard ; LCFF_X27_Y8_N21    ; 4       ; Latch enable ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; cards:cards_inst|lfsr[15]~1                 ; LCCOMB_X27_Y8_N4   ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cards:cards_inst|random_number[2]~0         ; LCCOMB_X23_Y14_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                   ;
+---------------------------------------------+-----------------+---------+----------------------+------------------+---------------------------+
; Name                                        ; Location        ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------+-----------------+---------+----------------------+------------------+---------------------------+
; cards:cards_inst|current_state.generateCard ; LCFF_X27_Y8_N21 ; 4       ; Global Clock         ; GCLK14           ; --                        ;
+---------------------------------------------+-----------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                              ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; blackjack:blackjack_inst|dealerValue[31]                                                                                                          ; 225     ;
; blackjack:blackjack_inst|playerValue[31]                                                                                                          ; 208     ;
; KEY[0]                                                                                                                                            ; 120     ;
; KEY[1]                                                                                                                                            ; 113     ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~60 ; 92      ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~60 ; 92      ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~58 ; 89      ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~58 ; 89      ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~56 ; 86      ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~56 ; 86      ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~54 ; 83      ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~54 ; 83      ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~52 ; 80      ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~52 ; 80      ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~50 ; 77      ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~50 ; 77      ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~48 ; 74      ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~48 ; 74      ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~46 ; 71      ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~46 ; 71      ;
; blackjack:blackjack_inst|current_state.Player_card1                                                                                               ; 69      ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~44 ; 68      ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~44 ; 68      ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~42 ; 65      ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~42 ; 65      ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~62 ; 64      ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~62 ; 64      ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~40 ; 62      ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~40 ; 62      ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~38 ; 59      ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~38 ; 59      ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~36 ; 56      ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~36 ; 56      ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~34 ; 53      ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~34 ; 53      ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~32 ; 50      ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~32 ; 50      ;
; blackjack:blackjack_inst|playerValue[18]~5                                                                                                        ; 47      ;
; blackjack:blackjack_inst|dealerValue[30]~7                                                                                                        ; 47      ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~30 ; 47      ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~30 ; 47      ;
; blackjack:blackjack_inst|playerValue[18]~7                                                                                                        ; 46      ;
; blackjack:blackjack_inst|dealerValue[30]~9                                                                                                        ; 46      ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~28 ; 44      ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~28 ; 44      ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|op_4~28                          ; 42      ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~26 ; 41      ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~26 ; 41      ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|op_3~26                          ; 39      ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~24 ; 38      ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~24 ; 38      ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|op_2~24                          ; 36      ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~22 ; 35      ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~22 ; 35      ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|op_1~22                          ; 33      ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~20 ; 32      ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~20 ; 32      ;
; blackjack:blackjack_inst|playerValue[18]~12                                                                                                       ; 31      ;
; blackjack:blackjack_inst|playerValue[18]~8                                                                                                        ; 31      ;
; blackjack:blackjack_inst|dealerValue[30]~13                                                                                                       ; 31      ;
; blackjack:blackjack_inst|dealerValue[30]~10                                                                                                       ; 31      ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|op_5~30                          ; 30      ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|op_14~20                         ; 30      ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~18  ; 29      ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~18  ; 29      ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|op_13~18                         ; 27      ;
; blackjack:blackjack_inst|Equal1~0                                                                                                                 ; 26      ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~16   ; 26      ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~16   ; 26      ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|op_12~16                         ; 24      ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~14   ; 23      ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~14   ; 23      ;
; blackjack:blackjack_inst|Selector86~4                                                                                                             ; 21      ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|op_11~14                         ; 21      ;
; blackjack:blackjack_inst|dealerValue[0]                                                                                                           ; 20      ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~12   ; 20      ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~12   ; 20      ;
; blackjack:blackjack_inst|playerValue[0]                                                                                                           ; 19      ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|op_10~12                         ; 18      ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_29_result_int[6]~10  ; 18      ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_28_result_int[6]~10  ; 18      ;
; blackjack:blackjack_inst|dealerValue[28]                                                                                                          ; 17      ;
; blackjack:blackjack_inst|dealerValue[25]                                                                                                          ; 17      ;
; blackjack:blackjack_inst|dealerValue[23]                                                                                                          ; 17      ;
; blackjack:blackjack_inst|dealerValue[21]                                                                                                          ; 17      ;
; blackjack:blackjack_inst|dealerValue[19]                                                                                                          ; 17      ;
; blackjack:blackjack_inst|dealerValue[17]                                                                                                          ; 17      ;
; blackjack:blackjack_inst|dealerValue[15]                                                                                                          ; 17      ;
; blackjack:blackjack_inst|dealerValue[13]                                                                                                          ; 17      ;
; blackjack:blackjack_inst|dealerValue[11]                                                                                                          ; 17      ;
; blackjack:blackjack_inst|dealerValue[9]                                                                                                           ; 17      ;
; blackjack:blackjack_inst|dealerValue[7]                                                                                                           ; 17      ;
; blackjack:blackjack_inst|dealerValue[5]                                                                                                           ; 17      ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~10   ; 17      ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~10   ; 17      ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_28_result_int[6]~10  ; 17      ;
; cards:cards_inst|lfsr[15]~1                                                                                                                       ; 16      ;
; blackjack:blackjack_inst|playerValue[13]                                                                                                          ; 16      ;
; blackjack:blackjack_inst|dealerValue[3]                                                                                                           ; 16      ;
; blackjack:blackjack_inst|current_state.dealerHit_soma                                                                                             ; 16      ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_27_result_int[6]~10  ; 16      ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_29_result_int[6]~10  ; 16      ;
; blackjack:blackjack_inst|current_state~28                                                                                                         ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|quotient[1]~1                                      ; 15      ;
; blackjack:blackjack_inst|playerValue[28]                                                                                                          ; 15      ;
; blackjack:blackjack_inst|playerValue[25]                                                                                                          ; 15      ;
; blackjack:blackjack_inst|playerValue[23]                                                                                                          ; 15      ;
; blackjack:blackjack_inst|playerValue[21]                                                                                                          ; 15      ;
; blackjack:blackjack_inst|playerValue[19]                                                                                                          ; 15      ;
; blackjack:blackjack_inst|playerValue[11]                                                                                                          ; 15      ;
; blackjack:blackjack_inst|playerValue[9]                                                                                                           ; 15      ;
; blackjack:blackjack_inst|playerValue[7]                                                                                                           ; 15      ;
; blackjack:blackjack_inst|playerValue[5]                                                                                                           ; 15      ;
; blackjack:blackjack_inst|playerValue[3]                                                                                                           ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|quotient[1]~1                                      ; 15      ;
; blackjack:blackjack_inst|dealerValue[1]                                                                                                           ; 15      ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|op_9~10                          ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_26_result_int[6]~10  ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_25_result_int[6]~10  ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_24_result_int[6]~10  ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_23_result_int[6]~10  ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_22_result_int[6]~10  ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_21_result_int[6]~10  ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_20_result_int[6]~10  ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_19_result_int[6]~10  ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_18_result_int[6]~10  ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_17_result_int[6]~10  ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_16_result_int[6]~10  ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_15_result_int[6]~10  ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_14_result_int[6]~10  ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_13_result_int[6]~10  ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_12_result_int[6]~10  ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_11_result_int[6]~10  ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_10_result_int[6]~10  ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_9_result_int[6]~10   ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_8_result_int[6]~10   ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_7_result_int[6]~10   ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_6_result_int[6]~10   ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_5_result_int[6]~10   ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_4_result_int[5]~8    ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_27_result_int[6]~10  ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_26_result_int[6]~10  ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_25_result_int[6]~10  ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_24_result_int[6]~10  ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_23_result_int[6]~10  ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_22_result_int[6]~10  ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_21_result_int[6]~10  ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_20_result_int[6]~10  ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_19_result_int[6]~10  ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_18_result_int[6]~10  ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_17_result_int[6]~10  ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_16_result_int[6]~10  ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_15_result_int[6]~10  ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_14_result_int[6]~10  ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_13_result_int[6]~10  ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_12_result_int[6]~10  ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_11_result_int[6]~10  ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_10_result_int[6]~10  ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_9_result_int[6]~10   ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_8_result_int[6]~10   ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_7_result_int[6]~10   ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_6_result_int[6]~10   ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_5_result_int[6]~10   ; 15      ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_4_result_int[5]~8    ; 15      ;
; blackjack:blackjack_inst|playerValue[1]                                                                                                           ; 14      ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|quotient[2]~2                                      ; 14      ;
; blackjack:blackjack_inst|current_state.playerHit_soma                                                                                             ; 14      ;
; blackjack:blackjack_inst|cardValue[3]                                                                                                             ; 14      ;
; blackjack:blackjack_inst|cardValue[2]                                                                                                             ; 14      ;
; blackjack:blackjack_inst|cardValue[1]                                                                                                             ; 14      ;
; blackjack:blackjack_inst|cardValue[0]                                                                                                             ; 14      ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~8    ; 14      ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~8    ; 14      ;
; blackjack:blackjack_inst|Equal0~0                                                                                                                 ; 13      ;
; blackjack:blackjack_inst|WideOr48~0                                                                                                               ; 13      ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_3_result_int[4]~6    ; 13      ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_3_result_int[4]~6    ; 13      ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|quotient[2]~2                                      ; 12      ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|op_8~8                           ; 12      ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_30_result_int[6]~10  ; 12      ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_30_result_int[6]~10  ; 12      ;
; blackjack:blackjack_inst|current_state.Dealer_card2_soma                                                                                          ; 11      ;
; blackjack:blackjack_inst|current_state.Player_card2_soma                                                                                          ; 11      ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~6    ; 11      ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~6    ; 11      ;
; blackjack:blackjack_inst|hasAce                                                                                                                   ; 10      ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[0]~1                                     ; 10      ;
; blackjack:blackjack_inst|playerValue[16]                                                                                                          ; 10      ;
; blackjack:blackjack_inst|playerValue[14]                                                                                                          ; 10      ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[12]~25                 ; 10      ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|quotient[0]~0                                      ; 10      ;
; blackjack:blackjack_inst|dealerValue[29]                                                                                                          ; 10      ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[27]~24                 ; 10      ;
; blackjack:blackjack_inst|dealerValue[26]                                                                                                          ; 10      ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[24]~23                 ; 10      ;
; blackjack:blackjack_inst|dealerValue[24]                                                                                                          ; 10      ;
; blackjack:blackjack_inst|dealerValue[22]                                                                                                          ; 10      ;
; blackjack:blackjack_inst|dealerValue[20]                                                                                                          ; 10      ;
; blackjack:blackjack_inst|dealerValue[18]                                                                                                          ; 10      ;
; blackjack:blackjack_inst|dealerValue[16]                                                                                                          ; 10      ;
; blackjack:blackjack_inst|dealerValue[14]                                                                                                          ; 10      ;
; blackjack:blackjack_inst|dealerValue[12]                                                                                                          ; 10      ;
; blackjack:blackjack_inst|dealerValue[10]                                                                                                          ; 10      ;
; blackjack:blackjack_inst|dealerValue[8]                                                                                                           ; 10      ;
; blackjack:blackjack_inst|dealerValue[6]                                                                                                           ; 10      ;
; blackjack:blackjack_inst|dealerValue[4]                                                                                                           ; 10      ;
; blackjack:blackjack_inst|dealerValue[2]                                                                                                           ; 10      ;
; blackjack:blackjack_inst|current_state.Dealer_card1_soma                                                                                          ; 10      ;
; blackjack:blackjack_inst|current_state.Player_card1_soma                                                                                          ; 10      ;
; blackjack:blackjack_inst|WideOr44                                                                                                                 ; 10      ;
; blackjack:blackjack_inst|Add13~4                                                                                                                  ; 10      ;
; blackjack:blackjack_inst|Add13~2                                                                                                                  ; 10      ;
; blackjack:blackjack_inst|Add13~0                                                                                                                  ; 10      ;
; blackjack:blackjack_inst|LessThan6~9                                                                                                              ; 9       ;
; blackjack:blackjack_inst|Equal19~8                                                                                                                ; 9       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[0]~0                                     ; 9       ;
; blackjack:blackjack_inst|Equal52~8                                                                                                                ; 9       ;
; blackjack:blackjack_inst|playerValue[29]                                                                                                          ; 9       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[27]~31                 ; 9       ;
; blackjack:blackjack_inst|playerValue[26]                                                                                                          ; 9       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[24]~30                 ; 9       ;
; blackjack:blackjack_inst|playerValue[24]                                                                                                          ; 9       ;
; blackjack:blackjack_inst|playerValue[22]                                                                                                          ; 9       ;
; blackjack:blackjack_inst|playerValue[20]                                                                                                          ; 9       ;
; blackjack:blackjack_inst|playerValue[17]                                                                                                          ; 9       ;
; blackjack:blackjack_inst|playerValue[15]                                                                                                          ; 9       ;
; blackjack:blackjack_inst|playerValue[12]                                                                                                          ; 9       ;
; blackjack:blackjack_inst|playerValue[10]                                                                                                          ; 9       ;
; blackjack:blackjack_inst|playerValue[8]                                                                                                           ; 9       ;
; blackjack:blackjack_inst|playerValue[6]                                                                                                           ; 9       ;
; blackjack:blackjack_inst|playerValue[4]                                                                                                           ; 9       ;
; blackjack:blackjack_inst|playerValue[2]                                                                                                           ; 9       ;
; blackjack:blackjack_inst|Equal35~24                                                                                                               ; 9       ;
; blackjack:blackjack_inst|dealerValue[30]                                                                                                          ; 9       ;
; blackjack:blackjack_inst|dealerValue[27]                                                                                                          ; 9       ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[22]~22                 ; 9       ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[20]~21                 ; 9       ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[18]~20                 ; 9       ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[16]~19                 ; 9       ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[14]~18                 ; 9       ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[12]~17                 ; 9       ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[10]~16                 ; 9       ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[8]~15                  ; 9       ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[6]~14                  ; 9       ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[4]~13                  ; 9       ;
; blackjack:blackjack_inst|WideOr46~0                                                                                                               ; 9       ;
; blackjack:blackjack_inst|Add11~4                                                                                                                  ; 9       ;
; blackjack:blackjack_inst|Add11~2                                                                                                                  ; 9       ;
; blackjack:blackjack_inst|Add11~0                                                                                                                  ; 9       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[17]~51                 ; 8       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[26]~50                 ; 8       ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[26]~53                 ; 8       ;
; cards:cards_inst|random_number[2]~0                                                                                                               ; 8       ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|quotient[0]~0                                      ; 8       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[4]~48                  ; 8       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[6]~47                  ; 8       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[8]~46                  ; 8       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[10]~45                 ; 8       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[12]~44                 ; 8       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[14]~43                 ; 8       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[15]~42                 ; 8       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[16]~41                 ; 8       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[18]~39                 ; 8       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[20]~38                 ; 8       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[22]~37                 ; 8       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[24]~36                 ; 8       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[27]~35                 ; 8       ;
; blackjack:blackjack_inst|playerValue[30]                                                                                                          ; 8       ;
; blackjack:blackjack_inst|playerValue[27]                                                                                                          ; 8       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[22]~29                 ; 8       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[20]~28                 ; 8       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[18]~27                 ; 8       ;
; blackjack:blackjack_inst|playerValue[18]                                                                                                          ; 8       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[10]~24                 ; 8       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[8]~23                  ; 8       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[6]~22                  ; 8       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[4]~21                  ; 8       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[2]~20                  ; 8       ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[4]~49                  ; 8       ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[6]~47                  ; 8       ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[8]~45                  ; 8       ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[10]~43                 ; 8       ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[12]~41                 ; 8       ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[14]~39                 ; 8       ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[16]~37                 ; 8       ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[18]~35                 ; 8       ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[20]~33                 ; 8       ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[22]~31                 ; 8       ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[24]~29                 ; 8       ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[27]~28                 ; 8       ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[2]~12                  ; 8       ;
; blackjack:blackjack_inst|current_state.player_turn                                                                                                ; 8       ;
; blackjack:blackjack_inst|LessThan1~9                                                                                                              ; 7       ;
; blackjack:blackjack_inst|LessThan7~9                                                                                                              ; 7       ;
; blackjack:blackjack_inst|Equal20~0                                                                                                                ; 7       ;
; blackjack:blackjack_inst|Equal2~25                                                                                                                ; 7       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[2]~49                  ; 7       ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[2]~50                  ; 7       ;
; blackjack:blackjack_inst|Selector86~2                                                                                                             ; 7       ;
; blackjack:blackjack_inst|current_state.dealer_turn                                                                                                ; 7       ;
; blackjack:blackjack_inst|hexCard~0                                                                                                                ; 7       ;
; blackjack:blackjack_inst|current_state.dummy_dealerHit                                                                                            ; 7       ;
; blackjack:blackjack_inst|current_state.dummy_playerHit                                                                                            ; 7       ;
; SW[5]                                                                                                                                             ; 6       ;
; blackjack:blackjack_inst|playerValue[18]~4                                                                                                        ; 6       ;
; blackjack:blackjack_inst|Equal22~0                                                                                                                ; 6       ;
; blackjack:blackjack_inst|Equal11~0                                                                                                                ; 6       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[29]~34                 ; 6       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[30]~33                 ; 6       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[30]~32                 ; 6       ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[29]~27                 ; 6       ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[30]~26                 ; 6       ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[30]~25                 ; 6       ;
; blackjack:blackjack_inst|WideOr3~0                                                                                                                ; 6       ;
; blackjack:blackjack_inst|Add7~62                                                                                                                  ; 6       ;
; blackjack:blackjack_inst|Equal35~27                                                                                                               ; 5       ;
; cards:cards_inst|lfsr[10]                                                                                                                         ; 5       ;
; cards:cards_inst|lfsr[12]                                                                                                                         ; 5       ;
; cards:cards_inst|lfsr[13]                                                                                                                         ; 5       ;
; cards:cards_inst|current_state.readCard                                                                                                           ; 5       ;
; blackjack:blackjack_inst|dealerValue[30]~6                                                                                                        ; 5       ;
; blackjack:blackjack_inst|LessThan13~10                                                                                                            ; 5       ;
; blackjack:blackjack_inst|LessThan13~9                                                                                                             ; 5       ;
; blackjack:blackjack_inst|Equal19~10                                                                                                               ; 5       ;
; blackjack:blackjack_inst|Equal23~0                                                                                                                ; 5       ;
; blackjack:blackjack_inst|Equal64~0                                                                                                                ; 5       ;
; blackjack:blackjack_inst|WideNor0                                                                                                                 ; 5       ;
; blackjack:blackjack_inst|Equal44~0                                                                                                                ; 5       ;
; blackjack:blackjack_inst|Selector95~0                                                                                                             ; 5       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|op_6~32                          ; 5       ;
; blackjack:blackjack_inst|WideNor1~7                                                                                                               ; 4       ;
; cards:cards_inst|lfsr[2]                                                                                                                          ; 4       ;
; cards:cards_inst|lfsr[3]                                                                                                                          ; 4       ;
; cards:cards_inst|lfsr[4]                                                                                                                          ; 4       ;
; cards:cards_inst|lfsr[5]                                                                                                                          ; 4       ;
; cards:cards_inst|lfsr[6]                                                                                                                          ; 4       ;
; cards:cards_inst|lfsr[7]                                                                                                                          ; 4       ;
; cards:cards_inst|lfsr[8]                                                                                                                          ; 4       ;
; cards:cards_inst|lfsr[9]                                                                                                                          ; 4       ;
; cards:cards_inst|lfsr[11]                                                                                                                         ; 4       ;
; cards:cards_inst|lfsr[14]                                                                                                                         ; 4       ;
; cards:cards_inst|lfsr[15]                                                                                                                         ; 4       ;
; cards:cards_inst|lfsr[0]                                                                                                                          ; 4       ;
; blackjack:blackjack_inst|dealerValue[30]~3                                                                                                        ; 4       ;
; blackjack:blackjack_inst|cardValue[3]~2                                                                                                           ; 4       ;
; blackjack:blackjack_inst|WideOr38~1                                                                                                               ; 4       ;
; blackjack:blackjack_inst|WideNor1~6                                                                                                               ; 4       ;
; blackjack:blackjack_inst|WideNor1~3                                                                                                               ; 4       ;
; blackjack:blackjack_inst|Equal19~9                                                                                                                ; 4       ;
; blackjack:blackjack_inst|Equal31~0                                                                                                                ; 4       ;
; blackjack:blackjack_inst|Selector99~2                                                                                                             ; 4       ;
; blackjack:blackjack_inst|Equal55~0                                                                                                                ; 4       ;
; blackjack:blackjack_inst|Equal53~0                                                                                                                ; 4       ;
; blackjack:blackjack_inst|Selector99~0                                                                                                             ; 4       ;
; blackjack:blackjack_inst|Equal2~24                                                                                                                ; 4       ;
; blackjack:blackjack_inst|WideNor2                                                                                                                 ; 4       ;
; blackjack:blackjack_inst|current_state.dummy_Player_card2                                                                                         ; 4       ;
; blackjack:blackjack_inst|current_state.dummyDealer_card2                                                                                          ; 4       ;
; blackjack:blackjack_inst|current_state.decideWinner                                                                                               ; 4       ;
; blackjack:blackjack_inst|current_state.Dealer_card2                                                                                               ; 4       ;
; blackjack:blackjack_inst|current_state.Player_card2                                                                                               ; 4       ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|op_1~4                                             ; 4       ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|add_sub_31_result_int[6]~10  ; 4       ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|op_1~6                                             ; 4       ;
; SW[1]                                                                                                                                             ; 3       ;
; SW[0]                                                                                                                                             ; 3       ;
; cards:cards_inst|cardFinal[3]                                                                                                                     ; 3       ;
; cards:cards_inst|cardFinal[1]                                                                                                                     ; 3       ;
; cards:cards_inst|cardFinal[2]                                                                                                                     ; 3       ;
; cards:cards_inst|cardFinal[0]                                                                                                                     ; 3       ;
; blackjack:blackjack_inst|Equal2~27                                                                                                                ; 3       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[241]~413                ; 3       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[240]~411                ; 3       ;
; cards:cards_inst|lfsr[1]                                                                                                                          ; 3       ;
; cards:cards_inst|current_state.generateCard                                                                                                       ; 3       ;
; blackjack:blackjack_inst|current_state.dummyDealer_card1                                                                                          ; 3       ;
; blackjack:blackjack_inst|current_state.dummy_Player_card1                                                                                         ; 3       ;
; blackjack:blackjack_inst|WideNor1                                                                                                                 ; 3       ;
; blackjack:blackjack_inst|Equal52~10                                                                                                               ; 3       ;
; blackjack:blackjack_inst|Equal21~0                                                                                                                ; 3       ;
; blackjack:blackjack_inst|Equal27~0                                                                                                                ; 3       ;
; blackjack:blackjack_inst|WideNor3~5                                                                                                               ; 3       ;
; blackjack:blackjack_inst|WideNor3~2                                                                                                               ; 3       ;
; blackjack:blackjack_inst|WideNor3~1                                                                                                               ; 3       ;
; blackjack:blackjack_inst|Equal52~9                                                                                                                ; 3       ;
; blackjack:blackjack_inst|Equal6~0                                                                                                                 ; 3       ;
; blackjack:blackjack_inst|WideOr31~0                                                                                                               ; 3       ;
; blackjack:blackjack_inst|Equal2~23                                                                                                                ; 3       ;
; blackjack:blackjack_inst|Equal2~2                                                                                                                 ; 3       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs2a[15]~26                 ; 3       ;
; blackjack:blackjack_inst|Equal50~0                                                                                                                ; 3       ;
; blackjack:blackjack_inst|Equal49~0                                                                                                                ; 3       ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|quotient[3]~3                                      ; 3       ;
; blackjack:blackjack_inst|current_state.playerStay                                                                                                 ; 3       ;
; blackjack:blackjack_inst|WideOr0~0                                                                                                                ; 3       ;
; blackjack:blackjack_inst|Add6~60                                                                                                                  ; 3       ;
; blackjack:blackjack_inst|LessThan15~62                                                                                                            ; 3       ;
; blackjack:blackjack_inst|Add2~0                                                                                                                   ; 3       ;
; blackjack:blackjack_inst|Add7~0                                                                                                                   ; 3       ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|op_1~6                                             ; 3       ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|op_1~0                                             ; 3       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[225]~513                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[209]~512                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[193]~511                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[177]~510                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[161]~509                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[145]~508                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[129]~507                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[113]~506                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[97]~505                 ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[81]~504                 ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[65]~503                 ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[66]~502                 ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[67]~501                 ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[68]~500                 ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[994]~2141           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[930]~2140           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[866]~2139           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[802]~2138           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[738]~2137           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[674]~2136           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[610]~2135           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[578]~2134           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[546]~2133           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[514]~2132           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[482]~2131           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[418]~2130           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[354]~2129           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[290]~2128           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[226]~2127           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[194]~2126           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[130]~2125           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[131]~2124           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[132]~2123           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[176]~607            ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[164]~606            ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[152]~605            ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[140]~604            ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[128]~603            ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[116]~602            ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[110]~601            ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[104]~600            ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[98]~599             ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[92]~598             ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[80]~597             ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[68]~596             ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[56]~595             ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[44]~594             ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[38]~593             ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[26]~592             ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[27]~591             ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[176]~607            ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[164]~606            ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[152]~605            ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[140]~604            ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[128]~603            ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[116]~602            ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[104]~601            ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[92]~600             ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[80]~599             ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[68]~598             ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[56]~597             ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[44]~596             ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[38]~595             ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[26]~594             ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider|StageOut[27]~593             ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[226]~499                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[210]~486                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[211]~485                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[212]~484                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[213]~483                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[214]~482                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[215]~481                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[216]~480                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[217]~479                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[218]~478                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[219]~477                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[220]~476                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[221]~475                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[194]~474                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[195]~473                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[196]~472                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[197]~471                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[198]~470                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[199]~469                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[200]~468                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[201]~467                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[202]~466                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[203]~465                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[204]~464                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[178]~463                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[179]~462                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[180]~461                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[181]~460                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[182]~459                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[183]~458                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[184]~457                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[185]~456                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[186]~455                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[187]~454                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[162]~453                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[163]~452                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[164]~451                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[165]~450                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[166]~449                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[167]~448                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[168]~447                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[169]~446                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[170]~445                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[146]~444                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[147]~443                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[148]~442                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[149]~441                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[150]~440                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[151]~439                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[152]~438                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[153]~437                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[130]~436                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[131]~435                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[132]~434                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[133]~433                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[134]~432                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[135]~431                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[136]~430                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[114]~429                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[115]~428                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[116]~427                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[117]~426                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[118]~425                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[119]~424                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[98]~423                 ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[99]~422                 ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[100]~421                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[101]~420                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[102]~419                ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[82]~418                 ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[83]~417                 ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[84]~416                 ; 2       ;
; cards:cards_inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[85]~415                 ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[1023]~2122          ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[1022]~2121          ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[1021]~2120          ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[1020]~2119          ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[1019]~2118          ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[1018]~2117          ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[1017]~2116          ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[1016]~2115          ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[1015]~2114          ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[1014]~2113          ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[1013]~2112          ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[1012]~2111          ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[1011]~2110          ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[1010]~2109          ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[1009]~2108          ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[1008]~2107          ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[1007]~2106          ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[1006]~2105          ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[1005]~2104          ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[1004]~2103          ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[1003]~2102          ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[1002]~2101          ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[1001]~2100          ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[1000]~2099          ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[999]~2098           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[998]~2097           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[997]~2096           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[995]~2095           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[996]~2094           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[962]~2093           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[963]~2092           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[964]~2091           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[965]~2090           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[966]~2089           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[967]~2088           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[968]~2087           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[969]~2086           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[970]~2085           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[971]~2084           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[972]~2083           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[973]~2082           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[974]~2081           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[975]~2080           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[976]~2079           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[977]~2078           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[978]~2077           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[979]~2076           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[980]~2075           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[981]~2074           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[982]~2073           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[983]~2072           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[984]~2071           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[985]~2070           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[986]~2069           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[987]~2068           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[988]~2067           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[989]~2066           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[990]~2065           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[931]~2064           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[932]~2063           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[933]~2062           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[934]~2061           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[935]~2060           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[936]~2059           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[937]~2058           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[938]~2057           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[939]~2056           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[940]~2055           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[941]~2054           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[942]~2053           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[943]~2052           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[944]~2051           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[945]~2050           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[946]~2049           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[947]~2048           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[948]~2047           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[949]~2046           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[950]~2045           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[951]~2044           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[952]~2043           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[953]~2042           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[954]~2041           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[955]~2040           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[956]~2039           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[957]~2038           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[898]~2037           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[899]~2036           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[900]~2035           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[901]~2034           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[902]~2033           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[903]~2032           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[904]~2031           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[905]~2030           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[906]~2029           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[907]~2028           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[908]~2027           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[909]~2026           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[910]~2025           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[911]~2024           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[912]~2023           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[913]~2022           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[914]~2021           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[915]~2020           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[916]~2019           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[917]~2018           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[918]~2017           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[919]~2016           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[920]~2015           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[921]~2014           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[922]~2013           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[923]~2012           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[924]~2011           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[865]~2010           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[867]~2009           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[868]~2008           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[869]~2007           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[870]~2006           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[871]~2005           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[872]~2004           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[873]~2003           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[874]~2002           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[875]~2001           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[876]~2000           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[877]~1999           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[878]~1998           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[879]~1997           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[880]~1996           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[881]~1995           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[882]~1994           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[883]~1993           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[884]~1992           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[885]~1991           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[886]~1990           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[887]~1989           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[888]~1988           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[889]~1987           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[890]~1986           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[891]~1985           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[834]~1982           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[835]~1981           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[836]~1980           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[837]~1979           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[838]~1978           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[839]~1977           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[840]~1976           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[841]~1975           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[842]~1974           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[843]~1973           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[844]~1972           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[845]~1971           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[846]~1970           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[847]~1969           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[848]~1968           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[849]~1967           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[850]~1966           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[851]~1965           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[852]~1964           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[853]~1963           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[854]~1962           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[855]~1961           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[856]~1960           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[857]~1959           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[858]~1958           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[801]~1957           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[803]~1956           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[804]~1955           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[805]~1954           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[806]~1953           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[807]~1952           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[808]~1951           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[809]~1950           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[810]~1949           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[811]~1948           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[812]~1947           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[813]~1946           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[814]~1945           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[815]~1944           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[816]~1943           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[817]~1942           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[818]~1941           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[819]~1940           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[820]~1939           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[821]~1938           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[822]~1937           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[823]~1936           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[824]~1935           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[825]~1934           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[770]~1931           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[771]~1930           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[772]~1929           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[773]~1928           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[774]~1927           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[775]~1926           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[776]~1925           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[777]~1924           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[778]~1923           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[779]~1922           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[780]~1921           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[781]~1920           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[782]~1919           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[783]~1918           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[784]~1917           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[785]~1916           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[786]~1915           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[787]~1914           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[788]~1913           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[789]~1912           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[790]~1911           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[791]~1910           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[792]~1909           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[737]~1908           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[739]~1907           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[740]~1906           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[741]~1905           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[742]~1904           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[743]~1903           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[744]~1902           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[745]~1901           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[746]~1900           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[747]~1899           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[748]~1898           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[749]~1897           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[750]~1896           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[751]~1895           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[752]~1894           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[753]~1893           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[754]~1892           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[755]~1891           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[756]~1890           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[757]~1889           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[758]~1888           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[759]~1887           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[706]~1884           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[707]~1883           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[708]~1882           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[709]~1881           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[710]~1880           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[711]~1879           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[712]~1878           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[713]~1877           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[714]~1876           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[715]~1875           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[716]~1874           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[717]~1873           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[718]~1872           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[719]~1871           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[720]~1870           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[721]~1869           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[722]~1868           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[723]~1867           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[724]~1866           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[725]~1865           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[726]~1864           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[673]~1863           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[675]~1862           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[676]~1861           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[677]~1860           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[678]~1859           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[679]~1858           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[680]~1857           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[681]~1856           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[682]~1855           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[683]~1854           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[684]~1853           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[685]~1852           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[686]~1851           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[687]~1850           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[688]~1849           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[689]~1848           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[690]~1847           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[691]~1846           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[692]~1845           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[693]~1844           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[642]~1841           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[643]~1840           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[644]~1839           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[645]~1838           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[646]~1837           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[647]~1836           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[648]~1835           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[649]~1834           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[650]~1833           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[651]~1832           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[652]~1831           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[653]~1830           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[654]~1829           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[655]~1828           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[656]~1827           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[657]~1826           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[658]~1825           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[659]~1824           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[660]~1823           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[609]~1822           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[611]~1821           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[612]~1820           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[613]~1819           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[614]~1818           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[615]~1817           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[616]~1816           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[617]~1815           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[618]~1814           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[619]~1813           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[620]~1812           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[621]~1811           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[622]~1810           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[623]~1809           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[624]~1808           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[625]~1807           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[626]~1806           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[627]~1805           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[579]~1802           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[580]~1801           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[581]~1800           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[582]~1799           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[583]~1798           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[584]~1797           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[585]~1796           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[586]~1795           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[587]~1794           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[588]~1793           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[589]~1792           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[590]~1791           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[591]~1790           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[592]~1789           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[593]~1788           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[594]~1787           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[547]~1786           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[548]~1785           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[549]~1784           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[550]~1783           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[551]~1782           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[552]~1781           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[553]~1780           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[554]~1779           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[555]~1778           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[556]~1777           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[557]~1776           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[558]~1775           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[559]~1774           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[560]~1773           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[561]~1772           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[515]~1771           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[516]~1770           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[517]~1769           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[518]~1768           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[519]~1767           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[520]~1766           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[521]~1765           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[522]~1764           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[523]~1763           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[524]~1762           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[525]~1761           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[526]~1760           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[527]~1759           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[528]~1758           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[483]~1757           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[484]~1756           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[485]~1755           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[486]~1754           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[487]~1753           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[488]~1752           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[489]~1751           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[490]~1750           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[491]~1749           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[492]~1748           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[493]~1747           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[494]~1746           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[495]~1745           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[450]~1744           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[451]~1743           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[452]~1742           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[453]~1741           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[454]~1740           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[455]~1739           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[456]~1738           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[457]~1737           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[458]~1736           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[459]~1735           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[460]~1734           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[461]~1733           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[462]~1732           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[417]~1731           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[419]~1730           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[420]~1729           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[421]~1728           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[422]~1727           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[423]~1726           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[424]~1725           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[425]~1724           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[426]~1723           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[427]~1722           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[428]~1721           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[429]~1720           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[386]~1717           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[387]~1716           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[388]~1715           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[389]~1714           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[390]~1713           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[391]~1712           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[392]~1711           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[393]~1710           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[394]~1709           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[395]~1708           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[396]~1707           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[353]~1706           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[355]~1705           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[356]~1704           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[357]~1703           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[358]~1702           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[359]~1701           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[360]~1700           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[361]~1699           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[362]~1698           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[363]~1697           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[322]~1694           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[323]~1693           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[324]~1692           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[325]~1691           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[326]~1690           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[327]~1689           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[328]~1688           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[329]~1687           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[330]~1686           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[289]~1685           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[291]~1684           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[292]~1683           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[293]~1682           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[294]~1681           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[295]~1680           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[296]~1679           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[297]~1678           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[258]~1675           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[259]~1674           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[260]~1673           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[261]~1672           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[262]~1671           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[263]~1670           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[264]~1669           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[225]~1668           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[227]~1667           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[228]~1666           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[229]~1665           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[230]~1664           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[231]~1663           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[195]~1660           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[196]~1659           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[197]~1658           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[198]~1657           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[162]~1656           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[163]~1655           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[164]~1654           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[165]~1653           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[129]~1652           ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[1023]~1981          ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[1022]~1980          ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[1021]~1979          ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[1020]~1978          ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[1019]~1977          ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[1018]~1976          ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[1017]~1975          ; 2       ;
; blackjack:blackjack_inst|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[1016]~1974          ; 2       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Other Routing Usage Summary                           ;
+-----------------------------+-------------------------+
; Other Routing Resource Type ; Usage                   ;
+-----------------------------+-------------------------+
; Block interconnects         ; 7,934 / 54,004 ( 15 % ) ;
; C16 interconnects           ; 4 / 2,100 ( < 1 % )     ;
; C4 interconnects            ; 3,403 / 36,000 ( 9 % )  ;
; Direct links                ; 1,976 / 54,004 ( 4 % )  ;
; Global clocks               ; 1 / 16 ( 6 % )          ;
; Local interconnects         ; 1,436 / 18,752 ( 8 % )  ;
; R24 interconnects           ; 63 / 1,900 ( 3 % )      ;
; R4 interconnects            ; 3,712 / 46,920 ( 8 % )  ;
+-----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.81) ; Number of LABs  (Total = 424) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 11                            ;
; 2                                           ; 6                             ;
; 3                                           ; 4                             ;
; 4                                           ; 6                             ;
; 5                                           ; 5                             ;
; 6                                           ; 4                             ;
; 7                                           ; 11                            ;
; 8                                           ; 5                             ;
; 9                                           ; 5                             ;
; 10                                          ; 8                             ;
; 11                                          ; 10                            ;
; 12                                          ; 13                            ;
; 13                                          ; 18                            ;
; 14                                          ; 24                            ;
; 15                                          ; 33                            ;
; 16                                          ; 261                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.21) ; Number of LABs  (Total = 424) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 31                            ;
; 1 Clock                            ; 33                            ;
; 1 Clock enable                     ; 23                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 13.77) ; Number of LABs  (Total = 424) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 2                             ;
; 1                                            ; 13                            ;
; 2                                            ; 4                             ;
; 3                                            ; 5                             ;
; 4                                            ; 6                             ;
; 5                                            ; 6                             ;
; 6                                            ; 6                             ;
; 7                                            ; 11                            ;
; 8                                            ; 4                             ;
; 9                                            ; 5                             ;
; 10                                           ; 7                             ;
; 11                                           ; 5                             ;
; 12                                           ; 10                            ;
; 13                                           ; 22                            ;
; 14                                           ; 25                            ;
; 15                                           ; 59                            ;
; 16                                           ; 216                           ;
; 17                                           ; 9                             ;
; 18                                           ; 1                             ;
; 19                                           ; 2                             ;
; 20                                           ; 1                             ;
; 21                                           ; 4                             ;
; 22                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 11.49) ; Number of LABs  (Total = 424) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 2                             ;
; 1                                                ; 19                            ;
; 2                                                ; 8                             ;
; 3                                                ; 6                             ;
; 4                                                ; 10                            ;
; 5                                                ; 11                            ;
; 6                                                ; 12                            ;
; 7                                                ; 17                            ;
; 8                                                ; 38                            ;
; 9                                                ; 23                            ;
; 10                                               ; 12                            ;
; 11                                               ; 13                            ;
; 12                                               ; 20                            ;
; 13                                               ; 30                            ;
; 14                                               ; 40                            ;
; 15                                               ; 39                            ;
; 16                                               ; 123                           ;
; 17                                               ; 1                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 17.85) ; Number of LABs  (Total = 424) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 11                            ;
; 3                                            ; 0                             ;
; 4                                            ; 4                             ;
; 5                                            ; 2                             ;
; 6                                            ; 10                            ;
; 7                                            ; 5                             ;
; 8                                            ; 3                             ;
; 9                                            ; 8                             ;
; 10                                           ; 29                            ;
; 11                                           ; 18                            ;
; 12                                           ; 11                            ;
; 13                                           ; 14                            ;
; 14                                           ; 17                            ;
; 15                                           ; 26                            ;
; 16                                           ; 25                            ;
; 17                                           ; 39                            ;
; 18                                           ; 28                            ;
; 19                                           ; 27                            ;
; 20                                           ; 15                            ;
; 21                                           ; 8                             ;
; 22                                           ; 14                            ;
; 23                                           ; 9                             ;
; 24                                           ; 12                            ;
; 25                                           ; 7                             ;
; 26                                           ; 9                             ;
; 27                                           ; 10                            ;
; 28                                           ; 20                            ;
; 29                                           ; 10                            ;
; 30                                           ; 18                            ;
; 31                                           ; 5                             ;
; 32                                           ; 6                             ;
; 33                                           ; 4                             ;
+----------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; I/O             ; KEY[0]               ; 15.5              ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                 ;
+-----------------+-----------------------------------------+-------------------+
; Source Register ; Destination Register                    ; Delay Added in ns ;
+-----------------+-----------------------------------------+-------------------+
; KEY[0]          ; blackjack:blackjack_inst|dealerValue[5] ; 1.213             ;
+-----------------+-----------------------------------------+-------------------+
Note: This table only shows the top 1 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP2C20F484C7 for design "top_blackjack"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C15AF484C7 is compatible
    Info (176445): Device EP2C35F484C7 is compatible
    Info (176445): Device EP2C50F484C7 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location C4
    Info (169125): Pin ~nCSO~ is reserved at location C3
    Info (169125): Pin ~LVDS91p/nCEO~ is reserved at location W20
Warning (335093): TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top_blackjack.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node cards:cards_inst|current_state.generateCard 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node cards:cards_inst|current_state.readCard
        Info (176357): Destination node cards:cards_inst|random_number[2]~0
        Info (176357): Destination node cards:cards_inst|lfsr[15]~1
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15709): Ignored I/O standard assignments to the following nodes
    Warning (15710): Ignored I/O standard assignment to node "AUD_ADCDAT"
    Warning (15710): Ignored I/O standard assignment to node "AUD_ADCLRCK"
    Warning (15710): Ignored I/O standard assignment to node "AUD_BCLK"
    Warning (15710): Ignored I/O standard assignment to node "AUD_DACDAT"
    Warning (15710): Ignored I/O standard assignment to node "AUD_DACLRCK"
    Warning (15710): Ignored I/O standard assignment to node "AUD_XCK"
    Warning (15710): Ignored I/O standard assignment to node "CLOCK_24[0]"
    Warning (15710): Ignored I/O standard assignment to node "CLOCK_24[1]"
    Warning (15710): Ignored I/O standard assignment to node "CLOCK_27[1]"
    Warning (15710): Ignored I/O standard assignment to node "CLOCK_50"
    Warning (15710): Ignored I/O standard assignment to node "EXT_CLOCK"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[0]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[10]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[11]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[12]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[13]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[14]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[15]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[16]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[17]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[18]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[19]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[1]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[20]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[21]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[22]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[23]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[24]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[25]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[26]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[27]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[28]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[29]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[2]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[30]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[31]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[32]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[33]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[34]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[35]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[3]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[4]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[5]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[6]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[7]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[8]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[9]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[0]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[10]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[11]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[12]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[13]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[14]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[15]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[16]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[17]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[18]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[19]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[1]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[20]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[21]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[22]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[23]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[24]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[25]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[26]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[27]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[28]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[29]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[2]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[30]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[31]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[32]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[33]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[34]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[35]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[3]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[4]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[5]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[6]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[7]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[8]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[9]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[6]"
    Warning (15710): Ignored I/O standard assignment to node "I2C_SCLK"
    Warning (15710): Ignored I/O standard assignment to node "I2C_SDAT"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[0]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[1]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[2]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[3]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[4]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[5]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[6]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[7]"
    Warning (15710): Ignored I/O standard assignment to node "PS2_CLK"
    Warning (15710): Ignored I/O standard assignment to node "PS2_DAT"
    Warning (15710): Ignored I/O standard assignment to node "TCK"
    Warning (15710): Ignored I/O standard assignment to node "TCS"
    Warning (15710): Ignored I/O standard assignment to node "TDI"
    Warning (15710): Ignored I/O standard assignment to node "TDO"
    Warning (15710): Ignored I/O standard assignment to node "UART_RXD"
    Warning (15710): Ignored I/O standard assignment to node "UART_TXD"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[0]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[1]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[2]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[3]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[0]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[1]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[2]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[3]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_HS"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[0]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[1]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[2]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[3]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_VS"
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_24[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_24[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_27[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_27[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_CLOCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_LB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_UB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TCS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:09
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 7% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13
Info (170194): Fitter routing operations ending: elapsed time is 00:00:06
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 2.95 seconds.
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 31 output pins without output pin load capacitance assignment
    Info (306007): Pin "LEDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info (144001): Generated suppressed messages file C:/Users/aluno/Documents/blackjack/output_files/top_blackjack.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 364 warnings
    Info: Peak virtual memory: 4878 megabytes
    Info: Processing ended: Fri Jun 27 18:10:48 2025
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:25


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/aluno/Documents/blackjack/output_files/top_blackjack.fit.smsg.


