Analysis & Synthesis report for DE1_SoC
Wed Dec 07 16:14:10 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for sld_signaltap:auto_signaltap_0
 15. Parameter Settings for User Entity Instance: Top-level Entity: |DE1_SoC
 16. Parameter Settings for User Entity Instance: mips:misa_cpu|datapath:d_path|mux2:mux_regdst
 17. Parameter Settings for User Entity Instance: mips:misa_cpu|datapath:d_path|mux2:mux_alu
 18. Parameter Settings for User Entity Instance: mips:misa_cpu|datapath:d_path|mux2:mux_result
 19. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 20. Port Connectivity Checks: "mips:misa_cpu|datapath:d_path|alu:m_alu"
 21. Port Connectivity Checks: "mips:misa_cpu|datapath:d_path|imem:instr_mem"
 22. Port Connectivity Checks: "mips:misa_cpu"
 23. Port Connectivity Checks: "clock_divider:cdiv"
 24. Signal Tap Logic Analyzer Settings
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Connections to In-System Debugging Instance "auto_signaltap_0"
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Dec 07 16:14:10 2022       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; DE1_SoC                                     ;
; Top-level Entity Name           ; DE1_SoC                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3069                                        ;
; Total pins                      ; 67                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 4,096                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SoC            ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; State Machine Processing                                                        ; User-Encoded       ; Auto               ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                       ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                             ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------+-------------+
; signextend.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/MIPS/src/signextend.sv                                                                ;             ;
; reg_file.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/MIPS/src/reg_file.sv                                                                  ;             ;
; programcounter.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/MIPS/src/programcounter.sv                                                            ;             ;
; mux2.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/MIPS/src/mux2.sv                                                                      ;             ;
; mips.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/MIPS/src/mips.sv                                                                      ;             ;
; maindecoder.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/MIPS/src/maindecoder.sv                                                               ;             ;
; imem.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/MIPS/src/imem.sv                                                                      ;             ;
; dmem.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/MIPS/src/dmem.sv                                                                      ;             ;
; datapath.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/MIPS/src/datapath.sv                                                                  ;             ;
; controlunit.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/MIPS/src/controlunit.sv                                                               ;             ;
; aludecoder.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/MIPS/src/aludecoder.sv                                                                ;             ;
; alu.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/MIPS/src/alu.sv                                                                       ;             ;
; clock_divider.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/MIPS/src/clock_divider.sv                                                             ;             ;
; DE1_SoC.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/MIPS/src/DE1_SoC.sv                                                                   ;             ;
; seg7.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/MIPS/src/seg7.sv                                                                      ;             ;
; datamem.mem                                                        ; yes             ; Auto-Found Unspecified File                  ; C:/MIPS/src/datamem.mem                                                                  ;             ;
; instructionmem.mem                                                 ; yes             ; Auto-Found Unspecified File                  ; C:/MIPS/src/instructionmem.mem                                                           ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                 ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd            ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd               ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                  ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                  ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                        ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                    ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                     ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd      ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd            ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                      ;             ;
; db/altsyncram_gb84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/MIPS/src/db/altsyncram_gb84.tdf                                                       ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf                      ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/memmodes.inc                    ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_hdffe.inc                       ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc               ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.inc                    ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                       ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muxlut.inc                        ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                      ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                      ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/MIPS/src/db/mux_elc.tdf                                                               ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                    ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/declut.inc                        ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                   ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/MIPS/src/db/decode_vnf.tdf                                                            ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                   ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                   ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                      ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                   ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc           ;             ;
; db/cntr_19i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/MIPS/src/db/cntr_19i.tdf                                                              ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/MIPS/src/db/cntr_4vi.tdf                                                              ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/MIPS/src/db/cntr_09i.tdf                                                              ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/MIPS/src/db/cmpr_c9c.tdf                                                              ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/MIPS/src/db/cntr_kri.tdf                                                              ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/MIPS/src/db/cmpr_99c.tdf                                                              ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                       ; altera_sld  ;
; db/ip/sld5d2bcf66/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/MIPS/src/db/ip/sld5d2bcf66/alt_sld_fab.v                                              ; alt_sld_fab ;
; db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/MIPS/src/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v                       ; alt_sld_fab ;
; db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/MIPS/src/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv                ; alt_sld_fab ;
; db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/MIPS/src/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv             ; alt_sld_fab ;
; db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/MIPS/src/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd           ; alt_sld_fab ;
; db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/MIPS/src/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv             ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                  ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                         ;
+---------------------------------------------+---------------------------------------+
; Resource                                    ; Usage                                 ;
+---------------------------------------------+---------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2174                                  ;
;                                             ;                                       ;
; Combinational ALUT usage for logic          ; 1915                                  ;
;     -- 7 input functions                    ; 31                                    ;
;     -- 6 input functions                    ; 974                                   ;
;     -- 5 input functions                    ; 208                                   ;
;     -- 4 input functions                    ; 296                                   ;
;     -- <=3 input functions                  ; 406                                   ;
;                                             ;                                       ;
; Dedicated logic registers                   ; 3069                                  ;
;                                             ;                                       ;
; I/O pins                                    ; 67                                    ;
; Total MLAB memory bits                      ; 0                                     ;
; Total block memory bits                     ; 4096                                  ;
;                                             ;                                       ;
; Total DSP Blocks                            ; 0                                     ;
;                                             ;                                       ;
; Maximum fan-out node                        ; clock_divider:cdiv|divided_clocks[20] ;
; Maximum fan-out                             ; 2303                                  ;
; Total fan-out                               ; 19318                                 ;
; Average fan-out                             ; 3.74                                  ;
+---------------------------------------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |DE1_SoC                                                                                                                                ; 1915 (1)            ; 3069 (0)                  ; 4096              ; 0          ; 67   ; 0            ; |DE1_SoC                                                                                                                                                                                                                                                                                                                                            ; DE1_SoC                           ; work         ;
;    |clock_divider:cdiv|                                                                                                                 ; 21 (21)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|clock_divider:cdiv                                                                                                                                                                                                                                                                                                                         ; clock_divider                     ; work         ;
;    |mips:misa_cpu|                                                                                                                      ; 1515 (0)            ; 2302 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|mips:misa_cpu                                                                                                                                                                                                                                                                                                                              ; mips                              ; work         ;
;       |controlunit:ctrl_unit|                                                                                                           ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|mips:misa_cpu|controlunit:ctrl_unit                                                                                                                                                                                                                                                                                                        ; controlunit                       ; work         ;
;          |aludecoder:alu_dec|                                                                                                           ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|mips:misa_cpu|controlunit:ctrl_unit|aludecoder:alu_dec                                                                                                                                                                                                                                                                                     ; aludecoder                        ; work         ;
;          |maindecoder:m_dec|                                                                                                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|mips:misa_cpu|controlunit:ctrl_unit|maindecoder:m_dec                                                                                                                                                                                                                                                                                      ; maindecoder                       ; work         ;
;       |datapath:d_path|                                                                                                                 ; 1472 (73)           ; 2272 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|mips:misa_cpu|datapath:d_path                                                                                                                                                                                                                                                                                                              ; datapath                          ; work         ;
;          |alu:m_alu|                                                                                                                    ; 147 (147)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|mips:misa_cpu|datapath:d_path|alu:m_alu                                                                                                                                                                                                                                                                                                    ; alu                               ; work         ;
;          |dmem:data_mem|                                                                                                                ; 830 (830)           ; 2048 (2048)               ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|mips:misa_cpu|datapath:d_path|dmem:data_mem                                                                                                                                                                                                                                                                                                ; dmem                              ; work         ;
;          |imem:instr_mem|                                                                                                               ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|mips:misa_cpu|datapath:d_path|imem:instr_mem                                                                                                                                                                                                                                                                                               ; imem                              ; work         ;
;          |mux2:mux_alu|                                                                                                                 ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|mips:misa_cpu|datapath:d_path|mux2:mux_alu                                                                                                                                                                                                                                                                                                 ; mux2                              ; work         ;
;          |mux2:mux_result|                                                                                                              ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|mips:misa_cpu|datapath:d_path|mux2:mux_result                                                                                                                                                                                                                                                                                              ; mux2                              ; work         ;
;          |reg_file:rfile|                                                                                                               ; 349 (349)           ; 224 (224)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|mips:misa_cpu|datapath:d_path|reg_file:rfile                                                                                                                                                                                                                                                                                               ; reg_file                          ; work         ;
;       |imem:instr_mem|                                                                                                                  ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|mips:misa_cpu|imem:instr_mem                                                                                                                                                                                                                                                                                                               ; imem                              ; work         ;
;       |programcounter:pcntr|                                                                                                            ; 31 (31)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|mips:misa_cpu|programcounter:pcntr                                                                                                                                                                                                                                                                                                         ; programcounter                    ; work         ;
;    |seg7:h0|                                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|seg7:h0                                                                                                                                                                                                                                                                                                                                    ; seg7                              ; work         ;
;    |seg7:h1|                                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|seg7:h1                                                                                                                                                                                                                                                                                                                                    ; seg7                              ; work         ;
;    |seg7:h2|                                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|seg7:h2                                                                                                                                                                                                                                                                                                                                    ; seg7                              ; work         ;
;    |seg7:h3|                                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|seg7:h3                                                                                                                                                                                                                                                                                                                                    ; seg7                              ; work         ;
;    |seg7:h4|                                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|seg7:h4                                                                                                                                                                                                                                                                                                                                    ; seg7                              ; work         ;
;    |seg7:h5|                                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|seg7:h5                                                                                                                                                                                                                                                                                                                                    ; seg7                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (56)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 245 (2)             ; 656 (64)                  ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 243 (0)             ; 592 (0)                   ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 243 (67)            ; 592 (202)                 ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_gb84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gb84:auto_generated                                                                                                                                                 ; altsyncram_gb84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 41 (1)              ; 176 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 32 (0)              ; 160 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 96 (96)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 32 (0)              ; 64 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 8 (8)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 34 (11)             ; 79 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 5 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_19i:auto_generated|                                                                                             ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_19i:auto_generated                                                             ; cntr_19i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gb84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SoC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                              ;
+---------------------------------------------------------+-------------------------------------------------------+
; Register name                                           ; Reason for Removal                                    ;
+---------------------------------------------------------+-------------------------------------------------------+
; mips:misa_cpu|programcounter:pcntr|out[1]               ; Merged with mips:misa_cpu|programcounter:pcntr|out[0] ;
; mips:misa_cpu|programcounter:pcntr|out[0]               ; Stuck at GND due to stuck port data_in                ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[22][24] ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[23][24] ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[30][24] ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[31][24] ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[6][24]  ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[7][24]  ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[22][25] ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[23][25] ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[30][25] ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[31][25] ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[6][25]  ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[7][25]  ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[22][26] ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[23][26] ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[30][26] ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[31][26] ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[6][26]  ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[7][26]  ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[22][27] ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[23][27] ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[30][27] ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[31][27] ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[6][27]  ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[7][27]  ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[22][28] ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[23][28] ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[30][28] ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[31][28] ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[6][28]  ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[7][28]  ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[22][29] ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[23][29] ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[30][29] ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[31][29] ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[6][29]  ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[7][29]  ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[22][30] ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[23][30] ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[30][30] ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[31][30] ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[6][30]  ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[7][30]  ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[22][31] ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[23][31] ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[30][31] ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[31][31] ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[6][31]  ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[7][31]  ; Lost fanout                                           ;
; clock_divider:cdiv|divided_clocks[21..31]               ; Lost fanout                                           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[1][0]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[3][0]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[5][0]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[6][0]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[7][0]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[12][0]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[13][0]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[14][0]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[15][0]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[10][0]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[11][0]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[20][0]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[24][0]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[28][0]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[21][0]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[25][0]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[29][0]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[18][0]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[22][0]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[26][0]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[30][0]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[19][0]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[23][0]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[27][0]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[31][0]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[1][1]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[3][1]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[5][1]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[6][1]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[7][1]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[12][1]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[13][1]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[14][1]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[15][1]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[10][1]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[11][1]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[20][1]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[24][1]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[28][1]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[21][1]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[25][1]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[29][1]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[18][1]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[22][1]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[26][1]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[30][1]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[19][1]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[23][1]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[27][1]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[31][1]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[1][2]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[3][2]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[5][2]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[6][2]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[7][2]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[12][2]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[13][2]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[14][2]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[15][2]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[10][2]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[11][2]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[20][2]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[24][2]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[28][2]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[21][2]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[25][2]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[29][2]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[18][2]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[22][2]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[26][2]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[30][2]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[19][2]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[23][2]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[27][2]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[31][2]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[1][3]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[3][3]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[5][3]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[6][3]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[7][3]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[12][3]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[13][3]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[14][3]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[15][3]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[10][3]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[11][3]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[20][3]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[24][3]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[28][3]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[21][3]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[25][3]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[29][3]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[18][3]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[22][3]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[26][3]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[30][3]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[19][3]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[23][3]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[27][3]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[31][3]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[1][4]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[3][4]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[5][4]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[6][4]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[7][4]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[12][4]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[13][4]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[14][4]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[15][4]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[10][4]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[11][4]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[20][4]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[24][4]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[28][4]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[21][4]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[25][4]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[29][4]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[18][4]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[22][4]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[26][4]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[30][4]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[19][4]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[23][4]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[27][4]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[31][4]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[1][5]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[3][5]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[5][5]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[6][5]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[7][5]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[12][5]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[13][5]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[14][5]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[15][5]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[10][5]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[11][5]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[20][5]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[24][5]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[28][5]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[21][5]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[25][5]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[29][5]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[18][5]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[22][5]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[26][5]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[30][5]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[19][5]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[23][5]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[27][5]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[31][5]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[1][6]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[3][6]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[5][6]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[6][6]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[7][6]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[12][6]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[13][6]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[14][6]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[15][6]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[10][6]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[11][6]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[20][6]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[24][6]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[28][6]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[21][6]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[25][6]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[29][6]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[18][6]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[22][6]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[26][6]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[30][6]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[19][6]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[23][6]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[27][6]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[31][6]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[1][7]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[3][7]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[5][7]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[6][7]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[7][7]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[12][7]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[13][7]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[14][7]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[15][7]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[10][7]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[11][7]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[20][7]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[24][7]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[28][7]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[21][7]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[25][7]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[29][7]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[18][7]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[22][7]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[26][7]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[30][7]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[19][7]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[23][7]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[27][7]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[31][7]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[1][8]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[3][8]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[5][8]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[6][8]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[7][8]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[12][8]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[13][8]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[14][8]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[15][8]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[10][8]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[11][8]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[20][8]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[24][8]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[28][8]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[21][8]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[25][8]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[29][8]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[18][8]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[22][8]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[26][8]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[30][8]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[19][8]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[23][8]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[27][8]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[31][8]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[1][9]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[3][9]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[5][9]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[6][9]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[7][9]   ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[12][9]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[13][9]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[14][9]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[15][9]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[10][9]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[11][9]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[20][9]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[24][9]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[28][9]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[21][9]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[25][9]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[29][9]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[18][9]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[22][9]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[26][9]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[30][9]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[19][9]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[23][9]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[27][9]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[31][9]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[1][10]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[3][10]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[5][10]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[6][10]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[7][10]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[12][10] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[13][10] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[14][10] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[15][10] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[10][10] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[11][10] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[20][10] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[24][10] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[28][10] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[21][10] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[25][10] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[29][10] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[18][10] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[22][10] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[26][10] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[30][10] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[19][10] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[23][10] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[27][10] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[31][10] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[1][11]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[3][11]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[5][11]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[6][11]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[7][11]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[12][11] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[13][11] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[14][11] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[15][11] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[10][11] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[11][11] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[20][11] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[24][11] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[28][11] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[21][11] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[25][11] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[29][11] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[18][11] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[22][11] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[26][11] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[30][11] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[19][11] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[23][11] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[27][11] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[31][11] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[1][12]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[3][12]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[5][12]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[6][12]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[7][12]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[12][12] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[13][12] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[14][12] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[15][12] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[10][12] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[11][12] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[20][12] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[24][12] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[28][12] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[21][12] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[25][12] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[29][12] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[18][12] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[22][12] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[26][12] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[30][12] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[19][12] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[23][12] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[27][12] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[31][12] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[1][13]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[3][13]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[5][13]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[6][13]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[7][13]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[12][13] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[13][13] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[14][13] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[15][13] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[10][13] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[11][13] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[20][13] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[24][13] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[28][13] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[21][13] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[25][13] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[29][13] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[18][13] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[22][13] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[26][13] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[30][13] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[19][13] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[23][13] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[27][13] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[31][13] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[1][14]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[3][14]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[5][14]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[6][14]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[7][14]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[12][14] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[13][14] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[14][14] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[15][14] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[10][14] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[11][14] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[20][14] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[24][14] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[28][14] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[21][14] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[25][14] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[29][14] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[18][14] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[22][14] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[26][14] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[30][14] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[19][14] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[23][14] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[27][14] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[31][14] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[1][15]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[3][15]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[5][15]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[6][15]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[7][15]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[12][15] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[13][15] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[14][15] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[15][15] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[10][15] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[11][15] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[20][15] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[24][15] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[28][15] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[21][15] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[25][15] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[29][15] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[18][15] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[22][15] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[26][15] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[30][15] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[19][15] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[23][15] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[27][15] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[31][15] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[1][16]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[3][16]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[5][16]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[6][16]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[7][16]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[12][16] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[13][16] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[14][16] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[15][16] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[10][16] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[11][16] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[20][16] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[24][16] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[28][16] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[21][16] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[25][16] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[29][16] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[18][16] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[22][16] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[26][16] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[30][16] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[19][16] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[23][16] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[27][16] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[31][16] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[1][17]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[3][17]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[5][17]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[6][17]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[7][17]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[12][17] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[13][17] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[14][17] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[15][17] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[10][17] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[11][17] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[20][17] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[24][17] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[28][17] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[21][17] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[25][17] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[29][17] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[18][17] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[22][17] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[26][17] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[30][17] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[19][17] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[23][17] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[27][17] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[31][17] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[1][18]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[3][18]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[5][18]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[6][18]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[7][18]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[12][18] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[13][18] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[14][18] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[15][18] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[10][18] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[11][18] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[20][18] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[24][18] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[28][18] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[21][18] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[25][18] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[29][18] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[18][18] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[22][18] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[26][18] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[30][18] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[19][18] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[23][18] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[27][18] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[31][18] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[1][19]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[3][19]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[5][19]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[6][19]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[7][19]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[12][19] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[13][19] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[14][19] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[15][19] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[10][19] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[11][19] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[20][19] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[24][19] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[28][19] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[21][19] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[25][19] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[29][19] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[18][19] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[22][19] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[26][19] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[30][19] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[19][19] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[23][19] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[27][19] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[31][19] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[1][20]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[3][20]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[5][20]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[6][20]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[7][20]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[12][20] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[13][20] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[14][20] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[15][20] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[10][20] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[11][20] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[20][20] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[24][20] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[28][20] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[21][20] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[25][20] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[29][20] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[18][20] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[22][20] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[26][20] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[30][20] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[19][20] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[23][20] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[27][20] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[31][20] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[1][21]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[3][21]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[5][21]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[6][21]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[7][21]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[12][21] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[13][21] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[14][21] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[15][21] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[10][21] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[11][21] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[20][21] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[24][21] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[28][21] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[21][21] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[25][21] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[29][21] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[18][21] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[22][21] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[26][21] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[30][21] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[19][21] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[23][21] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[27][21] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[31][21] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[1][22]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[3][22]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[5][22]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[6][22]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[7][22]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[12][22] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[13][22] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[14][22] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[15][22] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[10][22] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[11][22] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[20][22] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[24][22] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[28][22] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[21][22] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[25][22] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[29][22] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[18][22] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[22][22] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[26][22] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[30][22] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[19][22] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[23][22] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[27][22] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[31][22] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[1][23]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[3][23]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[5][23]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[6][23]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[7][23]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[12][23] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[13][23] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[14][23] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[15][23] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[10][23] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[11][23] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[20][23] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[24][23] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[28][23] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[21][23] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[25][23] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[29][23] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[18][23] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[22][23] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[26][23] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[30][23] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[19][23] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[23][23] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[27][23] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[31][23] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[1][31]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[3][31]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[5][31]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[12][31] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[14][31] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[13][31] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[15][31] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[18][31] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[19][31] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[20][31] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[21][31] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[24][31] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[26][31] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[25][31] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[27][31] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[28][31] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[29][31] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[10][31] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[11][31] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[1][30]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[3][30]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[5][30]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[12][30] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[14][30] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[13][30] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[15][30] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[18][30] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[19][30] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[20][30] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[21][30] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[24][30] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[26][30] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[25][30] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[27][30] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[28][30] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[29][30] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[10][30] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[11][30] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[1][29]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[3][29]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[5][29]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[12][29] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[14][29] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[13][29] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[15][29] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[18][29] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[19][29] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[20][29] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[21][29] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[24][29] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[26][29] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[25][29] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[27][29] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[28][29] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[29][29] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[10][29] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[11][29] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[1][28]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[3][28]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[5][28]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[12][28] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[14][28] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[13][28] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[15][28] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[18][28] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[19][28] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[20][28] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[21][28] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[24][28] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[26][28] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[25][28] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[27][28] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[28][28] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[29][28] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[10][28] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[11][28] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[1][27]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[3][27]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[5][27]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[12][27] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[14][27] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[13][27] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[15][27] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[18][27] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[19][27] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[20][27] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[21][27] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[24][27] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[26][27] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[25][27] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[27][27] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[28][27] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[29][27] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[10][27] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[11][27] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[1][26]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[3][26]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[5][26]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[12][26] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[14][26] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[13][26] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[15][26] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[18][26] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[19][26] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[20][26] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[21][26] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[24][26] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[26][26] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[25][26] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[27][26] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[28][26] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[29][26] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[10][26] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[11][26] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[1][25]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[3][25]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[5][25]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[12][25] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[14][25] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[13][25] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[15][25] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[18][25] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[19][25] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[20][25] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[21][25] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[24][25] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[26][25] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[25][25] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[27][25] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[28][25] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[29][25] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[10][25] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[11][25] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[1][24]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[3][24]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[5][24]  ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[12][24] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[14][24] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[13][24] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[15][24] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[18][24] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[19][24] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[20][24] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[21][24] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[24][24] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[26][24] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[25][24] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[27][24] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[28][24] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[29][24] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[10][24] ; Stuck at GND due to stuck port clock_enable           ;
; mips:misa_cpu|datapath:d_path|reg_file:rfile|rf[11][24] ; Stuck at GND due to stuck port clock_enable           ;
; Total Number of Removed Registers = 813                 ;                                                       ;
+---------------------------------------------------------+-------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3069  ;
; Number of registers using Synchronous Clear  ; 128   ;
; Number of registers using Synchronous Load   ; 135   ;
; Number of registers using Asynchronous Clear ; 256   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2634  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC|mips:misa_cpu|programcounter:pcntr|out[28]           ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE1_SoC|mips:misa_cpu|programcounter:pcntr|out[16]           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC|mips:misa_cpu|programcounter:pcntr|out[2]            ;
; 5:1                ; 31 bits   ; 93 LEs        ; 93 LEs               ; 0 LEs                  ; No         ; |DE1_SoC|mips:misa_cpu|datapath:d_path|alu:m_alu|Mux1         ;
; 9:1                ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |DE1_SoC|mips:misa_cpu|datapath:d_path|reg_file:rfile|rd1[15] ;
; 32:1               ; 24 bits   ; 504 LEs       ; 504 LEs              ; 0 LEs                  ; No         ; |DE1_SoC|mips:misa_cpu|datapath:d_path|reg_file:rfile|Mux74   ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |DE1_SoC|mips:misa_cpu|datapath:d_path|reg_file:rfile|rd2[19] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DE1_SoC ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; whichClock     ; 20    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:misa_cpu|datapath:d_path|mux2:mux_regdst ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:misa_cpu|datapath:d_path|mux2:mux_alu ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:misa_cpu|datapath:d_path|mux2:mux_result ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                          ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                 ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                         ; String         ;
; sld_node_info                                   ; 805334528                                                                                                             ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                       ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                     ; Signed Integer ;
; sld_data_bits                                   ; 32                                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 32                                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                    ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                 ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                     ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                   ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                   ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                  ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                     ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                     ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                     ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                  ; String         ;
; sld_inversion_mask_length                       ; 117                                                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                   ; Untyped        ;
; sld_storage_qualifier_bits                      ; 32                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                     ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                     ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                     ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips:misa_cpu|datapath:d_path|alu:m_alu"                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips:misa_cpu|datapath:d_path|imem:instr_mem"                                                ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; rdata[31..26] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips:misa_cpu"                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; rfile_rd3[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_divider:cdiv"                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; divided_clocks[31..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; divided_clocks[19..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 32                  ; 32               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2323                        ;
;     ENA               ; 2272                        ;
;     SCLR              ; 30                          ;
;     plain             ; 21                          ;
; arriav_lcell_comb     ; 1585                        ;
;     arith             ; 145                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 57                          ;
;         2 data inputs ; 21                          ;
;         4 data inputs ; 6                           ;
;         5 data inputs ; 60                          ;
;     extend            ; 30                          ;
;         7 data inputs ; 30                          ;
;     normal            ; 1410                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 39                          ;
;         2 data inputs ; 95                          ;
;         3 data inputs ; 57                          ;
;         4 data inputs ; 253                         ;
;         5 data inputs ; 64                          ;
;         6 data inputs ; 901                         ;
; boundary_port         ; 99                          ;
;                       ;                             ;
; Max LUT depth         ; 12.30                       ;
; Average LUT depth     ; 6.77                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                ;
+---------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------+---------+
; Name                                  ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                          ; Details ;
+---------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------+---------+
; CLOCK_50                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                   ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                        ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                        ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[10] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[10] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[11] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[11] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[12] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[12] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[13] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[13] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[14] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[14] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[15] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[15] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[16] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[16] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[17] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[17] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[18] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[18] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[19] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[19] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                        ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                        ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[20] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[20] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[21] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[21] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[22] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[22] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[23] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[23] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[24] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[24] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[25] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[25] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[26] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[26] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[27] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[27] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[28] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[28] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[29] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[29] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[2]  ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[2]  ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[30] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[30] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[31] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[31] ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[3]  ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[3]  ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[4]  ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[4]  ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[5]  ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[5]  ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[6]  ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[6]  ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[7]  ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[7]  ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[8]  ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[8]  ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[9]  ; N/A     ;
; mips:misa_cpu|imem:instr_mem|addr[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:misa_cpu|programcounter:pcntr|out[9]  ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
+---------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Dec 07 16:13:17 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC
Warning (125092): Tcl Script File ram32x4.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ram32x4.qip
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file signextend.sv
    Info (12023): Found entity 1: signextend File: C:/MIPS/src/signextend.sv Line: 1
    Info (12023): Found entity 2: signextend_testbench File: C:/MIPS/src/signextend.sv Line: 7
Info (12021): Found 2 design units, including 2 entities, in source file reg_file.sv
    Info (12023): Found entity 1: reg_file File: C:/MIPS/src/reg_file.sv Line: 15
    Info (12023): Found entity 2: reg_file_testbench File: C:/MIPS/src/reg_file.sv Line: 42
Info (12021): Found 2 design units, including 2 entities, in source file programcounter.sv
    Info (12023): Found entity 1: programcounter File: C:/MIPS/src/programcounter.sv Line: 2
    Info (12023): Found entity 2: programcounter_testbench File: C:/MIPS/src/programcounter.sv Line: 13
Info (12021): Found 2 design units, including 2 entities, in source file mux2.sv
    Info (12023): Found entity 1: mux2 File: C:/MIPS/src/mux2.sv Line: 1
    Info (12023): Found entity 2: mux2_testbench File: C:/MIPS/src/mux2.sv Line: 8
Info (12021): Found 2 design units, including 2 entities, in source file mips.sv
    Info (12023): Found entity 1: mips File: C:/MIPS/src/mips.sv Line: 4
    Info (12023): Found entity 2: mips_testbench File: C:/MIPS/src/mips.sv Line: 59
Info (12021): Found 2 design units, including 2 entities, in source file maindecoder.sv
    Info (12023): Found entity 1: maindecoder File: C:/MIPS/src/maindecoder.sv Line: 1
    Info (12023): Found entity 2: maindecoder_testbench File: C:/MIPS/src/maindecoder.sv Line: 29
Info (12021): Found 2 design units, including 2 entities, in source file imem.sv
    Info (12023): Found entity 1: imem File: C:/MIPS/src/imem.sv Line: 2
    Info (12023): Found entity 2: imem_testbench File: C:/MIPS/src/imem.sv Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file dmem.sv
    Info (12023): Found entity 1: dmem File: C:/MIPS/src/dmem.sv Line: 1
    Info (12023): Found entity 2: dmem_testbench File: C:/MIPS/src/dmem.sv Line: 18
Info (12021): Found 2 design units, including 2 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath File: C:/MIPS/src/datapath.sv Line: 1
    Info (12023): Found entity 2: datapath_testbench File: C:/MIPS/src/datapath.sv Line: 97
Info (12021): Found 2 design units, including 2 entities, in source file controlunit.sv
    Info (12023): Found entity 1: controlunit File: C:/MIPS/src/controlunit.sv Line: 1
    Info (12023): Found entity 2: controlunit_testbench File: C:/MIPS/src/controlunit.sv Line: 24
Info (12021): Found 2 design units, including 2 entities, in source file aludecoder.sv
    Info (12023): Found entity 1: aludecoder File: C:/MIPS/src/aludecoder.sv Line: 2
    Info (12023): Found entity 2: aludecoder_testbench File: C:/MIPS/src/aludecoder.sv Line: 23
Info (12021): Found 2 design units, including 2 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/MIPS/src/alu.sv Line: 1
    Info (12023): Found entity 2: alu_testbench File: C:/MIPS/src/alu.sv Line: 45
Warning (12019): Can't analyze file -- file lfsr.sv is missing
Warning (12019): Can't analyze file -- file counter7.sv is missing
Warning (12019): Can't analyze file -- file comparator.sv is missing
Warning (12019): Can't analyze file -- file playerdisp.sv is missing
Warning (12019): Can't analyze file -- file storebit.sv is missing
Warning (12019): Can't analyze file -- file hello.sv is missing
Warning (12019): Can't analyze file -- file lightarray.sv is missing
Warning (12019): Can't analyze file -- file normalLight.sv is missing
Warning (12019): Can't analyze file -- file centerLight.sv is missing
Info (12021): Found 2 design units, including 2 entities, in source file debounce.sv
    Info (12023): Found entity 1: debounce File: C:/MIPS/src/debounce.sv Line: 1
    Info (12023): Found entity 2: debounce_testbench File: C:/MIPS/src/debounce.sv Line: 38
Warning (12019): Can't analyze file -- file dflipflop.sv is missing
Warning (12019): Can't analyze file -- file hazardlights.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.sv
    Info (12023): Found entity 1: clock_divider File: C:/MIPS/src/clock_divider.sv Line: 3
Warning (12019): Can't analyze file -- file simple.sv is missing
Warning (12019): Can't analyze file -- file mux2_1.sv is missing
Warning (12019): Can't analyze file -- file mux4_1.sv is missing
Info (12021): Found 2 design units, including 2 entities, in source file de1_soc.sv
    Info (12023): Found entity 1: DE1_SoC File: C:/MIPS/src/DE1_SoC.sv Line: 2
    Info (12023): Found entity 2: DE1_SoC_testbench File: C:/MIPS/src/DE1_SoC.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file seg7.sv
    Info (12023): Found entity 1: seg7 File: C:/MIPS/src/seg7.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file upc.sv
    Info (12023): Found entity 1: upc File: C:/MIPS/src/upc.sv Line: 1
    Info (12023): Found entity 2: upc_testbench File: C:/MIPS/src/upc.sv Line: 12
Info (12127): Elaborating entity "DE1_SoC" for the top level hierarchy
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:cdiv" File: C:/MIPS/src/DE1_SoC.sv Line: 22
Info (12128): Elaborating entity "mips" for hierarchy "mips:misa_cpu" File: C:/MIPS/src/DE1_SoC.sv Line: 31
Info (12128): Elaborating entity "programcounter" for hierarchy "mips:misa_cpu|programcounter:pcntr" File: C:/MIPS/src/mips.sv Line: 16
Info (12128): Elaborating entity "imem" for hierarchy "mips:misa_cpu|imem:instr_mem" File: C:/MIPS/src/mips.sv Line: 23
Warning (10850): Verilog HDL warning at imem.sv(8): number of words (12) in memory file does not match the number of elements in the address range [0:63] File: C:/MIPS/src/imem.sv Line: 8
Info (12128): Elaborating entity "controlunit" for hierarchy "mips:misa_cpu|controlunit:ctrl_unit" File: C:/MIPS/src/mips.sv Line: 38
Info (12128): Elaborating entity "maindecoder" for hierarchy "mips:misa_cpu|controlunit:ctrl_unit|maindecoder:m_dec" File: C:/MIPS/src/controlunit.sv Line: 16
Info (12128): Elaborating entity "aludecoder" for hierarchy "mips:misa_cpu|controlunit:ctrl_unit|aludecoder:alu_dec" File: C:/MIPS/src/controlunit.sv Line: 21
Info (12128): Elaborating entity "datapath" for hierarchy "mips:misa_cpu|datapath:d_path" File: C:/MIPS/src/mips.sv Line: 56
Info (12128): Elaborating entity "mux2" for hierarchy "mips:misa_cpu|datapath:d_path|mux2:mux_regdst" File: C:/MIPS/src/datapath.sv Line: 28
Info (12128): Elaborating entity "reg_file" for hierarchy "mips:misa_cpu|datapath:d_path|reg_file:rfile" File: C:/MIPS/src/datapath.sv Line: 41
Info (12128): Elaborating entity "signextend" for hierarchy "mips:misa_cpu|datapath:d_path|signextend:signext" File: C:/MIPS/src/datapath.sv Line: 48
Info (12128): Elaborating entity "mux2" for hierarchy "mips:misa_cpu|datapath:d_path|mux2:mux_alu" File: C:/MIPS/src/datapath.sv Line: 55
Info (12128): Elaborating entity "alu" for hierarchy "mips:misa_cpu|datapath:d_path|alu:m_alu" File: C:/MIPS/src/datapath.sv Line: 65
Info (12128): Elaborating entity "dmem" for hierarchy "mips:misa_cpu|datapath:d_path|dmem:data_mem" File: C:/MIPS/src/datapath.sv Line: 75
Warning (10850): Verilog HDL warning at dmem.sv(9): number of words (1) in memory file does not match the number of elements in the address range [0:63] File: C:/MIPS/src/dmem.sv Line: 9
Info (12128): Elaborating entity "seg7" for hierarchy "seg7:h0" File: C:/MIPS/src/DE1_SoC.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gb84.tdf
    Info (12023): Found entity 1: altsyncram_gb84 File: C:/MIPS/src/db/altsyncram_gb84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/MIPS/src/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/MIPS/src/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_19i.tdf
    Info (12023): Found entity 1: cntr_19i File: C:/MIPS/src/db/cntr_19i.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/MIPS/src/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/MIPS/src/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/MIPS/src/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/MIPS/src/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/MIPS/src/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.12.07.16:13:45 Progress: Loading sld5d2bcf66/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/MIPS/src/db/ip/sld5d2bcf66/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/MIPS/src/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/MIPS/src/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/MIPS/src/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/MIPS/src/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/MIPS/src/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/MIPS/src/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276007): RAM logic "mips:misa_cpu|datapath:d_path|dmem:data_mem|ram" is uninferred due to asynchronous read logic File: C:/MIPS/src/dmem.sv Line: 6
    Info (276004): RAM logic "mips:misa_cpu|datapath:d_path|imem:instr_mem|ram" is uninferred due to inappropriate RAM size File: C:/MIPS/src/imem.sv Line: 6
    Info (276004): RAM logic "mips:misa_cpu|imem:instr_mem|ram" is uninferred due to inappropriate RAM size File: C:/MIPS/src/imem.sv Line: 6
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/MIPS/src/db/DE1_SoC.ram0_imem_37c714.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/MIPS/src/db/DE1_SoC.ram0_imem_37c714.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/MIPS/src/db/DE1_SoC.ram0_dmem_351e6b.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 59 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/MIPS/src/output_files/DE1_SoC.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 97 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4812 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 4708 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 4937 megabytes
    Info: Processing ended: Wed Dec 07 16:14:10 2022
    Info: Elapsed time: 00:00:53
    Info: Total CPU time (on all processors): 00:01:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/MIPS/src/output_files/DE1_SoC.map.smsg.


