"%s: error writing HWCR\n"	,	L_2
ENOMEM	,	V_42
toggle_hw_mce_inject	,	F_1
"%s: Invalid CPU: %llu\n"	,	L_3
data	,	V_8
inject_flags	,	V_12
init_mce_inject	,	F_21
"mce-inject"	,	L_5
mce	,	V_10
MCJ_EXCEPTION	,	V_22
cpu_online	,	F_9
bank	,	V_21
MSR_IA32_MCG_STATUS	,	V_28
exit_mce_inject	,	F_26
u32	,	T_1
enable	,	V_2
MCG_STATUS_RIPV	,	V_27
info	,	V_17
val	,	V_9
ARRAY_SIZE	,	F_23
dfs_fls	,	V_35
MSR_IA32_MCx_STATUS	,	F_14
"Non-existent MCE bank: %llu\n"	,	L_4
inj_extcpu_set	,	F_8
cpu	,	V_1
dfs_inj	,	V_34
amd_decode_mce	,	F_12
__func__	,	V_7
MCG_STATUS_EIPV	,	V_24
name	,	V_37
pr_err	,	F_3
fops	,	V_40
wrmsr_on_cpu	,	F_5
status	,	V_25
MSR_K7_HWCR	,	V_6
rdmsr_on_cpu	,	F_2
MSR_IA32_MCx_MISC	,	F_16
smp_call_function_single	,	F_17
inj_bank_get	,	F_20
debugfs_create_file	,	F_24
extcpu	,	V_16
i_mce	,	V_19
debugfs_remove	,	F_25
put_online_cpus	,	F_18
err_dfs_add	,	V_41
S_IRUSR	,	V_38
debugfs_create_dir	,	F_22
flags_get	,	F_6
addr	,	V_29
inj_bank_set	,	F_19
MCG_STATUS_MCIP	,	V_23
misc	,	V_30
b	,	V_20
u8	,	V_13
MCI_STATUS_PCC	,	V_26
err	,	V_5
d	,	V_36
trigger_mce	,	F_10
h	,	V_4
i	,	V_33
boot_cpu_data	,	V_31
l	,	V_3
BIT	,	F_4
m	,	V_11
flags_set	,	F_7
EINVAL	,	V_15
"%s: error reading HWCR\n"	,	L_1
u64	,	T_2
mcg_status	,	V_18
S_IWUSR	,	V_39
x86	,	V_32
get_online_cpus	,	F_13
__init	,	T_3
__exit	,	T_4
nr_cpu_ids	,	V_14
MSR_IA32_MCx_ADDR	,	F_15
do_inject	,	F_11
