// Seed: 129411242
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  reg id_10;
  initial
    if (1'b0) begin
      id_8 = id_10;
      id_8 <= 1;
    end
  assign id_5 = 1;
  wire id_11;
  wire id_12;
  assign id_11 = id_11;
  assign id_8  = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  uwire id_7;
  assign #1 id_7 = 1'b0;
  assign id_6 = id_2;
  module_0(
      id_1, id_3, id_7, id_1, id_7, id_1, id_7, id_2, id_1
  );
  wire id_8;
  always @(1 * id_4[1]) begin
    if (1'b0) id_2 <= 1'd0;
  end
endmodule
