<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Proyecto1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Alu.vhi"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Conexion_Procesador.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Conexion_Procesador.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Conexion_Procesador.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Conexion_Procesador.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Conexion_Procesador.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Conexion_Procesador.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Conexion_Procesador.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Conexion_Procesador.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Conexion_Procesador_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Conexion_Procesador_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Conexion_Procesador_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Conexion_Procesador_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register_File.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Register_File.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Register_File.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Register_File.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Register_File.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register_File_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="SEU.vhi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_Registerfile_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="muxx.vhi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_Procesador_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_Procesador_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_Procesador_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_Procesador_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1524452568" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1524452568">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524452811" xil_pn:in_ck="-2741179862601727753" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1524452811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Alu.vhd"/>
      <outfile xil_pn:name="Conexion_Procesador.vhd"/>
      <outfile xil_pn:name="InstruccionesMemoria.vhd"/>
      <outfile xil_pn:name="Register_File.vhd"/>
      <outfile xil_pn:name="SEU.vhd"/>
      <outfile xil_pn:name="Sumador.vhd"/>
      <outfile xil_pn:name="Tes_Sumador.vhd"/>
      <outfile xil_pn:name="Test_InstruccionesMemoria.vhd"/>
      <outfile xil_pn:name="Test_Muxx.vhd"/>
      <outfile xil_pn:name="Test_Registerfile.vhd"/>
      <outfile xil_pn:name="Test_Seu.vhd"/>
      <outfile xil_pn:name="Test_UnidadControl.vhd"/>
      <outfile xil_pn:name="Test_aLu.vhd"/>
      <outfile xil_pn:name="Test_nPc.vhd"/>
      <outfile xil_pn:name="UnidadControl.vhd"/>
      <outfile xil_pn:name="muxx.vhd"/>
      <outfile xil_pn:name="nPc.vhd"/>
      <outfile xil_pn:name="pC.vhd"/>
      <outfile xil_pn:name="tb_Procesador.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1524452826" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7325861855435129283" xil_pn:start_ts="1524452826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524452826" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4072024896058848897" xil_pn:start_ts="1524452826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524441456" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7557906430951313127" xil_pn:start_ts="1524441456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524452826" xil_pn:in_ck="-2741179862601727753" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1524452826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Alu.vhd"/>
      <outfile xil_pn:name="Conexion_Procesador.vhd"/>
      <outfile xil_pn:name="InstruccionesMemoria.vhd"/>
      <outfile xil_pn:name="Register_File.vhd"/>
      <outfile xil_pn:name="SEU.vhd"/>
      <outfile xil_pn:name="Sumador.vhd"/>
      <outfile xil_pn:name="Tes_Sumador.vhd"/>
      <outfile xil_pn:name="Test_InstruccionesMemoria.vhd"/>
      <outfile xil_pn:name="Test_Muxx.vhd"/>
      <outfile xil_pn:name="Test_Registerfile.vhd"/>
      <outfile xil_pn:name="Test_Seu.vhd"/>
      <outfile xil_pn:name="Test_UnidadControl.vhd"/>
      <outfile xil_pn:name="Test_aLu.vhd"/>
      <outfile xil_pn:name="Test_nPc.vhd"/>
      <outfile xil_pn:name="UnidadControl.vhd"/>
      <outfile xil_pn:name="muxx.vhd"/>
      <outfile xil_pn:name="nPc.vhd"/>
      <outfile xil_pn:name="pC.vhd"/>
      <outfile xil_pn:name="tb_Procesador.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1524452851" xil_pn:in_ck="-2741179862601727753" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-950585288311395556" xil_pn:start_ts="1524452826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="tb_Procesador_beh.prj"/>
      <outfile xil_pn:name="tb_Procesador_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1524452851" xil_pn:in_ck="-5013764149889341578" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1556209940506834839" xil_pn:start_ts="1524452851">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="tb_Procesador_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1524451206" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1524451206">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524451206" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8137003752023621453" xil_pn:start_ts="1524451206">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524451206" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7557906430951313127" xil_pn:start_ts="1524451206">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524451206" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1524451206">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524451206" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3330795408636495887" xil_pn:start_ts="1524451206">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524451206" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1524451206">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524451206" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8971192565966858845" xil_pn:start_ts="1524451206">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524451903" xil_pn:in_ck="-2551221286263426703" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-901447867629600042" xil_pn:start_ts="1524451815">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Conexion_Procesador.lso"/>
      <outfile xil_pn:name="Conexion_Procesador.ngc"/>
      <outfile xil_pn:name="Conexion_Procesador.ngr"/>
      <outfile xil_pn:name="Conexion_Procesador.prj"/>
      <outfile xil_pn:name="Conexion_Procesador.stx"/>
      <outfile xil_pn:name="Conexion_Procesador.syr"/>
      <outfile xil_pn:name="Conexion_Procesador.xst"/>
      <outfile xil_pn:name="Conexion_Procesador_vhdl.prj"/>
      <outfile xil_pn:name="Conexion_Procesador_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
