{"Source Block": ["hdl/library/axi_adc_decimate/axi_adc_decimate_filter.v@61:71@HdlIdDef", "  reg     [31:0]    decimation_counter;\n\n  reg               adc_dec_valid_a_filter;\n  reg               adc_dec_valid_b_filter;\n\n  reg               filter_enable = 1'b0;\n\n  wire    [25:0]    adc_fir_data_a;\n  wire              adc_fir_valid_a;\n  wire    [25:0]    adc_fir_data_b;\n  wire              adc_fir_valid_b;\n"], "Clone Blocks": [["hdl/library/axi_adc_decimate/axi_adc_decimate_filter.v@65:75", "\n  reg               filter_enable = 1'b0;\n\n  wire    [25:0]    adc_fir_data_a;\n  wire              adc_fir_valid_a;\n  wire    [25:0]    adc_fir_data_b;\n  wire              adc_fir_valid_b;\n\n  wire    [105:0]   adc_cic_data_a;\n  wire              adc_cic_valid_a;\n  wire    [105:0]   adc_cic_data_b;\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate_filter.v@63:73", "  reg               adc_dec_valid_a_filter;\n  reg               adc_dec_valid_b_filter;\n\n  reg               filter_enable = 1'b0;\n\n  wire    [25:0]    adc_fir_data_a;\n  wire              adc_fir_valid_a;\n  wire    [25:0]    adc_fir_data_b;\n  wire              adc_fir_valid_b;\n\n  wire    [105:0]   adc_cic_data_a;\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate_filter.v@64:74", "  reg               adc_dec_valid_b_filter;\n\n  reg               filter_enable = 1'b0;\n\n  wire    [25:0]    adc_fir_data_a;\n  wire              adc_fir_valid_a;\n  wire    [25:0]    adc_fir_data_b;\n  wire              adc_fir_valid_b;\n\n  wire    [105:0]   adc_cic_data_a;\n  wire              adc_cic_valid_a;\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate_filter.v@66:76", "  reg               filter_enable = 1'b0;\n\n  wire    [25:0]    adc_fir_data_a;\n  wire              adc_fir_valid_a;\n  wire    [25:0]    adc_fir_data_b;\n  wire              adc_fir_valid_b;\n\n  wire    [105:0]   adc_cic_data_a;\n  wire              adc_cic_valid_a;\n  wire    [105:0]   adc_cic_data_b;\n  wire              adc_cic_valid_b;\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate_filter.v@59:69", "  // internal signals\n\n  reg     [31:0]    decimation_counter;\n\n  reg               adc_dec_valid_a_filter;\n  reg               adc_dec_valid_b_filter;\n\n  reg               filter_enable = 1'b0;\n\n  wire    [25:0]    adc_fir_data_a;\n  wire              adc_fir_valid_a;\n"]], "Diff Content": {"Delete": [[66, "  reg               filter_enable = 1'b0;\n"]], "Add": [[66, "  reg     [4:0]     filter_enable = 5'h00;\n"]]}}