Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov  6 15:19:09 2020
| Host         : LAPTOP-43UBS83S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.521        0.000                      0                 1129        0.143        0.000                      0                 1129        3.000        0.000                       0                   328  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
sys_clk                   {0.000 5.000}      10.000          100.000         
  clk_out100_clk_wiz_0    {0.000 5.053}      10.105          98.958          
  clk_out74_90_clk_wiz_0  {3.368 10.105}     13.474          74.219          
  clk_out74_clk_wiz_0     {0.000 6.737}      13.474          74.219          
  clkfbout_clk_wiz_0      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out100_clk_wiz_0          5.142        0.000                      0                   63        0.158        0.000                      0                   63        4.553        0.000                       0                    36  
  clk_out74_90_clk_wiz_0                                                                                                                                                   11.318        0.000                       0                     2  
  clk_out74_clk_wiz_0           4.521        0.000                      0                 1066        0.143        0.000                      0                 1066        5.757        0.000                       0                   286  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  rgb_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  rgb_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  rgb_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  rgb_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  rgb_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  rgb_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out100_clk_wiz_0
  To Clock:  clk_out100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 hdmi_inst/inst/my_sccb/initial_INDEX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            hdmi_inst/inst/my_sccb/my_sccb_control/sccb_data_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.105ns  (clk_out100_clk_wiz_0 rise@10.105ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 1.366ns (28.095%)  route 3.496ns (71.905%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.731 - 10.105 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.878    -0.734    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X108Y43        FDRE                                         r  hdmi_inst/inst/my_sccb/initial_INDEX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y43        FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  hdmi_inst/inst/my_sccb/initial_INDEX_reg[1]/Q
                         net (fo=22, routed)          1.506     1.291    hdmi_inst/inst/my_sccb/my_sccb_control/Q[1]
    SLICE_X109Y43        LUT6 (Prop_lut6_I1_O)        0.124     1.415 r  hdmi_inst/inst/my_sccb/my_sccb_control/g0_b1/O
                         net (fo=1, routed)           0.433     1.848    hdmi_inst/inst/my_sccb/my_sccb_control/g0_b1_n_0
    SLICE_X109Y43        LUT4 (Prop_lut4_I0_O)        0.150     1.998 r  hdmi_inst/inst/my_sccb/my_sccb_control/sccb_data_reg_i_11/O
                         net (fo=1, routed)           0.436     2.434    hdmi_inst/inst/my_sccb/my_sccb_control/sccb_data_reg_i_11_n_0
    SLICE_X109Y43        LUT5 (Prop_lut5_I0_O)        0.326     2.760 r  hdmi_inst/inst/my_sccb/my_sccb_control/sccb_data_reg_i_7/O
                         net (fo=1, routed)           0.636     3.396    hdmi_inst/inst/my_sccb/my_sccb_control/sccb_data_reg_i_7_n_0
    SLICE_X109Y44        LUT5 (Prop_lut5_I0_O)        0.124     3.520 r  hdmi_inst/inst/my_sccb/my_sccb_control/sccb_data_reg_i_3/O
                         net (fo=1, routed)           0.485     4.004    hdmi_inst/inst/my_sccb/my_sccb_control/sccb_data_reg_i_3_n_0
    SLICE_X113Y44        LUT6 (Prop_lut6_I2_O)        0.124     4.128 r  hdmi_inst/inst/my_sccb/my_sccb_control/sccb_data_reg_i_1/O
                         net (fo=1, routed)           0.000     4.128    hdmi_inst/inst/my_sccb/my_sccb_control/sccb_data_reg_i_1_n_0
    SLICE_X113Y44        FDRE                                         r  hdmi_inst/inst/my_sccb/my_sccb_control/sccb_data_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                     10.105    10.105 r  
    Y9                                                0.000    10.105 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.105    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.525 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.687    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.249 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.941    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.032 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.699     8.731    hdmi_inst/inst/my_sccb/my_sccb_control/i2c_clk
    SLICE_X113Y44        FDRE                                         r  hdmi_inst/inst/my_sccb/my_sccb_control/sccb_data_reg_reg/C
                         clock pessimism              0.577     9.308    
                         clock uncertainty           -0.068     9.239    
    SLICE_X113Y44        FDRE (Setup_fdre_C_D)        0.031     9.270    hdmi_inst/inst/my_sccb/my_sccb_control/sccb_data_reg_reg
  -------------------------------------------------------------------
                         required time                          9.270    
                         arrival time                          -4.128    
  -------------------------------------------------------------------
                         slack                                  5.142    

Slack (MET) :             6.450ns  (required time - arrival time)
  Source:                 hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.105ns  (clk_out100_clk_wiz_0 rise@10.105ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.741ns (22.581%)  route 2.541ns (77.419%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 8.729 - 10.105 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.878    -0.734    hdmi_inst/inst/my_sccb/my_sccb_control/i2c_clk
    SLICE_X107Y44        FDRE                                         r  hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y44        FDRE (Prop_fdre_C_Q)         0.419    -0.315 r  hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count_reg[2]/Q
                         net (fo=22, routed)          1.737     1.422    hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count_reg__0[2]
    SLICE_X106Y44        LUT4 (Prop_lut4_I1_O)        0.322     1.744 r  hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count[3]_i_1/O
                         net (fo=1, routed)           0.804     2.548    hdmi_inst/inst/my_sccb/my_sccb_control/p_0_in[3]
    SLICE_X106Y44        FDRE                                         r  hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                     10.105    10.105 r  
    Y9                                                0.000    10.105 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.105    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.525 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.687    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.249 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.941    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.032 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.697     8.729    hdmi_inst/inst/my_sccb/my_sccb_control/i2c_clk
    SLICE_X106Y44        FDRE                                         r  hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count_reg[3]/C
                         clock pessimism              0.621     9.350    
                         clock uncertainty           -0.068     9.281    
    SLICE_X106Y44        FDRE (Setup_fdre_C_D)       -0.283     8.998    hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.998    
                         arrival time                          -2.548    
  -------------------------------------------------------------------
                         slack                                  6.450    

Slack (MET) :             6.764ns  (required time - arrival time)
  Source:                 hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            hdmi_inst/inst/my_sccb/my_sccb_control/wr_ack_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.105ns  (clk_out100_clk_wiz_0 rise@10.105ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.839ns (25.910%)  route 2.399ns (74.090%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.731 - 10.105 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.878    -0.734    hdmi_inst/inst/my_sccb/my_sccb_control/i2c_clk
    SLICE_X107Y44        FDRE                                         r  hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y44        FDRE (Prop_fdre_C_Q)         0.419    -0.315 r  hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count_reg[2]/Q
                         net (fo=22, routed)          1.440     1.125    hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count_reg__0[2]
    SLICE_X109Y45        LUT6 (Prop_lut6_I3_O)        0.296     1.421 r  hdmi_inst/inst/my_sccb/my_sccb_control/wr_ack_1_i_2/O
                         net (fo=1, routed)           0.959     2.380    hdmi_inst/inst/my_sccb/my_sccb_control/wr_ack_1_i_2_n_0
    SLICE_X110Y45        LUT6 (Prop_lut6_I2_O)        0.124     2.504 r  hdmi_inst/inst/my_sccb/my_sccb_control/wr_ack_1_i_1/O
                         net (fo=1, routed)           0.000     2.504    hdmi_inst/inst/my_sccb/my_sccb_control/wr_ack_1_i_1_n_0
    SLICE_X110Y45        FDRE                                         r  hdmi_inst/inst/my_sccb/my_sccb_control/wr_ack_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                     10.105    10.105 r  
    Y9                                                0.000    10.105 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.105    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.525 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.687    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.249 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.941    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.032 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.699     8.731    hdmi_inst/inst/my_sccb/my_sccb_control/i2c_clk
    SLICE_X110Y45        FDRE                                         r  hdmi_inst/inst/my_sccb/my_sccb_control/wr_ack_1_reg/C
                         clock pessimism              0.577     9.308    
                         clock uncertainty           -0.068     9.239    
    SLICE_X110Y45        FDRE (Setup_fdre_C_D)        0.029     9.268    hdmi_inst/inst/my_sccb/my_sccb_control/wr_ack_1_reg
  -------------------------------------------------------------------
                         required time                          9.268    
                         arrival time                          -2.504    
  -------------------------------------------------------------------
                         slack                                  6.764    

Slack (MET) :             6.868ns  (required time - arrival time)
  Source:                 hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            hdmi_inst/inst/my_sccb/sccb_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.105ns  (clk_out100_clk_wiz_0 rise@10.105ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.704ns (25.899%)  route 2.014ns (74.101%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 8.732 - 10.105 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.880    -0.732    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X110Y47        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y47        FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]/Q
                         net (fo=5, routed)           0.971     0.695    hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]
    SLICE_X110Y46        LUT6 (Prop_lut6_I1_O)        0.124     0.819 r  hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_3/O
                         net (fo=2, routed)           0.495     1.314    hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_3_n_0
    SLICE_X111Y46        LUT2 (Prop_lut2_I0_O)        0.124     1.438 r  hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_1/O
                         net (fo=10, routed)          0.548     1.987    hdmi_inst/inst/my_sccb/clear
    SLICE_X111Y47        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                     10.105    10.105 r  
    Y9                                                0.000    10.105 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.105    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.525 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.687    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.249 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.941    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.032 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.700     8.732    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X111Y47        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[2]/C
                         clock pessimism              0.620     9.352    
                         clock uncertainty           -0.068     9.283    
    SLICE_X111Y47        FDRE (Setup_fdre_C_R)       -0.429     8.854    hdmi_inst/inst/my_sccb/sccb_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.854    
                         arrival time                          -1.987    
  -------------------------------------------------------------------
                         slack                                  6.868    

Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            hdmi_inst/inst/my_sccb/sccb_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.105ns  (clk_out100_clk_wiz_0 rise@10.105ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 0.704ns (25.857%)  route 2.019ns (74.143%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 8.732 - 10.105 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.880    -0.732    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X110Y47        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y47        FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]/Q
                         net (fo=5, routed)           0.971     0.695    hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]
    SLICE_X110Y46        LUT6 (Prop_lut6_I1_O)        0.124     0.819 r  hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_3/O
                         net (fo=2, routed)           0.495     1.314    hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_3_n_0
    SLICE_X111Y46        LUT2 (Prop_lut2_I0_O)        0.124     1.438 r  hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_1/O
                         net (fo=10, routed)          0.553     1.991    hdmi_inst/inst/my_sccb/clear
    SLICE_X110Y47        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                     10.105    10.105 r  
    Y9                                                0.000    10.105 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.105    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.525 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.687    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.249 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.941    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.032 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.700     8.732    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X110Y47        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[0]/C
                         clock pessimism              0.642     9.374    
                         clock uncertainty           -0.068     9.305    
    SLICE_X110Y47        FDRE (Setup_fdre_C_R)       -0.429     8.876    hdmi_inst/inst/my_sccb/sccb_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -1.991    
  -------------------------------------------------------------------
                         slack                                  6.885    

Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            hdmi_inst/inst/my_sccb/sccb_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.105ns  (clk_out100_clk_wiz_0 rise@10.105ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 0.704ns (25.857%)  route 2.019ns (74.143%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 8.732 - 10.105 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.880    -0.732    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X110Y47        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y47        FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]/Q
                         net (fo=5, routed)           0.971     0.695    hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]
    SLICE_X110Y46        LUT6 (Prop_lut6_I1_O)        0.124     0.819 r  hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_3/O
                         net (fo=2, routed)           0.495     1.314    hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_3_n_0
    SLICE_X111Y46        LUT2 (Prop_lut2_I0_O)        0.124     1.438 r  hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_1/O
                         net (fo=10, routed)          0.553     1.991    hdmi_inst/inst/my_sccb/clear
    SLICE_X110Y47        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                     10.105    10.105 r  
    Y9                                                0.000    10.105 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.105    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.525 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.687    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.249 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.941    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.032 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.700     8.732    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X110Y47        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[1]/C
                         clock pessimism              0.642     9.374    
                         clock uncertainty           -0.068     9.305    
    SLICE_X110Y47        FDRE (Setup_fdre_C_R)       -0.429     8.876    hdmi_inst/inst/my_sccb/sccb_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -1.991    
  -------------------------------------------------------------------
                         slack                                  6.885    

Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            hdmi_inst/inst/my_sccb/sccb_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.105ns  (clk_out100_clk_wiz_0 rise@10.105ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 0.704ns (25.857%)  route 2.019ns (74.143%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 8.732 - 10.105 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.880    -0.732    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X110Y47        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y47        FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]/Q
                         net (fo=5, routed)           0.971     0.695    hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]
    SLICE_X110Y46        LUT6 (Prop_lut6_I1_O)        0.124     0.819 r  hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_3/O
                         net (fo=2, routed)           0.495     1.314    hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_3_n_0
    SLICE_X111Y46        LUT2 (Prop_lut2_I0_O)        0.124     1.438 r  hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_1/O
                         net (fo=10, routed)          0.553     1.991    hdmi_inst/inst/my_sccb/clear
    SLICE_X110Y47        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                     10.105    10.105 r  
    Y9                                                0.000    10.105 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.105    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.525 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.687    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.249 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.941    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.032 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.700     8.732    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X110Y47        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[3]/C
                         clock pessimism              0.642     9.374    
                         clock uncertainty           -0.068     9.305    
    SLICE_X110Y47        FDRE (Setup_fdre_C_R)       -0.429     8.876    hdmi_inst/inst/my_sccb/sccb_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -1.991    
  -------------------------------------------------------------------
                         slack                                  6.885    

Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            hdmi_inst/inst/my_sccb/sccb_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.105ns  (clk_out100_clk_wiz_0 rise@10.105ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 0.704ns (25.857%)  route 2.019ns (74.143%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 8.732 - 10.105 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.880    -0.732    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X110Y47        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y47        FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]/Q
                         net (fo=5, routed)           0.971     0.695    hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]
    SLICE_X110Y46        LUT6 (Prop_lut6_I1_O)        0.124     0.819 r  hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_3/O
                         net (fo=2, routed)           0.495     1.314    hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_3_n_0
    SLICE_X111Y46        LUT2 (Prop_lut2_I0_O)        0.124     1.438 r  hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_1/O
                         net (fo=10, routed)          0.553     1.991    hdmi_inst/inst/my_sccb/clear
    SLICE_X110Y47        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                     10.105    10.105 r  
    Y9                                                0.000    10.105 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.105    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.525 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.687    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.249 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.941    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.032 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.700     8.732    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X110Y47        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[4]/C
                         clock pessimism              0.642     9.374    
                         clock uncertainty           -0.068     9.305    
    SLICE_X110Y47        FDRE (Setup_fdre_C_R)       -0.429     8.876    hdmi_inst/inst/my_sccb/sccb_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -1.991    
  -------------------------------------------------------------------
                         slack                                  6.885    

Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.105ns  (clk_out100_clk_wiz_0 rise@10.105ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 0.704ns (25.857%)  route 2.019ns (74.143%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 8.732 - 10.105 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.880    -0.732    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X110Y47        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y47        FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]/Q
                         net (fo=5, routed)           0.971     0.695    hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]
    SLICE_X110Y46        LUT6 (Prop_lut6_I1_O)        0.124     0.819 r  hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_3/O
                         net (fo=2, routed)           0.495     1.314    hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_3_n_0
    SLICE_X111Y46        LUT2 (Prop_lut2_I0_O)        0.124     1.438 r  hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_1/O
                         net (fo=10, routed)          0.553     1.991    hdmi_inst/inst/my_sccb/clear
    SLICE_X110Y47        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                     10.105    10.105 r  
    Y9                                                0.000    10.105 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.105    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.525 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.687    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.249 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.941    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.032 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.700     8.732    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X110Y47        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]/C
                         clock pessimism              0.642     9.374    
                         clock uncertainty           -0.068     9.305    
    SLICE_X110Y47        FDRE (Setup_fdre_C_R)       -0.429     8.876    hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -1.991    
  -------------------------------------------------------------------
                         slack                                  6.885    

Slack (MET) :             7.009ns  (required time - arrival time)
  Source:                 hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            hdmi_inst/inst/my_sccb/sccb_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.105ns  (clk_out100_clk_wiz_0 rise@10.105ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.704ns (27.357%)  route 1.869ns (72.643%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.731 - 10.105 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.880    -0.732    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X110Y47        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y47        FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]/Q
                         net (fo=5, routed)           0.971     0.695    hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]
    SLICE_X110Y46        LUT6 (Prop_lut6_I1_O)        0.124     0.819 r  hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_3/O
                         net (fo=2, routed)           0.495     1.314    hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_3_n_0
    SLICE_X111Y46        LUT2 (Prop_lut2_I0_O)        0.124     1.438 r  hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_1/O
                         net (fo=10, routed)          0.403     1.842    hdmi_inst/inst/my_sccb/clear
    SLICE_X110Y46        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                     10.105    10.105 r  
    Y9                                                0.000    10.105 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.105    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.525 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.687    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.249 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.941    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.032 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.699     8.731    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X110Y46        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[6]/C
                         clock pessimism              0.617     9.348    
                         clock uncertainty           -0.068     9.279    
    SLICE_X110Y46        FDRE (Setup_fdre_C_R)       -0.429     8.850    hdmi_inst/inst/my_sccb/sccb_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.850    
                         arrival time                          -1.842    
  -------------------------------------------------------------------
                         slack                                  7.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/my_sccb/sccb_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            hdmi_inst/inst/my_sccb/sclk_100k_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_clk_wiz_0 rise@0.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.948%)  route 0.076ns (29.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.640    -0.539    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X110Y46        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y46        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[9]/Q
                         net (fo=3, routed)           0.076    -0.321    hdmi_inst/inst/my_sccb/sccb_cnt_reg[9]
    SLICE_X111Y46        LUT3 (Prop_lut3_I1_O)        0.045    -0.276 r  hdmi_inst/inst/my_sccb/sclk_100k_i_1/O
                         net (fo=1, routed)           0.000    -0.276    hdmi_inst/inst/my_sccb/sclk_100k_i_1_n_0
    SLICE_X111Y46        FDRE                                         r  hdmi_inst/inst/my_sccb/sclk_100k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.911    -0.774    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X111Y46        FDRE                                         r  hdmi_inst/inst/my_sccb/sclk_100k_reg/C
                         clock pessimism              0.248    -0.526    
    SLICE_X111Y46        FDRE (Hold_fdre_C_D)         0.091    -0.435    hdmi_inst/inst/my_sccb/sclk_100k_reg
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/my_sccb/sclk_100k_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            hdmi_inst/inst/my_sccb/i2c_en_r0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_clk_wiz_0 rise@0.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.271%)  route 0.139ns (49.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.640    -0.539    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X111Y46        FDRE                                         r  hdmi_inst/inst/my_sccb/sclk_100k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  hdmi_inst/inst/my_sccb/sclk_100k_reg/Q
                         net (fo=3, routed)           0.139    -0.258    hdmi_inst/inst/my_sccb/sclk_100k
    SLICE_X111Y44        FDRE                                         r  hdmi_inst/inst/my_sccb/i2c_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.911    -0.774    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X111Y44        FDRE                                         r  hdmi_inst/inst/my_sccb/i2c_en_r0_reg/C
                         clock pessimism              0.251    -0.523    
    SLICE_X111Y44        FDRE (Hold_fdre_C_D)         0.075    -0.448    hdmi_inst/inst/my_sccb/i2c_en_r0_reg
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_clk_wiz_0 rise@0.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.267%)  route 0.133ns (41.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.639    -0.540    hdmi_inst/inst/my_sccb/my_sccb_control/i2c_clk
    SLICE_X106Y44        FDRE                                         r  hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y44        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count_reg[0]/Q
                         net (fo=26, routed)          0.133    -0.265    hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count_reg__0[0]
    SLICE_X107Y44        LUT6 (Prop_lut6_I3_O)        0.045    -0.220 r  hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.220    hdmi_inst/inst/my_sccb/my_sccb_control/p_0_in[5]
    SLICE_X107Y44        FDRE                                         r  hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.910    -0.775    hdmi_inst/inst/my_sccb/my_sccb_control/i2c_clk
    SLICE_X107Y44        FDRE                                         r  hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count_reg[5]/C
                         clock pessimism              0.248    -0.527    
    SLICE_X107Y44        FDRE (Hold_fdre_C_D)         0.092    -0.435    hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/my_sccb/sccb_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            hdmi_inst/inst/my_sccb/sccb_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_clk_wiz_0 rise@0.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.519%)  route 0.175ns (48.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.641    -0.538    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X111Y47        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y47        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[2]/Q
                         net (fo=7, routed)           0.175    -0.222    hdmi_inst/inst/my_sccb/sccb_cnt_reg_n_0_[2]
    SLICE_X110Y46        LUT6 (Prop_lut6_I2_O)        0.045    -0.177 r  hdmi_inst/inst/my_sccb/sccb_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    hdmi_inst/inst/my_sccb/p_0_in__1[6]
    SLICE_X110Y46        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.911    -0.774    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X110Y46        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[6]/C
                         clock pessimism              0.251    -0.523    
    SLICE_X110Y46        FDRE (Hold_fdre_C_D)         0.091    -0.432    hdmi_inst/inst/my_sccb/sccb_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/my_sccb/initial_INDEX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            hdmi_inst/inst/my_sccb/initial_INDEX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_clk_wiz_0 rise@0.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.639%)  route 0.174ns (45.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.639    -0.540    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X108Y43        FDRE                                         r  hdmi_inst/inst/my_sccb/initial_INDEX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y43        FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  hdmi_inst/inst/my_sccb/initial_INDEX_reg[5]/Q
                         net (fo=18, routed)          0.174    -0.202    hdmi_inst/inst/my_sccb/initial_INDEX_reg[5]
    SLICE_X108Y43        LUT6 (Prop_lut6_I0_O)        0.045    -0.157 r  hdmi_inst/inst/my_sccb/initial_INDEX[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    hdmi_inst/inst/my_sccb/p_0_in__0[5]
    SLICE_X108Y43        FDRE                                         r  hdmi_inst/inst/my_sccb/initial_INDEX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.910    -0.775    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X108Y43        FDRE                                         r  hdmi_inst/inst/my_sccb/initial_INDEX_reg[5]/C
                         clock pessimism              0.235    -0.540    
    SLICE_X108Y43        FDRE (Hold_fdre_C_D)         0.121    -0.419    hdmi_inst/inst/my_sccb/initial_INDEX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/my_sccb/sccb_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            hdmi_inst/inst/my_sccb/sccb_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_clk_wiz_0 rise@0.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.640    -0.539    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X110Y46        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y46        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[6]/Q
                         net (fo=5, routed)           0.185    -0.213    hdmi_inst/inst/my_sccb/sccb_cnt_reg[6]
    SLICE_X110Y46        LUT5 (Prop_lut5_I2_O)        0.043    -0.170 r  hdmi_inst/inst/my_sccb/sccb_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    hdmi_inst/inst/my_sccb/p_0_in__1[8]
    SLICE_X110Y46        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.911    -0.774    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X110Y46        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[8]/C
                         clock pessimism              0.235    -0.539    
    SLICE_X110Y46        FDRE (Hold_fdre_C_D)         0.107    -0.432    hdmi_inst/inst/my_sccb/sccb_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/my_sccb/i2c_en_r0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            hdmi_inst/inst/my_sccb/sccb_EN_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_clk_wiz_0 rise@0.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.227ns (63.759%)  route 0.129ns (36.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.640    -0.539    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X111Y44        FDRE                                         r  hdmi_inst/inst/my_sccb/i2c_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y44        FDRE (Prop_fdre_C_Q)         0.128    -0.411 r  hdmi_inst/inst/my_sccb/i2c_en_r0_reg/Q
                         net (fo=13, routed)          0.129    -0.282    hdmi_inst/inst/my_sccb/my_sccb_control/i2c_en_r0
    SLICE_X111Y44        LUT6 (Prop_lut6_I2_O)        0.099    -0.183 r  hdmi_inst/inst/my_sccb/my_sccb_control/sccb_EN_i_1/O
                         net (fo=1, routed)           0.000    -0.183    hdmi_inst/inst/my_sccb/my_sccb_control_n_2
    SLICE_X111Y44        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_EN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.911    -0.774    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X111Y44        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_EN_reg/C
                         clock pessimism              0.235    -0.539    
    SLICE_X111Y44        FDRE (Hold_fdre_C_D)         0.091    -0.448    hdmi_inst/inst/my_sccb/sccb_EN_reg
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/my_sccb/sccb_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            hdmi_inst/inst/my_sccb/sccb_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_clk_wiz_0 rise@0.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.192ns (50.867%)  route 0.185ns (49.133%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.641    -0.538    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X110Y47        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y47        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[3]/Q
                         net (fo=7, routed)           0.185    -0.211    hdmi_inst/inst/my_sccb/sccb_cnt_reg[3]
    SLICE_X110Y47        LUT5 (Prop_lut5_I4_O)        0.051    -0.160 r  hdmi_inst/inst/my_sccb/sccb_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    hdmi_inst/inst/my_sccb/p_0_in__1[4]
    SLICE_X110Y47        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.912    -0.773    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X110Y47        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[4]/C
                         clock pessimism              0.235    -0.538    
    SLICE_X110Y47        FDRE (Hold_fdre_C_D)         0.107    -0.431    hdmi_inst/inst/my_sccb/sccb_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/my_sccb/i2c_en_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            hdmi_inst/inst/my_sccb/my_sccb_control/sccb_sclk_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_clk_wiz_0 rise@0.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.679%)  route 0.196ns (51.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.640    -0.539    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X113Y44        FDRE                                         r  hdmi_inst/inst/my_sccb/i2c_en_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y44        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  hdmi_inst/inst/my_sccb/i2c_en_r1_reg/Q
                         net (fo=12, routed)          0.196    -0.202    hdmi_inst/inst/my_sccb/my_sccb_control/i2c_en_r1
    SLICE_X111Y44        LUT6 (Prop_lut6_I4_O)        0.045    -0.157 r  hdmi_inst/inst/my_sccb/my_sccb_control/sccb_sclk_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.157    hdmi_inst/inst/my_sccb/my_sccb_control/sccb_sclk_reg_i_1_n_0
    SLICE_X111Y44        FDRE                                         r  hdmi_inst/inst/my_sccb/my_sccb_control/sccb_sclk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.911    -0.774    hdmi_inst/inst/my_sccb/my_sccb_control/i2c_clk
    SLICE_X111Y44        FDRE                                         r  hdmi_inst/inst/my_sccb/my_sccb_control/sccb_sclk_reg_reg/C
                         clock pessimism              0.251    -0.523    
    SLICE_X111Y44        FDRE (Hold_fdre_C_D)         0.092    -0.431    hdmi_inst/inst/my_sccb/my_sccb_control/sccb_sclk_reg_reg
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/my_sccb/sccb_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Destination:            hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.053ns period=10.105ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_clk_wiz_0 rise@0.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.576%)  route 0.182ns (49.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.641    -0.538    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X110Y47        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y47        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[3]/Q
                         net (fo=7, routed)           0.182    -0.215    hdmi_inst/inst/my_sccb/sccb_cnt_reg[3]
    SLICE_X110Y47        LUT6 (Prop_lut6_I1_O)        0.045    -0.170 r  hdmi_inst/inst/my_sccb/sccb_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    hdmi_inst/inst/my_sccb/p_0_in__1[5]
    SLICE_X110Y47        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    rgb_clk/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  rgb_clk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.912    -0.773    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X110Y47        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]/C
                         clock pessimism              0.235    -0.538    
    SLICE_X110Y47        FDRE (Hold_fdre_C_D)         0.092    -0.446    hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out100_clk_wiz_0
Waveform(ns):       { 0.000 5.053 }
Period(ns):         10.105
Sources:            { rgb_clk/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.105      7.950      BUFGCTRL_X0Y2    rgb_clk/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.105      8.856      MMCME2_ADV_X0Y0  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         10.105      9.105      SLICE_X111Y44    hdmi_inst/inst/my_sccb/i2c_en_r0_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.105      9.105      SLICE_X113Y44    hdmi_inst/inst/my_sccb/i2c_en_r1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.105      9.105      SLICE_X108Y43    hdmi_inst/inst/my_sccb/initial_INDEX_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.105      9.105      SLICE_X108Y43    hdmi_inst/inst/my_sccb/initial_INDEX_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.105      9.105      SLICE_X108Y43    hdmi_inst/inst/my_sccb/initial_INDEX_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.105      9.105      SLICE_X108Y44    hdmi_inst/inst/my_sccb/initial_INDEX_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.105      9.105      SLICE_X108Y44    hdmi_inst/inst/my_sccb/initial_INDEX_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.105      9.105      SLICE_X108Y43    hdmi_inst/inst/my_sccb/initial_INDEX_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.105      203.255    MMCME2_ADV_X0Y0  rgb_clk/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X108Y43    hdmi_inst/inst/my_sccb/initial_INDEX_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X108Y43    hdmi_inst/inst/my_sccb/initial_INDEX_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X108Y43    hdmi_inst/inst/my_sccb/initial_INDEX_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X108Y44    hdmi_inst/inst/my_sccb/initial_INDEX_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X108Y44    hdmi_inst/inst/my_sccb/initial_INDEX_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X108Y43    hdmi_inst/inst/my_sccb/initial_INDEX_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X108Y43    hdmi_inst/inst/my_sccb/initial_INDEX_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X106Y44    hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X107Y44    hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X107Y44    hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X111Y44    hdmi_inst/inst/my_sccb/i2c_en_r0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X113Y44    hdmi_inst/inst/my_sccb/i2c_en_r1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X113Y44    hdmi_inst/inst/my_sccb/my_sccb_control/sccb_data_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X111Y44    hdmi_inst/inst/my_sccb/my_sccb_control/sccb_sclk_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X111Y45    hdmi_inst/inst/my_sccb/my_sccb_control/trans_finished_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X110Y45    hdmi_inst/inst/my_sccb/my_sccb_control/wr_ack_1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X110Y45    hdmi_inst/inst/my_sccb/my_sccb_control/wr_ack_2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X110Y45    hdmi_inst/inst/my_sccb/my_sccb_control/wr_ack_3_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X111Y44    hdmi_inst/inst/my_sccb/sccb_EN_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.053       4.553      SLICE_X110Y47    hdmi_inst/inst/my_sccb/sccb_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out74_90_clk_wiz_0
  To Clock:  clk_out74_90_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out74_90_clk_wiz_0
Waveform(ns):       { 3.368 10.105 }
Period(ns):         13.474
Sources:            { rgb_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         13.474      11.318     BUFGCTRL_X0Y1    rgb_clk/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.474      12.225     MMCME2_ADV_X0Y0  rgb_clk/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.474      199.886    MMCME2_ADV_X0Y0  rgb_clk/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out74_clk_wiz_0
  To Clock:  clk_out74_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.757ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 create_color_inst/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out74_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out74_clk_wiz_0 rise@13.474ns - clk_out74_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.342ns  (logic 1.534ns (18.389%)  route 6.808ns (81.611%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 12.020 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out74_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         1.731    -0.881    create_color_inst/CLK
    SLICE_X84Y13         FDCE                                         r  create_color_inst/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.425 r  create_color_inst/v_cnt_reg[0]/Q
                         net (fo=8, routed)           0.702     0.278    create_color_inst/v_cnt_reg_n_0_[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.148     0.426 f  create_color_inst/bgr_rom_i_7/O
                         net (fo=2, routed)           0.936     1.362    create_color_inst/bgr_rom_i_7_n_0
    SLICE_X82Y14         LUT6 (Prop_lut6_I0_O)        0.328     1.690 f  create_color_inst/bgr_rom_i_4/O
                         net (fo=1, routed)           0.304     1.994    create_color_inst/bgr_rom_i_4_n_0
    SLICE_X83Y13         LUT6 (Prop_lut6_I3_O)        0.124     2.118 r  create_color_inst/bgr_rom_i_1/O
                         net (fo=52, routed)          1.389     3.507    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/ena
    SLICE_X68Y14         LUT5 (Prop_lut5_I1_O)        0.152     3.659 r  create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=3, routed)           0.829     4.487    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra_13_sn_1
    SLICE_X68Y7          LUT4 (Prop_lut4_I3_O)        0.326     4.813 r  create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_44/O
                         net (fo=1, routed)           2.648     7.461    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_26
    RAMB36_X0Y0          RAMB36E1                                     r  create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out74_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    Y9                                                0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    14.893 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.055    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     8.618 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    10.309    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.400 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         1.620    12.020    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476    12.496    
                         clock uncertainty           -0.071    12.425    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    11.982    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.982    
                         arrival time                          -7.461    
  -------------------------------------------------------------------
                         slack                                  4.521    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 create_color_inst/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out74_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out74_clk_wiz_0 rise@13.474ns - clk_out74_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.840ns  (logic 1.180ns (15.051%)  route 6.660ns (84.949%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 12.015 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out74_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         1.731    -0.881    create_color_inst/CLK
    SLICE_X84Y13         FDCE                                         r  create_color_inst/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.425 r  create_color_inst/v_cnt_reg[0]/Q
                         net (fo=8, routed)           0.702     0.278    create_color_inst/v_cnt_reg_n_0_[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.148     0.426 f  create_color_inst/bgr_rom_i_7/O
                         net (fo=2, routed)           0.936     1.362    create_color_inst/bgr_rom_i_7_n_0
    SLICE_X82Y14         LUT6 (Prop_lut6_I0_O)        0.328     1.690 f  create_color_inst/bgr_rom_i_4/O
                         net (fo=1, routed)           0.304     1.994    create_color_inst/bgr_rom_i_4_n_0
    SLICE_X83Y13         LUT6 (Prop_lut6_I3_O)        0.124     2.118 r  create_color_inst/bgr_rom_i_1/O
                         net (fo=52, routed)          3.684     5.803    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/pwropt_3
    SLICE_X32Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.927 r  create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_gate_26_LOPT_REMAP/O
                         net (fo=1, routed)           1.033     6.960    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_sig_15
    RAMB18_X1Y14         RAMB18E1                                     r  create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out74_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    Y9                                                0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    14.893 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.055    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     8.618 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    10.309    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.400 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         1.615    12.015    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.476    12.491    
                         clock uncertainty           -0.071    12.420    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    11.977    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.977    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.111ns  (required time - arrival time)
  Source:                 create_color_inst/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out74_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out74_clk_wiz_0 rise@13.474ns - clk_out74_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.744ns  (logic 1.534ns (19.808%)  route 6.210ns (80.192%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 12.013 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out74_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         1.731    -0.881    create_color_inst/CLK
    SLICE_X84Y13         FDCE                                         r  create_color_inst/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.425 r  create_color_inst/v_cnt_reg[0]/Q
                         net (fo=8, routed)           0.702     0.278    create_color_inst/v_cnt_reg_n_0_[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.148     0.426 f  create_color_inst/bgr_rom_i_7/O
                         net (fo=2, routed)           0.936     1.362    create_color_inst/bgr_rom_i_7_n_0
    SLICE_X82Y14         LUT6 (Prop_lut6_I0_O)        0.328     1.690 f  create_color_inst/bgr_rom_i_4/O
                         net (fo=1, routed)           0.304     1.994    create_color_inst/bgr_rom_i_4_n_0
    SLICE_X83Y13         LUT6 (Prop_lut6_I3_O)        0.124     2.118 r  create_color_inst/bgr_rom_i_1/O
                         net (fo=52, routed)          1.540     3.658    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/ena
    SLICE_X68Y16         LUT5 (Prop_lut5_I2_O)        0.152     3.810 r  create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__9/O
                         net (fo=3, routed)           0.590     4.401    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/addra_13_sn_1
    SLICE_X68Y14         LUT4 (Prop_lut4_I3_O)        0.326     4.727 r  create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_79/O
                         net (fo=1, routed)           2.137     6.864    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_47
    RAMB36_X1Y2          RAMB36E1                                     r  create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out74_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    Y9                                                0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    14.893 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.055    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     8.618 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    10.309    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.400 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         1.613    12.013    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476    12.489    
                         clock uncertainty           -0.071    12.418    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    11.975    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.975    
                         arrival time                          -6.864    
  -------------------------------------------------------------------
                         slack                                  5.111    

Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 create_color_inst/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out74_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out74_clk_wiz_0 rise@13.474ns - clk_out74_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.666ns  (logic 1.180ns (15.393%)  route 6.486ns (84.607%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 12.011 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out74_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         1.731    -0.881    create_color_inst/CLK
    SLICE_X84Y13         FDCE                                         r  create_color_inst/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.425 r  create_color_inst/v_cnt_reg[0]/Q
                         net (fo=8, routed)           0.702     0.278    create_color_inst/v_cnt_reg_n_0_[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.148     0.426 f  create_color_inst/bgr_rom_i_7/O
                         net (fo=2, routed)           0.936     1.362    create_color_inst/bgr_rom_i_7_n_0
    SLICE_X82Y14         LUT6 (Prop_lut6_I0_O)        0.328     1.690 f  create_color_inst/bgr_rom_i_4/O
                         net (fo=1, routed)           0.304     1.994    create_color_inst/bgr_rom_i_4_n_0
    SLICE_X83Y13         LUT6 (Prop_lut6_I3_O)        0.124     2.118 r  create_color_inst/bgr_rom_i_1/O
                         net (fo=52, routed)          3.696     5.814    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/pwropt_3
    SLICE_X32Y30         LUT5 (Prop_lut5_I0_O)        0.124     5.938 r  create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.847     6.785    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_6
    RAMB36_X1Y6          RAMB36E1                                     r  create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out74_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    Y9                                                0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    14.893 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.055    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     8.618 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    10.309    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.400 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         1.611    12.011    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476    12.487    
                         clock uncertainty           -0.071    12.416    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    11.973    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.973    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  5.188    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 create_color_inst/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out74_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out74_clk_wiz_0 rise@13.474ns - clk_out74_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.347ns  (logic 1.206ns (16.416%)  route 6.141ns (83.584%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 11.928 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out74_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         1.731    -0.881    create_color_inst/CLK
    SLICE_X84Y13         FDCE                                         r  create_color_inst/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.425 r  create_color_inst/v_cnt_reg[0]/Q
                         net (fo=8, routed)           0.702     0.278    create_color_inst/v_cnt_reg_n_0_[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.148     0.426 f  create_color_inst/bgr_rom_i_7/O
                         net (fo=2, routed)           0.936     1.362    create_color_inst/bgr_rom_i_7_n_0
    SLICE_X82Y14         LUT6 (Prop_lut6_I0_O)        0.328     1.690 f  create_color_inst/bgr_rom_i_4/O
                         net (fo=1, routed)           0.304     1.994    create_color_inst/bgr_rom_i_4_n_0
    SLICE_X83Y13         LUT6 (Prop_lut6_I3_O)        0.124     2.118 r  create_color_inst/bgr_rom_i_1/O
                         net (fo=52, routed)          3.696     5.814    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/pwropt_3
    SLICE_X32Y30         LUT5 (Prop_lut5_I0_O)        0.150     5.964 r  create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_13_LOPT_REMAP/O
                         net (fo=1, routed)           0.502     6.466    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_8
    RAMB36_X2Y6          RAMB36E1                                     r  create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out74_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    Y9                                                0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    14.893 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.055    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     8.618 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    10.309    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.400 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         1.528    11.928    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476    12.404    
                         clock uncertainty           -0.071    12.333    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    11.686    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.686    
                         arrival time                          -6.466    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 create_color_inst/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out74_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out74_clk_wiz_0 rise@13.474ns - clk_out74_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.610ns  (logic 1.304ns (17.136%)  route 6.306ns (82.864%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 12.018 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out74_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         1.731    -0.881    create_color_inst/CLK
    SLICE_X84Y13         FDCE                                         r  create_color_inst/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.425 r  create_color_inst/v_cnt_reg[0]/Q
                         net (fo=8, routed)           0.702     0.278    create_color_inst/v_cnt_reg_n_0_[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.148     0.426 f  create_color_inst/bgr_rom_i_7/O
                         net (fo=2, routed)           0.936     1.362    create_color_inst/bgr_rom_i_7_n_0
    SLICE_X82Y14         LUT6 (Prop_lut6_I0_O)        0.328     1.690 f  create_color_inst/bgr_rom_i_4/O
                         net (fo=1, routed)           0.304     1.994    create_color_inst/bgr_rom_i_4_n_0
    SLICE_X83Y13         LUT6 (Prop_lut6_I3_O)        0.124     2.118 r  create_color_inst/bgr_rom_i_1/O
                         net (fo=52, routed)          1.389     3.507    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/ena
    SLICE_X68Y14         LUT5 (Prop_lut5_I0_O)        0.124     3.631 r  create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=3, routed)           0.900     4.531    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/ena_0
    SLICE_X66Y7          LUT4 (Prop_lut4_I3_O)        0.124     4.655 r  create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_39/O
                         net (fo=1, routed)           2.074     6.729    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_23
    RAMB36_X1Y0          RAMB36E1                                     r  create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out74_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    Y9                                                0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    14.893 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.055    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     8.618 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    10.309    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.400 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         1.618    12.018    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476    12.494    
                         clock uncertainty           -0.071    12.423    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    11.980    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.980    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 create_color_inst/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out74_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out74_clk_wiz_0 rise@13.474ns - clk_out74_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.564ns  (logic 1.180ns (15.600%)  route 6.384ns (84.400%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 12.006 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out74_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         1.731    -0.881    create_color_inst/CLK
    SLICE_X84Y13         FDCE                                         r  create_color_inst/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.425 r  create_color_inst/v_cnt_reg[0]/Q
                         net (fo=8, routed)           0.702     0.278    create_color_inst/v_cnt_reg_n_0_[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.148     0.426 f  create_color_inst/bgr_rom_i_7/O
                         net (fo=2, routed)           0.936     1.362    create_color_inst/bgr_rom_i_7_n_0
    SLICE_X82Y14         LUT6 (Prop_lut6_I0_O)        0.328     1.690 f  create_color_inst/bgr_rom_i_4/O
                         net (fo=1, routed)           0.304     1.994    create_color_inst/bgr_rom_i_4_n_0
    SLICE_X83Y13         LUT6 (Prop_lut6_I3_O)        0.124     2.118 r  create_color_inst/bgr_rom_i_1/O
                         net (fo=52, routed)          3.607     5.725    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/pwropt_3
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.849 r  create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_11_LOPT_REMAP/O
                         net (fo=1, routed)           0.835     6.683    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_7
    RAMB36_X1Y5          RAMB36E1                                     r  create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out74_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    Y9                                                0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    14.893 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.055    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     8.618 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    10.309    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.400 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         1.606    12.006    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476    12.482    
                         clock uncertainty           -0.071    12.411    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    11.968    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.968    
                         arrival time                          -6.683    
  -------------------------------------------------------------------
                         slack                                  5.284    

Slack (MET) :             5.307ns  (required time - arrival time)
  Source:                 create_color_inst/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out74_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out74_clk_wiz_0 rise@13.474ns - clk_out74_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.551ns  (logic 1.304ns (17.270%)  route 6.247ns (82.730%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 12.015 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out74_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         1.731    -0.881    create_color_inst/CLK
    SLICE_X84Y13         FDCE                                         r  create_color_inst/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.425 r  create_color_inst/v_cnt_reg[0]/Q
                         net (fo=8, routed)           0.702     0.278    create_color_inst/v_cnt_reg_n_0_[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.148     0.426 f  create_color_inst/bgr_rom_i_7/O
                         net (fo=2, routed)           0.936     1.362    create_color_inst/bgr_rom_i_7_n_0
    SLICE_X82Y14         LUT6 (Prop_lut6_I0_O)        0.328     1.690 f  create_color_inst/bgr_rom_i_4/O
                         net (fo=1, routed)           0.304     1.994    create_color_inst/bgr_rom_i_4_n_0
    SLICE_X83Y13         LUT6 (Prop_lut6_I3_O)        0.124     2.118 r  create_color_inst/bgr_rom_i_1/O
                         net (fo=52, routed)          2.114     4.232    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/ena
    SLICE_X44Y14         LUT5 (Prop_lut5_I1_O)        0.124     4.356 r  create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__10/O
                         net (fo=3, routed)           0.568     4.924    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/ram_ena
    SLICE_X44Y12         LUT4 (Prop_lut4_I3_O)        0.124     5.048 r  create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_84/O
                         net (fo=1, routed)           1.622     6.670    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_50
    RAMB36_X0Y2          RAMB36E1                                     r  create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out74_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    Y9                                                0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    14.893 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.055    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     8.618 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    10.309    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.400 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         1.615    12.015    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476    12.491    
                         clock uncertainty           -0.071    12.420    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    11.977    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.977    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                  5.307    

Slack (MET) :             5.320ns  (required time - arrival time)
  Source:                 create_color_inst/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out74_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out74_clk_wiz_0 rise@13.474ns - clk_out74_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.455ns  (logic 1.180ns (15.829%)  route 6.275ns (84.171%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 11.932 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out74_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         1.731    -0.881    create_color_inst/CLK
    SLICE_X84Y13         FDCE                                         r  create_color_inst/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.425 r  create_color_inst/v_cnt_reg[0]/Q
                         net (fo=8, routed)           0.702     0.278    create_color_inst/v_cnt_reg_n_0_[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.148     0.426 f  create_color_inst/bgr_rom_i_7/O
                         net (fo=2, routed)           0.936     1.362    create_color_inst/bgr_rom_i_7_n_0
    SLICE_X82Y14         LUT6 (Prop_lut6_I0_O)        0.328     1.690 f  create_color_inst/bgr_rom_i_4/O
                         net (fo=1, routed)           0.304     1.994    create_color_inst/bgr_rom_i_4_n_0
    SLICE_X83Y13         LUT6 (Prop_lut6_I3_O)        0.124     2.118 r  create_color_inst/bgr_rom_i_1/O
                         net (fo=52, routed)          3.615     5.733    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/pwropt_3
    SLICE_X32Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.857 r  create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_gate_24_LOPT_REMAP/O
                         net (fo=1, routed)           0.717     6.574    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_sig_14
    RAMB18_X2Y15         RAMB18E1                                     r  create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out74_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    Y9                                                0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    14.893 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.055    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     8.618 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    10.309    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.400 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         1.532    11.932    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB18_X2Y15         RAMB18E1                                     r  create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.476    12.408    
                         clock uncertainty           -0.071    12.337    
    RAMB18_X2Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    11.894    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.894    
                         arrival time                          -6.574    
  -------------------------------------------------------------------
                         slack                                  5.320    

Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 create_color_inst/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out74_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out74_clk_wiz_0 rise@13.474ns - clk_out74_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.367ns  (logic 1.180ns (16.017%)  route 6.187ns (83.983%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 11.932 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out74_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         1.731    -0.881    create_color_inst/CLK
    SLICE_X84Y13         FDCE                                         r  create_color_inst/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.425 r  create_color_inst/v_cnt_reg[0]/Q
                         net (fo=8, routed)           0.702     0.278    create_color_inst/v_cnt_reg_n_0_[0]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.148     0.426 f  create_color_inst/bgr_rom_i_7/O
                         net (fo=2, routed)           0.936     1.362    create_color_inst/bgr_rom_i_7_n_0
    SLICE_X82Y14         LUT6 (Prop_lut6_I0_O)        0.328     1.690 f  create_color_inst/bgr_rom_i_4/O
                         net (fo=1, routed)           0.304     1.994    create_color_inst/bgr_rom_i_4_n_0
    SLICE_X83Y13         LUT6 (Prop_lut6_I3_O)        0.124     2.118 r  create_color_inst/bgr_rom_i_1/O
                         net (fo=52, routed)          3.715     5.833    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/pwropt_3
    SLICE_X32Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.957 r  create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP/O
                         net (fo=1, routed)           0.529     6.487    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_sig_11
    RAMB18_X2Y14         RAMB18E1                                     r  create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out74_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    Y9                                                0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    14.893 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.055    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     8.618 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    10.309    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.400 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         1.532    11.932    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.476    12.408    
                         clock uncertainty           -0.071    12.337    
    RAMB18_X2Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    11.894    create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.894    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                  5.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/my_convert_444_422/d_a_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_inst/inst/my_convert_444_422/de_out_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out74_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out74_clk_wiz_0 rise@0.000ns - clk_out74_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.541%)  route 0.077ns (35.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out74_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         0.585    -0.594    hdmi_inst/inst/my_convert_444_422/vga_clk
    SLICE_X84Y11         FDRE                                         r  hdmi_inst/inst/my_convert_444_422/d_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  hdmi_inst/inst/my_convert_444_422/d_a_reg/Q
                         net (fo=3, routed)           0.077    -0.375    hdmi_inst/inst/my_convert_444_422/d_a
    SLICE_X84Y11         FDRE                                         r  hdmi_inst/inst/my_convert_444_422/de_out_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out74_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         0.854    -0.831    hdmi_inst/inst/my_convert_444_422/vga_clk
    SLICE_X84Y11         FDRE                                         r  hdmi_inst/inst/my_convert_444_422/de_out_r_reg/C
                         clock pessimism              0.237    -0.594    
    SLICE_X84Y11         FDRE (Hold_fdre_C_D)         0.075    -0.519    hdmi_inst/inst/my_convert_444_422/de_out_r_reg
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 create_color_inst/BGR_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_inst/inst/my_convert_444_422/b_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out74_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out74_clk_wiz_0 rise@0.000ns - clk_out74_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out74_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         0.608    -0.571    create_color_inst/CLK
    SLICE_X91Y11         FDCE                                         r  create_color_inst/BGR_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  create_color_inst/BGR_reg[18]/Q
                         net (fo=1, routed)           0.113    -0.317    hdmi_inst/inst/my_convert_444_422/rgb_in[2]
    SLICE_X93Y11         FDRE                                         r  hdmi_inst/inst/my_convert_444_422/b_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out74_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         0.878    -0.807    hdmi_inst/inst/my_convert_444_422/vga_clk
    SLICE_X93Y11         FDRE                                         r  hdmi_inst/inst/my_convert_444_422/b_a_reg[2]/C
                         clock pessimism              0.273    -0.534    
    SLICE_X93Y11         FDRE (Hold_fdre_C_D)         0.070    -0.464    hdmi_inst/inst/my_convert_444_422/b_a_reg[2]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/my_convert_444_422/g_a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_inst/inst/my_convert_444_422/g2_out_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out74_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out74_clk_wiz_0 rise@0.000ns - clk_out74_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.969%)  route 0.125ns (47.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out74_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         0.609    -0.570    hdmi_inst/inst/my_convert_444_422/vga_clk
    SLICE_X91Y8          FDRE                                         r  hdmi_inst/inst/my_convert_444_422/g_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hdmi_inst/inst/my_convert_444_422/g_a_reg[2]/Q
                         net (fo=2, routed)           0.125    -0.303    hdmi_inst/inst/my_convert_444_422/g_a[2]
    SLICE_X93Y7          FDRE                                         r  hdmi_inst/inst/my_convert_444_422/g2_out_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out74_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         0.879    -0.806    hdmi_inst/inst/my_convert_444_422/vga_clk
    SLICE_X93Y7          FDRE                                         r  hdmi_inst/inst/my_convert_444_422/g2_out_r_reg[3]/C
                         clock pessimism              0.273    -0.533    
    SLICE_X93Y7          FDRE (Hold_fdre_C_D)         0.075    -0.458    hdmi_inst/inst/my_convert_444_422/g2_out_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/my_convert_444_422/g_a_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_inst/inst/my_convert_444_422/g2_out_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out74_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out74_clk_wiz_0 rise@0.000ns - clk_out74_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.770%)  route 0.126ns (47.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out74_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         0.609    -0.570    hdmi_inst/inst/my_convert_444_422/vga_clk
    SLICE_X91Y8          FDRE                                         r  hdmi_inst/inst/my_convert_444_422/g_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hdmi_inst/inst/my_convert_444_422/g_a_reg[4]/Q
                         net (fo=2, routed)           0.126    -0.302    hdmi_inst/inst/my_convert_444_422/g_a[4]
    SLICE_X93Y7          FDRE                                         r  hdmi_inst/inst/my_convert_444_422/g2_out_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out74_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         0.879    -0.806    hdmi_inst/inst/my_convert_444_422/vga_clk
    SLICE_X93Y7          FDRE                                         r  hdmi_inst/inst/my_convert_444_422/g2_out_r_reg[5]/C
                         clock pessimism              0.273    -0.533    
    SLICE_X93Y7          FDRE (Hold_fdre_C_D)         0.076    -0.457    hdmi_inst/inst/my_convert_444_422/g2_out_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/my_convert_444_422/g_a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_inst/inst/my_convert_444_422/g2_out_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out74_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out74_clk_wiz_0 rise@0.000ns - clk_out74_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.170%)  route 0.124ns (46.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out74_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         0.609    -0.570    hdmi_inst/inst/my_convert_444_422/vga_clk
    SLICE_X91Y8          FDRE                                         r  hdmi_inst/inst/my_convert_444_422/g_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hdmi_inst/inst/my_convert_444_422/g_a_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.304    hdmi_inst/inst/my_convert_444_422/g_a[3]
    SLICE_X93Y7          FDRE                                         r  hdmi_inst/inst/my_convert_444_422/g2_out_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out74_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         0.879    -0.806    hdmi_inst/inst/my_convert_444_422/vga_clk
    SLICE_X93Y7          FDRE                                         r  hdmi_inst/inst/my_convert_444_422/g2_out_r_reg[4]/C
                         clock pessimism              0.273    -0.533    
    SLICE_X93Y7          FDRE (Hold_fdre_C_D)         0.071    -0.462    hdmi_inst/inst/my_convert_444_422/g2_out_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/my_convert_444_422/b_a_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_inst/inst/my_convert_444_422/b1_out_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out74_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out74_clk_wiz_0 rise@0.000ns - clk_out74_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.309%)  route 0.123ns (46.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out74_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         0.608    -0.571    hdmi_inst/inst/my_convert_444_422/vga_clk
    SLICE_X91Y10         FDRE                                         r  hdmi_inst/inst/my_convert_444_422/b_a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  hdmi_inst/inst/my_convert_444_422/b_a_reg[6]/Q
                         net (fo=2, routed)           0.123    -0.306    hdmi_inst/inst/my_convert_444_422/b_a[6]
    SLICE_X93Y10         FDRE                                         r  hdmi_inst/inst/my_convert_444_422/b1_out_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out74_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         0.878    -0.807    hdmi_inst/inst/my_convert_444_422/vga_clk
    SLICE_X93Y10         FDRE                                         r  hdmi_inst/inst/my_convert_444_422/b1_out_r_reg[7]/C
                         clock pessimism              0.273    -0.534    
    SLICE_X93Y10         FDRE (Hold_fdre_C_D)         0.070    -0.464    hdmi_inst/inst/my_convert_444_422/b1_out_r_reg[7]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/my_convert_444_422/v_a_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_inst/inst/my_colour_space_conversion/vsync_out_r_reg_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out74_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out74_clk_wiz_0 rise@0.000ns - clk_out74_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.631%)  route 0.168ns (54.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out74_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         0.583    -0.596    hdmi_inst/inst/my_convert_444_422/vga_clk
    SLICE_X85Y15         FDRE                                         r  hdmi_inst/inst/my_convert_444_422/v_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  hdmi_inst/inst/my_convert_444_422/v_a_reg/Q
                         net (fo=1, routed)           0.168    -0.287    hdmi_inst/inst/my_colour_space_conversion/hdmi_vsync_r_reg
    SLICE_X86Y17         SRL16E                                       r  hdmi_inst/inst/my_colour_space_conversion/vsync_out_r_reg_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out74_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         0.848    -0.837    hdmi_inst/inst/my_colour_space_conversion/vga_clk
    SLICE_X86Y17         SRL16E                                       r  hdmi_inst/inst/my_colour_space_conversion/vsync_out_r_reg_srl6/CLK
                         clock pessimism              0.273    -0.564    
    SLICE_X86Y17         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.447    hdmi_inst/inst/my_colour_space_conversion/vsync_out_r_reg_srl6
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/my_convert_444_422/b1_out_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_inst/inst/my_colour_space_conversion/mult_b1/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out74_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out74_clk_wiz_0 rise@0.000ns - clk_out74_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.636%)  route 0.190ns (57.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out74_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         0.608    -0.571    hdmi_inst/inst/my_convert_444_422/vga_clk
    SLICE_X93Y10         FDRE                                         r  hdmi_inst/inst/my_convert_444_422/b1_out_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  hdmi_inst/inst/my_convert_444_422/b1_out_r_reg[6]/Q
                         net (fo=1, routed)           0.190    -0.240    hdmi_inst/inst/my_colour_space_conversion/mult_b1_0[5]
    DSP48_X3Y5           DSP48E1                                      r  hdmi_inst/inst/my_colour_space_conversion/mult_b1/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out74_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         0.965    -0.720    hdmi_inst/inst/my_colour_space_conversion/vga_clk
    DSP48_X3Y5           DSP48E1                                      r  hdmi_inst/inst/my_colour_space_conversion/mult_b1/CLK
                         clock pessimism              0.252    -0.468    
    DSP48_X3Y5           DSP48E1 (Hold_dsp48e1_CLK_A[21])
                                                      0.066    -0.402    hdmi_inst/inst/my_colour_space_conversion/mult_b1
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 create_color_inst/BGR_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_inst/inst/my_convert_444_422/b_a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out74_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out74_clk_wiz_0 rise@0.000ns - clk_out74_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out74_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         0.608    -0.571    create_color_inst/CLK
    SLICE_X91Y11         FDCE                                         r  create_color_inst/BGR_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  create_color_inst/BGR_reg[22]/Q
                         net (fo=1, routed)           0.113    -0.317    hdmi_inst/inst/my_convert_444_422/rgb_in[6]
    SLICE_X91Y10         FDRE                                         r  hdmi_inst/inst/my_convert_444_422/b_a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out74_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         0.877    -0.808    hdmi_inst/inst/my_convert_444_422/vga_clk
    SLICE_X91Y10         FDRE                                         r  hdmi_inst/inst/my_convert_444_422/b_a_reg[6]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X91Y10         FDRE (Hold_fdre_C_D)         0.072    -0.483    hdmi_inst/inst/my_convert_444_422/b_a_reg[6]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/my_convert_444_422/b2_out_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_inst/inst/my_colour_space_conversion/mult_b2/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out74_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out74_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out74_clk_wiz_0 rise@0.000ns - clk_out74_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.598%)  route 0.188ns (53.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out74_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         0.608    -0.571    hdmi_inst/inst/my_convert_444_422/vga_clk
    SLICE_X92Y10         FDRE                                         r  hdmi_inst/inst/my_convert_444_422/b2_out_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  hdmi_inst/inst/my_convert_444_422/b2_out_r_reg[2]/Q
                         net (fo=1, routed)           0.188    -0.219    hdmi_inst/inst/my_colour_space_conversion/mult_b2_0[1]
    DSP48_X3Y2           DSP48E1                                      r  hdmi_inst/inst/my_colour_space_conversion/mult_b2/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out74_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    rgb_clk/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  rgb_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    rgb_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    rgb_clk/inst/clk_out74_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  rgb_clk/inst/clkout1_buf/O
                         net (fo=284, routed)         0.970    -0.715    hdmi_inst/inst/my_colour_space_conversion/vga_clk
    DSP48_X3Y2           DSP48E1                                      r  hdmi_inst/inst/my_colour_space_conversion/mult_b2/CLK
                         clock pessimism              0.252    -0.463    
    DSP48_X3Y2           DSP48E1 (Hold_dsp48e1_CLK_A[17])
                                                      0.066    -0.397    hdmi_inst/inst/my_colour_space_conversion/mult_b2
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out74_clk_wiz_0
Waveform(ns):       { 0.000 6.737 }
Period(ns):         13.474
Sources:            { rgb_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.474      10.898     RAMB36_X1Y2      create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.474      10.898     RAMB36_X1Y2      create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.474      10.898     RAMB36_X3Y2      create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.474      10.898     RAMB36_X3Y2      create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.474      10.898     RAMB36_X0Y2      create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.474      10.898     RAMB36_X0Y2      create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.474      10.898     RAMB36_X1Y6      create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.474      10.898     RAMB36_X1Y6      create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.474      10.898     RAMB18_X2Y9      create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.474      10.898     RAMB18_X2Y9      create_color_inst/bgr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.474      199.886    MMCME2_ADV_X0Y0  rgb_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X96Y12     hdmi_inst/inst/my_colour_space_conversion/de_delay_reg[3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X86Y17     hdmi_inst/inst/my_colour_space_conversion/vsync_out_r_reg_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X86Y17     hdmi_inst/inst/my_colour_space_conversion/hsync_out_r_reg_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X86Y17     hdmi_inst/inst/my_colour_space_conversion/vsync_out_r_reg_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X96Y12     hdmi_inst/inst/my_colour_space_conversion/de_delay_reg[3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X86Y17     hdmi_inst/inst/my_colour_space_conversion/hsync_out_r_reg_srl6/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X106Y13    hdmi_inst/inst/my_colour_space_conversion/y_out_r_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X106Y13    hdmi_inst/inst/my_colour_space_conversion/y_out_r_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X92Y14     hdmi_inst/inst/my_convert_444_422/b1_out_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X92Y14     hdmi_inst/inst/my_convert_444_422/b1_out_r_reg[2]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X96Y12     hdmi_inst/inst/my_colour_space_conversion/de_delay_reg[3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X86Y17     hdmi_inst/inst/my_colour_space_conversion/vsync_out_r_reg_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X86Y17     hdmi_inst/inst/my_colour_space_conversion/vsync_out_r_reg_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X86Y17     hdmi_inst/inst/my_colour_space_conversion/hsync_out_r_reg_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X86Y17     hdmi_inst/inst/my_colour_space_conversion/hsync_out_r_reg_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X96Y12     hdmi_inst/inst/my_colour_space_conversion/de_delay_reg[3]_srl4/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X91Y11     create_color_inst/BGR_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X91Y11     create_color_inst/BGR_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X91Y11     create_color_inst/BGR_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X91Y11     create_color_inst/BGR_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rgb_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    rgb_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  rgb_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  rgb_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  rgb_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  rgb_clk/inst/mmcm_adv_inst/CLKFBOUT



