
GestLink.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005464  08000184  08000184  00001184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  080055e8  080055e8  000065e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005680  08005680  00007068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005680  08005680  00006680  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005688  08005688  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005688  08005688  00006688  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800568c  0800568c  0000668c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08005690  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000073c  20000068  080056f8  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200007a4  080056f8  000077a4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010ad5  00000000  00000000  00007091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000252e  00000000  00000000  00017b66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e48  00000000  00000000  0001a098  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b14  00000000  00000000  0001aee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021d79  00000000  00000000  0001b9f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011fb0  00000000  00000000  0003d76d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c9a41  00000000  00000000  0004f71d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011915e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004404  00000000  00000000  001191a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  0011d5a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000184 <__do_global_dtors_aux>:
 8000184:	b510      	push	{r4, lr}
 8000186:	4c05      	ldr	r4, [pc, #20]	@ (800019c <__do_global_dtors_aux+0x18>)
 8000188:	7823      	ldrb	r3, [r4, #0]
 800018a:	b933      	cbnz	r3, 800019a <__do_global_dtors_aux+0x16>
 800018c:	4b04      	ldr	r3, [pc, #16]	@ (80001a0 <__do_global_dtors_aux+0x1c>)
 800018e:	b113      	cbz	r3, 8000196 <__do_global_dtors_aux+0x12>
 8000190:	4804      	ldr	r0, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x20>)
 8000192:	f3af 8000 	nop.w
 8000196:	2301      	movs	r3, #1
 8000198:	7023      	strb	r3, [r4, #0]
 800019a:	bd10      	pop	{r4, pc}
 800019c:	20000068 	.word	0x20000068
 80001a0:	00000000 	.word	0x00000000
 80001a4:	080055d0 	.word	0x080055d0

080001a8 <frame_dummy>:
 80001a8:	b508      	push	{r3, lr}
 80001aa:	4b03      	ldr	r3, [pc, #12]	@ (80001b8 <frame_dummy+0x10>)
 80001ac:	b11b      	cbz	r3, 80001b6 <frame_dummy+0xe>
 80001ae:	4903      	ldr	r1, [pc, #12]	@ (80001bc <frame_dummy+0x14>)
 80001b0:	4803      	ldr	r0, [pc, #12]	@ (80001c0 <frame_dummy+0x18>)
 80001b2:	f3af 8000 	nop.w
 80001b6:	bd08      	pop	{r3, pc}
 80001b8:	00000000 	.word	0x00000000
 80001bc:	2000006c 	.word	0x2000006c
 80001c0:	080055d0 	.word	0x080055d0

080001c4 <__aeabi_uldivmod>:
 80001c4:	b953      	cbnz	r3, 80001dc <__aeabi_uldivmod+0x18>
 80001c6:	b94a      	cbnz	r2, 80001dc <__aeabi_uldivmod+0x18>
 80001c8:	2900      	cmp	r1, #0
 80001ca:	bf08      	it	eq
 80001cc:	2800      	cmpeq	r0, #0
 80001ce:	bf1c      	itt	ne
 80001d0:	f04f 31ff 	movne.w	r1, #4294967295
 80001d4:	f04f 30ff 	movne.w	r0, #4294967295
 80001d8:	f000 b98c 	b.w	80004f4 <__aeabi_idiv0>
 80001dc:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e4:	f000 f806 	bl	80001f4 <__udivmoddi4>
 80001e8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f0:	b004      	add	sp, #16
 80001f2:	4770      	bx	lr

080001f4 <__udivmoddi4>:
 80001f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001f8:	9d08      	ldr	r5, [sp, #32]
 80001fa:	468e      	mov	lr, r1
 80001fc:	4604      	mov	r4, r0
 80001fe:	4688      	mov	r8, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14a      	bne.n	800029a <__udivmoddi4+0xa6>
 8000204:	428a      	cmp	r2, r1
 8000206:	4617      	mov	r7, r2
 8000208:	d962      	bls.n	80002d0 <__udivmoddi4+0xdc>
 800020a:	fab2 f682 	clz	r6, r2
 800020e:	b14e      	cbz	r6, 8000224 <__udivmoddi4+0x30>
 8000210:	f1c6 0320 	rsb	r3, r6, #32
 8000214:	fa01 f806 	lsl.w	r8, r1, r6
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	40b7      	lsls	r7, r6
 800021e:	ea43 0808 	orr.w	r8, r3, r8
 8000222:	40b4      	lsls	r4, r6
 8000224:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000228:	fbb8 f1fe 	udiv	r1, r8, lr
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fb0e 8811 	mls	r8, lr, r1, r8
 8000234:	fb01 f20c 	mul.w	r2, r1, ip
 8000238:	0c23      	lsrs	r3, r4, #16
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	429a      	cmp	r2, r3
 8000240:	d909      	bls.n	8000256 <__udivmoddi4+0x62>
 8000242:	18fb      	adds	r3, r7, r3
 8000244:	f101 30ff 	add.w	r0, r1, #4294967295
 8000248:	f080 80eb 	bcs.w	8000422 <__udivmoddi4+0x22e>
 800024c:	429a      	cmp	r2, r3
 800024e:	f240 80e8 	bls.w	8000422 <__udivmoddi4+0x22e>
 8000252:	3902      	subs	r1, #2
 8000254:	443b      	add	r3, r7
 8000256:	1a9a      	subs	r2, r3, r2
 8000258:	fbb2 f0fe 	udiv	r0, r2, lr
 800025c:	fb0e 2210 	mls	r2, lr, r0, r2
 8000260:	fb00 fc0c 	mul.w	ip, r0, ip
 8000264:	b2a3      	uxth	r3, r4
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	459c      	cmp	ip, r3
 800026c:	d909      	bls.n	8000282 <__udivmoddi4+0x8e>
 800026e:	18fb      	adds	r3, r7, r3
 8000270:	f100 32ff 	add.w	r2, r0, #4294967295
 8000274:	f080 80d7 	bcs.w	8000426 <__udivmoddi4+0x232>
 8000278:	459c      	cmp	ip, r3
 800027a:	f240 80d4 	bls.w	8000426 <__udivmoddi4+0x232>
 800027e:	443b      	add	r3, r7
 8000280:	3802      	subs	r0, #2
 8000282:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000286:	2100      	movs	r1, #0
 8000288:	eba3 030c 	sub.w	r3, r3, ip
 800028c:	b11d      	cbz	r5, 8000296 <__udivmoddi4+0xa2>
 800028e:	2200      	movs	r2, #0
 8000290:	40f3      	lsrs	r3, r6
 8000292:	e9c5 3200 	strd	r3, r2, [r5]
 8000296:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029a:	428b      	cmp	r3, r1
 800029c:	d905      	bls.n	80002aa <__udivmoddi4+0xb6>
 800029e:	b10d      	cbz	r5, 80002a4 <__udivmoddi4+0xb0>
 80002a0:	e9c5 0100 	strd	r0, r1, [r5]
 80002a4:	2100      	movs	r1, #0
 80002a6:	4608      	mov	r0, r1
 80002a8:	e7f5      	b.n	8000296 <__udivmoddi4+0xa2>
 80002aa:	fab3 f183 	clz	r1, r3
 80002ae:	2900      	cmp	r1, #0
 80002b0:	d146      	bne.n	8000340 <__udivmoddi4+0x14c>
 80002b2:	4573      	cmp	r3, lr
 80002b4:	d302      	bcc.n	80002bc <__udivmoddi4+0xc8>
 80002b6:	4282      	cmp	r2, r0
 80002b8:	f200 8108 	bhi.w	80004cc <__udivmoddi4+0x2d8>
 80002bc:	1a84      	subs	r4, r0, r2
 80002be:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c2:	2001      	movs	r0, #1
 80002c4:	4690      	mov	r8, r2
 80002c6:	2d00      	cmp	r5, #0
 80002c8:	d0e5      	beq.n	8000296 <__udivmoddi4+0xa2>
 80002ca:	e9c5 4800 	strd	r4, r8, [r5]
 80002ce:	e7e2      	b.n	8000296 <__udivmoddi4+0xa2>
 80002d0:	2a00      	cmp	r2, #0
 80002d2:	f000 8091 	beq.w	80003f8 <__udivmoddi4+0x204>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	2e00      	cmp	r6, #0
 80002dc:	f040 80a5 	bne.w	800042a <__udivmoddi4+0x236>
 80002e0:	1a8a      	subs	r2, r1, r2
 80002e2:	2101      	movs	r1, #1
 80002e4:	0c03      	lsrs	r3, r0, #16
 80002e6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ea:	b280      	uxth	r0, r0
 80002ec:	b2bc      	uxth	r4, r7
 80002ee:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f2:	fb0e 221c 	mls	r2, lr, ip, r2
 80002f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fa:	fb04 f20c 	mul.w	r2, r4, ip
 80002fe:	429a      	cmp	r2, r3
 8000300:	d907      	bls.n	8000312 <__udivmoddi4+0x11e>
 8000302:	18fb      	adds	r3, r7, r3
 8000304:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000308:	d202      	bcs.n	8000310 <__udivmoddi4+0x11c>
 800030a:	429a      	cmp	r2, r3
 800030c:	f200 80e3 	bhi.w	80004d6 <__udivmoddi4+0x2e2>
 8000310:	46c4      	mov	ip, r8
 8000312:	1a9b      	subs	r3, r3, r2
 8000314:	fbb3 f2fe 	udiv	r2, r3, lr
 8000318:	fb0e 3312 	mls	r3, lr, r2, r3
 800031c:	fb02 f404 	mul.w	r4, r2, r4
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	429c      	cmp	r4, r3
 8000326:	d907      	bls.n	8000338 <__udivmoddi4+0x144>
 8000328:	18fb      	adds	r3, r7, r3
 800032a:	f102 30ff 	add.w	r0, r2, #4294967295
 800032e:	d202      	bcs.n	8000336 <__udivmoddi4+0x142>
 8000330:	429c      	cmp	r4, r3
 8000332:	f200 80cd 	bhi.w	80004d0 <__udivmoddi4+0x2dc>
 8000336:	4602      	mov	r2, r0
 8000338:	1b1b      	subs	r3, r3, r4
 800033a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800033e:	e7a5      	b.n	800028c <__udivmoddi4+0x98>
 8000340:	f1c1 0620 	rsb	r6, r1, #32
 8000344:	408b      	lsls	r3, r1
 8000346:	fa22 f706 	lsr.w	r7, r2, r6
 800034a:	431f      	orrs	r7, r3
 800034c:	fa2e fa06 	lsr.w	sl, lr, r6
 8000350:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000354:	fbba f8f9 	udiv	r8, sl, r9
 8000358:	fa0e fe01 	lsl.w	lr, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fb09 aa18 	mls	sl, r9, r8, sl
 8000364:	fa1f fc87 	uxth.w	ip, r7
 8000368:	ea43 030e 	orr.w	r3, r3, lr
 800036c:	fa00 fe01 	lsl.w	lr, r0, r1
 8000370:	fb08 f00c 	mul.w	r0, r8, ip
 8000374:	0c1c      	lsrs	r4, r3, #16
 8000376:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800037a:	42a0      	cmp	r0, r4
 800037c:	fa02 f201 	lsl.w	r2, r2, r1
 8000380:	d90a      	bls.n	8000398 <__udivmoddi4+0x1a4>
 8000382:	193c      	adds	r4, r7, r4
 8000384:	f108 3aff 	add.w	sl, r8, #4294967295
 8000388:	f080 809e 	bcs.w	80004c8 <__udivmoddi4+0x2d4>
 800038c:	42a0      	cmp	r0, r4
 800038e:	f240 809b 	bls.w	80004c8 <__udivmoddi4+0x2d4>
 8000392:	f1a8 0802 	sub.w	r8, r8, #2
 8000396:	443c      	add	r4, r7
 8000398:	1a24      	subs	r4, r4, r0
 800039a:	b298      	uxth	r0, r3
 800039c:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a0:	fb09 4413 	mls	r4, r9, r3, r4
 80003a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003a8:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 80003ac:	45a4      	cmp	ip, r4
 80003ae:	d909      	bls.n	80003c4 <__udivmoddi4+0x1d0>
 80003b0:	193c      	adds	r4, r7, r4
 80003b2:	f103 30ff 	add.w	r0, r3, #4294967295
 80003b6:	f080 8085 	bcs.w	80004c4 <__udivmoddi4+0x2d0>
 80003ba:	45a4      	cmp	ip, r4
 80003bc:	f240 8082 	bls.w	80004c4 <__udivmoddi4+0x2d0>
 80003c0:	3b02      	subs	r3, #2
 80003c2:	443c      	add	r4, r7
 80003c4:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80003c8:	eba4 040c 	sub.w	r4, r4, ip
 80003cc:	fba0 8c02 	umull	r8, ip, r0, r2
 80003d0:	4564      	cmp	r4, ip
 80003d2:	4643      	mov	r3, r8
 80003d4:	46e1      	mov	r9, ip
 80003d6:	d364      	bcc.n	80004a2 <__udivmoddi4+0x2ae>
 80003d8:	d061      	beq.n	800049e <__udivmoddi4+0x2aa>
 80003da:	b15d      	cbz	r5, 80003f4 <__udivmoddi4+0x200>
 80003dc:	ebbe 0203 	subs.w	r2, lr, r3
 80003e0:	eb64 0409 	sbc.w	r4, r4, r9
 80003e4:	fa04 f606 	lsl.w	r6, r4, r6
 80003e8:	fa22 f301 	lsr.w	r3, r2, r1
 80003ec:	431e      	orrs	r6, r3
 80003ee:	40cc      	lsrs	r4, r1
 80003f0:	e9c5 6400 	strd	r6, r4, [r5]
 80003f4:	2100      	movs	r1, #0
 80003f6:	e74e      	b.n	8000296 <__udivmoddi4+0xa2>
 80003f8:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fc:	0c01      	lsrs	r1, r0, #16
 80003fe:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000402:	b280      	uxth	r0, r0
 8000404:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000408:	463b      	mov	r3, r7
 800040a:	fbb1 f1f7 	udiv	r1, r1, r7
 800040e:	4638      	mov	r0, r7
 8000410:	463c      	mov	r4, r7
 8000412:	46b8      	mov	r8, r7
 8000414:	46be      	mov	lr, r7
 8000416:	2620      	movs	r6, #32
 8000418:	eba2 0208 	sub.w	r2, r2, r8
 800041c:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000420:	e765      	b.n	80002ee <__udivmoddi4+0xfa>
 8000422:	4601      	mov	r1, r0
 8000424:	e717      	b.n	8000256 <__udivmoddi4+0x62>
 8000426:	4610      	mov	r0, r2
 8000428:	e72b      	b.n	8000282 <__udivmoddi4+0x8e>
 800042a:	f1c6 0120 	rsb	r1, r6, #32
 800042e:	fa2e fc01 	lsr.w	ip, lr, r1
 8000432:	40b7      	lsls	r7, r6
 8000434:	fa0e fe06 	lsl.w	lr, lr, r6
 8000438:	fa20 f101 	lsr.w	r1, r0, r1
 800043c:	ea41 010e 	orr.w	r1, r1, lr
 8000440:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000444:	fbbc f8fe 	udiv	r8, ip, lr
 8000448:	b2bc      	uxth	r4, r7
 800044a:	fb0e cc18 	mls	ip, lr, r8, ip
 800044e:	fb08 f904 	mul.w	r9, r8, r4
 8000452:	0c0a      	lsrs	r2, r1, #16
 8000454:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000458:	40b0      	lsls	r0, r6
 800045a:	4591      	cmp	r9, r2
 800045c:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000460:	b280      	uxth	r0, r0
 8000462:	d93e      	bls.n	80004e2 <__udivmoddi4+0x2ee>
 8000464:	18ba      	adds	r2, r7, r2
 8000466:	f108 3cff 	add.w	ip, r8, #4294967295
 800046a:	d201      	bcs.n	8000470 <__udivmoddi4+0x27c>
 800046c:	4591      	cmp	r9, r2
 800046e:	d81f      	bhi.n	80004b0 <__udivmoddi4+0x2bc>
 8000470:	eba2 0209 	sub.w	r2, r2, r9
 8000474:	fbb2 f9fe 	udiv	r9, r2, lr
 8000478:	fb09 f804 	mul.w	r8, r9, r4
 800047c:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000480:	b28a      	uxth	r2, r1
 8000482:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8000486:	4542      	cmp	r2, r8
 8000488:	d229      	bcs.n	80004de <__udivmoddi4+0x2ea>
 800048a:	18ba      	adds	r2, r7, r2
 800048c:	f109 31ff 	add.w	r1, r9, #4294967295
 8000490:	d2c2      	bcs.n	8000418 <__udivmoddi4+0x224>
 8000492:	4542      	cmp	r2, r8
 8000494:	d2c0      	bcs.n	8000418 <__udivmoddi4+0x224>
 8000496:	f1a9 0102 	sub.w	r1, r9, #2
 800049a:	443a      	add	r2, r7
 800049c:	e7bc      	b.n	8000418 <__udivmoddi4+0x224>
 800049e:	45c6      	cmp	lr, r8
 80004a0:	d29b      	bcs.n	80003da <__udivmoddi4+0x1e6>
 80004a2:	ebb8 0302 	subs.w	r3, r8, r2
 80004a6:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004aa:	3801      	subs	r0, #1
 80004ac:	46e1      	mov	r9, ip
 80004ae:	e794      	b.n	80003da <__udivmoddi4+0x1e6>
 80004b0:	eba7 0909 	sub.w	r9, r7, r9
 80004b4:	444a      	add	r2, r9
 80004b6:	fbb2 f9fe 	udiv	r9, r2, lr
 80004ba:	f1a8 0c02 	sub.w	ip, r8, #2
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	e7db      	b.n	800047c <__udivmoddi4+0x288>
 80004c4:	4603      	mov	r3, r0
 80004c6:	e77d      	b.n	80003c4 <__udivmoddi4+0x1d0>
 80004c8:	46d0      	mov	r8, sl
 80004ca:	e765      	b.n	8000398 <__udivmoddi4+0x1a4>
 80004cc:	4608      	mov	r0, r1
 80004ce:	e6fa      	b.n	80002c6 <__udivmoddi4+0xd2>
 80004d0:	443b      	add	r3, r7
 80004d2:	3a02      	subs	r2, #2
 80004d4:	e730      	b.n	8000338 <__udivmoddi4+0x144>
 80004d6:	f1ac 0c02 	sub.w	ip, ip, #2
 80004da:	443b      	add	r3, r7
 80004dc:	e719      	b.n	8000312 <__udivmoddi4+0x11e>
 80004de:	4649      	mov	r1, r9
 80004e0:	e79a      	b.n	8000418 <__udivmoddi4+0x224>
 80004e2:	eba2 0209 	sub.w	r2, r2, r9
 80004e6:	fbb2 f9fe 	udiv	r9, r2, lr
 80004ea:	46c4      	mov	ip, r8
 80004ec:	fb09 f804 	mul.w	r8, r9, r4
 80004f0:	e7c4      	b.n	800047c <__udivmoddi4+0x288>
 80004f2:	bf00      	nop

080004f4 <__aeabi_idiv0>:
 80004f4:	4770      	bx	lr
 80004f6:	bf00      	nop

080004f8 <clear_all_leds>:
#define NUM_LEDS 5

/**
 * @brief Clears all 5 LEDs (sets them to the OFF state) by iterating through the mixed-port array.
 */
static void clear_all_leds(void) {
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b082      	sub	sp, #8
 80004fc:	af00      	add	r7, sp, #0
    for (int i = 0; i < NUM_LEDS; i++) {
 80004fe:	2300      	movs	r3, #0
 8000500:	607b      	str	r3, [r7, #4]
 8000502:	e00b      	b.n	800051c <clear_all_leds+0x24>
    	HAL_GPIO_WritePin(LED_GPIO_PORT, LED_PINS[i], GPIO_PIN_RESET);
 8000504:	4a09      	ldr	r2, [pc, #36]	@ (800052c <clear_all_leds+0x34>)
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800050c:	2200      	movs	r2, #0
 800050e:	4619      	mov	r1, r3
 8000510:	4807      	ldr	r0, [pc, #28]	@ (8000530 <clear_all_leds+0x38>)
 8000512:	f001 fdb1 	bl	8002078 <HAL_GPIO_WritePin>
    for (int i = 0; i < NUM_LEDS; i++) {
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	3301      	adds	r3, #1
 800051a:	607b      	str	r3, [r7, #4]
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	2b04      	cmp	r3, #4
 8000520:	ddf0      	ble.n	8000504 <clear_all_leds+0xc>
    }
}
 8000522:	bf00      	nop
 8000524:	bf00      	nop
 8000526:	3708      	adds	r7, #8
 8000528:	46bd      	mov	sp, r7
 800052a:	bd80      	pop	{r7, pc}
 800052c:	08005628 	.word	0x08005628
 8000530:	40020c00 	.word	0x40020c00

08000534 <gesture_feedback>:

/**
 * @brief Implements static count feedback for gestures 1 through 5.
 * @param gesture_id The ID of the detected gesture (1-5 for counts).
 */
void gesture_feedback(uint8_t gesture_id) {
 8000534:	b580      	push	{r7, lr}
 8000536:	b084      	sub	sp, #16
 8000538:	af00      	add	r7, sp, #0
 800053a:	4603      	mov	r3, r0
 800053c:	71fb      	strb	r3, [r7, #7]

    // 1. First, clear any previous LED state
    clear_all_leds();
 800053e:	f7ff ffdb 	bl	80004f8 <clear_all_leds>

    // 2. Check for the static count gestures (ID 1 through 5)
    if (gesture_id >= 1 && gesture_id <= NUM_LEDS) {
 8000542:	79fb      	ldrb	r3, [r7, #7]
 8000544:	2b00      	cmp	r3, #0
 8000546:	d020      	beq.n	800058a <gesture_feedback+0x56>
 8000548:	79fb      	ldrb	r3, [r7, #7]
 800054a:	2b05      	cmp	r3, #5
 800054c:	d81d      	bhi.n	800058a <gesture_feedback+0x56>

        int leds_to_light = (int)gesture_id;
 800054e:	79fb      	ldrb	r3, [r7, #7]
 8000550:	60bb      	str	r3, [r7, #8]

        // Loop only up to the required number of LEDs (e.g., if ID=3, loop runs for i=0, 1, 2)
        for (int i = 0; i < leds_to_light; i++) {
 8000552:	2300      	movs	r3, #0
 8000554:	60fb      	str	r3, [r7, #12]
 8000556:	e00b      	b.n	8000570 <gesture_feedback+0x3c>

        	HAL_GPIO_WritePin(LED_GPIO_PORT, LED_PINS[i], GPIO_PIN_SET);
 8000558:	4a0e      	ldr	r2, [pc, #56]	@ (8000594 <gesture_feedback+0x60>)
 800055a:	68fb      	ldr	r3, [r7, #12]
 800055c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000560:	2201      	movs	r2, #1
 8000562:	4619      	mov	r1, r3
 8000564:	480c      	ldr	r0, [pc, #48]	@ (8000598 <gesture_feedback+0x64>)
 8000566:	f001 fd87 	bl	8002078 <HAL_GPIO_WritePin>
        for (int i = 0; i < leds_to_light; i++) {
 800056a:	68fb      	ldr	r3, [r7, #12]
 800056c:	3301      	adds	r3, #1
 800056e:	60fb      	str	r3, [r7, #12]
 8000570:	68fa      	ldr	r2, [r7, #12]
 8000572:	68bb      	ldr	r3, [r7, #8]
 8000574:	429a      	cmp	r2, r3
 8000576:	dbef      	blt.n	8000558 <gesture_feedback+0x24>
        }

        HAL_Delay(500);
 8000578:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800057c:	f000 fe56 	bl	800122c <HAL_Delay>
        if(gesture_id == 31){
 8000580:	79fb      	ldrb	r3, [r7, #7]
 8000582:	2b1f      	cmp	r3, #31
 8000584:	d101      	bne.n	800058a <gesture_feedback+0x56>
        	clear_all_leds();
 8000586:	f7ff ffb7 	bl	80004f8 <clear_all_leds>
//        HAL_UART_Transmit(&huart3, (uint8_t*)dbg_buffer, len, HAL_MAX_DELAY);

    } else {
        // Logic for other gestures (Swipe, Grab, Tap) will go here.
    }
}
 800058a:	bf00      	nop
 800058c:	3710      	adds	r7, #16
 800058e:	46bd      	mov	sp, r7
 8000590:	bd80      	pop	{r7, pc}
 8000592:	bf00      	nop
 8000594:	08005628 	.word	0x08005628
 8000598:	40020c00 	.word	0x40020c00

0800059c <_write>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len){
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	60f8      	str	r0, [r7, #12]
 80005a4:	60b9      	str	r1, [r7, #8]
 80005a6:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *)ptr, len, 100);
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	b29a      	uxth	r2, r3
 80005ac:	2364      	movs	r3, #100	@ 0x64
 80005ae:	68b9      	ldr	r1, [r7, #8]
 80005b0:	4803      	ldr	r0, [pc, #12]	@ (80005c0 <_write+0x24>)
 80005b2:	f003 fbb7 	bl	8003d24 <HAL_UART_Transmit>
	return len;
 80005b6:	687b      	ldr	r3, [r7, #4]
}
 80005b8:	4618      	mov	r0, r3
 80005ba:	3710      	adds	r7, #16
 80005bc:	46bd      	mov	sp, r7
 80005be:	bd80      	pop	{r7, pc}
 80005c0:	20000120 	.word	0x20000120

080005c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b082      	sub	sp, #8
 80005c8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ca:	f000 fdc1 	bl	8001150 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ce:	f000 f859 	bl	8000684 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005d2:	f000 f963 	bl	800089c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80005d6:	f000 f90d 	bl	80007f4 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80005da:	f000 f935 	bl	8000848 <MX_USB_OTG_FS_PCD_Init>
  MX_I2C1_Init();
 80005de:	f000 f8db 	bl	8000798 <MX_I2C1_Init>
  MX_ETH_Init();
 80005e2:	f000 f897 	bl	8000714 <MX_ETH_Init>
  /* USER CODE BEGIN 2 */
  if (PAJ7660_Init(&hi2c1)) {
 80005e6:	4823      	ldr	r0, [pc, #140]	@ (8000674 <main+0xb0>)
 80005e8:	f000 faa8 	bl	8000b3c <PAJ7660_Init>
 80005ec:	4603      	mov	r3, r0
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d003      	beq.n	80005fa <main+0x36>
	  printf("PAJ7660 init success!");
 80005f2:	4821      	ldr	r0, [pc, #132]	@ (8000678 <main+0xb4>)
 80005f4:	f004 f976 	bl	80048e4 <iprintf>
 80005f8:	e002      	b.n	8000600 <main+0x3c>
  }
  else{
	  printf("PAJ7660 init failed");
 80005fa:	4820      	ldr	r0, [pc, #128]	@ (800067c <main+0xb8>)
 80005fc:	f004 f972 	bl	80048e4 <iprintf>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  uint8_t gesture = PAJ7660_PollGesture();
 8000600:	f000 fac8 	bl	8000b94 <PAJ7660_PollGesture>
 8000604:	4603      	mov	r3, r0
 8000606:	71fb      	strb	r3, [r7, #7]
	  if(gesture != GESTURE_NONE){
 8000608:	79fb      	ldrb	r3, [r7, #7]
 800060a:	2b00      	cmp	r3, #0
 800060c:	d02e      	beq.n	800066c <main+0xa8>
		  printf("Gesture code: %d\r\n", gesture);
 800060e:	79fb      	ldrb	r3, [r7, #7]
 8000610:	4619      	mov	r1, r3
 8000612:	481b      	ldr	r0, [pc, #108]	@ (8000680 <main+0xbc>)
 8000614:	f004 f966 	bl	80048e4 <iprintf>

	  switch(gesture){
 8000618:	79fb      	ldrb	r3, [r7, #7]
 800061a:	3b01      	subs	r3, #1
 800061c:	2b04      	cmp	r3, #4
 800061e:	d821      	bhi.n	8000664 <main+0xa0>
 8000620:	a201      	add	r2, pc, #4	@ (adr r2, 8000628 <main+0x64>)
 8000622:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000626:	bf00      	nop
 8000628:	0800063d 	.word	0x0800063d
 800062c:	08000645 	.word	0x08000645
 8000630:	0800064d 	.word	0x0800064d
 8000634:	08000655 	.word	0x08000655
 8000638:	0800065d 	.word	0x0800065d
		  case GESTURE_1_FINGER:
			  gesture_feedback(GESTURE_1_FINGER);
 800063c:	2001      	movs	r0, #1
 800063e:	f7ff ff79 	bl	8000534 <gesture_feedback>
			  break;
 8000642:	e013      	b.n	800066c <main+0xa8>
		  case GESTURE_2_FINGER:
			  gesture_feedback(GESTURE_2_FINGER);
 8000644:	2002      	movs	r0, #2
 8000646:	f7ff ff75 	bl	8000534 <gesture_feedback>
			  break;
 800064a:	e00f      	b.n	800066c <main+0xa8>
		  case GESTURE_3_FINGER:
			  gesture_feedback(GESTURE_3_FINGER);
 800064c:	2003      	movs	r0, #3
 800064e:	f7ff ff71 	bl	8000534 <gesture_feedback>
			  break;
 8000652:	e00b      	b.n	800066c <main+0xa8>
		  case GESTURE_4_FINGER:
			  gesture_feedback(GESTURE_4_FINGER);
 8000654:	2004      	movs	r0, #4
 8000656:	f7ff ff6d 	bl	8000534 <gesture_feedback>
			  break;
 800065a:	e007      	b.n	800066c <main+0xa8>
		  case GESTURE_5_FINGER:
			  gesture_feedback(GESTURE_5_FINGER);
 800065c:	2005      	movs	r0, #5
 800065e:	f7ff ff69 	bl	8000534 <gesture_feedback>
			  break;
 8000662:	e003      	b.n	800066c <main+0xa8>
		  default:
			  gesture_feedback(31);
 8000664:	201f      	movs	r0, #31
 8000666:	f7ff ff65 	bl	8000534 <gesture_feedback>
			  break;
 800066a:	bf00      	nop
	  	  }
	  }
	  HAL_Delay(150);
 800066c:	2096      	movs	r0, #150	@ 0x96
 800066e:	f000 fddd 	bl	800122c <HAL_Delay>
  {
 8000672:	e7c5      	b.n	8000600 <main+0x3c>
 8000674:	200000cc 	.word	0x200000cc
 8000678:	080055e8 	.word	0x080055e8
 800067c:	08005600 	.word	0x08005600
 8000680:	08005614 	.word	0x08005614

08000684 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b092      	sub	sp, #72	@ 0x48
 8000688:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800068a:	f107 0318 	add.w	r3, r7, #24
 800068e:	2230      	movs	r2, #48	@ 0x30
 8000690:	2100      	movs	r1, #0
 8000692:	4618      	mov	r0, r3
 8000694:	f004 f97b 	bl	800498e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000698:	1d3b      	adds	r3, r7, #4
 800069a:	2200      	movs	r2, #0
 800069c:	601a      	str	r2, [r3, #0]
 800069e:	605a      	str	r2, [r3, #4]
 80006a0:	609a      	str	r2, [r3, #8]
 80006a2:	60da      	str	r2, [r3, #12]
 80006a4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006a6:	2302      	movs	r3, #2
 80006a8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006aa:	2301      	movs	r3, #1
 80006ac:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006ae:	2310      	movs	r3, #16
 80006b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006b2:	2302      	movs	r3, #2
 80006b4:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006b6:	2300      	movs	r3, #0
 80006b8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLM = 13;
 80006ba:	230d      	movs	r3, #13
 80006bc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLN = 195;
 80006be:	23c3      	movs	r3, #195	@ 0xc3
 80006c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006c2:	2302      	movs	r3, #2
 80006c4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLQ = 5;
 80006c6:	2305      	movs	r3, #5
 80006c8:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ca:	f107 0318 	add.w	r3, r7, #24
 80006ce:	4618      	mov	r0, r3
 80006d0:	f002 fe3e 	bl	8003350 <HAL_RCC_OscConfig>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d001      	beq.n	80006de <SystemClock_Config+0x5a>
  {
    Error_Handler();
 80006da:	f000 f9ef 	bl	8000abc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006de:	230f      	movs	r3, #15
 80006e0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006e2:	2302      	movs	r3, #2
 80006e4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006e6:	2300      	movs	r3, #0
 80006e8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006ea:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80006ee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006f4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80006f6:	1d3b      	adds	r3, r7, #4
 80006f8:	2103      	movs	r1, #3
 80006fa:	4618      	mov	r0, r3
 80006fc:	f003 f87c 	bl	80037f8 <HAL_RCC_ClockConfig>
 8000700:	4603      	mov	r3, r0
 8000702:	2b00      	cmp	r3, #0
 8000704:	d001      	beq.n	800070a <SystemClock_Config+0x86>
  {
    Error_Handler();
 8000706:	f000 f9d9 	bl	8000abc <Error_Handler>
  }
}
 800070a:	bf00      	nop
 800070c:	3748      	adds	r7, #72	@ 0x48
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
	...

08000714 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000718:	4b1c      	ldr	r3, [pc, #112]	@ (800078c <MX_ETH_Init+0x78>)
 800071a:	4a1d      	ldr	r2, [pc, #116]	@ (8000790 <MX_ETH_Init+0x7c>)
 800071c:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800071e:	4b1b      	ldr	r3, [pc, #108]	@ (800078c <MX_ETH_Init+0x78>)
 8000720:	2201      	movs	r2, #1
 8000722:	605a      	str	r2, [r3, #4]
  heth.Init.Speed = ETH_SPEED_100M;
 8000724:	4b19      	ldr	r3, [pc, #100]	@ (800078c <MX_ETH_Init+0x78>)
 8000726:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800072a:	609a      	str	r2, [r3, #8]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800072c:	4b17      	ldr	r3, [pc, #92]	@ (800078c <MX_ETH_Init+0x78>)
 800072e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000732:	60da      	str	r2, [r3, #12]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 8000734:	4b15      	ldr	r3, [pc, #84]	@ (800078c <MX_ETH_Init+0x78>)
 8000736:	2201      	movs	r2, #1
 8000738:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 800073a:	4b16      	ldr	r3, [pc, #88]	@ (8000794 <MX_ETH_Init+0x80>)
 800073c:	2200      	movs	r2, #0
 800073e:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000740:	4b14      	ldr	r3, [pc, #80]	@ (8000794 <MX_ETH_Init+0x80>)
 8000742:	2280      	movs	r2, #128	@ 0x80
 8000744:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000746:	4b13      	ldr	r3, [pc, #76]	@ (8000794 <MX_ETH_Init+0x80>)
 8000748:	22e1      	movs	r2, #225	@ 0xe1
 800074a:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 800074c:	4b11      	ldr	r3, [pc, #68]	@ (8000794 <MX_ETH_Init+0x80>)
 800074e:	2200      	movs	r2, #0
 8000750:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000752:	4b10      	ldr	r3, [pc, #64]	@ (8000794 <MX_ETH_Init+0x80>)
 8000754:	2200      	movs	r2, #0
 8000756:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000758:	4b0e      	ldr	r3, [pc, #56]	@ (8000794 <MX_ETH_Init+0x80>)
 800075a:	2200      	movs	r2, #0
 800075c:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800075e:	4b0b      	ldr	r3, [pc, #44]	@ (800078c <MX_ETH_Init+0x78>)
 8000760:	4a0c      	ldr	r2, [pc, #48]	@ (8000794 <MX_ETH_Init+0x80>)
 8000762:	615a      	str	r2, [r3, #20]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 8000764:	4b09      	ldr	r3, [pc, #36]	@ (800078c <MX_ETH_Init+0x78>)
 8000766:	2200      	movs	r2, #0
 8000768:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 800076a:	4b08      	ldr	r3, [pc, #32]	@ (800078c <MX_ETH_Init+0x78>)
 800076c:	2200      	movs	r2, #0
 800076e:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 8000770:	4b06      	ldr	r3, [pc, #24]	@ (800078c <MX_ETH_Init+0x78>)
 8000772:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000776:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000778:	4804      	ldr	r0, [pc, #16]	@ (800078c <MX_ETH_Init+0x78>)
 800077a:	f000 fe89 	bl	8001490 <HAL_ETH_Init>
 800077e:	4603      	mov	r3, r0
 8000780:	2b00      	cmp	r3, #0
 8000782:	d001      	beq.n	8000788 <MX_ETH_Init+0x74>
  {
    Error_Handler();
 8000784:	f000 f99a 	bl	8000abc <Error_Handler>
  }
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000788:	bf00      	nop
 800078a:	bd80      	pop	{r7, pc}
 800078c:	20000084 	.word	0x20000084
 8000790:	40028000 	.word	0x40028000
 8000794:	20000644 	.word	0x20000644

08000798 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800079c:	4b12      	ldr	r3, [pc, #72]	@ (80007e8 <MX_I2C1_Init+0x50>)
 800079e:	4a13      	ldr	r2, [pc, #76]	@ (80007ec <MX_I2C1_Init+0x54>)
 80007a0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80007a2:	4b11      	ldr	r3, [pc, #68]	@ (80007e8 <MX_I2C1_Init+0x50>)
 80007a4:	4a12      	ldr	r2, [pc, #72]	@ (80007f0 <MX_I2C1_Init+0x58>)
 80007a6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80007a8:	4b0f      	ldr	r3, [pc, #60]	@ (80007e8 <MX_I2C1_Init+0x50>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80007ae:	4b0e      	ldr	r3, [pc, #56]	@ (80007e8 <MX_I2C1_Init+0x50>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007b4:	4b0c      	ldr	r3, [pc, #48]	@ (80007e8 <MX_I2C1_Init+0x50>)
 80007b6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80007ba:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007bc:	4b0a      	ldr	r3, [pc, #40]	@ (80007e8 <MX_I2C1_Init+0x50>)
 80007be:	2200      	movs	r2, #0
 80007c0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80007c2:	4b09      	ldr	r3, [pc, #36]	@ (80007e8 <MX_I2C1_Init+0x50>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007c8:	4b07      	ldr	r3, [pc, #28]	@ (80007e8 <MX_I2C1_Init+0x50>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007ce:	4b06      	ldr	r3, [pc, #24]	@ (80007e8 <MX_I2C1_Init+0x50>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007d4:	4804      	ldr	r0, [pc, #16]	@ (80007e8 <MX_I2C1_Init+0x50>)
 80007d6:	f001 fc89 	bl	80020ec <HAL_I2C_Init>
 80007da:	4603      	mov	r3, r0
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d001      	beq.n	80007e4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80007e0:	f000 f96c 	bl	8000abc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80007e4:	bf00      	nop
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	200000cc 	.word	0x200000cc
 80007ec:	40005400 	.word	0x40005400
 80007f0:	00061a80 	.word	0x00061a80

080007f4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80007f8:	4b11      	ldr	r3, [pc, #68]	@ (8000840 <MX_USART3_UART_Init+0x4c>)
 80007fa:	4a12      	ldr	r2, [pc, #72]	@ (8000844 <MX_USART3_UART_Init+0x50>)
 80007fc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80007fe:	4b10      	ldr	r3, [pc, #64]	@ (8000840 <MX_USART3_UART_Init+0x4c>)
 8000800:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000804:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000806:	4b0e      	ldr	r3, [pc, #56]	@ (8000840 <MX_USART3_UART_Init+0x4c>)
 8000808:	2200      	movs	r2, #0
 800080a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800080c:	4b0c      	ldr	r3, [pc, #48]	@ (8000840 <MX_USART3_UART_Init+0x4c>)
 800080e:	2200      	movs	r2, #0
 8000810:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000812:	4b0b      	ldr	r3, [pc, #44]	@ (8000840 <MX_USART3_UART_Init+0x4c>)
 8000814:	2200      	movs	r2, #0
 8000816:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000818:	4b09      	ldr	r3, [pc, #36]	@ (8000840 <MX_USART3_UART_Init+0x4c>)
 800081a:	220c      	movs	r2, #12
 800081c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800081e:	4b08      	ldr	r3, [pc, #32]	@ (8000840 <MX_USART3_UART_Init+0x4c>)
 8000820:	2200      	movs	r2, #0
 8000822:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000824:	4b06      	ldr	r3, [pc, #24]	@ (8000840 <MX_USART3_UART_Init+0x4c>)
 8000826:	2200      	movs	r2, #0
 8000828:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800082a:	4805      	ldr	r0, [pc, #20]	@ (8000840 <MX_USART3_UART_Init+0x4c>)
 800082c:	f003 fa2a 	bl	8003c84 <HAL_UART_Init>
 8000830:	4603      	mov	r3, r0
 8000832:	2b00      	cmp	r3, #0
 8000834:	d001      	beq.n	800083a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000836:	f000 f941 	bl	8000abc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800083a:	bf00      	nop
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	20000120 	.word	0x20000120
 8000844:	40004800 	.word	0x40004800

08000848 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800084c:	4b12      	ldr	r3, [pc, #72]	@ (8000898 <MX_USB_OTG_FS_PCD_Init+0x50>)
 800084e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000852:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000854:	4b10      	ldr	r3, [pc, #64]	@ (8000898 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8000856:	2204      	movs	r2, #4
 8000858:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800085a:	4b0f      	ldr	r3, [pc, #60]	@ (8000898 <MX_USB_OTG_FS_PCD_Init+0x50>)
 800085c:	2202      	movs	r2, #2
 800085e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000860:	4b0d      	ldr	r3, [pc, #52]	@ (8000898 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8000862:	2200      	movs	r2, #0
 8000864:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000866:	4b0c      	ldr	r3, [pc, #48]	@ (8000898 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8000868:	2202      	movs	r2, #2
 800086a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800086c:	4b0a      	ldr	r3, [pc, #40]	@ (8000898 <MX_USB_OTG_FS_PCD_Init+0x50>)
 800086e:	2201      	movs	r2, #1
 8000870:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000872:	4b09      	ldr	r3, [pc, #36]	@ (8000898 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8000874:	2200      	movs	r2, #0
 8000876:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000878:	4b07      	ldr	r3, [pc, #28]	@ (8000898 <MX_USB_OTG_FS_PCD_Init+0x50>)
 800087a:	2201      	movs	r2, #1
 800087c:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800087e:	4b06      	ldr	r3, [pc, #24]	@ (8000898 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8000880:	2200      	movs	r2, #0
 8000882:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000884:	4804      	ldr	r0, [pc, #16]	@ (8000898 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8000886:	f002 fc54 	bl	8003132 <HAL_PCD_Init>
 800088a:	4603      	mov	r3, r0
 800088c:	2b00      	cmp	r3, #0
 800088e:	d001      	beq.n	8000894 <MX_USB_OTG_FS_PCD_Init+0x4c>
  {
    Error_Handler();
 8000890:	f000 f914 	bl	8000abc <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000894:	bf00      	nop
 8000896:	bd80      	pop	{r7, pc}
 8000898:	20000168 	.word	0x20000168

0800089c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b08c      	sub	sp, #48	@ 0x30
 80008a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008a2:	f107 031c 	add.w	r3, r7, #28
 80008a6:	2200      	movs	r2, #0
 80008a8:	601a      	str	r2, [r3, #0]
 80008aa:	605a      	str	r2, [r3, #4]
 80008ac:	609a      	str	r2, [r3, #8]
 80008ae:	60da      	str	r2, [r3, #12]
 80008b0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008b2:	2300      	movs	r3, #0
 80008b4:	61bb      	str	r3, [r7, #24]
 80008b6:	4b7a      	ldr	r3, [pc, #488]	@ (8000aa0 <MX_GPIO_Init+0x204>)
 80008b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ba:	4a79      	ldr	r2, [pc, #484]	@ (8000aa0 <MX_GPIO_Init+0x204>)
 80008bc:	f043 0304 	orr.w	r3, r3, #4
 80008c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80008c2:	4b77      	ldr	r3, [pc, #476]	@ (8000aa0 <MX_GPIO_Init+0x204>)
 80008c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008c6:	f003 0304 	and.w	r3, r3, #4
 80008ca:	61bb      	str	r3, [r7, #24]
 80008cc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008ce:	2300      	movs	r3, #0
 80008d0:	617b      	str	r3, [r7, #20]
 80008d2:	4b73      	ldr	r3, [pc, #460]	@ (8000aa0 <MX_GPIO_Init+0x204>)
 80008d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008d6:	4a72      	ldr	r2, [pc, #456]	@ (8000aa0 <MX_GPIO_Init+0x204>)
 80008d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80008de:	4b70      	ldr	r3, [pc, #448]	@ (8000aa0 <MX_GPIO_Init+0x204>)
 80008e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008e6:	617b      	str	r3, [r7, #20]
 80008e8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ea:	2300      	movs	r3, #0
 80008ec:	613b      	str	r3, [r7, #16]
 80008ee:	4b6c      	ldr	r3, [pc, #432]	@ (8000aa0 <MX_GPIO_Init+0x204>)
 80008f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008f2:	4a6b      	ldr	r2, [pc, #428]	@ (8000aa0 <MX_GPIO_Init+0x204>)
 80008f4:	f043 0301 	orr.w	r3, r3, #1
 80008f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008fa:	4b69      	ldr	r3, [pc, #420]	@ (8000aa0 <MX_GPIO_Init+0x204>)
 80008fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008fe:	f003 0301 	and.w	r3, r3, #1
 8000902:	613b      	str	r3, [r7, #16]
 8000904:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000906:	2300      	movs	r3, #0
 8000908:	60fb      	str	r3, [r7, #12]
 800090a:	4b65      	ldr	r3, [pc, #404]	@ (8000aa0 <MX_GPIO_Init+0x204>)
 800090c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800090e:	4a64      	ldr	r2, [pc, #400]	@ (8000aa0 <MX_GPIO_Init+0x204>)
 8000910:	f043 0302 	orr.w	r3, r3, #2
 8000914:	6313      	str	r3, [r2, #48]	@ 0x30
 8000916:	4b62      	ldr	r3, [pc, #392]	@ (8000aa0 <MX_GPIO_Init+0x204>)
 8000918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800091a:	f003 0302 	and.w	r3, r3, #2
 800091e:	60fb      	str	r3, [r7, #12]
 8000920:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000922:	2300      	movs	r3, #0
 8000924:	60bb      	str	r3, [r7, #8]
 8000926:	4b5e      	ldr	r3, [pc, #376]	@ (8000aa0 <MX_GPIO_Init+0x204>)
 8000928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800092a:	4a5d      	ldr	r2, [pc, #372]	@ (8000aa0 <MX_GPIO_Init+0x204>)
 800092c:	f043 0308 	orr.w	r3, r3, #8
 8000930:	6313      	str	r3, [r2, #48]	@ 0x30
 8000932:	4b5b      	ldr	r3, [pc, #364]	@ (8000aa0 <MX_GPIO_Init+0x204>)
 8000934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000936:	f003 0308 	and.w	r3, r3, #8
 800093a:	60bb      	str	r3, [r7, #8]
 800093c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800093e:	2300      	movs	r3, #0
 8000940:	607b      	str	r3, [r7, #4]
 8000942:	4b57      	ldr	r3, [pc, #348]	@ (8000aa0 <MX_GPIO_Init+0x204>)
 8000944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000946:	4a56      	ldr	r2, [pc, #344]	@ (8000aa0 <MX_GPIO_Init+0x204>)
 8000948:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800094c:	6313      	str	r3, [r2, #48]	@ 0x30
 800094e:	4b54      	ldr	r3, [pc, #336]	@ (8000aa0 <MX_GPIO_Init+0x204>)
 8000950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000952:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000956:	607b      	str	r3, [r7, #4]
 8000958:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800095a:	2300      	movs	r3, #0
 800095c:	603b      	str	r3, [r7, #0]
 800095e:	4b50      	ldr	r3, [pc, #320]	@ (8000aa0 <MX_GPIO_Init+0x204>)
 8000960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000962:	4a4f      	ldr	r2, [pc, #316]	@ (8000aa0 <MX_GPIO_Init+0x204>)
 8000964:	f043 0310 	orr.w	r3, r3, #16
 8000968:	6313      	str	r3, [r2, #48]	@ 0x30
 800096a:	4b4d      	ldr	r3, [pc, #308]	@ (8000aa0 <MX_GPIO_Init+0x204>)
 800096c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800096e:	f003 0310 	and.w	r3, r3, #16
 8000972:	603b      	str	r3, [r7, #0]
 8000974:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8000976:	2200      	movs	r2, #0
 8000978:	210d      	movs	r1, #13
 800097a:	484a      	ldr	r0, [pc, #296]	@ (8000aa4 <MX_GPIO_Init+0x208>)
 800097c:	f001 fb7c 	bl	8002078 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 8000980:	2200      	movs	r2, #0
 8000982:	2118      	movs	r1, #24
 8000984:	4848      	ldr	r0, [pc, #288]	@ (8000aa8 <MX_GPIO_Init+0x20c>)
 8000986:	f001 fb77 	bl	8002078 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|GPIO_PIN_14|LD2_Pin, GPIO_PIN_RESET);
 800098a:	2200      	movs	r2, #0
 800098c:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000990:	4846      	ldr	r0, [pc, #280]	@ (8000aac <MX_GPIO_Init+0x210>)
 8000992:	f001 fb71 	bl	8002078 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000996:	2200      	movs	r2, #0
 8000998:	2140      	movs	r1, #64	@ 0x40
 800099a:	4845      	ldr	r0, [pc, #276]	@ (8000ab0 <MX_GPIO_Init+0x214>)
 800099c:	f001 fb6c 	bl	8002078 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 80009a0:	2200      	movs	r2, #0
 80009a2:	213e      	movs	r1, #62	@ 0x3e
 80009a4:	4843      	ldr	r0, [pc, #268]	@ (8000ab4 <MX_GPIO_Init+0x218>)
 80009a6:	f001 fb67 	bl	8002078 <HAL_GPIO_WritePin>
                          |GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80009aa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009b0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80009b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b6:	2300      	movs	r3, #0
 80009b8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80009ba:	f107 031c 	add.w	r3, r7, #28
 80009be:	4619      	mov	r1, r3
 80009c0:	4838      	ldr	r0, [pc, #224]	@ (8000aa4 <MX_GPIO_Init+0x208>)
 80009c2:	f001 f9bb 	bl	8001d3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 80009c6:	230d      	movs	r3, #13
 80009c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ca:	2301      	movs	r3, #1
 80009cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ce:	2300      	movs	r3, #0
 80009d0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d2:	2300      	movs	r3, #0
 80009d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009d6:	f107 031c 	add.w	r3, r7, #28
 80009da:	4619      	mov	r1, r3
 80009dc:	4831      	ldr	r0, [pc, #196]	@ (8000aa4 <MX_GPIO_Init+0x208>)
 80009de:	f001 f9ad 	bl	8001d3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80009e2:	2318      	movs	r3, #24
 80009e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009e6:	2301      	movs	r3, #1
 80009e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ea:	2300      	movs	r3, #0
 80009ec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ee:	2300      	movs	r3, #0
 80009f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009f2:	f107 031c 	add.w	r3, r7, #28
 80009f6:	4619      	mov	r1, r3
 80009f8:	482b      	ldr	r0, [pc, #172]	@ (8000aa8 <MX_GPIO_Init+0x20c>)
 80009fa:	f001 f99f 	bl	8001d3c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin PB14 LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|GPIO_PIN_14|LD2_Pin;
 80009fe:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000a02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a04:	2301      	movs	r3, #1
 8000a06:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a10:	f107 031c 	add.w	r3, r7, #28
 8000a14:	4619      	mov	r1, r3
 8000a16:	4825      	ldr	r0, [pc, #148]	@ (8000aac <MX_GPIO_Init+0x210>)
 8000a18:	f001 f990 	bl	8001d3c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000a1c:	2340      	movs	r3, #64	@ 0x40
 8000a1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a20:	2301      	movs	r3, #1
 8000a22:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a24:	2300      	movs	r3, #0
 8000a26:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000a2c:	f107 031c 	add.w	r3, r7, #28
 8000a30:	4619      	mov	r1, r3
 8000a32:	481f      	ldr	r0, [pc, #124]	@ (8000ab0 <MX_GPIO_Init+0x214>)
 8000a34:	f001 f982 	bl	8001d3c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000a38:	2380      	movs	r3, #128	@ 0x80
 8000a3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a40:	2300      	movs	r3, #0
 8000a42:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000a44:	f107 031c 	add.w	r3, r7, #28
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4819      	ldr	r0, [pc, #100]	@ (8000ab0 <MX_GPIO_Init+0x214>)
 8000a4c:	f001 f976 	bl	8001d3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD1 PD2 PD3 PD4
                           PD5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8000a50:	233e      	movs	r3, #62	@ 0x3e
 8000a52:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a54:	2301      	movs	r3, #1
 8000a56:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a60:	f107 031c 	add.w	r3, r7, #28
 8000a64:	4619      	mov	r1, r3
 8000a66:	4813      	ldr	r0, [pc, #76]	@ (8000ab4 <MX_GPIO_Init+0x218>)
 8000a68:	f001 f968 	bl	8001d3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000a6c:	2301      	movs	r3, #1
 8000a6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a70:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000a74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a76:	2300      	movs	r3, #0
 8000a78:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000a7a:	f107 031c 	add.w	r3, r7, #28
 8000a7e:	4619      	mov	r1, r3
 8000a80:	480d      	ldr	r0, [pc, #52]	@ (8000ab8 <MX_GPIO_Init+0x21c>)
 8000a82:	f001 f95b 	bl	8001d3c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000a86:	2200      	movs	r2, #0
 8000a88:	2100      	movs	r1, #0
 8000a8a:	2028      	movs	r0, #40	@ 0x28
 8000a8c:	f000 fcc9 	bl	8001422 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000a90:	2028      	movs	r0, #40	@ 0x28
 8000a92:	f000 fce2 	bl	800145a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a96:	bf00      	nop
 8000a98:	3730      	adds	r7, #48	@ 0x30
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	bf00      	nop
 8000aa0:	40023800 	.word	0x40023800
 8000aa4:	40020800 	.word	0x40020800
 8000aa8:	40020000 	.word	0x40020000
 8000aac:	40020400 	.word	0x40020400
 8000ab0:	40021800 	.word	0x40021800
 8000ab4:	40020c00 	.word	0x40020c00
 8000ab8:	40021000 	.word	0x40021000

08000abc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ac0:	b672      	cpsid	i
}
 8000ac2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ac4:	bf00      	nop
 8000ac6:	e7fd      	b.n	8000ac4 <Error_Handler+0x8>

08000ac8 <PAJ_Write>:
static I2C_HandleTypeDef *paj_i2c;

// --- Private Helper Functions ---

// Write 1 byte to a register
static void PAJ_Write(uint8_t reg, uint8_t value) {
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b086      	sub	sp, #24
 8000acc:	af04      	add	r7, sp, #16
 8000ace:	4603      	mov	r3, r0
 8000ad0:	460a      	mov	r2, r1
 8000ad2:	71fb      	strb	r3, [r7, #7]
 8000ad4:	4613      	mov	r3, r2
 8000ad6:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Mem_Write(paj_i2c, PAJ7660_ADDR, reg, I2C_MEMADD_SIZE_8BIT, &value, 1, 100);
 8000ad8:	4b08      	ldr	r3, [pc, #32]	@ (8000afc <PAJ_Write+0x34>)
 8000ada:	6818      	ldr	r0, [r3, #0]
 8000adc:	79fb      	ldrb	r3, [r7, #7]
 8000ade:	b29a      	uxth	r2, r3
 8000ae0:	2364      	movs	r3, #100	@ 0x64
 8000ae2:	9302      	str	r3, [sp, #8]
 8000ae4:	2301      	movs	r3, #1
 8000ae6:	9301      	str	r3, [sp, #4]
 8000ae8:	1dbb      	adds	r3, r7, #6
 8000aea:	9300      	str	r3, [sp, #0]
 8000aec:	2301      	movs	r3, #1
 8000aee:	21d0      	movs	r1, #208	@ 0xd0
 8000af0:	f001 fc40 	bl	8002374 <HAL_I2C_Mem_Write>
}
 8000af4:	bf00      	nop
 8000af6:	3708      	adds	r7, #8
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	2000064c 	.word	0x2000064c

08000b00 <PAJ_Read>:

// Read 1 byte from a register
static uint8_t PAJ_Read(uint8_t reg) {
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b088      	sub	sp, #32
 8000b04:	af04      	add	r7, sp, #16
 8000b06:	4603      	mov	r3, r0
 8000b08:	71fb      	strb	r3, [r7, #7]
    uint8_t value = 0;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Read(paj_i2c, PAJ7660_ADDR, reg, I2C_MEMADD_SIZE_8BIT, &value, 1, 100);
 8000b0e:	4b0a      	ldr	r3, [pc, #40]	@ (8000b38 <PAJ_Read+0x38>)
 8000b10:	6818      	ldr	r0, [r3, #0]
 8000b12:	79fb      	ldrb	r3, [r7, #7]
 8000b14:	b29a      	uxth	r2, r3
 8000b16:	2364      	movs	r3, #100	@ 0x64
 8000b18:	9302      	str	r3, [sp, #8]
 8000b1a:	2301      	movs	r3, #1
 8000b1c:	9301      	str	r3, [sp, #4]
 8000b1e:	f107 030f 	add.w	r3, r7, #15
 8000b22:	9300      	str	r3, [sp, #0]
 8000b24:	2301      	movs	r3, #1
 8000b26:	21d0      	movs	r1, #208	@ 0xd0
 8000b28:	f001 fd1e 	bl	8002568 <HAL_I2C_Mem_Read>
    return value;
 8000b2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b2e:	4618      	mov	r0, r3
 8000b30:	3710      	adds	r7, #16
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	2000064c 	.word	0x2000064c

08000b3c <PAJ7660_Init>:
/**
 * @brief  Initializes the PAJ7660 Sensor
 * @param  hi2c Pointer to the I2C handle (e.g., &hi2c1)
 * @retval 1 if success, 0 if failure
 */
uint8_t PAJ7660_Init(I2C_HandleTypeDef *hi2c) {
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b084      	sub	sp, #16
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
    paj_i2c = hi2c;
 8000b44:	4a12      	ldr	r2, [pc, #72]	@ (8000b90 <PAJ7660_Init+0x54>)
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	6013      	str	r3, [r2, #0]


    // 0. Wait for power stabilization
    HAL_Delay(30);
 8000b4a:	201e      	movs	r0, #30
 8000b4c:	f000 fb6e 	bl	800122c <HAL_Delay>

    // 1. Check Connection (Read Part ID) - Optional but good practice
    // Note: We skip the return check here since we rely on the Status check below,
    // but reading it clears any bus glitches.
    PAJ_Read(PAJ7660_REG_PARTID_L);
 8000b50:	2000      	movs	r0, #0
 8000b52:	f7ff ffd5 	bl	8000b00 <PAJ_Read>


    // 2. Set Operation Mode to Gesture (0x04) [cite: 1430]
    PAJ_Write(PAJ7660_REG_OP_MODE, 0x04);
 8000b56:	2104      	movs	r1, #4
 8000b58:	2010      	movs	r0, #16
 8000b5a:	f7ff ffb5 	bl	8000ac8 <PAJ_Write>

    // 3. Enable CPU (0x01) [cite: 1418]
    PAJ_Write(PAJ7660_REG_CPU_EN, 0x01);
 8000b5e:	2101      	movs	r1, #1
 8000b60:	200a      	movs	r0, #10
 8000b62:	f7ff ffb1 	bl	8000ac8 <PAJ_Write>

    // 4. CRITICAL WAIT: Firmware load from ROM to RAM
    HAL_Delay(250);
 8000b66:	20fa      	movs	r0, #250	@ 0xfa
 8000b68:	f000 fb60 	bl	800122c <HAL_Delay>

    // 5. Verify Sensor Woke Up (Check Bit 0 of Status Reg) [cite: 1417]
    uint8_t status = PAJ_Read(PAJ7660_REG_STATUS);
 8000b6c:	2004      	movs	r0, #4
 8000b6e:	f7ff ffc7 	bl	8000b00 <PAJ_Read>
 8000b72:	4603      	mov	r3, r0
 8000b74:	73fb      	strb	r3, [r7, #15]

    if (status & 0x01) {
 8000b76:	7bfb      	ldrb	r3, [r7, #15]
 8000b78:	f003 0301 	and.w	r3, r3, #1
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d001      	beq.n	8000b84 <PAJ7660_Init+0x48>
        return 1; // Success: PowerOn Ready Bit is High
 8000b80:	2301      	movs	r3, #1
 8000b82:	e000      	b.n	8000b86 <PAJ7660_Init+0x4a>
    }

    return 0; // Failure: Sensor is sleeping or not connected
 8000b84:	2300      	movs	r3, #0
}
 8000b86:	4618      	mov	r0, r3
 8000b88:	3710      	adds	r7, #16
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	2000064c 	.word	0x2000064c

08000b94 <PAJ7660_PollGesture>:

/**
 * @brief  Polls the sensor for a new gesture
 * @retval Gesture Code (e.g., GESTURE_1_FINGER) or 0 if none
 */
uint8_t PAJ7660_PollGesture(void) {
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0
    uint8_t gesture_code = GESTURE_NONE;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	71fb      	strb	r3, [r7, #7]

    // 1. Read Status Register
    uint8_t status = PAJ_Read(PAJ7660_REG_STATUS);
 8000b9e:	2004      	movs	r0, #4
 8000ba0:	f7ff ffae 	bl	8000b00 <PAJ_Read>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	71bb      	strb	r3, [r7, #6]

    // 2. Check Bit 1 (Frame Ready) [cite: 1417]
    if (status & 0x02) {
 8000ba8:	79bb      	ldrb	r3, [r7, #6]
 8000baa:	f003 0302 	and.w	r3, r3, #2
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d00b      	beq.n	8000bca <PAJ7660_PollGesture+0x36>

        // 3. Read Raw Gesture Data (Register 0x57)
        uint8_t raw = PAJ_Read(PAJ7660_REG_GESTURE);
 8000bb2:	2057      	movs	r0, #87	@ 0x57
 8000bb4:	f7ff ffa4 	bl	8000b00 <PAJ_Read>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	717b      	strb	r3, [r7, #5]

        // 4. Decode: The valid data is in Bits 7:3 [cite: 1667]
        gesture_code = (raw >> 3) & 0x1F;
 8000bbc:	797b      	ldrb	r3, [r7, #5]
 8000bbe:	08db      	lsrs	r3, r3, #3
 8000bc0:	71fb      	strb	r3, [r7, #7]

        // 5. CRITICAL: Clear the Interrupt Flag [cite: 458]
        // We must write 0 to Reg 0x04 to tell sensor we read the data
        PAJ_Write(PAJ7660_REG_STATUS, 0x00);
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	2004      	movs	r0, #4
 8000bc6:	f7ff ff7f 	bl	8000ac8 <PAJ_Write>
    }

    return gesture_code;
 8000bca:	79fb      	ldrb	r3, [r7, #7]
}
 8000bcc:	4618      	mov	r0, r3
 8000bce:	3708      	adds	r7, #8
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}

08000bd4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	b083      	sub	sp, #12
 8000bd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bda:	2300      	movs	r3, #0
 8000bdc:	607b      	str	r3, [r7, #4]
 8000bde:	4b0f      	ldr	r3, [pc, #60]	@ (8000c1c <HAL_MspInit+0x48>)
 8000be0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000be2:	4a0e      	ldr	r2, [pc, #56]	@ (8000c1c <HAL_MspInit+0x48>)
 8000be4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000be8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000bea:	4b0c      	ldr	r3, [pc, #48]	@ (8000c1c <HAL_MspInit+0x48>)
 8000bec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000bf2:	607b      	str	r3, [r7, #4]
 8000bf4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	603b      	str	r3, [r7, #0]
 8000bfa:	4b08      	ldr	r3, [pc, #32]	@ (8000c1c <HAL_MspInit+0x48>)
 8000bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bfe:	4a07      	ldr	r2, [pc, #28]	@ (8000c1c <HAL_MspInit+0x48>)
 8000c00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c04:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c06:	4b05      	ldr	r3, [pc, #20]	@ (8000c1c <HAL_MspInit+0x48>)
 8000c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c0e:	603b      	str	r3, [r7, #0]
 8000c10:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c12:	bf00      	nop
 8000c14:	370c      	adds	r7, #12
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bc80      	pop	{r7}
 8000c1a:	4770      	bx	lr
 8000c1c:	40023800 	.word	0x40023800

08000c20 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b08e      	sub	sp, #56	@ 0x38
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c28:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	601a      	str	r2, [r3, #0]
 8000c30:	605a      	str	r2, [r3, #4]
 8000c32:	609a      	str	r2, [r3, #8]
 8000c34:	60da      	str	r2, [r3, #12]
 8000c36:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	4a55      	ldr	r2, [pc, #340]	@ (8000d94 <HAL_ETH_MspInit+0x174>)
 8000c3e:	4293      	cmp	r3, r2
 8000c40:	f040 80a4 	bne.w	8000d8c <HAL_ETH_MspInit+0x16c>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000c44:	2300      	movs	r3, #0
 8000c46:	623b      	str	r3, [r7, #32]
 8000c48:	4b53      	ldr	r3, [pc, #332]	@ (8000d98 <HAL_ETH_MspInit+0x178>)
 8000c4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c4c:	4a52      	ldr	r2, [pc, #328]	@ (8000d98 <HAL_ETH_MspInit+0x178>)
 8000c4e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000c52:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c54:	4b50      	ldr	r3, [pc, #320]	@ (8000d98 <HAL_ETH_MspInit+0x178>)
 8000c56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000c5c:	623b      	str	r3, [r7, #32]
 8000c5e:	6a3b      	ldr	r3, [r7, #32]
 8000c60:	2300      	movs	r3, #0
 8000c62:	61fb      	str	r3, [r7, #28]
 8000c64:	4b4c      	ldr	r3, [pc, #304]	@ (8000d98 <HAL_ETH_MspInit+0x178>)
 8000c66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c68:	4a4b      	ldr	r2, [pc, #300]	@ (8000d98 <HAL_ETH_MspInit+0x178>)
 8000c6a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000c6e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c70:	4b49      	ldr	r3, [pc, #292]	@ (8000d98 <HAL_ETH_MspInit+0x178>)
 8000c72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c74:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000c78:	61fb      	str	r3, [r7, #28]
 8000c7a:	69fb      	ldr	r3, [r7, #28]
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	61bb      	str	r3, [r7, #24]
 8000c80:	4b45      	ldr	r3, [pc, #276]	@ (8000d98 <HAL_ETH_MspInit+0x178>)
 8000c82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c84:	4a44      	ldr	r2, [pc, #272]	@ (8000d98 <HAL_ETH_MspInit+0x178>)
 8000c86:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000c8a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c8c:	4b42      	ldr	r3, [pc, #264]	@ (8000d98 <HAL_ETH_MspInit+0x178>)
 8000c8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c90:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000c94:	61bb      	str	r3, [r7, #24]
 8000c96:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c98:	2300      	movs	r3, #0
 8000c9a:	617b      	str	r3, [r7, #20]
 8000c9c:	4b3e      	ldr	r3, [pc, #248]	@ (8000d98 <HAL_ETH_MspInit+0x178>)
 8000c9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ca0:	4a3d      	ldr	r2, [pc, #244]	@ (8000d98 <HAL_ETH_MspInit+0x178>)
 8000ca2:	f043 0304 	orr.w	r3, r3, #4
 8000ca6:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ca8:	4b3b      	ldr	r3, [pc, #236]	@ (8000d98 <HAL_ETH_MspInit+0x178>)
 8000caa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cac:	f003 0304 	and.w	r3, r3, #4
 8000cb0:	617b      	str	r3, [r7, #20]
 8000cb2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	613b      	str	r3, [r7, #16]
 8000cb8:	4b37      	ldr	r3, [pc, #220]	@ (8000d98 <HAL_ETH_MspInit+0x178>)
 8000cba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cbc:	4a36      	ldr	r2, [pc, #216]	@ (8000d98 <HAL_ETH_MspInit+0x178>)
 8000cbe:	f043 0301 	orr.w	r3, r3, #1
 8000cc2:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cc4:	4b34      	ldr	r3, [pc, #208]	@ (8000d98 <HAL_ETH_MspInit+0x178>)
 8000cc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cc8:	f003 0301 	and.w	r3, r3, #1
 8000ccc:	613b      	str	r3, [r7, #16]
 8000cce:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	60fb      	str	r3, [r7, #12]
 8000cd4:	4b30      	ldr	r3, [pc, #192]	@ (8000d98 <HAL_ETH_MspInit+0x178>)
 8000cd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cd8:	4a2f      	ldr	r2, [pc, #188]	@ (8000d98 <HAL_ETH_MspInit+0x178>)
 8000cda:	f043 0302 	orr.w	r3, r3, #2
 8000cde:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ce0:	4b2d      	ldr	r3, [pc, #180]	@ (8000d98 <HAL_ETH_MspInit+0x178>)
 8000ce2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ce4:	f003 0302 	and.w	r3, r3, #2
 8000ce8:	60fb      	str	r3, [r7, #12]
 8000cea:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000cec:	2300      	movs	r3, #0
 8000cee:	60bb      	str	r3, [r7, #8]
 8000cf0:	4b29      	ldr	r3, [pc, #164]	@ (8000d98 <HAL_ETH_MspInit+0x178>)
 8000cf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cf4:	4a28      	ldr	r2, [pc, #160]	@ (8000d98 <HAL_ETH_MspInit+0x178>)
 8000cf6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000cfa:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cfc:	4b26      	ldr	r3, [pc, #152]	@ (8000d98 <HAL_ETH_MspInit+0x178>)
 8000cfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000d04:	60bb      	str	r3, [r7, #8]
 8000d06:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000d08:	2332      	movs	r3, #50	@ 0x32
 8000d0a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d0c:	2302      	movs	r3, #2
 8000d0e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d10:	2300      	movs	r3, #0
 8000d12:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d14:	2303      	movs	r3, #3
 8000d16:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d18:	230b      	movs	r3, #11
 8000d1a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d1c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d20:	4619      	mov	r1, r3
 8000d22:	481e      	ldr	r0, [pc, #120]	@ (8000d9c <HAL_ETH_MspInit+0x17c>)
 8000d24:	f001 f80a 	bl	8001d3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000d28:	2386      	movs	r3, #134	@ 0x86
 8000d2a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d2c:	2302      	movs	r3, #2
 8000d2e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d30:	2300      	movs	r3, #0
 8000d32:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d34:	2303      	movs	r3, #3
 8000d36:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d38:	230b      	movs	r3, #11
 8000d3a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d3c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d40:	4619      	mov	r1, r3
 8000d42:	4817      	ldr	r0, [pc, #92]	@ (8000da0 <HAL_ETH_MspInit+0x180>)
 8000d44:	f000 fffa 	bl	8001d3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000d48:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d4c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d4e:	2302      	movs	r3, #2
 8000d50:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d52:	2300      	movs	r3, #0
 8000d54:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d56:	2303      	movs	r3, #3
 8000d58:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d5a:	230b      	movs	r3, #11
 8000d5c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000d5e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d62:	4619      	mov	r1, r3
 8000d64:	480f      	ldr	r0, [pc, #60]	@ (8000da4 <HAL_ETH_MspInit+0x184>)
 8000d66:	f000 ffe9 	bl	8001d3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000d6a:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000d6e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d70:	2302      	movs	r3, #2
 8000d72:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d74:	2300      	movs	r3, #0
 8000d76:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d78:	2303      	movs	r3, #3
 8000d7a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d7c:	230b      	movs	r3, #11
 8000d7e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d80:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d84:	4619      	mov	r1, r3
 8000d86:	4808      	ldr	r0, [pc, #32]	@ (8000da8 <HAL_ETH_MspInit+0x188>)
 8000d88:	f000 ffd8 	bl	8001d3c <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8000d8c:	bf00      	nop
 8000d8e:	3738      	adds	r7, #56	@ 0x38
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	40028000 	.word	0x40028000
 8000d98:	40023800 	.word	0x40023800
 8000d9c:	40020800 	.word	0x40020800
 8000da0:	40020000 	.word	0x40020000
 8000da4:	40020400 	.word	0x40020400
 8000da8:	40021800 	.word	0x40021800

08000dac <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b08a      	sub	sp, #40	@ 0x28
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000db4:	f107 0314 	add.w	r3, r7, #20
 8000db8:	2200      	movs	r2, #0
 8000dba:	601a      	str	r2, [r3, #0]
 8000dbc:	605a      	str	r2, [r3, #4]
 8000dbe:	609a      	str	r2, [r3, #8]
 8000dc0:	60da      	str	r2, [r3, #12]
 8000dc2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	4a19      	ldr	r2, [pc, #100]	@ (8000e30 <HAL_I2C_MspInit+0x84>)
 8000dca:	4293      	cmp	r3, r2
 8000dcc:	d12c      	bne.n	8000e28 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dce:	2300      	movs	r3, #0
 8000dd0:	613b      	str	r3, [r7, #16]
 8000dd2:	4b18      	ldr	r3, [pc, #96]	@ (8000e34 <HAL_I2C_MspInit+0x88>)
 8000dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dd6:	4a17      	ldr	r2, [pc, #92]	@ (8000e34 <HAL_I2C_MspInit+0x88>)
 8000dd8:	f043 0302 	orr.w	r3, r3, #2
 8000ddc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dde:	4b15      	ldr	r3, [pc, #84]	@ (8000e34 <HAL_I2C_MspInit+0x88>)
 8000de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000de2:	f003 0302 	and.w	r3, r3, #2
 8000de6:	613b      	str	r3, [r7, #16]
 8000de8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000dea:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000dee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000df0:	2312      	movs	r3, #18
 8000df2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000df4:	2301      	movs	r3, #1
 8000df6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000df8:	2303      	movs	r3, #3
 8000dfa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000dfc:	2304      	movs	r3, #4
 8000dfe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e00:	f107 0314 	add.w	r3, r7, #20
 8000e04:	4619      	mov	r1, r3
 8000e06:	480c      	ldr	r0, [pc, #48]	@ (8000e38 <HAL_I2C_MspInit+0x8c>)
 8000e08:	f000 ff98 	bl	8001d3c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	60fb      	str	r3, [r7, #12]
 8000e10:	4b08      	ldr	r3, [pc, #32]	@ (8000e34 <HAL_I2C_MspInit+0x88>)
 8000e12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e14:	4a07      	ldr	r2, [pc, #28]	@ (8000e34 <HAL_I2C_MspInit+0x88>)
 8000e16:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000e1a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e1c:	4b05      	ldr	r3, [pc, #20]	@ (8000e34 <HAL_I2C_MspInit+0x88>)
 8000e1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e20:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e24:	60fb      	str	r3, [r7, #12]
 8000e26:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000e28:	bf00      	nop
 8000e2a:	3728      	adds	r7, #40	@ 0x28
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	40005400 	.word	0x40005400
 8000e34:	40023800 	.word	0x40023800
 8000e38:	40020400 	.word	0x40020400

08000e3c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b08a      	sub	sp, #40	@ 0x28
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e44:	f107 0314 	add.w	r3, r7, #20
 8000e48:	2200      	movs	r2, #0
 8000e4a:	601a      	str	r2, [r3, #0]
 8000e4c:	605a      	str	r2, [r3, #4]
 8000e4e:	609a      	str	r2, [r3, #8]
 8000e50:	60da      	str	r2, [r3, #12]
 8000e52:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	4a19      	ldr	r2, [pc, #100]	@ (8000ec0 <HAL_UART_MspInit+0x84>)
 8000e5a:	4293      	cmp	r3, r2
 8000e5c:	d12c      	bne.n	8000eb8 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000e5e:	2300      	movs	r3, #0
 8000e60:	613b      	str	r3, [r7, #16]
 8000e62:	4b18      	ldr	r3, [pc, #96]	@ (8000ec4 <HAL_UART_MspInit+0x88>)
 8000e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e66:	4a17      	ldr	r2, [pc, #92]	@ (8000ec4 <HAL_UART_MspInit+0x88>)
 8000e68:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e6e:	4b15      	ldr	r3, [pc, #84]	@ (8000ec4 <HAL_UART_MspInit+0x88>)
 8000e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e72:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000e76:	613b      	str	r3, [r7, #16]
 8000e78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	60fb      	str	r3, [r7, #12]
 8000e7e:	4b11      	ldr	r3, [pc, #68]	@ (8000ec4 <HAL_UART_MspInit+0x88>)
 8000e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e82:	4a10      	ldr	r2, [pc, #64]	@ (8000ec4 <HAL_UART_MspInit+0x88>)
 8000e84:	f043 0308 	orr.w	r3, r3, #8
 8000e88:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e8a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ec4 <HAL_UART_MspInit+0x88>)
 8000e8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e8e:	f003 0308 	and.w	r3, r3, #8
 8000e92:	60fb      	str	r3, [r7, #12]
 8000e94:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000e96:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000e9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e9c:	2302      	movs	r3, #2
 8000e9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ea4:	2303      	movs	r3, #3
 8000ea6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000ea8:	2307      	movs	r3, #7
 8000eaa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000eac:	f107 0314 	add.w	r3, r7, #20
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	4805      	ldr	r0, [pc, #20]	@ (8000ec8 <HAL_UART_MspInit+0x8c>)
 8000eb4:	f000 ff42 	bl	8001d3c <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8000eb8:	bf00      	nop
 8000eba:	3728      	adds	r7, #40	@ 0x28
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	40004800 	.word	0x40004800
 8000ec4:	40023800 	.word	0x40023800
 8000ec8:	40020c00 	.word	0x40020c00

08000ecc <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b08a      	sub	sp, #40	@ 0x28
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ed4:	f107 0314 	add.w	r3, r7, #20
 8000ed8:	2200      	movs	r2, #0
 8000eda:	601a      	str	r2, [r3, #0]
 8000edc:	605a      	str	r2, [r3, #4]
 8000ede:	609a      	str	r2, [r3, #8]
 8000ee0:	60da      	str	r2, [r3, #12]
 8000ee2:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000eec:	d13f      	bne.n	8000f6e <HAL_PCD_MspInit+0xa2>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eee:	2300      	movs	r3, #0
 8000ef0:	613b      	str	r3, [r7, #16]
 8000ef2:	4b21      	ldr	r3, [pc, #132]	@ (8000f78 <HAL_PCD_MspInit+0xac>)
 8000ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef6:	4a20      	ldr	r2, [pc, #128]	@ (8000f78 <HAL_PCD_MspInit+0xac>)
 8000ef8:	f043 0301 	orr.w	r3, r3, #1
 8000efc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000efe:	4b1e      	ldr	r3, [pc, #120]	@ (8000f78 <HAL_PCD_MspInit+0xac>)
 8000f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f02:	f003 0301 	and.w	r3, r3, #1
 8000f06:	613b      	str	r3, [r7, #16]
 8000f08:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000f0a:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8000f0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f10:	2302      	movs	r3, #2
 8000f12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f14:	2300      	movs	r3, #0
 8000f16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f18:	2303      	movs	r3, #3
 8000f1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000f1c:	230a      	movs	r3, #10
 8000f1e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f20:	f107 0314 	add.w	r3, r7, #20
 8000f24:	4619      	mov	r1, r3
 8000f26:	4815      	ldr	r0, [pc, #84]	@ (8000f7c <HAL_PCD_MspInit+0xb0>)
 8000f28:	f000 ff08 	bl	8001d3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000f2c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000f30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f32:	2300      	movs	r3, #0
 8000f34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f36:	2300      	movs	r3, #0
 8000f38:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000f3a:	f107 0314 	add.w	r3, r7, #20
 8000f3e:	4619      	mov	r1, r3
 8000f40:	480e      	ldr	r0, [pc, #56]	@ (8000f7c <HAL_PCD_MspInit+0xb0>)
 8000f42:	f000 fefb 	bl	8001d3c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000f46:	4b0c      	ldr	r3, [pc, #48]	@ (8000f78 <HAL_PCD_MspInit+0xac>)
 8000f48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f4a:	4a0b      	ldr	r2, [pc, #44]	@ (8000f78 <HAL_PCD_MspInit+0xac>)
 8000f4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f50:	6353      	str	r3, [r2, #52]	@ 0x34
 8000f52:	2300      	movs	r3, #0
 8000f54:	60fb      	str	r3, [r7, #12]
 8000f56:	4b08      	ldr	r3, [pc, #32]	@ (8000f78 <HAL_PCD_MspInit+0xac>)
 8000f58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f5a:	4a07      	ldr	r2, [pc, #28]	@ (8000f78 <HAL_PCD_MspInit+0xac>)
 8000f5c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f60:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f62:	4b05      	ldr	r3, [pc, #20]	@ (8000f78 <HAL_PCD_MspInit+0xac>)
 8000f64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f6a:	60fb      	str	r3, [r7, #12]
 8000f6c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8000f6e:	bf00      	nop
 8000f70:	3728      	adds	r7, #40	@ 0x28
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	40023800 	.word	0x40023800
 8000f7c:	40020000 	.word	0x40020000

08000f80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f84:	bf00      	nop
 8000f86:	e7fd      	b.n	8000f84 <NMI_Handler+0x4>

08000f88 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f8c:	bf00      	nop
 8000f8e:	e7fd      	b.n	8000f8c <HardFault_Handler+0x4>

08000f90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f94:	bf00      	nop
 8000f96:	e7fd      	b.n	8000f94 <MemManage_Handler+0x4>

08000f98 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f9c:	bf00      	nop
 8000f9e:	e7fd      	b.n	8000f9c <BusFault_Handler+0x4>

08000fa0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fa4:	bf00      	nop
 8000fa6:	e7fd      	b.n	8000fa4 <UsageFault_Handler+0x4>

08000fa8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fac:	bf00      	nop
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bc80      	pop	{r7}
 8000fb2:	4770      	bx	lr

08000fb4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fb8:	bf00      	nop
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bc80      	pop	{r7}
 8000fbe:	4770      	bx	lr

08000fc0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fc4:	bf00      	nop
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bc80      	pop	{r7}
 8000fca:	4770      	bx	lr

08000fcc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fd0:	f000 f910 	bl	80011f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fd4:	bf00      	nop
 8000fd6:	bd80      	pop	{r7, pc}

08000fd8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8000fdc:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000fe0:	f001 f862 	bl	80020a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000fe4:	bf00      	nop
 8000fe6:	bd80      	pop	{r7, pc}

08000fe8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	60f8      	str	r0, [r7, #12]
 8000ff0:	60b9      	str	r1, [r7, #8]
 8000ff2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	617b      	str	r3, [r7, #20]
 8000ff8:	e00a      	b.n	8001010 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ffa:	f3af 8000 	nop.w
 8000ffe:	4601      	mov	r1, r0
 8001000:	68bb      	ldr	r3, [r7, #8]
 8001002:	1c5a      	adds	r2, r3, #1
 8001004:	60ba      	str	r2, [r7, #8]
 8001006:	b2ca      	uxtb	r2, r1
 8001008:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800100a:	697b      	ldr	r3, [r7, #20]
 800100c:	3301      	adds	r3, #1
 800100e:	617b      	str	r3, [r7, #20]
 8001010:	697a      	ldr	r2, [r7, #20]
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	429a      	cmp	r2, r3
 8001016:	dbf0      	blt.n	8000ffa <_read+0x12>
  }

  return len;
 8001018:	687b      	ldr	r3, [r7, #4]
}
 800101a:	4618      	mov	r0, r3
 800101c:	3718      	adds	r7, #24
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}

08001022 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001022:	b480      	push	{r7}
 8001024:	b083      	sub	sp, #12
 8001026:	af00      	add	r7, sp, #0
 8001028:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800102a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800102e:	4618      	mov	r0, r3
 8001030:	370c      	adds	r7, #12
 8001032:	46bd      	mov	sp, r7
 8001034:	bc80      	pop	{r7}
 8001036:	4770      	bx	lr

08001038 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001038:	b480      	push	{r7}
 800103a:	b083      	sub	sp, #12
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001048:	605a      	str	r2, [r3, #4]
  return 0;
 800104a:	2300      	movs	r3, #0
}
 800104c:	4618      	mov	r0, r3
 800104e:	370c      	adds	r7, #12
 8001050:	46bd      	mov	sp, r7
 8001052:	bc80      	pop	{r7}
 8001054:	4770      	bx	lr

08001056 <_isatty>:

int _isatty(int file)
{
 8001056:	b480      	push	{r7}
 8001058:	b083      	sub	sp, #12
 800105a:	af00      	add	r7, sp, #0
 800105c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800105e:	2301      	movs	r3, #1
}
 8001060:	4618      	mov	r0, r3
 8001062:	370c      	adds	r7, #12
 8001064:	46bd      	mov	sp, r7
 8001066:	bc80      	pop	{r7}
 8001068:	4770      	bx	lr

0800106a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800106a:	b480      	push	{r7}
 800106c:	b085      	sub	sp, #20
 800106e:	af00      	add	r7, sp, #0
 8001070:	60f8      	str	r0, [r7, #12]
 8001072:	60b9      	str	r1, [r7, #8]
 8001074:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001076:	2300      	movs	r3, #0
}
 8001078:	4618      	mov	r0, r3
 800107a:	3714      	adds	r7, #20
 800107c:	46bd      	mov	sp, r7
 800107e:	bc80      	pop	{r7}
 8001080:	4770      	bx	lr
	...

08001084 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b086      	sub	sp, #24
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800108c:	4a14      	ldr	r2, [pc, #80]	@ (80010e0 <_sbrk+0x5c>)
 800108e:	4b15      	ldr	r3, [pc, #84]	@ (80010e4 <_sbrk+0x60>)
 8001090:	1ad3      	subs	r3, r2, r3
 8001092:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001094:	697b      	ldr	r3, [r7, #20]
 8001096:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001098:	4b13      	ldr	r3, [pc, #76]	@ (80010e8 <_sbrk+0x64>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d102      	bne.n	80010a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010a0:	4b11      	ldr	r3, [pc, #68]	@ (80010e8 <_sbrk+0x64>)
 80010a2:	4a12      	ldr	r2, [pc, #72]	@ (80010ec <_sbrk+0x68>)
 80010a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010a6:	4b10      	ldr	r3, [pc, #64]	@ (80010e8 <_sbrk+0x64>)
 80010a8:	681a      	ldr	r2, [r3, #0]
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	4413      	add	r3, r2
 80010ae:	693a      	ldr	r2, [r7, #16]
 80010b0:	429a      	cmp	r2, r3
 80010b2:	d207      	bcs.n	80010c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010b4:	f003 fcba 	bl	8004a2c <__errno>
 80010b8:	4603      	mov	r3, r0
 80010ba:	220c      	movs	r2, #12
 80010bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010be:	f04f 33ff 	mov.w	r3, #4294967295
 80010c2:	e009      	b.n	80010d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010c4:	4b08      	ldr	r3, [pc, #32]	@ (80010e8 <_sbrk+0x64>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010ca:	4b07      	ldr	r3, [pc, #28]	@ (80010e8 <_sbrk+0x64>)
 80010cc:	681a      	ldr	r2, [r3, #0]
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	4413      	add	r3, r2
 80010d2:	4a05      	ldr	r2, [pc, #20]	@ (80010e8 <_sbrk+0x64>)
 80010d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010d6:	68fb      	ldr	r3, [r7, #12]
}
 80010d8:	4618      	mov	r0, r3
 80010da:	3718      	adds	r7, #24
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	20020000 	.word	0x20020000
 80010e4:	00000400 	.word	0x00000400
 80010e8:	20000650 	.word	0x20000650
 80010ec:	200007a8 	.word	0x200007a8

080010f0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010f0:	b480      	push	{r7}
 80010f2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010f4:	bf00      	nop
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bc80      	pop	{r7}
 80010fa:	4770      	bx	lr

080010fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80010fc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001134 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit 
 8001100:	f7ff fff6 	bl	80010f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001104:	480c      	ldr	r0, [pc, #48]	@ (8001138 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001106:	490d      	ldr	r1, [pc, #52]	@ (800113c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001108:	4a0d      	ldr	r2, [pc, #52]	@ (8001140 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800110a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800110c:	e002      	b.n	8001114 <LoopCopyDataInit>

0800110e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800110e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001110:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001112:	3304      	adds	r3, #4

08001114 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001114:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001116:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001118:	d3f9      	bcc.n	800110e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800111a:	4a0a      	ldr	r2, [pc, #40]	@ (8001144 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800111c:	4c0a      	ldr	r4, [pc, #40]	@ (8001148 <LoopFillZerobss+0x22>)
  movs r3, #0
 800111e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001120:	e001      	b.n	8001126 <LoopFillZerobss>

08001122 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001122:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001124:	3204      	adds	r2, #4

08001126 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001126:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001128:	d3fb      	bcc.n	8001122 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800112a:	f003 fc85 	bl	8004a38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800112e:	f7ff fa49 	bl	80005c4 <main>
  bx  lr
 8001132:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001134:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001138:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800113c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001140:	08005690 	.word	0x08005690
  ldr r2, =_sbss
 8001144:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001148:	200007a4 	.word	0x200007a4

0800114c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800114c:	e7fe      	b.n	800114c <ADC_IRQHandler>
	...

08001150 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001154:	4b0e      	ldr	r3, [pc, #56]	@ (8001190 <HAL_Init+0x40>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	4a0d      	ldr	r2, [pc, #52]	@ (8001190 <HAL_Init+0x40>)
 800115a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800115e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8001160:	4b0b      	ldr	r3, [pc, #44]	@ (8001190 <HAL_Init+0x40>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4a0a      	ldr	r2, [pc, #40]	@ (8001190 <HAL_Init+0x40>)
 8001166:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800116a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800116c:	4b08      	ldr	r3, [pc, #32]	@ (8001190 <HAL_Init+0x40>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4a07      	ldr	r2, [pc, #28]	@ (8001190 <HAL_Init+0x40>)
 8001172:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001176:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001178:	2003      	movs	r0, #3
 800117a:	f000 f947 	bl	800140c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800117e:	2000      	movs	r0, #0
 8001180:	f000 f808 	bl	8001194 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8001184:	f7ff fd26 	bl	8000bd4 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8001188:	2300      	movs	r3, #0
}
 800118a:	4618      	mov	r0, r3
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	40023c00 	.word	0x40023c00

08001194 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800119c:	4b12      	ldr	r3, [pc, #72]	@ (80011e8 <HAL_InitTick+0x54>)
 800119e:	681a      	ldr	r2, [r3, #0]
 80011a0:	4b12      	ldr	r3, [pc, #72]	@ (80011ec <HAL_InitTick+0x58>)
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	4619      	mov	r1, r3
 80011a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80011ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80011b2:	4618      	mov	r0, r3
 80011b4:	f000 f95f 	bl	8001476 <HAL_SYSTICK_Config>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011be:	2301      	movs	r3, #1
 80011c0:	e00e      	b.n	80011e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	2b0f      	cmp	r3, #15
 80011c6:	d80a      	bhi.n	80011de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011c8:	2200      	movs	r2, #0
 80011ca:	6879      	ldr	r1, [r7, #4]
 80011cc:	f04f 30ff 	mov.w	r0, #4294967295
 80011d0:	f000 f927 	bl	8001422 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011d4:	4a06      	ldr	r2, [pc, #24]	@ (80011f0 <HAL_InitTick+0x5c>)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011da:	2300      	movs	r3, #0
 80011dc:	e000      	b.n	80011e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011de:	2301      	movs	r3, #1
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	3708      	adds	r7, #8
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	20000000 	.word	0x20000000
 80011ec:	20000008 	.word	0x20000008
 80011f0:	20000004 	.word	0x20000004

080011f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011f4:	b480      	push	{r7}
 80011f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011f8:	4b05      	ldr	r3, [pc, #20]	@ (8001210 <HAL_IncTick+0x1c>)
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	461a      	mov	r2, r3
 80011fe:	4b05      	ldr	r3, [pc, #20]	@ (8001214 <HAL_IncTick+0x20>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	4413      	add	r3, r2
 8001204:	4a03      	ldr	r2, [pc, #12]	@ (8001214 <HAL_IncTick+0x20>)
 8001206:	6013      	str	r3, [r2, #0]
}
 8001208:	bf00      	nop
 800120a:	46bd      	mov	sp, r7
 800120c:	bc80      	pop	{r7}
 800120e:	4770      	bx	lr
 8001210:	20000008 	.word	0x20000008
 8001214:	20000654 	.word	0x20000654

08001218 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0
  return uwTick;
 800121c:	4b02      	ldr	r3, [pc, #8]	@ (8001228 <HAL_GetTick+0x10>)
 800121e:	681b      	ldr	r3, [r3, #0]
}
 8001220:	4618      	mov	r0, r3
 8001222:	46bd      	mov	sp, r7
 8001224:	bc80      	pop	{r7}
 8001226:	4770      	bx	lr
 8001228:	20000654 	.word	0x20000654

0800122c <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b084      	sub	sp, #16
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001234:	f7ff fff0 	bl	8001218 <HAL_GetTick>
 8001238:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001244:	d005      	beq.n	8001252 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001246:	4b0a      	ldr	r3, [pc, #40]	@ (8001270 <HAL_Delay+0x44>)
 8001248:	781b      	ldrb	r3, [r3, #0]
 800124a:	461a      	mov	r2, r3
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	4413      	add	r3, r2
 8001250:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001252:	bf00      	nop
 8001254:	f7ff ffe0 	bl	8001218 <HAL_GetTick>
 8001258:	4602      	mov	r2, r0
 800125a:	68bb      	ldr	r3, [r7, #8]
 800125c:	1ad3      	subs	r3, r2, r3
 800125e:	68fa      	ldr	r2, [r7, #12]
 8001260:	429a      	cmp	r2, r3
 8001262:	d8f7      	bhi.n	8001254 <HAL_Delay+0x28>
  {
  }
}
 8001264:	bf00      	nop
 8001266:	bf00      	nop
 8001268:	3710      	adds	r7, #16
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	20000008 	.word	0x20000008

08001274 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001274:	b480      	push	{r7}
 8001276:	b085      	sub	sp, #20
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	f003 0307 	and.w	r3, r3, #7
 8001282:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001284:	4b0c      	ldr	r3, [pc, #48]	@ (80012b8 <__NVIC_SetPriorityGrouping+0x44>)
 8001286:	68db      	ldr	r3, [r3, #12]
 8001288:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800128a:	68ba      	ldr	r2, [r7, #8]
 800128c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001290:	4013      	ands	r3, r2
 8001292:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001298:	68bb      	ldr	r3, [r7, #8]
 800129a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800129c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80012a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012a6:	4a04      	ldr	r2, [pc, #16]	@ (80012b8 <__NVIC_SetPriorityGrouping+0x44>)
 80012a8:	68bb      	ldr	r3, [r7, #8]
 80012aa:	60d3      	str	r3, [r2, #12]
}
 80012ac:	bf00      	nop
 80012ae:	3714      	adds	r7, #20
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bc80      	pop	{r7}
 80012b4:	4770      	bx	lr
 80012b6:	bf00      	nop
 80012b8:	e000ed00 	.word	0xe000ed00

080012bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012c0:	4b04      	ldr	r3, [pc, #16]	@ (80012d4 <__NVIC_GetPriorityGrouping+0x18>)
 80012c2:	68db      	ldr	r3, [r3, #12]
 80012c4:	0a1b      	lsrs	r3, r3, #8
 80012c6:	f003 0307 	and.w	r3, r3, #7
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bc80      	pop	{r7}
 80012d0:	4770      	bx	lr
 80012d2:	bf00      	nop
 80012d4:	e000ed00 	.word	0xe000ed00

080012d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012d8:	b480      	push	{r7}
 80012da:	b083      	sub	sp, #12
 80012dc:	af00      	add	r7, sp, #0
 80012de:	4603      	mov	r3, r0
 80012e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	db0b      	blt.n	8001302 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012ea:	79fb      	ldrb	r3, [r7, #7]
 80012ec:	f003 021f 	and.w	r2, r3, #31
 80012f0:	4906      	ldr	r1, [pc, #24]	@ (800130c <__NVIC_EnableIRQ+0x34>)
 80012f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012f6:	095b      	lsrs	r3, r3, #5
 80012f8:	2001      	movs	r0, #1
 80012fa:	fa00 f202 	lsl.w	r2, r0, r2
 80012fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001302:	bf00      	nop
 8001304:	370c      	adds	r7, #12
 8001306:	46bd      	mov	sp, r7
 8001308:	bc80      	pop	{r7}
 800130a:	4770      	bx	lr
 800130c:	e000e100 	.word	0xe000e100

08001310 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001310:	b480      	push	{r7}
 8001312:	b083      	sub	sp, #12
 8001314:	af00      	add	r7, sp, #0
 8001316:	4603      	mov	r3, r0
 8001318:	6039      	str	r1, [r7, #0]
 800131a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800131c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001320:	2b00      	cmp	r3, #0
 8001322:	db0a      	blt.n	800133a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	b2da      	uxtb	r2, r3
 8001328:	490c      	ldr	r1, [pc, #48]	@ (800135c <__NVIC_SetPriority+0x4c>)
 800132a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800132e:	0112      	lsls	r2, r2, #4
 8001330:	b2d2      	uxtb	r2, r2
 8001332:	440b      	add	r3, r1
 8001334:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001338:	e00a      	b.n	8001350 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	b2da      	uxtb	r2, r3
 800133e:	4908      	ldr	r1, [pc, #32]	@ (8001360 <__NVIC_SetPriority+0x50>)
 8001340:	79fb      	ldrb	r3, [r7, #7]
 8001342:	f003 030f 	and.w	r3, r3, #15
 8001346:	3b04      	subs	r3, #4
 8001348:	0112      	lsls	r2, r2, #4
 800134a:	b2d2      	uxtb	r2, r2
 800134c:	440b      	add	r3, r1
 800134e:	761a      	strb	r2, [r3, #24]
}
 8001350:	bf00      	nop
 8001352:	370c      	adds	r7, #12
 8001354:	46bd      	mov	sp, r7
 8001356:	bc80      	pop	{r7}
 8001358:	4770      	bx	lr
 800135a:	bf00      	nop
 800135c:	e000e100 	.word	0xe000e100
 8001360:	e000ed00 	.word	0xe000ed00

08001364 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001364:	b480      	push	{r7}
 8001366:	b089      	sub	sp, #36	@ 0x24
 8001368:	af00      	add	r7, sp, #0
 800136a:	60f8      	str	r0, [r7, #12]
 800136c:	60b9      	str	r1, [r7, #8]
 800136e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	f003 0307 	and.w	r3, r3, #7
 8001376:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001378:	69fb      	ldr	r3, [r7, #28]
 800137a:	f1c3 0307 	rsb	r3, r3, #7
 800137e:	2b04      	cmp	r3, #4
 8001380:	bf28      	it	cs
 8001382:	2304      	movcs	r3, #4
 8001384:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001386:	69fb      	ldr	r3, [r7, #28]
 8001388:	3304      	adds	r3, #4
 800138a:	2b06      	cmp	r3, #6
 800138c:	d902      	bls.n	8001394 <NVIC_EncodePriority+0x30>
 800138e:	69fb      	ldr	r3, [r7, #28]
 8001390:	3b03      	subs	r3, #3
 8001392:	e000      	b.n	8001396 <NVIC_EncodePriority+0x32>
 8001394:	2300      	movs	r3, #0
 8001396:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001398:	f04f 32ff 	mov.w	r2, #4294967295
 800139c:	69bb      	ldr	r3, [r7, #24]
 800139e:	fa02 f303 	lsl.w	r3, r2, r3
 80013a2:	43da      	mvns	r2, r3
 80013a4:	68bb      	ldr	r3, [r7, #8]
 80013a6:	401a      	ands	r2, r3
 80013a8:	697b      	ldr	r3, [r7, #20]
 80013aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013ac:	f04f 31ff 	mov.w	r1, #4294967295
 80013b0:	697b      	ldr	r3, [r7, #20]
 80013b2:	fa01 f303 	lsl.w	r3, r1, r3
 80013b6:	43d9      	mvns	r1, r3
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013bc:	4313      	orrs	r3, r2
         );
}
 80013be:	4618      	mov	r0, r3
 80013c0:	3724      	adds	r7, #36	@ 0x24
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bc80      	pop	{r7}
 80013c6:	4770      	bx	lr

080013c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	3b01      	subs	r3, #1
 80013d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80013d8:	d301      	bcc.n	80013de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013da:	2301      	movs	r3, #1
 80013dc:	e00f      	b.n	80013fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013de:	4a0a      	ldr	r2, [pc, #40]	@ (8001408 <SysTick_Config+0x40>)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	3b01      	subs	r3, #1
 80013e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013e6:	210f      	movs	r1, #15
 80013e8:	f04f 30ff 	mov.w	r0, #4294967295
 80013ec:	f7ff ff90 	bl	8001310 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013f0:	4b05      	ldr	r3, [pc, #20]	@ (8001408 <SysTick_Config+0x40>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013f6:	4b04      	ldr	r3, [pc, #16]	@ (8001408 <SysTick_Config+0x40>)
 80013f8:	2207      	movs	r2, #7
 80013fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013fc:	2300      	movs	r3, #0
}
 80013fe:	4618      	mov	r0, r3
 8001400:	3708      	adds	r7, #8
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	e000e010 	.word	0xe000e010

0800140c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001414:	6878      	ldr	r0, [r7, #4]
 8001416:	f7ff ff2d 	bl	8001274 <__NVIC_SetPriorityGrouping>
}
 800141a:	bf00      	nop
 800141c:	3708      	adds	r7, #8
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}

08001422 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001422:	b580      	push	{r7, lr}
 8001424:	b086      	sub	sp, #24
 8001426:	af00      	add	r7, sp, #0
 8001428:	4603      	mov	r3, r0
 800142a:	60b9      	str	r1, [r7, #8]
 800142c:	607a      	str	r2, [r7, #4]
 800142e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001430:	2300      	movs	r3, #0
 8001432:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001434:	f7ff ff42 	bl	80012bc <__NVIC_GetPriorityGrouping>
 8001438:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800143a:	687a      	ldr	r2, [r7, #4]
 800143c:	68b9      	ldr	r1, [r7, #8]
 800143e:	6978      	ldr	r0, [r7, #20]
 8001440:	f7ff ff90 	bl	8001364 <NVIC_EncodePriority>
 8001444:	4602      	mov	r2, r0
 8001446:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800144a:	4611      	mov	r1, r2
 800144c:	4618      	mov	r0, r3
 800144e:	f7ff ff5f 	bl	8001310 <__NVIC_SetPriority>
}
 8001452:	bf00      	nop
 8001454:	3718      	adds	r7, #24
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}

0800145a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800145a:	b580      	push	{r7, lr}
 800145c:	b082      	sub	sp, #8
 800145e:	af00      	add	r7, sp, #0
 8001460:	4603      	mov	r3, r0
 8001462:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001464:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001468:	4618      	mov	r0, r3
 800146a:	f7ff ff35 	bl	80012d8 <__NVIC_EnableIRQ>
}
 800146e:	bf00      	nop
 8001470:	3708      	adds	r7, #8
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}

08001476 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001476:	b580      	push	{r7, lr}
 8001478:	b082      	sub	sp, #8
 800147a:	af00      	add	r7, sp, #0
 800147c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800147e:	6878      	ldr	r0, [r7, #4]
 8001480:	f7ff ffa2 	bl	80013c8 <SysTick_Config>
 8001484:	4603      	mov	r3, r0
}
 8001486:	4618      	mov	r0, r3
 8001488:	3708      	adds	r7, #8
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
	...

08001490 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b088      	sub	sp, #32
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 8001498:	2300      	movs	r3, #0
 800149a:	61fb      	str	r3, [r7, #28]
 800149c:	2300      	movs	r3, #0
 800149e:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 80014a0:	4ba3      	ldr	r3, [pc, #652]	@ (8001730 <HAL_ETH_Init+0x2a0>)
 80014a2:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 80014a4:	2300      	movs	r3, #0
 80014a6:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 80014a8:	2300      	movs	r3, #0
 80014aa:	613b      	str	r3, [r7, #16]

  /* Check the ETH peripheral state */
  if (heth == NULL)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d101      	bne.n	80014b6 <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 80014b2:	2301      	movs	r3, #1
 80014b4:	e173      	b.n	800179e <HAL_ETH_Init+0x30e>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));

  if (heth->State == HAL_ETH_STATE_RESET)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80014bc:	b2db      	uxtb	r3, r3
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d106      	bne.n	80014d0 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	2200      	movs	r2, #0
 80014c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80014ca:	6878      	ldr	r0, [r7, #4]
 80014cc:	f7ff fba8 	bl	8000c20 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014d0:	2300      	movs	r3, #0
 80014d2:	60bb      	str	r3, [r7, #8]
 80014d4:	4b97      	ldr	r3, [pc, #604]	@ (8001734 <HAL_ETH_Init+0x2a4>)
 80014d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014d8:	4a96      	ldr	r2, [pc, #600]	@ (8001734 <HAL_ETH_Init+0x2a4>)
 80014da:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014de:	6453      	str	r3, [r2, #68]	@ 0x44
 80014e0:	4b94      	ldr	r3, [pc, #592]	@ (8001734 <HAL_ETH_Init+0x2a4>)
 80014e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014e8:	60bb      	str	r3, [r7, #8]
 80014ea:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80014ec:	4b92      	ldr	r3, [pc, #584]	@ (8001738 <HAL_ETH_Init+0x2a8>)
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	4a91      	ldr	r2, [pc, #580]	@ (8001738 <HAL_ETH_Init+0x2a8>)
 80014f2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80014f6:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80014f8:	4b8f      	ldr	r3, [pc, #572]	@ (8001738 <HAL_ETH_Init+0x2a8>)
 80014fa:	685a      	ldr	r2, [r3, #4]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	6a1b      	ldr	r3, [r3, #32]
 8001500:	498d      	ldr	r1, [pc, #564]	@ (8001738 <HAL_ETH_Init+0x2a8>)
 8001502:	4313      	orrs	r3, r2
 8001504:	604b      	str	r3, [r1, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	687a      	ldr	r2, [r7, #4]
 8001512:	6812      	ldr	r2, [r2, #0]
 8001514:	f043 0301 	orr.w	r3, r3, #1
 8001518:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800151c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800151e:	f7ff fe7b 	bl	8001218 <HAL_GetTick>
 8001522:	6178      	str	r0, [r7, #20]

  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8001524:	e011      	b.n	800154a <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_SWRESET)
 8001526:	f7ff fe77 	bl	8001218 <HAL_GetTick>
 800152a:	4602      	mov	r2, r0
 800152c:	697b      	ldr	r3, [r7, #20]
 800152e:	1ad3      	subs	r3, r2, r3
 8001530:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001534:	d909      	bls.n	800154a <HAL_ETH_Init+0xba>
    {
      heth->State = HAL_ETH_STATE_TIMEOUT;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	2203      	movs	r2, #3
 800153a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	2200      	movs	r2, #0
 8001542:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 8001546:	2303      	movs	r3, #3
 8001548:	e129      	b.n	800179e <HAL_ETH_Init+0x30e>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f003 0301 	and.w	r3, r3, #1
 8001558:	2b00      	cmp	r3, #0
 800155a:	d1e4      	bne.n	8001526 <HAL_ETH_Init+0x96>
    }
  }

  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	691b      	ldr	r3, [r3, #16]
 8001562:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 8001564:	69fb      	ldr	r3, [r7, #28]
 8001566:	f023 031c 	bic.w	r3, r3, #28
 800156a:	61fb      	str	r3, [r7, #28]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 800156c:	f002 fb3c 	bl	8003be8 <HAL_RCC_GetHCLKFreq>
 8001570:	61b8      	str	r0, [r7, #24]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 8001572:	69bb      	ldr	r3, [r7, #24]
 8001574:	4a71      	ldr	r2, [pc, #452]	@ (800173c <HAL_ETH_Init+0x2ac>)
 8001576:	4293      	cmp	r3, r2
 8001578:	d908      	bls.n	800158c <HAL_ETH_Init+0xfc>
 800157a:	69bb      	ldr	r3, [r7, #24]
 800157c:	4a70      	ldr	r2, [pc, #448]	@ (8001740 <HAL_ETH_Init+0x2b0>)
 800157e:	4293      	cmp	r3, r2
 8001580:	d804      	bhi.n	800158c <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8001582:	69fb      	ldr	r3, [r7, #28]
 8001584:	f043 0308 	orr.w	r3, r3, #8
 8001588:	61fb      	str	r3, [r7, #28]
 800158a:	e01a      	b.n	80015c2 <HAL_ETH_Init+0x132>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 800158c:	69bb      	ldr	r3, [r7, #24]
 800158e:	4a6c      	ldr	r2, [pc, #432]	@ (8001740 <HAL_ETH_Init+0x2b0>)
 8001590:	4293      	cmp	r3, r2
 8001592:	d908      	bls.n	80015a6 <HAL_ETH_Init+0x116>
 8001594:	69bb      	ldr	r3, [r7, #24]
 8001596:	4a66      	ldr	r2, [pc, #408]	@ (8001730 <HAL_ETH_Init+0x2a0>)
 8001598:	4293      	cmp	r3, r2
 800159a:	d204      	bcs.n	80015a6 <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 800159c:	69fb      	ldr	r3, [r7, #28]
 800159e:	f043 030c 	orr.w	r3, r3, #12
 80015a2:	61fb      	str	r3, [r7, #28]
 80015a4:	e00d      	b.n	80015c2 <HAL_ETH_Init+0x132>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 80015a6:	69bb      	ldr	r3, [r7, #24]
 80015a8:	4a61      	ldr	r2, [pc, #388]	@ (8001730 <HAL_ETH_Init+0x2a0>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d303      	bcc.n	80015b6 <HAL_ETH_Init+0x126>
 80015ae:	69bb      	ldr	r3, [r7, #24]
 80015b0:	4a64      	ldr	r2, [pc, #400]	@ (8001744 <HAL_ETH_Init+0x2b4>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d904      	bls.n	80015c0 <HAL_ETH_Init+0x130>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else /* ((hclk >= 100000000)&&(hclk < 120000000)) */
  {
    /* CSR Clock Range between 100-120 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 80015b6:	69fb      	ldr	r3, [r7, #28]
 80015b8:	f043 0304 	orr.w	r3, r3, #4
 80015bc:	61fb      	str	r3, [r7, #28]
 80015be:	e000      	b.n	80015c2 <HAL_ETH_Init+0x132>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 80015c0:	bf00      	nop
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	69fa      	ldr	r2, [r7, #28]
 80015c8:	611a      	str	r2, [r3, #16]

  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 80015ca:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80015ce:	2100      	movs	r1, #0
 80015d0:	6878      	ldr	r0, [r7, #4]
 80015d2:	f000 f951 	bl	8001878 <HAL_ETH_WritePHYRegister>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d00b      	beq.n	80015f4 <HAL_ETH_Init+0x164>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 80015dc:	2301      	movs	r3, #1
 80015de:	613b      	str	r3, [r7, #16]

    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 80015e0:	6939      	ldr	r1, [r7, #16]
 80015e2:	6878      	ldr	r0, [r7, #4]
 80015e4:	f000 f9ae 	bl	8001944 <ETH_MACDMAConfig>

    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	2201      	movs	r2, #1
 80015ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

    /* Return HAL_ERROR */
    return HAL_ERROR;
 80015f0:	2301      	movs	r3, #1
 80015f2:	e0d4      	b.n	800179e <HAL_ETH_Init+0x30e>
  }

  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 80015f4:	20ff      	movs	r0, #255	@ 0xff
 80015f6:	f7ff fe19 	bl	800122c <HAL_Delay>

  if ((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	f000 80a2 	beq.w	8001748 <HAL_ETH_Init+0x2b8>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8001604:	f7ff fe08 	bl	8001218 <HAL_GetTick>
 8001608:	6178      	str	r0, [r7, #20]

    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 800160a:	f107 030c 	add.w	r3, r7, #12
 800160e:	461a      	mov	r2, r3
 8001610:	2101      	movs	r1, #1
 8001612:	6878      	ldr	r0, [r7, #4]
 8001614:	f000 f8c8 	bl	80017a8 <HAL_ETH_ReadPHYRegister>

      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_LINKED_STATE)
 8001618:	f7ff fdfe 	bl	8001218 <HAL_GetTick>
 800161c:	4602      	mov	r2, r0
 800161e:	697b      	ldr	r3, [r7, #20]
 8001620:	1ad3      	subs	r3, r2, r3
 8001622:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001626:	4293      	cmp	r3, r2
 8001628:	d90f      	bls.n	800164a <HAL_ETH_Init+0x1ba>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 800162a:	2301      	movs	r3, #1
 800162c:	613b      	str	r3, [r7, #16]

        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 800162e:	6939      	ldr	r1, [r7, #16]
 8001630:	6878      	ldr	r0, [r7, #4]
 8001632:	f000 f987 	bl	8001944 <ETH_MACDMAConfig>

        heth->State = HAL_ETH_STATE_READY;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	2201      	movs	r2, #1
 800163a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	2200      	movs	r2, #0
 8001642:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

        return HAL_TIMEOUT;
 8001646:	2303      	movs	r3, #3
 8001648:	e0a9      	b.n	800179e <HAL_ETH_Init+0x30e>
      }
    }
    while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	f003 0304 	and.w	r3, r3, #4
 8001650:	2b00      	cmp	r3, #0
 8001652:	d0da      	beq.n	800160a <HAL_ETH_Init+0x17a>


    /* Enable Auto-Negotiation */
    if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8001654:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001658:	2100      	movs	r1, #0
 800165a:	6878      	ldr	r0, [r7, #4]
 800165c:	f000 f90c 	bl	8001878 <HAL_ETH_WritePHYRegister>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d00b      	beq.n	800167e <HAL_ETH_Init+0x1ee>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8001666:	2301      	movs	r3, #1
 8001668:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 800166a:	6939      	ldr	r1, [r7, #16]
 800166c:	6878      	ldr	r0, [r7, #4]
 800166e:	f000 f969 	bl	8001944 <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2201      	movs	r2, #1
 8001676:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 800167a:	2301      	movs	r3, #1
 800167c:	e08f      	b.n	800179e <HAL_ETH_Init+0x30e>
    }

    /* Get tick */
    tickstart = HAL_GetTick();
 800167e:	f7ff fdcb 	bl	8001218 <HAL_GetTick>
 8001682:	6178      	str	r0, [r7, #20]

    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8001684:	f107 030c 	add.w	r3, r7, #12
 8001688:	461a      	mov	r2, r3
 800168a:	2101      	movs	r1, #1
 800168c:	6878      	ldr	r0, [r7, #4]
 800168e:	f000 f88b 	bl	80017a8 <HAL_ETH_ReadPHYRegister>

      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8001692:	f7ff fdc1 	bl	8001218 <HAL_GetTick>
 8001696:	4602      	mov	r2, r0
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	1ad3      	subs	r3, r2, r3
 800169c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016a0:	4293      	cmp	r3, r2
 80016a2:	d90f      	bls.n	80016c4 <HAL_ETH_Init+0x234>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 80016a4:	2301      	movs	r3, #1
 80016a6:	613b      	str	r3, [r7, #16]

        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 80016a8:	6939      	ldr	r1, [r7, #16]
 80016aa:	6878      	ldr	r0, [r7, #4]
 80016ac:	f000 f94a 	bl	8001944 <ETH_MACDMAConfig>

        heth->State = HAL_ETH_STATE_READY;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	2201      	movs	r2, #1
 80016b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2200      	movs	r2, #0
 80016bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

        return HAL_TIMEOUT;
 80016c0:	2303      	movs	r3, #3
 80016c2:	e06c      	b.n	800179e <HAL_ETH_Init+0x30e>
      }

    }
    while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	f003 0320 	and.w	r3, r3, #32
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d0da      	beq.n	8001684 <HAL_ETH_Init+0x1f4>

    /* Read the result of the auto-negotiation */
    if ((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 80016ce:	f107 030c 	add.w	r3, r7, #12
 80016d2:	461a      	mov	r2, r3
 80016d4:	2110      	movs	r1, #16
 80016d6:	6878      	ldr	r0, [r7, #4]
 80016d8:	f000 f866 	bl	80017a8 <HAL_ETH_ReadPHYRegister>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d00b      	beq.n	80016fa <HAL_ETH_Init+0x26a>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80016e2:	2301      	movs	r3, #1
 80016e4:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80016e6:	6939      	ldr	r1, [r7, #16]
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f000 f92b 	bl	8001944 <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2201      	movs	r2, #1
 80016f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 80016f6:	2301      	movs	r3, #1
 80016f8:	e051      	b.n	800179e <HAL_ETH_Init+0x30e>
    }

    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if ((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	f003 0304 	and.w	r3, r3, #4
 8001700:	2b00      	cmp	r3, #0
 8001702:	d004      	beq.n	800170e <HAL_ETH_Init+0x27e>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800170a:	60da      	str	r2, [r3, #12]
 800170c:	e002      	b.n	8001714 <HAL_ETH_Init+0x284>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	2200      	movs	r2, #0
 8001712:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if ((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	f003 0302 	and.w	r3, r3, #2
 800171a:	2b00      	cmp	r3, #0
 800171c:	d003      	beq.n	8001726 <HAL_ETH_Init+0x296>
    {
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	2200      	movs	r2, #0
 8001722:	609a      	str	r2, [r3, #8]
 8001724:	e032      	b.n	800178c <HAL_ETH_Init+0x2fc>
    }
    else
    {
      /* Set Ethernet speed to 100M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_100M;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800172c:	609a      	str	r2, [r3, #8]
 800172e:	e02d      	b.n	800178c <HAL_ETH_Init+0x2fc>
 8001730:	03938700 	.word	0x03938700
 8001734:	40023800 	.word	0x40023800
 8001738:	40013800 	.word	0x40013800
 800173c:	01312cff 	.word	0x01312cff
 8001740:	02160ebf 	.word	0x02160ebf
 8001744:	05f5e0ff 	.word	0x05f5e0ff
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));

    /* Set MAC Speed and Duplex Mode */
    if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	68db      	ldr	r3, [r3, #12]
 800174c:	08db      	lsrs	r3, r3, #3
 800174e:	b29a      	uxth	r2, r3
                                                 (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	689b      	ldr	r3, [r3, #8]
 8001754:	085b      	lsrs	r3, r3, #1
 8001756:	b29b      	uxth	r3, r3
    if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8001758:	4313      	orrs	r3, r2
 800175a:	b29b      	uxth	r3, r3
 800175c:	461a      	mov	r2, r3
 800175e:	2100      	movs	r1, #0
 8001760:	6878      	ldr	r0, [r7, #4]
 8001762:	f000 f889 	bl	8001878 <HAL_ETH_WritePHYRegister>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d00b      	beq.n	8001784 <HAL_ETH_Init+0x2f4>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 800176c:	2301      	movs	r3, #1
 800176e:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8001770:	6939      	ldr	r1, [r7, #16]
 8001772:	6878      	ldr	r0, [r7, #4]
 8001774:	f000 f8e6 	bl	8001944 <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	2201      	movs	r2, #1
 800177c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 8001780:	2301      	movs	r3, #1
 8001782:	e00c      	b.n	800179e <HAL_ETH_Init+0x30e>
    }

    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8001784:	f640 70ff 	movw	r0, #4095	@ 0xfff
 8001788:	f7ff fd50 	bl	800122c <HAL_Delay>
  }

  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 800178c:	6939      	ldr	r1, [r7, #16]
 800178e:	6878      	ldr	r0, [r7, #4]
 8001790:	f000 f8d8 	bl	8001944 <ETH_MACDMAConfig>

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	2201      	movs	r2, #1
 8001798:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  /* Return function status */
  return HAL_OK;
 800179c:	2300      	movs	r3, #0
}
 800179e:	4618      	mov	r0, r3
 80017a0:	3720      	adds	r7, #32
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop

080017a8 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param  RegValue PHY register value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b086      	sub	sp, #24
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	60f8      	str	r0, [r7, #12]
 80017b0:	460b      	mov	r3, r1
 80017b2:	607a      	str	r2, [r7, #4]
 80017b4:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 80017b6:	2300      	movs	r3, #0
 80017b8:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 80017ba:	2300      	movs	r3, #0
 80017bc:	613b      	str	r3, [r7, #16]

  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));

  /* Check the ETH peripheral state */
  if (heth->State == HAL_ETH_STATE_BUSY_RD)
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80017c4:	b2db      	uxtb	r3, r3
 80017c6:	2b82      	cmp	r3, #130	@ 0x82
 80017c8:	d101      	bne.n	80017ce <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 80017ca:	2302      	movs	r3, #2
 80017cc:	e050      	b.n	8001870 <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	2282      	movs	r2, #130	@ 0x82
 80017d2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	691b      	ldr	r3, [r3, #16]
 80017dc:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80017de:	697b      	ldr	r3, [r7, #20]
 80017e0:	f003 031c 	and.w	r3, r3, #28
 80017e4:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	8a1b      	ldrh	r3, [r3, #16]
 80017ea:	02db      	lsls	r3, r3, #11
 80017ec:	b29b      	uxth	r3, r3
 80017ee:	697a      	ldr	r2, [r7, #20]
 80017f0:	4313      	orrs	r3, r2
 80017f2:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 80017f4:	897b      	ldrh	r3, [r7, #10]
 80017f6:	019b      	lsls	r3, r3, #6
 80017f8:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 80017fc:	697a      	ldr	r2, [r7, #20]
 80017fe:	4313      	orrs	r3, r2
 8001800:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8001802:	697b      	ldr	r3, [r7, #20]
 8001804:	f023 0302 	bic.w	r3, r3, #2
 8001808:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 800180a:	697b      	ldr	r3, [r7, #20]
 800180c:	f043 0301 	orr.w	r3, r3, #1
 8001810:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	697a      	ldr	r2, [r7, #20]
 8001818:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 800181a:	f7ff fcfd 	bl	8001218 <HAL_GetTick>
 800181e:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8001820:	e015      	b.n	800184e <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 8001822:	f7ff fcf9 	bl	8001218 <HAL_GetTick>
 8001826:	4602      	mov	r2, r0
 8001828:	693b      	ldr	r3, [r7, #16]
 800182a:	1ad3      	subs	r3, r2, r3
 800182c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001830:	d309      	bcc.n	8001846 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State = HAL_ETH_STATE_READY;
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	2201      	movs	r2, #1
 8001836:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	2200      	movs	r2, #0
 800183e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

      return HAL_TIMEOUT;
 8001842:	2303      	movs	r3, #3
 8001844:	e014      	b.n	8001870 <HAL_ETH_ReadPHYRegister+0xc8>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	691b      	ldr	r3, [r3, #16]
 800184c:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800184e:	697b      	ldr	r3, [r7, #20]
 8001850:	f003 0301 	and.w	r3, r3, #1
 8001854:	2b00      	cmp	r3, #0
 8001856:	d1e4      	bne.n	8001822 <HAL_ETH_ReadPHYRegister+0x7a>
  }

  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	695b      	ldr	r3, [r3, #20]
 800185e:	b29b      	uxth	r3, r3
 8001860:	461a      	mov	r2, r3
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	2201      	movs	r2, #1
 800186a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  /* Return function status */
  return HAL_OK;
 800186e:	2300      	movs	r3, #0
}
 8001870:	4618      	mov	r0, r3
 8001872:	3718      	adds	r7, #24
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}

08001878 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b086      	sub	sp, #24
 800187c:	af00      	add	r7, sp, #0
 800187e:	60f8      	str	r0, [r7, #12]
 8001880:	460b      	mov	r3, r1
 8001882:	607a      	str	r2, [r7, #4]
 8001884:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 8001886:	2300      	movs	r3, #0
 8001888:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 800188a:	2300      	movs	r3, #0
 800188c:	613b      	str	r3, [r7, #16]

  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));

  /* Check the ETH peripheral state */
  if (heth->State == HAL_ETH_STATE_BUSY_WR)
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001894:	b2db      	uxtb	r3, r3
 8001896:	2b42      	cmp	r3, #66	@ 0x42
 8001898:	d101      	bne.n	800189e <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 800189a:	2302      	movs	r3, #2
 800189c:	e04e      	b.n	800193c <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	2242      	movs	r2, #66	@ 0x42
 80018a2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	691b      	ldr	r3, [r3, #16]
 80018ac:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80018ae:	697b      	ldr	r3, [r7, #20]
 80018b0:	f003 031c 	and.w	r3, r3, #28
 80018b4:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	8a1b      	ldrh	r3, [r3, #16]
 80018ba:	02db      	lsls	r3, r3, #11
 80018bc:	b29b      	uxth	r3, r3
 80018be:	697a      	ldr	r2, [r7, #20]
 80018c0:	4313      	orrs	r3, r2
 80018c2:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 80018c4:	897b      	ldrh	r3, [r7, #10]
 80018c6:	019b      	lsls	r3, r3, #6
 80018c8:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 80018cc:	697a      	ldr	r2, [r7, #20]
 80018ce:	4313      	orrs	r3, r2
 80018d0:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 80018d2:	697b      	ldr	r3, [r7, #20]
 80018d4:	f043 0302 	orr.w	r3, r3, #2
 80018d8:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	f043 0301 	orr.w	r3, r3, #1
 80018e0:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	b29a      	uxth	r2, r3
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	697a      	ldr	r2, [r7, #20]
 80018f2:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 80018f4:	f7ff fc90 	bl	8001218 <HAL_GetTick>
 80018f8:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80018fa:	e015      	b.n	8001928 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 80018fc:	f7ff fc8c 	bl	8001218 <HAL_GetTick>
 8001900:	4602      	mov	r2, r0
 8001902:	693b      	ldr	r3, [r7, #16]
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800190a:	d309      	bcc.n	8001920 <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State = HAL_ETH_STATE_READY;
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	2201      	movs	r2, #1
 8001910:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	2200      	movs	r2, #0
 8001918:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

      return HAL_TIMEOUT;
 800191c:	2303      	movs	r3, #3
 800191e:	e00d      	b.n	800193c <HAL_ETH_WritePHYRegister+0xc4>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	691b      	ldr	r3, [r3, #16]
 8001926:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8001928:	697b      	ldr	r3, [r7, #20]
 800192a:	f003 0301 	and.w	r3, r3, #1
 800192e:	2b00      	cmp	r3, #0
 8001930:	d1e4      	bne.n	80018fc <HAL_ETH_WritePHYRegister+0x84>
  }

  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	2201      	movs	r2, #1
 8001936:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  /* Return function status */
  return HAL_OK;
 800193a:	2300      	movs	r3, #0
}
 800193c:	4618      	mov	r0, r3
 800193e:	3718      	adds	r7, #24
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}

08001944 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b0b0      	sub	sp, #192	@ 0xc0
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
 800194c:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 800194e:	2300      	movs	r3, #0
 8001950:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d007      	beq.n	800196a <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001960:	60da      	str	r2, [r3, #12]

    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001968:	609a      	str	r2, [r3, #8]
  }

  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 800196a:	2300      	movs	r3, #0
 800196c:	64bb      	str	r3, [r7, #72]	@ 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 800196e:	2300      	movs	r3, #0
 8001970:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8001972:	2300      	movs	r3, #0
 8001974:	653b      	str	r3, [r7, #80]	@ 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8001976:	2300      	movs	r3, #0
 8001978:	657b      	str	r3, [r7, #84]	@ 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 800197a:	2300      	movs	r3, #0
 800197c:	65bb      	str	r3, [r7, #88]	@ 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 800197e:	2300      	movs	r3, #0
 8001980:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	69db      	ldr	r3, [r3, #28]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d103      	bne.n	8001992 <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 800198a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800198e:	663b      	str	r3, [r7, #96]	@ 0x60
 8001990:	e001      	b.n	8001996 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8001992:	2300      	movs	r3, #0
 8001994:	663b      	str	r3, [r7, #96]	@ 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 8001996:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800199a:	667b      	str	r3, [r7, #100]	@ 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 800199c:	2300      	movs	r3, #0
 800199e:	66bb      	str	r3, [r7, #104]	@ 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80019a0:	2300      	movs	r3, #0
 80019a2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 80019a4:	2300      	movs	r3, #0
 80019a6:	673b      	str	r3, [r7, #112]	@ 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 80019a8:	2300      	movs	r3, #0
 80019aa:	677b      	str	r3, [r7, #116]	@ 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 80019ac:	2300      	movs	r3, #0
 80019ae:	67bb      	str	r3, [r7, #120]	@ 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 80019b0:	2340      	movs	r3, #64	@ 0x40
 80019b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 80019b4:	2300      	movs	r3, #0
 80019b6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 80019ba:	2300      	movs	r3, #0
 80019bc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 80019c0:	2300      	movs	r3, #0
 80019c2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 80019c6:	2300      	movs	r3, #0
 80019c8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 80019cc:	2300      	movs	r3, #0
 80019ce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  macinit.HashTableHigh = 0x0U;
 80019d2:	2300      	movs	r3, #0
 80019d4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  macinit.HashTableLow = 0x0U;
 80019d8:	2300      	movs	r3, #0
 80019da:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  macinit.PauseTime = 0x0U;
 80019de:	2300      	movs	r3, #0
 80019e0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 80019e4:	2380      	movs	r3, #128	@ 0x80
 80019e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80019ea:	2300      	movs	r3, #0
 80019ec:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 80019f0:	2300      	movs	r3, #0
 80019f2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 80019f6:	2300      	movs	r3, #0
 80019f8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 80019fc:	2300      	movs	r3, #0
 80019fe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8001a02:	2300      	movs	r3, #0
 8001a04:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8001a18:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001a1c:	4baa      	ldr	r3, [pc, #680]	@ (8001cc8 <ETH_MACDMAConfig+0x384>)
 8001a1e:	4013      	ands	r3, r2
 8001a20:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 8001a24:	6cba      	ldr	r2, [r7, #72]	@ 0x48
                        macinit.Jabber |
 8001a26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 8001a28:	431a      	orrs	r2, r3
                        macinit.InterFrameGap |
 8001a2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
                        macinit.Jabber |
 8001a2c:	431a      	orrs	r2, r3
                        macinit.CarrierSense |
 8001a2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
                        macinit.InterFrameGap |
 8001a30:	431a      	orrs	r2, r3
                        (heth->Init).Speed |
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	689b      	ldr	r3, [r3, #8]
                        macinit.CarrierSense |
 8001a36:	431a      	orrs	r2, r3
                        macinit.ReceiveOwn |
 8001a38:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
                        (heth->Init).Speed |
 8001a3a:	431a      	orrs	r2, r3
                        macinit.LoopbackMode |
 8001a3c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
                        macinit.ReceiveOwn |
 8001a3e:	431a      	orrs	r2, r3
                        (heth->Init).DuplexMode |
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	68db      	ldr	r3, [r3, #12]
                        macinit.LoopbackMode |
 8001a44:	431a      	orrs	r2, r3
                        macinit.ChecksumOffload |
 8001a46:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
                        (heth->Init).DuplexMode |
 8001a48:	431a      	orrs	r2, r3
                        macinit.RetryTransmission |
 8001a4a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
                        macinit.ChecksumOffload |
 8001a4c:	431a      	orrs	r2, r3
                        macinit.AutomaticPadCRCStrip |
 8001a4e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
                        macinit.RetryTransmission |
 8001a50:	431a      	orrs	r2, r3
                        macinit.BackOffLimit |
 8001a52:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
                        macinit.AutomaticPadCRCStrip |
 8001a54:	431a      	orrs	r2, r3
                        macinit.DeferralCheck);
 8001a56:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
                        macinit.BackOffLimit |
 8001a58:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 8001a5a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001a5e:	4313      	orrs	r3, r2
 8001a60:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001a6c:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001a78:	2001      	movs	r0, #1
 8001a7a:	f7ff fbd7 	bl	800122c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001a86:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8001a88:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
                                        macinit.SourceAddrFilter |
 8001a8a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8001a8c:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 8001a8e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
                                        macinit.SourceAddrFilter |
 8001a90:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception |
 8001a92:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
                                        macinit.PassControlFrames |
 8001a96:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 8001a98:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
                                        macinit.BroadcastFramesReception |
 8001a9c:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 8001a9e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
                                        macinit.DestinationAddrFilter |
 8001aa2:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 8001aa4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
                                        macinit.PromiscuousMode |
 8001aa8:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 8001aac:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 8001ab4:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8001ab6:	605a      	str	r2, [r3, #4]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFFR;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001ac2:	2001      	movs	r0, #1
 8001ac4:	f7ff fbb2 	bl	800122c <HAL_Delay>
  (heth->Instance)->MACFFR = tmpreg1;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001ad0:	605a      	str	r2, [r3, #4]

  /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
  /* Write to ETHERNET MACHTHR */
  (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8001ada:	609a      	str	r2, [r3, #8]

  /* Write to ETHERNET MACHTLR */
  (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8001ae4:	60da      	str	r2, [r3, #12]
  /*----------------------- ETHERNET MACFCR Configuration -------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	699b      	ldr	r3, [r3, #24]
 8001aec:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001af0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001af4:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8001af8:	4013      	ands	r3, r2
 8001afa:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
  /* Set the PLT bit according to ETH PauseLowThreshold value */
  /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
  /* Set the RFE bit according to ETH ReceiveFlowControl value */
  /* Set the TFE bit according to ETH TransmitFlowControl value */
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 8001afe:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001b02:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8001b04:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 8001b08:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 8001b0a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
                        macinit.ZeroQuantaPause |
 8001b0e:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect |
 8001b10:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
                        macinit.PauseLowThreshold |
 8001b14:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8001b16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
                        macinit.UnicastPauseFrameDetect |
 8001b1a:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl);
 8001b1c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
                        macinit.ReceiveFlowControl |
 8001b20:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 8001b22:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001b26:	4313      	orrs	r3, r2
 8001b28:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001b34:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	699b      	ldr	r3, [r3, #24]
 8001b3c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001b40:	2001      	movs	r0, #1
 8001b42:	f7ff fb73 	bl	800122c <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001b4e:	619a      	str	r2, [r3, #24]

  /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
  /* Set the ETV bit according to ETH VLANTagComparison value */
  /* Set the VL bit according to ETH VLANTagIdentifier value */
  (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
 8001b50:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
                                           macinit.VLANTagIdentifier);
 8001b54:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
  (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	430a      	orrs	r2, r1
 8001b5e:	61da      	str	r2, [r3, #28]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACVLANTR;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	69db      	ldr	r3, [r3, #28]
 8001b66:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001b6a:	2001      	movs	r0, #1
 8001b6c:	f7ff fb5e 	bl	800122c <HAL_Delay>
  (heth->Instance)->MACVLANTR = tmpreg1;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001b78:	61da      	str	r2, [r3, #28]

  /* Ethernet DMA default initialization ************************************/
  dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	60bb      	str	r3, [r7, #8]
  dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 8001b7e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001b82:	60fb      	str	r3, [r7, #12]
  dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8001b84:	2300      	movs	r3, #0
 8001b86:	613b      	str	r3, [r7, #16]
  dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;
 8001b88:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001b8c:	617b      	str	r3, [r7, #20]
  dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	61bb      	str	r3, [r7, #24]
  dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 8001b92:	2300      	movs	r3, #0
 8001b94:	61fb      	str	r3, [r7, #28]
  dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 8001b96:	2300      	movs	r3, #0
 8001b98:	623b      	str	r3, [r7, #32]
  dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	627b      	str	r3, [r7, #36]	@ 0x24
  dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 8001b9e:	2304      	movs	r3, #4
 8001ba0:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 8001ba2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001ba6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8001ba8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001bac:	633b      	str	r3, [r7, #48]	@ 0x30
  dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001bae:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001bb2:	637b      	str	r3, [r7, #52]	@ 0x34
  dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001bb4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001bb8:	63bb      	str	r3, [r7, #56]	@ 0x38
  dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 8001bba:	2380      	movs	r3, #128	@ 0x80
 8001bbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  dmainit.DescriptorSkipLength = 0x0U;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	643b      	str	r3, [r7, #64]	@ 0x40
  dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	647b      	str	r3, [r7, #68]	@ 0x44

  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001bce:	699b      	ldr	r3, [r3, #24]
 8001bd0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8001bd4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001bd8:	4b3c      	ldr	r3, [pc, #240]	@ (8001ccc <ETH_MACDMAConfig+0x388>)
 8001bda:	4013      	ands	r3, r2
 8001bdc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  /* Set the TTC bit according to ETH TransmitThresholdControl value */
  /* Set the FEF bit according to ETH ForwardErrorFrames value */
  /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
  /* Set the RTC bit according to ETH ReceiveThresholdControl value */
  /* Set the OSF bit according to ETH SecondFrameOperate value */
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 8001be0:	68ba      	ldr	r2, [r7, #8]
                        dmainit.ReceiveStoreForward |
 8001be2:	68fb      	ldr	r3, [r7, #12]
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 8001be4:	431a      	orrs	r2, r3
                        dmainit.FlushReceivedFrame |
 8001be6:	693b      	ldr	r3, [r7, #16]
                        dmainit.ReceiveStoreForward |
 8001be8:	431a      	orrs	r2, r3
                        dmainit.TransmitStoreForward |
 8001bea:	697b      	ldr	r3, [r7, #20]
                        dmainit.FlushReceivedFrame |
 8001bec:	431a      	orrs	r2, r3
                        dmainit.TransmitThresholdControl |
 8001bee:	69bb      	ldr	r3, [r7, #24]
                        dmainit.TransmitStoreForward |
 8001bf0:	431a      	orrs	r2, r3
                        dmainit.ForwardErrorFrames |
 8001bf2:	69fb      	ldr	r3, [r7, #28]
                        dmainit.TransmitThresholdControl |
 8001bf4:	431a      	orrs	r2, r3
                        dmainit.ForwardUndersizedGoodFrames |
 8001bf6:	6a3b      	ldr	r3, [r7, #32]
                        dmainit.ForwardErrorFrames |
 8001bf8:	431a      	orrs	r2, r3
                        dmainit.ReceiveThresholdControl |
 8001bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
                        dmainit.ForwardUndersizedGoodFrames |
 8001bfc:	431a      	orrs	r2, r3
                        dmainit.SecondFrameOperate);
 8001bfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
                        dmainit.ReceiveThresholdControl |
 8001c00:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 8001c02:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001c06:	4313      	orrs	r3, r2
 8001c08:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c14:	461a      	mov	r2, r3
 8001c16:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001c1a:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c24:	699b      	ldr	r3, [r3, #24]
 8001c26:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001c2a:	2001      	movs	r0, #1
 8001c2c:	f7ff fafe 	bl	800122c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c38:	461a      	mov	r2, r3
 8001c3a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001c3e:	6193      	str	r3, [r2, #24]
  /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
  /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
  /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
  /* Set the DSL bit according to ETH DesciptorSkipLength value */
  /* Set the PR and DA bits according to ETH DMAArbitration value */
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8001c40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
                                        dmainit.FixedBurst |
 8001c42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8001c44:	431a      	orrs	r2, r3
                                        dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8001c46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
                                        dmainit.FixedBurst |
 8001c48:	431a      	orrs	r2, r3
                                        dmainit.TxDMABurstLength |
 8001c4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
                                        dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8001c4c:	431a      	orrs	r2, r3
                                        dmainit.EnhancedDescriptorFormat |
 8001c4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
                                        dmainit.TxDMABurstLength |
 8001c50:	431a      	orrs	r2, r3
                                        (dmainit.DescriptorSkipLength << 2U) |
 8001c52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c54:	009b      	lsls	r3, r3, #2
                                        dmainit.EnhancedDescriptorFormat |
 8001c56:	431a      	orrs	r2, r3
                                        dmainit.DMAArbitration |
 8001c58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
                                        (dmainit.DescriptorSkipLength << 2U) |
 8001c5a:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8001c5c:	687a      	ldr	r2, [r7, #4]
 8001c5e:	6812      	ldr	r2, [r2, #0]
 8001c60:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001c64:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001c68:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001c78:	2001      	movs	r0, #1
 8001c7a:	f7ff fad7 	bl	800122c <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c86:	461a      	mov	r2, r3
 8001c88:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001c8c:	6013      	str	r3, [r2, #0]

  if ((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	699b      	ldr	r3, [r3, #24]
 8001c92:	2b01      	cmp	r3, #1
 8001c94:	d10d      	bne.n	8001cb2 <ETH_MACDMAConfig+0x36e>
  {
    /* Enable the Ethernet Rx Interrupt */
    __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c9e:	69db      	ldr	r3, [r3, #28]
 8001ca0:	687a      	ldr	r2, [r7, #4]
 8001ca2:	6812      	ldr	r2, [r2, #0]
 8001ca4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ca8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001cac:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001cb0:	61d3      	str	r3, [r2, #28]
  }

  /* Initialize MAC address in ethernet MAC */
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	695b      	ldr	r3, [r3, #20]
 8001cb6:	461a      	mov	r2, r3
 8001cb8:	2100      	movs	r1, #0
 8001cba:	6878      	ldr	r0, [r7, #4]
 8001cbc:	f000 f808 	bl	8001cd0 <ETH_MACAddressConfig>
}
 8001cc0:	bf00      	nop
 8001cc2:	37c0      	adds	r7, #192	@ 0xc0
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	ff20810f 	.word	0xff20810f
 8001ccc:	f8de3f23 	.word	0xf8de3f23

08001cd0 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b087      	sub	sp, #28
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	60f8      	str	r0, [r7, #12]
 8001cd8:	60b9      	str	r1, [r7, #8]
 8001cda:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	3305      	adds	r3, #5
 8001ce0:	781b      	ldrb	r3, [r3, #0]
 8001ce2:	021b      	lsls	r3, r3, #8
 8001ce4:	687a      	ldr	r2, [r7, #4]
 8001ce6:	3204      	adds	r2, #4
 8001ce8:	7812      	ldrb	r2, [r2, #0]
 8001cea:	4313      	orrs	r3, r2
 8001cec:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8001cee:	68ba      	ldr	r2, [r7, #8]
 8001cf0:	4b10      	ldr	r3, [pc, #64]	@ (8001d34 <ETH_MACAddressConfig+0x64>)
 8001cf2:	4413      	add	r3, r2
 8001cf4:	461a      	mov	r2, r3
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	3303      	adds	r3, #3
 8001cfe:	781b      	ldrb	r3, [r3, #0]
 8001d00:	061a      	lsls	r2, r3, #24
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	3302      	adds	r3, #2
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	041b      	lsls	r3, r3, #16
 8001d0a:	431a      	orrs	r2, r3
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	3301      	adds	r3, #1
 8001d10:	781b      	ldrb	r3, [r3, #0]
 8001d12:	021b      	lsls	r3, r3, #8
 8001d14:	4313      	orrs	r3, r2
 8001d16:	687a      	ldr	r2, [r7, #4]
 8001d18:	7812      	ldrb	r2, [r2, #0]
 8001d1a:	4313      	orrs	r3, r2
 8001d1c:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8001d1e:	68ba      	ldr	r2, [r7, #8]
 8001d20:	4b05      	ldr	r3, [pc, #20]	@ (8001d38 <ETH_MACAddressConfig+0x68>)
 8001d22:	4413      	add	r3, r2
 8001d24:	461a      	mov	r2, r3
 8001d26:	697b      	ldr	r3, [r7, #20]
 8001d28:	6013      	str	r3, [r2, #0]
}
 8001d2a:	bf00      	nop
 8001d2c:	371c      	adds	r7, #28
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bc80      	pop	{r7}
 8001d32:	4770      	bx	lr
 8001d34:	40028040 	.word	0x40028040
 8001d38:	40028044 	.word	0x40028044

08001d3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b087      	sub	sp, #28
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
 8001d44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d46:	2300      	movs	r3, #0
 8001d48:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d4a:	e16f      	b.n	800202c <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	681a      	ldr	r2, [r3, #0]
 8001d50:	2101      	movs	r1, #1
 8001d52:	697b      	ldr	r3, [r7, #20]
 8001d54:	fa01 f303 	lsl.w	r3, r1, r3
 8001d58:	4013      	ands	r3, r2
 8001d5a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	f000 8161 	beq.w	8002026 <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	f003 0303 	and.w	r3, r3, #3
 8001d6c:	2b01      	cmp	r3, #1
 8001d6e:	d005      	beq.n	8001d7c <HAL_GPIO_Init+0x40>
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	f003 0303 	and.w	r3, r3, #3
 8001d78:	2b02      	cmp	r3, #2
 8001d7a:	d130      	bne.n	8001dde <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	689b      	ldr	r3, [r3, #8]
 8001d80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001d82:	697b      	ldr	r3, [r7, #20]
 8001d84:	005b      	lsls	r3, r3, #1
 8001d86:	2203      	movs	r2, #3
 8001d88:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8c:	43db      	mvns	r3, r3
 8001d8e:	693a      	ldr	r2, [r7, #16]
 8001d90:	4013      	ands	r3, r2
 8001d92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	68da      	ldr	r2, [r3, #12]
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	005b      	lsls	r3, r3, #1
 8001d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001da0:	693a      	ldr	r2, [r7, #16]
 8001da2:	4313      	orrs	r3, r2
 8001da4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	693a      	ldr	r2, [r7, #16]
 8001daa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001db2:	2201      	movs	r2, #1
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dba:	43db      	mvns	r3, r3
 8001dbc:	693a      	ldr	r2, [r7, #16]
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	091b      	lsrs	r3, r3, #4
 8001dc8:	f003 0201 	and.w	r2, r3, #1
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd2:	693a      	ldr	r2, [r7, #16]
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	693a      	ldr	r2, [r7, #16]
 8001ddc:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	f003 0303 	and.w	r3, r3, #3
 8001de6:	2b03      	cmp	r3, #3
 8001de8:	d017      	beq.n	8001e1a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	68db      	ldr	r3, [r3, #12]
 8001dee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001df0:	697b      	ldr	r3, [r7, #20]
 8001df2:	005b      	lsls	r3, r3, #1
 8001df4:	2203      	movs	r2, #3
 8001df6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfa:	43db      	mvns	r3, r3
 8001dfc:	693a      	ldr	r2, [r7, #16]
 8001dfe:	4013      	ands	r3, r2
 8001e00:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	689a      	ldr	r2, [r3, #8]
 8001e06:	697b      	ldr	r3, [r7, #20]
 8001e08:	005b      	lsls	r3, r3, #1
 8001e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0e:	693a      	ldr	r2, [r7, #16]
 8001e10:	4313      	orrs	r3, r2
 8001e12:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	693a      	ldr	r2, [r7, #16]
 8001e18:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	f003 0303 	and.w	r3, r3, #3
 8001e22:	2b02      	cmp	r3, #2
 8001e24:	d123      	bne.n	8001e6e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001e26:	697b      	ldr	r3, [r7, #20]
 8001e28:	08da      	lsrs	r2, r3, #3
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	3208      	adds	r2, #8
 8001e2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e32:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	f003 0307 	and.w	r3, r3, #7
 8001e3a:	009b      	lsls	r3, r3, #2
 8001e3c:	220f      	movs	r2, #15
 8001e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e42:	43db      	mvns	r3, r3
 8001e44:	693a      	ldr	r2, [r7, #16]
 8001e46:	4013      	ands	r3, r2
 8001e48:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	691a      	ldr	r2, [r3, #16]
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	f003 0307 	and.w	r3, r3, #7
 8001e54:	009b      	lsls	r3, r3, #2
 8001e56:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5a:	693a      	ldr	r2, [r7, #16]
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001e60:	697b      	ldr	r3, [r7, #20]
 8001e62:	08da      	lsrs	r2, r3, #3
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	3208      	adds	r2, #8
 8001e68:	6939      	ldr	r1, [r7, #16]
 8001e6a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	005b      	lsls	r3, r3, #1
 8001e78:	2203      	movs	r2, #3
 8001e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7e:	43db      	mvns	r3, r3
 8001e80:	693a      	ldr	r2, [r7, #16]
 8001e82:	4013      	ands	r3, r2
 8001e84:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	f003 0203 	and.w	r2, r3, #3
 8001e8e:	697b      	ldr	r3, [r7, #20]
 8001e90:	005b      	lsls	r3, r3, #1
 8001e92:	fa02 f303 	lsl.w	r3, r2, r3
 8001e96:	693a      	ldr	r2, [r7, #16]
 8001e98:	4313      	orrs	r3, r2
 8001e9a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	693a      	ldr	r2, [r7, #16]
 8001ea0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	f000 80bb 	beq.w	8002026 <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	60bb      	str	r3, [r7, #8]
 8001eb4:	4b64      	ldr	r3, [pc, #400]	@ (8002048 <HAL_GPIO_Init+0x30c>)
 8001eb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eb8:	4a63      	ldr	r2, [pc, #396]	@ (8002048 <HAL_GPIO_Init+0x30c>)
 8001eba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ebe:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ec0:	4b61      	ldr	r3, [pc, #388]	@ (8002048 <HAL_GPIO_Init+0x30c>)
 8001ec2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ec4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ec8:	60bb      	str	r3, [r7, #8]
 8001eca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001ecc:	4a5f      	ldr	r2, [pc, #380]	@ (800204c <HAL_GPIO_Init+0x310>)
 8001ece:	697b      	ldr	r3, [r7, #20]
 8001ed0:	089b      	lsrs	r3, r3, #2
 8001ed2:	3302      	adds	r3, #2
 8001ed4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ed8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	f003 0303 	and.w	r3, r3, #3
 8001ee0:	009b      	lsls	r3, r3, #2
 8001ee2:	220f      	movs	r2, #15
 8001ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee8:	43db      	mvns	r3, r3
 8001eea:	693a      	ldr	r2, [r7, #16]
 8001eec:	4013      	ands	r3, r2
 8001eee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	4a57      	ldr	r2, [pc, #348]	@ (8002050 <HAL_GPIO_Init+0x314>)
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d031      	beq.n	8001f5c <HAL_GPIO_Init+0x220>
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	4a56      	ldr	r2, [pc, #344]	@ (8002054 <HAL_GPIO_Init+0x318>)
 8001efc:	4293      	cmp	r3, r2
 8001efe:	d02b      	beq.n	8001f58 <HAL_GPIO_Init+0x21c>
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	4a55      	ldr	r2, [pc, #340]	@ (8002058 <HAL_GPIO_Init+0x31c>)
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d025      	beq.n	8001f54 <HAL_GPIO_Init+0x218>
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	4a54      	ldr	r2, [pc, #336]	@ (800205c <HAL_GPIO_Init+0x320>)
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d01f      	beq.n	8001f50 <HAL_GPIO_Init+0x214>
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	4a53      	ldr	r2, [pc, #332]	@ (8002060 <HAL_GPIO_Init+0x324>)
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d019      	beq.n	8001f4c <HAL_GPIO_Init+0x210>
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	4a52      	ldr	r2, [pc, #328]	@ (8002064 <HAL_GPIO_Init+0x328>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d013      	beq.n	8001f48 <HAL_GPIO_Init+0x20c>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	4a51      	ldr	r2, [pc, #324]	@ (8002068 <HAL_GPIO_Init+0x32c>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d00d      	beq.n	8001f44 <HAL_GPIO_Init+0x208>
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	4a50      	ldr	r2, [pc, #320]	@ (800206c <HAL_GPIO_Init+0x330>)
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d007      	beq.n	8001f40 <HAL_GPIO_Init+0x204>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	4a4f      	ldr	r2, [pc, #316]	@ (8002070 <HAL_GPIO_Init+0x334>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d101      	bne.n	8001f3c <HAL_GPIO_Init+0x200>
 8001f38:	2308      	movs	r3, #8
 8001f3a:	e010      	b.n	8001f5e <HAL_GPIO_Init+0x222>
 8001f3c:	2309      	movs	r3, #9
 8001f3e:	e00e      	b.n	8001f5e <HAL_GPIO_Init+0x222>
 8001f40:	2307      	movs	r3, #7
 8001f42:	e00c      	b.n	8001f5e <HAL_GPIO_Init+0x222>
 8001f44:	2306      	movs	r3, #6
 8001f46:	e00a      	b.n	8001f5e <HAL_GPIO_Init+0x222>
 8001f48:	2305      	movs	r3, #5
 8001f4a:	e008      	b.n	8001f5e <HAL_GPIO_Init+0x222>
 8001f4c:	2304      	movs	r3, #4
 8001f4e:	e006      	b.n	8001f5e <HAL_GPIO_Init+0x222>
 8001f50:	2303      	movs	r3, #3
 8001f52:	e004      	b.n	8001f5e <HAL_GPIO_Init+0x222>
 8001f54:	2302      	movs	r3, #2
 8001f56:	e002      	b.n	8001f5e <HAL_GPIO_Init+0x222>
 8001f58:	2301      	movs	r3, #1
 8001f5a:	e000      	b.n	8001f5e <HAL_GPIO_Init+0x222>
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	697a      	ldr	r2, [r7, #20]
 8001f60:	f002 0203 	and.w	r2, r2, #3
 8001f64:	0092      	lsls	r2, r2, #2
 8001f66:	4093      	lsls	r3, r2
 8001f68:	461a      	mov	r2, r3
 8001f6a:	693b      	ldr	r3, [r7, #16]
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001f70:	4936      	ldr	r1, [pc, #216]	@ (800204c <HAL_GPIO_Init+0x310>)
 8001f72:	697b      	ldr	r3, [r7, #20]
 8001f74:	089b      	lsrs	r3, r3, #2
 8001f76:	3302      	adds	r3, #2
 8001f78:	693a      	ldr	r2, [r7, #16]
 8001f7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f7e:	4b3d      	ldr	r3, [pc, #244]	@ (8002074 <HAL_GPIO_Init+0x338>)
 8001f80:	689b      	ldr	r3, [r3, #8]
 8001f82:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	43db      	mvns	r3, r3
 8001f88:	693a      	ldr	r2, [r7, #16]
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d003      	beq.n	8001fa2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001f9a:	693a      	ldr	r2, [r7, #16]
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001fa2:	4a34      	ldr	r2, [pc, #208]	@ (8002074 <HAL_GPIO_Init+0x338>)
 8001fa4:	693b      	ldr	r3, [r7, #16]
 8001fa6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001fa8:	4b32      	ldr	r3, [pc, #200]	@ (8002074 <HAL_GPIO_Init+0x338>)
 8001faa:	68db      	ldr	r3, [r3, #12]
 8001fac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	43db      	mvns	r3, r3
 8001fb2:	693a      	ldr	r2, [r7, #16]
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d003      	beq.n	8001fcc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001fc4:	693a      	ldr	r2, [r7, #16]
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001fcc:	4a29      	ldr	r2, [pc, #164]	@ (8002074 <HAL_GPIO_Init+0x338>)
 8001fce:	693b      	ldr	r3, [r7, #16]
 8001fd0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001fd2:	4b28      	ldr	r3, [pc, #160]	@ (8002074 <HAL_GPIO_Init+0x338>)
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	43db      	mvns	r3, r3
 8001fdc:	693a      	ldr	r2, [r7, #16]
 8001fde:	4013      	ands	r3, r2
 8001fe0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d003      	beq.n	8001ff6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001fee:	693a      	ldr	r2, [r7, #16]
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	4313      	orrs	r3, r2
 8001ff4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001ff6:	4a1f      	ldr	r2, [pc, #124]	@ (8002074 <HAL_GPIO_Init+0x338>)
 8001ff8:	693b      	ldr	r3, [r7, #16]
 8001ffa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ffc:	4b1d      	ldr	r3, [pc, #116]	@ (8002074 <HAL_GPIO_Init+0x338>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	43db      	mvns	r3, r3
 8002006:	693a      	ldr	r2, [r7, #16]
 8002008:	4013      	ands	r3, r2
 800200a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002014:	2b00      	cmp	r3, #0
 8002016:	d003      	beq.n	8002020 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 8002018:	693a      	ldr	r2, [r7, #16]
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	4313      	orrs	r3, r2
 800201e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002020:	4a14      	ldr	r2, [pc, #80]	@ (8002074 <HAL_GPIO_Init+0x338>)
 8002022:	693b      	ldr	r3, [r7, #16]
 8002024:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	3301      	adds	r3, #1
 800202a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	fa22 f303 	lsr.w	r3, r2, r3
 8002036:	2b00      	cmp	r3, #0
 8002038:	f47f ae88 	bne.w	8001d4c <HAL_GPIO_Init+0x10>
  }
}
 800203c:	bf00      	nop
 800203e:	bf00      	nop
 8002040:	371c      	adds	r7, #28
 8002042:	46bd      	mov	sp, r7
 8002044:	bc80      	pop	{r7}
 8002046:	4770      	bx	lr
 8002048:	40023800 	.word	0x40023800
 800204c:	40013800 	.word	0x40013800
 8002050:	40020000 	.word	0x40020000
 8002054:	40020400 	.word	0x40020400
 8002058:	40020800 	.word	0x40020800
 800205c:	40020c00 	.word	0x40020c00
 8002060:	40021000 	.word	0x40021000
 8002064:	40021400 	.word	0x40021400
 8002068:	40021800 	.word	0x40021800
 800206c:	40021c00 	.word	0x40021c00
 8002070:	40022000 	.word	0x40022000
 8002074:	40013c00 	.word	0x40013c00

08002078 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002078:	b480      	push	{r7}
 800207a:	b083      	sub	sp, #12
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
 8002080:	460b      	mov	r3, r1
 8002082:	807b      	strh	r3, [r7, #2]
 8002084:	4613      	mov	r3, r2
 8002086:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002088:	787b      	ldrb	r3, [r7, #1]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d003      	beq.n	8002096 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800208e:	887a      	ldrh	r2, [r7, #2]
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002094:	e003      	b.n	800209e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002096:	887b      	ldrh	r3, [r7, #2]
 8002098:	041a      	lsls	r2, r3, #16
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	619a      	str	r2, [r3, #24]
}
 800209e:	bf00      	nop
 80020a0:	370c      	adds	r7, #12
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bc80      	pop	{r7}
 80020a6:	4770      	bx	lr

080020a8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b082      	sub	sp, #8
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	4603      	mov	r3, r0
 80020b0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80020b2:	4b08      	ldr	r3, [pc, #32]	@ (80020d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80020b4:	695a      	ldr	r2, [r3, #20]
 80020b6:	88fb      	ldrh	r3, [r7, #6]
 80020b8:	4013      	ands	r3, r2
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d006      	beq.n	80020cc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80020be:	4a05      	ldr	r2, [pc, #20]	@ (80020d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80020c0:	88fb      	ldrh	r3, [r7, #6]
 80020c2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80020c4:	88fb      	ldrh	r3, [r7, #6]
 80020c6:	4618      	mov	r0, r3
 80020c8:	f000 f806 	bl	80020d8 <HAL_GPIO_EXTI_Callback>
  }
}
 80020cc:	bf00      	nop
 80020ce:	3708      	adds	r7, #8
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	40013c00 	.word	0x40013c00

080020d8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80020d8:	b480      	push	{r7}
 80020da:	b083      	sub	sp, #12
 80020dc:	af00      	add	r7, sp, #0
 80020de:	4603      	mov	r3, r0
 80020e0:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80020e2:	bf00      	nop
 80020e4:	370c      	adds	r7, #12
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bc80      	pop	{r7}
 80020ea:	4770      	bx	lr

080020ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b084      	sub	sp, #16
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d101      	bne.n	80020fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80020fa:	2301      	movs	r3, #1
 80020fc:	e12b      	b.n	8002356 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002104:	b2db      	uxtb	r3, r3
 8002106:	2b00      	cmp	r3, #0
 8002108:	d106      	bne.n	8002118 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2200      	movs	r2, #0
 800210e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002112:	6878      	ldr	r0, [r7, #4]
 8002114:	f7fe fe4a 	bl	8000dac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2224      	movs	r2, #36	@ 0x24
 800211c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	681a      	ldr	r2, [r3, #0]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f022 0201 	bic.w	r2, r2, #1
 800212e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	681a      	ldr	r2, [r3, #0]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800213e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	681a      	ldr	r2, [r3, #0]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800214e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002150:	f001 fd54 	bl	8003bfc <HAL_RCC_GetPCLK1Freq>
 8002154:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	4a81      	ldr	r2, [pc, #516]	@ (8002360 <HAL_I2C_Init+0x274>)
 800215c:	4293      	cmp	r3, r2
 800215e:	d807      	bhi.n	8002170 <HAL_I2C_Init+0x84>
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	4a80      	ldr	r2, [pc, #512]	@ (8002364 <HAL_I2C_Init+0x278>)
 8002164:	4293      	cmp	r3, r2
 8002166:	bf94      	ite	ls
 8002168:	2301      	movls	r3, #1
 800216a:	2300      	movhi	r3, #0
 800216c:	b2db      	uxtb	r3, r3
 800216e:	e006      	b.n	800217e <HAL_I2C_Init+0x92>
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	4a7d      	ldr	r2, [pc, #500]	@ (8002368 <HAL_I2C_Init+0x27c>)
 8002174:	4293      	cmp	r3, r2
 8002176:	bf94      	ite	ls
 8002178:	2301      	movls	r3, #1
 800217a:	2300      	movhi	r3, #0
 800217c:	b2db      	uxtb	r3, r3
 800217e:	2b00      	cmp	r3, #0
 8002180:	d001      	beq.n	8002186 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002182:	2301      	movs	r3, #1
 8002184:	e0e7      	b.n	8002356 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	4a78      	ldr	r2, [pc, #480]	@ (800236c <HAL_I2C_Init+0x280>)
 800218a:	fba2 2303 	umull	r2, r3, r2, r3
 800218e:	0c9b      	lsrs	r3, r3, #18
 8002190:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	68ba      	ldr	r2, [r7, #8]
 80021a2:	430a      	orrs	r2, r1
 80021a4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	6a1b      	ldr	r3, [r3, #32]
 80021ac:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	4a6a      	ldr	r2, [pc, #424]	@ (8002360 <HAL_I2C_Init+0x274>)
 80021b6:	4293      	cmp	r3, r2
 80021b8:	d802      	bhi.n	80021c0 <HAL_I2C_Init+0xd4>
 80021ba:	68bb      	ldr	r3, [r7, #8]
 80021bc:	3301      	adds	r3, #1
 80021be:	e009      	b.n	80021d4 <HAL_I2C_Init+0xe8>
 80021c0:	68bb      	ldr	r3, [r7, #8]
 80021c2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80021c6:	fb02 f303 	mul.w	r3, r2, r3
 80021ca:	4a69      	ldr	r2, [pc, #420]	@ (8002370 <HAL_I2C_Init+0x284>)
 80021cc:	fba2 2303 	umull	r2, r3, r2, r3
 80021d0:	099b      	lsrs	r3, r3, #6
 80021d2:	3301      	adds	r3, #1
 80021d4:	687a      	ldr	r2, [r7, #4]
 80021d6:	6812      	ldr	r2, [r2, #0]
 80021d8:	430b      	orrs	r3, r1
 80021da:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	69db      	ldr	r3, [r3, #28]
 80021e2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80021e6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	495c      	ldr	r1, [pc, #368]	@ (8002360 <HAL_I2C_Init+0x274>)
 80021f0:	428b      	cmp	r3, r1
 80021f2:	d819      	bhi.n	8002228 <HAL_I2C_Init+0x13c>
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	1e59      	subs	r1, r3, #1
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	005b      	lsls	r3, r3, #1
 80021fe:	fbb1 f3f3 	udiv	r3, r1, r3
 8002202:	1c59      	adds	r1, r3, #1
 8002204:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002208:	400b      	ands	r3, r1
 800220a:	2b00      	cmp	r3, #0
 800220c:	d00a      	beq.n	8002224 <HAL_I2C_Init+0x138>
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	1e59      	subs	r1, r3, #1
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	005b      	lsls	r3, r3, #1
 8002218:	fbb1 f3f3 	udiv	r3, r1, r3
 800221c:	3301      	adds	r3, #1
 800221e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002222:	e051      	b.n	80022c8 <HAL_I2C_Init+0x1dc>
 8002224:	2304      	movs	r3, #4
 8002226:	e04f      	b.n	80022c8 <HAL_I2C_Init+0x1dc>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	689b      	ldr	r3, [r3, #8]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d111      	bne.n	8002254 <HAL_I2C_Init+0x168>
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	1e58      	subs	r0, r3, #1
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6859      	ldr	r1, [r3, #4]
 8002238:	460b      	mov	r3, r1
 800223a:	005b      	lsls	r3, r3, #1
 800223c:	440b      	add	r3, r1
 800223e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002242:	3301      	adds	r3, #1
 8002244:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002248:	2b00      	cmp	r3, #0
 800224a:	bf0c      	ite	eq
 800224c:	2301      	moveq	r3, #1
 800224e:	2300      	movne	r3, #0
 8002250:	b2db      	uxtb	r3, r3
 8002252:	e012      	b.n	800227a <HAL_I2C_Init+0x18e>
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	1e58      	subs	r0, r3, #1
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6859      	ldr	r1, [r3, #4]
 800225c:	460b      	mov	r3, r1
 800225e:	009b      	lsls	r3, r3, #2
 8002260:	440b      	add	r3, r1
 8002262:	0099      	lsls	r1, r3, #2
 8002264:	440b      	add	r3, r1
 8002266:	fbb0 f3f3 	udiv	r3, r0, r3
 800226a:	3301      	adds	r3, #1
 800226c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002270:	2b00      	cmp	r3, #0
 8002272:	bf0c      	ite	eq
 8002274:	2301      	moveq	r3, #1
 8002276:	2300      	movne	r3, #0
 8002278:	b2db      	uxtb	r3, r3
 800227a:	2b00      	cmp	r3, #0
 800227c:	d001      	beq.n	8002282 <HAL_I2C_Init+0x196>
 800227e:	2301      	movs	r3, #1
 8002280:	e022      	b.n	80022c8 <HAL_I2C_Init+0x1dc>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	689b      	ldr	r3, [r3, #8]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d10e      	bne.n	80022a8 <HAL_I2C_Init+0x1bc>
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	1e58      	subs	r0, r3, #1
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6859      	ldr	r1, [r3, #4]
 8002292:	460b      	mov	r3, r1
 8002294:	005b      	lsls	r3, r3, #1
 8002296:	440b      	add	r3, r1
 8002298:	fbb0 f3f3 	udiv	r3, r0, r3
 800229c:	3301      	adds	r3, #1
 800229e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80022a6:	e00f      	b.n	80022c8 <HAL_I2C_Init+0x1dc>
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	1e58      	subs	r0, r3, #1
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6859      	ldr	r1, [r3, #4]
 80022b0:	460b      	mov	r3, r1
 80022b2:	009b      	lsls	r3, r3, #2
 80022b4:	440b      	add	r3, r1
 80022b6:	0099      	lsls	r1, r3, #2
 80022b8:	440b      	add	r3, r1
 80022ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80022be:	3301      	adds	r3, #1
 80022c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022c4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80022c8:	6879      	ldr	r1, [r7, #4]
 80022ca:	6809      	ldr	r1, [r1, #0]
 80022cc:	4313      	orrs	r3, r2
 80022ce:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	69da      	ldr	r2, [r3, #28]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6a1b      	ldr	r3, [r3, #32]
 80022e2:	431a      	orrs	r2, r3
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	430a      	orrs	r2, r1
 80022ea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80022f6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80022fa:	687a      	ldr	r2, [r7, #4]
 80022fc:	6911      	ldr	r1, [r2, #16]
 80022fe:	687a      	ldr	r2, [r7, #4]
 8002300:	68d2      	ldr	r2, [r2, #12]
 8002302:	4311      	orrs	r1, r2
 8002304:	687a      	ldr	r2, [r7, #4]
 8002306:	6812      	ldr	r2, [r2, #0]
 8002308:	430b      	orrs	r3, r1
 800230a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	68db      	ldr	r3, [r3, #12]
 8002312:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	695a      	ldr	r2, [r3, #20]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	699b      	ldr	r3, [r3, #24]
 800231e:	431a      	orrs	r2, r3
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	430a      	orrs	r2, r1
 8002326:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	681a      	ldr	r2, [r3, #0]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f042 0201 	orr.w	r2, r2, #1
 8002336:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2200      	movs	r2, #0
 800233c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2220      	movs	r2, #32
 8002342:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2200      	movs	r2, #0
 800234a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2200      	movs	r2, #0
 8002350:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002354:	2300      	movs	r3, #0
}
 8002356:	4618      	mov	r0, r3
 8002358:	3710      	adds	r7, #16
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}
 800235e:	bf00      	nop
 8002360:	000186a0 	.word	0x000186a0
 8002364:	001e847f 	.word	0x001e847f
 8002368:	003d08ff 	.word	0x003d08ff
 800236c:	431bde83 	.word	0x431bde83
 8002370:	10624dd3 	.word	0x10624dd3

08002374 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b088      	sub	sp, #32
 8002378:	af02      	add	r7, sp, #8
 800237a:	60f8      	str	r0, [r7, #12]
 800237c:	4608      	mov	r0, r1
 800237e:	4611      	mov	r1, r2
 8002380:	461a      	mov	r2, r3
 8002382:	4603      	mov	r3, r0
 8002384:	817b      	strh	r3, [r7, #10]
 8002386:	460b      	mov	r3, r1
 8002388:	813b      	strh	r3, [r7, #8]
 800238a:	4613      	mov	r3, r2
 800238c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800238e:	f7fe ff43 	bl	8001218 <HAL_GetTick>
 8002392:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800239a:	b2db      	uxtb	r3, r3
 800239c:	2b20      	cmp	r3, #32
 800239e:	f040 80d9 	bne.w	8002554 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80023a2:	697b      	ldr	r3, [r7, #20]
 80023a4:	9300      	str	r3, [sp, #0]
 80023a6:	2319      	movs	r3, #25
 80023a8:	2201      	movs	r2, #1
 80023aa:	496d      	ldr	r1, [pc, #436]	@ (8002560 <HAL_I2C_Mem_Write+0x1ec>)
 80023ac:	68f8      	ldr	r0, [r7, #12]
 80023ae:	f000 fc8b 	bl	8002cc8 <I2C_WaitOnFlagUntilTimeout>
 80023b2:	4603      	mov	r3, r0
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d001      	beq.n	80023bc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80023b8:	2302      	movs	r3, #2
 80023ba:	e0cc      	b.n	8002556 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80023c2:	2b01      	cmp	r3, #1
 80023c4:	d101      	bne.n	80023ca <HAL_I2C_Mem_Write+0x56>
 80023c6:	2302      	movs	r3, #2
 80023c8:	e0c5      	b.n	8002556 <HAL_I2C_Mem_Write+0x1e2>
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	2201      	movs	r2, #1
 80023ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f003 0301 	and.w	r3, r3, #1
 80023dc:	2b01      	cmp	r3, #1
 80023de:	d007      	beq.n	80023f0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f042 0201 	orr.w	r2, r2, #1
 80023ee:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	681a      	ldr	r2, [r3, #0]
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80023fe:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	2221      	movs	r2, #33	@ 0x21
 8002404:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	2240      	movs	r2, #64	@ 0x40
 800240c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	2200      	movs	r2, #0
 8002414:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	6a3a      	ldr	r2, [r7, #32]
 800241a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002420:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002426:	b29a      	uxth	r2, r3
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	4a4d      	ldr	r2, [pc, #308]	@ (8002564 <HAL_I2C_Mem_Write+0x1f0>)
 8002430:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002432:	88f8      	ldrh	r0, [r7, #6]
 8002434:	893a      	ldrh	r2, [r7, #8]
 8002436:	8979      	ldrh	r1, [r7, #10]
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	9301      	str	r3, [sp, #4]
 800243c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800243e:	9300      	str	r3, [sp, #0]
 8002440:	4603      	mov	r3, r0
 8002442:	68f8      	ldr	r0, [r7, #12]
 8002444:	f000 fac2 	bl	80029cc <I2C_RequestMemoryWrite>
 8002448:	4603      	mov	r3, r0
 800244a:	2b00      	cmp	r3, #0
 800244c:	d052      	beq.n	80024f4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800244e:	2301      	movs	r3, #1
 8002450:	e081      	b.n	8002556 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002452:	697a      	ldr	r2, [r7, #20]
 8002454:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002456:	68f8      	ldr	r0, [r7, #12]
 8002458:	f000 fd50 	bl	8002efc <I2C_WaitOnTXEFlagUntilTimeout>
 800245c:	4603      	mov	r3, r0
 800245e:	2b00      	cmp	r3, #0
 8002460:	d00d      	beq.n	800247e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002466:	2b04      	cmp	r3, #4
 8002468:	d107      	bne.n	800247a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	681a      	ldr	r2, [r3, #0]
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002478:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800247a:	2301      	movs	r3, #1
 800247c:	e06b      	b.n	8002556 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002482:	781a      	ldrb	r2, [r3, #0]
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800248e:	1c5a      	adds	r2, r3, #1
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002498:	3b01      	subs	r3, #1
 800249a:	b29a      	uxth	r2, r3
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024a4:	b29b      	uxth	r3, r3
 80024a6:	3b01      	subs	r3, #1
 80024a8:	b29a      	uxth	r2, r3
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	695b      	ldr	r3, [r3, #20]
 80024b4:	f003 0304 	and.w	r3, r3, #4
 80024b8:	2b04      	cmp	r3, #4
 80024ba:	d11b      	bne.n	80024f4 <HAL_I2C_Mem_Write+0x180>
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d017      	beq.n	80024f4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024c8:	781a      	ldrb	r2, [r3, #0]
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024d4:	1c5a      	adds	r2, r3, #1
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024de:	3b01      	subs	r3, #1
 80024e0:	b29a      	uxth	r2, r3
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024ea:	b29b      	uxth	r3, r3
 80024ec:	3b01      	subs	r3, #1
 80024ee:	b29a      	uxth	r2, r3
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d1aa      	bne.n	8002452 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024fc:	697a      	ldr	r2, [r7, #20]
 80024fe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002500:	68f8      	ldr	r0, [r7, #12]
 8002502:	f000 fd43 	bl	8002f8c <I2C_WaitOnBTFFlagUntilTimeout>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d00d      	beq.n	8002528 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002510:	2b04      	cmp	r3, #4
 8002512:	d107      	bne.n	8002524 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002522:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002524:	2301      	movs	r3, #1
 8002526:	e016      	b.n	8002556 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	681a      	ldr	r2, [r3, #0]
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002536:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	2220      	movs	r2, #32
 800253c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	2200      	movs	r2, #0
 8002544:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	2200      	movs	r2, #0
 800254c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002550:	2300      	movs	r3, #0
 8002552:	e000      	b.n	8002556 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002554:	2302      	movs	r3, #2
  }
}
 8002556:	4618      	mov	r0, r3
 8002558:	3718      	adds	r7, #24
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	00100002 	.word	0x00100002
 8002564:	ffff0000 	.word	0xffff0000

08002568 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b08c      	sub	sp, #48	@ 0x30
 800256c:	af02      	add	r7, sp, #8
 800256e:	60f8      	str	r0, [r7, #12]
 8002570:	4608      	mov	r0, r1
 8002572:	4611      	mov	r1, r2
 8002574:	461a      	mov	r2, r3
 8002576:	4603      	mov	r3, r0
 8002578:	817b      	strh	r3, [r7, #10]
 800257a:	460b      	mov	r3, r1
 800257c:	813b      	strh	r3, [r7, #8]
 800257e:	4613      	mov	r3, r2
 8002580:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002582:	f7fe fe49 	bl	8001218 <HAL_GetTick>
 8002586:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800258e:	b2db      	uxtb	r3, r3
 8002590:	2b20      	cmp	r3, #32
 8002592:	f040 8214 	bne.w	80029be <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002598:	9300      	str	r3, [sp, #0]
 800259a:	2319      	movs	r3, #25
 800259c:	2201      	movs	r2, #1
 800259e:	497b      	ldr	r1, [pc, #492]	@ (800278c <HAL_I2C_Mem_Read+0x224>)
 80025a0:	68f8      	ldr	r0, [r7, #12]
 80025a2:	f000 fb91 	bl	8002cc8 <I2C_WaitOnFlagUntilTimeout>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d001      	beq.n	80025b0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80025ac:	2302      	movs	r3, #2
 80025ae:	e207      	b.n	80029c0 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80025b6:	2b01      	cmp	r3, #1
 80025b8:	d101      	bne.n	80025be <HAL_I2C_Mem_Read+0x56>
 80025ba:	2302      	movs	r3, #2
 80025bc:	e200      	b.n	80029c0 <HAL_I2C_Mem_Read+0x458>
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	2201      	movs	r2, #1
 80025c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f003 0301 	and.w	r3, r3, #1
 80025d0:	2b01      	cmp	r3, #1
 80025d2:	d007      	beq.n	80025e4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	681a      	ldr	r2, [r3, #0]
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f042 0201 	orr.w	r2, r2, #1
 80025e2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	681a      	ldr	r2, [r3, #0]
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80025f2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	2222      	movs	r2, #34	@ 0x22
 80025f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	2240      	movs	r2, #64	@ 0x40
 8002600:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	2200      	movs	r2, #0
 8002608:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800260e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002614:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800261a:	b29a      	uxth	r2, r3
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	4a5b      	ldr	r2, [pc, #364]	@ (8002790 <HAL_I2C_Mem_Read+0x228>)
 8002624:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002626:	88f8      	ldrh	r0, [r7, #6]
 8002628:	893a      	ldrh	r2, [r7, #8]
 800262a:	8979      	ldrh	r1, [r7, #10]
 800262c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800262e:	9301      	str	r3, [sp, #4]
 8002630:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002632:	9300      	str	r3, [sp, #0]
 8002634:	4603      	mov	r3, r0
 8002636:	68f8      	ldr	r0, [r7, #12]
 8002638:	f000 fa5e 	bl	8002af8 <I2C_RequestMemoryRead>
 800263c:	4603      	mov	r3, r0
 800263e:	2b00      	cmp	r3, #0
 8002640:	d001      	beq.n	8002646 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002642:	2301      	movs	r3, #1
 8002644:	e1bc      	b.n	80029c0 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800264a:	2b00      	cmp	r3, #0
 800264c:	d113      	bne.n	8002676 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800264e:	2300      	movs	r3, #0
 8002650:	623b      	str	r3, [r7, #32]
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	695b      	ldr	r3, [r3, #20]
 8002658:	623b      	str	r3, [r7, #32]
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	699b      	ldr	r3, [r3, #24]
 8002660:	623b      	str	r3, [r7, #32]
 8002662:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	681a      	ldr	r2, [r3, #0]
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002672:	601a      	str	r2, [r3, #0]
 8002674:	e190      	b.n	8002998 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800267a:	2b01      	cmp	r3, #1
 800267c:	d11b      	bne.n	80026b6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	681a      	ldr	r2, [r3, #0]
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800268c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800268e:	2300      	movs	r3, #0
 8002690:	61fb      	str	r3, [r7, #28]
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	695b      	ldr	r3, [r3, #20]
 8002698:	61fb      	str	r3, [r7, #28]
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	699b      	ldr	r3, [r3, #24]
 80026a0:	61fb      	str	r3, [r7, #28]
 80026a2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80026b2:	601a      	str	r2, [r3, #0]
 80026b4:	e170      	b.n	8002998 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026ba:	2b02      	cmp	r3, #2
 80026bc:	d11b      	bne.n	80026f6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	681a      	ldr	r2, [r3, #0]
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80026cc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	681a      	ldr	r2, [r3, #0]
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80026dc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80026de:	2300      	movs	r3, #0
 80026e0:	61bb      	str	r3, [r7, #24]
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	695b      	ldr	r3, [r3, #20]
 80026e8:	61bb      	str	r3, [r7, #24]
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	699b      	ldr	r3, [r3, #24]
 80026f0:	61bb      	str	r3, [r7, #24]
 80026f2:	69bb      	ldr	r3, [r7, #24]
 80026f4:	e150      	b.n	8002998 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80026f6:	2300      	movs	r3, #0
 80026f8:	617b      	str	r3, [r7, #20]
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	695b      	ldr	r3, [r3, #20]
 8002700:	617b      	str	r3, [r7, #20]
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	699b      	ldr	r3, [r3, #24]
 8002708:	617b      	str	r3, [r7, #20]
 800270a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800270c:	e144      	b.n	8002998 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002712:	2b03      	cmp	r3, #3
 8002714:	f200 80f1 	bhi.w	80028fa <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800271c:	2b01      	cmp	r3, #1
 800271e:	d123      	bne.n	8002768 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002720:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002722:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002724:	68f8      	ldr	r0, [r7, #12]
 8002726:	f000 fc79 	bl	800301c <I2C_WaitOnRXNEFlagUntilTimeout>
 800272a:	4603      	mov	r3, r0
 800272c:	2b00      	cmp	r3, #0
 800272e:	d001      	beq.n	8002734 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002730:	2301      	movs	r3, #1
 8002732:	e145      	b.n	80029c0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	691a      	ldr	r2, [r3, #16]
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800273e:	b2d2      	uxtb	r2, r2
 8002740:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002746:	1c5a      	adds	r2, r3, #1
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002750:	3b01      	subs	r3, #1
 8002752:	b29a      	uxth	r2, r3
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800275c:	b29b      	uxth	r3, r3
 800275e:	3b01      	subs	r3, #1
 8002760:	b29a      	uxth	r2, r3
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002766:	e117      	b.n	8002998 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800276c:	2b02      	cmp	r3, #2
 800276e:	d14e      	bne.n	800280e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002772:	9300      	str	r3, [sp, #0]
 8002774:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002776:	2200      	movs	r2, #0
 8002778:	4906      	ldr	r1, [pc, #24]	@ (8002794 <HAL_I2C_Mem_Read+0x22c>)
 800277a:	68f8      	ldr	r0, [r7, #12]
 800277c:	f000 faa4 	bl	8002cc8 <I2C_WaitOnFlagUntilTimeout>
 8002780:	4603      	mov	r3, r0
 8002782:	2b00      	cmp	r3, #0
 8002784:	d008      	beq.n	8002798 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e11a      	b.n	80029c0 <HAL_I2C_Mem_Read+0x458>
 800278a:	bf00      	nop
 800278c:	00100002 	.word	0x00100002
 8002790:	ffff0000 	.word	0xffff0000
 8002794:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80027a6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	691a      	ldr	r2, [r3, #16]
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027b2:	b2d2      	uxtb	r2, r2
 80027b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ba:	1c5a      	adds	r2, r3, #1
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027c4:	3b01      	subs	r3, #1
 80027c6:	b29a      	uxth	r2, r3
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027d0:	b29b      	uxth	r3, r3
 80027d2:	3b01      	subs	r3, #1
 80027d4:	b29a      	uxth	r2, r3
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	691a      	ldr	r2, [r3, #16]
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027e4:	b2d2      	uxtb	r2, r2
 80027e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ec:	1c5a      	adds	r2, r3, #1
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027f6:	3b01      	subs	r3, #1
 80027f8:	b29a      	uxth	r2, r3
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002802:	b29b      	uxth	r3, r3
 8002804:	3b01      	subs	r3, #1
 8002806:	b29a      	uxth	r2, r3
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800280c:	e0c4      	b.n	8002998 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800280e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002810:	9300      	str	r3, [sp, #0]
 8002812:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002814:	2200      	movs	r2, #0
 8002816:	496c      	ldr	r1, [pc, #432]	@ (80029c8 <HAL_I2C_Mem_Read+0x460>)
 8002818:	68f8      	ldr	r0, [r7, #12]
 800281a:	f000 fa55 	bl	8002cc8 <I2C_WaitOnFlagUntilTimeout>
 800281e:	4603      	mov	r3, r0
 8002820:	2b00      	cmp	r3, #0
 8002822:	d001      	beq.n	8002828 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8002824:	2301      	movs	r3, #1
 8002826:	e0cb      	b.n	80029c0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002836:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	691a      	ldr	r2, [r3, #16]
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002842:	b2d2      	uxtb	r2, r2
 8002844:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800284a:	1c5a      	adds	r2, r3, #1
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002854:	3b01      	subs	r3, #1
 8002856:	b29a      	uxth	r2, r3
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002860:	b29b      	uxth	r3, r3
 8002862:	3b01      	subs	r3, #1
 8002864:	b29a      	uxth	r2, r3
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800286a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800286c:	9300      	str	r3, [sp, #0]
 800286e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002870:	2200      	movs	r2, #0
 8002872:	4955      	ldr	r1, [pc, #340]	@ (80029c8 <HAL_I2C_Mem_Read+0x460>)
 8002874:	68f8      	ldr	r0, [r7, #12]
 8002876:	f000 fa27 	bl	8002cc8 <I2C_WaitOnFlagUntilTimeout>
 800287a:	4603      	mov	r3, r0
 800287c:	2b00      	cmp	r3, #0
 800287e:	d001      	beq.n	8002884 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8002880:	2301      	movs	r3, #1
 8002882:	e09d      	b.n	80029c0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	681a      	ldr	r2, [r3, #0]
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002892:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	691a      	ldr	r2, [r3, #16]
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800289e:	b2d2      	uxtb	r2, r2
 80028a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028a6:	1c5a      	adds	r2, r3, #1
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028b0:	3b01      	subs	r3, #1
 80028b2:	b29a      	uxth	r2, r3
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028bc:	b29b      	uxth	r3, r3
 80028be:	3b01      	subs	r3, #1
 80028c0:	b29a      	uxth	r2, r3
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	691a      	ldr	r2, [r3, #16]
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028d0:	b2d2      	uxtb	r2, r2
 80028d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028d8:	1c5a      	adds	r2, r3, #1
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028e2:	3b01      	subs	r3, #1
 80028e4:	b29a      	uxth	r2, r3
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028ee:	b29b      	uxth	r3, r3
 80028f0:	3b01      	subs	r3, #1
 80028f2:	b29a      	uxth	r2, r3
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80028f8:	e04e      	b.n	8002998 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028fc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80028fe:	68f8      	ldr	r0, [r7, #12]
 8002900:	f000 fb8c 	bl	800301c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002904:	4603      	mov	r3, r0
 8002906:	2b00      	cmp	r3, #0
 8002908:	d001      	beq.n	800290e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800290a:	2301      	movs	r3, #1
 800290c:	e058      	b.n	80029c0 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	691a      	ldr	r2, [r3, #16]
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002918:	b2d2      	uxtb	r2, r2
 800291a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002920:	1c5a      	adds	r2, r3, #1
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800292a:	3b01      	subs	r3, #1
 800292c:	b29a      	uxth	r2, r3
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002936:	b29b      	uxth	r3, r3
 8002938:	3b01      	subs	r3, #1
 800293a:	b29a      	uxth	r2, r3
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	695b      	ldr	r3, [r3, #20]
 8002946:	f003 0304 	and.w	r3, r3, #4
 800294a:	2b04      	cmp	r3, #4
 800294c:	d124      	bne.n	8002998 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002952:	2b03      	cmp	r3, #3
 8002954:	d107      	bne.n	8002966 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002964:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	691a      	ldr	r2, [r3, #16]
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002970:	b2d2      	uxtb	r2, r2
 8002972:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002978:	1c5a      	adds	r2, r3, #1
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002982:	3b01      	subs	r3, #1
 8002984:	b29a      	uxth	r2, r3
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800298e:	b29b      	uxth	r3, r3
 8002990:	3b01      	subs	r3, #1
 8002992:	b29a      	uxth	r2, r3
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800299c:	2b00      	cmp	r3, #0
 800299e:	f47f aeb6 	bne.w	800270e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	2220      	movs	r2, #32
 80029a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	2200      	movs	r2, #0
 80029ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	2200      	movs	r2, #0
 80029b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80029ba:	2300      	movs	r3, #0
 80029bc:	e000      	b.n	80029c0 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80029be:	2302      	movs	r3, #2
  }
}
 80029c0:	4618      	mov	r0, r3
 80029c2:	3728      	adds	r7, #40	@ 0x28
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}
 80029c8:	00010004 	.word	0x00010004

080029cc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b088      	sub	sp, #32
 80029d0:	af02      	add	r7, sp, #8
 80029d2:	60f8      	str	r0, [r7, #12]
 80029d4:	4608      	mov	r0, r1
 80029d6:	4611      	mov	r1, r2
 80029d8:	461a      	mov	r2, r3
 80029da:	4603      	mov	r3, r0
 80029dc:	817b      	strh	r3, [r7, #10]
 80029de:	460b      	mov	r3, r1
 80029e0:	813b      	strh	r3, [r7, #8]
 80029e2:	4613      	mov	r3, r2
 80029e4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80029f4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80029f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029f8:	9300      	str	r3, [sp, #0]
 80029fa:	6a3b      	ldr	r3, [r7, #32]
 80029fc:	2200      	movs	r2, #0
 80029fe:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002a02:	68f8      	ldr	r0, [r7, #12]
 8002a04:	f000 f960 	bl	8002cc8 <I2C_WaitOnFlagUntilTimeout>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d00d      	beq.n	8002a2a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a18:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a1c:	d103      	bne.n	8002a26 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a24:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002a26:	2303      	movs	r3, #3
 8002a28:	e05f      	b.n	8002aea <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002a2a:	897b      	ldrh	r3, [r7, #10]
 8002a2c:	b2db      	uxtb	r3, r3
 8002a2e:	461a      	mov	r2, r3
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002a38:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a3c:	6a3a      	ldr	r2, [r7, #32]
 8002a3e:	492d      	ldr	r1, [pc, #180]	@ (8002af4 <I2C_RequestMemoryWrite+0x128>)
 8002a40:	68f8      	ldr	r0, [r7, #12]
 8002a42:	f000 f9bb 	bl	8002dbc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002a46:	4603      	mov	r3, r0
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d001      	beq.n	8002a50 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	e04c      	b.n	8002aea <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a50:	2300      	movs	r3, #0
 8002a52:	617b      	str	r3, [r7, #20]
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	695b      	ldr	r3, [r3, #20]
 8002a5a:	617b      	str	r3, [r7, #20]
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	699b      	ldr	r3, [r3, #24]
 8002a62:	617b      	str	r3, [r7, #20]
 8002a64:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a68:	6a39      	ldr	r1, [r7, #32]
 8002a6a:	68f8      	ldr	r0, [r7, #12]
 8002a6c:	f000 fa46 	bl	8002efc <I2C_WaitOnTXEFlagUntilTimeout>
 8002a70:	4603      	mov	r3, r0
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d00d      	beq.n	8002a92 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a7a:	2b04      	cmp	r3, #4
 8002a7c:	d107      	bne.n	8002a8e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	681a      	ldr	r2, [r3, #0]
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a8c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	e02b      	b.n	8002aea <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002a92:	88fb      	ldrh	r3, [r7, #6]
 8002a94:	2b01      	cmp	r3, #1
 8002a96:	d105      	bne.n	8002aa4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002a98:	893b      	ldrh	r3, [r7, #8]
 8002a9a:	b2da      	uxtb	r2, r3
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	611a      	str	r2, [r3, #16]
 8002aa2:	e021      	b.n	8002ae8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002aa4:	893b      	ldrh	r3, [r7, #8]
 8002aa6:	0a1b      	lsrs	r3, r3, #8
 8002aa8:	b29b      	uxth	r3, r3
 8002aaa:	b2da      	uxtb	r2, r3
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ab2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ab4:	6a39      	ldr	r1, [r7, #32]
 8002ab6:	68f8      	ldr	r0, [r7, #12]
 8002ab8:	f000 fa20 	bl	8002efc <I2C_WaitOnTXEFlagUntilTimeout>
 8002abc:	4603      	mov	r3, r0
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d00d      	beq.n	8002ade <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ac6:	2b04      	cmp	r3, #4
 8002ac8:	d107      	bne.n	8002ada <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ad8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002ada:	2301      	movs	r3, #1
 8002adc:	e005      	b.n	8002aea <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002ade:	893b      	ldrh	r3, [r7, #8]
 8002ae0:	b2da      	uxtb	r2, r3
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002ae8:	2300      	movs	r3, #0
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	3718      	adds	r7, #24
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}
 8002af2:	bf00      	nop
 8002af4:	00010002 	.word	0x00010002

08002af8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b088      	sub	sp, #32
 8002afc:	af02      	add	r7, sp, #8
 8002afe:	60f8      	str	r0, [r7, #12]
 8002b00:	4608      	mov	r0, r1
 8002b02:	4611      	mov	r1, r2
 8002b04:	461a      	mov	r2, r3
 8002b06:	4603      	mov	r3, r0
 8002b08:	817b      	strh	r3, [r7, #10]
 8002b0a:	460b      	mov	r3, r1
 8002b0c:	813b      	strh	r3, [r7, #8]
 8002b0e:	4613      	mov	r3, r2
 8002b10:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	681a      	ldr	r2, [r3, #0]
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002b20:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002b30:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b34:	9300      	str	r3, [sp, #0]
 8002b36:	6a3b      	ldr	r3, [r7, #32]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002b3e:	68f8      	ldr	r0, [r7, #12]
 8002b40:	f000 f8c2 	bl	8002cc8 <I2C_WaitOnFlagUntilTimeout>
 8002b44:	4603      	mov	r3, r0
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d00d      	beq.n	8002b66 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b58:	d103      	bne.n	8002b62 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b60:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002b62:	2303      	movs	r3, #3
 8002b64:	e0aa      	b.n	8002cbc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002b66:	897b      	ldrh	r3, [r7, #10]
 8002b68:	b2db      	uxtb	r3, r3
 8002b6a:	461a      	mov	r2, r3
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002b74:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b78:	6a3a      	ldr	r2, [r7, #32]
 8002b7a:	4952      	ldr	r1, [pc, #328]	@ (8002cc4 <I2C_RequestMemoryRead+0x1cc>)
 8002b7c:	68f8      	ldr	r0, [r7, #12]
 8002b7e:	f000 f91d 	bl	8002dbc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b82:	4603      	mov	r3, r0
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d001      	beq.n	8002b8c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e097      	b.n	8002cbc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	617b      	str	r3, [r7, #20]
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	695b      	ldr	r3, [r3, #20]
 8002b96:	617b      	str	r3, [r7, #20]
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	699b      	ldr	r3, [r3, #24]
 8002b9e:	617b      	str	r3, [r7, #20]
 8002ba0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ba2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ba4:	6a39      	ldr	r1, [r7, #32]
 8002ba6:	68f8      	ldr	r0, [r7, #12]
 8002ba8:	f000 f9a8 	bl	8002efc <I2C_WaitOnTXEFlagUntilTimeout>
 8002bac:	4603      	mov	r3, r0
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d00d      	beq.n	8002bce <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bb6:	2b04      	cmp	r3, #4
 8002bb8:	d107      	bne.n	8002bca <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	681a      	ldr	r2, [r3, #0]
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002bc8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	e076      	b.n	8002cbc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002bce:	88fb      	ldrh	r3, [r7, #6]
 8002bd0:	2b01      	cmp	r3, #1
 8002bd2:	d105      	bne.n	8002be0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002bd4:	893b      	ldrh	r3, [r7, #8]
 8002bd6:	b2da      	uxtb	r2, r3
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	611a      	str	r2, [r3, #16]
 8002bde:	e021      	b.n	8002c24 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002be0:	893b      	ldrh	r3, [r7, #8]
 8002be2:	0a1b      	lsrs	r3, r3, #8
 8002be4:	b29b      	uxth	r3, r3
 8002be6:	b2da      	uxtb	r2, r3
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002bee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bf0:	6a39      	ldr	r1, [r7, #32]
 8002bf2:	68f8      	ldr	r0, [r7, #12]
 8002bf4:	f000 f982 	bl	8002efc <I2C_WaitOnTXEFlagUntilTimeout>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d00d      	beq.n	8002c1a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c02:	2b04      	cmp	r3, #4
 8002c04:	d107      	bne.n	8002c16 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	681a      	ldr	r2, [r3, #0]
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c14:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	e050      	b.n	8002cbc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002c1a:	893b      	ldrh	r3, [r7, #8]
 8002c1c:	b2da      	uxtb	r2, r3
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c26:	6a39      	ldr	r1, [r7, #32]
 8002c28:	68f8      	ldr	r0, [r7, #12]
 8002c2a:	f000 f967 	bl	8002efc <I2C_WaitOnTXEFlagUntilTimeout>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d00d      	beq.n	8002c50 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c38:	2b04      	cmp	r3, #4
 8002c3a:	d107      	bne.n	8002c4c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c4a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	e035      	b.n	8002cbc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002c5e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c62:	9300      	str	r3, [sp, #0]
 8002c64:	6a3b      	ldr	r3, [r7, #32]
 8002c66:	2200      	movs	r2, #0
 8002c68:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002c6c:	68f8      	ldr	r0, [r7, #12]
 8002c6e:	f000 f82b 	bl	8002cc8 <I2C_WaitOnFlagUntilTimeout>
 8002c72:	4603      	mov	r3, r0
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d00d      	beq.n	8002c94 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c86:	d103      	bne.n	8002c90 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c8e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002c90:	2303      	movs	r3, #3
 8002c92:	e013      	b.n	8002cbc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002c94:	897b      	ldrh	r3, [r7, #10]
 8002c96:	b2db      	uxtb	r3, r3
 8002c98:	f043 0301 	orr.w	r3, r3, #1
 8002c9c:	b2da      	uxtb	r2, r3
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ca6:	6a3a      	ldr	r2, [r7, #32]
 8002ca8:	4906      	ldr	r1, [pc, #24]	@ (8002cc4 <I2C_RequestMemoryRead+0x1cc>)
 8002caa:	68f8      	ldr	r0, [r7, #12]
 8002cac:	f000 f886 	bl	8002dbc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d001      	beq.n	8002cba <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e000      	b.n	8002cbc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8002cba:	2300      	movs	r3, #0
}
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	3718      	adds	r7, #24
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}
 8002cc4:	00010002 	.word	0x00010002

08002cc8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b084      	sub	sp, #16
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	60f8      	str	r0, [r7, #12]
 8002cd0:	60b9      	str	r1, [r7, #8]
 8002cd2:	603b      	str	r3, [r7, #0]
 8002cd4:	4613      	mov	r3, r2
 8002cd6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002cd8:	e048      	b.n	8002d6c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ce0:	d044      	beq.n	8002d6c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ce2:	f7fe fa99 	bl	8001218 <HAL_GetTick>
 8002ce6:	4602      	mov	r2, r0
 8002ce8:	69bb      	ldr	r3, [r7, #24]
 8002cea:	1ad3      	subs	r3, r2, r3
 8002cec:	683a      	ldr	r2, [r7, #0]
 8002cee:	429a      	cmp	r2, r3
 8002cf0:	d302      	bcc.n	8002cf8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d139      	bne.n	8002d6c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	0c1b      	lsrs	r3, r3, #16
 8002cfc:	b2db      	uxtb	r3, r3
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d10d      	bne.n	8002d1e <I2C_WaitOnFlagUntilTimeout+0x56>
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	695b      	ldr	r3, [r3, #20]
 8002d08:	43da      	mvns	r2, r3
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	b29b      	uxth	r3, r3
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	bf0c      	ite	eq
 8002d14:	2301      	moveq	r3, #1
 8002d16:	2300      	movne	r3, #0
 8002d18:	b2db      	uxtb	r3, r3
 8002d1a:	461a      	mov	r2, r3
 8002d1c:	e00c      	b.n	8002d38 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	699b      	ldr	r3, [r3, #24]
 8002d24:	43da      	mvns	r2, r3
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	4013      	ands	r3, r2
 8002d2a:	b29b      	uxth	r3, r3
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	bf0c      	ite	eq
 8002d30:	2301      	moveq	r3, #1
 8002d32:	2300      	movne	r3, #0
 8002d34:	b2db      	uxtb	r3, r3
 8002d36:	461a      	mov	r2, r3
 8002d38:	79fb      	ldrb	r3, [r7, #7]
 8002d3a:	429a      	cmp	r2, r3
 8002d3c:	d116      	bne.n	8002d6c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	2200      	movs	r2, #0
 8002d42:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	2220      	movs	r2, #32
 8002d48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	2200      	movs	r2, #0
 8002d50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d58:	f043 0220 	orr.w	r2, r3, #32
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2200      	movs	r2, #0
 8002d64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002d68:	2301      	movs	r3, #1
 8002d6a:	e023      	b.n	8002db4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	0c1b      	lsrs	r3, r3, #16
 8002d70:	b2db      	uxtb	r3, r3
 8002d72:	2b01      	cmp	r3, #1
 8002d74:	d10d      	bne.n	8002d92 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	695b      	ldr	r3, [r3, #20]
 8002d7c:	43da      	mvns	r2, r3
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	4013      	ands	r3, r2
 8002d82:	b29b      	uxth	r3, r3
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	bf0c      	ite	eq
 8002d88:	2301      	moveq	r3, #1
 8002d8a:	2300      	movne	r3, #0
 8002d8c:	b2db      	uxtb	r3, r3
 8002d8e:	461a      	mov	r2, r3
 8002d90:	e00c      	b.n	8002dac <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	699b      	ldr	r3, [r3, #24]
 8002d98:	43da      	mvns	r2, r3
 8002d9a:	68bb      	ldr	r3, [r7, #8]
 8002d9c:	4013      	ands	r3, r2
 8002d9e:	b29b      	uxth	r3, r3
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	bf0c      	ite	eq
 8002da4:	2301      	moveq	r3, #1
 8002da6:	2300      	movne	r3, #0
 8002da8:	b2db      	uxtb	r3, r3
 8002daa:	461a      	mov	r2, r3
 8002dac:	79fb      	ldrb	r3, [r7, #7]
 8002dae:	429a      	cmp	r2, r3
 8002db0:	d093      	beq.n	8002cda <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002db2:	2300      	movs	r3, #0
}
 8002db4:	4618      	mov	r0, r3
 8002db6:	3710      	adds	r7, #16
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}

08002dbc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b084      	sub	sp, #16
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	60f8      	str	r0, [r7, #12]
 8002dc4:	60b9      	str	r1, [r7, #8]
 8002dc6:	607a      	str	r2, [r7, #4]
 8002dc8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002dca:	e071      	b.n	8002eb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	695b      	ldr	r3, [r3, #20]
 8002dd2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002dd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002dda:	d123      	bne.n	8002e24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	681a      	ldr	r2, [r3, #0]
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002dea:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002df4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	2200      	movs	r2, #0
 8002dfa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	2220      	movs	r2, #32
 8002e00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2200      	movs	r2, #0
 8002e08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e10:	f043 0204 	orr.w	r2, r3, #4
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
 8002e22:	e067      	b.n	8002ef4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e2a:	d041      	beq.n	8002eb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e2c:	f7fe f9f4 	bl	8001218 <HAL_GetTick>
 8002e30:	4602      	mov	r2, r0
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	1ad3      	subs	r3, r2, r3
 8002e36:	687a      	ldr	r2, [r7, #4]
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	d302      	bcc.n	8002e42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d136      	bne.n	8002eb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002e42:	68bb      	ldr	r3, [r7, #8]
 8002e44:	0c1b      	lsrs	r3, r3, #16
 8002e46:	b2db      	uxtb	r3, r3
 8002e48:	2b01      	cmp	r3, #1
 8002e4a:	d10c      	bne.n	8002e66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	695b      	ldr	r3, [r3, #20]
 8002e52:	43da      	mvns	r2, r3
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	4013      	ands	r3, r2
 8002e58:	b29b      	uxth	r3, r3
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	bf14      	ite	ne
 8002e5e:	2301      	movne	r3, #1
 8002e60:	2300      	moveq	r3, #0
 8002e62:	b2db      	uxtb	r3, r3
 8002e64:	e00b      	b.n	8002e7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	699b      	ldr	r3, [r3, #24]
 8002e6c:	43da      	mvns	r2, r3
 8002e6e:	68bb      	ldr	r3, [r7, #8]
 8002e70:	4013      	ands	r3, r2
 8002e72:	b29b      	uxth	r3, r3
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	bf14      	ite	ne
 8002e78:	2301      	movne	r3, #1
 8002e7a:	2300      	moveq	r3, #0
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d016      	beq.n	8002eb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2200      	movs	r2, #0
 8002e86:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	2220      	movs	r2, #32
 8002e8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	2200      	movs	r2, #0
 8002e94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e9c:	f043 0220 	orr.w	r2, r3, #32
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002eac:	2301      	movs	r3, #1
 8002eae:	e021      	b.n	8002ef4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	0c1b      	lsrs	r3, r3, #16
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	2b01      	cmp	r3, #1
 8002eb8:	d10c      	bne.n	8002ed4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	695b      	ldr	r3, [r3, #20]
 8002ec0:	43da      	mvns	r2, r3
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	b29b      	uxth	r3, r3
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	bf14      	ite	ne
 8002ecc:	2301      	movne	r3, #1
 8002ece:	2300      	moveq	r3, #0
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	e00b      	b.n	8002eec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	699b      	ldr	r3, [r3, #24]
 8002eda:	43da      	mvns	r2, r3
 8002edc:	68bb      	ldr	r3, [r7, #8]
 8002ede:	4013      	ands	r3, r2
 8002ee0:	b29b      	uxth	r3, r3
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	bf14      	ite	ne
 8002ee6:	2301      	movne	r3, #1
 8002ee8:	2300      	moveq	r3, #0
 8002eea:	b2db      	uxtb	r3, r3
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	f47f af6d 	bne.w	8002dcc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002ef2:	2300      	movs	r3, #0
}
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	3710      	adds	r7, #16
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bd80      	pop	{r7, pc}

08002efc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b084      	sub	sp, #16
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	60f8      	str	r0, [r7, #12]
 8002f04:	60b9      	str	r1, [r7, #8]
 8002f06:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f08:	e034      	b.n	8002f74 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002f0a:	68f8      	ldr	r0, [r7, #12]
 8002f0c:	f000 f8e3 	bl	80030d6 <I2C_IsAcknowledgeFailed>
 8002f10:	4603      	mov	r3, r0
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d001      	beq.n	8002f1a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
 8002f18:	e034      	b.n	8002f84 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f1a:	68bb      	ldr	r3, [r7, #8]
 8002f1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f20:	d028      	beq.n	8002f74 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f22:	f7fe f979 	bl	8001218 <HAL_GetTick>
 8002f26:	4602      	mov	r2, r0
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	1ad3      	subs	r3, r2, r3
 8002f2c:	68ba      	ldr	r2, [r7, #8]
 8002f2e:	429a      	cmp	r2, r3
 8002f30:	d302      	bcc.n	8002f38 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002f32:	68bb      	ldr	r3, [r7, #8]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d11d      	bne.n	8002f74 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	695b      	ldr	r3, [r3, #20]
 8002f3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f42:	2b80      	cmp	r3, #128	@ 0x80
 8002f44:	d016      	beq.n	8002f74 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	2220      	movs	r2, #32
 8002f50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	2200      	movs	r2, #0
 8002f58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f60:	f043 0220 	orr.w	r2, r3, #32
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002f70:	2301      	movs	r3, #1
 8002f72:	e007      	b.n	8002f84 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	695b      	ldr	r3, [r3, #20]
 8002f7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f7e:	2b80      	cmp	r3, #128	@ 0x80
 8002f80:	d1c3      	bne.n	8002f0a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002f82:	2300      	movs	r3, #0
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	3710      	adds	r7, #16
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}

08002f8c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b084      	sub	sp, #16
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	60f8      	str	r0, [r7, #12]
 8002f94:	60b9      	str	r1, [r7, #8]
 8002f96:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002f98:	e034      	b.n	8003004 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002f9a:	68f8      	ldr	r0, [r7, #12]
 8002f9c:	f000 f89b 	bl	80030d6 <I2C_IsAcknowledgeFailed>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d001      	beq.n	8002faa <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e034      	b.n	8003014 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002faa:	68bb      	ldr	r3, [r7, #8]
 8002fac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fb0:	d028      	beq.n	8003004 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fb2:	f7fe f931 	bl	8001218 <HAL_GetTick>
 8002fb6:	4602      	mov	r2, r0
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	1ad3      	subs	r3, r2, r3
 8002fbc:	68ba      	ldr	r2, [r7, #8]
 8002fbe:	429a      	cmp	r2, r3
 8002fc0:	d302      	bcc.n	8002fc8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d11d      	bne.n	8003004 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	695b      	ldr	r3, [r3, #20]
 8002fce:	f003 0304 	and.w	r3, r3, #4
 8002fd2:	2b04      	cmp	r3, #4
 8002fd4:	d016      	beq.n	8003004 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	2220      	movs	r2, #32
 8002fe0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ff0:	f043 0220 	orr.w	r2, r3, #32
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	e007      	b.n	8003014 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	695b      	ldr	r3, [r3, #20]
 800300a:	f003 0304 	and.w	r3, r3, #4
 800300e:	2b04      	cmp	r3, #4
 8003010:	d1c3      	bne.n	8002f9a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003012:	2300      	movs	r3, #0
}
 8003014:	4618      	mov	r0, r3
 8003016:	3710      	adds	r7, #16
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}

0800301c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b084      	sub	sp, #16
 8003020:	af00      	add	r7, sp, #0
 8003022:	60f8      	str	r0, [r7, #12]
 8003024:	60b9      	str	r1, [r7, #8]
 8003026:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003028:	e049      	b.n	80030be <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	695b      	ldr	r3, [r3, #20]
 8003030:	f003 0310 	and.w	r3, r3, #16
 8003034:	2b10      	cmp	r3, #16
 8003036:	d119      	bne.n	800306c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f06f 0210 	mvn.w	r2, #16
 8003040:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	2200      	movs	r2, #0
 8003046:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	2220      	movs	r2, #32
 800304c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	2200      	movs	r2, #0
 8003054:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	2200      	movs	r2, #0
 8003064:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003068:	2301      	movs	r3, #1
 800306a:	e030      	b.n	80030ce <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800306c:	f7fe f8d4 	bl	8001218 <HAL_GetTick>
 8003070:	4602      	mov	r2, r0
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	1ad3      	subs	r3, r2, r3
 8003076:	68ba      	ldr	r2, [r7, #8]
 8003078:	429a      	cmp	r2, r3
 800307a:	d302      	bcc.n	8003082 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d11d      	bne.n	80030be <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	695b      	ldr	r3, [r3, #20]
 8003088:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800308c:	2b40      	cmp	r3, #64	@ 0x40
 800308e:	d016      	beq.n	80030be <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	2200      	movs	r2, #0
 8003094:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2220      	movs	r2, #32
 800309a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2200      	movs	r2, #0
 80030a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030aa:	f043 0220 	orr.w	r2, r3, #32
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	2200      	movs	r2, #0
 80030b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	e007      	b.n	80030ce <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	695b      	ldr	r3, [r3, #20]
 80030c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030c8:	2b40      	cmp	r3, #64	@ 0x40
 80030ca:	d1ae      	bne.n	800302a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80030cc:	2300      	movs	r3, #0
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3710      	adds	r7, #16
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}

080030d6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80030d6:	b480      	push	{r7}
 80030d8:	b083      	sub	sp, #12
 80030da:	af00      	add	r7, sp, #0
 80030dc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	695b      	ldr	r3, [r3, #20]
 80030e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030ec:	d11b      	bne.n	8003126 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80030f6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2200      	movs	r2, #0
 80030fc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2220      	movs	r2, #32
 8003102:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2200      	movs	r2, #0
 800310a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003112:	f043 0204 	orr.w	r2, r3, #4
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2200      	movs	r2, #0
 800311e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	e000      	b.n	8003128 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003126:	2300      	movs	r3, #0
}
 8003128:	4618      	mov	r0, r3
 800312a:	370c      	adds	r7, #12
 800312c:	46bd      	mov	sp, r7
 800312e:	bc80      	pop	{r7}
 8003130:	4770      	bx	lr

08003132 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003132:	b580      	push	{r7, lr}
 8003134:	b086      	sub	sp, #24
 8003136:	af02      	add	r7, sp, #8
 8003138:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d101      	bne.n	8003144 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	e101      	b.n	8003348 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003150:	b2db      	uxtb	r3, r3
 8003152:	2b00      	cmp	r3, #0
 8003154:	d106      	bne.n	8003164 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2200      	movs	r2, #0
 800315a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800315e:	6878      	ldr	r0, [r7, #4]
 8003160:	f7fd feb4 	bl	8000ecc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2203      	movs	r2, #3
 8003168:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800316c:	68bb      	ldr	r3, [r7, #8]
 800316e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003172:	d102      	bne.n	800317a <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2200      	movs	r2, #0
 8003178:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4618      	mov	r0, r3
 8003180:	f001 f859 	bl	8004236 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6818      	ldr	r0, [r3, #0]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	7c1a      	ldrb	r2, [r3, #16]
 800318c:	f88d 2000 	strb.w	r2, [sp]
 8003190:	3304      	adds	r3, #4
 8003192:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003194:	f000 fff6 	bl	8004184 <USB_CoreInit>
 8003198:	4603      	mov	r3, r0
 800319a:	2b00      	cmp	r3, #0
 800319c:	d005      	beq.n	80031aa <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2202      	movs	r2, #2
 80031a2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80031a6:	2301      	movs	r3, #1
 80031a8:	e0ce      	b.n	8003348 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	2100      	movs	r1, #0
 80031b0:	4618      	mov	r0, r3
 80031b2:	f001 f850 	bl	8004256 <USB_SetCurrentMode>
 80031b6:	4603      	mov	r3, r0
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d005      	beq.n	80031c8 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2202      	movs	r2, #2
 80031c0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	e0bf      	b.n	8003348 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80031c8:	2300      	movs	r3, #0
 80031ca:	73fb      	strb	r3, [r7, #15]
 80031cc:	e04a      	b.n	8003264 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80031ce:	7bfa      	ldrb	r2, [r7, #15]
 80031d0:	6879      	ldr	r1, [r7, #4]
 80031d2:	4613      	mov	r3, r2
 80031d4:	00db      	lsls	r3, r3, #3
 80031d6:	4413      	add	r3, r2
 80031d8:	009b      	lsls	r3, r3, #2
 80031da:	440b      	add	r3, r1
 80031dc:	3315      	adds	r3, #21
 80031de:	2201      	movs	r2, #1
 80031e0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80031e2:	7bfa      	ldrb	r2, [r7, #15]
 80031e4:	6879      	ldr	r1, [r7, #4]
 80031e6:	4613      	mov	r3, r2
 80031e8:	00db      	lsls	r3, r3, #3
 80031ea:	4413      	add	r3, r2
 80031ec:	009b      	lsls	r3, r3, #2
 80031ee:	440b      	add	r3, r1
 80031f0:	3314      	adds	r3, #20
 80031f2:	7bfa      	ldrb	r2, [r7, #15]
 80031f4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80031f6:	7bfa      	ldrb	r2, [r7, #15]
 80031f8:	7bfb      	ldrb	r3, [r7, #15]
 80031fa:	b298      	uxth	r0, r3
 80031fc:	6879      	ldr	r1, [r7, #4]
 80031fe:	4613      	mov	r3, r2
 8003200:	00db      	lsls	r3, r3, #3
 8003202:	4413      	add	r3, r2
 8003204:	009b      	lsls	r3, r3, #2
 8003206:	440b      	add	r3, r1
 8003208:	332e      	adds	r3, #46	@ 0x2e
 800320a:	4602      	mov	r2, r0
 800320c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800320e:	7bfa      	ldrb	r2, [r7, #15]
 8003210:	6879      	ldr	r1, [r7, #4]
 8003212:	4613      	mov	r3, r2
 8003214:	00db      	lsls	r3, r3, #3
 8003216:	4413      	add	r3, r2
 8003218:	009b      	lsls	r3, r3, #2
 800321a:	440b      	add	r3, r1
 800321c:	3318      	adds	r3, #24
 800321e:	2200      	movs	r2, #0
 8003220:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003222:	7bfa      	ldrb	r2, [r7, #15]
 8003224:	6879      	ldr	r1, [r7, #4]
 8003226:	4613      	mov	r3, r2
 8003228:	00db      	lsls	r3, r3, #3
 800322a:	4413      	add	r3, r2
 800322c:	009b      	lsls	r3, r3, #2
 800322e:	440b      	add	r3, r1
 8003230:	331c      	adds	r3, #28
 8003232:	2200      	movs	r2, #0
 8003234:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003236:	7bfa      	ldrb	r2, [r7, #15]
 8003238:	6879      	ldr	r1, [r7, #4]
 800323a:	4613      	mov	r3, r2
 800323c:	00db      	lsls	r3, r3, #3
 800323e:	4413      	add	r3, r2
 8003240:	009b      	lsls	r3, r3, #2
 8003242:	440b      	add	r3, r1
 8003244:	3320      	adds	r3, #32
 8003246:	2200      	movs	r2, #0
 8003248:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800324a:	7bfa      	ldrb	r2, [r7, #15]
 800324c:	6879      	ldr	r1, [r7, #4]
 800324e:	4613      	mov	r3, r2
 8003250:	00db      	lsls	r3, r3, #3
 8003252:	4413      	add	r3, r2
 8003254:	009b      	lsls	r3, r3, #2
 8003256:	440b      	add	r3, r1
 8003258:	3324      	adds	r3, #36	@ 0x24
 800325a:	2200      	movs	r2, #0
 800325c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800325e:	7bfb      	ldrb	r3, [r7, #15]
 8003260:	3301      	adds	r3, #1
 8003262:	73fb      	strb	r3, [r7, #15]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	791b      	ldrb	r3, [r3, #4]
 8003268:	7bfa      	ldrb	r2, [r7, #15]
 800326a:	429a      	cmp	r2, r3
 800326c:	d3af      	bcc.n	80031ce <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800326e:	2300      	movs	r3, #0
 8003270:	73fb      	strb	r3, [r7, #15]
 8003272:	e044      	b.n	80032fe <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003274:	7bfa      	ldrb	r2, [r7, #15]
 8003276:	6879      	ldr	r1, [r7, #4]
 8003278:	4613      	mov	r3, r2
 800327a:	00db      	lsls	r3, r3, #3
 800327c:	4413      	add	r3, r2
 800327e:	009b      	lsls	r3, r3, #2
 8003280:	440b      	add	r3, r1
 8003282:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003286:	2200      	movs	r2, #0
 8003288:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800328a:	7bfa      	ldrb	r2, [r7, #15]
 800328c:	6879      	ldr	r1, [r7, #4]
 800328e:	4613      	mov	r3, r2
 8003290:	00db      	lsls	r3, r3, #3
 8003292:	4413      	add	r3, r2
 8003294:	009b      	lsls	r3, r3, #2
 8003296:	440b      	add	r3, r1
 8003298:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800329c:	7bfa      	ldrb	r2, [r7, #15]
 800329e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80032a0:	7bfa      	ldrb	r2, [r7, #15]
 80032a2:	6879      	ldr	r1, [r7, #4]
 80032a4:	4613      	mov	r3, r2
 80032a6:	00db      	lsls	r3, r3, #3
 80032a8:	4413      	add	r3, r2
 80032aa:	009b      	lsls	r3, r3, #2
 80032ac:	440b      	add	r3, r1
 80032ae:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80032b2:	2200      	movs	r2, #0
 80032b4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80032b6:	7bfa      	ldrb	r2, [r7, #15]
 80032b8:	6879      	ldr	r1, [r7, #4]
 80032ba:	4613      	mov	r3, r2
 80032bc:	00db      	lsls	r3, r3, #3
 80032be:	4413      	add	r3, r2
 80032c0:	009b      	lsls	r3, r3, #2
 80032c2:	440b      	add	r3, r1
 80032c4:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80032c8:	2200      	movs	r2, #0
 80032ca:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80032cc:	7bfa      	ldrb	r2, [r7, #15]
 80032ce:	6879      	ldr	r1, [r7, #4]
 80032d0:	4613      	mov	r3, r2
 80032d2:	00db      	lsls	r3, r3, #3
 80032d4:	4413      	add	r3, r2
 80032d6:	009b      	lsls	r3, r3, #2
 80032d8:	440b      	add	r3, r1
 80032da:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80032de:	2200      	movs	r2, #0
 80032e0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80032e2:	7bfa      	ldrb	r2, [r7, #15]
 80032e4:	6879      	ldr	r1, [r7, #4]
 80032e6:	4613      	mov	r3, r2
 80032e8:	00db      	lsls	r3, r3, #3
 80032ea:	4413      	add	r3, r2
 80032ec:	009b      	lsls	r3, r3, #2
 80032ee:	440b      	add	r3, r1
 80032f0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80032f4:	2200      	movs	r2, #0
 80032f6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80032f8:	7bfb      	ldrb	r3, [r7, #15]
 80032fa:	3301      	adds	r3, #1
 80032fc:	73fb      	strb	r3, [r7, #15]
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	791b      	ldrb	r3, [r3, #4]
 8003302:	7bfa      	ldrb	r2, [r7, #15]
 8003304:	429a      	cmp	r2, r3
 8003306:	d3b5      	bcc.n	8003274 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6818      	ldr	r0, [r3, #0]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	7c1a      	ldrb	r2, [r3, #16]
 8003310:	f88d 2000 	strb.w	r2, [sp]
 8003314:	3304      	adds	r3, #4
 8003316:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003318:	f000 ffea 	bl	80042f0 <USB_DevInit>
 800331c:	4603      	mov	r3, r0
 800331e:	2b00      	cmp	r3, #0
 8003320:	d005      	beq.n	800332e <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2202      	movs	r2, #2
 8003326:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800332a:	2301      	movs	r3, #1
 800332c:	e00c      	b.n	8003348 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2200      	movs	r2, #0
 8003332:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2201      	movs	r2, #1
 8003338:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
  (void)USB_DevDisconnect(hpcd->Instance);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4618      	mov	r0, r3
 8003342:	f001 f9af 	bl	80046a4 <USB_DevDisconnect>

  return HAL_OK;
 8003346:	2300      	movs	r3, #0
}
 8003348:	4618      	mov	r0, r3
 800334a:	3710      	adds	r7, #16
 800334c:	46bd      	mov	sp, r7
 800334e:	bd80      	pop	{r7, pc}

08003350 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b08a      	sub	sp, #40	@ 0x28
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d101      	bne.n	8003362 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	e23b      	b.n	80037da <HAL_RCC_OscConfig+0x48a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f003 0301 	and.w	r3, r3, #1
 800336a:	2b00      	cmp	r3, #0
 800336c:	d050      	beq.n	8003410 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800336e:	4b9e      	ldr	r3, [pc, #632]	@ (80035e8 <HAL_RCC_OscConfig+0x298>)
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	f003 030c 	and.w	r3, r3, #12
 8003376:	2b04      	cmp	r3, #4
 8003378:	d00c      	beq.n	8003394 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800337a:	4b9b      	ldr	r3, [pc, #620]	@ (80035e8 <HAL_RCC_OscConfig+0x298>)
 800337c:	689b      	ldr	r3, [r3, #8]
 800337e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003382:	2b08      	cmp	r3, #8
 8003384:	d112      	bne.n	80033ac <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003386:	4b98      	ldr	r3, [pc, #608]	@ (80035e8 <HAL_RCC_OscConfig+0x298>)
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800338e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003392:	d10b      	bne.n	80033ac <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003394:	4b94      	ldr	r3, [pc, #592]	@ (80035e8 <HAL_RCC_OscConfig+0x298>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800339c:	2b00      	cmp	r3, #0
 800339e:	d036      	beq.n	800340e <HAL_RCC_OscConfig+0xbe>
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d132      	bne.n	800340e <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 80033a8:	2301      	movs	r3, #1
 80033aa:	e216      	b.n	80037da <HAL_RCC_OscConfig+0x48a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	685a      	ldr	r2, [r3, #4]
 80033b0:	4b8e      	ldr	r3, [pc, #568]	@ (80035ec <HAL_RCC_OscConfig+0x29c>)
 80033b2:	b2d2      	uxtb	r2, r2
 80033b4:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d013      	beq.n	80033e6 <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033be:	f7fd ff2b 	bl	8001218 <HAL_GetTick>
 80033c2:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033c4:	e008      	b.n	80033d8 <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80033c6:	f7fd ff27 	bl	8001218 <HAL_GetTick>
 80033ca:	4602      	mov	r2, r0
 80033cc:	6a3b      	ldr	r3, [r7, #32]
 80033ce:	1ad3      	subs	r3, r2, r3
 80033d0:	2b64      	cmp	r3, #100	@ 0x64
 80033d2:	d901      	bls.n	80033d8 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 80033d4:	2303      	movs	r3, #3
 80033d6:	e200      	b.n	80037da <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033d8:	4b83      	ldr	r3, [pc, #524]	@ (80035e8 <HAL_RCC_OscConfig+0x298>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d0f0      	beq.n	80033c6 <HAL_RCC_OscConfig+0x76>
 80033e4:	e014      	b.n	8003410 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033e6:	f7fd ff17 	bl	8001218 <HAL_GetTick>
 80033ea:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033ec:	e008      	b.n	8003400 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80033ee:	f7fd ff13 	bl	8001218 <HAL_GetTick>
 80033f2:	4602      	mov	r2, r0
 80033f4:	6a3b      	ldr	r3, [r7, #32]
 80033f6:	1ad3      	subs	r3, r2, r3
 80033f8:	2b64      	cmp	r3, #100	@ 0x64
 80033fa:	d901      	bls.n	8003400 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 80033fc:	2303      	movs	r3, #3
 80033fe:	e1ec      	b.n	80037da <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003400:	4b79      	ldr	r3, [pc, #484]	@ (80035e8 <HAL_RCC_OscConfig+0x298>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003408:	2b00      	cmp	r3, #0
 800340a:	d1f0      	bne.n	80033ee <HAL_RCC_OscConfig+0x9e>
 800340c:	e000      	b.n	8003410 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800340e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f003 0302 	and.w	r3, r3, #2
 8003418:	2b00      	cmp	r3, #0
 800341a:	d077      	beq.n	800350c <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800341c:	4b72      	ldr	r3, [pc, #456]	@ (80035e8 <HAL_RCC_OscConfig+0x298>)
 800341e:	689b      	ldr	r3, [r3, #8]
 8003420:	f003 030c 	and.w	r3, r3, #12
 8003424:	2b00      	cmp	r3, #0
 8003426:	d00b      	beq.n	8003440 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003428:	4b6f      	ldr	r3, [pc, #444]	@ (80035e8 <HAL_RCC_OscConfig+0x298>)
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003430:	2b08      	cmp	r3, #8
 8003432:	d126      	bne.n	8003482 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003434:	4b6c      	ldr	r3, [pc, #432]	@ (80035e8 <HAL_RCC_OscConfig+0x298>)
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800343c:	2b00      	cmp	r3, #0
 800343e:	d120      	bne.n	8003482 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003440:	4b69      	ldr	r3, [pc, #420]	@ (80035e8 <HAL_RCC_OscConfig+0x298>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f003 0302 	and.w	r3, r3, #2
 8003448:	2b00      	cmp	r3, #0
 800344a:	d005      	beq.n	8003458 <HAL_RCC_OscConfig+0x108>
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	68db      	ldr	r3, [r3, #12]
 8003450:	2b01      	cmp	r3, #1
 8003452:	d001      	beq.n	8003458 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003454:	2301      	movs	r3, #1
 8003456:	e1c0      	b.n	80037da <HAL_RCC_OscConfig+0x48a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003458:	4b63      	ldr	r3, [pc, #396]	@ (80035e8 <HAL_RCC_OscConfig+0x298>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	691b      	ldr	r3, [r3, #16]
 8003464:	21f8      	movs	r1, #248	@ 0xf8
 8003466:	60f9      	str	r1, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003468:	68f9      	ldr	r1, [r7, #12]
 800346a:	fa91 f1a1 	rbit	r1, r1
 800346e:	6139      	str	r1, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003470:	6939      	ldr	r1, [r7, #16]
 8003472:	fab1 f181 	clz	r1, r1
 8003476:	b2c9      	uxtb	r1, r1
 8003478:	408b      	lsls	r3, r1
 800347a:	495b      	ldr	r1, [pc, #364]	@ (80035e8 <HAL_RCC_OscConfig+0x298>)
 800347c:	4313      	orrs	r3, r2
 800347e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003480:	e044      	b.n	800350c <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	68db      	ldr	r3, [r3, #12]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d02a      	beq.n	80034e0 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800348a:	4b59      	ldr	r3, [pc, #356]	@ (80035f0 <HAL_RCC_OscConfig+0x2a0>)
 800348c:	2201      	movs	r2, #1
 800348e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003490:	f7fd fec2 	bl	8001218 <HAL_GetTick>
 8003494:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003496:	e008      	b.n	80034aa <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003498:	f7fd febe 	bl	8001218 <HAL_GetTick>
 800349c:	4602      	mov	r2, r0
 800349e:	6a3b      	ldr	r3, [r7, #32]
 80034a0:	1ad3      	subs	r3, r2, r3
 80034a2:	2b02      	cmp	r3, #2
 80034a4:	d901      	bls.n	80034aa <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80034a6:	2303      	movs	r3, #3
 80034a8:	e197      	b.n	80037da <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034aa:	4b4f      	ldr	r3, [pc, #316]	@ (80035e8 <HAL_RCC_OscConfig+0x298>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f003 0302 	and.w	r3, r3, #2
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d0f0      	beq.n	8003498 <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034b6:	4b4c      	ldr	r3, [pc, #304]	@ (80035e8 <HAL_RCC_OscConfig+0x298>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	691b      	ldr	r3, [r3, #16]
 80034c2:	21f8      	movs	r1, #248	@ 0xf8
 80034c4:	6179      	str	r1, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034c6:	6979      	ldr	r1, [r7, #20]
 80034c8:	fa91 f1a1 	rbit	r1, r1
 80034cc:	61b9      	str	r1, [r7, #24]
  return result;
 80034ce:	69b9      	ldr	r1, [r7, #24]
 80034d0:	fab1 f181 	clz	r1, r1
 80034d4:	b2c9      	uxtb	r1, r1
 80034d6:	408b      	lsls	r3, r1
 80034d8:	4943      	ldr	r1, [pc, #268]	@ (80035e8 <HAL_RCC_OscConfig+0x298>)
 80034da:	4313      	orrs	r3, r2
 80034dc:	600b      	str	r3, [r1, #0]
 80034de:	e015      	b.n	800350c <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80034e0:	4b43      	ldr	r3, [pc, #268]	@ (80035f0 <HAL_RCC_OscConfig+0x2a0>)
 80034e2:	2200      	movs	r2, #0
 80034e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034e6:	f7fd fe97 	bl	8001218 <HAL_GetTick>
 80034ea:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034ec:	e008      	b.n	8003500 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80034ee:	f7fd fe93 	bl	8001218 <HAL_GetTick>
 80034f2:	4602      	mov	r2, r0
 80034f4:	6a3b      	ldr	r3, [r7, #32]
 80034f6:	1ad3      	subs	r3, r2, r3
 80034f8:	2b02      	cmp	r3, #2
 80034fa:	d901      	bls.n	8003500 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 80034fc:	2303      	movs	r3, #3
 80034fe:	e16c      	b.n	80037da <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003500:	4b39      	ldr	r3, [pc, #228]	@ (80035e8 <HAL_RCC_OscConfig+0x298>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f003 0302 	and.w	r3, r3, #2
 8003508:	2b00      	cmp	r3, #0
 800350a:	d1f0      	bne.n	80034ee <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f003 0308 	and.w	r3, r3, #8
 8003514:	2b00      	cmp	r3, #0
 8003516:	d030      	beq.n	800357a <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	695b      	ldr	r3, [r3, #20]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d016      	beq.n	800354e <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003520:	4b34      	ldr	r3, [pc, #208]	@ (80035f4 <HAL_RCC_OscConfig+0x2a4>)
 8003522:	2201      	movs	r2, #1
 8003524:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003526:	f7fd fe77 	bl	8001218 <HAL_GetTick>
 800352a:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800352c:	e008      	b.n	8003540 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800352e:	f7fd fe73 	bl	8001218 <HAL_GetTick>
 8003532:	4602      	mov	r2, r0
 8003534:	6a3b      	ldr	r3, [r7, #32]
 8003536:	1ad3      	subs	r3, r2, r3
 8003538:	2b02      	cmp	r3, #2
 800353a:	d901      	bls.n	8003540 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 800353c:	2303      	movs	r3, #3
 800353e:	e14c      	b.n	80037da <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003540:	4b29      	ldr	r3, [pc, #164]	@ (80035e8 <HAL_RCC_OscConfig+0x298>)
 8003542:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003544:	f003 0302 	and.w	r3, r3, #2
 8003548:	2b00      	cmp	r3, #0
 800354a:	d0f0      	beq.n	800352e <HAL_RCC_OscConfig+0x1de>
 800354c:	e015      	b.n	800357a <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800354e:	4b29      	ldr	r3, [pc, #164]	@ (80035f4 <HAL_RCC_OscConfig+0x2a4>)
 8003550:	2200      	movs	r2, #0
 8003552:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003554:	f7fd fe60 	bl	8001218 <HAL_GetTick>
 8003558:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800355a:	e008      	b.n	800356e <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800355c:	f7fd fe5c 	bl	8001218 <HAL_GetTick>
 8003560:	4602      	mov	r2, r0
 8003562:	6a3b      	ldr	r3, [r7, #32]
 8003564:	1ad3      	subs	r3, r2, r3
 8003566:	2b02      	cmp	r3, #2
 8003568:	d901      	bls.n	800356e <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 800356a:	2303      	movs	r3, #3
 800356c:	e135      	b.n	80037da <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800356e:	4b1e      	ldr	r3, [pc, #120]	@ (80035e8 <HAL_RCC_OscConfig+0x298>)
 8003570:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003572:	f003 0302 	and.w	r3, r3, #2
 8003576:	2b00      	cmp	r3, #0
 8003578:	d1f0      	bne.n	800355c <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f003 0304 	and.w	r3, r3, #4
 8003582:	2b00      	cmp	r3, #0
 8003584:	f000 8087 	beq.w	8003696 <HAL_RCC_OscConfig+0x346>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003588:	2300      	movs	r3, #0
 800358a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800358e:	4b16      	ldr	r3, [pc, #88]	@ (80035e8 <HAL_RCC_OscConfig+0x298>)
 8003590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003592:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003596:	2b00      	cmp	r3, #0
 8003598:	d110      	bne.n	80035bc <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800359a:	2300      	movs	r3, #0
 800359c:	60bb      	str	r3, [r7, #8]
 800359e:	4b12      	ldr	r3, [pc, #72]	@ (80035e8 <HAL_RCC_OscConfig+0x298>)
 80035a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035a2:	4a11      	ldr	r2, [pc, #68]	@ (80035e8 <HAL_RCC_OscConfig+0x298>)
 80035a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80035a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80035aa:	4b0f      	ldr	r3, [pc, #60]	@ (80035e8 <HAL_RCC_OscConfig+0x298>)
 80035ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035b2:	60bb      	str	r3, [r7, #8]
 80035b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80035b6:	2301      	movs	r3, #1
 80035b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80035bc:	4b0e      	ldr	r3, [pc, #56]	@ (80035f8 <HAL_RCC_OscConfig+0x2a8>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a0d      	ldr	r2, [pc, #52]	@ (80035f8 <HAL_RCC_OscConfig+0x2a8>)
 80035c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035c6:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035c8:	4b0b      	ldr	r3, [pc, #44]	@ (80035f8 <HAL_RCC_OscConfig+0x2a8>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d122      	bne.n	800361a <HAL_RCC_OscConfig+0x2ca>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80035d4:	4b08      	ldr	r3, [pc, #32]	@ (80035f8 <HAL_RCC_OscConfig+0x2a8>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a07      	ldr	r2, [pc, #28]	@ (80035f8 <HAL_RCC_OscConfig+0x2a8>)
 80035da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035de:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80035e0:	f7fd fe1a 	bl	8001218 <HAL_GetTick>
 80035e4:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035e6:	e012      	b.n	800360e <HAL_RCC_OscConfig+0x2be>
 80035e8:	40023800 	.word	0x40023800
 80035ec:	40023802 	.word	0x40023802
 80035f0:	42470000 	.word	0x42470000
 80035f4:	42470e80 	.word	0x42470e80
 80035f8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035fc:	f7fd fe0c 	bl	8001218 <HAL_GetTick>
 8003600:	4602      	mov	r2, r0
 8003602:	6a3b      	ldr	r3, [r7, #32]
 8003604:	1ad3      	subs	r3, r2, r3
 8003606:	2b02      	cmp	r3, #2
 8003608:	d901      	bls.n	800360e <HAL_RCC_OscConfig+0x2be>
        {
          return HAL_TIMEOUT;
 800360a:	2303      	movs	r3, #3
 800360c:	e0e5      	b.n	80037da <HAL_RCC_OscConfig+0x48a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800360e:	4b75      	ldr	r3, [pc, #468]	@ (80037e4 <HAL_RCC_OscConfig+0x494>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003616:	2b00      	cmp	r3, #0
 8003618:	d0f0      	beq.n	80035fc <HAL_RCC_OscConfig+0x2ac>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	689a      	ldr	r2, [r3, #8]
 800361e:	4b72      	ldr	r3, [pc, #456]	@ (80037e8 <HAL_RCC_OscConfig+0x498>)
 8003620:	b2d2      	uxtb	r2, r2
 8003622:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d015      	beq.n	8003658 <HAL_RCC_OscConfig+0x308>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800362c:	f7fd fdf4 	bl	8001218 <HAL_GetTick>
 8003630:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003632:	e00a      	b.n	800364a <HAL_RCC_OscConfig+0x2fa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003634:	f7fd fdf0 	bl	8001218 <HAL_GetTick>
 8003638:	4602      	mov	r2, r0
 800363a:	6a3b      	ldr	r3, [r7, #32]
 800363c:	1ad3      	subs	r3, r2, r3
 800363e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003642:	4293      	cmp	r3, r2
 8003644:	d901      	bls.n	800364a <HAL_RCC_OscConfig+0x2fa>
        {
          return HAL_TIMEOUT;
 8003646:	2303      	movs	r3, #3
 8003648:	e0c7      	b.n	80037da <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800364a:	4b68      	ldr	r3, [pc, #416]	@ (80037ec <HAL_RCC_OscConfig+0x49c>)
 800364c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800364e:	f003 0302 	and.w	r3, r3, #2
 8003652:	2b00      	cmp	r3, #0
 8003654:	d0ee      	beq.n	8003634 <HAL_RCC_OscConfig+0x2e4>
 8003656:	e014      	b.n	8003682 <HAL_RCC_OscConfig+0x332>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003658:	f7fd fdde 	bl	8001218 <HAL_GetTick>
 800365c:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800365e:	e00a      	b.n	8003676 <HAL_RCC_OscConfig+0x326>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003660:	f7fd fdda 	bl	8001218 <HAL_GetTick>
 8003664:	4602      	mov	r2, r0
 8003666:	6a3b      	ldr	r3, [r7, #32]
 8003668:	1ad3      	subs	r3, r2, r3
 800366a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800366e:	4293      	cmp	r3, r2
 8003670:	d901      	bls.n	8003676 <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 8003672:	2303      	movs	r3, #3
 8003674:	e0b1      	b.n	80037da <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003676:	4b5d      	ldr	r3, [pc, #372]	@ (80037ec <HAL_RCC_OscConfig+0x49c>)
 8003678:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800367a:	f003 0302 	and.w	r3, r3, #2
 800367e:	2b00      	cmp	r3, #0
 8003680:	d1ee      	bne.n	8003660 <HAL_RCC_OscConfig+0x310>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003682:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003686:	2b01      	cmp	r3, #1
 8003688:	d105      	bne.n	8003696 <HAL_RCC_OscConfig+0x346>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800368a:	4b58      	ldr	r3, [pc, #352]	@ (80037ec <HAL_RCC_OscConfig+0x49c>)
 800368c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800368e:	4a57      	ldr	r2, [pc, #348]	@ (80037ec <HAL_RCC_OscConfig+0x49c>)
 8003690:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003694:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	699b      	ldr	r3, [r3, #24]
 800369a:	2b00      	cmp	r3, #0
 800369c:	f000 809c 	beq.w	80037d8 <HAL_RCC_OscConfig+0x488>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80036a0:	4b52      	ldr	r3, [pc, #328]	@ (80037ec <HAL_RCC_OscConfig+0x49c>)
 80036a2:	689b      	ldr	r3, [r3, #8]
 80036a4:	f003 030c 	and.w	r3, r3, #12
 80036a8:	2b08      	cmp	r3, #8
 80036aa:	d061      	beq.n	8003770 <HAL_RCC_OscConfig+0x420>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	699b      	ldr	r3, [r3, #24]
 80036b0:	2b02      	cmp	r3, #2
 80036b2:	d146      	bne.n	8003742 <HAL_RCC_OscConfig+0x3f2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036b4:	4b4e      	ldr	r3, [pc, #312]	@ (80037f0 <HAL_RCC_OscConfig+0x4a0>)
 80036b6:	2200      	movs	r2, #0
 80036b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036ba:	f7fd fdad 	bl	8001218 <HAL_GetTick>
 80036be:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036c0:	e008      	b.n	80036d4 <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80036c2:	f7fd fda9 	bl	8001218 <HAL_GetTick>
 80036c6:	4602      	mov	r2, r0
 80036c8:	6a3b      	ldr	r3, [r7, #32]
 80036ca:	1ad3      	subs	r3, r2, r3
 80036cc:	2b64      	cmp	r3, #100	@ 0x64
 80036ce:	d901      	bls.n	80036d4 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 80036d0:	2303      	movs	r3, #3
 80036d2:	e082      	b.n	80037da <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036d4:	4b45      	ldr	r3, [pc, #276]	@ (80037ec <HAL_RCC_OscConfig+0x49c>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d1f0      	bne.n	80036c2 <HAL_RCC_OscConfig+0x372>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80036e0:	4b42      	ldr	r3, [pc, #264]	@ (80037ec <HAL_RCC_OscConfig+0x49c>)
 80036e2:	685a      	ldr	r2, [r3, #4]
 80036e4:	4b43      	ldr	r3, [pc, #268]	@ (80037f4 <HAL_RCC_OscConfig+0x4a4>)
 80036e6:	4013      	ands	r3, r2
 80036e8:	687a      	ldr	r2, [r7, #4]
 80036ea:	69d1      	ldr	r1, [r2, #28]
 80036ec:	687a      	ldr	r2, [r7, #4]
 80036ee:	6a12      	ldr	r2, [r2, #32]
 80036f0:	4311      	orrs	r1, r2
 80036f2:	687a      	ldr	r2, [r7, #4]
 80036f4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80036f6:	0192      	lsls	r2, r2, #6
 80036f8:	4311      	orrs	r1, r2
 80036fa:	687a      	ldr	r2, [r7, #4]
 80036fc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80036fe:	0612      	lsls	r2, r2, #24
 8003700:	4311      	orrs	r1, r2
 8003702:	687a      	ldr	r2, [r7, #4]
 8003704:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003706:	0852      	lsrs	r2, r2, #1
 8003708:	3a01      	subs	r2, #1
 800370a:	0412      	lsls	r2, r2, #16
 800370c:	430a      	orrs	r2, r1
 800370e:	4937      	ldr	r1, [pc, #220]	@ (80037ec <HAL_RCC_OscConfig+0x49c>)
 8003710:	4313      	orrs	r3, r2
 8003712:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003714:	4b36      	ldr	r3, [pc, #216]	@ (80037f0 <HAL_RCC_OscConfig+0x4a0>)
 8003716:	2201      	movs	r2, #1
 8003718:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800371a:	f7fd fd7d 	bl	8001218 <HAL_GetTick>
 800371e:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003720:	e008      	b.n	8003734 <HAL_RCC_OscConfig+0x3e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003722:	f7fd fd79 	bl	8001218 <HAL_GetTick>
 8003726:	4602      	mov	r2, r0
 8003728:	6a3b      	ldr	r3, [r7, #32]
 800372a:	1ad3      	subs	r3, r2, r3
 800372c:	2b64      	cmp	r3, #100	@ 0x64
 800372e:	d901      	bls.n	8003734 <HAL_RCC_OscConfig+0x3e4>
          {
            return HAL_TIMEOUT;
 8003730:	2303      	movs	r3, #3
 8003732:	e052      	b.n	80037da <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003734:	4b2d      	ldr	r3, [pc, #180]	@ (80037ec <HAL_RCC_OscConfig+0x49c>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800373c:	2b00      	cmp	r3, #0
 800373e:	d0f0      	beq.n	8003722 <HAL_RCC_OscConfig+0x3d2>
 8003740:	e04a      	b.n	80037d8 <HAL_RCC_OscConfig+0x488>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003742:	4b2b      	ldr	r3, [pc, #172]	@ (80037f0 <HAL_RCC_OscConfig+0x4a0>)
 8003744:	2200      	movs	r2, #0
 8003746:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003748:	f7fd fd66 	bl	8001218 <HAL_GetTick>
 800374c:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800374e:	e008      	b.n	8003762 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003750:	f7fd fd62 	bl	8001218 <HAL_GetTick>
 8003754:	4602      	mov	r2, r0
 8003756:	6a3b      	ldr	r3, [r7, #32]
 8003758:	1ad3      	subs	r3, r2, r3
 800375a:	2b64      	cmp	r3, #100	@ 0x64
 800375c:	d901      	bls.n	8003762 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 800375e:	2303      	movs	r3, #3
 8003760:	e03b      	b.n	80037da <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003762:	4b22      	ldr	r3, [pc, #136]	@ (80037ec <HAL_RCC_OscConfig+0x49c>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800376a:	2b00      	cmp	r3, #0
 800376c:	d1f0      	bne.n	8003750 <HAL_RCC_OscConfig+0x400>
 800376e:	e033      	b.n	80037d8 <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	699b      	ldr	r3, [r3, #24]
 8003774:	2b01      	cmp	r3, #1
 8003776:	d101      	bne.n	800377c <HAL_RCC_OscConfig+0x42c>
      {
        return HAL_ERROR;
 8003778:	2301      	movs	r3, #1
 800377a:	e02e      	b.n	80037da <HAL_RCC_OscConfig+0x48a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 800377c:	4b1b      	ldr	r3, [pc, #108]	@ (80037ec <HAL_RCC_OscConfig+0x49c>)
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003782:	69fb      	ldr	r3, [r7, #28]
 8003784:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	69db      	ldr	r3, [r3, #28]
 800378c:	429a      	cmp	r2, r3
 800378e:	d121      	bne.n	80037d4 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003790:	69fb      	ldr	r3, [r7, #28]
 8003792:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800379a:	429a      	cmp	r2, r3
 800379c:	d11a      	bne.n	80037d4 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800379e:	69fa      	ldr	r2, [r7, #28]
 80037a0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80037a4:	4013      	ands	r3, r2
 80037a6:	687a      	ldr	r2, [r7, #4]
 80037a8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80037aa:	0192      	lsls	r2, r2, #6
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d111      	bne.n	80037d4 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80037b0:	69fb      	ldr	r3, [r7, #28]
 80037b2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037ba:	085b      	lsrs	r3, r3, #1
 80037bc:	3b01      	subs	r3, #1
 80037be:	041b      	lsls	r3, r3, #16
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80037c0:	429a      	cmp	r2, r3
 80037c2:	d107      	bne.n	80037d4 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80037c4:	69fb      	ldr	r3, [r7, #28]
 80037c6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037ce:	061b      	lsls	r3, r3, #24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80037d0:	429a      	cmp	r2, r3
 80037d2:	d001      	beq.n	80037d8 <HAL_RCC_OscConfig+0x488>
        {
          return HAL_ERROR;
 80037d4:	2301      	movs	r3, #1
 80037d6:	e000      	b.n	80037da <HAL_RCC_OscConfig+0x48a>
        }
      }
    }
  }
  return HAL_OK;
 80037d8:	2300      	movs	r3, #0
}
 80037da:	4618      	mov	r0, r3
 80037dc:	3728      	adds	r7, #40	@ 0x28
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	bf00      	nop
 80037e4:	40007000 	.word	0x40007000
 80037e8:	40023870 	.word	0x40023870
 80037ec:	40023800 	.word	0x40023800
 80037f0:	42470060 	.word	0x42470060
 80037f4:	f0bc8000 	.word	0xf0bc8000

080037f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b086      	sub	sp, #24
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
 8003800:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d101      	bne.n	800380c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003808:	2301      	movs	r3, #1
 800380a:	e0d2      	b.n	80039b2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800380c:	4b6b      	ldr	r3, [pc, #428]	@ (80039bc <HAL_RCC_ClockConfig+0x1c4>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f003 030f 	and.w	r3, r3, #15
 8003814:	683a      	ldr	r2, [r7, #0]
 8003816:	429a      	cmp	r2, r3
 8003818:	d90c      	bls.n	8003834 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800381a:	4b68      	ldr	r3, [pc, #416]	@ (80039bc <HAL_RCC_ClockConfig+0x1c4>)
 800381c:	683a      	ldr	r2, [r7, #0]
 800381e:	b2d2      	uxtb	r2, r2
 8003820:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003822:	4b66      	ldr	r3, [pc, #408]	@ (80039bc <HAL_RCC_ClockConfig+0x1c4>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f003 030f 	and.w	r3, r3, #15
 800382a:	683a      	ldr	r2, [r7, #0]
 800382c:	429a      	cmp	r2, r3
 800382e:	d001      	beq.n	8003834 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003830:	2301      	movs	r3, #1
 8003832:	e0be      	b.n	80039b2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f003 0302 	and.w	r3, r3, #2
 800383c:	2b00      	cmp	r3, #0
 800383e:	d020      	beq.n	8003882 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f003 0304 	and.w	r3, r3, #4
 8003848:	2b00      	cmp	r3, #0
 800384a:	d005      	beq.n	8003858 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800384c:	4b5c      	ldr	r3, [pc, #368]	@ (80039c0 <HAL_RCC_ClockConfig+0x1c8>)
 800384e:	689b      	ldr	r3, [r3, #8]
 8003850:	4a5b      	ldr	r2, [pc, #364]	@ (80039c0 <HAL_RCC_ClockConfig+0x1c8>)
 8003852:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003856:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f003 0308 	and.w	r3, r3, #8
 8003860:	2b00      	cmp	r3, #0
 8003862:	d005      	beq.n	8003870 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8003864:	4b56      	ldr	r3, [pc, #344]	@ (80039c0 <HAL_RCC_ClockConfig+0x1c8>)
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	4a55      	ldr	r2, [pc, #340]	@ (80039c0 <HAL_RCC_ClockConfig+0x1c8>)
 800386a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800386e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003870:	4b53      	ldr	r3, [pc, #332]	@ (80039c0 <HAL_RCC_ClockConfig+0x1c8>)
 8003872:	689b      	ldr	r3, [r3, #8]
 8003874:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	689b      	ldr	r3, [r3, #8]
 800387c:	4950      	ldr	r1, [pc, #320]	@ (80039c0 <HAL_RCC_ClockConfig+0x1c8>)
 800387e:	4313      	orrs	r3, r2
 8003880:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f003 0301 	and.w	r3, r3, #1
 800388a:	2b00      	cmp	r3, #0
 800388c:	d040      	beq.n	8003910 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	2b01      	cmp	r3, #1
 8003894:	d107      	bne.n	80038a6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003896:	4b4a      	ldr	r3, [pc, #296]	@ (80039c0 <HAL_RCC_ClockConfig+0x1c8>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d115      	bne.n	80038ce <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	e085      	b.n	80039b2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	2b02      	cmp	r3, #2
 80038ac:	d107      	bne.n	80038be <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038ae:	4b44      	ldr	r3, [pc, #272]	@ (80039c0 <HAL_RCC_ClockConfig+0x1c8>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d109      	bne.n	80038ce <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	e079      	b.n	80039b2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038be:	4b40      	ldr	r3, [pc, #256]	@ (80039c0 <HAL_RCC_ClockConfig+0x1c8>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f003 0302 	and.w	r3, r3, #2
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d101      	bne.n	80038ce <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	e071      	b.n	80039b2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80038ce:	4b3c      	ldr	r3, [pc, #240]	@ (80039c0 <HAL_RCC_ClockConfig+0x1c8>)
 80038d0:	689b      	ldr	r3, [r3, #8]
 80038d2:	f023 0203 	bic.w	r2, r3, #3
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	4939      	ldr	r1, [pc, #228]	@ (80039c0 <HAL_RCC_ClockConfig+0x1c8>)
 80038dc:	4313      	orrs	r3, r2
 80038de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80038e0:	f7fd fc9a 	bl	8001218 <HAL_GetTick>
 80038e4:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038e6:	e00a      	b.n	80038fe <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038e8:	f7fd fc96 	bl	8001218 <HAL_GetTick>
 80038ec:	4602      	mov	r2, r0
 80038ee:	697b      	ldr	r3, [r7, #20]
 80038f0:	1ad3      	subs	r3, r2, r3
 80038f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d901      	bls.n	80038fe <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80038fa:	2303      	movs	r3, #3
 80038fc:	e059      	b.n	80039b2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038fe:	4b30      	ldr	r3, [pc, #192]	@ (80039c0 <HAL_RCC_ClockConfig+0x1c8>)
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	f003 020c 	and.w	r2, r3, #12
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	009b      	lsls	r3, r3, #2
 800390c:	429a      	cmp	r2, r3
 800390e:	d1eb      	bne.n	80038e8 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003910:	4b2a      	ldr	r3, [pc, #168]	@ (80039bc <HAL_RCC_ClockConfig+0x1c4>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f003 030f 	and.w	r3, r3, #15
 8003918:	683a      	ldr	r2, [r7, #0]
 800391a:	429a      	cmp	r2, r3
 800391c:	d20c      	bcs.n	8003938 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800391e:	4b27      	ldr	r3, [pc, #156]	@ (80039bc <HAL_RCC_ClockConfig+0x1c4>)
 8003920:	683a      	ldr	r2, [r7, #0]
 8003922:	b2d2      	uxtb	r2, r2
 8003924:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003926:	4b25      	ldr	r3, [pc, #148]	@ (80039bc <HAL_RCC_ClockConfig+0x1c4>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f003 030f 	and.w	r3, r3, #15
 800392e:	683a      	ldr	r2, [r7, #0]
 8003930:	429a      	cmp	r2, r3
 8003932:	d001      	beq.n	8003938 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8003934:	2301      	movs	r3, #1
 8003936:	e03c      	b.n	80039b2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f003 0304 	and.w	r3, r3, #4
 8003940:	2b00      	cmp	r3, #0
 8003942:	d008      	beq.n	8003956 <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003944:	4b1e      	ldr	r3, [pc, #120]	@ (80039c0 <HAL_RCC_ClockConfig+0x1c8>)
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	68db      	ldr	r3, [r3, #12]
 8003950:	491b      	ldr	r1, [pc, #108]	@ (80039c0 <HAL_RCC_ClockConfig+0x1c8>)
 8003952:	4313      	orrs	r3, r2
 8003954:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 0308 	and.w	r3, r3, #8
 800395e:	2b00      	cmp	r3, #0
 8003960:	d009      	beq.n	8003976 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003962:	4b17      	ldr	r3, [pc, #92]	@ (80039c0 <HAL_RCC_ClockConfig+0x1c8>)
 8003964:	689b      	ldr	r3, [r3, #8]
 8003966:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	691b      	ldr	r3, [r3, #16]
 800396e:	00db      	lsls	r3, r3, #3
 8003970:	4913      	ldr	r1, [pc, #76]	@ (80039c0 <HAL_RCC_ClockConfig+0x1c8>)
 8003972:	4313      	orrs	r3, r2
 8003974:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8003976:	f000 f82b 	bl	80039d0 <HAL_RCC_GetSysClockFreq>
 800397a:	4601      	mov	r1, r0
 800397c:	4b10      	ldr	r3, [pc, #64]	@ (80039c0 <HAL_RCC_ClockConfig+0x1c8>)
 800397e:	689b      	ldr	r3, [r3, #8]
 8003980:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003984:	22f0      	movs	r2, #240	@ 0xf0
 8003986:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003988:	68fa      	ldr	r2, [r7, #12]
 800398a:	fa92 f2a2 	rbit	r2, r2
 800398e:	613a      	str	r2, [r7, #16]
  return result;
 8003990:	693a      	ldr	r2, [r7, #16]
 8003992:	fab2 f282 	clz	r2, r2
 8003996:	b2d2      	uxtb	r2, r2
 8003998:	40d3      	lsrs	r3, r2
 800399a:	4a0a      	ldr	r2, [pc, #40]	@ (80039c4 <HAL_RCC_ClockConfig+0x1cc>)
 800399c:	5cd3      	ldrb	r3, [r2, r3]
 800399e:	fa21 f303 	lsr.w	r3, r1, r3
 80039a2:	4a09      	ldr	r2, [pc, #36]	@ (80039c8 <HAL_RCC_ClockConfig+0x1d0>)
 80039a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80039a6:	4b09      	ldr	r3, [pc, #36]	@ (80039cc <HAL_RCC_ClockConfig+0x1d4>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4618      	mov	r0, r3
 80039ac:	f7fd fbf2 	bl	8001194 <HAL_InitTick>

  return HAL_OK;
 80039b0:	2300      	movs	r3, #0
}
 80039b2:	4618      	mov	r0, r3
 80039b4:	3718      	adds	r7, #24
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd80      	pop	{r7, pc}
 80039ba:	bf00      	nop
 80039bc:	40023c00 	.word	0x40023c00
 80039c0:	40023800 	.word	0x40023800
 80039c4:	08005634 	.word	0x08005634
 80039c8:	20000000 	.word	0x20000000
 80039cc:	20000004 	.word	0x20000004

080039d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80039d4:	b094      	sub	sp, #80	@ 0x50
 80039d6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80039d8:	2300      	movs	r3, #0
 80039da:	647b      	str	r3, [r7, #68]	@ 0x44
 80039dc:	2300      	movs	r3, #0
 80039de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80039e0:	2300      	movs	r3, #0
 80039e2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80039e4:	2300      	movs	r3, #0
 80039e6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80039e8:	4b7c      	ldr	r3, [pc, #496]	@ (8003bdc <HAL_RCC_GetSysClockFreq+0x20c>)
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	f003 030c 	and.w	r3, r3, #12
 80039f0:	2b08      	cmp	r3, #8
 80039f2:	d00d      	beq.n	8003a10 <HAL_RCC_GetSysClockFreq+0x40>
 80039f4:	2b08      	cmp	r3, #8
 80039f6:	f200 80e7 	bhi.w	8003bc8 <HAL_RCC_GetSysClockFreq+0x1f8>
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d002      	beq.n	8003a04 <HAL_RCC_GetSysClockFreq+0x34>
 80039fe:	2b04      	cmp	r3, #4
 8003a00:	d003      	beq.n	8003a0a <HAL_RCC_GetSysClockFreq+0x3a>
 8003a02:	e0e1      	b.n	8003bc8 <HAL_RCC_GetSysClockFreq+0x1f8>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003a04:	4b76      	ldr	r3, [pc, #472]	@ (8003be0 <HAL_RCC_GetSysClockFreq+0x210>)
 8003a06:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8003a08:	e0e1      	b.n	8003bce <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003a0a:	4b76      	ldr	r3, [pc, #472]	@ (8003be4 <HAL_RCC_GetSysClockFreq+0x214>)
 8003a0c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003a0e:	e0de      	b.n	8003bce <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003a10:	4b72      	ldr	r3, [pc, #456]	@ (8003bdc <HAL_RCC_GetSysClockFreq+0x20c>)
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003a18:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003a1a:	4b70      	ldr	r3, [pc, #448]	@ (8003bdc <HAL_RCC_GetSysClockFreq+0x20c>)
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d065      	beq.n	8003af2 <HAL_RCC_GetSysClockFreq+0x122>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a26:	4b6d      	ldr	r3, [pc, #436]	@ (8003bdc <HAL_RCC_GetSysClockFreq+0x20c>)
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	099b      	lsrs	r3, r3, #6
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003a30:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003a32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a38:	633b      	str	r3, [r7, #48]	@ 0x30
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8003a3e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003a42:	4622      	mov	r2, r4
 8003a44:	462b      	mov	r3, r5
 8003a46:	f04f 0000 	mov.w	r0, #0
 8003a4a:	f04f 0100 	mov.w	r1, #0
 8003a4e:	0159      	lsls	r1, r3, #5
 8003a50:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a54:	0150      	lsls	r0, r2, #5
 8003a56:	4602      	mov	r2, r0
 8003a58:	460b      	mov	r3, r1
 8003a5a:	4621      	mov	r1, r4
 8003a5c:	1a51      	subs	r1, r2, r1
 8003a5e:	6139      	str	r1, [r7, #16]
 8003a60:	4629      	mov	r1, r5
 8003a62:	eb63 0301 	sbc.w	r3, r3, r1
 8003a66:	617b      	str	r3, [r7, #20]
 8003a68:	f04f 0200 	mov.w	r2, #0
 8003a6c:	f04f 0300 	mov.w	r3, #0
 8003a70:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003a74:	4659      	mov	r1, fp
 8003a76:	018b      	lsls	r3, r1, #6
 8003a78:	4651      	mov	r1, sl
 8003a7a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003a7e:	4651      	mov	r1, sl
 8003a80:	018a      	lsls	r2, r1, #6
 8003a82:	46d4      	mov	ip, sl
 8003a84:	ebb2 080c 	subs.w	r8, r2, ip
 8003a88:	4659      	mov	r1, fp
 8003a8a:	eb63 0901 	sbc.w	r9, r3, r1
 8003a8e:	f04f 0200 	mov.w	r2, #0
 8003a92:	f04f 0300 	mov.w	r3, #0
 8003a96:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003a9a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003a9e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003aa2:	4690      	mov	r8, r2
 8003aa4:	4699      	mov	r9, r3
 8003aa6:	4623      	mov	r3, r4
 8003aa8:	eb18 0303 	adds.w	r3, r8, r3
 8003aac:	60bb      	str	r3, [r7, #8]
 8003aae:	462b      	mov	r3, r5
 8003ab0:	eb49 0303 	adc.w	r3, r9, r3
 8003ab4:	60fb      	str	r3, [r7, #12]
 8003ab6:	f04f 0200 	mov.w	r2, #0
 8003aba:	f04f 0300 	mov.w	r3, #0
 8003abe:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003ac2:	4629      	mov	r1, r5
 8003ac4:	024b      	lsls	r3, r1, #9
 8003ac6:	4620      	mov	r0, r4
 8003ac8:	4629      	mov	r1, r5
 8003aca:	4604      	mov	r4, r0
 8003acc:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8003ad0:	4601      	mov	r1, r0
 8003ad2:	024a      	lsls	r2, r1, #9
 8003ad4:	4610      	mov	r0, r2
 8003ad6:	4619      	mov	r1, r3
 8003ad8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ada:	2200      	movs	r2, #0
 8003adc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003ade:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003ae0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003ae4:	f7fc fb6e 	bl	80001c4 <__aeabi_uldivmod>
 8003ae8:	4602      	mov	r2, r0
 8003aea:	460b      	mov	r3, r1
 8003aec:	4613      	mov	r3, r2
 8003aee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003af0:	e05c      	b.n	8003bac <HAL_RCC_GetSysClockFreq+0x1dc>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003af2:	4b3a      	ldr	r3, [pc, #232]	@ (8003bdc <HAL_RCC_GetSysClockFreq+0x20c>)
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	099b      	lsrs	r3, r3, #6
 8003af8:	2200      	movs	r2, #0
 8003afa:	4618      	mov	r0, r3
 8003afc:	4611      	mov	r1, r2
 8003afe:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003b02:	623b      	str	r3, [r7, #32]
 8003b04:	2300      	movs	r3, #0
 8003b06:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b08:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003b0c:	4642      	mov	r2, r8
 8003b0e:	464b      	mov	r3, r9
 8003b10:	f04f 0000 	mov.w	r0, #0
 8003b14:	f04f 0100 	mov.w	r1, #0
 8003b18:	0159      	lsls	r1, r3, #5
 8003b1a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b1e:	0150      	lsls	r0, r2, #5
 8003b20:	4602      	mov	r2, r0
 8003b22:	460b      	mov	r3, r1
 8003b24:	46c4      	mov	ip, r8
 8003b26:	ebb2 0a0c 	subs.w	sl, r2, ip
 8003b2a:	4640      	mov	r0, r8
 8003b2c:	4649      	mov	r1, r9
 8003b2e:	468c      	mov	ip, r1
 8003b30:	eb63 0b0c 	sbc.w	fp, r3, ip
 8003b34:	f04f 0200 	mov.w	r2, #0
 8003b38:	f04f 0300 	mov.w	r3, #0
 8003b3c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003b40:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003b44:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003b48:	ebb2 040a 	subs.w	r4, r2, sl
 8003b4c:	eb63 050b 	sbc.w	r5, r3, fp
 8003b50:	f04f 0200 	mov.w	r2, #0
 8003b54:	f04f 0300 	mov.w	r3, #0
 8003b58:	00eb      	lsls	r3, r5, #3
 8003b5a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003b5e:	00e2      	lsls	r2, r4, #3
 8003b60:	4614      	mov	r4, r2
 8003b62:	461d      	mov	r5, r3
 8003b64:	4603      	mov	r3, r0
 8003b66:	18e3      	adds	r3, r4, r3
 8003b68:	603b      	str	r3, [r7, #0]
 8003b6a:	460b      	mov	r3, r1
 8003b6c:	eb45 0303 	adc.w	r3, r5, r3
 8003b70:	607b      	str	r3, [r7, #4]
 8003b72:	f04f 0200 	mov.w	r2, #0
 8003b76:	f04f 0300 	mov.w	r3, #0
 8003b7a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003b7e:	4629      	mov	r1, r5
 8003b80:	028b      	lsls	r3, r1, #10
 8003b82:	4620      	mov	r0, r4
 8003b84:	4629      	mov	r1, r5
 8003b86:	4604      	mov	r4, r0
 8003b88:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8003b8c:	4601      	mov	r1, r0
 8003b8e:	028a      	lsls	r2, r1, #10
 8003b90:	4610      	mov	r0, r2
 8003b92:	4619      	mov	r1, r3
 8003b94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003b96:	2200      	movs	r2, #0
 8003b98:	61bb      	str	r3, [r7, #24]
 8003b9a:	61fa      	str	r2, [r7, #28]
 8003b9c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003ba0:	f7fc fb10 	bl	80001c4 <__aeabi_uldivmod>
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	460b      	mov	r3, r1
 8003ba8:	4613      	mov	r3, r2
 8003baa:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003bac:	4b0b      	ldr	r3, [pc, #44]	@ (8003bdc <HAL_RCC_GetSysClockFreq+0x20c>)
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	0c1b      	lsrs	r3, r3, #16
 8003bb2:	f003 0303 	and.w	r3, r3, #3
 8003bb6:	3301      	adds	r3, #1
 8003bb8:	005b      	lsls	r3, r3, #1
 8003bba:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8003bbc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003bbe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003bc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bc4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003bc6:	e002      	b.n	8003bce <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003bc8:	4b05      	ldr	r3, [pc, #20]	@ (8003be0 <HAL_RCC_GetSysClockFreq+0x210>)
 8003bca:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003bcc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003bce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	3750      	adds	r7, #80	@ 0x50
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003bda:	bf00      	nop
 8003bdc:	40023800 	.word	0x40023800
 8003be0:	00f42400 	.word	0x00f42400
 8003be4:	007a1200 	.word	0x007a1200

08003be8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003be8:	b480      	push	{r7}
 8003bea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003bec:	4b02      	ldr	r3, [pc, #8]	@ (8003bf8 <HAL_RCC_GetHCLKFreq+0x10>)
 8003bee:	681b      	ldr	r3, [r3, #0]
}
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bc80      	pop	{r7}
 8003bf6:	4770      	bx	lr
 8003bf8:	20000000 	.word	0x20000000

08003bfc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b082      	sub	sp, #8
 8003c00:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8003c02:	f7ff fff1 	bl	8003be8 <HAL_RCC_GetHCLKFreq>
 8003c06:	4601      	mov	r1, r0
 8003c08:	4b0b      	ldr	r3, [pc, #44]	@ (8003c38 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8003c10:	f44f 52e0 	mov.w	r2, #7168	@ 0x1c00
 8003c14:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c16:	687a      	ldr	r2, [r7, #4]
 8003c18:	fa92 f2a2 	rbit	r2, r2
 8003c1c:	603a      	str	r2, [r7, #0]
  return result;
 8003c1e:	683a      	ldr	r2, [r7, #0]
 8003c20:	fab2 f282 	clz	r2, r2
 8003c24:	b2d2      	uxtb	r2, r2
 8003c26:	40d3      	lsrs	r3, r2
 8003c28:	4a04      	ldr	r2, [pc, #16]	@ (8003c3c <HAL_RCC_GetPCLK1Freq+0x40>)
 8003c2a:	5cd3      	ldrb	r3, [r2, r3]
 8003c2c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003c30:	4618      	mov	r0, r3
 8003c32:	3708      	adds	r7, #8
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bd80      	pop	{r7, pc}
 8003c38:	40023800 	.word	0x40023800
 8003c3c:	08005644 	.word	0x08005644

08003c40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b082      	sub	sp, #8
 8003c44:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8003c46:	f7ff ffcf 	bl	8003be8 <HAL_RCC_GetHCLKFreq>
 8003c4a:	4601      	mov	r1, r0
 8003c4c:	4b0b      	ldr	r3, [pc, #44]	@ (8003c7c <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8003c54:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 8003c58:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c5a:	687a      	ldr	r2, [r7, #4]
 8003c5c:	fa92 f2a2 	rbit	r2, r2
 8003c60:	603a      	str	r2, [r7, #0]
  return result;
 8003c62:	683a      	ldr	r2, [r7, #0]
 8003c64:	fab2 f282 	clz	r2, r2
 8003c68:	b2d2      	uxtb	r2, r2
 8003c6a:	40d3      	lsrs	r3, r2
 8003c6c:	4a04      	ldr	r2, [pc, #16]	@ (8003c80 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003c6e:	5cd3      	ldrb	r3, [r2, r3]
 8003c70:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003c74:	4618      	mov	r0, r3
 8003c76:	3708      	adds	r7, #8
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd80      	pop	{r7, pc}
 8003c7c:	40023800 	.word	0x40023800
 8003c80:	08005644 	.word	0x08005644

08003c84 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b082      	sub	sp, #8
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d101      	bne.n	8003c96 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	e042      	b.n	8003d1c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c9c:	b2db      	uxtb	r3, r3
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d106      	bne.n	8003cb0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003caa:	6878      	ldr	r0, [r7, #4]
 8003cac:	f7fd f8c6 	bl	8000e3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2224      	movs	r2, #36	@ 0x24
 8003cb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	68da      	ldr	r2, [r3, #12]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003cc6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003cc8:	6878      	ldr	r0, [r7, #4]
 8003cca:	f000 f971 	bl	8003fb0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	691a      	ldr	r2, [r3, #16]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003cdc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	695a      	ldr	r2, [r3, #20]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003cec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	68da      	ldr	r2, [r3, #12]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003cfc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2200      	movs	r2, #0
 8003d02:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2220      	movs	r2, #32
 8003d08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2220      	movs	r2, #32
 8003d10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2200      	movs	r2, #0
 8003d18:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003d1a:	2300      	movs	r3, #0
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	3708      	adds	r7, #8
 8003d20:	46bd      	mov	sp, r7
 8003d22:	bd80      	pop	{r7, pc}

08003d24 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b08a      	sub	sp, #40	@ 0x28
 8003d28:	af02      	add	r7, sp, #8
 8003d2a:	60f8      	str	r0, [r7, #12]
 8003d2c:	60b9      	str	r1, [r7, #8]
 8003d2e:	603b      	str	r3, [r7, #0]
 8003d30:	4613      	mov	r3, r2
 8003d32:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003d34:	2300      	movs	r3, #0
 8003d36:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d3e:	b2db      	uxtb	r3, r3
 8003d40:	2b20      	cmp	r3, #32
 8003d42:	d175      	bne.n	8003e30 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d44:	68bb      	ldr	r3, [r7, #8]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d002      	beq.n	8003d50 <HAL_UART_Transmit+0x2c>
 8003d4a:	88fb      	ldrh	r3, [r7, #6]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d101      	bne.n	8003d54 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003d50:	2301      	movs	r3, #1
 8003d52:	e06e      	b.n	8003e32 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2200      	movs	r2, #0
 8003d58:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	2221      	movs	r2, #33	@ 0x21
 8003d5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d62:	f7fd fa59 	bl	8001218 <HAL_GetTick>
 8003d66:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	88fa      	ldrh	r2, [r7, #6]
 8003d6c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	88fa      	ldrh	r2, [r7, #6]
 8003d72:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d7c:	d108      	bne.n	8003d90 <HAL_UART_Transmit+0x6c>
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	691b      	ldr	r3, [r3, #16]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d104      	bne.n	8003d90 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003d86:	2300      	movs	r3, #0
 8003d88:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003d8a:	68bb      	ldr	r3, [r7, #8]
 8003d8c:	61bb      	str	r3, [r7, #24]
 8003d8e:	e003      	b.n	8003d98 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003d94:	2300      	movs	r3, #0
 8003d96:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003d98:	e02e      	b.n	8003df8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	9300      	str	r3, [sp, #0]
 8003d9e:	697b      	ldr	r3, [r7, #20]
 8003da0:	2200      	movs	r2, #0
 8003da2:	2180      	movs	r1, #128	@ 0x80
 8003da4:	68f8      	ldr	r0, [r7, #12]
 8003da6:	f000 f848 	bl	8003e3a <UART_WaitOnFlagUntilTimeout>
 8003daa:	4603      	mov	r3, r0
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d005      	beq.n	8003dbc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	2220      	movs	r2, #32
 8003db4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003db8:	2303      	movs	r3, #3
 8003dba:	e03a      	b.n	8003e32 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003dbc:	69fb      	ldr	r3, [r7, #28]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d10b      	bne.n	8003dda <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003dc2:	69bb      	ldr	r3, [r7, #24]
 8003dc4:	881b      	ldrh	r3, [r3, #0]
 8003dc6:	461a      	mov	r2, r3
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003dd0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003dd2:	69bb      	ldr	r3, [r7, #24]
 8003dd4:	3302      	adds	r3, #2
 8003dd6:	61bb      	str	r3, [r7, #24]
 8003dd8:	e007      	b.n	8003dea <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003dda:	69fb      	ldr	r3, [r7, #28]
 8003ddc:	781a      	ldrb	r2, [r3, #0]
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003de4:	69fb      	ldr	r3, [r7, #28]
 8003de6:	3301      	adds	r3, #1
 8003de8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003dee:	b29b      	uxth	r3, r3
 8003df0:	3b01      	subs	r3, #1
 8003df2:	b29a      	uxth	r2, r3
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003dfc:	b29b      	uxth	r3, r3
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d1cb      	bne.n	8003d9a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	9300      	str	r3, [sp, #0]
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	2140      	movs	r1, #64	@ 0x40
 8003e0c:	68f8      	ldr	r0, [r7, #12]
 8003e0e:	f000 f814 	bl	8003e3a <UART_WaitOnFlagUntilTimeout>
 8003e12:	4603      	mov	r3, r0
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d005      	beq.n	8003e24 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	2220      	movs	r2, #32
 8003e1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003e20:	2303      	movs	r3, #3
 8003e22:	e006      	b.n	8003e32 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	2220      	movs	r2, #32
 8003e28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	e000      	b.n	8003e32 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003e30:	2302      	movs	r3, #2
  }
}
 8003e32:	4618      	mov	r0, r3
 8003e34:	3720      	adds	r7, #32
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bd80      	pop	{r7, pc}

08003e3a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003e3a:	b580      	push	{r7, lr}
 8003e3c:	b086      	sub	sp, #24
 8003e3e:	af00      	add	r7, sp, #0
 8003e40:	60f8      	str	r0, [r7, #12]
 8003e42:	60b9      	str	r1, [r7, #8]
 8003e44:	603b      	str	r3, [r7, #0]
 8003e46:	4613      	mov	r3, r2
 8003e48:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e4a:	e03b      	b.n	8003ec4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e4c:	6a3b      	ldr	r3, [r7, #32]
 8003e4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e52:	d037      	beq.n	8003ec4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e54:	f7fd f9e0 	bl	8001218 <HAL_GetTick>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	1ad3      	subs	r3, r2, r3
 8003e5e:	6a3a      	ldr	r2, [r7, #32]
 8003e60:	429a      	cmp	r2, r3
 8003e62:	d302      	bcc.n	8003e6a <UART_WaitOnFlagUntilTimeout+0x30>
 8003e64:	6a3b      	ldr	r3, [r7, #32]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d101      	bne.n	8003e6e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003e6a:	2303      	movs	r3, #3
 8003e6c:	e03a      	b.n	8003ee4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	68db      	ldr	r3, [r3, #12]
 8003e74:	f003 0304 	and.w	r3, r3, #4
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d023      	beq.n	8003ec4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	2b80      	cmp	r3, #128	@ 0x80
 8003e80:	d020      	beq.n	8003ec4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003e82:	68bb      	ldr	r3, [r7, #8]
 8003e84:	2b40      	cmp	r3, #64	@ 0x40
 8003e86:	d01d      	beq.n	8003ec4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f003 0308 	and.w	r3, r3, #8
 8003e92:	2b08      	cmp	r3, #8
 8003e94:	d116      	bne.n	8003ec4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003e96:	2300      	movs	r3, #0
 8003e98:	617b      	str	r3, [r7, #20]
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	617b      	str	r3, [r7, #20]
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	617b      	str	r3, [r7, #20]
 8003eaa:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003eac:	68f8      	ldr	r0, [r7, #12]
 8003eae:	f000 f81d 	bl	8003eec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	2208      	movs	r2, #8
 8003eb6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	e00f      	b.n	8003ee4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	681a      	ldr	r2, [r3, #0]
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	4013      	ands	r3, r2
 8003ece:	68ba      	ldr	r2, [r7, #8]
 8003ed0:	429a      	cmp	r2, r3
 8003ed2:	bf0c      	ite	eq
 8003ed4:	2301      	moveq	r3, #1
 8003ed6:	2300      	movne	r3, #0
 8003ed8:	b2db      	uxtb	r3, r3
 8003eda:	461a      	mov	r2, r3
 8003edc:	79fb      	ldrb	r3, [r7, #7]
 8003ede:	429a      	cmp	r2, r3
 8003ee0:	d0b4      	beq.n	8003e4c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003ee2:	2300      	movs	r3, #0
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	3718      	adds	r7, #24
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	bd80      	pop	{r7, pc}

08003eec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003eec:	b480      	push	{r7}
 8003eee:	b095      	sub	sp, #84	@ 0x54
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	330c      	adds	r3, #12
 8003efa:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003efc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003efe:	e853 3f00 	ldrex	r3, [r3]
 8003f02:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003f04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f06:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003f0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	330c      	adds	r3, #12
 8003f12:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003f14:	643a      	str	r2, [r7, #64]	@ 0x40
 8003f16:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f18:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003f1a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003f1c:	e841 2300 	strex	r3, r2, [r1]
 8003f20:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003f22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d1e5      	bne.n	8003ef4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	3314      	adds	r3, #20
 8003f2e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f30:	6a3b      	ldr	r3, [r7, #32]
 8003f32:	e853 3f00 	ldrex	r3, [r3]
 8003f36:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f38:	69fb      	ldr	r3, [r7, #28]
 8003f3a:	f023 0301 	bic.w	r3, r3, #1
 8003f3e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	3314      	adds	r3, #20
 8003f46:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003f48:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003f4a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f4c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f50:	e841 2300 	strex	r3, r2, [r1]
 8003f54:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d1e5      	bne.n	8003f28 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	d119      	bne.n	8003f98 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	330c      	adds	r3, #12
 8003f6a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	e853 3f00 	ldrex	r3, [r3]
 8003f72:	60bb      	str	r3, [r7, #8]
   return(result);
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	f023 0310 	bic.w	r3, r3, #16
 8003f7a:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	330c      	adds	r3, #12
 8003f82:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003f84:	61ba      	str	r2, [r7, #24]
 8003f86:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f88:	6979      	ldr	r1, [r7, #20]
 8003f8a:	69ba      	ldr	r2, [r7, #24]
 8003f8c:	e841 2300 	strex	r3, r2, [r1]
 8003f90:	613b      	str	r3, [r7, #16]
   return(result);
 8003f92:	693b      	ldr	r3, [r7, #16]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d1e5      	bne.n	8003f64 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2220      	movs	r2, #32
 8003f9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003fa6:	bf00      	nop
 8003fa8:	3754      	adds	r7, #84	@ 0x54
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bc80      	pop	{r7}
 8003fae:	4770      	bx	lr

08003fb0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b084      	sub	sp, #16
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	691b      	ldr	r3, [r3, #16]
 8003fbe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	68da      	ldr	r2, [r3, #12]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	430a      	orrs	r2, r1
 8003fcc:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	689a      	ldr	r2, [r3, #8]
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	691b      	ldr	r3, [r3, #16]
 8003fd6:	431a      	orrs	r2, r3
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	695b      	ldr	r3, [r3, #20]
 8003fdc:	431a      	orrs	r2, r3
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	69db      	ldr	r3, [r3, #28]
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	68db      	ldr	r3, [r3, #12]
 8003fec:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8003ff0:	f023 030c 	bic.w	r3, r3, #12
 8003ff4:	687a      	ldr	r2, [r7, #4]
 8003ff6:	6812      	ldr	r2, [r2, #0]
 8003ff8:	68b9      	ldr	r1, [r7, #8]
 8003ffa:	430b      	orrs	r3, r1
 8003ffc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	695b      	ldr	r3, [r3, #20]
 8004004:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	699a      	ldr	r2, [r3, #24]
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	430a      	orrs	r2, r1
 8004012:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1) || (huart->Instance == USART6))
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4a57      	ldr	r2, [pc, #348]	@ (8004178 <UART_SetConfig+0x1c8>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d004      	beq.n	8004028 <UART_SetConfig+0x78>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4a56      	ldr	r2, [pc, #344]	@ (800417c <UART_SetConfig+0x1cc>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d103      	bne.n	8004030 <UART_SetConfig+0x80>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004028:	f7ff fe0a 	bl	8003c40 <HAL_RCC_GetPCLK2Freq>
 800402c:	60f8      	str	r0, [r7, #12]
 800402e:	e002      	b.n	8004036 <UART_SetConfig+0x86>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004030:	f7ff fde4 	bl	8003bfc <HAL_RCC_GetPCLK1Freq>
 8004034:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	69db      	ldr	r3, [r3, #28]
 800403a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800403e:	d14c      	bne.n	80040da <UART_SetConfig+0x12a>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004040:	68fa      	ldr	r2, [r7, #12]
 8004042:	4613      	mov	r3, r2
 8004044:	009b      	lsls	r3, r3, #2
 8004046:	4413      	add	r3, r2
 8004048:	009a      	lsls	r2, r3, #2
 800404a:	441a      	add	r2, r3
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	005b      	lsls	r3, r3, #1
 8004052:	fbb2 f3f3 	udiv	r3, r2, r3
 8004056:	4a4a      	ldr	r2, [pc, #296]	@ (8004180 <UART_SetConfig+0x1d0>)
 8004058:	fba2 2303 	umull	r2, r3, r2, r3
 800405c:	095b      	lsrs	r3, r3, #5
 800405e:	0119      	lsls	r1, r3, #4
 8004060:	68fa      	ldr	r2, [r7, #12]
 8004062:	4613      	mov	r3, r2
 8004064:	009b      	lsls	r3, r3, #2
 8004066:	4413      	add	r3, r2
 8004068:	009a      	lsls	r2, r3, #2
 800406a:	441a      	add	r2, r3
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	005b      	lsls	r3, r3, #1
 8004072:	fbb2 f2f3 	udiv	r2, r2, r3
 8004076:	4b42      	ldr	r3, [pc, #264]	@ (8004180 <UART_SetConfig+0x1d0>)
 8004078:	fba3 0302 	umull	r0, r3, r3, r2
 800407c:	095b      	lsrs	r3, r3, #5
 800407e:	2064      	movs	r0, #100	@ 0x64
 8004080:	fb00 f303 	mul.w	r3, r0, r3
 8004084:	1ad3      	subs	r3, r2, r3
 8004086:	00db      	lsls	r3, r3, #3
 8004088:	3332      	adds	r3, #50	@ 0x32
 800408a:	4a3d      	ldr	r2, [pc, #244]	@ (8004180 <UART_SetConfig+0x1d0>)
 800408c:	fba2 2303 	umull	r2, r3, r2, r3
 8004090:	095b      	lsrs	r3, r3, #5
 8004092:	005b      	lsls	r3, r3, #1
 8004094:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004098:	4419      	add	r1, r3
 800409a:	68fa      	ldr	r2, [r7, #12]
 800409c:	4613      	mov	r3, r2
 800409e:	009b      	lsls	r3, r3, #2
 80040a0:	4413      	add	r3, r2
 80040a2:	009a      	lsls	r2, r3, #2
 80040a4:	441a      	add	r2, r3
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	005b      	lsls	r3, r3, #1
 80040ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80040b0:	4b33      	ldr	r3, [pc, #204]	@ (8004180 <UART_SetConfig+0x1d0>)
 80040b2:	fba3 0302 	umull	r0, r3, r3, r2
 80040b6:	095b      	lsrs	r3, r3, #5
 80040b8:	2064      	movs	r0, #100	@ 0x64
 80040ba:	fb00 f303 	mul.w	r3, r0, r3
 80040be:	1ad3      	subs	r3, r2, r3
 80040c0:	00db      	lsls	r3, r3, #3
 80040c2:	3332      	adds	r3, #50	@ 0x32
 80040c4:	4a2e      	ldr	r2, [pc, #184]	@ (8004180 <UART_SetConfig+0x1d0>)
 80040c6:	fba2 2303 	umull	r2, r3, r2, r3
 80040ca:	095b      	lsrs	r3, r3, #5
 80040cc:	f003 0207 	and.w	r2, r3, #7
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	440a      	add	r2, r1
 80040d6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80040d8:	e04a      	b.n	8004170 <UART_SetConfig+0x1c0>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80040da:	68fa      	ldr	r2, [r7, #12]
 80040dc:	4613      	mov	r3, r2
 80040de:	009b      	lsls	r3, r3, #2
 80040e0:	4413      	add	r3, r2
 80040e2:	009a      	lsls	r2, r3, #2
 80040e4:	441a      	add	r2, r3
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	009b      	lsls	r3, r3, #2
 80040ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80040f0:	4a23      	ldr	r2, [pc, #140]	@ (8004180 <UART_SetConfig+0x1d0>)
 80040f2:	fba2 2303 	umull	r2, r3, r2, r3
 80040f6:	095b      	lsrs	r3, r3, #5
 80040f8:	0119      	lsls	r1, r3, #4
 80040fa:	68fa      	ldr	r2, [r7, #12]
 80040fc:	4613      	mov	r3, r2
 80040fe:	009b      	lsls	r3, r3, #2
 8004100:	4413      	add	r3, r2
 8004102:	009a      	lsls	r2, r3, #2
 8004104:	441a      	add	r2, r3
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	009b      	lsls	r3, r3, #2
 800410c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004110:	4b1b      	ldr	r3, [pc, #108]	@ (8004180 <UART_SetConfig+0x1d0>)
 8004112:	fba3 0302 	umull	r0, r3, r3, r2
 8004116:	095b      	lsrs	r3, r3, #5
 8004118:	2064      	movs	r0, #100	@ 0x64
 800411a:	fb00 f303 	mul.w	r3, r0, r3
 800411e:	1ad3      	subs	r3, r2, r3
 8004120:	011b      	lsls	r3, r3, #4
 8004122:	3332      	adds	r3, #50	@ 0x32
 8004124:	4a16      	ldr	r2, [pc, #88]	@ (8004180 <UART_SetConfig+0x1d0>)
 8004126:	fba2 2303 	umull	r2, r3, r2, r3
 800412a:	095b      	lsrs	r3, r3, #5
 800412c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004130:	4419      	add	r1, r3
 8004132:	68fa      	ldr	r2, [r7, #12]
 8004134:	4613      	mov	r3, r2
 8004136:	009b      	lsls	r3, r3, #2
 8004138:	4413      	add	r3, r2
 800413a:	009a      	lsls	r2, r3, #2
 800413c:	441a      	add	r2, r3
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	009b      	lsls	r3, r3, #2
 8004144:	fbb2 f2f3 	udiv	r2, r2, r3
 8004148:	4b0d      	ldr	r3, [pc, #52]	@ (8004180 <UART_SetConfig+0x1d0>)
 800414a:	fba3 0302 	umull	r0, r3, r3, r2
 800414e:	095b      	lsrs	r3, r3, #5
 8004150:	2064      	movs	r0, #100	@ 0x64
 8004152:	fb00 f303 	mul.w	r3, r0, r3
 8004156:	1ad3      	subs	r3, r2, r3
 8004158:	011b      	lsls	r3, r3, #4
 800415a:	3332      	adds	r3, #50	@ 0x32
 800415c:	4a08      	ldr	r2, [pc, #32]	@ (8004180 <UART_SetConfig+0x1d0>)
 800415e:	fba2 2303 	umull	r2, r3, r2, r3
 8004162:	095b      	lsrs	r3, r3, #5
 8004164:	f003 020f 	and.w	r2, r3, #15
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	440a      	add	r2, r1
 800416e:	609a      	str	r2, [r3, #8]
}
 8004170:	bf00      	nop
 8004172:	3710      	adds	r7, #16
 8004174:	46bd      	mov	sp, r7
 8004176:	bd80      	pop	{r7, pc}
 8004178:	40011000 	.word	0x40011000
 800417c:	40011400 	.word	0x40011400
 8004180:	51eb851f 	.word	0x51eb851f

08004184 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004184:	b084      	sub	sp, #16
 8004186:	b580      	push	{r7, lr}
 8004188:	b084      	sub	sp, #16
 800418a:	af00      	add	r7, sp, #0
 800418c:	6078      	str	r0, [r7, #4]
 800418e:	f107 001c 	add.w	r0, r7, #28
 8004192:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004196:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800419a:	2b01      	cmp	r3, #1
 800419c:	d123      	bne.n	80041e6 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041a2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	68db      	ldr	r3, [r3, #12]
 80041ae:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80041b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80041b6:	687a      	ldr	r2, [r7, #4]
 80041b8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	68db      	ldr	r3, [r3, #12]
 80041be:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80041c6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80041ca:	2b01      	cmp	r3, #1
 80041cc:	d105      	bne.n	80041da <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	68db      	ldr	r3, [r3, #12]
 80041d2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f000 fa8f 	bl	80046fe <USB_CoreReset>
 80041e0:	4603      	mov	r3, r0
 80041e2:	73fb      	strb	r3, [r7, #15]
 80041e4:	e010      	b.n	8004208 <USB_CoreInit+0x84>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	68db      	ldr	r3, [r3, #12]
 80041ea:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f000 fa83 	bl	80046fe <USB_CoreReset>
 80041f8:	4603      	mov	r3, r0
 80041fa:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004200:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8004208:	7fbb      	ldrb	r3, [r7, #30]
 800420a:	2b01      	cmp	r3, #1
 800420c:	d10b      	bne.n	8004226 <USB_CoreInit+0xa2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	689b      	ldr	r3, [r3, #8]
 8004212:	f043 0206 	orr.w	r2, r3, #6
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	689b      	ldr	r3, [r3, #8]
 800421e:	f043 0220 	orr.w	r2, r3, #32
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004226:	7bfb      	ldrb	r3, [r7, #15]
}
 8004228:	4618      	mov	r0, r3
 800422a:	3710      	adds	r7, #16
 800422c:	46bd      	mov	sp, r7
 800422e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004232:	b004      	add	sp, #16
 8004234:	4770      	bx	lr

08004236 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004236:	b480      	push	{r7}
 8004238:	b083      	sub	sp, #12
 800423a:	af00      	add	r7, sp, #0
 800423c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	689b      	ldr	r3, [r3, #8]
 8004242:	f023 0201 	bic.w	r2, r3, #1
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800424a:	2300      	movs	r3, #0
}
 800424c:	4618      	mov	r0, r3
 800424e:	370c      	adds	r7, #12
 8004250:	46bd      	mov	sp, r7
 8004252:	bc80      	pop	{r7}
 8004254:	4770      	bx	lr

08004256 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004256:	b580      	push	{r7, lr}
 8004258:	b084      	sub	sp, #16
 800425a:	af00      	add	r7, sp, #0
 800425c:	6078      	str	r0, [r7, #4]
 800425e:	460b      	mov	r3, r1
 8004260:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004262:	2300      	movs	r3, #0
 8004264:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	68db      	ldr	r3, [r3, #12]
 800426a:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004272:	78fb      	ldrb	r3, [r7, #3]
 8004274:	2b01      	cmp	r3, #1
 8004276:	d115      	bne.n	80042a4 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	68db      	ldr	r3, [r3, #12]
 800427c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004284:	200a      	movs	r0, #10
 8004286:	f7fc ffd1 	bl	800122c <HAL_Delay>
      ms += 10U;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	330a      	adds	r3, #10
 800428e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004290:	6878      	ldr	r0, [r7, #4]
 8004292:	f000 fa27 	bl	80046e4 <USB_GetMode>
 8004296:	4603      	mov	r3, r0
 8004298:	2b01      	cmp	r3, #1
 800429a:	d01e      	beq.n	80042da <USB_SetCurrentMode+0x84>
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2bc7      	cmp	r3, #199	@ 0xc7
 80042a0:	d9f0      	bls.n	8004284 <USB_SetCurrentMode+0x2e>
 80042a2:	e01a      	b.n	80042da <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80042a4:	78fb      	ldrb	r3, [r7, #3]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d115      	bne.n	80042d6 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	68db      	ldr	r3, [r3, #12]
 80042ae:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80042b6:	200a      	movs	r0, #10
 80042b8:	f7fc ffb8 	bl	800122c <HAL_Delay>
      ms += 10U;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	330a      	adds	r3, #10
 80042c0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80042c2:	6878      	ldr	r0, [r7, #4]
 80042c4:	f000 fa0e 	bl	80046e4 <USB_GetMode>
 80042c8:	4603      	mov	r3, r0
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d005      	beq.n	80042da <USB_SetCurrentMode+0x84>
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	2bc7      	cmp	r3, #199	@ 0xc7
 80042d2:	d9f0      	bls.n	80042b6 <USB_SetCurrentMode+0x60>
 80042d4:	e001      	b.n	80042da <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80042d6:	2301      	movs	r3, #1
 80042d8:	e005      	b.n	80042e6 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2bc8      	cmp	r3, #200	@ 0xc8
 80042de:	d101      	bne.n	80042e4 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80042e0:	2301      	movs	r3, #1
 80042e2:	e000      	b.n	80042e6 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80042e4:	2300      	movs	r3, #0
}
 80042e6:	4618      	mov	r0, r3
 80042e8:	3710      	adds	r7, #16
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}
	...

080042f0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80042f0:	b084      	sub	sp, #16
 80042f2:	b580      	push	{r7, lr}
 80042f4:	b086      	sub	sp, #24
 80042f6:	af00      	add	r7, sp, #0
 80042f8:	6078      	str	r0, [r7, #4]
 80042fa:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80042fe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004302:	2300      	movs	r3, #0
 8004304:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800430a:	2300      	movs	r3, #0
 800430c:	613b      	str	r3, [r7, #16]
 800430e:	e009      	b.n	8004324 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004310:	687a      	ldr	r2, [r7, #4]
 8004312:	693b      	ldr	r3, [r7, #16]
 8004314:	3340      	adds	r3, #64	@ 0x40
 8004316:	009b      	lsls	r3, r3, #2
 8004318:	4413      	add	r3, r2
 800431a:	2200      	movs	r2, #0
 800431c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	3301      	adds	r3, #1
 8004322:	613b      	str	r3, [r7, #16]
 8004324:	693b      	ldr	r3, [r7, #16]
 8004326:	2b0e      	cmp	r3, #14
 8004328:	d9f2      	bls.n	8004310 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800432a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800432e:	2b00      	cmp	r3, #0
 8004330:	d11c      	bne.n	800436c <USB_DevInit+0x7c>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	68fa      	ldr	r2, [r7, #12]
 800433c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004340:	f043 0302 	orr.w	r3, r3, #2
 8004344:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800434a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004356:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004362:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	639a      	str	r2, [r3, #56]	@ 0x38
 800436a:	e00b      	b.n	8004384 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004370:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800437c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800438a:	461a      	mov	r2, r3
 800438c:	2300      	movs	r3, #0
 800438e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004390:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8004394:	2b01      	cmp	r3, #1
 8004396:	d10d      	bne.n	80043b4 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004398:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800439c:	2b00      	cmp	r3, #0
 800439e:	d104      	bne.n	80043aa <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80043a0:	2100      	movs	r1, #0
 80043a2:	6878      	ldr	r0, [r7, #4]
 80043a4:	f000 f966 	bl	8004674 <USB_SetDevSpeed>
 80043a8:	e008      	b.n	80043bc <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80043aa:	2101      	movs	r1, #1
 80043ac:	6878      	ldr	r0, [r7, #4]
 80043ae:	f000 f961 	bl	8004674 <USB_SetDevSpeed>
 80043b2:	e003      	b.n	80043bc <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80043b4:	2103      	movs	r1, #3
 80043b6:	6878      	ldr	r0, [r7, #4]
 80043b8:	f000 f95c 	bl	8004674 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80043bc:	2110      	movs	r1, #16
 80043be:	6878      	ldr	r0, [r7, #4]
 80043c0:	f000 f8fa 	bl	80045b8 <USB_FlushTxFifo>
 80043c4:	4603      	mov	r3, r0
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d001      	beq.n	80043ce <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80043ca:	2301      	movs	r3, #1
 80043cc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80043ce:	6878      	ldr	r0, [r7, #4]
 80043d0:	f000 f923 	bl	800461a <USB_FlushRxFifo>
 80043d4:	4603      	mov	r3, r0
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d001      	beq.n	80043de <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80043da:	2301      	movs	r3, #1
 80043dc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80043e4:	461a      	mov	r2, r3
 80043e6:	2300      	movs	r3, #0
 80043e8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80043f0:	461a      	mov	r2, r3
 80043f2:	2300      	movs	r3, #0
 80043f4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80043fc:	461a      	mov	r2, r3
 80043fe:	2300      	movs	r3, #0
 8004400:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004402:	2300      	movs	r3, #0
 8004404:	613b      	str	r3, [r7, #16]
 8004406:	e043      	b.n	8004490 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	015a      	lsls	r2, r3, #5
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	4413      	add	r3, r2
 8004410:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800441a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800441e:	d118      	bne.n	8004452 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d10a      	bne.n	800443c <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	015a      	lsls	r2, r3, #5
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	4413      	add	r3, r2
 800442e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004432:	461a      	mov	r2, r3
 8004434:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004438:	6013      	str	r3, [r2, #0]
 800443a:	e013      	b.n	8004464 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800443c:	693b      	ldr	r3, [r7, #16]
 800443e:	015a      	lsls	r2, r3, #5
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	4413      	add	r3, r2
 8004444:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004448:	461a      	mov	r2, r3
 800444a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800444e:	6013      	str	r3, [r2, #0]
 8004450:	e008      	b.n	8004464 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004452:	693b      	ldr	r3, [r7, #16]
 8004454:	015a      	lsls	r2, r3, #5
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	4413      	add	r3, r2
 800445a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800445e:	461a      	mov	r2, r3
 8004460:	2300      	movs	r3, #0
 8004462:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004464:	693b      	ldr	r3, [r7, #16]
 8004466:	015a      	lsls	r2, r3, #5
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	4413      	add	r3, r2
 800446c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004470:	461a      	mov	r2, r3
 8004472:	2300      	movs	r3, #0
 8004474:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	015a      	lsls	r2, r3, #5
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	4413      	add	r3, r2
 800447e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004482:	461a      	mov	r2, r3
 8004484:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004488:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800448a:	693b      	ldr	r3, [r7, #16]
 800448c:	3301      	adds	r3, #1
 800448e:	613b      	str	r3, [r7, #16]
 8004490:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004494:	461a      	mov	r2, r3
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	4293      	cmp	r3, r2
 800449a:	d3b5      	bcc.n	8004408 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800449c:	2300      	movs	r3, #0
 800449e:	613b      	str	r3, [r7, #16]
 80044a0:	e043      	b.n	800452a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80044a2:	693b      	ldr	r3, [r7, #16]
 80044a4:	015a      	lsls	r2, r3, #5
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	4413      	add	r3, r2
 80044aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80044b4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80044b8:	d118      	bne.n	80044ec <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d10a      	bne.n	80044d6 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80044c0:	693b      	ldr	r3, [r7, #16]
 80044c2:	015a      	lsls	r2, r3, #5
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	4413      	add	r3, r2
 80044c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044cc:	461a      	mov	r2, r3
 80044ce:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80044d2:	6013      	str	r3, [r2, #0]
 80044d4:	e013      	b.n	80044fe <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	015a      	lsls	r2, r3, #5
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	4413      	add	r3, r2
 80044de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044e2:	461a      	mov	r2, r3
 80044e4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80044e8:	6013      	str	r3, [r2, #0]
 80044ea:	e008      	b.n	80044fe <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	015a      	lsls	r2, r3, #5
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	4413      	add	r3, r2
 80044f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044f8:	461a      	mov	r2, r3
 80044fa:	2300      	movs	r3, #0
 80044fc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80044fe:	693b      	ldr	r3, [r7, #16]
 8004500:	015a      	lsls	r2, r3, #5
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	4413      	add	r3, r2
 8004506:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800450a:	461a      	mov	r2, r3
 800450c:	2300      	movs	r3, #0
 800450e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004510:	693b      	ldr	r3, [r7, #16]
 8004512:	015a      	lsls	r2, r3, #5
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	4413      	add	r3, r2
 8004518:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800451c:	461a      	mov	r2, r3
 800451e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004522:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004524:	693b      	ldr	r3, [r7, #16]
 8004526:	3301      	adds	r3, #1
 8004528:	613b      	str	r3, [r7, #16]
 800452a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800452e:	461a      	mov	r2, r3
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	4293      	cmp	r3, r2
 8004534:	d3b5      	bcc.n	80044a2 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800453c:	691b      	ldr	r3, [r3, #16]
 800453e:	68fa      	ldr	r2, [r7, #12]
 8004540:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004544:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004548:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2200      	movs	r2, #0
 800454e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8004556:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004558:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800455c:	2b00      	cmp	r3, #0
 800455e:	d105      	bne.n	800456c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	699b      	ldr	r3, [r3, #24]
 8004564:	f043 0210 	orr.w	r2, r3, #16
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	699a      	ldr	r2, [r3, #24]
 8004570:	4b10      	ldr	r3, [pc, #64]	@ (80045b4 <USB_DevInit+0x2c4>)
 8004572:	4313      	orrs	r3, r2
 8004574:	687a      	ldr	r2, [r7, #4]
 8004576:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004578:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800457c:	2b00      	cmp	r3, #0
 800457e:	d005      	beq.n	800458c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	699b      	ldr	r3, [r3, #24]
 8004584:	f043 0208 	orr.w	r2, r3, #8
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800458c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004590:	2b01      	cmp	r3, #1
 8004592:	d107      	bne.n	80045a4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	699b      	ldr	r3, [r3, #24]
 8004598:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800459c:	f043 0304 	orr.w	r3, r3, #4
 80045a0:	687a      	ldr	r2, [r7, #4]
 80045a2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80045a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80045a6:	4618      	mov	r0, r3
 80045a8:	3718      	adds	r7, #24
 80045aa:	46bd      	mov	sp, r7
 80045ac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80045b0:	b004      	add	sp, #16
 80045b2:	4770      	bx	lr
 80045b4:	803c3800 	.word	0x803c3800

080045b8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80045b8:	b480      	push	{r7}
 80045ba:	b085      	sub	sp, #20
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
 80045c0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80045c2:	2300      	movs	r3, #0
 80045c4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	3301      	adds	r3, #1
 80045ca:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80045d2:	d901      	bls.n	80045d8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80045d4:	2303      	movs	r3, #3
 80045d6:	e01b      	b.n	8004610 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	691b      	ldr	r3, [r3, #16]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	daf2      	bge.n	80045c6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80045e0:	2300      	movs	r3, #0
 80045e2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	019b      	lsls	r3, r3, #6
 80045e8:	f043 0220 	orr.w	r2, r3, #32
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	3301      	adds	r3, #1
 80045f4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80045fc:	d901      	bls.n	8004602 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80045fe:	2303      	movs	r3, #3
 8004600:	e006      	b.n	8004610 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	691b      	ldr	r3, [r3, #16]
 8004606:	f003 0320 	and.w	r3, r3, #32
 800460a:	2b20      	cmp	r3, #32
 800460c:	d0f0      	beq.n	80045f0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800460e:	2300      	movs	r3, #0
}
 8004610:	4618      	mov	r0, r3
 8004612:	3714      	adds	r7, #20
 8004614:	46bd      	mov	sp, r7
 8004616:	bc80      	pop	{r7}
 8004618:	4770      	bx	lr

0800461a <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800461a:	b480      	push	{r7}
 800461c:	b085      	sub	sp, #20
 800461e:	af00      	add	r7, sp, #0
 8004620:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004622:	2300      	movs	r3, #0
 8004624:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	3301      	adds	r3, #1
 800462a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004632:	d901      	bls.n	8004638 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004634:	2303      	movs	r3, #3
 8004636:	e018      	b.n	800466a <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	691b      	ldr	r3, [r3, #16]
 800463c:	2b00      	cmp	r3, #0
 800463e:	daf2      	bge.n	8004626 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004640:	2300      	movs	r3, #0
 8004642:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2210      	movs	r2, #16
 8004648:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	3301      	adds	r3, #1
 800464e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004656:	d901      	bls.n	800465c <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004658:	2303      	movs	r3, #3
 800465a:	e006      	b.n	800466a <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	691b      	ldr	r3, [r3, #16]
 8004660:	f003 0310 	and.w	r3, r3, #16
 8004664:	2b10      	cmp	r3, #16
 8004666:	d0f0      	beq.n	800464a <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004668:	2300      	movs	r3, #0
}
 800466a:	4618      	mov	r0, r3
 800466c:	3714      	adds	r7, #20
 800466e:	46bd      	mov	sp, r7
 8004670:	bc80      	pop	{r7}
 8004672:	4770      	bx	lr

08004674 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004674:	b480      	push	{r7}
 8004676:	b085      	sub	sp, #20
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
 800467c:	460b      	mov	r3, r1
 800467e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800468a:	681a      	ldr	r2, [r3, #0]
 800468c:	78fb      	ldrb	r3, [r7, #3]
 800468e:	68f9      	ldr	r1, [r7, #12]
 8004690:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004694:	4313      	orrs	r3, r2
 8004696:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004698:	2300      	movs	r3, #0
}
 800469a:	4618      	mov	r0, r3
 800469c:	3714      	adds	r7, #20
 800469e:	46bd      	mov	sp, r7
 80046a0:	bc80      	pop	{r7}
 80046a2:	4770      	bx	lr

080046a4 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80046a4:	b480      	push	{r7}
 80046a6:	b085      	sub	sp, #20
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	68fa      	ldr	r2, [r7, #12]
 80046ba:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80046be:	f023 0303 	bic.w	r3, r3, #3
 80046c2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	68fa      	ldr	r2, [r7, #12]
 80046ce:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80046d2:	f043 0302 	orr.w	r3, r3, #2
 80046d6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80046d8:	2300      	movs	r3, #0
}
 80046da:	4618      	mov	r0, r3
 80046dc:	3714      	adds	r7, #20
 80046de:	46bd      	mov	sp, r7
 80046e0:	bc80      	pop	{r7}
 80046e2:	4770      	bx	lr

080046e4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80046e4:	b480      	push	{r7}
 80046e6:	b083      	sub	sp, #12
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	695b      	ldr	r3, [r3, #20]
 80046f0:	f003 0301 	and.w	r3, r3, #1
}
 80046f4:	4618      	mov	r0, r3
 80046f6:	370c      	adds	r7, #12
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bc80      	pop	{r7}
 80046fc:	4770      	bx	lr

080046fe <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80046fe:	b480      	push	{r7}
 8004700:	b085      	sub	sp, #20
 8004702:	af00      	add	r7, sp, #0
 8004704:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004706:	2300      	movs	r3, #0
 8004708:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	3301      	adds	r3, #1
 800470e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004716:	d901      	bls.n	800471c <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8004718:	2303      	movs	r3, #3
 800471a:	e01b      	b.n	8004754 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	691b      	ldr	r3, [r3, #16]
 8004720:	2b00      	cmp	r3, #0
 8004722:	daf2      	bge.n	800470a <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004724:	2300      	movs	r3, #0
 8004726:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	691b      	ldr	r3, [r3, #16]
 800472c:	f043 0201 	orr.w	r2, r3, #1
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	3301      	adds	r3, #1
 8004738:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004740:	d901      	bls.n	8004746 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8004742:	2303      	movs	r3, #3
 8004744:	e006      	b.n	8004754 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	691b      	ldr	r3, [r3, #16]
 800474a:	f003 0301 	and.w	r3, r3, #1
 800474e:	2b01      	cmp	r3, #1
 8004750:	d0f0      	beq.n	8004734 <USB_CoreReset+0x36>

  return HAL_OK;
 8004752:	2300      	movs	r3, #0
}
 8004754:	4618      	mov	r0, r3
 8004756:	3714      	adds	r7, #20
 8004758:	46bd      	mov	sp, r7
 800475a:	bc80      	pop	{r7}
 800475c:	4770      	bx	lr
	...

08004760 <std>:
 8004760:	2300      	movs	r3, #0
 8004762:	b510      	push	{r4, lr}
 8004764:	4604      	mov	r4, r0
 8004766:	e9c0 3300 	strd	r3, r3, [r0]
 800476a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800476e:	6083      	str	r3, [r0, #8]
 8004770:	8181      	strh	r1, [r0, #12]
 8004772:	6643      	str	r3, [r0, #100]	@ 0x64
 8004774:	81c2      	strh	r2, [r0, #14]
 8004776:	6183      	str	r3, [r0, #24]
 8004778:	4619      	mov	r1, r3
 800477a:	2208      	movs	r2, #8
 800477c:	305c      	adds	r0, #92	@ 0x5c
 800477e:	f000 f906 	bl	800498e <memset>
 8004782:	4b0d      	ldr	r3, [pc, #52]	@ (80047b8 <std+0x58>)
 8004784:	6224      	str	r4, [r4, #32]
 8004786:	6263      	str	r3, [r4, #36]	@ 0x24
 8004788:	4b0c      	ldr	r3, [pc, #48]	@ (80047bc <std+0x5c>)
 800478a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800478c:	4b0c      	ldr	r3, [pc, #48]	@ (80047c0 <std+0x60>)
 800478e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004790:	4b0c      	ldr	r3, [pc, #48]	@ (80047c4 <std+0x64>)
 8004792:	6323      	str	r3, [r4, #48]	@ 0x30
 8004794:	4b0c      	ldr	r3, [pc, #48]	@ (80047c8 <std+0x68>)
 8004796:	429c      	cmp	r4, r3
 8004798:	d006      	beq.n	80047a8 <std+0x48>
 800479a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800479e:	4294      	cmp	r4, r2
 80047a0:	d002      	beq.n	80047a8 <std+0x48>
 80047a2:	33d0      	adds	r3, #208	@ 0xd0
 80047a4:	429c      	cmp	r4, r3
 80047a6:	d105      	bne.n	80047b4 <std+0x54>
 80047a8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80047ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80047b0:	f000 b966 	b.w	8004a80 <__retarget_lock_init_recursive>
 80047b4:	bd10      	pop	{r4, pc}
 80047b6:	bf00      	nop
 80047b8:	08004909 	.word	0x08004909
 80047bc:	0800492b 	.word	0x0800492b
 80047c0:	08004963 	.word	0x08004963
 80047c4:	08004987 	.word	0x08004987
 80047c8:	20000658 	.word	0x20000658

080047cc <stdio_exit_handler>:
 80047cc:	4a02      	ldr	r2, [pc, #8]	@ (80047d8 <stdio_exit_handler+0xc>)
 80047ce:	4903      	ldr	r1, [pc, #12]	@ (80047dc <stdio_exit_handler+0x10>)
 80047d0:	4803      	ldr	r0, [pc, #12]	@ (80047e0 <stdio_exit_handler+0x14>)
 80047d2:	f000 b869 	b.w	80048a8 <_fwalk_sglue>
 80047d6:	bf00      	nop
 80047d8:	2000000c 	.word	0x2000000c
 80047dc:	08005315 	.word	0x08005315
 80047e0:	2000001c 	.word	0x2000001c

080047e4 <cleanup_stdio>:
 80047e4:	6841      	ldr	r1, [r0, #4]
 80047e6:	4b0c      	ldr	r3, [pc, #48]	@ (8004818 <cleanup_stdio+0x34>)
 80047e8:	b510      	push	{r4, lr}
 80047ea:	4299      	cmp	r1, r3
 80047ec:	4604      	mov	r4, r0
 80047ee:	d001      	beq.n	80047f4 <cleanup_stdio+0x10>
 80047f0:	f000 fd90 	bl	8005314 <_fflush_r>
 80047f4:	68a1      	ldr	r1, [r4, #8]
 80047f6:	4b09      	ldr	r3, [pc, #36]	@ (800481c <cleanup_stdio+0x38>)
 80047f8:	4299      	cmp	r1, r3
 80047fa:	d002      	beq.n	8004802 <cleanup_stdio+0x1e>
 80047fc:	4620      	mov	r0, r4
 80047fe:	f000 fd89 	bl	8005314 <_fflush_r>
 8004802:	68e1      	ldr	r1, [r4, #12]
 8004804:	4b06      	ldr	r3, [pc, #24]	@ (8004820 <cleanup_stdio+0x3c>)
 8004806:	4299      	cmp	r1, r3
 8004808:	d004      	beq.n	8004814 <cleanup_stdio+0x30>
 800480a:	4620      	mov	r0, r4
 800480c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004810:	f000 bd80 	b.w	8005314 <_fflush_r>
 8004814:	bd10      	pop	{r4, pc}
 8004816:	bf00      	nop
 8004818:	20000658 	.word	0x20000658
 800481c:	200006c0 	.word	0x200006c0
 8004820:	20000728 	.word	0x20000728

08004824 <global_stdio_init.part.0>:
 8004824:	b510      	push	{r4, lr}
 8004826:	4b0b      	ldr	r3, [pc, #44]	@ (8004854 <global_stdio_init.part.0+0x30>)
 8004828:	4c0b      	ldr	r4, [pc, #44]	@ (8004858 <global_stdio_init.part.0+0x34>)
 800482a:	4a0c      	ldr	r2, [pc, #48]	@ (800485c <global_stdio_init.part.0+0x38>)
 800482c:	4620      	mov	r0, r4
 800482e:	601a      	str	r2, [r3, #0]
 8004830:	2104      	movs	r1, #4
 8004832:	2200      	movs	r2, #0
 8004834:	f7ff ff94 	bl	8004760 <std>
 8004838:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800483c:	2201      	movs	r2, #1
 800483e:	2109      	movs	r1, #9
 8004840:	f7ff ff8e 	bl	8004760 <std>
 8004844:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004848:	2202      	movs	r2, #2
 800484a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800484e:	2112      	movs	r1, #18
 8004850:	f7ff bf86 	b.w	8004760 <std>
 8004854:	20000790 	.word	0x20000790
 8004858:	20000658 	.word	0x20000658
 800485c:	080047cd 	.word	0x080047cd

08004860 <__sfp_lock_acquire>:
 8004860:	4801      	ldr	r0, [pc, #4]	@ (8004868 <__sfp_lock_acquire+0x8>)
 8004862:	f000 b90e 	b.w	8004a82 <__retarget_lock_acquire_recursive>
 8004866:	bf00      	nop
 8004868:	20000799 	.word	0x20000799

0800486c <__sfp_lock_release>:
 800486c:	4801      	ldr	r0, [pc, #4]	@ (8004874 <__sfp_lock_release+0x8>)
 800486e:	f000 b909 	b.w	8004a84 <__retarget_lock_release_recursive>
 8004872:	bf00      	nop
 8004874:	20000799 	.word	0x20000799

08004878 <__sinit>:
 8004878:	b510      	push	{r4, lr}
 800487a:	4604      	mov	r4, r0
 800487c:	f7ff fff0 	bl	8004860 <__sfp_lock_acquire>
 8004880:	6a23      	ldr	r3, [r4, #32]
 8004882:	b11b      	cbz	r3, 800488c <__sinit+0x14>
 8004884:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004888:	f7ff bff0 	b.w	800486c <__sfp_lock_release>
 800488c:	4b04      	ldr	r3, [pc, #16]	@ (80048a0 <__sinit+0x28>)
 800488e:	6223      	str	r3, [r4, #32]
 8004890:	4b04      	ldr	r3, [pc, #16]	@ (80048a4 <__sinit+0x2c>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d1f5      	bne.n	8004884 <__sinit+0xc>
 8004898:	f7ff ffc4 	bl	8004824 <global_stdio_init.part.0>
 800489c:	e7f2      	b.n	8004884 <__sinit+0xc>
 800489e:	bf00      	nop
 80048a0:	080047e5 	.word	0x080047e5
 80048a4:	20000790 	.word	0x20000790

080048a8 <_fwalk_sglue>:
 80048a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80048ac:	4607      	mov	r7, r0
 80048ae:	4688      	mov	r8, r1
 80048b0:	4614      	mov	r4, r2
 80048b2:	2600      	movs	r6, #0
 80048b4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80048b8:	f1b9 0901 	subs.w	r9, r9, #1
 80048bc:	d505      	bpl.n	80048ca <_fwalk_sglue+0x22>
 80048be:	6824      	ldr	r4, [r4, #0]
 80048c0:	2c00      	cmp	r4, #0
 80048c2:	d1f7      	bne.n	80048b4 <_fwalk_sglue+0xc>
 80048c4:	4630      	mov	r0, r6
 80048c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80048ca:	89ab      	ldrh	r3, [r5, #12]
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d907      	bls.n	80048e0 <_fwalk_sglue+0x38>
 80048d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80048d4:	3301      	adds	r3, #1
 80048d6:	d003      	beq.n	80048e0 <_fwalk_sglue+0x38>
 80048d8:	4629      	mov	r1, r5
 80048da:	4638      	mov	r0, r7
 80048dc:	47c0      	blx	r8
 80048de:	4306      	orrs	r6, r0
 80048e0:	3568      	adds	r5, #104	@ 0x68
 80048e2:	e7e9      	b.n	80048b8 <_fwalk_sglue+0x10>

080048e4 <iprintf>:
 80048e4:	b40f      	push	{r0, r1, r2, r3}
 80048e6:	b507      	push	{r0, r1, r2, lr}
 80048e8:	4906      	ldr	r1, [pc, #24]	@ (8004904 <iprintf+0x20>)
 80048ea:	ab04      	add	r3, sp, #16
 80048ec:	6808      	ldr	r0, [r1, #0]
 80048ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80048f2:	6881      	ldr	r1, [r0, #8]
 80048f4:	9301      	str	r3, [sp, #4]
 80048f6:	f000 f9e5 	bl	8004cc4 <_vfiprintf_r>
 80048fa:	b003      	add	sp, #12
 80048fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8004900:	b004      	add	sp, #16
 8004902:	4770      	bx	lr
 8004904:	20000018 	.word	0x20000018

08004908 <__sread>:
 8004908:	b510      	push	{r4, lr}
 800490a:	460c      	mov	r4, r1
 800490c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004910:	f000 f868 	bl	80049e4 <_read_r>
 8004914:	2800      	cmp	r0, #0
 8004916:	bfab      	itete	ge
 8004918:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800491a:	89a3      	ldrhlt	r3, [r4, #12]
 800491c:	181b      	addge	r3, r3, r0
 800491e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004922:	bfac      	ite	ge
 8004924:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004926:	81a3      	strhlt	r3, [r4, #12]
 8004928:	bd10      	pop	{r4, pc}

0800492a <__swrite>:
 800492a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800492e:	461f      	mov	r7, r3
 8004930:	898b      	ldrh	r3, [r1, #12]
 8004932:	4605      	mov	r5, r0
 8004934:	05db      	lsls	r3, r3, #23
 8004936:	460c      	mov	r4, r1
 8004938:	4616      	mov	r6, r2
 800493a:	d505      	bpl.n	8004948 <__swrite+0x1e>
 800493c:	2302      	movs	r3, #2
 800493e:	2200      	movs	r2, #0
 8004940:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004944:	f000 f83c 	bl	80049c0 <_lseek_r>
 8004948:	89a3      	ldrh	r3, [r4, #12]
 800494a:	4632      	mov	r2, r6
 800494c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004950:	81a3      	strh	r3, [r4, #12]
 8004952:	4628      	mov	r0, r5
 8004954:	463b      	mov	r3, r7
 8004956:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800495a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800495e:	f000 b853 	b.w	8004a08 <_write_r>

08004962 <__sseek>:
 8004962:	b510      	push	{r4, lr}
 8004964:	460c      	mov	r4, r1
 8004966:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800496a:	f000 f829 	bl	80049c0 <_lseek_r>
 800496e:	1c43      	adds	r3, r0, #1
 8004970:	89a3      	ldrh	r3, [r4, #12]
 8004972:	bf15      	itete	ne
 8004974:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004976:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800497a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800497e:	81a3      	strheq	r3, [r4, #12]
 8004980:	bf18      	it	ne
 8004982:	81a3      	strhne	r3, [r4, #12]
 8004984:	bd10      	pop	{r4, pc}

08004986 <__sclose>:
 8004986:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800498a:	f000 b809 	b.w	80049a0 <_close_r>

0800498e <memset>:
 800498e:	4603      	mov	r3, r0
 8004990:	4402      	add	r2, r0
 8004992:	4293      	cmp	r3, r2
 8004994:	d100      	bne.n	8004998 <memset+0xa>
 8004996:	4770      	bx	lr
 8004998:	f803 1b01 	strb.w	r1, [r3], #1
 800499c:	e7f9      	b.n	8004992 <memset+0x4>
	...

080049a0 <_close_r>:
 80049a0:	b538      	push	{r3, r4, r5, lr}
 80049a2:	2300      	movs	r3, #0
 80049a4:	4d05      	ldr	r5, [pc, #20]	@ (80049bc <_close_r+0x1c>)
 80049a6:	4604      	mov	r4, r0
 80049a8:	4608      	mov	r0, r1
 80049aa:	602b      	str	r3, [r5, #0]
 80049ac:	f7fc fb39 	bl	8001022 <_close>
 80049b0:	1c43      	adds	r3, r0, #1
 80049b2:	d102      	bne.n	80049ba <_close_r+0x1a>
 80049b4:	682b      	ldr	r3, [r5, #0]
 80049b6:	b103      	cbz	r3, 80049ba <_close_r+0x1a>
 80049b8:	6023      	str	r3, [r4, #0]
 80049ba:	bd38      	pop	{r3, r4, r5, pc}
 80049bc:	20000794 	.word	0x20000794

080049c0 <_lseek_r>:
 80049c0:	b538      	push	{r3, r4, r5, lr}
 80049c2:	4604      	mov	r4, r0
 80049c4:	4608      	mov	r0, r1
 80049c6:	4611      	mov	r1, r2
 80049c8:	2200      	movs	r2, #0
 80049ca:	4d05      	ldr	r5, [pc, #20]	@ (80049e0 <_lseek_r+0x20>)
 80049cc:	602a      	str	r2, [r5, #0]
 80049ce:	461a      	mov	r2, r3
 80049d0:	f7fc fb4b 	bl	800106a <_lseek>
 80049d4:	1c43      	adds	r3, r0, #1
 80049d6:	d102      	bne.n	80049de <_lseek_r+0x1e>
 80049d8:	682b      	ldr	r3, [r5, #0]
 80049da:	b103      	cbz	r3, 80049de <_lseek_r+0x1e>
 80049dc:	6023      	str	r3, [r4, #0]
 80049de:	bd38      	pop	{r3, r4, r5, pc}
 80049e0:	20000794 	.word	0x20000794

080049e4 <_read_r>:
 80049e4:	b538      	push	{r3, r4, r5, lr}
 80049e6:	4604      	mov	r4, r0
 80049e8:	4608      	mov	r0, r1
 80049ea:	4611      	mov	r1, r2
 80049ec:	2200      	movs	r2, #0
 80049ee:	4d05      	ldr	r5, [pc, #20]	@ (8004a04 <_read_r+0x20>)
 80049f0:	602a      	str	r2, [r5, #0]
 80049f2:	461a      	mov	r2, r3
 80049f4:	f7fc faf8 	bl	8000fe8 <_read>
 80049f8:	1c43      	adds	r3, r0, #1
 80049fa:	d102      	bne.n	8004a02 <_read_r+0x1e>
 80049fc:	682b      	ldr	r3, [r5, #0]
 80049fe:	b103      	cbz	r3, 8004a02 <_read_r+0x1e>
 8004a00:	6023      	str	r3, [r4, #0]
 8004a02:	bd38      	pop	{r3, r4, r5, pc}
 8004a04:	20000794 	.word	0x20000794

08004a08 <_write_r>:
 8004a08:	b538      	push	{r3, r4, r5, lr}
 8004a0a:	4604      	mov	r4, r0
 8004a0c:	4608      	mov	r0, r1
 8004a0e:	4611      	mov	r1, r2
 8004a10:	2200      	movs	r2, #0
 8004a12:	4d05      	ldr	r5, [pc, #20]	@ (8004a28 <_write_r+0x20>)
 8004a14:	602a      	str	r2, [r5, #0]
 8004a16:	461a      	mov	r2, r3
 8004a18:	f7fb fdc0 	bl	800059c <_write>
 8004a1c:	1c43      	adds	r3, r0, #1
 8004a1e:	d102      	bne.n	8004a26 <_write_r+0x1e>
 8004a20:	682b      	ldr	r3, [r5, #0]
 8004a22:	b103      	cbz	r3, 8004a26 <_write_r+0x1e>
 8004a24:	6023      	str	r3, [r4, #0]
 8004a26:	bd38      	pop	{r3, r4, r5, pc}
 8004a28:	20000794 	.word	0x20000794

08004a2c <__errno>:
 8004a2c:	4b01      	ldr	r3, [pc, #4]	@ (8004a34 <__errno+0x8>)
 8004a2e:	6818      	ldr	r0, [r3, #0]
 8004a30:	4770      	bx	lr
 8004a32:	bf00      	nop
 8004a34:	20000018 	.word	0x20000018

08004a38 <__libc_init_array>:
 8004a38:	b570      	push	{r4, r5, r6, lr}
 8004a3a:	2600      	movs	r6, #0
 8004a3c:	4d0c      	ldr	r5, [pc, #48]	@ (8004a70 <__libc_init_array+0x38>)
 8004a3e:	4c0d      	ldr	r4, [pc, #52]	@ (8004a74 <__libc_init_array+0x3c>)
 8004a40:	1b64      	subs	r4, r4, r5
 8004a42:	10a4      	asrs	r4, r4, #2
 8004a44:	42a6      	cmp	r6, r4
 8004a46:	d109      	bne.n	8004a5c <__libc_init_array+0x24>
 8004a48:	f000 fdc2 	bl	80055d0 <_init>
 8004a4c:	2600      	movs	r6, #0
 8004a4e:	4d0a      	ldr	r5, [pc, #40]	@ (8004a78 <__libc_init_array+0x40>)
 8004a50:	4c0a      	ldr	r4, [pc, #40]	@ (8004a7c <__libc_init_array+0x44>)
 8004a52:	1b64      	subs	r4, r4, r5
 8004a54:	10a4      	asrs	r4, r4, #2
 8004a56:	42a6      	cmp	r6, r4
 8004a58:	d105      	bne.n	8004a66 <__libc_init_array+0x2e>
 8004a5a:	bd70      	pop	{r4, r5, r6, pc}
 8004a5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a60:	4798      	blx	r3
 8004a62:	3601      	adds	r6, #1
 8004a64:	e7ee      	b.n	8004a44 <__libc_init_array+0xc>
 8004a66:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a6a:	4798      	blx	r3
 8004a6c:	3601      	adds	r6, #1
 8004a6e:	e7f2      	b.n	8004a56 <__libc_init_array+0x1e>
 8004a70:	08005688 	.word	0x08005688
 8004a74:	08005688 	.word	0x08005688
 8004a78:	08005688 	.word	0x08005688
 8004a7c:	0800568c 	.word	0x0800568c

08004a80 <__retarget_lock_init_recursive>:
 8004a80:	4770      	bx	lr

08004a82 <__retarget_lock_acquire_recursive>:
 8004a82:	4770      	bx	lr

08004a84 <__retarget_lock_release_recursive>:
 8004a84:	4770      	bx	lr
	...

08004a88 <_free_r>:
 8004a88:	b538      	push	{r3, r4, r5, lr}
 8004a8a:	4605      	mov	r5, r0
 8004a8c:	2900      	cmp	r1, #0
 8004a8e:	d040      	beq.n	8004b12 <_free_r+0x8a>
 8004a90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a94:	1f0c      	subs	r4, r1, #4
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	bfb8      	it	lt
 8004a9a:	18e4      	addlt	r4, r4, r3
 8004a9c:	f000 f8de 	bl	8004c5c <__malloc_lock>
 8004aa0:	4a1c      	ldr	r2, [pc, #112]	@ (8004b14 <_free_r+0x8c>)
 8004aa2:	6813      	ldr	r3, [r2, #0]
 8004aa4:	b933      	cbnz	r3, 8004ab4 <_free_r+0x2c>
 8004aa6:	6063      	str	r3, [r4, #4]
 8004aa8:	6014      	str	r4, [r2, #0]
 8004aaa:	4628      	mov	r0, r5
 8004aac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004ab0:	f000 b8da 	b.w	8004c68 <__malloc_unlock>
 8004ab4:	42a3      	cmp	r3, r4
 8004ab6:	d908      	bls.n	8004aca <_free_r+0x42>
 8004ab8:	6820      	ldr	r0, [r4, #0]
 8004aba:	1821      	adds	r1, r4, r0
 8004abc:	428b      	cmp	r3, r1
 8004abe:	bf01      	itttt	eq
 8004ac0:	6819      	ldreq	r1, [r3, #0]
 8004ac2:	685b      	ldreq	r3, [r3, #4]
 8004ac4:	1809      	addeq	r1, r1, r0
 8004ac6:	6021      	streq	r1, [r4, #0]
 8004ac8:	e7ed      	b.n	8004aa6 <_free_r+0x1e>
 8004aca:	461a      	mov	r2, r3
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	b10b      	cbz	r3, 8004ad4 <_free_r+0x4c>
 8004ad0:	42a3      	cmp	r3, r4
 8004ad2:	d9fa      	bls.n	8004aca <_free_r+0x42>
 8004ad4:	6811      	ldr	r1, [r2, #0]
 8004ad6:	1850      	adds	r0, r2, r1
 8004ad8:	42a0      	cmp	r0, r4
 8004ada:	d10b      	bne.n	8004af4 <_free_r+0x6c>
 8004adc:	6820      	ldr	r0, [r4, #0]
 8004ade:	4401      	add	r1, r0
 8004ae0:	1850      	adds	r0, r2, r1
 8004ae2:	4283      	cmp	r3, r0
 8004ae4:	6011      	str	r1, [r2, #0]
 8004ae6:	d1e0      	bne.n	8004aaa <_free_r+0x22>
 8004ae8:	6818      	ldr	r0, [r3, #0]
 8004aea:	685b      	ldr	r3, [r3, #4]
 8004aec:	4408      	add	r0, r1
 8004aee:	6010      	str	r0, [r2, #0]
 8004af0:	6053      	str	r3, [r2, #4]
 8004af2:	e7da      	b.n	8004aaa <_free_r+0x22>
 8004af4:	d902      	bls.n	8004afc <_free_r+0x74>
 8004af6:	230c      	movs	r3, #12
 8004af8:	602b      	str	r3, [r5, #0]
 8004afa:	e7d6      	b.n	8004aaa <_free_r+0x22>
 8004afc:	6820      	ldr	r0, [r4, #0]
 8004afe:	1821      	adds	r1, r4, r0
 8004b00:	428b      	cmp	r3, r1
 8004b02:	bf01      	itttt	eq
 8004b04:	6819      	ldreq	r1, [r3, #0]
 8004b06:	685b      	ldreq	r3, [r3, #4]
 8004b08:	1809      	addeq	r1, r1, r0
 8004b0a:	6021      	streq	r1, [r4, #0]
 8004b0c:	6063      	str	r3, [r4, #4]
 8004b0e:	6054      	str	r4, [r2, #4]
 8004b10:	e7cb      	b.n	8004aaa <_free_r+0x22>
 8004b12:	bd38      	pop	{r3, r4, r5, pc}
 8004b14:	200007a0 	.word	0x200007a0

08004b18 <sbrk_aligned>:
 8004b18:	b570      	push	{r4, r5, r6, lr}
 8004b1a:	4e0f      	ldr	r6, [pc, #60]	@ (8004b58 <sbrk_aligned+0x40>)
 8004b1c:	460c      	mov	r4, r1
 8004b1e:	6831      	ldr	r1, [r6, #0]
 8004b20:	4605      	mov	r5, r0
 8004b22:	b911      	cbnz	r1, 8004b2a <sbrk_aligned+0x12>
 8004b24:	f000 fcb2 	bl	800548c <_sbrk_r>
 8004b28:	6030      	str	r0, [r6, #0]
 8004b2a:	4621      	mov	r1, r4
 8004b2c:	4628      	mov	r0, r5
 8004b2e:	f000 fcad 	bl	800548c <_sbrk_r>
 8004b32:	1c43      	adds	r3, r0, #1
 8004b34:	d103      	bne.n	8004b3e <sbrk_aligned+0x26>
 8004b36:	f04f 34ff 	mov.w	r4, #4294967295
 8004b3a:	4620      	mov	r0, r4
 8004b3c:	bd70      	pop	{r4, r5, r6, pc}
 8004b3e:	1cc4      	adds	r4, r0, #3
 8004b40:	f024 0403 	bic.w	r4, r4, #3
 8004b44:	42a0      	cmp	r0, r4
 8004b46:	d0f8      	beq.n	8004b3a <sbrk_aligned+0x22>
 8004b48:	1a21      	subs	r1, r4, r0
 8004b4a:	4628      	mov	r0, r5
 8004b4c:	f000 fc9e 	bl	800548c <_sbrk_r>
 8004b50:	3001      	adds	r0, #1
 8004b52:	d1f2      	bne.n	8004b3a <sbrk_aligned+0x22>
 8004b54:	e7ef      	b.n	8004b36 <sbrk_aligned+0x1e>
 8004b56:	bf00      	nop
 8004b58:	2000079c 	.word	0x2000079c

08004b5c <_malloc_r>:
 8004b5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004b60:	1ccd      	adds	r5, r1, #3
 8004b62:	f025 0503 	bic.w	r5, r5, #3
 8004b66:	3508      	adds	r5, #8
 8004b68:	2d0c      	cmp	r5, #12
 8004b6a:	bf38      	it	cc
 8004b6c:	250c      	movcc	r5, #12
 8004b6e:	2d00      	cmp	r5, #0
 8004b70:	4606      	mov	r6, r0
 8004b72:	db01      	blt.n	8004b78 <_malloc_r+0x1c>
 8004b74:	42a9      	cmp	r1, r5
 8004b76:	d904      	bls.n	8004b82 <_malloc_r+0x26>
 8004b78:	230c      	movs	r3, #12
 8004b7a:	6033      	str	r3, [r6, #0]
 8004b7c:	2000      	movs	r0, #0
 8004b7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004b82:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004c58 <_malloc_r+0xfc>
 8004b86:	f000 f869 	bl	8004c5c <__malloc_lock>
 8004b8a:	f8d8 3000 	ldr.w	r3, [r8]
 8004b8e:	461c      	mov	r4, r3
 8004b90:	bb44      	cbnz	r4, 8004be4 <_malloc_r+0x88>
 8004b92:	4629      	mov	r1, r5
 8004b94:	4630      	mov	r0, r6
 8004b96:	f7ff ffbf 	bl	8004b18 <sbrk_aligned>
 8004b9a:	1c43      	adds	r3, r0, #1
 8004b9c:	4604      	mov	r4, r0
 8004b9e:	d158      	bne.n	8004c52 <_malloc_r+0xf6>
 8004ba0:	f8d8 4000 	ldr.w	r4, [r8]
 8004ba4:	4627      	mov	r7, r4
 8004ba6:	2f00      	cmp	r7, #0
 8004ba8:	d143      	bne.n	8004c32 <_malloc_r+0xd6>
 8004baa:	2c00      	cmp	r4, #0
 8004bac:	d04b      	beq.n	8004c46 <_malloc_r+0xea>
 8004bae:	6823      	ldr	r3, [r4, #0]
 8004bb0:	4639      	mov	r1, r7
 8004bb2:	4630      	mov	r0, r6
 8004bb4:	eb04 0903 	add.w	r9, r4, r3
 8004bb8:	f000 fc68 	bl	800548c <_sbrk_r>
 8004bbc:	4581      	cmp	r9, r0
 8004bbe:	d142      	bne.n	8004c46 <_malloc_r+0xea>
 8004bc0:	6821      	ldr	r1, [r4, #0]
 8004bc2:	4630      	mov	r0, r6
 8004bc4:	1a6d      	subs	r5, r5, r1
 8004bc6:	4629      	mov	r1, r5
 8004bc8:	f7ff ffa6 	bl	8004b18 <sbrk_aligned>
 8004bcc:	3001      	adds	r0, #1
 8004bce:	d03a      	beq.n	8004c46 <_malloc_r+0xea>
 8004bd0:	6823      	ldr	r3, [r4, #0]
 8004bd2:	442b      	add	r3, r5
 8004bd4:	6023      	str	r3, [r4, #0]
 8004bd6:	f8d8 3000 	ldr.w	r3, [r8]
 8004bda:	685a      	ldr	r2, [r3, #4]
 8004bdc:	bb62      	cbnz	r2, 8004c38 <_malloc_r+0xdc>
 8004bde:	f8c8 7000 	str.w	r7, [r8]
 8004be2:	e00f      	b.n	8004c04 <_malloc_r+0xa8>
 8004be4:	6822      	ldr	r2, [r4, #0]
 8004be6:	1b52      	subs	r2, r2, r5
 8004be8:	d420      	bmi.n	8004c2c <_malloc_r+0xd0>
 8004bea:	2a0b      	cmp	r2, #11
 8004bec:	d917      	bls.n	8004c1e <_malloc_r+0xc2>
 8004bee:	1961      	adds	r1, r4, r5
 8004bf0:	42a3      	cmp	r3, r4
 8004bf2:	6025      	str	r5, [r4, #0]
 8004bf4:	bf18      	it	ne
 8004bf6:	6059      	strne	r1, [r3, #4]
 8004bf8:	6863      	ldr	r3, [r4, #4]
 8004bfa:	bf08      	it	eq
 8004bfc:	f8c8 1000 	streq.w	r1, [r8]
 8004c00:	5162      	str	r2, [r4, r5]
 8004c02:	604b      	str	r3, [r1, #4]
 8004c04:	4630      	mov	r0, r6
 8004c06:	f000 f82f 	bl	8004c68 <__malloc_unlock>
 8004c0a:	f104 000b 	add.w	r0, r4, #11
 8004c0e:	1d23      	adds	r3, r4, #4
 8004c10:	f020 0007 	bic.w	r0, r0, #7
 8004c14:	1ac2      	subs	r2, r0, r3
 8004c16:	bf1c      	itt	ne
 8004c18:	1a1b      	subne	r3, r3, r0
 8004c1a:	50a3      	strne	r3, [r4, r2]
 8004c1c:	e7af      	b.n	8004b7e <_malloc_r+0x22>
 8004c1e:	6862      	ldr	r2, [r4, #4]
 8004c20:	42a3      	cmp	r3, r4
 8004c22:	bf0c      	ite	eq
 8004c24:	f8c8 2000 	streq.w	r2, [r8]
 8004c28:	605a      	strne	r2, [r3, #4]
 8004c2a:	e7eb      	b.n	8004c04 <_malloc_r+0xa8>
 8004c2c:	4623      	mov	r3, r4
 8004c2e:	6864      	ldr	r4, [r4, #4]
 8004c30:	e7ae      	b.n	8004b90 <_malloc_r+0x34>
 8004c32:	463c      	mov	r4, r7
 8004c34:	687f      	ldr	r7, [r7, #4]
 8004c36:	e7b6      	b.n	8004ba6 <_malloc_r+0x4a>
 8004c38:	461a      	mov	r2, r3
 8004c3a:	685b      	ldr	r3, [r3, #4]
 8004c3c:	42a3      	cmp	r3, r4
 8004c3e:	d1fb      	bne.n	8004c38 <_malloc_r+0xdc>
 8004c40:	2300      	movs	r3, #0
 8004c42:	6053      	str	r3, [r2, #4]
 8004c44:	e7de      	b.n	8004c04 <_malloc_r+0xa8>
 8004c46:	230c      	movs	r3, #12
 8004c48:	4630      	mov	r0, r6
 8004c4a:	6033      	str	r3, [r6, #0]
 8004c4c:	f000 f80c 	bl	8004c68 <__malloc_unlock>
 8004c50:	e794      	b.n	8004b7c <_malloc_r+0x20>
 8004c52:	6005      	str	r5, [r0, #0]
 8004c54:	e7d6      	b.n	8004c04 <_malloc_r+0xa8>
 8004c56:	bf00      	nop
 8004c58:	200007a0 	.word	0x200007a0

08004c5c <__malloc_lock>:
 8004c5c:	4801      	ldr	r0, [pc, #4]	@ (8004c64 <__malloc_lock+0x8>)
 8004c5e:	f7ff bf10 	b.w	8004a82 <__retarget_lock_acquire_recursive>
 8004c62:	bf00      	nop
 8004c64:	20000798 	.word	0x20000798

08004c68 <__malloc_unlock>:
 8004c68:	4801      	ldr	r0, [pc, #4]	@ (8004c70 <__malloc_unlock+0x8>)
 8004c6a:	f7ff bf0b 	b.w	8004a84 <__retarget_lock_release_recursive>
 8004c6e:	bf00      	nop
 8004c70:	20000798 	.word	0x20000798

08004c74 <__sfputc_r>:
 8004c74:	6893      	ldr	r3, [r2, #8]
 8004c76:	b410      	push	{r4}
 8004c78:	3b01      	subs	r3, #1
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	6093      	str	r3, [r2, #8]
 8004c7e:	da07      	bge.n	8004c90 <__sfputc_r+0x1c>
 8004c80:	6994      	ldr	r4, [r2, #24]
 8004c82:	42a3      	cmp	r3, r4
 8004c84:	db01      	blt.n	8004c8a <__sfputc_r+0x16>
 8004c86:	290a      	cmp	r1, #10
 8004c88:	d102      	bne.n	8004c90 <__sfputc_r+0x1c>
 8004c8a:	bc10      	pop	{r4}
 8004c8c:	f000 bb6a 	b.w	8005364 <__swbuf_r>
 8004c90:	6813      	ldr	r3, [r2, #0]
 8004c92:	1c58      	adds	r0, r3, #1
 8004c94:	6010      	str	r0, [r2, #0]
 8004c96:	7019      	strb	r1, [r3, #0]
 8004c98:	4608      	mov	r0, r1
 8004c9a:	bc10      	pop	{r4}
 8004c9c:	4770      	bx	lr

08004c9e <__sfputs_r>:
 8004c9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ca0:	4606      	mov	r6, r0
 8004ca2:	460f      	mov	r7, r1
 8004ca4:	4614      	mov	r4, r2
 8004ca6:	18d5      	adds	r5, r2, r3
 8004ca8:	42ac      	cmp	r4, r5
 8004caa:	d101      	bne.n	8004cb0 <__sfputs_r+0x12>
 8004cac:	2000      	movs	r0, #0
 8004cae:	e007      	b.n	8004cc0 <__sfputs_r+0x22>
 8004cb0:	463a      	mov	r2, r7
 8004cb2:	4630      	mov	r0, r6
 8004cb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004cb8:	f7ff ffdc 	bl	8004c74 <__sfputc_r>
 8004cbc:	1c43      	adds	r3, r0, #1
 8004cbe:	d1f3      	bne.n	8004ca8 <__sfputs_r+0xa>
 8004cc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004cc4 <_vfiprintf_r>:
 8004cc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cc8:	460d      	mov	r5, r1
 8004cca:	4614      	mov	r4, r2
 8004ccc:	4698      	mov	r8, r3
 8004cce:	4606      	mov	r6, r0
 8004cd0:	b09d      	sub	sp, #116	@ 0x74
 8004cd2:	b118      	cbz	r0, 8004cdc <_vfiprintf_r+0x18>
 8004cd4:	6a03      	ldr	r3, [r0, #32]
 8004cd6:	b90b      	cbnz	r3, 8004cdc <_vfiprintf_r+0x18>
 8004cd8:	f7ff fdce 	bl	8004878 <__sinit>
 8004cdc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004cde:	07d9      	lsls	r1, r3, #31
 8004ce0:	d405      	bmi.n	8004cee <_vfiprintf_r+0x2a>
 8004ce2:	89ab      	ldrh	r3, [r5, #12]
 8004ce4:	059a      	lsls	r2, r3, #22
 8004ce6:	d402      	bmi.n	8004cee <_vfiprintf_r+0x2a>
 8004ce8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004cea:	f7ff feca 	bl	8004a82 <__retarget_lock_acquire_recursive>
 8004cee:	89ab      	ldrh	r3, [r5, #12]
 8004cf0:	071b      	lsls	r3, r3, #28
 8004cf2:	d501      	bpl.n	8004cf8 <_vfiprintf_r+0x34>
 8004cf4:	692b      	ldr	r3, [r5, #16]
 8004cf6:	b99b      	cbnz	r3, 8004d20 <_vfiprintf_r+0x5c>
 8004cf8:	4629      	mov	r1, r5
 8004cfa:	4630      	mov	r0, r6
 8004cfc:	f000 fb70 	bl	80053e0 <__swsetup_r>
 8004d00:	b170      	cbz	r0, 8004d20 <_vfiprintf_r+0x5c>
 8004d02:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004d04:	07dc      	lsls	r4, r3, #31
 8004d06:	d504      	bpl.n	8004d12 <_vfiprintf_r+0x4e>
 8004d08:	f04f 30ff 	mov.w	r0, #4294967295
 8004d0c:	b01d      	add	sp, #116	@ 0x74
 8004d0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d12:	89ab      	ldrh	r3, [r5, #12]
 8004d14:	0598      	lsls	r0, r3, #22
 8004d16:	d4f7      	bmi.n	8004d08 <_vfiprintf_r+0x44>
 8004d18:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004d1a:	f7ff feb3 	bl	8004a84 <__retarget_lock_release_recursive>
 8004d1e:	e7f3      	b.n	8004d08 <_vfiprintf_r+0x44>
 8004d20:	2300      	movs	r3, #0
 8004d22:	9309      	str	r3, [sp, #36]	@ 0x24
 8004d24:	2320      	movs	r3, #32
 8004d26:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004d2a:	2330      	movs	r3, #48	@ 0x30
 8004d2c:	f04f 0901 	mov.w	r9, #1
 8004d30:	f8cd 800c 	str.w	r8, [sp, #12]
 8004d34:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8004ee0 <_vfiprintf_r+0x21c>
 8004d38:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004d3c:	4623      	mov	r3, r4
 8004d3e:	469a      	mov	sl, r3
 8004d40:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004d44:	b10a      	cbz	r2, 8004d4a <_vfiprintf_r+0x86>
 8004d46:	2a25      	cmp	r2, #37	@ 0x25
 8004d48:	d1f9      	bne.n	8004d3e <_vfiprintf_r+0x7a>
 8004d4a:	ebba 0b04 	subs.w	fp, sl, r4
 8004d4e:	d00b      	beq.n	8004d68 <_vfiprintf_r+0xa4>
 8004d50:	465b      	mov	r3, fp
 8004d52:	4622      	mov	r2, r4
 8004d54:	4629      	mov	r1, r5
 8004d56:	4630      	mov	r0, r6
 8004d58:	f7ff ffa1 	bl	8004c9e <__sfputs_r>
 8004d5c:	3001      	adds	r0, #1
 8004d5e:	f000 80a7 	beq.w	8004eb0 <_vfiprintf_r+0x1ec>
 8004d62:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004d64:	445a      	add	r2, fp
 8004d66:	9209      	str	r2, [sp, #36]	@ 0x24
 8004d68:	f89a 3000 	ldrb.w	r3, [sl]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	f000 809f 	beq.w	8004eb0 <_vfiprintf_r+0x1ec>
 8004d72:	2300      	movs	r3, #0
 8004d74:	f04f 32ff 	mov.w	r2, #4294967295
 8004d78:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004d7c:	f10a 0a01 	add.w	sl, sl, #1
 8004d80:	9304      	str	r3, [sp, #16]
 8004d82:	9307      	str	r3, [sp, #28]
 8004d84:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004d88:	931a      	str	r3, [sp, #104]	@ 0x68
 8004d8a:	4654      	mov	r4, sl
 8004d8c:	2205      	movs	r2, #5
 8004d8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d92:	4853      	ldr	r0, [pc, #332]	@ (8004ee0 <_vfiprintf_r+0x21c>)
 8004d94:	f000 fb8a 	bl	80054ac <memchr>
 8004d98:	9a04      	ldr	r2, [sp, #16]
 8004d9a:	b9d8      	cbnz	r0, 8004dd4 <_vfiprintf_r+0x110>
 8004d9c:	06d1      	lsls	r1, r2, #27
 8004d9e:	bf44      	itt	mi
 8004da0:	2320      	movmi	r3, #32
 8004da2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004da6:	0713      	lsls	r3, r2, #28
 8004da8:	bf44      	itt	mi
 8004daa:	232b      	movmi	r3, #43	@ 0x2b
 8004dac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004db0:	f89a 3000 	ldrb.w	r3, [sl]
 8004db4:	2b2a      	cmp	r3, #42	@ 0x2a
 8004db6:	d015      	beq.n	8004de4 <_vfiprintf_r+0x120>
 8004db8:	4654      	mov	r4, sl
 8004dba:	2000      	movs	r0, #0
 8004dbc:	f04f 0c0a 	mov.w	ip, #10
 8004dc0:	9a07      	ldr	r2, [sp, #28]
 8004dc2:	4621      	mov	r1, r4
 8004dc4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004dc8:	3b30      	subs	r3, #48	@ 0x30
 8004dca:	2b09      	cmp	r3, #9
 8004dcc:	d94b      	bls.n	8004e66 <_vfiprintf_r+0x1a2>
 8004dce:	b1b0      	cbz	r0, 8004dfe <_vfiprintf_r+0x13a>
 8004dd0:	9207      	str	r2, [sp, #28]
 8004dd2:	e014      	b.n	8004dfe <_vfiprintf_r+0x13a>
 8004dd4:	eba0 0308 	sub.w	r3, r0, r8
 8004dd8:	fa09 f303 	lsl.w	r3, r9, r3
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	46a2      	mov	sl, r4
 8004de0:	9304      	str	r3, [sp, #16]
 8004de2:	e7d2      	b.n	8004d8a <_vfiprintf_r+0xc6>
 8004de4:	9b03      	ldr	r3, [sp, #12]
 8004de6:	1d19      	adds	r1, r3, #4
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	9103      	str	r1, [sp, #12]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	bfbb      	ittet	lt
 8004df0:	425b      	neglt	r3, r3
 8004df2:	f042 0202 	orrlt.w	r2, r2, #2
 8004df6:	9307      	strge	r3, [sp, #28]
 8004df8:	9307      	strlt	r3, [sp, #28]
 8004dfa:	bfb8      	it	lt
 8004dfc:	9204      	strlt	r2, [sp, #16]
 8004dfe:	7823      	ldrb	r3, [r4, #0]
 8004e00:	2b2e      	cmp	r3, #46	@ 0x2e
 8004e02:	d10a      	bne.n	8004e1a <_vfiprintf_r+0x156>
 8004e04:	7863      	ldrb	r3, [r4, #1]
 8004e06:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e08:	d132      	bne.n	8004e70 <_vfiprintf_r+0x1ac>
 8004e0a:	9b03      	ldr	r3, [sp, #12]
 8004e0c:	3402      	adds	r4, #2
 8004e0e:	1d1a      	adds	r2, r3, #4
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	9203      	str	r2, [sp, #12]
 8004e14:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004e18:	9305      	str	r3, [sp, #20]
 8004e1a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8004ee4 <_vfiprintf_r+0x220>
 8004e1e:	2203      	movs	r2, #3
 8004e20:	4650      	mov	r0, sl
 8004e22:	7821      	ldrb	r1, [r4, #0]
 8004e24:	f000 fb42 	bl	80054ac <memchr>
 8004e28:	b138      	cbz	r0, 8004e3a <_vfiprintf_r+0x176>
 8004e2a:	2240      	movs	r2, #64	@ 0x40
 8004e2c:	9b04      	ldr	r3, [sp, #16]
 8004e2e:	eba0 000a 	sub.w	r0, r0, sl
 8004e32:	4082      	lsls	r2, r0
 8004e34:	4313      	orrs	r3, r2
 8004e36:	3401      	adds	r4, #1
 8004e38:	9304      	str	r3, [sp, #16]
 8004e3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e3e:	2206      	movs	r2, #6
 8004e40:	4829      	ldr	r0, [pc, #164]	@ (8004ee8 <_vfiprintf_r+0x224>)
 8004e42:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004e46:	f000 fb31 	bl	80054ac <memchr>
 8004e4a:	2800      	cmp	r0, #0
 8004e4c:	d03f      	beq.n	8004ece <_vfiprintf_r+0x20a>
 8004e4e:	4b27      	ldr	r3, [pc, #156]	@ (8004eec <_vfiprintf_r+0x228>)
 8004e50:	bb1b      	cbnz	r3, 8004e9a <_vfiprintf_r+0x1d6>
 8004e52:	9b03      	ldr	r3, [sp, #12]
 8004e54:	3307      	adds	r3, #7
 8004e56:	f023 0307 	bic.w	r3, r3, #7
 8004e5a:	3308      	adds	r3, #8
 8004e5c:	9303      	str	r3, [sp, #12]
 8004e5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e60:	443b      	add	r3, r7
 8004e62:	9309      	str	r3, [sp, #36]	@ 0x24
 8004e64:	e76a      	b.n	8004d3c <_vfiprintf_r+0x78>
 8004e66:	460c      	mov	r4, r1
 8004e68:	2001      	movs	r0, #1
 8004e6a:	fb0c 3202 	mla	r2, ip, r2, r3
 8004e6e:	e7a8      	b.n	8004dc2 <_vfiprintf_r+0xfe>
 8004e70:	2300      	movs	r3, #0
 8004e72:	f04f 0c0a 	mov.w	ip, #10
 8004e76:	4619      	mov	r1, r3
 8004e78:	3401      	adds	r4, #1
 8004e7a:	9305      	str	r3, [sp, #20]
 8004e7c:	4620      	mov	r0, r4
 8004e7e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004e82:	3a30      	subs	r2, #48	@ 0x30
 8004e84:	2a09      	cmp	r2, #9
 8004e86:	d903      	bls.n	8004e90 <_vfiprintf_r+0x1cc>
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d0c6      	beq.n	8004e1a <_vfiprintf_r+0x156>
 8004e8c:	9105      	str	r1, [sp, #20]
 8004e8e:	e7c4      	b.n	8004e1a <_vfiprintf_r+0x156>
 8004e90:	4604      	mov	r4, r0
 8004e92:	2301      	movs	r3, #1
 8004e94:	fb0c 2101 	mla	r1, ip, r1, r2
 8004e98:	e7f0      	b.n	8004e7c <_vfiprintf_r+0x1b8>
 8004e9a:	ab03      	add	r3, sp, #12
 8004e9c:	9300      	str	r3, [sp, #0]
 8004e9e:	462a      	mov	r2, r5
 8004ea0:	4630      	mov	r0, r6
 8004ea2:	4b13      	ldr	r3, [pc, #76]	@ (8004ef0 <_vfiprintf_r+0x22c>)
 8004ea4:	a904      	add	r1, sp, #16
 8004ea6:	f3af 8000 	nop.w
 8004eaa:	4607      	mov	r7, r0
 8004eac:	1c78      	adds	r0, r7, #1
 8004eae:	d1d6      	bne.n	8004e5e <_vfiprintf_r+0x19a>
 8004eb0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004eb2:	07d9      	lsls	r1, r3, #31
 8004eb4:	d405      	bmi.n	8004ec2 <_vfiprintf_r+0x1fe>
 8004eb6:	89ab      	ldrh	r3, [r5, #12]
 8004eb8:	059a      	lsls	r2, r3, #22
 8004eba:	d402      	bmi.n	8004ec2 <_vfiprintf_r+0x1fe>
 8004ebc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004ebe:	f7ff fde1 	bl	8004a84 <__retarget_lock_release_recursive>
 8004ec2:	89ab      	ldrh	r3, [r5, #12]
 8004ec4:	065b      	lsls	r3, r3, #25
 8004ec6:	f53f af1f 	bmi.w	8004d08 <_vfiprintf_r+0x44>
 8004eca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004ecc:	e71e      	b.n	8004d0c <_vfiprintf_r+0x48>
 8004ece:	ab03      	add	r3, sp, #12
 8004ed0:	9300      	str	r3, [sp, #0]
 8004ed2:	462a      	mov	r2, r5
 8004ed4:	4630      	mov	r0, r6
 8004ed6:	4b06      	ldr	r3, [pc, #24]	@ (8004ef0 <_vfiprintf_r+0x22c>)
 8004ed8:	a904      	add	r1, sp, #16
 8004eda:	f000 f87d 	bl	8004fd8 <_printf_i>
 8004ede:	e7e4      	b.n	8004eaa <_vfiprintf_r+0x1e6>
 8004ee0:	0800564c 	.word	0x0800564c
 8004ee4:	08005652 	.word	0x08005652
 8004ee8:	08005656 	.word	0x08005656
 8004eec:	00000000 	.word	0x00000000
 8004ef0:	08004c9f 	.word	0x08004c9f

08004ef4 <_printf_common>:
 8004ef4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ef8:	4616      	mov	r6, r2
 8004efa:	4698      	mov	r8, r3
 8004efc:	688a      	ldr	r2, [r1, #8]
 8004efe:	690b      	ldr	r3, [r1, #16]
 8004f00:	4607      	mov	r7, r0
 8004f02:	4293      	cmp	r3, r2
 8004f04:	bfb8      	it	lt
 8004f06:	4613      	movlt	r3, r2
 8004f08:	6033      	str	r3, [r6, #0]
 8004f0a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004f0e:	460c      	mov	r4, r1
 8004f10:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004f14:	b10a      	cbz	r2, 8004f1a <_printf_common+0x26>
 8004f16:	3301      	adds	r3, #1
 8004f18:	6033      	str	r3, [r6, #0]
 8004f1a:	6823      	ldr	r3, [r4, #0]
 8004f1c:	0699      	lsls	r1, r3, #26
 8004f1e:	bf42      	ittt	mi
 8004f20:	6833      	ldrmi	r3, [r6, #0]
 8004f22:	3302      	addmi	r3, #2
 8004f24:	6033      	strmi	r3, [r6, #0]
 8004f26:	6825      	ldr	r5, [r4, #0]
 8004f28:	f015 0506 	ands.w	r5, r5, #6
 8004f2c:	d106      	bne.n	8004f3c <_printf_common+0x48>
 8004f2e:	f104 0a19 	add.w	sl, r4, #25
 8004f32:	68e3      	ldr	r3, [r4, #12]
 8004f34:	6832      	ldr	r2, [r6, #0]
 8004f36:	1a9b      	subs	r3, r3, r2
 8004f38:	42ab      	cmp	r3, r5
 8004f3a:	dc2b      	bgt.n	8004f94 <_printf_common+0xa0>
 8004f3c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004f40:	6822      	ldr	r2, [r4, #0]
 8004f42:	3b00      	subs	r3, #0
 8004f44:	bf18      	it	ne
 8004f46:	2301      	movne	r3, #1
 8004f48:	0692      	lsls	r2, r2, #26
 8004f4a:	d430      	bmi.n	8004fae <_printf_common+0xba>
 8004f4c:	4641      	mov	r1, r8
 8004f4e:	4638      	mov	r0, r7
 8004f50:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004f54:	47c8      	blx	r9
 8004f56:	3001      	adds	r0, #1
 8004f58:	d023      	beq.n	8004fa2 <_printf_common+0xae>
 8004f5a:	6823      	ldr	r3, [r4, #0]
 8004f5c:	6922      	ldr	r2, [r4, #16]
 8004f5e:	f003 0306 	and.w	r3, r3, #6
 8004f62:	2b04      	cmp	r3, #4
 8004f64:	bf14      	ite	ne
 8004f66:	2500      	movne	r5, #0
 8004f68:	6833      	ldreq	r3, [r6, #0]
 8004f6a:	f04f 0600 	mov.w	r6, #0
 8004f6e:	bf08      	it	eq
 8004f70:	68e5      	ldreq	r5, [r4, #12]
 8004f72:	f104 041a 	add.w	r4, r4, #26
 8004f76:	bf08      	it	eq
 8004f78:	1aed      	subeq	r5, r5, r3
 8004f7a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004f7e:	bf08      	it	eq
 8004f80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004f84:	4293      	cmp	r3, r2
 8004f86:	bfc4      	itt	gt
 8004f88:	1a9b      	subgt	r3, r3, r2
 8004f8a:	18ed      	addgt	r5, r5, r3
 8004f8c:	42b5      	cmp	r5, r6
 8004f8e:	d11a      	bne.n	8004fc6 <_printf_common+0xd2>
 8004f90:	2000      	movs	r0, #0
 8004f92:	e008      	b.n	8004fa6 <_printf_common+0xb2>
 8004f94:	2301      	movs	r3, #1
 8004f96:	4652      	mov	r2, sl
 8004f98:	4641      	mov	r1, r8
 8004f9a:	4638      	mov	r0, r7
 8004f9c:	47c8      	blx	r9
 8004f9e:	3001      	adds	r0, #1
 8004fa0:	d103      	bne.n	8004faa <_printf_common+0xb6>
 8004fa2:	f04f 30ff 	mov.w	r0, #4294967295
 8004fa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004faa:	3501      	adds	r5, #1
 8004fac:	e7c1      	b.n	8004f32 <_printf_common+0x3e>
 8004fae:	2030      	movs	r0, #48	@ 0x30
 8004fb0:	18e1      	adds	r1, r4, r3
 8004fb2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004fb6:	1c5a      	adds	r2, r3, #1
 8004fb8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004fbc:	4422      	add	r2, r4
 8004fbe:	3302      	adds	r3, #2
 8004fc0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004fc4:	e7c2      	b.n	8004f4c <_printf_common+0x58>
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	4622      	mov	r2, r4
 8004fca:	4641      	mov	r1, r8
 8004fcc:	4638      	mov	r0, r7
 8004fce:	47c8      	blx	r9
 8004fd0:	3001      	adds	r0, #1
 8004fd2:	d0e6      	beq.n	8004fa2 <_printf_common+0xae>
 8004fd4:	3601      	adds	r6, #1
 8004fd6:	e7d9      	b.n	8004f8c <_printf_common+0x98>

08004fd8 <_printf_i>:
 8004fd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004fdc:	7e0f      	ldrb	r7, [r1, #24]
 8004fde:	4691      	mov	r9, r2
 8004fe0:	2f78      	cmp	r7, #120	@ 0x78
 8004fe2:	4680      	mov	r8, r0
 8004fe4:	460c      	mov	r4, r1
 8004fe6:	469a      	mov	sl, r3
 8004fe8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004fea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004fee:	d807      	bhi.n	8005000 <_printf_i+0x28>
 8004ff0:	2f62      	cmp	r7, #98	@ 0x62
 8004ff2:	d80a      	bhi.n	800500a <_printf_i+0x32>
 8004ff4:	2f00      	cmp	r7, #0
 8004ff6:	f000 80d1 	beq.w	800519c <_printf_i+0x1c4>
 8004ffa:	2f58      	cmp	r7, #88	@ 0x58
 8004ffc:	f000 80b8 	beq.w	8005170 <_printf_i+0x198>
 8005000:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005004:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005008:	e03a      	b.n	8005080 <_printf_i+0xa8>
 800500a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800500e:	2b15      	cmp	r3, #21
 8005010:	d8f6      	bhi.n	8005000 <_printf_i+0x28>
 8005012:	a101      	add	r1, pc, #4	@ (adr r1, 8005018 <_printf_i+0x40>)
 8005014:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005018:	08005071 	.word	0x08005071
 800501c:	08005085 	.word	0x08005085
 8005020:	08005001 	.word	0x08005001
 8005024:	08005001 	.word	0x08005001
 8005028:	08005001 	.word	0x08005001
 800502c:	08005001 	.word	0x08005001
 8005030:	08005085 	.word	0x08005085
 8005034:	08005001 	.word	0x08005001
 8005038:	08005001 	.word	0x08005001
 800503c:	08005001 	.word	0x08005001
 8005040:	08005001 	.word	0x08005001
 8005044:	08005183 	.word	0x08005183
 8005048:	080050af 	.word	0x080050af
 800504c:	0800513d 	.word	0x0800513d
 8005050:	08005001 	.word	0x08005001
 8005054:	08005001 	.word	0x08005001
 8005058:	080051a5 	.word	0x080051a5
 800505c:	08005001 	.word	0x08005001
 8005060:	080050af 	.word	0x080050af
 8005064:	08005001 	.word	0x08005001
 8005068:	08005001 	.word	0x08005001
 800506c:	08005145 	.word	0x08005145
 8005070:	6833      	ldr	r3, [r6, #0]
 8005072:	1d1a      	adds	r2, r3, #4
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	6032      	str	r2, [r6, #0]
 8005078:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800507c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005080:	2301      	movs	r3, #1
 8005082:	e09c      	b.n	80051be <_printf_i+0x1e6>
 8005084:	6833      	ldr	r3, [r6, #0]
 8005086:	6820      	ldr	r0, [r4, #0]
 8005088:	1d19      	adds	r1, r3, #4
 800508a:	6031      	str	r1, [r6, #0]
 800508c:	0606      	lsls	r6, r0, #24
 800508e:	d501      	bpl.n	8005094 <_printf_i+0xbc>
 8005090:	681d      	ldr	r5, [r3, #0]
 8005092:	e003      	b.n	800509c <_printf_i+0xc4>
 8005094:	0645      	lsls	r5, r0, #25
 8005096:	d5fb      	bpl.n	8005090 <_printf_i+0xb8>
 8005098:	f9b3 5000 	ldrsh.w	r5, [r3]
 800509c:	2d00      	cmp	r5, #0
 800509e:	da03      	bge.n	80050a8 <_printf_i+0xd0>
 80050a0:	232d      	movs	r3, #45	@ 0x2d
 80050a2:	426d      	negs	r5, r5
 80050a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80050a8:	230a      	movs	r3, #10
 80050aa:	4858      	ldr	r0, [pc, #352]	@ (800520c <_printf_i+0x234>)
 80050ac:	e011      	b.n	80050d2 <_printf_i+0xfa>
 80050ae:	6821      	ldr	r1, [r4, #0]
 80050b0:	6833      	ldr	r3, [r6, #0]
 80050b2:	0608      	lsls	r0, r1, #24
 80050b4:	f853 5b04 	ldr.w	r5, [r3], #4
 80050b8:	d402      	bmi.n	80050c0 <_printf_i+0xe8>
 80050ba:	0649      	lsls	r1, r1, #25
 80050bc:	bf48      	it	mi
 80050be:	b2ad      	uxthmi	r5, r5
 80050c0:	2f6f      	cmp	r7, #111	@ 0x6f
 80050c2:	6033      	str	r3, [r6, #0]
 80050c4:	bf14      	ite	ne
 80050c6:	230a      	movne	r3, #10
 80050c8:	2308      	moveq	r3, #8
 80050ca:	4850      	ldr	r0, [pc, #320]	@ (800520c <_printf_i+0x234>)
 80050cc:	2100      	movs	r1, #0
 80050ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80050d2:	6866      	ldr	r6, [r4, #4]
 80050d4:	2e00      	cmp	r6, #0
 80050d6:	60a6      	str	r6, [r4, #8]
 80050d8:	db05      	blt.n	80050e6 <_printf_i+0x10e>
 80050da:	6821      	ldr	r1, [r4, #0]
 80050dc:	432e      	orrs	r6, r5
 80050de:	f021 0104 	bic.w	r1, r1, #4
 80050e2:	6021      	str	r1, [r4, #0]
 80050e4:	d04b      	beq.n	800517e <_printf_i+0x1a6>
 80050e6:	4616      	mov	r6, r2
 80050e8:	fbb5 f1f3 	udiv	r1, r5, r3
 80050ec:	fb03 5711 	mls	r7, r3, r1, r5
 80050f0:	5dc7      	ldrb	r7, [r0, r7]
 80050f2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80050f6:	462f      	mov	r7, r5
 80050f8:	42bb      	cmp	r3, r7
 80050fa:	460d      	mov	r5, r1
 80050fc:	d9f4      	bls.n	80050e8 <_printf_i+0x110>
 80050fe:	2b08      	cmp	r3, #8
 8005100:	d10b      	bne.n	800511a <_printf_i+0x142>
 8005102:	6823      	ldr	r3, [r4, #0]
 8005104:	07df      	lsls	r7, r3, #31
 8005106:	d508      	bpl.n	800511a <_printf_i+0x142>
 8005108:	6923      	ldr	r3, [r4, #16]
 800510a:	6861      	ldr	r1, [r4, #4]
 800510c:	4299      	cmp	r1, r3
 800510e:	bfde      	ittt	le
 8005110:	2330      	movle	r3, #48	@ 0x30
 8005112:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005116:	f106 36ff 	addle.w	r6, r6, #4294967295
 800511a:	1b92      	subs	r2, r2, r6
 800511c:	6122      	str	r2, [r4, #16]
 800511e:	464b      	mov	r3, r9
 8005120:	4621      	mov	r1, r4
 8005122:	4640      	mov	r0, r8
 8005124:	f8cd a000 	str.w	sl, [sp]
 8005128:	aa03      	add	r2, sp, #12
 800512a:	f7ff fee3 	bl	8004ef4 <_printf_common>
 800512e:	3001      	adds	r0, #1
 8005130:	d14a      	bne.n	80051c8 <_printf_i+0x1f0>
 8005132:	f04f 30ff 	mov.w	r0, #4294967295
 8005136:	b004      	add	sp, #16
 8005138:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800513c:	6823      	ldr	r3, [r4, #0]
 800513e:	f043 0320 	orr.w	r3, r3, #32
 8005142:	6023      	str	r3, [r4, #0]
 8005144:	2778      	movs	r7, #120	@ 0x78
 8005146:	4832      	ldr	r0, [pc, #200]	@ (8005210 <_printf_i+0x238>)
 8005148:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800514c:	6823      	ldr	r3, [r4, #0]
 800514e:	6831      	ldr	r1, [r6, #0]
 8005150:	061f      	lsls	r7, r3, #24
 8005152:	f851 5b04 	ldr.w	r5, [r1], #4
 8005156:	d402      	bmi.n	800515e <_printf_i+0x186>
 8005158:	065f      	lsls	r7, r3, #25
 800515a:	bf48      	it	mi
 800515c:	b2ad      	uxthmi	r5, r5
 800515e:	6031      	str	r1, [r6, #0]
 8005160:	07d9      	lsls	r1, r3, #31
 8005162:	bf44      	itt	mi
 8005164:	f043 0320 	orrmi.w	r3, r3, #32
 8005168:	6023      	strmi	r3, [r4, #0]
 800516a:	b11d      	cbz	r5, 8005174 <_printf_i+0x19c>
 800516c:	2310      	movs	r3, #16
 800516e:	e7ad      	b.n	80050cc <_printf_i+0xf4>
 8005170:	4826      	ldr	r0, [pc, #152]	@ (800520c <_printf_i+0x234>)
 8005172:	e7e9      	b.n	8005148 <_printf_i+0x170>
 8005174:	6823      	ldr	r3, [r4, #0]
 8005176:	f023 0320 	bic.w	r3, r3, #32
 800517a:	6023      	str	r3, [r4, #0]
 800517c:	e7f6      	b.n	800516c <_printf_i+0x194>
 800517e:	4616      	mov	r6, r2
 8005180:	e7bd      	b.n	80050fe <_printf_i+0x126>
 8005182:	6833      	ldr	r3, [r6, #0]
 8005184:	6825      	ldr	r5, [r4, #0]
 8005186:	1d18      	adds	r0, r3, #4
 8005188:	6961      	ldr	r1, [r4, #20]
 800518a:	6030      	str	r0, [r6, #0]
 800518c:	062e      	lsls	r6, r5, #24
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	d501      	bpl.n	8005196 <_printf_i+0x1be>
 8005192:	6019      	str	r1, [r3, #0]
 8005194:	e002      	b.n	800519c <_printf_i+0x1c4>
 8005196:	0668      	lsls	r0, r5, #25
 8005198:	d5fb      	bpl.n	8005192 <_printf_i+0x1ba>
 800519a:	8019      	strh	r1, [r3, #0]
 800519c:	2300      	movs	r3, #0
 800519e:	4616      	mov	r6, r2
 80051a0:	6123      	str	r3, [r4, #16]
 80051a2:	e7bc      	b.n	800511e <_printf_i+0x146>
 80051a4:	6833      	ldr	r3, [r6, #0]
 80051a6:	2100      	movs	r1, #0
 80051a8:	1d1a      	adds	r2, r3, #4
 80051aa:	6032      	str	r2, [r6, #0]
 80051ac:	681e      	ldr	r6, [r3, #0]
 80051ae:	6862      	ldr	r2, [r4, #4]
 80051b0:	4630      	mov	r0, r6
 80051b2:	f000 f97b 	bl	80054ac <memchr>
 80051b6:	b108      	cbz	r0, 80051bc <_printf_i+0x1e4>
 80051b8:	1b80      	subs	r0, r0, r6
 80051ba:	6060      	str	r0, [r4, #4]
 80051bc:	6863      	ldr	r3, [r4, #4]
 80051be:	6123      	str	r3, [r4, #16]
 80051c0:	2300      	movs	r3, #0
 80051c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80051c6:	e7aa      	b.n	800511e <_printf_i+0x146>
 80051c8:	4632      	mov	r2, r6
 80051ca:	4649      	mov	r1, r9
 80051cc:	4640      	mov	r0, r8
 80051ce:	6923      	ldr	r3, [r4, #16]
 80051d0:	47d0      	blx	sl
 80051d2:	3001      	adds	r0, #1
 80051d4:	d0ad      	beq.n	8005132 <_printf_i+0x15a>
 80051d6:	6823      	ldr	r3, [r4, #0]
 80051d8:	079b      	lsls	r3, r3, #30
 80051da:	d413      	bmi.n	8005204 <_printf_i+0x22c>
 80051dc:	68e0      	ldr	r0, [r4, #12]
 80051de:	9b03      	ldr	r3, [sp, #12]
 80051e0:	4298      	cmp	r0, r3
 80051e2:	bfb8      	it	lt
 80051e4:	4618      	movlt	r0, r3
 80051e6:	e7a6      	b.n	8005136 <_printf_i+0x15e>
 80051e8:	2301      	movs	r3, #1
 80051ea:	4632      	mov	r2, r6
 80051ec:	4649      	mov	r1, r9
 80051ee:	4640      	mov	r0, r8
 80051f0:	47d0      	blx	sl
 80051f2:	3001      	adds	r0, #1
 80051f4:	d09d      	beq.n	8005132 <_printf_i+0x15a>
 80051f6:	3501      	adds	r5, #1
 80051f8:	68e3      	ldr	r3, [r4, #12]
 80051fa:	9903      	ldr	r1, [sp, #12]
 80051fc:	1a5b      	subs	r3, r3, r1
 80051fe:	42ab      	cmp	r3, r5
 8005200:	dcf2      	bgt.n	80051e8 <_printf_i+0x210>
 8005202:	e7eb      	b.n	80051dc <_printf_i+0x204>
 8005204:	2500      	movs	r5, #0
 8005206:	f104 0619 	add.w	r6, r4, #25
 800520a:	e7f5      	b.n	80051f8 <_printf_i+0x220>
 800520c:	0800565d 	.word	0x0800565d
 8005210:	0800566e 	.word	0x0800566e

08005214 <__sflush_r>:
 8005214:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800521a:	0716      	lsls	r6, r2, #28
 800521c:	4605      	mov	r5, r0
 800521e:	460c      	mov	r4, r1
 8005220:	d454      	bmi.n	80052cc <__sflush_r+0xb8>
 8005222:	684b      	ldr	r3, [r1, #4]
 8005224:	2b00      	cmp	r3, #0
 8005226:	dc02      	bgt.n	800522e <__sflush_r+0x1a>
 8005228:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800522a:	2b00      	cmp	r3, #0
 800522c:	dd48      	ble.n	80052c0 <__sflush_r+0xac>
 800522e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005230:	2e00      	cmp	r6, #0
 8005232:	d045      	beq.n	80052c0 <__sflush_r+0xac>
 8005234:	2300      	movs	r3, #0
 8005236:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800523a:	682f      	ldr	r7, [r5, #0]
 800523c:	6a21      	ldr	r1, [r4, #32]
 800523e:	602b      	str	r3, [r5, #0]
 8005240:	d030      	beq.n	80052a4 <__sflush_r+0x90>
 8005242:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005244:	89a3      	ldrh	r3, [r4, #12]
 8005246:	0759      	lsls	r1, r3, #29
 8005248:	d505      	bpl.n	8005256 <__sflush_r+0x42>
 800524a:	6863      	ldr	r3, [r4, #4]
 800524c:	1ad2      	subs	r2, r2, r3
 800524e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005250:	b10b      	cbz	r3, 8005256 <__sflush_r+0x42>
 8005252:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005254:	1ad2      	subs	r2, r2, r3
 8005256:	2300      	movs	r3, #0
 8005258:	4628      	mov	r0, r5
 800525a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800525c:	6a21      	ldr	r1, [r4, #32]
 800525e:	47b0      	blx	r6
 8005260:	1c43      	adds	r3, r0, #1
 8005262:	89a3      	ldrh	r3, [r4, #12]
 8005264:	d106      	bne.n	8005274 <__sflush_r+0x60>
 8005266:	6829      	ldr	r1, [r5, #0]
 8005268:	291d      	cmp	r1, #29
 800526a:	d82b      	bhi.n	80052c4 <__sflush_r+0xb0>
 800526c:	4a28      	ldr	r2, [pc, #160]	@ (8005310 <__sflush_r+0xfc>)
 800526e:	40ca      	lsrs	r2, r1
 8005270:	07d6      	lsls	r6, r2, #31
 8005272:	d527      	bpl.n	80052c4 <__sflush_r+0xb0>
 8005274:	2200      	movs	r2, #0
 8005276:	6062      	str	r2, [r4, #4]
 8005278:	6922      	ldr	r2, [r4, #16]
 800527a:	04d9      	lsls	r1, r3, #19
 800527c:	6022      	str	r2, [r4, #0]
 800527e:	d504      	bpl.n	800528a <__sflush_r+0x76>
 8005280:	1c42      	adds	r2, r0, #1
 8005282:	d101      	bne.n	8005288 <__sflush_r+0x74>
 8005284:	682b      	ldr	r3, [r5, #0]
 8005286:	b903      	cbnz	r3, 800528a <__sflush_r+0x76>
 8005288:	6560      	str	r0, [r4, #84]	@ 0x54
 800528a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800528c:	602f      	str	r7, [r5, #0]
 800528e:	b1b9      	cbz	r1, 80052c0 <__sflush_r+0xac>
 8005290:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005294:	4299      	cmp	r1, r3
 8005296:	d002      	beq.n	800529e <__sflush_r+0x8a>
 8005298:	4628      	mov	r0, r5
 800529a:	f7ff fbf5 	bl	8004a88 <_free_r>
 800529e:	2300      	movs	r3, #0
 80052a0:	6363      	str	r3, [r4, #52]	@ 0x34
 80052a2:	e00d      	b.n	80052c0 <__sflush_r+0xac>
 80052a4:	2301      	movs	r3, #1
 80052a6:	4628      	mov	r0, r5
 80052a8:	47b0      	blx	r6
 80052aa:	4602      	mov	r2, r0
 80052ac:	1c50      	adds	r0, r2, #1
 80052ae:	d1c9      	bne.n	8005244 <__sflush_r+0x30>
 80052b0:	682b      	ldr	r3, [r5, #0]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d0c6      	beq.n	8005244 <__sflush_r+0x30>
 80052b6:	2b1d      	cmp	r3, #29
 80052b8:	d001      	beq.n	80052be <__sflush_r+0xaa>
 80052ba:	2b16      	cmp	r3, #22
 80052bc:	d11d      	bne.n	80052fa <__sflush_r+0xe6>
 80052be:	602f      	str	r7, [r5, #0]
 80052c0:	2000      	movs	r0, #0
 80052c2:	e021      	b.n	8005308 <__sflush_r+0xf4>
 80052c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80052c8:	b21b      	sxth	r3, r3
 80052ca:	e01a      	b.n	8005302 <__sflush_r+0xee>
 80052cc:	690f      	ldr	r7, [r1, #16]
 80052ce:	2f00      	cmp	r7, #0
 80052d0:	d0f6      	beq.n	80052c0 <__sflush_r+0xac>
 80052d2:	0793      	lsls	r3, r2, #30
 80052d4:	bf18      	it	ne
 80052d6:	2300      	movne	r3, #0
 80052d8:	680e      	ldr	r6, [r1, #0]
 80052da:	bf08      	it	eq
 80052dc:	694b      	ldreq	r3, [r1, #20]
 80052de:	1bf6      	subs	r6, r6, r7
 80052e0:	600f      	str	r7, [r1, #0]
 80052e2:	608b      	str	r3, [r1, #8]
 80052e4:	2e00      	cmp	r6, #0
 80052e6:	ddeb      	ble.n	80052c0 <__sflush_r+0xac>
 80052e8:	4633      	mov	r3, r6
 80052ea:	463a      	mov	r2, r7
 80052ec:	4628      	mov	r0, r5
 80052ee:	6a21      	ldr	r1, [r4, #32]
 80052f0:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80052f4:	47e0      	blx	ip
 80052f6:	2800      	cmp	r0, #0
 80052f8:	dc07      	bgt.n	800530a <__sflush_r+0xf6>
 80052fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80052fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005302:	f04f 30ff 	mov.w	r0, #4294967295
 8005306:	81a3      	strh	r3, [r4, #12]
 8005308:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800530a:	4407      	add	r7, r0
 800530c:	1a36      	subs	r6, r6, r0
 800530e:	e7e9      	b.n	80052e4 <__sflush_r+0xd0>
 8005310:	20400001 	.word	0x20400001

08005314 <_fflush_r>:
 8005314:	b538      	push	{r3, r4, r5, lr}
 8005316:	690b      	ldr	r3, [r1, #16]
 8005318:	4605      	mov	r5, r0
 800531a:	460c      	mov	r4, r1
 800531c:	b913      	cbnz	r3, 8005324 <_fflush_r+0x10>
 800531e:	2500      	movs	r5, #0
 8005320:	4628      	mov	r0, r5
 8005322:	bd38      	pop	{r3, r4, r5, pc}
 8005324:	b118      	cbz	r0, 800532e <_fflush_r+0x1a>
 8005326:	6a03      	ldr	r3, [r0, #32]
 8005328:	b90b      	cbnz	r3, 800532e <_fflush_r+0x1a>
 800532a:	f7ff faa5 	bl	8004878 <__sinit>
 800532e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d0f3      	beq.n	800531e <_fflush_r+0xa>
 8005336:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005338:	07d0      	lsls	r0, r2, #31
 800533a:	d404      	bmi.n	8005346 <_fflush_r+0x32>
 800533c:	0599      	lsls	r1, r3, #22
 800533e:	d402      	bmi.n	8005346 <_fflush_r+0x32>
 8005340:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005342:	f7ff fb9e 	bl	8004a82 <__retarget_lock_acquire_recursive>
 8005346:	4628      	mov	r0, r5
 8005348:	4621      	mov	r1, r4
 800534a:	f7ff ff63 	bl	8005214 <__sflush_r>
 800534e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005350:	4605      	mov	r5, r0
 8005352:	07da      	lsls	r2, r3, #31
 8005354:	d4e4      	bmi.n	8005320 <_fflush_r+0xc>
 8005356:	89a3      	ldrh	r3, [r4, #12]
 8005358:	059b      	lsls	r3, r3, #22
 800535a:	d4e1      	bmi.n	8005320 <_fflush_r+0xc>
 800535c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800535e:	f7ff fb91 	bl	8004a84 <__retarget_lock_release_recursive>
 8005362:	e7dd      	b.n	8005320 <_fflush_r+0xc>

08005364 <__swbuf_r>:
 8005364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005366:	460e      	mov	r6, r1
 8005368:	4614      	mov	r4, r2
 800536a:	4605      	mov	r5, r0
 800536c:	b118      	cbz	r0, 8005376 <__swbuf_r+0x12>
 800536e:	6a03      	ldr	r3, [r0, #32]
 8005370:	b90b      	cbnz	r3, 8005376 <__swbuf_r+0x12>
 8005372:	f7ff fa81 	bl	8004878 <__sinit>
 8005376:	69a3      	ldr	r3, [r4, #24]
 8005378:	60a3      	str	r3, [r4, #8]
 800537a:	89a3      	ldrh	r3, [r4, #12]
 800537c:	071a      	lsls	r2, r3, #28
 800537e:	d501      	bpl.n	8005384 <__swbuf_r+0x20>
 8005380:	6923      	ldr	r3, [r4, #16]
 8005382:	b943      	cbnz	r3, 8005396 <__swbuf_r+0x32>
 8005384:	4621      	mov	r1, r4
 8005386:	4628      	mov	r0, r5
 8005388:	f000 f82a 	bl	80053e0 <__swsetup_r>
 800538c:	b118      	cbz	r0, 8005396 <__swbuf_r+0x32>
 800538e:	f04f 37ff 	mov.w	r7, #4294967295
 8005392:	4638      	mov	r0, r7
 8005394:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005396:	6823      	ldr	r3, [r4, #0]
 8005398:	6922      	ldr	r2, [r4, #16]
 800539a:	b2f6      	uxtb	r6, r6
 800539c:	1a98      	subs	r0, r3, r2
 800539e:	6963      	ldr	r3, [r4, #20]
 80053a0:	4637      	mov	r7, r6
 80053a2:	4283      	cmp	r3, r0
 80053a4:	dc05      	bgt.n	80053b2 <__swbuf_r+0x4e>
 80053a6:	4621      	mov	r1, r4
 80053a8:	4628      	mov	r0, r5
 80053aa:	f7ff ffb3 	bl	8005314 <_fflush_r>
 80053ae:	2800      	cmp	r0, #0
 80053b0:	d1ed      	bne.n	800538e <__swbuf_r+0x2a>
 80053b2:	68a3      	ldr	r3, [r4, #8]
 80053b4:	3b01      	subs	r3, #1
 80053b6:	60a3      	str	r3, [r4, #8]
 80053b8:	6823      	ldr	r3, [r4, #0]
 80053ba:	1c5a      	adds	r2, r3, #1
 80053bc:	6022      	str	r2, [r4, #0]
 80053be:	701e      	strb	r6, [r3, #0]
 80053c0:	6962      	ldr	r2, [r4, #20]
 80053c2:	1c43      	adds	r3, r0, #1
 80053c4:	429a      	cmp	r2, r3
 80053c6:	d004      	beq.n	80053d2 <__swbuf_r+0x6e>
 80053c8:	89a3      	ldrh	r3, [r4, #12]
 80053ca:	07db      	lsls	r3, r3, #31
 80053cc:	d5e1      	bpl.n	8005392 <__swbuf_r+0x2e>
 80053ce:	2e0a      	cmp	r6, #10
 80053d0:	d1df      	bne.n	8005392 <__swbuf_r+0x2e>
 80053d2:	4621      	mov	r1, r4
 80053d4:	4628      	mov	r0, r5
 80053d6:	f7ff ff9d 	bl	8005314 <_fflush_r>
 80053da:	2800      	cmp	r0, #0
 80053dc:	d0d9      	beq.n	8005392 <__swbuf_r+0x2e>
 80053de:	e7d6      	b.n	800538e <__swbuf_r+0x2a>

080053e0 <__swsetup_r>:
 80053e0:	b538      	push	{r3, r4, r5, lr}
 80053e2:	4b29      	ldr	r3, [pc, #164]	@ (8005488 <__swsetup_r+0xa8>)
 80053e4:	4605      	mov	r5, r0
 80053e6:	6818      	ldr	r0, [r3, #0]
 80053e8:	460c      	mov	r4, r1
 80053ea:	b118      	cbz	r0, 80053f4 <__swsetup_r+0x14>
 80053ec:	6a03      	ldr	r3, [r0, #32]
 80053ee:	b90b      	cbnz	r3, 80053f4 <__swsetup_r+0x14>
 80053f0:	f7ff fa42 	bl	8004878 <__sinit>
 80053f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80053f8:	0719      	lsls	r1, r3, #28
 80053fa:	d422      	bmi.n	8005442 <__swsetup_r+0x62>
 80053fc:	06da      	lsls	r2, r3, #27
 80053fe:	d407      	bmi.n	8005410 <__swsetup_r+0x30>
 8005400:	2209      	movs	r2, #9
 8005402:	602a      	str	r2, [r5, #0]
 8005404:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005408:	f04f 30ff 	mov.w	r0, #4294967295
 800540c:	81a3      	strh	r3, [r4, #12]
 800540e:	e033      	b.n	8005478 <__swsetup_r+0x98>
 8005410:	0758      	lsls	r0, r3, #29
 8005412:	d512      	bpl.n	800543a <__swsetup_r+0x5a>
 8005414:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005416:	b141      	cbz	r1, 800542a <__swsetup_r+0x4a>
 8005418:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800541c:	4299      	cmp	r1, r3
 800541e:	d002      	beq.n	8005426 <__swsetup_r+0x46>
 8005420:	4628      	mov	r0, r5
 8005422:	f7ff fb31 	bl	8004a88 <_free_r>
 8005426:	2300      	movs	r3, #0
 8005428:	6363      	str	r3, [r4, #52]	@ 0x34
 800542a:	89a3      	ldrh	r3, [r4, #12]
 800542c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005430:	81a3      	strh	r3, [r4, #12]
 8005432:	2300      	movs	r3, #0
 8005434:	6063      	str	r3, [r4, #4]
 8005436:	6923      	ldr	r3, [r4, #16]
 8005438:	6023      	str	r3, [r4, #0]
 800543a:	89a3      	ldrh	r3, [r4, #12]
 800543c:	f043 0308 	orr.w	r3, r3, #8
 8005440:	81a3      	strh	r3, [r4, #12]
 8005442:	6923      	ldr	r3, [r4, #16]
 8005444:	b94b      	cbnz	r3, 800545a <__swsetup_r+0x7a>
 8005446:	89a3      	ldrh	r3, [r4, #12]
 8005448:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800544c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005450:	d003      	beq.n	800545a <__swsetup_r+0x7a>
 8005452:	4621      	mov	r1, r4
 8005454:	4628      	mov	r0, r5
 8005456:	f000 f85c 	bl	8005512 <__smakebuf_r>
 800545a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800545e:	f013 0201 	ands.w	r2, r3, #1
 8005462:	d00a      	beq.n	800547a <__swsetup_r+0x9a>
 8005464:	2200      	movs	r2, #0
 8005466:	60a2      	str	r2, [r4, #8]
 8005468:	6962      	ldr	r2, [r4, #20]
 800546a:	4252      	negs	r2, r2
 800546c:	61a2      	str	r2, [r4, #24]
 800546e:	6922      	ldr	r2, [r4, #16]
 8005470:	b942      	cbnz	r2, 8005484 <__swsetup_r+0xa4>
 8005472:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005476:	d1c5      	bne.n	8005404 <__swsetup_r+0x24>
 8005478:	bd38      	pop	{r3, r4, r5, pc}
 800547a:	0799      	lsls	r1, r3, #30
 800547c:	bf58      	it	pl
 800547e:	6962      	ldrpl	r2, [r4, #20]
 8005480:	60a2      	str	r2, [r4, #8]
 8005482:	e7f4      	b.n	800546e <__swsetup_r+0x8e>
 8005484:	2000      	movs	r0, #0
 8005486:	e7f7      	b.n	8005478 <__swsetup_r+0x98>
 8005488:	20000018 	.word	0x20000018

0800548c <_sbrk_r>:
 800548c:	b538      	push	{r3, r4, r5, lr}
 800548e:	2300      	movs	r3, #0
 8005490:	4d05      	ldr	r5, [pc, #20]	@ (80054a8 <_sbrk_r+0x1c>)
 8005492:	4604      	mov	r4, r0
 8005494:	4608      	mov	r0, r1
 8005496:	602b      	str	r3, [r5, #0]
 8005498:	f7fb fdf4 	bl	8001084 <_sbrk>
 800549c:	1c43      	adds	r3, r0, #1
 800549e:	d102      	bne.n	80054a6 <_sbrk_r+0x1a>
 80054a0:	682b      	ldr	r3, [r5, #0]
 80054a2:	b103      	cbz	r3, 80054a6 <_sbrk_r+0x1a>
 80054a4:	6023      	str	r3, [r4, #0]
 80054a6:	bd38      	pop	{r3, r4, r5, pc}
 80054a8:	20000794 	.word	0x20000794

080054ac <memchr>:
 80054ac:	4603      	mov	r3, r0
 80054ae:	b510      	push	{r4, lr}
 80054b0:	b2c9      	uxtb	r1, r1
 80054b2:	4402      	add	r2, r0
 80054b4:	4293      	cmp	r3, r2
 80054b6:	4618      	mov	r0, r3
 80054b8:	d101      	bne.n	80054be <memchr+0x12>
 80054ba:	2000      	movs	r0, #0
 80054bc:	e003      	b.n	80054c6 <memchr+0x1a>
 80054be:	7804      	ldrb	r4, [r0, #0]
 80054c0:	3301      	adds	r3, #1
 80054c2:	428c      	cmp	r4, r1
 80054c4:	d1f6      	bne.n	80054b4 <memchr+0x8>
 80054c6:	bd10      	pop	{r4, pc}

080054c8 <__swhatbuf_r>:
 80054c8:	b570      	push	{r4, r5, r6, lr}
 80054ca:	460c      	mov	r4, r1
 80054cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054d0:	4615      	mov	r5, r2
 80054d2:	2900      	cmp	r1, #0
 80054d4:	461e      	mov	r6, r3
 80054d6:	b096      	sub	sp, #88	@ 0x58
 80054d8:	da0c      	bge.n	80054f4 <__swhatbuf_r+0x2c>
 80054da:	89a3      	ldrh	r3, [r4, #12]
 80054dc:	2100      	movs	r1, #0
 80054de:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80054e2:	bf14      	ite	ne
 80054e4:	2340      	movne	r3, #64	@ 0x40
 80054e6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80054ea:	2000      	movs	r0, #0
 80054ec:	6031      	str	r1, [r6, #0]
 80054ee:	602b      	str	r3, [r5, #0]
 80054f0:	b016      	add	sp, #88	@ 0x58
 80054f2:	bd70      	pop	{r4, r5, r6, pc}
 80054f4:	466a      	mov	r2, sp
 80054f6:	f000 f849 	bl	800558c <_fstat_r>
 80054fa:	2800      	cmp	r0, #0
 80054fc:	dbed      	blt.n	80054da <__swhatbuf_r+0x12>
 80054fe:	9901      	ldr	r1, [sp, #4]
 8005500:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005504:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005508:	4259      	negs	r1, r3
 800550a:	4159      	adcs	r1, r3
 800550c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005510:	e7eb      	b.n	80054ea <__swhatbuf_r+0x22>

08005512 <__smakebuf_r>:
 8005512:	898b      	ldrh	r3, [r1, #12]
 8005514:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005516:	079d      	lsls	r5, r3, #30
 8005518:	4606      	mov	r6, r0
 800551a:	460c      	mov	r4, r1
 800551c:	d507      	bpl.n	800552e <__smakebuf_r+0x1c>
 800551e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005522:	6023      	str	r3, [r4, #0]
 8005524:	6123      	str	r3, [r4, #16]
 8005526:	2301      	movs	r3, #1
 8005528:	6163      	str	r3, [r4, #20]
 800552a:	b003      	add	sp, #12
 800552c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800552e:	466a      	mov	r2, sp
 8005530:	ab01      	add	r3, sp, #4
 8005532:	f7ff ffc9 	bl	80054c8 <__swhatbuf_r>
 8005536:	9f00      	ldr	r7, [sp, #0]
 8005538:	4605      	mov	r5, r0
 800553a:	4639      	mov	r1, r7
 800553c:	4630      	mov	r0, r6
 800553e:	f7ff fb0d 	bl	8004b5c <_malloc_r>
 8005542:	b948      	cbnz	r0, 8005558 <__smakebuf_r+0x46>
 8005544:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005548:	059a      	lsls	r2, r3, #22
 800554a:	d4ee      	bmi.n	800552a <__smakebuf_r+0x18>
 800554c:	f023 0303 	bic.w	r3, r3, #3
 8005550:	f043 0302 	orr.w	r3, r3, #2
 8005554:	81a3      	strh	r3, [r4, #12]
 8005556:	e7e2      	b.n	800551e <__smakebuf_r+0xc>
 8005558:	89a3      	ldrh	r3, [r4, #12]
 800555a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800555e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005562:	81a3      	strh	r3, [r4, #12]
 8005564:	9b01      	ldr	r3, [sp, #4]
 8005566:	6020      	str	r0, [r4, #0]
 8005568:	b15b      	cbz	r3, 8005582 <__smakebuf_r+0x70>
 800556a:	4630      	mov	r0, r6
 800556c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005570:	f000 f81e 	bl	80055b0 <_isatty_r>
 8005574:	b128      	cbz	r0, 8005582 <__smakebuf_r+0x70>
 8005576:	89a3      	ldrh	r3, [r4, #12]
 8005578:	f023 0303 	bic.w	r3, r3, #3
 800557c:	f043 0301 	orr.w	r3, r3, #1
 8005580:	81a3      	strh	r3, [r4, #12]
 8005582:	89a3      	ldrh	r3, [r4, #12]
 8005584:	431d      	orrs	r5, r3
 8005586:	81a5      	strh	r5, [r4, #12]
 8005588:	e7cf      	b.n	800552a <__smakebuf_r+0x18>
	...

0800558c <_fstat_r>:
 800558c:	b538      	push	{r3, r4, r5, lr}
 800558e:	2300      	movs	r3, #0
 8005590:	4d06      	ldr	r5, [pc, #24]	@ (80055ac <_fstat_r+0x20>)
 8005592:	4604      	mov	r4, r0
 8005594:	4608      	mov	r0, r1
 8005596:	4611      	mov	r1, r2
 8005598:	602b      	str	r3, [r5, #0]
 800559a:	f7fb fd4d 	bl	8001038 <_fstat>
 800559e:	1c43      	adds	r3, r0, #1
 80055a0:	d102      	bne.n	80055a8 <_fstat_r+0x1c>
 80055a2:	682b      	ldr	r3, [r5, #0]
 80055a4:	b103      	cbz	r3, 80055a8 <_fstat_r+0x1c>
 80055a6:	6023      	str	r3, [r4, #0]
 80055a8:	bd38      	pop	{r3, r4, r5, pc}
 80055aa:	bf00      	nop
 80055ac:	20000794 	.word	0x20000794

080055b0 <_isatty_r>:
 80055b0:	b538      	push	{r3, r4, r5, lr}
 80055b2:	2300      	movs	r3, #0
 80055b4:	4d05      	ldr	r5, [pc, #20]	@ (80055cc <_isatty_r+0x1c>)
 80055b6:	4604      	mov	r4, r0
 80055b8:	4608      	mov	r0, r1
 80055ba:	602b      	str	r3, [r5, #0]
 80055bc:	f7fb fd4b 	bl	8001056 <_isatty>
 80055c0:	1c43      	adds	r3, r0, #1
 80055c2:	d102      	bne.n	80055ca <_isatty_r+0x1a>
 80055c4:	682b      	ldr	r3, [r5, #0]
 80055c6:	b103      	cbz	r3, 80055ca <_isatty_r+0x1a>
 80055c8:	6023      	str	r3, [r4, #0]
 80055ca:	bd38      	pop	{r3, r4, r5, pc}
 80055cc:	20000794 	.word	0x20000794

080055d0 <_init>:
 80055d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055d2:	bf00      	nop
 80055d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055d6:	bc08      	pop	{r3}
 80055d8:	469e      	mov	lr, r3
 80055da:	4770      	bx	lr

080055dc <_fini>:
 80055dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055de:	bf00      	nop
 80055e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055e2:	bc08      	pop	{r3}
 80055e4:	469e      	mov	lr, r3
 80055e6:	4770      	bx	lr
