#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5a3f73d10c50 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -12;
v0x5a3f73d55080_0 .var "a", 7 0;
v0x5a3f73d55160_0 .var "b", 7 0;
v0x5a3f73d55230_0 .var "cin", 0 0;
v0x5a3f73d55350_0 .net "cout", 0 0, L_0x5a3f73d59d80;  1 drivers
v0x5a3f73d55440_0 .var/i "error", 31 0;
v0x5a3f73d55530_0 .var/i "i", 31 0;
v0x5a3f73d55610_0 .net "sum", 7 0, L_0x5a3f73d5a430;  1 drivers
S_0x5a3f73d31450 .scope module, "uut" "adder_8bit" 2 16, 3 1 0, S_0x5a3f73d10c50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x5a3f73d54b00_0 .net "a", 7 0, v0x5a3f73d55080_0;  1 drivers
v0x5a3f73d54c00_0 .net "b", 7 0, v0x5a3f73d55160_0;  1 drivers
v0x5a3f73d54ce0_0 .net "carry", 6 0, L_0x5a3f73d594a0;  1 drivers
v0x5a3f73d54da0_0 .net "cin", 0 0, v0x5a3f73d55230_0;  1 drivers
v0x5a3f73d54e70_0 .net "cout", 0 0, L_0x5a3f73d59d80;  alias, 1 drivers
v0x5a3f73d54f10_0 .net "sum", 7 0, L_0x5a3f73d5a430;  alias, 1 drivers
L_0x5a3f73d55c40 .part v0x5a3f73d55080_0, 0, 1;
L_0x5a3f73d55d70 .part v0x5a3f73d55160_0, 0, 1;
L_0x5a3f73d564a0 .part v0x5a3f73d55080_0, 1, 1;
L_0x5a3f73d565d0 .part v0x5a3f73d55160_0, 1, 1;
L_0x5a3f73d56730 .part L_0x5a3f73d594a0, 0, 1;
L_0x5a3f73d56dd0 .part v0x5a3f73d55080_0, 2, 1;
L_0x5a3f73d56fd0 .part v0x5a3f73d55160_0, 2, 1;
L_0x5a3f73d57190 .part L_0x5a3f73d594a0, 1, 1;
L_0x5a3f73d577d0 .part v0x5a3f73d55080_0, 3, 1;
L_0x5a3f73d57900 .part v0x5a3f73d55160_0, 3, 1;
L_0x5a3f73d57a90 .part L_0x5a3f73d594a0, 2, 1;
L_0x5a3f73d58080 .part v0x5a3f73d55080_0, 4, 1;
L_0x5a3f73d58220 .part v0x5a3f73d55160_0, 4, 1;
L_0x5a3f73d58350 .part L_0x5a3f73d594a0, 3, 1;
L_0x5a3f73d58a10 .part v0x5a3f73d55080_0, 5, 1;
L_0x5a3f73d58b40 .part v0x5a3f73d55160_0, 5, 1;
L_0x5a3f73d58d00 .part L_0x5a3f73d594a0, 4, 1;
L_0x5a3f73d59370 .part v0x5a3f73d55080_0, 6, 1;
L_0x5a3f73d59540 .part v0x5a3f73d55160_0, 6, 1;
L_0x5a3f73d595e0 .part L_0x5a3f73d594a0, 5, 1;
LS_0x5a3f73d594a0_0_0 .concat8 [ 1 1 1 1], L_0x5a3f73d55b30, L_0x5a3f73d56390, L_0x5a3f73d56cc0, L_0x5a3f73d576c0;
LS_0x5a3f73d594a0_0_4 .concat8 [ 1 1 1 0], L_0x5a3f73d57f70, L_0x5a3f73d58900, L_0x5a3f73d59260;
L_0x5a3f73d594a0 .concat8 [ 4 3 0 0], LS_0x5a3f73d594a0_0_0, LS_0x5a3f73d594a0_0_4;
L_0x5a3f73d59e90 .part v0x5a3f73d55080_0, 7, 1;
L_0x5a3f73d59ff0 .part v0x5a3f73d55160_0, 7, 1;
L_0x5a3f73d5a120 .part L_0x5a3f73d594a0, 6, 1;
LS_0x5a3f73d5a430_0_0 .concat8 [ 1 1 1 1], L_0x5a3f73d34a90, L_0x5a3f73d55f10, L_0x5a3f73d568d0, L_0x5a3f73d57380;
LS_0x5a3f73d5a430_0_4 .concat8 [ 1 1 1 1], L_0x5a3f73d57c30, L_0x5a3f73d58590, L_0x5a3f73d58ea0, L_0x5a3f73d59930;
L_0x5a3f73d5a430 .concat8 [ 4 4 0 0], LS_0x5a3f73d5a430_0_0, LS_0x5a3f73d5a430_0_4;
S_0x5a3f73d2e9e0 .scope module, "fa0" "full_adder" 3 12, 3 85 0, S_0x5a3f73d31450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5a3f73d34a20 .functor XOR 1, L_0x5a3f73d55c40, L_0x5a3f73d55d70, C4<0>, C4<0>;
L_0x5a3f73d34a90 .functor XOR 1, L_0x5a3f73d34a20, v0x5a3f73d55230_0, C4<0>, C4<0>;
L_0x5a3f73d55780 .functor AND 1, L_0x5a3f73d55c40, L_0x5a3f73d55d70, C4<1>, C4<1>;
L_0x5a3f73d55890 .functor AND 1, L_0x5a3f73d55d70, v0x5a3f73d55230_0, C4<1>, C4<1>;
L_0x5a3f73d559c0 .functor OR 1, L_0x5a3f73d55780, L_0x5a3f73d55890, C4<0>, C4<0>;
L_0x5a3f73d55a80 .functor AND 1, L_0x5a3f73d55c40, v0x5a3f73d55230_0, C4<1>, C4<1>;
L_0x5a3f73d55b30 .functor OR 1, L_0x5a3f73d559c0, L_0x5a3f73d55a80, C4<0>, C4<0>;
v0x5a3f73d2fcb0_0 .net *"_ivl_0", 0 0, L_0x5a3f73d34a20;  1 drivers
v0x5a3f73d2cd60_0 .net *"_ivl_10", 0 0, L_0x5a3f73d55a80;  1 drivers
v0x5a3f73d29e10_0 .net *"_ivl_4", 0 0, L_0x5a3f73d55780;  1 drivers
v0x5a3f73d26ec0_0 .net *"_ivl_6", 0 0, L_0x5a3f73d55890;  1 drivers
v0x5a3f73d16f30_0 .net *"_ivl_8", 0 0, L_0x5a3f73d559c0;  1 drivers
v0x5a3f73d13fe0_0 .net "a", 0 0, L_0x5a3f73d55c40;  1 drivers
v0x5a3f73d11070_0 .net "b", 0 0, L_0x5a3f73d55d70;  1 drivers
v0x5a3f73d4f530_0 .net "cin", 0 0, v0x5a3f73d55230_0;  alias, 1 drivers
v0x5a3f73d4f5f0_0 .net "cout", 0 0, L_0x5a3f73d55b30;  1 drivers
v0x5a3f73d4f6b0_0 .net "sum", 0 0, L_0x5a3f73d34a90;  1 drivers
S_0x5a3f73d4f810 .scope module, "fa1" "full_adder" 3 21, 3 85 0, S_0x5a3f73d31450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5a3f73d55ea0 .functor XOR 1, L_0x5a3f73d564a0, L_0x5a3f73d565d0, C4<0>, C4<0>;
L_0x5a3f73d55f10 .functor XOR 1, L_0x5a3f73d55ea0, L_0x5a3f73d56730, C4<0>, C4<0>;
L_0x5a3f73d55fd0 .functor AND 1, L_0x5a3f73d564a0, L_0x5a3f73d565d0, C4<1>, C4<1>;
L_0x5a3f73d560e0 .functor AND 1, L_0x5a3f73d565d0, L_0x5a3f73d56730, C4<1>, C4<1>;
L_0x5a3f73d561d0 .functor OR 1, L_0x5a3f73d55fd0, L_0x5a3f73d560e0, C4<0>, C4<0>;
L_0x5a3f73d562e0 .functor AND 1, L_0x5a3f73d564a0, L_0x5a3f73d56730, C4<1>, C4<1>;
L_0x5a3f73d56390 .functor OR 1, L_0x5a3f73d561d0, L_0x5a3f73d562e0, C4<0>, C4<0>;
v0x5a3f73d4fa40_0 .net *"_ivl_0", 0 0, L_0x5a3f73d55ea0;  1 drivers
v0x5a3f73d4fb20_0 .net *"_ivl_10", 0 0, L_0x5a3f73d562e0;  1 drivers
v0x5a3f73d4fc00_0 .net *"_ivl_4", 0 0, L_0x5a3f73d55fd0;  1 drivers
v0x5a3f73d4fcc0_0 .net *"_ivl_6", 0 0, L_0x5a3f73d560e0;  1 drivers
v0x5a3f73d4fda0_0 .net *"_ivl_8", 0 0, L_0x5a3f73d561d0;  1 drivers
v0x5a3f73d4fed0_0 .net "a", 0 0, L_0x5a3f73d564a0;  1 drivers
v0x5a3f73d4ff90_0 .net "b", 0 0, L_0x5a3f73d565d0;  1 drivers
v0x5a3f73d50050_0 .net "cin", 0 0, L_0x5a3f73d56730;  1 drivers
v0x5a3f73d50110_0 .net "cout", 0 0, L_0x5a3f73d56390;  1 drivers
v0x5a3f73d50260_0 .net "sum", 0 0, L_0x5a3f73d55f10;  1 drivers
S_0x5a3f73d503c0 .scope module, "fa2" "full_adder" 3 30, 3 85 0, S_0x5a3f73d31450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5a3f73d56860 .functor XOR 1, L_0x5a3f73d56dd0, L_0x5a3f73d56fd0, C4<0>, C4<0>;
L_0x5a3f73d568d0 .functor XOR 1, L_0x5a3f73d56860, L_0x5a3f73d57190, C4<0>, C4<0>;
L_0x5a3f73d56970 .functor AND 1, L_0x5a3f73d56dd0, L_0x5a3f73d56fd0, C4<1>, C4<1>;
L_0x5a3f73d56a10 .functor AND 1, L_0x5a3f73d56fd0, L_0x5a3f73d57190, C4<1>, C4<1>;
L_0x5a3f73d56b00 .functor OR 1, L_0x5a3f73d56970, L_0x5a3f73d56a10, C4<0>, C4<0>;
L_0x5a3f73d56c10 .functor AND 1, L_0x5a3f73d56dd0, L_0x5a3f73d57190, C4<1>, C4<1>;
L_0x5a3f73d56cc0 .functor OR 1, L_0x5a3f73d56b00, L_0x5a3f73d56c10, C4<0>, C4<0>;
v0x5a3f73d505d0_0 .net *"_ivl_0", 0 0, L_0x5a3f73d56860;  1 drivers
v0x5a3f73d506b0_0 .net *"_ivl_10", 0 0, L_0x5a3f73d56c10;  1 drivers
v0x5a3f73d50790_0 .net *"_ivl_4", 0 0, L_0x5a3f73d56970;  1 drivers
v0x5a3f73d50880_0 .net *"_ivl_6", 0 0, L_0x5a3f73d56a10;  1 drivers
v0x5a3f73d50960_0 .net *"_ivl_8", 0 0, L_0x5a3f73d56b00;  1 drivers
v0x5a3f73d50a90_0 .net "a", 0 0, L_0x5a3f73d56dd0;  1 drivers
v0x5a3f73d50b50_0 .net "b", 0 0, L_0x5a3f73d56fd0;  1 drivers
v0x5a3f73d50c10_0 .net "cin", 0 0, L_0x5a3f73d57190;  1 drivers
v0x5a3f73d50cd0_0 .net "cout", 0 0, L_0x5a3f73d56cc0;  1 drivers
v0x5a3f73d50e20_0 .net "sum", 0 0, L_0x5a3f73d568d0;  1 drivers
S_0x5a3f73d50f80 .scope module, "fa3" "full_adder" 3 39, 3 85 0, S_0x5a3f73d31450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5a3f73d57310 .functor XOR 1, L_0x5a3f73d577d0, L_0x5a3f73d57900, C4<0>, C4<0>;
L_0x5a3f73d57380 .functor XOR 1, L_0x5a3f73d57310, L_0x5a3f73d57a90, C4<0>, C4<0>;
L_0x5a3f73d573f0 .functor AND 1, L_0x5a3f73d577d0, L_0x5a3f73d57900, C4<1>, C4<1>;
L_0x5a3f73d57460 .functor AND 1, L_0x5a3f73d57900, L_0x5a3f73d57a90, C4<1>, C4<1>;
L_0x5a3f73d57500 .functor OR 1, L_0x5a3f73d573f0, L_0x5a3f73d57460, C4<0>, C4<0>;
L_0x5a3f73d57610 .functor AND 1, L_0x5a3f73d577d0, L_0x5a3f73d57a90, C4<1>, C4<1>;
L_0x5a3f73d576c0 .functor OR 1, L_0x5a3f73d57500, L_0x5a3f73d57610, C4<0>, C4<0>;
v0x5a3f73d51190_0 .net *"_ivl_0", 0 0, L_0x5a3f73d57310;  1 drivers
v0x5a3f73d51290_0 .net *"_ivl_10", 0 0, L_0x5a3f73d57610;  1 drivers
v0x5a3f73d51370_0 .net *"_ivl_4", 0 0, L_0x5a3f73d573f0;  1 drivers
v0x5a3f73d51460_0 .net *"_ivl_6", 0 0, L_0x5a3f73d57460;  1 drivers
v0x5a3f73d51540_0 .net *"_ivl_8", 0 0, L_0x5a3f73d57500;  1 drivers
v0x5a3f73d51670_0 .net "a", 0 0, L_0x5a3f73d577d0;  1 drivers
v0x5a3f73d51730_0 .net "b", 0 0, L_0x5a3f73d57900;  1 drivers
v0x5a3f73d517f0_0 .net "cin", 0 0, L_0x5a3f73d57a90;  1 drivers
v0x5a3f73d518b0_0 .net "cout", 0 0, L_0x5a3f73d576c0;  1 drivers
v0x5a3f73d51a00_0 .net "sum", 0 0, L_0x5a3f73d57380;  1 drivers
S_0x5a3f73d51b60 .scope module, "fa4" "full_adder" 3 48, 3 85 0, S_0x5a3f73d31450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5a3f73d57bc0 .functor XOR 1, L_0x5a3f73d58080, L_0x5a3f73d58220, C4<0>, C4<0>;
L_0x5a3f73d57c30 .functor XOR 1, L_0x5a3f73d57bc0, L_0x5a3f73d58350, C4<0>, C4<0>;
L_0x5a3f73d57ca0 .functor AND 1, L_0x5a3f73d58080, L_0x5a3f73d58220, C4<1>, C4<1>;
L_0x5a3f73d57d10 .functor AND 1, L_0x5a3f73d58220, L_0x5a3f73d58350, C4<1>, C4<1>;
L_0x5a3f73d57db0 .functor OR 1, L_0x5a3f73d57ca0, L_0x5a3f73d57d10, C4<0>, C4<0>;
L_0x5a3f73d57ec0 .functor AND 1, L_0x5a3f73d58080, L_0x5a3f73d58350, C4<1>, C4<1>;
L_0x5a3f73d57f70 .functor OR 1, L_0x5a3f73d57db0, L_0x5a3f73d57ec0, C4<0>, C4<0>;
v0x5a3f73d51dc0_0 .net *"_ivl_0", 0 0, L_0x5a3f73d57bc0;  1 drivers
v0x5a3f73d51ec0_0 .net *"_ivl_10", 0 0, L_0x5a3f73d57ec0;  1 drivers
v0x5a3f73d51fa0_0 .net *"_ivl_4", 0 0, L_0x5a3f73d57ca0;  1 drivers
v0x5a3f73d52060_0 .net *"_ivl_6", 0 0, L_0x5a3f73d57d10;  1 drivers
v0x5a3f73d52140_0 .net *"_ivl_8", 0 0, L_0x5a3f73d57db0;  1 drivers
v0x5a3f73d52270_0 .net "a", 0 0, L_0x5a3f73d58080;  1 drivers
v0x5a3f73d52330_0 .net "b", 0 0, L_0x5a3f73d58220;  1 drivers
v0x5a3f73d523f0_0 .net "cin", 0 0, L_0x5a3f73d58350;  1 drivers
v0x5a3f73d524b0_0 .net "cout", 0 0, L_0x5a3f73d57f70;  1 drivers
v0x5a3f73d52600_0 .net "sum", 0 0, L_0x5a3f73d57c30;  1 drivers
S_0x5a3f73d52760 .scope module, "fa5" "full_adder" 3 57, 3 85 0, S_0x5a3f73d31450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5a3f73d581b0 .functor XOR 1, L_0x5a3f73d58a10, L_0x5a3f73d58b40, C4<0>, C4<0>;
L_0x5a3f73d58590 .functor XOR 1, L_0x5a3f73d581b0, L_0x5a3f73d58d00, C4<0>, C4<0>;
L_0x5a3f73d58600 .functor AND 1, L_0x5a3f73d58a10, L_0x5a3f73d58b40, C4<1>, C4<1>;
L_0x5a3f73d586a0 .functor AND 1, L_0x5a3f73d58b40, L_0x5a3f73d58d00, C4<1>, C4<1>;
L_0x5a3f73d58740 .functor OR 1, L_0x5a3f73d58600, L_0x5a3f73d586a0, C4<0>, C4<0>;
L_0x5a3f73d58850 .functor AND 1, L_0x5a3f73d58a10, L_0x5a3f73d58d00, C4<1>, C4<1>;
L_0x5a3f73d58900 .functor OR 1, L_0x5a3f73d58740, L_0x5a3f73d58850, C4<0>, C4<0>;
v0x5a3f73d52970_0 .net *"_ivl_0", 0 0, L_0x5a3f73d581b0;  1 drivers
v0x5a3f73d52a70_0 .net *"_ivl_10", 0 0, L_0x5a3f73d58850;  1 drivers
v0x5a3f73d52b50_0 .net *"_ivl_4", 0 0, L_0x5a3f73d58600;  1 drivers
v0x5a3f73d52c40_0 .net *"_ivl_6", 0 0, L_0x5a3f73d586a0;  1 drivers
v0x5a3f73d52d20_0 .net *"_ivl_8", 0 0, L_0x5a3f73d58740;  1 drivers
v0x5a3f73d52e50_0 .net "a", 0 0, L_0x5a3f73d58a10;  1 drivers
v0x5a3f73d52f10_0 .net "b", 0 0, L_0x5a3f73d58b40;  1 drivers
v0x5a3f73d52fd0_0 .net "cin", 0 0, L_0x5a3f73d58d00;  1 drivers
v0x5a3f73d53090_0 .net "cout", 0 0, L_0x5a3f73d58900;  1 drivers
v0x5a3f73d531e0_0 .net "sum", 0 0, L_0x5a3f73d58590;  1 drivers
S_0x5a3f73d53340 .scope module, "fa6" "full_adder" 3 66, 3 85 0, S_0x5a3f73d31450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5a3f73d58e30 .functor XOR 1, L_0x5a3f73d59370, L_0x5a3f73d59540, C4<0>, C4<0>;
L_0x5a3f73d58ea0 .functor XOR 1, L_0x5a3f73d58e30, L_0x5a3f73d595e0, C4<0>, C4<0>;
L_0x5a3f73d58f10 .functor AND 1, L_0x5a3f73d59370, L_0x5a3f73d59540, C4<1>, C4<1>;
L_0x5a3f73d58fb0 .functor AND 1, L_0x5a3f73d59540, L_0x5a3f73d595e0, C4<1>, C4<1>;
L_0x5a3f73d590a0 .functor OR 1, L_0x5a3f73d58f10, L_0x5a3f73d58fb0, C4<0>, C4<0>;
L_0x5a3f73d591b0 .functor AND 1, L_0x5a3f73d59370, L_0x5a3f73d595e0, C4<1>, C4<1>;
L_0x5a3f73d59260 .functor OR 1, L_0x5a3f73d590a0, L_0x5a3f73d591b0, C4<0>, C4<0>;
v0x5a3f73d53550_0 .net *"_ivl_0", 0 0, L_0x5a3f73d58e30;  1 drivers
v0x5a3f73d53650_0 .net *"_ivl_10", 0 0, L_0x5a3f73d591b0;  1 drivers
v0x5a3f73d53730_0 .net *"_ivl_4", 0 0, L_0x5a3f73d58f10;  1 drivers
v0x5a3f73d53820_0 .net *"_ivl_6", 0 0, L_0x5a3f73d58fb0;  1 drivers
v0x5a3f73d53900_0 .net *"_ivl_8", 0 0, L_0x5a3f73d590a0;  1 drivers
v0x5a3f73d53a30_0 .net "a", 0 0, L_0x5a3f73d59370;  1 drivers
v0x5a3f73d53af0_0 .net "b", 0 0, L_0x5a3f73d59540;  1 drivers
v0x5a3f73d53bb0_0 .net "cin", 0 0, L_0x5a3f73d595e0;  1 drivers
v0x5a3f73d53c70_0 .net "cout", 0 0, L_0x5a3f73d59260;  1 drivers
v0x5a3f73d53dc0_0 .net "sum", 0 0, L_0x5a3f73d58ea0;  1 drivers
S_0x5a3f73d53f20 .scope module, "fa7" "full_adder" 3 75, 3 85 0, S_0x5a3f73d31450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5a3f73d598c0 .functor XOR 1, L_0x5a3f73d59e90, L_0x5a3f73d59ff0, C4<0>, C4<0>;
L_0x5a3f73d59930 .functor XOR 1, L_0x5a3f73d598c0, L_0x5a3f73d5a120, C4<0>, C4<0>;
L_0x5a3f73d599f0 .functor AND 1, L_0x5a3f73d59e90, L_0x5a3f73d59ff0, C4<1>, C4<1>;
L_0x5a3f73d59b00 .functor AND 1, L_0x5a3f73d59ff0, L_0x5a3f73d5a120, C4<1>, C4<1>;
L_0x5a3f73d59bc0 .functor OR 1, L_0x5a3f73d599f0, L_0x5a3f73d59b00, C4<0>, C4<0>;
L_0x5a3f73d59cd0 .functor AND 1, L_0x5a3f73d59e90, L_0x5a3f73d5a120, C4<1>, C4<1>;
L_0x5a3f73d59d80 .functor OR 1, L_0x5a3f73d59bc0, L_0x5a3f73d59cd0, C4<0>, C4<0>;
v0x5a3f73d54130_0 .net *"_ivl_0", 0 0, L_0x5a3f73d598c0;  1 drivers
v0x5a3f73d54230_0 .net *"_ivl_10", 0 0, L_0x5a3f73d59cd0;  1 drivers
v0x5a3f73d54310_0 .net *"_ivl_4", 0 0, L_0x5a3f73d599f0;  1 drivers
v0x5a3f73d54400_0 .net *"_ivl_6", 0 0, L_0x5a3f73d59b00;  1 drivers
v0x5a3f73d544e0_0 .net *"_ivl_8", 0 0, L_0x5a3f73d59bc0;  1 drivers
v0x5a3f73d54610_0 .net "a", 0 0, L_0x5a3f73d59e90;  1 drivers
v0x5a3f73d546d0_0 .net "b", 0 0, L_0x5a3f73d59ff0;  1 drivers
v0x5a3f73d54790_0 .net "cin", 0 0, L_0x5a3f73d5a120;  1 drivers
v0x5a3f73d54850_0 .net "cout", 0 0, L_0x5a3f73d59d80;  alias, 1 drivers
v0x5a3f73d549a0_0 .net "sum", 0 0, L_0x5a3f73d59930;  1 drivers
    .scope S_0x5a3f73d10c50;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a3f73d55440_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x5a3f73d10c50;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a3f73d55530_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x5a3f73d55530_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_1.1, 5;
    %vpi_func 2 27 "$random" 32 {0 0 0};
    %pushi/vec4 255, 0, 32;
    %and;
    %pad/u 8;
    %store/vec4 v0x5a3f73d55080_0, 0, 8;
    %vpi_func 2 28 "$random" 32 {0 0 0};
    %pushi/vec4 255, 0, 32;
    %and;
    %pad/u 8;
    %store/vec4 v0x5a3f73d55160_0, 0, 8;
    %vpi_func 2 29 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pad/u 1;
    %store/vec4 v0x5a3f73d55230_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x5a3f73d55610_0;
    %load/vec4 v0x5a3f73d55080_0;
    %load/vec4 v0x5a3f73d55160_0;
    %add;
    %load/vec4 v0x5a3f73d55230_0;
    %pad/u 8;
    %add;
    %cmp/ne;
    %flag_mov 8, 6;
    %jmp/0 T_1.2, 8;
    %load/vec4 v0x5a3f73d55440_0;
    %addi 1, 0, 32;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x5a3f73d55440_0;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %store/vec4 v0x5a3f73d55440_0, 0, 32;
    %load/vec4 v0x5a3f73d55530_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a3f73d55530_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %load/vec4 v0x5a3f73d55440_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %vpi_call 2 34 "$display", "===========Your Design Passed===========" {0 0 0};
    %jmp T_1.5;
T_1.4 ;
    %vpi_call 2 37 "$display", "===========Test completed with %d /100 failures===========", v0x5a3f73d55440_0 {0 0 0};
T_1.5 ;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "design.v";
