Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun May 23 01:48:46 2021
| Host         : LAPTOP-KI3QR63J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart/inst/upg_inst/rdStat_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 652 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.015     -104.427                    378                 4301        0.026        0.000                      0                 4301        2.633        0.000                       0                  1338  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
clock              {0.000 5.000}        10.000          100.000         
  clk_out1_cpuclk  {0.000 21.739}       43.478          23.000          
  clk_out2_cpuclk  {0.000 50.000}       100.000         10.000          
  clkfbout_cpuclk  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_cpuclk       -0.798      -17.074                     57                 3844        0.278        0.000                      0                 3844       21.239        0.000                       0                  1162  
  clk_out2_cpuclk       94.346        0.000                      0                  301        0.068        0.000                      0                  301       49.020        0.000                       0                   172  
  clkfbout_cpuclk                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_cpuclk  clk_out1_cpuclk       -1.015      -94.557                    357                  656        0.026        0.000                      0                  656  
clk_out1_cpuclk  clk_out2_cpuclk        0.590        0.000                      0                   83        0.251        0.000                      0                   83  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_cpuclk    clk_out1_cpuclk         16.586        0.000                      0                   71        2.465        0.000                      0                   71  
**async_default**  clk_out1_cpuclk    clk_out2_cpuclk          0.425        0.000                      0                   52        0.216        0.000                      0                   52  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :           57  Failing Endpoints,  Worst Slack       -0.798ns,  Total Violation      -17.074ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.798ns  (required time - arrival time)
  Source:                 programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.556ns  (logic 5.092ns (24.771%)  route 15.464ns (75.229%))
  Logic Levels:           15  (LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 21.768 - 21.739 ) 
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.318    -1.673    programRom_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.150    -1.523 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          2.113     0.590    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.658     3.248 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.552     4.800    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[4]
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     4.924 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0/O
                         net (fo=130, routed)         0.941     5.865    Idecode32_0/douta[11]
    SLICE_X33Y55         MUXF7 (Prop_muxf7_S_O)       0.296     6.161 f  Idecode32_0/ledout_reg[22]_i_4/O
                         net (fo=1, routed)           0.945     7.106    Idecode32_0/ledout_reg[22]_i_4_n_0
    SLICE_X35Y57         LUT6 (Prop_lut6_I3_O)        0.298     7.404 f  Idecode32_0/ledout[22]_i_1/O
                         net (fo=6, routed)           0.981     8.385    programRom_0/Idecode32_0_read_data_2[6]
    SLICE_X47Y57         LUT3 (Prop_lut3_I2_O)        0.150     8.535 f  programRom_0/register[0][22]_i_5/O
                         net (fo=24, routed)          1.566    10.101    programRom_0/Executs32_0/Binput[6]
    SLICE_X45Y72         LUT5 (Prop_lut5_I4_O)        0.326    10.427 f  programRom_0/register[0][27]_i_20/O
                         net (fo=3, routed)           0.566    10.993    programRom_0/register[0][27]_i_20_n_0
    SLICE_X45Y73         LUT3 (Prop_lut3_I2_O)        0.124    11.117 f  programRom_0/register[0][25]_i_16/O
                         net (fo=4, routed)           0.598    11.715    programRom_0/register[0][25]_i_16_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I4_O)        0.124    11.839 r  programRom_0/switchrdata[15]_i_14/O
                         net (fo=1, routed)           0.801    12.640    programRom_0/switchrdata[15]_i_14_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I3_O)        0.124    12.764 f  programRom_0/switchrdata[15]_i_12/O
                         net (fo=1, routed)           0.433    13.197    programRom_0/switchrdata[15]_i_12_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I3_O)        0.124    13.321 f  programRom_0/switchrdata[15]_i_9/O
                         net (fo=1, routed)           0.546    13.867    programRom_0/switchrdata[15]_i_9_n_0
    SLICE_X51Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.991 r  programRom_0/switchrdata[15]_i_7/O
                         net (fo=1, routed)           1.010    15.001    programRom_0/switchrdata[15]_i_7_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.125 f  programRom_0/switchrdata[15]_i_5/O
                         net (fo=21, routed)          0.774    15.899    programRom_0/switchrdata[15]_i_5_n_0
    SLICE_X59Y72         LUT3 (Prop_lut3_I2_O)        0.124    16.023 r  programRom_0/ram_i_50/O
                         net (fo=17, routed)          0.637    16.660    programRom_0/control32_0/MemWrite0__2
    SLICE_X58Y74         LUT3 (Prop_lut3_I0_O)        0.124    16.784 r  programRom_0/ram_i_91/O
                         net (fo=1, routed)           0.822    17.606    programRom_0/ram_i_91_n_0
    SLICE_X60Y75         LUT2 (Prop_lut2_I0_O)        0.124    17.730 r  programRom_0/ram_i_59/O
                         net (fo=1, routed)           0.622    18.353    programRom_0/MemOrIO_0_write_data[23]
    SLICE_X61Y75         LUT4 (Prop_lut4_I3_O)        0.124    18.477 r  programRom_0/ram_i_25/O
                         net (fo=4, routed)           2.670    21.146    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[0]
    RAMB36_X2Y16         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.931    20.186    dmemory32_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.100    20.286 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.482    21.768    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    21.261    
                         clock uncertainty           -0.175    21.086    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    20.349    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.349    
                         arrival time                         -21.146    
  -------------------------------------------------------------------
                         slack                                 -0.798    

Slack (VIOLATED) :        -0.689ns  (required time - arrival time)
  Source:                 programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.916ns  (logic 5.092ns (24.345%)  route 15.824ns (75.655%))
  Logic Levels:           15  (LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.497ns = ( 22.236 - 21.739 ) 
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.318    -1.673    programRom_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.150    -1.523 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          2.113     0.590    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.658     3.248 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.552     4.800    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[4]
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     4.924 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0/O
                         net (fo=130, routed)         0.941     5.865    Idecode32_0/douta[11]
    SLICE_X33Y55         MUXF7 (Prop_muxf7_S_O)       0.296     6.161 f  Idecode32_0/ledout_reg[22]_i_4/O
                         net (fo=1, routed)           0.945     7.106    Idecode32_0/ledout_reg[22]_i_4_n_0
    SLICE_X35Y57         LUT6 (Prop_lut6_I3_O)        0.298     7.404 f  Idecode32_0/ledout[22]_i_1/O
                         net (fo=6, routed)           0.981     8.385    programRom_0/Idecode32_0_read_data_2[6]
    SLICE_X47Y57         LUT3 (Prop_lut3_I2_O)        0.150     8.535 f  programRom_0/register[0][22]_i_5/O
                         net (fo=24, routed)          1.566    10.101    programRom_0/Executs32_0/Binput[6]
    SLICE_X45Y72         LUT5 (Prop_lut5_I4_O)        0.326    10.427 f  programRom_0/register[0][27]_i_20/O
                         net (fo=3, routed)           0.566    10.993    programRom_0/register[0][27]_i_20_n_0
    SLICE_X45Y73         LUT3 (Prop_lut3_I2_O)        0.124    11.117 f  programRom_0/register[0][25]_i_16/O
                         net (fo=4, routed)           0.598    11.715    programRom_0/register[0][25]_i_16_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I4_O)        0.124    11.839 r  programRom_0/switchrdata[15]_i_14/O
                         net (fo=1, routed)           0.801    12.640    programRom_0/switchrdata[15]_i_14_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I3_O)        0.124    12.764 f  programRom_0/switchrdata[15]_i_12/O
                         net (fo=1, routed)           0.433    13.197    programRom_0/switchrdata[15]_i_12_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I3_O)        0.124    13.321 f  programRom_0/switchrdata[15]_i_9/O
                         net (fo=1, routed)           0.546    13.867    programRom_0/switchrdata[15]_i_9_n_0
    SLICE_X51Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.991 r  programRom_0/switchrdata[15]_i_7/O
                         net (fo=1, routed)           1.010    15.001    programRom_0/switchrdata[15]_i_7_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.125 f  programRom_0/switchrdata[15]_i_5/O
                         net (fo=21, routed)          0.774    15.899    programRom_0/switchrdata[15]_i_5_n_0
    SLICE_X59Y72         LUT3 (Prop_lut3_I2_O)        0.124    16.023 r  programRom_0/ram_i_50/O
                         net (fo=17, routed)          0.637    16.660    programRom_0/control32_0/MemWrite0__2
    SLICE_X58Y74         LUT3 (Prop_lut3_I0_O)        0.124    16.784 r  programRom_0/ram_i_91/O
                         net (fo=1, routed)           0.822    17.606    programRom_0/ram_i_91_n_0
    SLICE_X60Y75         LUT2 (Prop_lut2_I0_O)        0.124    17.730 r  programRom_0/ram_i_59/O
                         net (fo=1, routed)           0.622    18.353    programRom_0/MemOrIO_0_write_data[23]
    SLICE_X61Y75         LUT4 (Prop_lut4_I3_O)        0.124    18.477 r  programRom_0/ram_i_25/O
                         net (fo=4, routed)           3.029    21.506    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[0]
    RAMB36_X1Y19         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.931    20.186    dmemory32_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.100    20.286 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.949    22.236    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    21.728    
                         clock uncertainty           -0.175    21.553    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    20.816    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.816    
                         arrival time                         -21.506    
  -------------------------------------------------------------------
                         slack                                 -0.689    

Slack (VIOLATED) :        -0.688ns  (required time - arrival time)
  Source:                 programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.854ns  (logic 5.288ns (25.358%)  route 15.566ns (74.642%))
  Logic Levels:           15  (LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.436ns = ( 22.175 - 21.739 ) 
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.318    -1.673    programRom_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.150    -1.523 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          2.113     0.590    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.658     3.248 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.552     4.800    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[4]
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     4.924 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0/O
                         net (fo=130, routed)         0.941     5.865    Idecode32_0/douta[11]
    SLICE_X33Y55         MUXF7 (Prop_muxf7_S_O)       0.296     6.161 f  Idecode32_0/ledout_reg[22]_i_4/O
                         net (fo=1, routed)           0.945     7.106    Idecode32_0/ledout_reg[22]_i_4_n_0
    SLICE_X35Y57         LUT6 (Prop_lut6_I3_O)        0.298     7.404 f  Idecode32_0/ledout[22]_i_1/O
                         net (fo=6, routed)           0.981     8.385    programRom_0/Idecode32_0_read_data_2[6]
    SLICE_X47Y57         LUT3 (Prop_lut3_I2_O)        0.150     8.535 f  programRom_0/register[0][22]_i_5/O
                         net (fo=24, routed)          1.566    10.101    programRom_0/Executs32_0/Binput[6]
    SLICE_X45Y72         LUT5 (Prop_lut5_I4_O)        0.326    10.427 f  programRom_0/register[0][27]_i_20/O
                         net (fo=3, routed)           0.566    10.993    programRom_0/register[0][27]_i_20_n_0
    SLICE_X45Y73         LUT3 (Prop_lut3_I2_O)        0.124    11.117 f  programRom_0/register[0][25]_i_16/O
                         net (fo=4, routed)           0.598    11.715    programRom_0/register[0][25]_i_16_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I4_O)        0.124    11.839 r  programRom_0/switchrdata[15]_i_14/O
                         net (fo=1, routed)           0.801    12.640    programRom_0/switchrdata[15]_i_14_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I3_O)        0.124    12.764 f  programRom_0/switchrdata[15]_i_12/O
                         net (fo=1, routed)           0.433    13.197    programRom_0/switchrdata[15]_i_12_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I3_O)        0.124    13.321 f  programRom_0/switchrdata[15]_i_9/O
                         net (fo=1, routed)           0.546    13.867    programRom_0/switchrdata[15]_i_9_n_0
    SLICE_X51Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.991 r  programRom_0/switchrdata[15]_i_7/O
                         net (fo=1, routed)           1.010    15.001    programRom_0/switchrdata[15]_i_7_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.125 f  programRom_0/switchrdata[15]_i_5/O
                         net (fo=21, routed)          0.774    15.899    programRom_0/switchrdata[15]_i_5_n_0
    SLICE_X59Y72         LUT3 (Prop_lut3_I2_O)        0.124    16.023 r  programRom_0/ram_i_50/O
                         net (fo=17, routed)          0.710    16.734    programRom_0/control32_0/MemWrite0__2
    SLICE_X58Y75         LUT3 (Prop_lut3_I0_O)        0.116    16.850 r  programRom_0/ram_i_95/O
                         net (fo=1, routed)           0.938    17.788    programRom_0/ram_i_95_n_0
    SLICE_X63Y77         LUT2 (Prop_lut2_I0_O)        0.328    18.116 r  programRom_0/ram_i_63/O
                         net (fo=1, routed)           0.403    18.519    programRom_0/MemOrIO_0_write_data[19]
    SLICE_X63Y77         LUT4 (Prop_lut4_I3_O)        0.124    18.643 r  programRom_0/ram_i_29/O
                         net (fo=4, routed)           2.800    21.444    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[5]
    RAMB36_X2Y17         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.931    20.186    dmemory32_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.100    20.286 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.889    22.175    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    21.668    
                         clock uncertainty           -0.175    21.493    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    20.756    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.756    
                         arrival time                         -21.444    
  -------------------------------------------------------------------
                         slack                                 -0.688    

Slack (VIOLATED) :        -0.680ns  (required time - arrival time)
  Source:                 programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.906ns  (logic 5.295ns (25.328%)  route 15.611ns (74.672%))
  Logic Levels:           15  (LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.497ns = ( 22.236 - 21.739 ) 
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.318    -1.673    programRom_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.150    -1.523 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          2.113     0.590    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.658     3.248 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.552     4.800    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[4]
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     4.924 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0/O
                         net (fo=130, routed)         0.941     5.865    Idecode32_0/douta[11]
    SLICE_X33Y55         MUXF7 (Prop_muxf7_S_O)       0.296     6.161 f  Idecode32_0/ledout_reg[22]_i_4/O
                         net (fo=1, routed)           0.945     7.106    Idecode32_0/ledout_reg[22]_i_4_n_0
    SLICE_X35Y57         LUT6 (Prop_lut6_I3_O)        0.298     7.404 f  Idecode32_0/ledout[22]_i_1/O
                         net (fo=6, routed)           0.981     8.385    programRom_0/Idecode32_0_read_data_2[6]
    SLICE_X47Y57         LUT3 (Prop_lut3_I2_O)        0.150     8.535 f  programRom_0/register[0][22]_i_5/O
                         net (fo=24, routed)          1.566    10.101    programRom_0/Executs32_0/Binput[6]
    SLICE_X45Y72         LUT5 (Prop_lut5_I4_O)        0.326    10.427 f  programRom_0/register[0][27]_i_20/O
                         net (fo=3, routed)           0.566    10.993    programRom_0/register[0][27]_i_20_n_0
    SLICE_X45Y73         LUT3 (Prop_lut3_I2_O)        0.124    11.117 f  programRom_0/register[0][25]_i_16/O
                         net (fo=4, routed)           0.598    11.715    programRom_0/register[0][25]_i_16_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I4_O)        0.124    11.839 r  programRom_0/switchrdata[15]_i_14/O
                         net (fo=1, routed)           0.801    12.640    programRom_0/switchrdata[15]_i_14_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I3_O)        0.124    12.764 f  programRom_0/switchrdata[15]_i_12/O
                         net (fo=1, routed)           0.433    13.197    programRom_0/switchrdata[15]_i_12_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I3_O)        0.124    13.321 f  programRom_0/switchrdata[15]_i_9/O
                         net (fo=1, routed)           0.546    13.867    programRom_0/switchrdata[15]_i_9_n_0
    SLICE_X51Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.991 r  programRom_0/switchrdata[15]_i_7/O
                         net (fo=1, routed)           1.010    15.001    programRom_0/switchrdata[15]_i_7_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.125 f  programRom_0/switchrdata[15]_i_5/O
                         net (fo=21, routed)          0.774    15.899    programRom_0/switchrdata[15]_i_5_n_0
    SLICE_X59Y72         LUT3 (Prop_lut3_I2_O)        0.124    16.023 r  programRom_0/ram_i_50/O
                         net (fo=17, routed)          0.465    16.488    programRom_0/control32_0/MemWrite0__2
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.119    16.607 r  programRom_0/ram_i_90/O
                         net (fo=1, routed)           0.904    17.511    programRom_0/ram_i_90_n_0
    SLICE_X60Y75         LUT2 (Prop_lut2_I0_O)        0.332    17.843 r  programRom_0/ram_i_58/O
                         net (fo=1, routed)           0.339    18.181    programRom_0/MemOrIO_0_write_data[24]
    SLICE_X61Y75         LUT4 (Prop_lut4_I3_O)        0.124    18.305 r  programRom_0/ram_i_24/O
                         net (fo=4, routed)           3.191    21.496    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[1]
    RAMB36_X1Y19         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.931    20.186    dmemory32_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.100    20.286 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.949    22.236    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    21.728    
                         clock uncertainty           -0.175    21.553    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    20.816    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.816    
                         arrival time                         -21.496    
  -------------------------------------------------------------------
                         slack                                 -0.680    

Slack (VIOLATED) :        -0.617ns  (required time - arrival time)
  Source:                 programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.783ns  (logic 5.322ns (25.608%)  route 15.461ns (74.392%))
  Logic Levels:           15  (LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.436ns = ( 22.175 - 21.739 ) 
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.318    -1.673    programRom_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.150    -1.523 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          2.113     0.590    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.658     3.248 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.552     4.800    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[4]
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     4.924 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0/O
                         net (fo=130, routed)         0.941     5.865    Idecode32_0/douta[11]
    SLICE_X33Y55         MUXF7 (Prop_muxf7_S_O)       0.296     6.161 f  Idecode32_0/ledout_reg[22]_i_4/O
                         net (fo=1, routed)           0.945     7.106    Idecode32_0/ledout_reg[22]_i_4_n_0
    SLICE_X35Y57         LUT6 (Prop_lut6_I3_O)        0.298     7.404 f  Idecode32_0/ledout[22]_i_1/O
                         net (fo=6, routed)           0.981     8.385    programRom_0/Idecode32_0_read_data_2[6]
    SLICE_X47Y57         LUT3 (Prop_lut3_I2_O)        0.150     8.535 f  programRom_0/register[0][22]_i_5/O
                         net (fo=24, routed)          1.566    10.101    programRom_0/Executs32_0/Binput[6]
    SLICE_X45Y72         LUT5 (Prop_lut5_I4_O)        0.326    10.427 f  programRom_0/register[0][27]_i_20/O
                         net (fo=3, routed)           0.566    10.993    programRom_0/register[0][27]_i_20_n_0
    SLICE_X45Y73         LUT3 (Prop_lut3_I2_O)        0.124    11.117 f  programRom_0/register[0][25]_i_16/O
                         net (fo=4, routed)           0.598    11.715    programRom_0/register[0][25]_i_16_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I4_O)        0.124    11.839 r  programRom_0/switchrdata[15]_i_14/O
                         net (fo=1, routed)           0.801    12.640    programRom_0/switchrdata[15]_i_14_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I3_O)        0.124    12.764 f  programRom_0/switchrdata[15]_i_12/O
                         net (fo=1, routed)           0.433    13.197    programRom_0/switchrdata[15]_i_12_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I3_O)        0.124    13.321 f  programRom_0/switchrdata[15]_i_9/O
                         net (fo=1, routed)           0.546    13.867    programRom_0/switchrdata[15]_i_9_n_0
    SLICE_X51Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.991 r  programRom_0/switchrdata[15]_i_7/O
                         net (fo=1, routed)           1.010    15.001    programRom_0/switchrdata[15]_i_7_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.125 f  programRom_0/switchrdata[15]_i_5/O
                         net (fo=21, routed)          0.774    15.899    programRom_0/switchrdata[15]_i_5_n_0
    SLICE_X59Y72         LUT3 (Prop_lut3_I2_O)        0.124    16.023 r  programRom_0/ram_i_50/O
                         net (fo=17, routed)          0.710    16.734    programRom_0/control32_0/MemWrite0__2
    SLICE_X58Y75         LUT3 (Prop_lut3_I0_O)        0.124    16.858 r  programRom_0/ram_i_92/O
                         net (fo=1, routed)           0.967    17.825    programRom_0/ram_i_92_n_0
    SLICE_X62Y77         LUT2 (Prop_lut2_I0_O)        0.150    17.975 r  programRom_0/ram_i_60/O
                         net (fo=1, routed)           0.452    18.427    programRom_0/MemOrIO_0_write_data[22]
    SLICE_X62Y77         LUT4 (Prop_lut4_I3_O)        0.328    18.755 r  programRom_0/ram_i_26/O
                         net (fo=4, routed)           2.618    21.373    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[8]
    RAMB36_X2Y17         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.931    20.186    dmemory32_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.100    20.286 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.889    22.175    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    21.668    
                         clock uncertainty           -0.175    21.493    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    20.756    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.756    
                         arrival time                         -21.373    
  -------------------------------------------------------------------
                         slack                                 -0.617    

Slack (VIOLATED) :        -0.554ns  (required time - arrival time)
  Source:                 programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.208ns  (logic 5.092ns (25.197%)  route 15.116ns (74.803%))
  Logic Levels:           15  (LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.076ns = ( 21.663 - 21.739 ) 
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.318    -1.673    programRom_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.150    -1.523 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          2.113     0.590    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.658     3.248 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.552     4.800    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[4]
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     4.924 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0/O
                         net (fo=130, routed)         0.941     5.865    Idecode32_0/douta[11]
    SLICE_X33Y55         MUXF7 (Prop_muxf7_S_O)       0.296     6.161 f  Idecode32_0/ledout_reg[22]_i_4/O
                         net (fo=1, routed)           0.945     7.106    Idecode32_0/ledout_reg[22]_i_4_n_0
    SLICE_X35Y57         LUT6 (Prop_lut6_I3_O)        0.298     7.404 f  Idecode32_0/ledout[22]_i_1/O
                         net (fo=6, routed)           0.981     8.385    programRom_0/Idecode32_0_read_data_2[6]
    SLICE_X47Y57         LUT3 (Prop_lut3_I2_O)        0.150     8.535 f  programRom_0/register[0][22]_i_5/O
                         net (fo=24, routed)          1.566    10.101    programRom_0/Executs32_0/Binput[6]
    SLICE_X45Y72         LUT5 (Prop_lut5_I4_O)        0.326    10.427 f  programRom_0/register[0][27]_i_20/O
                         net (fo=3, routed)           0.566    10.993    programRom_0/register[0][27]_i_20_n_0
    SLICE_X45Y73         LUT3 (Prop_lut3_I2_O)        0.124    11.117 f  programRom_0/register[0][25]_i_16/O
                         net (fo=4, routed)           0.598    11.715    programRom_0/register[0][25]_i_16_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I4_O)        0.124    11.839 r  programRom_0/switchrdata[15]_i_14/O
                         net (fo=1, routed)           0.801    12.640    programRom_0/switchrdata[15]_i_14_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I3_O)        0.124    12.764 f  programRom_0/switchrdata[15]_i_12/O
                         net (fo=1, routed)           0.433    13.197    programRom_0/switchrdata[15]_i_12_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I3_O)        0.124    13.321 f  programRom_0/switchrdata[15]_i_9/O
                         net (fo=1, routed)           0.546    13.867    programRom_0/switchrdata[15]_i_9_n_0
    SLICE_X51Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.991 r  programRom_0/switchrdata[15]_i_7/O
                         net (fo=1, routed)           1.010    15.001    programRom_0/switchrdata[15]_i_7_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.125 f  programRom_0/switchrdata[15]_i_5/O
                         net (fo=21, routed)          0.774    15.899    programRom_0/switchrdata[15]_i_5_n_0
    SLICE_X59Y72         LUT3 (Prop_lut3_I2_O)        0.124    16.023 r  programRom_0/ram_i_50/O
                         net (fo=17, routed)          0.637    16.660    programRom_0/control32_0/MemWrite0__2
    SLICE_X58Y74         LUT3 (Prop_lut3_I0_O)        0.124    16.784 r  programRom_0/ram_i_91/O
                         net (fo=1, routed)           0.822    17.606    programRom_0/ram_i_91_n_0
    SLICE_X60Y75         LUT2 (Prop_lut2_I0_O)        0.124    17.730 r  programRom_0/ram_i_59/O
                         net (fo=1, routed)           0.622    18.353    programRom_0/MemOrIO_0_write_data[23]
    SLICE_X61Y75         LUT4 (Prop_lut4_I3_O)        0.124    18.477 r  programRom_0/ram_i_25/O
                         net (fo=4, routed)           2.322    20.798    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[0]
    RAMB36_X2Y15         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.931    20.186    dmemory32_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.100    20.286 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.377    21.663    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    21.156    
                         clock uncertainty           -0.175    20.981    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    20.244    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.244    
                         arrival time                         -20.798    
  -------------------------------------------------------------------
                         slack                                 -0.554    

Slack (VIOLATED) :        -0.552ns  (required time - arrival time)
  Source:                 programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.366ns  (logic 5.322ns (26.132%)  route 15.044ns (73.868%))
  Logic Levels:           15  (LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.084ns = ( 21.823 - 21.739 ) 
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.318    -1.673    programRom_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.150    -1.523 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          2.113     0.590    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.658     3.248 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.552     4.800    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[4]
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     4.924 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0/O
                         net (fo=130, routed)         0.941     5.865    Idecode32_0/douta[11]
    SLICE_X33Y55         MUXF7 (Prop_muxf7_S_O)       0.296     6.161 f  Idecode32_0/ledout_reg[22]_i_4/O
                         net (fo=1, routed)           0.945     7.106    Idecode32_0/ledout_reg[22]_i_4_n_0
    SLICE_X35Y57         LUT6 (Prop_lut6_I3_O)        0.298     7.404 f  Idecode32_0/ledout[22]_i_1/O
                         net (fo=6, routed)           0.981     8.385    programRom_0/Idecode32_0_read_data_2[6]
    SLICE_X47Y57         LUT3 (Prop_lut3_I2_O)        0.150     8.535 f  programRom_0/register[0][22]_i_5/O
                         net (fo=24, routed)          1.566    10.101    programRom_0/Executs32_0/Binput[6]
    SLICE_X45Y72         LUT5 (Prop_lut5_I4_O)        0.326    10.427 f  programRom_0/register[0][27]_i_20/O
                         net (fo=3, routed)           0.566    10.993    programRom_0/register[0][27]_i_20_n_0
    SLICE_X45Y73         LUT3 (Prop_lut3_I2_O)        0.124    11.117 f  programRom_0/register[0][25]_i_16/O
                         net (fo=4, routed)           0.598    11.715    programRom_0/register[0][25]_i_16_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I4_O)        0.124    11.839 r  programRom_0/switchrdata[15]_i_14/O
                         net (fo=1, routed)           0.801    12.640    programRom_0/switchrdata[15]_i_14_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I3_O)        0.124    12.764 f  programRom_0/switchrdata[15]_i_12/O
                         net (fo=1, routed)           0.433    13.197    programRom_0/switchrdata[15]_i_12_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I3_O)        0.124    13.321 f  programRom_0/switchrdata[15]_i_9/O
                         net (fo=1, routed)           0.546    13.867    programRom_0/switchrdata[15]_i_9_n_0
    SLICE_X51Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.991 r  programRom_0/switchrdata[15]_i_7/O
                         net (fo=1, routed)           1.010    15.001    programRom_0/switchrdata[15]_i_7_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.125 f  programRom_0/switchrdata[15]_i_5/O
                         net (fo=21, routed)          0.774    15.899    programRom_0/switchrdata[15]_i_5_n_0
    SLICE_X59Y72         LUT3 (Prop_lut3_I2_O)        0.124    16.023 r  programRom_0/ram_i_50/O
                         net (fo=17, routed)          0.710    16.734    programRom_0/control32_0/MemWrite0__2
    SLICE_X58Y75         LUT3 (Prop_lut3_I0_O)        0.124    16.858 r  programRom_0/ram_i_92/O
                         net (fo=1, routed)           0.967    17.825    programRom_0/ram_i_92_n_0
    SLICE_X62Y77         LUT2 (Prop_lut2_I0_O)        0.150    17.975 r  programRom_0/ram_i_60/O
                         net (fo=1, routed)           0.452    18.427    programRom_0/MemOrIO_0_write_data[22]
    SLICE_X62Y77         LUT4 (Prop_lut4_I3_O)        0.328    18.755 r  programRom_0/ram_i_26/O
                         net (fo=4, routed)           2.201    20.956    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/dina[8]
    RAMB36_X1Y17         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.931    20.186    dmemory32_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.100    20.286 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.537    21.823    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    21.316    
                         clock uncertainty           -0.175    21.141    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    20.404    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.404    
                         arrival time                         -20.956    
  -------------------------------------------------------------------
                         slack                                 -0.552    

Slack (VIOLATED) :        -0.536ns  (required time - arrival time)
  Source:                 programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.702ns  (logic 5.545ns (26.784%)  route 15.157ns (73.216%))
  Logic Levels:           15  (LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.436ns = ( 22.175 - 21.739 ) 
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.318    -1.673    programRom_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.150    -1.523 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          2.113     0.590    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.658     3.248 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.552     4.800    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[4]
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     4.924 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0/O
                         net (fo=130, routed)         0.941     5.865    Idecode32_0/douta[11]
    SLICE_X33Y55         MUXF7 (Prop_muxf7_S_O)       0.296     6.161 f  Idecode32_0/ledout_reg[22]_i_4/O
                         net (fo=1, routed)           0.945     7.106    Idecode32_0/ledout_reg[22]_i_4_n_0
    SLICE_X35Y57         LUT6 (Prop_lut6_I3_O)        0.298     7.404 f  Idecode32_0/ledout[22]_i_1/O
                         net (fo=6, routed)           0.981     8.385    programRom_0/Idecode32_0_read_data_2[6]
    SLICE_X47Y57         LUT3 (Prop_lut3_I2_O)        0.150     8.535 f  programRom_0/register[0][22]_i_5/O
                         net (fo=24, routed)          1.566    10.101    programRom_0/Executs32_0/Binput[6]
    SLICE_X45Y72         LUT5 (Prop_lut5_I4_O)        0.326    10.427 f  programRom_0/register[0][27]_i_20/O
                         net (fo=3, routed)           0.566    10.993    programRom_0/register[0][27]_i_20_n_0
    SLICE_X45Y73         LUT3 (Prop_lut3_I2_O)        0.124    11.117 f  programRom_0/register[0][25]_i_16/O
                         net (fo=4, routed)           0.598    11.715    programRom_0/register[0][25]_i_16_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I4_O)        0.124    11.839 r  programRom_0/switchrdata[15]_i_14/O
                         net (fo=1, routed)           0.801    12.640    programRom_0/switchrdata[15]_i_14_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I3_O)        0.124    12.764 f  programRom_0/switchrdata[15]_i_12/O
                         net (fo=1, routed)           0.433    13.197    programRom_0/switchrdata[15]_i_12_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I3_O)        0.124    13.321 f  programRom_0/switchrdata[15]_i_9/O
                         net (fo=1, routed)           0.546    13.867    programRom_0/switchrdata[15]_i_9_n_0
    SLICE_X51Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.991 r  programRom_0/switchrdata[15]_i_7/O
                         net (fo=1, routed)           1.010    15.001    programRom_0/switchrdata[15]_i_7_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.125 f  programRom_0/switchrdata[15]_i_5/O
                         net (fo=21, routed)          0.774    15.899    programRom_0/switchrdata[15]_i_5_n_0
    SLICE_X59Y72         LUT3 (Prop_lut3_I2_O)        0.124    16.023 r  programRom_0/ram_i_50/O
                         net (fo=17, routed)          0.637    16.660    programRom_0/control32_0/MemWrite0__2
    SLICE_X58Y74         LUT3 (Prop_lut3_I0_O)        0.117    16.777 r  programRom_0/ram_i_96/O
                         net (fo=1, routed)           0.700    17.477    programRom_0/ram_i_96_n_0
    SLICE_X60Y75         LUT2 (Prop_lut2_I0_O)        0.377    17.854 r  programRom_0/ram_i_64/O
                         net (fo=1, routed)           0.407    18.261    programRom_0/MemOrIO_0_write_data[18]
    SLICE_X61Y76         LUT4 (Prop_lut4_I3_O)        0.331    18.592 r  programRom_0/ram_i_30/O
                         net (fo=4, routed)           2.700    21.292    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[4]
    RAMB36_X2Y17         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.931    20.186    dmemory32_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.100    20.286 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.889    22.175    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    21.668    
                         clock uncertainty           -0.175    21.493    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    20.756    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.756    
                         arrival time                         -21.292    
  -------------------------------------------------------------------
                         slack                                 -0.536    

Slack (VIOLATED) :        -0.526ns  (required time - arrival time)
  Source:                 programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.692ns  (logic 5.318ns (25.701%)  route 15.374ns (74.299%))
  Logic Levels:           15  (LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.436ns = ( 22.175 - 21.739 ) 
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.318    -1.673    programRom_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.150    -1.523 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          2.113     0.590    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.658     3.248 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.552     4.800    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[4]
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     4.924 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0/O
                         net (fo=130, routed)         0.941     5.865    Idecode32_0/douta[11]
    SLICE_X33Y55         MUXF7 (Prop_muxf7_S_O)       0.296     6.161 f  Idecode32_0/ledout_reg[22]_i_4/O
                         net (fo=1, routed)           0.945     7.106    Idecode32_0/ledout_reg[22]_i_4_n_0
    SLICE_X35Y57         LUT6 (Prop_lut6_I3_O)        0.298     7.404 f  Idecode32_0/ledout[22]_i_1/O
                         net (fo=6, routed)           0.981     8.385    programRom_0/Idecode32_0_read_data_2[6]
    SLICE_X47Y57         LUT3 (Prop_lut3_I2_O)        0.150     8.535 f  programRom_0/register[0][22]_i_5/O
                         net (fo=24, routed)          1.566    10.101    programRom_0/Executs32_0/Binput[6]
    SLICE_X45Y72         LUT5 (Prop_lut5_I4_O)        0.326    10.427 f  programRom_0/register[0][27]_i_20/O
                         net (fo=3, routed)           0.566    10.993    programRom_0/register[0][27]_i_20_n_0
    SLICE_X45Y73         LUT3 (Prop_lut3_I2_O)        0.124    11.117 f  programRom_0/register[0][25]_i_16/O
                         net (fo=4, routed)           0.598    11.715    programRom_0/register[0][25]_i_16_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I4_O)        0.124    11.839 r  programRom_0/switchrdata[15]_i_14/O
                         net (fo=1, routed)           0.801    12.640    programRom_0/switchrdata[15]_i_14_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I3_O)        0.124    12.764 f  programRom_0/switchrdata[15]_i_12/O
                         net (fo=1, routed)           0.433    13.197    programRom_0/switchrdata[15]_i_12_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I3_O)        0.124    13.321 f  programRom_0/switchrdata[15]_i_9/O
                         net (fo=1, routed)           0.546    13.867    programRom_0/switchrdata[15]_i_9_n_0
    SLICE_X51Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.991 r  programRom_0/switchrdata[15]_i_7/O
                         net (fo=1, routed)           1.010    15.001    programRom_0/switchrdata[15]_i_7_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.125 f  programRom_0/switchrdata[15]_i_5/O
                         net (fo=21, routed)          0.774    15.899    programRom_0/switchrdata[15]_i_5_n_0
    SLICE_X59Y72         LUT3 (Prop_lut3_I2_O)        0.124    16.023 r  programRom_0/ram_i_50/O
                         net (fo=17, routed)          0.813    16.837    programRom_0/control32_0/MemWrite0__2
    SLICE_X60Y75         LUT3 (Prop_lut3_I0_O)        0.119    16.956 r  programRom_0/ram_i_98/O
                         net (fo=1, routed)           0.598    17.554    programRom_0/ram_i_98_n_0
    SLICE_X60Y77         LUT2 (Prop_lut2_I0_O)        0.355    17.909 r  programRom_0/ram_i_66/O
                         net (fo=1, routed)           0.286    18.195    programRom_0/MemOrIO_0_write_data[16]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.124    18.319 r  programRom_0/ram_i_32/O
                         net (fo=4, routed)           2.963    21.282    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[2]
    RAMB36_X2Y17         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.931    20.186    dmemory32_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.100    20.286 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.889    22.175    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    21.668    
                         clock uncertainty           -0.175    21.493    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    20.756    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.756    
                         arrival time                         -21.282    
  -------------------------------------------------------------------
                         slack                                 -0.526    

Slack (VIOLATED) :        -0.501ns  (required time - arrival time)
  Source:                 programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.167ns  (logic 5.092ns (25.249%)  route 15.075ns (74.751%))
  Logic Levels:           15  (LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -1.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.064ns = ( 21.675 - 21.739 ) 
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.318    -1.673    programRom_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.150    -1.523 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          2.113     0.590    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.658     3.248 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.552     4.800    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[4]
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     4.924 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0/O
                         net (fo=130, routed)         0.941     5.865    Idecode32_0/douta[11]
    SLICE_X33Y55         MUXF7 (Prop_muxf7_S_O)       0.296     6.161 f  Idecode32_0/ledout_reg[22]_i_4/O
                         net (fo=1, routed)           0.945     7.106    Idecode32_0/ledout_reg[22]_i_4_n_0
    SLICE_X35Y57         LUT6 (Prop_lut6_I3_O)        0.298     7.404 f  Idecode32_0/ledout[22]_i_1/O
                         net (fo=6, routed)           0.981     8.385    programRom_0/Idecode32_0_read_data_2[6]
    SLICE_X47Y57         LUT3 (Prop_lut3_I2_O)        0.150     8.535 f  programRom_0/register[0][22]_i_5/O
                         net (fo=24, routed)          1.566    10.101    programRom_0/Executs32_0/Binput[6]
    SLICE_X45Y72         LUT5 (Prop_lut5_I4_O)        0.326    10.427 f  programRom_0/register[0][27]_i_20/O
                         net (fo=3, routed)           0.566    10.993    programRom_0/register[0][27]_i_20_n_0
    SLICE_X45Y73         LUT3 (Prop_lut3_I2_O)        0.124    11.117 f  programRom_0/register[0][25]_i_16/O
                         net (fo=4, routed)           0.598    11.715    programRom_0/register[0][25]_i_16_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I4_O)        0.124    11.839 r  programRom_0/switchrdata[15]_i_14/O
                         net (fo=1, routed)           0.801    12.640    programRom_0/switchrdata[15]_i_14_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I3_O)        0.124    12.764 f  programRom_0/switchrdata[15]_i_12/O
                         net (fo=1, routed)           0.433    13.197    programRom_0/switchrdata[15]_i_12_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I3_O)        0.124    13.321 f  programRom_0/switchrdata[15]_i_9/O
                         net (fo=1, routed)           0.546    13.867    programRom_0/switchrdata[15]_i_9_n_0
    SLICE_X51Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.991 r  programRom_0/switchrdata[15]_i_7/O
                         net (fo=1, routed)           1.010    15.001    programRom_0/switchrdata[15]_i_7_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.125 f  programRom_0/switchrdata[15]_i_5/O
                         net (fo=21, routed)          0.774    15.899    programRom_0/switchrdata[15]_i_5_n_0
    SLICE_X59Y72         LUT3 (Prop_lut3_I2_O)        0.124    16.023 r  programRom_0/ram_i_50/O
                         net (fo=17, routed)          0.637    16.660    programRom_0/control32_0/MemWrite0__2
    SLICE_X58Y74         LUT3 (Prop_lut3_I0_O)        0.124    16.784 r  programRom_0/ram_i_91/O
                         net (fo=1, routed)           0.822    17.606    programRom_0/ram_i_91_n_0
    SLICE_X60Y75         LUT2 (Prop_lut2_I0_O)        0.124    17.730 r  programRom_0/ram_i_59/O
                         net (fo=1, routed)           0.622    18.353    programRom_0/MemOrIO_0_write_data[23]
    SLICE_X61Y75         LUT4 (Prop_lut4_I3_O)        0.124    18.477 r  programRom_0/ram_i_25/O
                         net (fo=4, routed)           2.280    20.757    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[0]
    RAMB36_X1Y16         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.931    20.186    dmemory32_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.100    20.286 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.389    21.675    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    21.168    
                         clock uncertainty           -0.175    20.993    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    20.256    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.256    
                         arrival time                         -20.757    
  -------------------------------------------------------------------
                         slack                                 -0.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            upg_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.452%)  route 0.183ns (49.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.559    -0.492    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.183    -0.168    upg_rst
    SLICE_X65Y81         LUT3 (Prop_lut3_I1_O)        0.045    -0.123 r  upg_rst_i_1/O
                         net (fo=1, routed)           0.000    -0.123    upg_rst_i_1_n_0
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.829    -0.262    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
                         clock pessimism             -0.229    -0.492    
    SLICE_X65Y81         FDRE (Hold_fdre_C_D)         0.091    -0.401    upg_rst_reg
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[30]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_0/PC_reg[30]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.657ns  (logic 0.384ns (58.487%)  route 0.273ns (41.513%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns = ( 21.469 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.498ns = ( 21.241 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.153 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.663    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.689 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.553    21.241    Ifetc32_0/clk_out1
    SLICE_X54Y70         FDCE                                         r  Ifetc32_0/PC_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDCE (Prop_fdce_C_Q)         0.167    21.408 r  Ifetc32_0/PC_reg[30]/Q
                         net (fo=2, routed)           0.115    21.523    Ifetc32_0/p_0_in[28]
    SLICE_X52Y71         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    21.633 r  Ifetc32_0/PC_reg[31]_i_7/O[1]
                         net (fo=3, routed)           0.158    21.791    programRom_0/Ifetc32_0_branch_base_addr[2]
    SLICE_X54Y70         LUT5 (Prop_lut5_I4_O)        0.107    21.898 r  programRom_0/PC[30]_i_1/O
                         net (fo=1, routed)           0.000    21.898    Ifetc32_0/D[29]
    SLICE_X54Y70         FDCE                                         r  Ifetc32_0/PC_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.721    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.064 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.619    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.648 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.821    21.469    Ifetc32_0/clk_out1
    SLICE_X54Y70         FDCE                                         r  Ifetc32_0/PC_reg[30]/C  (IS_INVERTED)
                         clock pessimism             -0.227    21.241    
    SLICE_X54Y70         FDCE (Hold_fdce_C_D)         0.125    21.366    Ifetc32_0/PC_reg[30]
  -------------------------------------------------------------------
                         required time                        -21.366    
                         arrival time                          21.898    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[23]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_0/PC_reg[31]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.940ns  (logic 0.518ns (55.088%)  route 0.422ns (44.912%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns = ( 21.469 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.496ns = ( 21.243 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.153 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.663    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.689 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.555    21.243    Ifetc32_0/clk_out1
    SLICE_X51Y69         FDCE                                         r  Ifetc32_0/PC_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDCE (Prop_fdce_C_Q)         0.146    21.389 r  Ifetc32_0/PC_reg[23]/Q
                         net (fo=2, routed)           0.223    21.612    Ifetc32_0/p_0_in[21]
    SLICE_X52Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    21.772 r  Ifetc32_0/PC_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    21.772    Ifetc32_0/PC_reg[28]_i_8_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.811 r  Ifetc32_0/PC_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.811    Ifetc32_0/PC_reg[28]_i_3_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    21.876 r  Ifetc32_0/PC_reg[31]_i_7/O[2]
                         net (fo=2, routed)           0.200    22.076    programRom_0/Ifetc32_0_branch_base_addr[3]
    SLICE_X54Y70         LUT5 (Prop_lut5_I4_O)        0.108    22.184 r  programRom_0/PC[31]_i_2/O
                         net (fo=1, routed)           0.000    22.184    Ifetc32_0/D[30]
    SLICE_X54Y70         FDCE                                         r  Ifetc32_0/PC_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.721    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.064 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.619    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.648 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.821    21.469    Ifetc32_0/clk_out1
    SLICE_X54Y70         FDCE                                         r  Ifetc32_0/PC_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.036    21.504    
    SLICE_X54Y70         FDCE (Hold_fdce_C_D)         0.125    21.629    Ifetc32_0/PC_reg[31]
  -------------------------------------------------------------------
                         required time                        -21.629    
                         arrival time                          22.184    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_0/PC_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.695ns  (logic 0.368ns (52.949%)  route 0.327ns (47.051%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns = ( 21.475 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.493ns = ( 21.246 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.153 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.663    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.689 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.558    21.246    Ifetc32_0/clk_out1
    SLICE_X53Y63         FDCE                                         r  Ifetc32_0/PC_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDCE (Prop_fdce_C_Q)         0.146    21.392 r  Ifetc32_0/PC_reg[1]/Q
                         net (fo=1, routed)           0.218    21.611    Ifetc32_0/PC_reg_n_0_[1]
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    21.726 r  Ifetc32_0/PC_reg[1]_i_2/O[0]
                         net (fo=1, routed)           0.109    21.835    programRom_0/O[0]
    SLICE_X53Y63         LUT4 (Prop_lut4_I1_O)        0.107    21.942 r  programRom_0/PC[1]_i_1/O
                         net (fo=1, routed)           0.000    21.942    Ifetc32_0/D[0]
    SLICE_X53Y63         FDCE                                         r  Ifetc32_0/PC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.721    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.064 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.619    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.648 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.827    21.475    Ifetc32_0/clk_out1
    SLICE_X53Y63         FDCE                                         r  Ifetc32_0/PC_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.228    21.246    
    SLICE_X53Y63         FDCE (Hold_fdce_C_D)         0.098    21.344    Ifetc32_0/PC_reg[1]
  -------------------------------------------------------------------
                         required time                        -21.344    
                         arrival time                          21.942    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[18]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_0/PC_reg[19]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        1.033ns  (logic 0.517ns (50.029%)  route 0.516ns (49.971%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns = ( 21.472 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.496ns = ( 21.243 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.153 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.663    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.689 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.555    21.243    Ifetc32_0/clk_out1
    SLICE_X54Y68         FDCE                                         r  Ifetc32_0/PC_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.167    21.410 r  Ifetc32_0/PC_reg[18]/Q
                         net (fo=2, routed)           0.114    21.524    Ifetc32_0/p_0_in[16]
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.197    21.721 r  Ifetc32_0/PC_reg[21]_i_4/O[2]
                         net (fo=3, routed)           0.246    21.968    Idecode32_0/Ifetc32_0_branch_base_addr[17]
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.108    22.076 r  Idecode32_0/PC[19]_i_2/O
                         net (fo=1, routed)           0.156    22.232    programRom_0/PC_reg[20]_1
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.045    22.277 r  programRom_0/PC[19]_i_1/O
                         net (fo=1, routed)           0.000    22.277    Ifetc32_0/D[18]
    SLICE_X51Y68         FDCE                                         r  Ifetc32_0/PC_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.721    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.064 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.619    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.648 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.824    21.472    Ifetc32_0/clk_out1
    SLICE_X51Y68         FDCE                                         r  Ifetc32_0/PC_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.036    21.507    
    SLICE_X51Y68         FDCE (Hold_fdce_C_D)         0.098    21.605    Ifetc32_0/PC_reg[19]
  -------------------------------------------------------------------
                         required time                        -21.605    
                         arrival time                          22.277    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[23]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_0/PC_reg[29]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        1.068ns  (logic 0.506ns (47.380%)  route 0.562ns (52.620%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns = ( 21.469 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.496ns = ( 21.243 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.153 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.663    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.689 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.555    21.243    Ifetc32_0/clk_out1
    SLICE_X51Y69         FDCE                                         r  Ifetc32_0/PC_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDCE (Prop_fdce_C_Q)         0.146    21.389 r  Ifetc32_0/PC_reg[23]/Q
                         net (fo=2, routed)           0.223    21.612    Ifetc32_0/p_0_in[21]
    SLICE_X52Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    21.772 r  Ifetc32_0/PC_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    21.772    Ifetc32_0/PC_reg[28]_i_8_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.811 r  Ifetc32_0/PC_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.811    Ifetc32_0/PC_reg[28]_i_3_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    21.865 r  Ifetc32_0/PC_reg[31]_i_7/O[0]
                         net (fo=3, routed)           0.339    22.204    programRom_0/Ifetc32_0_branch_base_addr[1]
    SLICE_X54Y70         LUT5 (Prop_lut5_I4_O)        0.107    22.311 r  programRom_0/PC[29]_i_1/O
                         net (fo=1, routed)           0.000    22.311    Ifetc32_0/D[28]
    SLICE_X54Y70         FDCE                                         r  Ifetc32_0/PC_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.721    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.064 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.619    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.648 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.821    21.469    Ifetc32_0/clk_out1
    SLICE_X54Y70         FDCE                                         r  Ifetc32_0/PC_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.036    21.504    
    SLICE_X54Y70         FDCE (Hold_fdce_C_D)         0.125    21.629    Ifetc32_0/PC_reg[29]
  -------------------------------------------------------------------
                         required time                        -21.629    
                         arrival time                          22.311    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[22]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_0/PC_reg[23]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        1.048ns  (logic 0.597ns (56.986%)  route 0.451ns (43.014%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns = ( 21.471 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.496ns = ( 21.243 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.153 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.663    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.689 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.555    21.243    Ifetc32_0/clk_out1
    SLICE_X56Y69         FDCE                                         r  Ifetc32_0/PC_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y69         FDCE (Prop_fdce_C_Q)         0.167    21.410 r  Ifetc32_0/PC_reg[22]/Q
                         net (fo=2, routed)           0.132    21.542    Ifetc32_0/p_0_in[20]
    SLICE_X52Y69         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    21.652 r  Ifetc32_0/PC_reg[28]_i_8/O[1]
                         net (fo=3, routed)           0.165    21.818    Ifetc32_0/Ifetc32_0_branch_base_addr[20]
    SLICE_X53Y69         LUT2 (Prop_lut2_I0_O)        0.107    21.925 r  Ifetc32_0/PC[25]_i_7/O
                         net (fo=1, routed)           0.000    21.925    Ifetc32_0/PC[25]_i_7_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    22.031 r  Ifetc32_0/PC_reg[25]_i_2/O[1]
                         net (fo=1, routed)           0.153    22.184    programRom_0/Executs32_0_Addr_Result[21]
    SLICE_X51Y69         LUT5 (Prop_lut5_I2_O)        0.107    22.291 r  programRom_0/PC[23]_i_1/O
                         net (fo=1, routed)           0.000    22.291    Ifetc32_0/D[22]
    SLICE_X51Y69         FDCE                                         r  Ifetc32_0/PC_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.721    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.064 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.619    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.648 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.823    21.471    Ifetc32_0/clk_out1
    SLICE_X51Y69         FDCE                                         r  Ifetc32_0/PC_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.036    21.506    
    SLICE_X51Y69         FDCE (Hold_fdce_C_D)         0.098    21.604    Ifetc32_0/PC_reg[23]
  -------------------------------------------------------------------
                         required time                        -21.604    
                         arrival time                          22.291    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[19]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_0/PC_reg[20]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        1.133ns  (logic 0.574ns (50.669%)  route 0.559ns (49.331%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns = ( 21.471 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.495ns = ( 21.244 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.153 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.663    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.689 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.556    21.244    Ifetc32_0/clk_out1
    SLICE_X51Y68         FDCE                                         r  Ifetc32_0/PC_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDCE (Prop_fdce_C_Q)         0.146    21.390 r  Ifetc32_0/PC_reg[19]/Q
                         net (fo=2, routed)           0.222    21.613    Ifetc32_0/p_0_in[17]
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    21.724 r  Ifetc32_0/PC_reg[21]_i_4/O[2]
                         net (fo=3, routed)           0.201    21.925    Ifetc32_0/Ifetc32_0_branch_base_addr[17]
    SLICE_X53Y68         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.209    22.134 r  Ifetc32_0/PC_reg[21]_i_2/O[2]
                         net (fo=1, routed)           0.136    22.269    programRom_0/Executs32_0_Addr_Result[18]
    SLICE_X54Y68         LUT5 (Prop_lut5_I2_O)        0.108    22.377 r  programRom_0/PC[20]_i_1/O
                         net (fo=1, routed)           0.000    22.377    Ifetc32_0/D[19]
    SLICE_X54Y68         FDCE                                         r  Ifetc32_0/PC_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.721    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.064 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.619    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.648 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.823    21.471    Ifetc32_0/clk_out1
    SLICE_X54Y68         FDCE                                         r  Ifetc32_0/PC_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.036    21.506    
    SLICE_X54Y68         FDCE (Hold_fdce_C_D)         0.125    21.631    Ifetc32_0/PC_reg[20]
  -------------------------------------------------------------------
                         required time                        -21.631    
                         arrival time                          22.377    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[18]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_0/PC_reg[18]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.904ns  (logic 0.429ns (47.471%)  route 0.475ns (52.529%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns = ( 21.471 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.496ns = ( 21.243 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.153 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.663    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.689 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.555    21.243    Ifetc32_0/clk_out1
    SLICE_X54Y68         FDCE                                         r  Ifetc32_0/PC_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.167    21.410 r  Ifetc32_0/PC_reg[18]/Q
                         net (fo=2, routed)           0.114    21.524    Ifetc32_0/p_0_in[16]
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    21.634 r  Ifetc32_0/PC_reg[21]_i_4/O[1]
                         net (fo=3, routed)           0.270    21.904    Idecode32_0/Ifetc32_0_branch_base_addr[16]
    SLICE_X54Y68         LUT3 (Prop_lut3_I2_O)        0.107    22.011 r  Idecode32_0/PC[18]_i_2/O
                         net (fo=1, routed)           0.091    22.102    programRom_0/PC_reg[20]_0
    SLICE_X54Y68         LUT5 (Prop_lut5_I4_O)        0.045    22.147 r  programRom_0/PC[18]_i_1/O
                         net (fo=1, routed)           0.000    22.147    Ifetc32_0/D[17]
    SLICE_X54Y68         FDCE                                         r  Ifetc32_0/PC_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.721    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.064 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.619    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.648 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.823    21.471    Ifetc32_0/clk_out1
    SLICE_X54Y68         FDCE                                         r  Ifetc32_0/PC_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.227    21.243    
    SLICE_X54Y68         FDCE (Hold_fdce_C_D)         0.125    21.368    Ifetc32_0/PC_reg[18]
  -------------------------------------------------------------------
                         required time                        -21.368    
                         arrival time                          22.147    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[19]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_0/PC_reg[22]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        1.169ns  (logic 0.628ns (53.718%)  route 0.541ns (46.282%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns = ( 21.471 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.495ns = ( 21.244 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.153 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.663    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.689 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.556    21.244    Ifetc32_0/clk_out1
    SLICE_X51Y68         FDCE                                         r  Ifetc32_0/PC_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDCE (Prop_fdce_C_Q)         0.146    21.390 r  Ifetc32_0/PC_reg[19]/Q
                         net (fo=2, routed)           0.222    21.613    Ifetc32_0/p_0_in[17]
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    21.724 r  Ifetc32_0/PC_reg[21]_i_4/O[2]
                         net (fo=3, routed)           0.201    21.925    Ifetc32_0/Ifetc32_0_branch_base_addr[17]
    SLICE_X53Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.210    22.135 r  Ifetc32_0/PC_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.135    Ifetc32_0/PC_reg[21]_i_2_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    22.189 r  Ifetc32_0/PC_reg[25]_i_2/O[0]
                         net (fo=1, routed)           0.118    22.307    programRom_0/Executs32_0_Addr_Result[20]
    SLICE_X56Y69         LUT5 (Prop_lut5_I2_O)        0.107    22.414 r  programRom_0/PC[22]_i_1/O
                         net (fo=1, routed)           0.000    22.414    Ifetc32_0/D[21]
    SLICE_X56Y69         FDCE                                         r  Ifetc32_0/PC_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.721    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.064 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.619    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.648 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.823    21.471    Ifetc32_0/clk_out1
    SLICE_X56Y69         FDCE                                         r  Ifetc32_0/PC_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.036    21.506    
    SLICE_X56Y69         FDCE (Hold_fdce_C_D)         0.125    21.631    Ifetc32_0/PC_reg[22]
  -------------------------------------------------------------------
                         required time                        -21.631    
                         arrival time                          22.414    
  -------------------------------------------------------------------
                         slack                                  0.782    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { c/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y15    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y15    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y14    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y14    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X3Y14    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X3Y14    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y17    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y17    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y10    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y10    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       43.478      116.522    PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X31Y71    Idecode32_0/register_reg[10][24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X44Y70    Idecode32_0/register_reg[10][25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X44Y70    Idecode32_0/register_reg[10][25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X34Y63    Idecode32_0/register_reg[10][28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X34Y63    Idecode32_0/register_reg[10][29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X45Y56    Idecode32_0/register_reg[10][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X34Y63    Idecode32_0/register_reg[10][31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X34Y56    Idecode32_0/register_reg[10][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X34Y56    Idecode32_0/register_reg[10][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X34Y56    Idecode32_0/register_reg[10][5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X54Y66    Ifetc32_0/PC_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X54Y66    Ifetc32_0/PC_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X56Y67    Ifetc32_0/PC_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X54Y68    Ifetc32_0/PC_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X54Y68    Ifetc32_0/PC_reg[20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X54Y68    Ifetc32_0/PC_reg[21]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X56Y69    Ifetc32_0/PC_reg[22]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X51Y69    Ifetc32_0/PC_reg[23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X54Y69    Ifetc32_0/PC_reg[24]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X54Y69    Ifetc32_0/PC_reg[25]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       94.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.346ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 1.326ns (25.361%)  route 3.902ns (74.639%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 98.015 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.617    -2.374    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X71Y71         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y71         FDCE (Prop_fdce_C_Q)         0.419    -1.955 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.877    -1.078    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X69Y70         LUT2 (Prop_lut2_I1_O)        0.327    -0.751 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.822     0.071    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X70Y71         LUT6 (Prop_lut6_I5_O)        0.332     0.403 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.589     0.992    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X64Y72         LUT3 (Prop_lut3_I0_O)        0.124     1.116 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.834     1.950    uart/inst/upg_inst/uart_wen5_out
    SLICE_X66Y72         LUT4 (Prop_lut4_I0_O)        0.124     2.074 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.780     2.854    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X68Y70         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.498    98.015    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y70         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism             -0.411    97.604    
                         clock uncertainty           -0.199    97.405    
    SLICE_X68Y70         FDCE (Setup_fdce_C_CE)      -0.205    97.200    uart/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                         97.200    
                         arrival time                          -2.854    
  -------------------------------------------------------------------
                         slack                                 94.346    

Slack (MET) :             94.346ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 1.326ns (25.361%)  route 3.902ns (74.639%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 98.015 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.617    -2.374    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X71Y71         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y71         FDCE (Prop_fdce_C_Q)         0.419    -1.955 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.877    -1.078    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X69Y70         LUT2 (Prop_lut2_I1_O)        0.327    -0.751 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.822     0.071    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X70Y71         LUT6 (Prop_lut6_I5_O)        0.332     0.403 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.589     0.992    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X64Y72         LUT3 (Prop_lut3_I0_O)        0.124     1.116 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.834     1.950    uart/inst/upg_inst/uart_wen5_out
    SLICE_X66Y72         LUT4 (Prop_lut4_I0_O)        0.124     2.074 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.780     2.854    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X68Y70         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.498    98.015    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y70         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism             -0.411    97.604    
                         clock uncertainty           -0.199    97.405    
    SLICE_X68Y70         FDCE (Setup_fdce_C_CE)      -0.205    97.200    uart/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                         97.200    
                         arrival time                          -2.854    
  -------------------------------------------------------------------
                         slack                                 94.346    

Slack (MET) :             94.377ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.194ns  (logic 1.326ns (25.530%)  route 3.868ns (74.470%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 98.012 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.617    -2.374    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X71Y71         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y71         FDCE (Prop_fdce_C_Q)         0.419    -1.955 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.877    -1.078    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X69Y70         LUT2 (Prop_lut2_I1_O)        0.327    -0.751 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.822     0.071    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X70Y71         LUT6 (Prop_lut6_I5_O)        0.332     0.403 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.589     0.992    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X64Y72         LUT3 (Prop_lut3_I0_O)        0.124     1.116 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.844     1.960    uart/inst/upg_inst/uart_wen5_out
    SLICE_X66Y72         LUT6 (Prop_lut6_I3_O)        0.124     2.084 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.736     2.820    uart/inst/upg_inst/s_axi_wdata
    SLICE_X68Y72         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495    98.012    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y72         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[0]/C
                         clock pessimism             -0.411    97.601    
                         clock uncertainty           -0.199    97.402    
    SLICE_X68Y72         FDRE (Setup_fdre_C_CE)      -0.205    97.197    uart/inst/upg_inst/s_axi_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         97.197    
                         arrival time                          -2.820    
  -------------------------------------------------------------------
                         slack                                 94.377    

Slack (MET) :             94.377ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.194ns  (logic 1.326ns (25.530%)  route 3.868ns (74.470%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 98.012 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.617    -2.374    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X71Y71         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y71         FDCE (Prop_fdce_C_Q)         0.419    -1.955 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.877    -1.078    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X69Y70         LUT2 (Prop_lut2_I1_O)        0.327    -0.751 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.822     0.071    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X70Y71         LUT6 (Prop_lut6_I5_O)        0.332     0.403 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.589     0.992    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X64Y72         LUT3 (Prop_lut3_I0_O)        0.124     1.116 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.844     1.960    uart/inst/upg_inst/uart_wen5_out
    SLICE_X66Y72         LUT6 (Prop_lut6_I3_O)        0.124     2.084 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.736     2.820    uart/inst/upg_inst/s_axi_wdata
    SLICE_X68Y72         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495    98.012    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y72         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[1]/C
                         clock pessimism             -0.411    97.601    
                         clock uncertainty           -0.199    97.402    
    SLICE_X68Y72         FDRE (Setup_fdre_C_CE)      -0.205    97.197    uart/inst/upg_inst/s_axi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         97.197    
                         arrival time                          -2.820    
  -------------------------------------------------------------------
                         slack                                 94.377    

Slack (MET) :             94.377ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.194ns  (logic 1.326ns (25.530%)  route 3.868ns (74.470%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 98.012 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.617    -2.374    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X71Y71         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y71         FDCE (Prop_fdce_C_Q)         0.419    -1.955 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.877    -1.078    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X69Y70         LUT2 (Prop_lut2_I1_O)        0.327    -0.751 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.822     0.071    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X70Y71         LUT6 (Prop_lut6_I5_O)        0.332     0.403 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.589     0.992    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X64Y72         LUT3 (Prop_lut3_I0_O)        0.124     1.116 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.844     1.960    uart/inst/upg_inst/uart_wen5_out
    SLICE_X66Y72         LUT6 (Prop_lut6_I3_O)        0.124     2.084 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.736     2.820    uart/inst/upg_inst/s_axi_wdata
    SLICE_X68Y72         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495    98.012    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y72         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[4]/C
                         clock pessimism             -0.411    97.601    
                         clock uncertainty           -0.199    97.402    
    SLICE_X68Y72         FDRE (Setup_fdre_C_CE)      -0.205    97.197    uart/inst/upg_inst/s_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                         97.197    
                         arrival time                          -2.820    
  -------------------------------------------------------------------
                         slack                                 94.377    

Slack (MET) :             94.474ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.136ns  (logic 1.326ns (25.818%)  route 3.810ns (74.182%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 98.014 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.617    -2.374    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X71Y71         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y71         FDCE (Prop_fdce_C_Q)         0.419    -1.955 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.877    -1.078    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X69Y70         LUT2 (Prop_lut2_I1_O)        0.327    -0.751 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.822     0.071    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X70Y71         LUT6 (Prop_lut6_I5_O)        0.332     0.403 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.589     0.992    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X64Y72         LUT3 (Prop_lut3_I0_O)        0.124     1.116 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.834     1.950    uart/inst/upg_inst/uart_wen5_out
    SLICE_X66Y72         LUT4 (Prop_lut4_I0_O)        0.124     2.074 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.688     2.762    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X70Y71         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.497    98.014    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X70Y71         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[6]/C
                         clock pessimism             -0.410    97.604    
                         clock uncertainty           -0.199    97.405    
    SLICE_X70Y71         FDCE (Setup_fdce_C_CE)      -0.169    97.236    uart/inst/upg_inst/msg_indx_reg[6]
  -------------------------------------------------------------------
                         required time                         97.236    
                         arrival time                          -2.762    
  -------------------------------------------------------------------
                         slack                                 94.474    

Slack (MET) :             94.474ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.136ns  (logic 1.326ns (25.818%)  route 3.810ns (74.182%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 98.014 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.617    -2.374    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X71Y71         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y71         FDCE (Prop_fdce_C_Q)         0.419    -1.955 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.877    -1.078    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X69Y70         LUT2 (Prop_lut2_I1_O)        0.327    -0.751 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.822     0.071    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X70Y71         LUT6 (Prop_lut6_I5_O)        0.332     0.403 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.589     0.992    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X64Y72         LUT3 (Prop_lut3_I0_O)        0.124     1.116 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.834     1.950    uart/inst/upg_inst/uart_wen5_out
    SLICE_X66Y72         LUT4 (Prop_lut4_I0_O)        0.124     2.074 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.688     2.762    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X70Y71         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.497    98.014    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X70Y71         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[7]/C
                         clock pessimism             -0.410    97.604    
                         clock uncertainty           -0.199    97.405    
    SLICE_X70Y71         FDCE (Setup_fdce_C_CE)      -0.169    97.236    uart/inst/upg_inst/msg_indx_reg[7]
  -------------------------------------------------------------------
                         required time                         97.236    
                         arrival time                          -2.762    
  -------------------------------------------------------------------
                         slack                                 94.474    

Slack (MET) :             94.523ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.326ns (26.254%)  route 3.725ns (73.746%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 98.014 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.617    -2.374    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X71Y71         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y71         FDCE (Prop_fdce_C_Q)         0.419    -1.955 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.877    -1.078    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X69Y70         LUT2 (Prop_lut2_I1_O)        0.327    -0.751 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.822     0.071    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X70Y71         LUT6 (Prop_lut6_I5_O)        0.332     0.403 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.589     0.992    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X64Y72         LUT3 (Prop_lut3_I0_O)        0.124     1.116 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.844     1.960    uart/inst/upg_inst/uart_wen5_out
    SLICE_X66Y72         LUT6 (Prop_lut6_I3_O)        0.124     2.084 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.593     2.677    uart/inst/upg_inst/s_axi_wdata
    SLICE_X68Y71         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.497    98.014    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y71         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism             -0.411    97.603    
                         clock uncertainty           -0.199    97.404    
    SLICE_X68Y71         FDRE (Setup_fdre_C_CE)      -0.205    97.199    uart/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         97.199    
                         arrival time                          -2.677    
  -------------------------------------------------------------------
                         slack                                 94.523    

Slack (MET) :             94.523ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.326ns (26.254%)  route 3.725ns (73.746%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 98.014 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.617    -2.374    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X71Y71         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y71         FDCE (Prop_fdce_C_Q)         0.419    -1.955 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.877    -1.078    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X69Y70         LUT2 (Prop_lut2_I1_O)        0.327    -0.751 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.822     0.071    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X70Y71         LUT6 (Prop_lut6_I5_O)        0.332     0.403 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.589     0.992    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X64Y72         LUT3 (Prop_lut3_I0_O)        0.124     1.116 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.844     1.960    uart/inst/upg_inst/uart_wen5_out
    SLICE_X66Y72         LUT6 (Prop_lut6_I3_O)        0.124     2.084 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.593     2.677    uart/inst/upg_inst/s_axi_wdata
    SLICE_X68Y71         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.497    98.014    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y71         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[3]/C
                         clock pessimism             -0.411    97.603    
                         clock uncertainty           -0.199    97.404    
    SLICE_X68Y71         FDRE (Setup_fdre_C_CE)      -0.205    97.199    uart/inst/upg_inst/s_axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         97.199    
                         arrival time                          -2.677    
  -------------------------------------------------------------------
                         slack                                 94.523    

Slack (MET) :             94.537ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 1.326ns (26.338%)  route 3.709ns (73.662%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 98.012 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.617    -2.374    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X71Y71         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y71         FDCE (Prop_fdce_C_Q)         0.419    -1.955 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.877    -1.078    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X69Y70         LUT2 (Prop_lut2_I1_O)        0.327    -0.751 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.822     0.071    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X70Y71         LUT6 (Prop_lut6_I5_O)        0.332     0.403 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.589     0.992    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X64Y72         LUT3 (Prop_lut3_I0_O)        0.124     1.116 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.844     1.960    uart/inst/upg_inst/uart_wen5_out
    SLICE_X66Y72         LUT6 (Prop_lut6_I3_O)        0.124     2.084 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.577     2.661    uart/inst/upg_inst/s_axi_wdata
    SLICE_X69Y72         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495    98.012    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X69Y72         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[5]/C
                         clock pessimism             -0.411    97.601    
                         clock uncertainty           -0.199    97.402    
    SLICE_X69Y72         FDRE (Setup_fdre_C_CE)      -0.205    97.197    uart/inst/upg_inst/s_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         97.197    
                         arrival time                          -2.661    
  -------------------------------------------------------------------
                         slack                                 94.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.412%)  route 0.123ns (46.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553    -0.498    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X65Y75         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.123    -0.234    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X66Y75         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.822    -0.269    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X66Y75         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.215    -0.485    
    SLICE_X66Y75         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.302    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553    -0.498    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X65Y74         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.301    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X65Y74         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.822    -0.269    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X65Y74         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.228    -0.498    
    SLICE_X65Y74         FDRE (Hold_fdre_C_D)         0.075    -0.423    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/s_axi_wdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.556    -0.495    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X69Y72         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  uart/inst/upg_inst/s_axi_wdata_reg[6]/Q
                         net (fo=1, routed)           0.099    -0.254    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[6]
    SLICE_X70Y73         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.823    -0.268    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X70Y73         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism             -0.215    -0.484    
    SLICE_X70Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.382    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.797%)  route 0.126ns (47.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553    -0.498    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X64Y75         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.126    -0.231    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X66Y75         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.822    -0.269    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X66Y75         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism             -0.215    -0.485    
    SLICE_X66Y75         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.370    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.801%)  route 0.126ns (47.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553    -0.498    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X64Y75         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/Q
                         net (fo=3, routed)           0.126    -0.231    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[6]
    SLICE_X66Y75         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.822    -0.269    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X66Y75         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
                         clock pessimism             -0.215    -0.485    
    SLICE_X66Y75         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.376    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.422%)  route 0.139ns (49.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553    -0.498    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X64Y75         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.139    -0.218    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X66Y75         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.822    -0.269    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X66Y75         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism             -0.215    -0.485    
    SLICE_X66Y75         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.368    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.206%)  route 0.124ns (46.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553    -0.498    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X65Y75         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/Q
                         net (fo=3, routed)           0.124    -0.233    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[2]
    SLICE_X66Y75         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.822    -0.269    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X66Y75         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism             -0.215    -0.485    
    SLICE_X66Y75         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.391    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/uart_rdat_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.227%)  route 0.113ns (40.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553    -0.498    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X66Y74         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/Q
                         net (fo=1, routed)           0.113    -0.221    uart/inst/upg_inst/s_axi_rdata[4]
    SLICE_X69Y74         FDRE                                         r  uart/inst/upg_inst/uart_rdat_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.822    -0.269    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X69Y74         FDRE                                         r  uart/inst/upg_inst/uart_rdat_reg[4]/C
                         clock pessimism             -0.193    -0.463    
    SLICE_X69Y74         FDRE (Hold_fdre_C_D)         0.075    -0.388    uart/inst/upg_inst/uart_rdat_reg[4]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/s_axi_wdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.641%)  route 0.155ns (52.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.556    -0.495    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y71         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  uart/inst/upg_inst/s_axi_wdata_reg[2]/Q
                         net (fo=1, routed)           0.155    -0.199    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[2]
    SLICE_X70Y73         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.823    -0.268    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X70Y73         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism             -0.215    -0.484    
    SLICE_X70Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.367    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.209ns (76.771%)  route 0.063ns (23.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554    -0.497    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X66Y76         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/Q
                         net (fo=4, routed)           0.063    -0.269    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write
    SLICE_X67Y76         LUT3 (Prop_lut3_I1_O)        0.045    -0.224 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_i_1/O
                         net (fo=1, routed)           0.000    -0.224    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_i_1_n_0
    SLICE_X67Y76         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.823    -0.268    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X67Y76         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg/C
                         clock pessimism             -0.215    -0.484    
    SLICE_X67Y76         FDRE (Hold_fdre_C_D)         0.091    -0.393    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { c/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2   uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X63Y72    uart/inst/upg_inst/initFlag_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X71Y71    uart/inst/upg_inst/msg_indx_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X68Y70    uart/inst/upg_inst/msg_indx_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X68Y70    uart/inst/upg_inst/msg_indx_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X71Y71    uart/inst/upg_inst/msg_indx_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X71Y71    uart/inst/upg_inst/msg_indx_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X71Y71    uart/inst/upg_inst/msg_indx_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X70Y71    uart/inst/upg_inst/msg_indx_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X62Y76    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X66Y75    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X66Y75    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X66Y75    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X66Y75    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X66Y75    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X66Y75    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X66Y75    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X66Y75    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X62Y76    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X62Y76    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X62Y76    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X70Y73    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X70Y73    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X70Y73    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X70Y73    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X70Y73    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X70Y73    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X70Y73    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X62Y76    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { c/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4   c/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :          357  Failing Endpoints,  Worst Slack       -1.015ns,  Total Violation      -94.557ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.015ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        6.691ns  (logic 0.580ns (8.668%)  route 6.111ns (91.332%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.262ns = ( 304.610 - 304.348 ) 
    Source Clock Delay      (SCD):    -2.379ns = ( 297.621 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                                               0.000   300.000 r  clock (IN)
                         net (fo=0)                   0.000   300.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   301.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   302.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   294.208 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   295.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   296.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.612   297.621    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X57Y69         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDCE (Prop_fdce_C_Q)         0.456   298.077 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.403   299.481    Ifetc32_0/upg_done_o
    SLICE_X56Y63         LUT4 (Prop_lut4_I2_O)        0.124   299.605 r  Ifetc32_0/instmem_i_9/O
                         net (fo=15, routed)          4.707   304.312    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y10         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                                               0.000   304.348 r  clock (IN)
                         net (fo=0)                   0.000   304.348    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   305.822 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   307.002    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   299.148 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   300.773    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   300.864 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.062   302.926    programRom_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.121   303.047 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.563   304.610    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   304.018    
                         clock uncertainty           -0.319   303.699    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.402   303.297    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        303.297    
                         arrival time                        -304.312    
  -------------------------------------------------------------------
                         slack                                 -1.015    

Slack (VIOLATED) :        -0.995ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        6.616ns  (logic 0.580ns (8.767%)  route 6.036ns (91.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.207ns = ( 304.555 - 304.348 ) 
    Source Clock Delay      (SCD):    -2.379ns = ( 297.621 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                                               0.000   300.000 r  clock (IN)
                         net (fo=0)                   0.000   300.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   301.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   302.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   294.208 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   295.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   296.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.612   297.621    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X57Y69         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDCE (Prop_fdce_C_Q)         0.456   298.077 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.344   299.422    Ifetc32_0/upg_done_o
    SLICE_X58Y66         LUT4 (Prop_lut4_I2_O)        0.124   299.546 r  Ifetc32_0/instmem_i_7/O
                         net (fo=15, routed)          4.691   304.237    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y11         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                                               0.000   304.348 r  clock (IN)
                         net (fo=0)                   0.000   304.348    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   305.822 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   307.002    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   299.148 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   300.773    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   300.864 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.062   302.926    programRom_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.121   303.047 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.508   304.555    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   303.963    
                         clock uncertainty           -0.319   303.644    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.402   303.242    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        303.242    
                         arrival time                        -304.237    
  -------------------------------------------------------------------
                         slack                                 -0.995    

Slack (VIOLATED) :        -0.947ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        6.623ns  (logic 0.580ns (8.757%)  route 6.043ns (91.243%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.262ns = ( 304.610 - 304.348 ) 
    Source Clock Delay      (SCD):    -2.379ns = ( 297.621 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                                               0.000   300.000 r  clock (IN)
                         net (fo=0)                   0.000   300.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   301.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   302.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   294.208 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   295.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   296.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.612   297.621    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X57Y69         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDCE (Prop_fdce_C_Q)         0.456   298.077 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.234   299.311    Ifetc32_0/upg_done_o
    SLICE_X57Y63         LUT4 (Prop_lut4_I2_O)        0.124   299.435 r  Ifetc32_0/instmem_i_13/O
                         net (fo=15, routed)          4.809   304.244    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y10         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                                               0.000   304.348 r  clock (IN)
                         net (fo=0)                   0.000   304.348    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   305.822 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   307.002    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   299.148 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   300.773    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   300.864 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.062   302.926    programRom_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.121   303.047 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.563   304.610    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   304.018    
                         clock uncertainty           -0.319   303.699    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.402   303.297    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        303.297    
                         arrival time                        -304.244    
  -------------------------------------------------------------------
                         slack                                 -0.947    

Slack (VIOLATED) :        -0.790ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        6.691ns  (logic 0.580ns (8.668%)  route 6.111ns (91.332%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.487ns = ( 304.835 - 304.348 ) 
    Source Clock Delay      (SCD):    -2.379ns = ( 297.621 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                                               0.000   300.000 r  clock (IN)
                         net (fo=0)                   0.000   300.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   301.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   302.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   294.208 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   295.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   296.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.612   297.621    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X57Y69         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDCE (Prop_fdce_C_Q)         0.456   298.077 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.403   299.481    Ifetc32_0/upg_done_o
    SLICE_X56Y63         LUT4 (Prop_lut4_I2_O)        0.124   299.605 r  Ifetc32_0/instmem_i_9/O
                         net (fo=15, routed)          4.707   304.312    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y12         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                                               0.000   304.348 r  clock (IN)
                         net (fo=0)                   0.000   304.348    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   305.822 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   307.002    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   299.148 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   300.773    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   300.864 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.062   302.926    programRom_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.121   303.047 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.788   304.835    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   304.243    
                         clock uncertainty           -0.319   303.924    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.402   303.522    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        303.522    
                         arrival time                        -304.312    
  -------------------------------------------------------------------
                         slack                                 -0.790    

Slack (VIOLATED) :        -0.732ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        6.353ns  (logic 0.580ns (9.130%)  route 5.773ns (90.870%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.207ns = ( 304.555 - 304.348 ) 
    Source Clock Delay      (SCD):    -2.379ns = ( 297.621 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                                               0.000   300.000 r  clock (IN)
                         net (fo=0)                   0.000   300.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   301.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   302.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   294.208 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   295.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   296.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.612   297.621    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X57Y69         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDCE (Prop_fdce_C_Q)         0.456   298.077 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.403   299.481    Ifetc32_0/upg_done_o
    SLICE_X56Y63         LUT4 (Prop_lut4_I2_O)        0.124   299.605 r  Ifetc32_0/instmem_i_9/O
                         net (fo=15, routed)          4.369   303.974    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y11         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                                               0.000   304.348 r  clock (IN)
                         net (fo=0)                   0.000   304.348    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   305.822 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   307.002    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   299.148 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   300.773    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   300.864 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.062   302.926    programRom_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.121   303.047 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.508   304.555    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   303.963    
                         clock uncertainty           -0.319   303.644    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.402   303.242    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        303.242    
                         arrival time                        -303.974    
  -------------------------------------------------------------------
                         slack                                 -0.732    

Slack (VIOLATED) :        -0.711ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        6.658ns  (logic 0.580ns (8.711%)  route 6.078ns (91.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.533ns = ( 304.880 - 304.348 ) 
    Source Clock Delay      (SCD):    -2.379ns = ( 297.621 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                                               0.000   300.000 r  clock (IN)
                         net (fo=0)                   0.000   300.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   301.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   302.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   294.208 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   295.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   296.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.612   297.621    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X57Y69         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDCE (Prop_fdce_C_Q)         0.456   298.077 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.471   299.548    Ifetc32_0/upg_done_o
    SLICE_X62Y64         LUT4 (Prop_lut4_I2_O)        0.124   299.672 r  Ifetc32_0/instmem_i_15/O
                         net (fo=15, routed)          4.607   304.279    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y9          RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                                               0.000   304.348 r  clock (IN)
                         net (fo=0)                   0.000   304.348    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   305.822 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   307.002    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   299.148 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   300.773    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   300.864 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.062   302.926    programRom_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.121   303.047 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.833   304.880    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   304.289    
                         clock uncertainty           -0.319   303.970    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.402   303.568    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        303.568    
                         arrival time                        -304.279    
  -------------------------------------------------------------------
                         slack                                 -0.711    

Slack (VIOLATED) :        -0.702ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        6.323ns  (logic 0.580ns (9.174%)  route 5.743ns (90.826%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.207ns = ( 304.555 - 304.348 ) 
    Source Clock Delay      (SCD):    -2.379ns = ( 297.621 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                                               0.000   300.000 r  clock (IN)
                         net (fo=0)                   0.000   300.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   301.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   302.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   294.208 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   295.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   296.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.612   297.621    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X57Y69         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDCE (Prop_fdce_C_Q)         0.456   298.077 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.304   299.381    Ifetc32_0/upg_done_o
    SLICE_X57Y64         LUT4 (Prop_lut4_I2_O)        0.124   299.505 r  Ifetc32_0/instmem_i_10/O
                         net (fo=15, routed)          4.438   303.944    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y11         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                                               0.000   304.348 r  clock (IN)
                         net (fo=0)                   0.000   304.348    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   305.822 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   307.002    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   299.148 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   300.773    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   300.864 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.062   302.926    programRom_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.121   303.047 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.508   304.555    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   303.963    
                         clock uncertainty           -0.319   303.644    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.402   303.242    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        303.242    
                         arrival time                        -303.944    
  -------------------------------------------------------------------
                         slack                                 -0.702    

Slack (VIOLATED) :        -0.672ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        6.348ns  (logic 0.580ns (9.137%)  route 5.768ns (90.863%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.262ns = ( 304.610 - 304.348 ) 
    Source Clock Delay      (SCD):    -2.379ns = ( 297.621 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                                               0.000   300.000 r  clock (IN)
                         net (fo=0)                   0.000   300.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   301.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   302.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   294.208 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   295.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   296.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.612   297.621    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X57Y69         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDCE (Prop_fdce_C_Q)         0.456   298.077 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.344   299.422    Ifetc32_0/upg_done_o
    SLICE_X58Y66         LUT4 (Prop_lut4_I2_O)        0.124   299.546 r  Ifetc32_0/instmem_i_7/O
                         net (fo=15, routed)          4.423   303.969    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y10         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                                               0.000   304.348 r  clock (IN)
                         net (fo=0)                   0.000   304.348    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   305.822 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   307.002    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   299.148 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   300.773    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   300.864 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.062   302.926    programRom_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.121   303.047 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.563   304.610    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   304.018    
                         clock uncertainty           -0.319   303.699    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.402   303.297    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        303.297    
                         arrival time                        -303.969    
  -------------------------------------------------------------------
                         slack                                 -0.672    

Slack (VIOLATED) :        -0.671ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        5.779ns  (logic 0.580ns (10.036%)  route 5.199ns (89.964%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 804.377 - 804.348 ) 
    Source Clock Delay      (SCD):    -2.379ns = ( 797.621 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clock (IN)
                         net (fo=0)                   0.000   800.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   802.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   794.208 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   795.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   796.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.612   797.621    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X57Y69         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDCE (Prop_fdce_C_Q)         0.456   798.077 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.680   800.757    programRom_0/upg_done_o
    SLICE_X60Y76         LUT4 (Prop_lut4_I2_O)        0.124   800.881 r  programRom_0/ram_i_18/O
                         net (fo=4, routed)           2.519   803.400    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[7]
    RAMB36_X2Y16         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clock (IN)
                         net (fo=0)                   0.000   804.348    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   807.002    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   799.148 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   800.773    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   800.864 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.931   802.795    dmemory32_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.100   802.895 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.482   804.377    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   803.785    
                         clock uncertainty           -0.319   803.466    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737   802.729    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        802.729    
                         arrival time                        -803.400    
  -------------------------------------------------------------------
                         slack                                 -0.671    

Slack (VIOLATED) :        -0.669ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        6.616ns  (logic 0.580ns (8.767%)  route 6.036ns (91.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.533ns = ( 304.880 - 304.348 ) 
    Source Clock Delay      (SCD):    -2.379ns = ( 297.621 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                                               0.000   300.000 r  clock (IN)
                         net (fo=0)                   0.000   300.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   301.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   302.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   294.208 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   295.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   296.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.612   297.621    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X57Y69         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDCE (Prop_fdce_C_Q)         0.456   298.077 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.344   299.422    Ifetc32_0/upg_done_o
    SLICE_X58Y66         LUT4 (Prop_lut4_I2_O)        0.124   299.546 r  Ifetc32_0/instmem_i_7/O
                         net (fo=15, routed)          4.691   304.237    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y9          RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                                               0.000   304.348 r  clock (IN)
                         net (fo=0)                   0.000   304.348    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   305.822 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   307.002    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   299.148 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   300.773    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   300.864 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.062   302.926    programRom_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.121   303.047 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.833   304.880    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   304.289    
                         clock uncertainty           -0.319   303.970    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.402   303.568    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        303.568    
                         arrival time                        -304.237    
  -------------------------------------------------------------------
                         slack                                 -0.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.186ns (7.184%)  route 2.403ns (92.816%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.394ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555    -0.496    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X57Y69         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.502     0.147    Ifetc32_0/upg_done_o
    SLICE_X57Y67         LUT4 (Prop_lut4_I2_O)        0.045     0.192 r  Ifetc32_0/instmem_i_3/O
                         net (fo=8, routed)           1.901     2.093    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    RAMB36_X0Y13         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.133     0.042    programRom_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.055     0.097 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.296     1.394    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.089     1.483    
                         clock uncertainty            0.319     1.802    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.265     2.067    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.186ns (7.061%)  route 2.448ns (92.939%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.394ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555    -0.496    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X57Y69         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.945     0.591    Ifetc32_0/upg_done_o
    SLICE_X60Y65         LUT4 (Prop_lut4_I2_O)        0.045     0.636 r  Ifetc32_0/instmem_i_11/O
                         net (fo=15, routed)          1.503     2.138    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y13         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.133     0.042    programRom_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.055     0.097 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.296     1.394    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.089     1.483    
                         clock uncertainty            0.319     1.802    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.265     2.067    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.186ns (6.970%)  route 2.482ns (93.030%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.394ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555    -0.496    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X57Y69         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.091     0.736    Ifetc32_0/upg_done_o
    SLICE_X56Y64         LUT4 (Prop_lut4_I2_O)        0.045     0.781 r  Ifetc32_0/instmem_i_6/O
                         net (fo=15, routed)          1.392     2.173    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y13         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.133     0.042    programRom_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.055     0.097 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.296     1.394    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.089     1.483    
                         clock uncertainty            0.319     1.802    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.265     2.067    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.269ns  (logic 0.186ns (8.199%)  route 2.083ns (91.801%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.952ns = ( 500.952 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.496ns = ( 499.504 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                                               0.000   500.000 r  clock (IN)
                         net (fo=0)                   0.000   500.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312   500.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   500.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339   498.414 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510   498.924    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.950 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555   499.504    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X57Y69         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDCE (Prop_fdce_C_Q)         0.141   499.645 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.516   500.162    Idecode32_0/upg_done_o
    SLICE_X58Y69         LUT4 (Prop_lut4_I2_O)        0.045   500.207 r  Idecode32_0/ram_i_35/O
                         net (fo=4, routed)           1.566   501.773    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[8]
    RAMB36_X3Y14         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                                               0.000   500.000 f  clock (IN)
                         net (fo=0)                   0.000   500.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501   500.501 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481   500.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657   498.325 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556   498.880    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.909 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.048   499.957    dmemory32_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.056   500.013 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          0.938   500.952    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.089   501.041    
                         clock uncertainty            0.319   501.360    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.296   501.656    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.656    
                         arrival time                         501.773    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.186ns (6.935%)  route 2.496ns (93.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.394ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555    -0.496    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X57Y69         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.659     0.304    Ifetc32_0/upg_done_o
    SLICE_X57Y63         LUT4 (Prop_lut4_I2_O)        0.045     0.349 r  Ifetc32_0/instmem_i_13/O
                         net (fo=15, routed)          1.837     2.186    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y13         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.133     0.042    programRom_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.055     0.097 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.296     1.394    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.089     1.483    
                         clock uncertainty            0.319     1.802    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.265     2.067    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.186ns (9.352%)  route 1.803ns (90.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.690ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555    -0.496    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X57Y69         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.524     0.169    Ifetc32_0/upg_done_o
    SLICE_X57Y67         LUT4 (Prop_lut4_I2_O)        0.045     0.214 r  Ifetc32_0/instmem_i_4/O
                         net (fo=8, routed)           1.279     1.493    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB18_X1Y27         RAMB18E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.133     0.042    programRom_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.055     0.097 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          0.593     0.690    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y27         RAMB18E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.089     0.780    
                         clock uncertainty            0.319     1.099    
    RAMB18_X1Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.265     1.364    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        1.819ns  (logic 0.186ns (10.226%)  route 1.633ns (89.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.597ns = ( 500.597 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.496ns = ( 499.504 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                                               0.000   500.000 r  clock (IN)
                         net (fo=0)                   0.000   500.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312   500.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   500.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339   498.414 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510   498.924    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.950 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555   499.504    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X57Y69         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDCE (Prop_fdce_C_Q)         0.141   499.645 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.432   500.077    programRom_0/upg_done_o
    SLICE_X58Y68         LUT4 (Prop_lut4_I2_O)        0.045   500.122 r  programRom_0/ram_i_3/O
                         net (fo=8, routed)           1.201   501.323    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]
    RAMB18_X1Y26         RAMB18E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                                               0.000   500.000 f  clock (IN)
                         net (fo=0)                   0.000   500.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501   500.501 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481   500.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657   498.325 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556   498.880    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.909 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.048   499.957    dmemory32_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.056   500.013 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          0.583   500.597    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y26         RAMB18E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.089   500.686    
                         clock uncertainty            0.319   501.005    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183   501.188    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                       -501.188    
                         arrival time                         501.323    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.186ns (6.892%)  route 2.513ns (93.108%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.394ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555    -0.496    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X57Y69         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.693     0.339    Ifetc32_0/upg_done_o
    SLICE_X62Y64         LUT4 (Prop_lut4_I2_O)        0.045     0.384 r  Ifetc32_0/instmem_i_15/O
                         net (fo=15, routed)          1.820     2.203    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y13         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.133     0.042    programRom_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.055     0.097 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.296     1.394    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.089     1.483    
                         clock uncertainty            0.319     1.802    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.265     2.067    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.825ns  (logic 0.186ns (6.584%)  route 2.639ns (93.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.394ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555    -0.496    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X57Y69         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.355 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.154     0.800    programRom_0/upg_done_o
    SLICE_X58Y65         LUT3 (Prop_lut3_I1_O)        0.045     0.845 r  programRom_0/instmem_i_44/O
                         net (fo=1, routed)           1.485     2.329    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y13         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.133     0.042    programRom_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.055     0.097 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.296     1.394    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.089     1.483    
                         clock uncertainty            0.319     1.802    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.378     2.180    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.186ns (9.258%)  route 1.823ns (90.742%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.690ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555    -0.496    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X57Y69         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.961     0.606    Ifetc32_0/upg_done_o
    SLICE_X62Y65         LUT4 (Prop_lut4_I2_O)        0.045     0.651 r  Ifetc32_0/instmem_i_12/O
                         net (fo=15, routed)          0.862     1.513    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y27         RAMB18E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.133     0.042    programRom_0/clk_out1
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.055     0.097 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          0.593     0.690    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y27         RAMB18E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.089     0.780    
                         clock uncertainty            0.319     1.099    
    RAMB18_X1Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.265     1.364    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.150    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        0.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.800ns  (logic 0.456ns (16.287%)  route 2.344ns (83.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 698.011 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 693.281 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.620   693.281    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456   693.737 r  upg_rst_reg/Q
                         net (fo=418, routed)         2.344   696.081    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SR[0]
    SLICE_X71Y73         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.494   698.011    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X71Y73         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/C
                         clock pessimism             -0.592   697.419    
                         clock uncertainty           -0.319   697.100    
    SLICE_X71Y73         FDRE (Setup_fdre_C_R)       -0.429   696.671    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg
  -------------------------------------------------------------------
                         required time                        696.671    
                         arrival time                        -696.081    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.709ns  (logic 0.580ns (21.414%)  route 2.129ns (78.586%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 698.009 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 693.281 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.620   693.281    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456   693.737 r  upg_rst_reg/Q
                         net (fo=418, routed)         1.308   695.045    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X67Y76         LUT2 (Prop_lut2_I1_O)        0.124   695.169 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1/O
                         net (fo=6, routed)           0.821   695.990    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X67Y75         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.492   698.009    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X67Y75         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
                         clock pessimism             -0.592   697.417    
                         clock uncertainty           -0.319   697.098    
    SLICE_X67Y75         FDSE (Setup_fdse_C_S)       -0.429   696.669    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]
  -------------------------------------------------------------------
                         required time                        696.669    
                         arrival time                        -695.990    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.709ns  (logic 0.580ns (21.414%)  route 2.129ns (78.586%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 698.009 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 693.281 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.620   693.281    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456   693.737 r  upg_rst_reg/Q
                         net (fo=418, routed)         1.308   695.045    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X67Y76         LUT2 (Prop_lut2_I1_O)        0.124   695.169 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1/O
                         net (fo=6, routed)           0.821   695.990    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X67Y75         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.492   698.009    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X67Y75         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
                         clock pessimism             -0.592   697.417    
                         clock uncertainty           -0.319   697.098    
    SLICE_X67Y75         FDSE (Setup_fdse_C_S)       -0.429   696.669    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]
  -------------------------------------------------------------------
                         required time                        696.669    
                         arrival time                        -695.990    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/s_axi_arvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        3.151ns  (logic 0.704ns (22.342%)  route 2.447ns (77.658%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 698.009 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 693.281 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.620   693.281    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456   693.737 f  upg_rst_reg/Q
                         net (fo=418, routed)         1.549   695.287    uart/inst/upg_inst/upg_rst_i
    SLICE_X69Y75         LUT2 (Prop_lut2_I0_O)        0.124   695.411 r  uart/inst/upg_inst/s_axi_arvalid_i_2/O
                         net (fo=1, routed)           0.898   696.308    uart/inst/upg_inst/s_axi_arvalid_i_2_n_0
    SLICE_X69Y75         LUT6 (Prop_lut6_I1_O)        0.124   696.432 r  uart/inst/upg_inst/s_axi_arvalid_i_1/O
                         net (fo=1, routed)           0.000   696.432    uart/inst/upg_inst/s_axi_arvalid_i_1_n_0
    SLICE_X69Y75         FDRE                                         r  uart/inst/upg_inst/s_axi_arvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.492   698.009    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X69Y75         FDRE                                         r  uart/inst/upg_inst/s_axi_arvalid_reg/C
                         clock pessimism             -0.592   697.417    
                         clock uncertainty           -0.319   697.098    
    SLICE_X69Y75         FDRE (Setup_fdre_C_D)        0.031   697.129    uart/inst/upg_inst/s_axi_arvalid_reg
  -------------------------------------------------------------------
                         required time                        697.129    
                         arrival time                        -696.432    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/s_axi_awaddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        3.148ns  (logic 0.580ns (18.427%)  route 2.568ns (81.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 698.012 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 693.281 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.620   693.281    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456   693.737 r  upg_rst_reg/Q
                         net (fo=418, routed)         2.568   696.305    uart/inst/upg_inst/upg_rst_i
    SLICE_X67Y72         LUT6 (Prop_lut6_I2_O)        0.124   696.429 r  uart/inst/upg_inst/s_axi_awaddr[3]_i_1/O
                         net (fo=1, routed)           0.000   696.429    uart/inst/upg_inst/s_axi_awaddr[3]_i_1_n_0
    SLICE_X67Y72         FDRE                                         r  uart/inst/upg_inst/s_axi_awaddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495   698.012    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X67Y72         FDRE                                         r  uart/inst/upg_inst/s_axi_awaddr_reg[3]/C
                         clock pessimism             -0.592   697.420    
                         clock uncertainty           -0.319   697.101    
    SLICE_X67Y72         FDRE (Setup_fdre_C_D)        0.029   697.130    uart/inst/upg_inst/s_axi_awaddr_reg[3]
  -------------------------------------------------------------------
                         required time                        697.130    
                         arrival time                        -696.429    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.672ns  (logic 0.580ns (21.706%)  route 2.092ns (78.294%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 698.011 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 693.281 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.620   693.281    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456   693.737 r  upg_rst_reg/Q
                         net (fo=418, routed)         1.101   694.838    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X66Y73         LUT2 (Prop_lut2_I1_O)        0.124   694.962 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.991   695.953    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X64Y73         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.494   698.011    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X64Y73         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
                         clock pessimism             -0.592   697.419    
                         clock uncertainty           -0.319   697.100    
    SLICE_X64Y73         FDSE (Setup_fdse_C_S)       -0.429   696.671    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]
  -------------------------------------------------------------------
                         required time                        696.671    
                         arrival time                        -695.953    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.672ns  (logic 0.580ns (21.706%)  route 2.092ns (78.294%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 698.011 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 693.281 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.620   693.281    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456   693.737 r  upg_rst_reg/Q
                         net (fo=418, routed)         1.101   694.838    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X66Y73         LUT2 (Prop_lut2_I1_O)        0.124   694.962 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.991   695.953    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X64Y73         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.494   698.011    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X64Y73         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/C
                         clock pessimism             -0.592   697.419    
                         clock uncertainty           -0.319   697.100    
    SLICE_X64Y73         FDSE (Setup_fdse_C_S)       -0.429   696.671    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]
  -------------------------------------------------------------------
                         required time                        696.671    
                         arrival time                        -695.953    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.672ns  (logic 0.580ns (21.706%)  route 2.092ns (78.294%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 698.011 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 693.281 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.620   693.281    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456   693.737 r  upg_rst_reg/Q
                         net (fo=418, routed)         1.101   694.838    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X66Y73         LUT2 (Prop_lut2_I1_O)        0.124   694.962 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.991   695.953    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/TX_FIFO_Reset
    SLICE_X64Y73         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.494   698.011    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X64Y73         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                         clock pessimism             -0.592   697.419    
                         clock uncertainty           -0.319   697.100    
    SLICE_X64Y73         FDRE (Setup_fdre_C_R)       -0.429   696.671    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg
  -------------------------------------------------------------------
                         required time                        696.671    
                         arrival time                        -695.953    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.668ns  (logic 0.580ns (21.742%)  route 2.088ns (78.258%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 698.011 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 693.281 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.620   693.281    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456   693.737 r  upg_rst_reg/Q
                         net (fo=418, routed)         1.101   694.838    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X66Y73         LUT2 (Prop_lut2_I1_O)        0.124   694.962 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.987   695.949    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X65Y73         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.494   698.011    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X65Y73         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
                         clock pessimism             -0.592   697.419    
                         clock uncertainty           -0.319   697.100    
    SLICE_X65Y73         FDSE (Setup_fdse_C_S)       -0.429   696.671    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]
  -------------------------------------------------------------------
                         required time                        696.671    
                         arrival time                        -695.949    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.668ns  (logic 0.580ns (21.742%)  route 2.088ns (78.258%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 698.011 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 693.281 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.620   693.281    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456   693.737 r  upg_rst_reg/Q
                         net (fo=418, routed)         1.101   694.838    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X66Y73         LUT2 (Prop_lut2_I1_O)        0.124   694.962 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.987   695.949    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X65Y73         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.494   698.011    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X65Y73         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/C
                         clock pessimism             -0.592   697.419    
                         clock uncertainty           -0.319   697.100    
    SLICE_X65Y73         FDSE (Setup_fdse_C_S)       -0.429   696.671    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]
  -------------------------------------------------------------------
                         required time                        696.671    
                         arrival time                        -695.949    
  -------------------------------------------------------------------
                         slack                                  0.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.186ns (21.430%)  route 0.682ns (78.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.265ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.559    -0.492    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.351 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.488     0.138    uart/inst/upg_inst/upg_rst_i
    SLICE_X67Y72         LUT5 (Prop_lut5_I1_O)        0.045     0.183 r  uart/inst/upg_inst/s_axi_wdata[6]_i_1/O
                         net (fo=4, routed)           0.194     0.376    uart/inst/upg_inst/s_axi_wdata[6]_i_1_n_0
    SLICE_X68Y71         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.826    -0.265    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y71         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism              0.089    -0.176    
                         clock uncertainty            0.319     0.143    
    SLICE_X68Y71         FDRE (Hold_fdre_C_R)        -0.018     0.125    uart/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.186ns (21.430%)  route 0.682ns (78.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.265ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.559    -0.492    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.351 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.488     0.138    uart/inst/upg_inst/upg_rst_i
    SLICE_X67Y72         LUT5 (Prop_lut5_I1_O)        0.045     0.183 r  uart/inst/upg_inst/s_axi_wdata[6]_i_1/O
                         net (fo=4, routed)           0.194     0.376    uart/inst/upg_inst/s_axi_wdata[6]_i_1_n_0
    SLICE_X68Y71         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.826    -0.265    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y71         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[3]/C
                         clock pessimism              0.089    -0.176    
                         clock uncertainty            0.319     0.143    
    SLICE_X68Y71         FDRE (Hold_fdre_C_R)        -0.018     0.125    uart/inst/upg_inst/s_axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.141ns (15.787%)  route 0.752ns (84.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.559    -0.492    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.752     0.402    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SR[0]
    SLICE_X63Y75         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821    -0.270    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X63Y75         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[2]/C
                         clock pessimism              0.089    -0.181    
                         clock uncertainty            0.319     0.138    
    SLICE_X63Y75         FDSE (Hold_fdse_C_S)        -0.018     0.120    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.141ns (15.787%)  route 0.752ns (84.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.559    -0.492    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.752     0.402    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SR[0]
    SLICE_X63Y75         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821    -0.270    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X63Y75         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg/C
                         clock pessimism              0.089    -0.181    
                         clock uncertainty            0.319     0.138    
    SLICE_X63Y75         FDRE (Hold_fdre_C_R)        -0.018     0.120    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.141ns (15.787%)  route 0.752ns (84.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.559    -0.492    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.752     0.402    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SR[0]
    SLICE_X63Y75         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821    -0.270    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X63Y75         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start_reg/C
                         clock pessimism              0.089    -0.181    
                         clock uncertainty            0.319     0.138    
    SLICE_X63Y75         FDRE (Hold_fdre_C_R)        -0.018     0.120    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start_reg
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/s_axi_awvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.231ns (22.768%)  route 0.784ns (77.232%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.559    -0.492    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.351 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.486     0.135    uart/inst/upg_inst/upg_rst_i
    SLICE_X65Y72         LUT5 (Prop_lut5_I1_O)        0.045     0.180 r  uart/inst/upg_inst/s_axi_awvalid_i_2/O
                         net (fo=1, routed)           0.298     0.478    uart/inst/upg_inst/s_axi_awvalid_i_2_n_0
    SLICE_X65Y72         LUT5 (Prop_lut5_I0_O)        0.045     0.523 r  uart/inst/upg_inst/s_axi_awvalid_i_1/O
                         net (fo=1, routed)           0.000     0.523    uart/inst/upg_inst/s_axi_awvalid_i_1_n_0
    SLICE_X65Y72         FDRE                                         r  uart/inst/upg_inst/s_axi_awvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.825    -0.266    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y72         FDRE                                         r  uart/inst/upg_inst/s_axi_awvalid_reg/C
                         clock pessimism              0.089    -0.177    
                         clock uncertainty            0.319     0.142    
    SLICE_X65Y72         FDRE (Hold_fdre_C_D)         0.091     0.233    uart/inst/upg_inst/s_axi_awvalid_reg
  -------------------------------------------------------------------
                         required time                         -0.233    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.186ns (20.244%)  route 0.733ns (79.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.559    -0.492    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.351 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.488     0.138    uart/inst/upg_inst/upg_rst_i
    SLICE_X67Y72         LUT5 (Prop_lut5_I1_O)        0.045     0.183 r  uart/inst/upg_inst/s_axi_wdata[6]_i_1/O
                         net (fo=4, routed)           0.244     0.427    uart/inst/upg_inst/s_axi_wdata[6]_i_1_n_0
    SLICE_X69Y72         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.825    -0.266    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X69Y72         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[5]/C
                         clock pessimism              0.089    -0.177    
                         clock uncertainty            0.319     0.142    
    SLICE_X69Y72         FDRE (Hold_fdre_C_R)        -0.018     0.124    uart/inst/upg_inst/s_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.427    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.186ns (20.244%)  route 0.733ns (79.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.559    -0.492    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.351 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.488     0.138    uart/inst/upg_inst/upg_rst_i
    SLICE_X67Y72         LUT5 (Prop_lut5_I1_O)        0.045     0.183 r  uart/inst/upg_inst/s_axi_wdata[6]_i_1/O
                         net (fo=4, routed)           0.244     0.427    uart/inst/upg_inst/s_axi_wdata[6]_i_1_n_0
    SLICE_X69Y72         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.825    -0.266    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X69Y72         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[6]/C
                         clock pessimism              0.089    -0.177    
                         clock uncertainty            0.319     0.142    
    SLICE_X69Y72         FDRE (Hold_fdre_C_R)        -0.018     0.124    uart/inst/upg_inst/s_axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.427    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.186ns (18.002%)  route 0.847ns (81.998%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.559    -0.492    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.351 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.847     0.497    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/s_axi_aresetn
    SLICE_X65Y75         LUT5 (Prop_lut5_I3_O)        0.045     0.542 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1/O
                         net (fo=1, routed)           0.000     0.542    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/p_2_out
    SLICE_X65Y75         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.822    -0.269    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X65Y75         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                         clock pessimism              0.089    -0.180    
                         clock uncertainty            0.319     0.139    
    SLICE_X65Y75         FDRE (Hold_fdre_C_D)         0.092     0.231    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.231    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.186ns (17.630%)  route 0.869ns (82.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.559    -0.492    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.351 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.869     0.518    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/s_axi_aresetn
    SLICE_X64Y75         LUT5 (Prop_lut5_I3_O)        0.045     0.563 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/SERIAL_TO_PARALLEL[7].fifo_din[7]_i_1/O
                         net (fo=1, routed)           0.000     0.563    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/p_5_out
    SLICE_X64Y75         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.822    -0.269    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X64Y75         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
                         clock pessimism              0.089    -0.180    
                         clock uncertainty            0.319     0.139    
    SLICE_X64Y75         FDRE (Hold_fdre_C_D)         0.092     0.231    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.231    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                  0.333    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       16.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.465ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.586ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_0/switchrdata_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 0.580ns (12.548%)  route 4.042ns (87.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.897ns = ( 19.842 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.371ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.620    -2.371    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.915 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.859    -1.055    Idecode32_0/upg_rst
    SLICE_X59Y81         LUT2 (Prop_lut2_I1_O)        0.124    -0.931 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        3.183     2.251    switchs_0/AR[0]
    SLICE_X73Y65         FDCE                                         f  switchs_0/switchrdata_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.586    19.842    switchs_0/clk_out1
    SLICE_X73Y65         FDCE                                         r  switchs_0/switchrdata_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.428    19.414    
                         clock uncertainty           -0.175    19.240    
    SLICE_X73Y65         FDCE (Recov_fdce_C_CLR)     -0.402    18.838    switchs_0/switchrdata_reg[11]
  -------------------------------------------------------------------
                         required time                         18.838    
                         arrival time                          -2.251    
  -------------------------------------------------------------------
                         slack                                 16.586    

Slack (MET) :             16.586ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_0/switchrdata_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 0.580ns (12.548%)  route 4.042ns (87.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.897ns = ( 19.842 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.371ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.620    -2.371    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.915 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.859    -1.055    Idecode32_0/upg_rst
    SLICE_X59Y81         LUT2 (Prop_lut2_I1_O)        0.124    -0.931 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        3.183     2.251    switchs_0/AR[0]
    SLICE_X73Y65         FDCE                                         f  switchs_0/switchrdata_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.586    19.842    switchs_0/clk_out1
    SLICE_X73Y65         FDCE                                         r  switchs_0/switchrdata_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.428    19.414    
                         clock uncertainty           -0.175    19.240    
    SLICE_X73Y65         FDCE (Recov_fdce_C_CLR)     -0.402    18.838    switchs_0/switchrdata_reg[12]
  -------------------------------------------------------------------
                         required time                         18.838    
                         arrival time                          -2.251    
  -------------------------------------------------------------------
                         slack                                 16.586    

Slack (MET) :             16.789ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_0/switchrdata_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 0.580ns (12.984%)  route 3.887ns (87.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.895ns = ( 19.844 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.371ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.620    -2.371    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.915 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.859    -1.055    Idecode32_0/upg_rst
    SLICE_X59Y81         LUT2 (Prop_lut2_I1_O)        0.124    -0.931 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        3.028     2.096    switchs_0/AR[0]
    SLICE_X76Y65         FDCE                                         f  switchs_0/switchrdata_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.588    19.844    switchs_0/clk_out1
    SLICE_X76Y65         FDCE                                         r  switchs_0/switchrdata_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.428    19.416    
                         clock uncertainty           -0.175    19.242    
    SLICE_X76Y65         FDCE (Recov_fdce_C_CLR)     -0.356    18.886    switchs_0/switchrdata_reg[4]
  -------------------------------------------------------------------
                         required time                         18.886    
                         arrival time                          -2.096    
  -------------------------------------------------------------------
                         slack                                 16.789    

Slack (MET) :             16.789ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_0/switchrdata_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 0.580ns (12.984%)  route 3.887ns (87.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.895ns = ( 19.844 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.371ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.620    -2.371    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.915 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.859    -1.055    Idecode32_0/upg_rst
    SLICE_X59Y81         LUT2 (Prop_lut2_I1_O)        0.124    -0.931 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        3.028     2.096    switchs_0/AR[0]
    SLICE_X76Y65         FDCE                                         f  switchs_0/switchrdata_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.588    19.844    switchs_0/clk_out1
    SLICE_X76Y65         FDCE                                         r  switchs_0/switchrdata_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.428    19.416    
                         clock uncertainty           -0.175    19.242    
    SLICE_X76Y65         FDCE (Recov_fdce_C_CLR)     -0.356    18.886    switchs_0/switchrdata_reg[7]
  -------------------------------------------------------------------
                         required time                         18.886    
                         arrival time                          -2.096    
  -------------------------------------------------------------------
                         slack                                 16.789    

Slack (MET) :             16.831ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_0/switchrdata_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 0.580ns (12.984%)  route 3.887ns (87.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.895ns = ( 19.844 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.371ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.620    -2.371    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.915 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.859    -1.055    Idecode32_0/upg_rst
    SLICE_X59Y81         LUT2 (Prop_lut2_I1_O)        0.124    -0.931 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        3.028     2.096    switchs_0/AR[0]
    SLICE_X76Y65         FDCE                                         f  switchs_0/switchrdata_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.588    19.844    switchs_0/clk_out1
    SLICE_X76Y65         FDCE                                         r  switchs_0/switchrdata_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.428    19.416    
                         clock uncertainty           -0.175    19.242    
    SLICE_X76Y65         FDCE (Recov_fdce_C_CLR)     -0.314    18.928    switchs_0/switchrdata_reg[0]
  -------------------------------------------------------------------
                         required time                         18.928    
                         arrival time                          -2.096    
  -------------------------------------------------------------------
                         slack                                 16.831    

Slack (MET) :             16.831ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_0/switchrdata_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 0.580ns (12.984%)  route 3.887ns (87.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.895ns = ( 19.844 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.371ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.620    -2.371    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.915 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.859    -1.055    Idecode32_0/upg_rst
    SLICE_X59Y81         LUT2 (Prop_lut2_I1_O)        0.124    -0.931 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        3.028     2.096    switchs_0/AR[0]
    SLICE_X76Y65         FDCE                                         f  switchs_0/switchrdata_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.588    19.844    switchs_0/clk_out1
    SLICE_X76Y65         FDCE                                         r  switchs_0/switchrdata_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.428    19.416    
                         clock uncertainty           -0.175    19.242    
    SLICE_X76Y65         FDCE (Recov_fdce_C_CLR)     -0.314    18.928    switchs_0/switchrdata_reg[3]
  -------------------------------------------------------------------
                         required time                         18.928    
                         arrival time                          -2.096    
  -------------------------------------------------------------------
                         slack                                 16.831    

Slack (MET) :             16.939ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_0/switchrdata_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.580ns (13.437%)  route 3.736ns (86.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.896ns = ( 19.843 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.371ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.620    -2.371    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.915 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.859    -1.055    Idecode32_0/upg_rst
    SLICE_X59Y81         LUT2 (Prop_lut2_I1_O)        0.124    -0.931 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        2.877     1.945    switchs_0/AR[0]
    SLICE_X76Y66         FDCE                                         f  switchs_0/switchrdata_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.587    19.843    switchs_0/clk_out1
    SLICE_X76Y66         FDCE                                         r  switchs_0/switchrdata_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.428    19.415    
                         clock uncertainty           -0.175    19.241    
    SLICE_X76Y66         FDCE (Recov_fdce_C_CLR)     -0.356    18.885    switchs_0/switchrdata_reg[5]
  -------------------------------------------------------------------
                         required time                         18.885    
                         arrival time                          -1.945    
  -------------------------------------------------------------------
                         slack                                 16.939    

Slack (MET) :             16.981ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_0/switchrdata_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.580ns (13.437%)  route 3.736ns (86.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.896ns = ( 19.843 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.371ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.620    -2.371    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.915 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.859    -1.055    Idecode32_0/upg_rst
    SLICE_X59Y81         LUT2 (Prop_lut2_I1_O)        0.124    -0.931 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        2.877     1.945    switchs_0/AR[0]
    SLICE_X76Y66         FDCE                                         f  switchs_0/switchrdata_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.587    19.843    switchs_0/clk_out1
    SLICE_X76Y66         FDCE                                         r  switchs_0/switchrdata_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.428    19.415    
                         clock uncertainty           -0.175    19.241    
    SLICE_X76Y66         FDCE (Recov_fdce_C_CLR)     -0.314    18.927    switchs_0/switchrdata_reg[2]
  -------------------------------------------------------------------
                         required time                         18.927    
                         arrival time                          -1.945    
  -------------------------------------------------------------------
                         slack                                 16.981    

Slack (MET) :             17.089ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_0/switchrdata_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 0.580ns (13.924%)  route 3.586ns (86.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.897ns = ( 19.842 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.371ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.620    -2.371    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.915 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.859    -1.055    Idecode32_0/upg_rst
    SLICE_X59Y81         LUT2 (Prop_lut2_I1_O)        0.124    -0.931 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        2.726     1.795    switchs_0/AR[0]
    SLICE_X76Y67         FDCE                                         f  switchs_0/switchrdata_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.586    19.842    switchs_0/clk_out1
    SLICE_X76Y67         FDCE                                         r  switchs_0/switchrdata_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.428    19.414    
                         clock uncertainty           -0.175    19.240    
    SLICE_X76Y67         FDCE (Recov_fdce_C_CLR)     -0.356    18.884    switchs_0/switchrdata_reg[6]
  -------------------------------------------------------------------
                         required time                         18.884    
                         arrival time                          -1.795    
  -------------------------------------------------------------------
                         slack                                 17.089    

Slack (MET) :             17.131ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_0/switchrdata_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 0.580ns (13.924%)  route 3.586ns (86.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.897ns = ( 19.842 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.371ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.620    -2.371    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.915 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.859    -1.055    Idecode32_0/upg_rst
    SLICE_X59Y81         LUT2 (Prop_lut2_I1_O)        0.124    -0.931 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        2.726     1.795    switchs_0/AR[0]
    SLICE_X76Y67         FDCE                                         f  switchs_0/switchrdata_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.586    19.842    switchs_0/clk_out1
    SLICE_X76Y67         FDCE                                         r  switchs_0/switchrdata_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.428    19.414    
                         clock uncertainty           -0.175    19.240    
    SLICE_X76Y67         FDCE (Recov_fdce_C_CLR)     -0.314    18.926    switchs_0/switchrdata_reg[1]
  -------------------------------------------------------------------
                         required time                         18.926    
                         arrival time                          -1.795    
  -------------------------------------------------------------------
                         slack                                 17.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.465ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            leds_0/ledout_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.186ns (6.985%)  route 2.477ns (93.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.559    -0.492    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.379     0.029    Idecode32_0/upg_rst
    SLICE_X59Y81         LUT2 (Prop_lut2_I1_O)        0.045     0.074 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        2.097     2.171    leds_0/AR[0]
    SLICE_X30Y79         FDCE                                         f  leds_0/ledout_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.829    -0.262    leds_0/clk_out1
    SLICE_X30Y79         FDCE                                         r  leds_0/ledout_reg[12]/C
                         clock pessimism              0.036    -0.227    
    SLICE_X30Y79         FDCE (Remov_fdce_C_CLR)     -0.067    -0.294    leds_0/ledout_reg[12]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.465ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            leds_0/ledout_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.186ns (6.985%)  route 2.477ns (93.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.559    -0.492    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.379     0.029    Idecode32_0/upg_rst
    SLICE_X59Y81         LUT2 (Prop_lut2_I1_O)        0.045     0.074 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        2.097     2.171    leds_0/AR[0]
    SLICE_X30Y79         FDCE                                         f  leds_0/ledout_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.829    -0.262    leds_0/clk_out1
    SLICE_X30Y79         FDCE                                         r  leds_0/ledout_reg[13]/C
                         clock pessimism              0.036    -0.227    
    SLICE_X30Y79         FDCE (Remov_fdce_C_CLR)     -0.067    -0.294    leds_0/ledout_reg[13]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.465ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            leds_0/ledout_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.186ns (6.985%)  route 2.477ns (93.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.559    -0.492    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.379     0.029    Idecode32_0/upg_rst
    SLICE_X59Y81         LUT2 (Prop_lut2_I1_O)        0.045     0.074 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        2.097     2.171    leds_0/AR[0]
    SLICE_X30Y79         FDCE                                         f  leds_0/ledout_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.829    -0.262    leds_0/clk_out1
    SLICE_X30Y79         FDCE                                         r  leds_0/ledout_reg[14]/C
                         clock pessimism              0.036    -0.227    
    SLICE_X30Y79         FDCE (Remov_fdce_C_CLR)     -0.067    -0.294    leds_0/ledout_reg[14]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.465ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            leds_0/ledout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.186ns (6.985%)  route 2.477ns (93.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.559    -0.492    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.379     0.029    Idecode32_0/upg_rst
    SLICE_X59Y81         LUT2 (Prop_lut2_I1_O)        0.045     0.074 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        2.097     2.171    leds_0/AR[0]
    SLICE_X30Y79         FDCE                                         f  leds_0/ledout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.829    -0.262    leds_0/clk_out1
    SLICE_X30Y79         FDCE                                         r  leds_0/ledout_reg[9]/C
                         clock pessimism              0.036    -0.227    
    SLICE_X30Y79         FDCE (Remov_fdce_C_CLR)     -0.067    -0.294    leds_0/ledout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.486ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            leds_0/ledout_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.689ns  (logic 0.186ns (6.916%)  route 2.503ns (93.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.559    -0.492    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.379     0.029    Idecode32_0/upg_rst
    SLICE_X59Y81         LUT2 (Prop_lut2_I1_O)        0.045     0.074 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        2.124     2.198    leds_0/AR[0]
    SLICE_X30Y84         FDCE                                         f  leds_0/ledout_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.834    -0.257    leds_0/clk_out1
    SLICE_X30Y84         FDCE                                         r  leds_0/ledout_reg[20]/C
                         clock pessimism              0.036    -0.222    
    SLICE_X30Y84         FDCE (Remov_fdce_C_CLR)     -0.067    -0.289    leds_0/ledout_reg[20]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.486ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            leds_0/ledout_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.689ns  (logic 0.186ns (6.916%)  route 2.503ns (93.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.559    -0.492    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.379     0.029    Idecode32_0/upg_rst
    SLICE_X59Y81         LUT2 (Prop_lut2_I1_O)        0.045     0.074 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        2.124     2.198    leds_0/AR[0]
    SLICE_X30Y84         FDCE                                         f  leds_0/ledout_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.834    -0.257    leds_0/clk_out1
    SLICE_X30Y84         FDCE                                         r  leds_0/ledout_reg[21]/C
                         clock pessimism              0.036    -0.222    
    SLICE_X30Y84         FDCE (Remov_fdce_C_CLR)     -0.067    -0.289    leds_0/ledout_reg[21]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.486ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            leds_0/ledout_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.689ns  (logic 0.186ns (6.916%)  route 2.503ns (93.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.559    -0.492    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.379     0.029    Idecode32_0/upg_rst
    SLICE_X59Y81         LUT2 (Prop_lut2_I1_O)        0.045     0.074 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        2.124     2.198    leds_0/AR[0]
    SLICE_X30Y84         FDCE                                         f  leds_0/ledout_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.834    -0.257    leds_0/clk_out1
    SLICE_X30Y84         FDCE                                         r  leds_0/ledout_reg[22]/C
                         clock pessimism              0.036    -0.222    
    SLICE_X30Y84         FDCE (Remov_fdce_C_CLR)     -0.067    -0.289    leds_0/ledout_reg[22]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.486ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            leds_0/ledout_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.689ns  (logic 0.186ns (6.916%)  route 2.503ns (93.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.559    -0.492    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.379     0.029    Idecode32_0/upg_rst
    SLICE_X59Y81         LUT2 (Prop_lut2_I1_O)        0.045     0.074 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        2.124     2.198    leds_0/AR[0]
    SLICE_X30Y84         FDCE                                         f  leds_0/ledout_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.834    -0.257    leds_0/clk_out1
    SLICE_X30Y84         FDCE                                         r  leds_0/ledout_reg[23]/C
                         clock pessimism              0.036    -0.222    
    SLICE_X30Y84         FDCE (Remov_fdce_C_CLR)     -0.067    -0.289    leds_0/ledout_reg[23]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.490ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            leds_0/ledout_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.186ns (6.985%)  route 2.477ns (93.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.559    -0.492    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.379     0.029    Idecode32_0/upg_rst
    SLICE_X59Y81         LUT2 (Prop_lut2_I1_O)        0.045     0.074 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        2.097     2.171    leds_0/AR[0]
    SLICE_X31Y79         FDCE                                         f  leds_0/ledout_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.829    -0.262    leds_0/clk_out1
    SLICE_X31Y79         FDCE                                         r  leds_0/ledout_reg[10]/C
                         clock pessimism              0.036    -0.227    
    SLICE_X31Y79         FDCE (Remov_fdce_C_CLR)     -0.092    -0.319    leds_0/ledout_reg[10]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.490ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            leds_0/ledout_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.186ns (6.985%)  route 2.477ns (93.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.559    -0.492    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.379     0.029    Idecode32_0/upg_rst
    SLICE_X59Y81         LUT2 (Prop_lut2_I1_O)        0.045     0.074 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        2.097     2.171    leds_0/AR[0]
    SLICE_X31Y79         FDCE                                         f  leds_0/ledout_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.829    -0.262    leds_0/clk_out1
    SLICE_X31Y79         FDCE                                         r  leds_0/ledout_reg[11]/C
                         clock pessimism              0.036    -0.227    
    SLICE_X31Y79         FDCE (Remov_fdce_C_CLR)     -0.092    -0.319    leds_0/ledout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  2.490    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        0.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.993ns  (logic 0.456ns (15.237%)  route 2.537ns (84.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 698.015 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 693.281 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.620   693.281    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456   693.737 f  upg_rst_reg/Q
                         net (fo=418, routed)         2.537   696.274    uart/inst/upg_inst/upg_rst_i
    SLICE_X68Y70         FDCE                                         f  uart/inst/upg_inst/msg_indx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.498   698.015    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y70         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism             -0.592   697.423    
                         clock uncertainty           -0.319   697.104    
    SLICE_X68Y70         FDCE (Recov_fdce_C_CLR)     -0.405   696.699    uart/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                        696.699    
                         arrival time                        -696.274    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.993ns  (logic 0.456ns (15.237%)  route 2.537ns (84.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 698.015 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 693.281 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.620   693.281    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456   693.737 f  upg_rst_reg/Q
                         net (fo=418, routed)         2.537   696.274    uart/inst/upg_inst/upg_rst_i
    SLICE_X68Y70         FDCE                                         f  uart/inst/upg_inst/msg_indx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.498   698.015    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y70         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism             -0.592   697.423    
                         clock uncertainty           -0.319   697.104    
    SLICE_X68Y70         FDCE (Recov_fdce_C_CLR)     -0.405   696.699    uart/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                        696.699    
                         arrival time                        -696.274    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.970ns  (logic 0.456ns (15.352%)  route 2.514ns (84.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 698.014 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 693.281 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.620   693.281    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456   693.737 f  upg_rst_reg/Q
                         net (fo=418, routed)         2.514   696.252    uart/inst/upg_inst/upg_rst_i
    SLICE_X71Y71         FDCE                                         f  uart/inst/upg_inst/msg_indx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.497   698.014    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X71Y71         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism             -0.592   697.422    
                         clock uncertainty           -0.319   697.103    
    SLICE_X71Y71         FDCE (Recov_fdce_C_CLR)     -0.405   696.698    uart/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                        696.698    
                         arrival time                        -696.252    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.970ns  (logic 0.456ns (15.352%)  route 2.514ns (84.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 698.014 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 693.281 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.620   693.281    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456   693.737 f  upg_rst_reg/Q
                         net (fo=418, routed)         2.514   696.252    uart/inst/upg_inst/upg_rst_i
    SLICE_X71Y71         FDCE                                         f  uart/inst/upg_inst/msg_indx_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.497   698.014    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X71Y71         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism             -0.592   697.422    
                         clock uncertainty           -0.319   697.103    
    SLICE_X71Y71         FDCE (Recov_fdce_C_CLR)     -0.405   696.698    uart/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                        696.698    
                         arrival time                        -696.252    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.970ns  (logic 0.456ns (15.352%)  route 2.514ns (84.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 698.014 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 693.281 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.620   693.281    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456   693.737 f  upg_rst_reg/Q
                         net (fo=418, routed)         2.514   696.252    uart/inst/upg_inst/upg_rst_i
    SLICE_X71Y71         FDCE                                         f  uart/inst/upg_inst/msg_indx_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.497   698.014    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X71Y71         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
                         clock pessimism             -0.592   697.422    
                         clock uncertainty           -0.319   697.103    
    SLICE_X71Y71         FDCE (Recov_fdce_C_CLR)     -0.405   696.698    uart/inst/upg_inst/msg_indx_reg[4]
  -------------------------------------------------------------------
                         required time                        696.698    
                         arrival time                        -696.252    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.970ns  (logic 0.456ns (15.352%)  route 2.514ns (84.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 698.014 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 693.281 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.620   693.281    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456   693.737 f  upg_rst_reg/Q
                         net (fo=418, routed)         2.514   696.252    uart/inst/upg_inst/upg_rst_i
    SLICE_X71Y71         FDCE                                         f  uart/inst/upg_inst/msg_indx_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.497   698.014    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X71Y71         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[5]/C
                         clock pessimism             -0.592   697.422    
                         clock uncertainty           -0.319   697.103    
    SLICE_X71Y71         FDCE (Recov_fdce_C_CLR)     -0.405   696.698    uart/inst/upg_inst/msg_indx_reg[5]
  -------------------------------------------------------------------
                         required time                        696.698    
                         arrival time                        -696.252    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/wwait_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.971ns  (logic 0.456ns (15.348%)  route 2.515ns (84.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.982ns = ( 698.018 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 693.281 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.620   693.281    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456   693.737 f  upg_rst_reg/Q
                         net (fo=418, routed)         2.515   696.252    uart/inst/upg_inst/upg_rst_i
    SLICE_X57Y58         FDCE                                         f  uart/inst/upg_inst/wwait_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.501   698.018    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X57Y58         FDCE                                         r  uart/inst/upg_inst/wwait_cnt_reg[14]/C
                         clock pessimism             -0.592   697.426    
                         clock uncertainty           -0.319   697.107    
    SLICE_X57Y58         FDCE (Recov_fdce_C_CLR)     -0.405   696.702    uart/inst/upg_inst/wwait_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                        696.702    
                         arrival time                        -696.252    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.970ns  (logic 0.456ns (15.352%)  route 2.514ns (84.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 698.014 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 693.281 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.620   693.281    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456   693.737 f  upg_rst_reg/Q
                         net (fo=418, routed)         2.514   696.252    uart/inst/upg_inst/upg_rst_i
    SLICE_X70Y71         FDCE                                         f  uart/inst/upg_inst/msg_indx_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.497   698.014    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X70Y71         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[6]/C
                         clock pessimism             -0.592   697.422    
                         clock uncertainty           -0.319   697.103    
    SLICE_X70Y71         FDCE (Recov_fdce_C_CLR)     -0.319   696.784    uart/inst/upg_inst/msg_indx_reg[6]
  -------------------------------------------------------------------
                         required time                        696.784    
                         arrival time                        -696.252    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.970ns  (logic 0.456ns (15.352%)  route 2.514ns (84.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 698.014 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 693.281 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.620   693.281    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456   693.737 f  upg_rst_reg/Q
                         net (fo=418, routed)         2.514   696.252    uart/inst/upg_inst/upg_rst_i
    SLICE_X70Y71         FDCE                                         f  uart/inst/upg_inst/msg_indx_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.497   698.014    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X70Y71         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[7]/C
                         clock pessimism             -0.592   697.422    
                         clock uncertainty           -0.319   697.103    
    SLICE_X70Y71         FDCE (Recov_fdce_C_CLR)     -0.319   696.784    uart/inst/upg_inst/msg_indx_reg[7]
  -------------------------------------------------------------------
                         required time                        696.784    
                         arrival time                        -696.252    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/wwait_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.823ns  (logic 0.456ns (16.155%)  route 2.367ns (83.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.982ns = ( 698.018 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.371ns = ( 693.281 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.620   693.281    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456   693.737 f  upg_rst_reg/Q
                         net (fo=418, routed)         2.367   696.104    uart/inst/upg_inst/upg_rst_i
    SLICE_X57Y57         FDCE                                         f  uart/inst/upg_inst/wwait_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.501   698.018    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X57Y57         FDCE                                         r  uart/inst/upg_inst/wwait_cnt_reg[11]/C
                         clock pessimism             -0.592   697.426    
                         clock uncertainty           -0.319   697.107    
    SLICE_X57Y57         FDCE (Recov_fdce_C_CLR)     -0.405   696.702    uart/inst/upg_inst/wwait_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        696.702    
                         arrival time                        -696.104    
  -------------------------------------------------------------------
                         slack                                  0.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/rwait_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.062%)  route 0.640ns (81.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.559    -0.492    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.351 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.640     0.289    uart/inst/upg_inst/upg_rst_i
    SLICE_X58Y78         FDCE                                         f  uart/inst/upg_inst/rwait_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.823    -0.268    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y78         FDCE                                         r  uart/inst/upg_inst/rwait_cnt_reg[13]/C
                         clock pessimism              0.089    -0.179    
                         clock uncertainty            0.319     0.140    
    SLICE_X58Y78         FDCE (Remov_fdce_C_CLR)     -0.067     0.073    uart/inst/upg_inst/rwait_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/rwait_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.062%)  route 0.640ns (81.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.559    -0.492    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.351 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.640     0.289    uart/inst/upg_inst/upg_rst_i
    SLICE_X58Y78         FDCE                                         f  uart/inst/upg_inst/rwait_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.823    -0.268    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y78         FDCE                                         r  uart/inst/upg_inst/rwait_cnt_reg[14]/C
                         clock pessimism              0.089    -0.179    
                         clock uncertainty            0.319     0.140    
    SLICE_X58Y78         FDCE (Remov_fdce_C_CLR)     -0.067     0.073    uart/inst/upg_inst/rwait_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/rwait_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.062%)  route 0.640ns (81.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.559    -0.492    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.351 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.640     0.289    uart/inst/upg_inst/upg_rst_i
    SLICE_X58Y78         FDCE                                         f  uart/inst/upg_inst/rwait_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.823    -0.268    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y78         FDCE                                         r  uart/inst/upg_inst/rwait_cnt_reg[15]/C
                         clock pessimism              0.089    -0.179    
                         clock uncertainty            0.319     0.140    
    SLICE_X58Y78         FDCE (Remov_fdce_C_CLR)     -0.067     0.073    uart/inst/upg_inst/rwait_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/rwait_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.141ns (17.947%)  route 0.645ns (82.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.559    -0.492    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.351 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.645     0.294    uart/inst/upg_inst/upg_rst_i
    SLICE_X58Y77         FDCE                                         f  uart/inst/upg_inst/rwait_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.822    -0.269    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y77         FDCE                                         r  uart/inst/upg_inst/rwait_cnt_reg[10]/C
                         clock pessimism              0.089    -0.180    
                         clock uncertainty            0.319     0.139    
    SLICE_X58Y77         FDCE (Remov_fdce_C_CLR)     -0.067     0.072    uart/inst/upg_inst/rwait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/rwait_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.141ns (17.947%)  route 0.645ns (82.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.559    -0.492    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.351 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.645     0.294    uart/inst/upg_inst/upg_rst_i
    SLICE_X58Y77         FDCE                                         f  uart/inst/upg_inst/rwait_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.822    -0.269    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y77         FDCE                                         r  uart/inst/upg_inst/rwait_cnt_reg[11]/C
                         clock pessimism              0.089    -0.180    
                         clock uncertainty            0.319     0.139    
    SLICE_X58Y77         FDCE (Remov_fdce_C_CLR)     -0.067     0.072    uart/inst/upg_inst/rwait_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/rwait_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.141ns (17.947%)  route 0.645ns (82.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.559    -0.492    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.351 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.645     0.294    uart/inst/upg_inst/upg_rst_i
    SLICE_X58Y77         FDCE                                         f  uart/inst/upg_inst/rwait_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.822    -0.269    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y77         FDCE                                         r  uart/inst/upg_inst/rwait_cnt_reg[12]/C
                         clock pessimism              0.089    -0.180    
                         clock uncertainty            0.319     0.139    
    SLICE_X58Y77         FDCE (Remov_fdce_C_CLR)     -0.067     0.072    uart/inst/upg_inst/rwait_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/rwait_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.141ns (17.947%)  route 0.645ns (82.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.559    -0.492    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.351 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.645     0.294    uart/inst/upg_inst/upg_rst_i
    SLICE_X58Y77         FDCE                                         f  uart/inst/upg_inst/rwait_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.822    -0.269    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y77         FDCE                                         r  uart/inst/upg_inst/rwait_cnt_reg[1]/C
                         clock pessimism              0.089    -0.180    
                         clock uncertainty            0.319     0.139    
    SLICE_X58Y77         FDCE (Remov_fdce_C_CLR)     -0.067     0.072    uart/inst/upg_inst/rwait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/rwait_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.141ns (17.947%)  route 0.645ns (82.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.559    -0.492    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.351 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.645     0.294    uart/inst/upg_inst/upg_rst_i
    SLICE_X58Y77         FDCE                                         f  uart/inst/upg_inst/rwait_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.822    -0.269    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y77         FDCE                                         r  uart/inst/upg_inst/rwait_cnt_reg[7]/C
                         clock pessimism              0.089    -0.180    
                         clock uncertainty            0.319     0.139    
    SLICE_X58Y77         FDCE (Remov_fdce_C_CLR)     -0.067     0.072    uart/inst/upg_inst/rwait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/rwait_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.141ns (17.947%)  route 0.645ns (82.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.559    -0.492    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.351 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.645     0.294    uart/inst/upg_inst/upg_rst_i
    SLICE_X58Y77         FDCE                                         f  uart/inst/upg_inst/rwait_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.822    -0.269    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y77         FDCE                                         r  uart/inst/upg_inst/rwait_cnt_reg[9]/C
                         clock pessimism              0.089    -0.180    
                         clock uncertainty            0.319     0.139    
    SLICE_X58Y77         FDCE (Remov_fdce_C_CLR)     -0.067     0.072    uart/inst/upg_inst/rwait_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/rwait_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.141ns (17.441%)  route 0.667ns (82.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.559    -0.492    clk
    SLICE_X65Y81         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.351 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.667     0.317    uart/inst/upg_inst/upg_rst_i
    SLICE_X58Y75         FDCE                                         f  uart/inst/upg_inst/rwait_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.819    -0.272    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X58Y75         FDCE                                         r  uart/inst/upg_inst/rwait_cnt_reg[2]/C
                         clock pessimism              0.089    -0.183    
                         clock uncertainty            0.319     0.136    
    SLICE_X58Y75         FDCE (Remov_fdce_C_CLR)     -0.067     0.069    uart/inst/upg_inst/rwait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.248    





