<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/riscv/isa.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_3c75b97fd2e926b9d7ac3bb5a854706c.html">riscv</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">isa.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="riscv_2isa_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2016 RISC-V Foundation</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (c) 2016 The University of Virginia</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * Authors: Alec Roelke</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="riscv_2isa_8hh.html">arch/riscv/isa.hh</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &lt;ctime&gt;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &lt;set&gt;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &lt;sstream&gt;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="riscv_2interrupts_8hh.html">arch/riscv/interrupts.hh</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="riscv_2registers_8hh.html">arch/riscv/registers.hh</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="bitfield_8hh.html">base/bitfield.hh</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;debug/RiscvMisc.hh&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;params/RiscvISA.hh&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim_2core_8hh.html">sim/core.hh</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim_2pseudo__inst_8hh.html">sim/pseudo_inst.hh</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceRiscvISA.html">RiscvISA</a></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;{</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1ISA.html#afa60d8b4184a1dc486ce781db44c73e8">   49</a></span>&#160;<a class="code" href="classRiscvISA_1_1ISA.html#afa60d8b4184a1dc486ce781db44c73e8">ISA::ISA</a>(<a class="code" href="classRiscvISA_1_1ISA.html#ad1d43af9e7eb76c7b6fd8bb3b663a418">Params</a> *<a class="code" href="namespaceRiscvISA.html#ae13e44bce796f1fd5777a4bfc54a66a3">p</a>) : <a class="code" href="classSimObject.html">SimObject</a>(p)</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;{</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <a class="code" href="classRiscvISA_1_1ISA.html#a5dc23000b3f233727e7c4a189a6d9ebb">miscRegFile</a>.resize(<a class="code" href="namespaceRiscvISA.html#a2cea40a7af423b2e0fbcedf67e37190b">NumMiscRegs</a>);</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <a class="code" href="classRiscvISA_1_1ISA.html#a7d1e259a53ccc6a92e32f48c27b54bae">clear</a>();</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;}</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="keyword">const</span> RiscvISAParams *</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1ISA.html#a2900c5404971ce17a142d53a019c6248">   56</a></span>&#160;<a class="code" href="classRiscvISA_1_1ISA.html#a2900c5404971ce17a142d53a019c6248">ISA::params</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">dynamic_cast&lt;</span><span class="keyword">const </span><a class="code" href="classRiscvISA_1_1ISA.html#ad1d43af9e7eb76c7b6fd8bb3b663a418">Params</a> *<span class="keyword">&gt;</span>(<a class="code" href="classSimObject.html#a99880551669bb51d749676f678b1dcc8">_params</a>);</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;}</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1ISA.html#a7d1e259a53ccc6a92e32f48c27b54bae">   61</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classRiscvISA_1_1ISA.html#a7d1e259a53ccc6a92e32f48c27b54bae">ISA::clear</a>()</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;{</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <a class="code" href="namespaceMipsISA.html#aacbff663d73bb8810454f2e094f3d1f2">std::fill</a>(<a class="code" href="classRiscvISA_1_1ISA.html#a5dc23000b3f233727e7c4a189a6d9ebb">miscRegFile</a>.begin(), <a class="code" href="classRiscvISA_1_1ISA.html#a5dc23000b3f233727e7c4a189a6d9ebb">miscRegFile</a>.end(), 0);</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <a class="code" href="classRiscvISA_1_1ISA.html#a5dc23000b3f233727e7c4a189a6d9ebb">miscRegFile</a>[<a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a76ae0834c1e7386553bcadf5181bb6b0">MISCREG_PRV</a>] = <a class="code" href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a96860d911fe144bbe13a318d21b5f852">PRV_M</a>;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    miscRegFile[<a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a68c4eaede8832c596f4a503fa20ae895">MISCREG_ISA</a>] = (2<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a> &lt;&lt; MXL_OFFSET) | 0x14112D;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    miscRegFile[<a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a1ed453bc600c53bc794d85abfc97854a">MISCREG_VENDORID</a>] = 0;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    miscRegFile[<a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a3275ea221d4dc06e6a647d6ae8125375">MISCREG_ARCHID</a>] = 0;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    miscRegFile[<a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1aaeaa60efcae1c8b0c66c5aaea283a37b">MISCREG_IMPID</a>] = 0;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    miscRegFile[<a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1ad8d3c0c0d087c1d46590210551579a33">MISCREG_STATUS</a>] = (2<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a> &lt;&lt; <a class="code" href="namespaceRiscvISA.html#a0c7bb4c4890f1f3980f6d5b0365bd437">UXL_OFFSET</a>) | (2<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a> &lt;&lt; <a class="code" href="namespaceRiscvISA.html#a4c442586676373e6c58c20ad84b8a25c">SXL_OFFSET</a>) |</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                                  (1<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a> &lt;&lt; <a class="code" href="namespaceRiscvISA.html#a5ded1ce41d2049b1f48a6c88b251d2bd">FS_OFFSET</a>);</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    miscRegFile[<a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a7644e4ea163c6674eadc16fcb830bb63">MISCREG_MCOUNTEREN</a>] = 0x7;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    miscRegFile[<a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a14b162c8e374fc388a8e1ff2bd6e50ba">MISCREG_SCOUNTEREN</a>] = 0x7;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;}</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1ISA.html#a7afb8a5920c8771534b9a1a5e5efa956">   77</a></span>&#160;<a class="code" href="classRiscvISA_1_1ISA.html#a7afb8a5920c8771534b9a1a5e5efa956">ISA::hpmCounterEnabled</a>(<span class="keywordtype">int</span> misc_reg)<span class="keyword"> const</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="keywordtype">int</span> hpmcounter = misc_reg - <a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a249c6372ee83191103c46539db4c7db3">MISCREG_CYCLE</a>;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="keywordflow">if</span> (hpmcounter &lt; 0 || hpmcounter &gt; 31)</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Illegal HPM counter %d\n&quot;</span>, hpmcounter);</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="keywordtype">int</span> counteren;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <span class="keywordflow">switch</span> (<a class="code" href="classRiscvISA_1_1ISA.html#a1efeaba9f8b418d0f4073f380600dea2">readMiscRegNoEffect</a>(<a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a76ae0834c1e7386553bcadf5181bb6b0">MISCREG_PRV</a>)) {</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a96860d911fe144bbe13a318d21b5f852">PRV_M</a>:</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a25b6173ef85887acfb4e965331d2d351">PRV_S</a>:</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        counteren = <a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a7644e4ea163c6674eadc16fcb830bb63">MISCREG_MCOUNTEREN</a>;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a85630e7c085147db0ee7a99797e63b52">PRV_U</a>:</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        counteren = <a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a14b162c8e374fc388a8e1ff2bd6e50ba">MISCREG_SCOUNTEREN</a>;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unknown privilege level %d\n&quot;</span>, <a class="code" href="classRiscvISA_1_1ISA.html#a5dc23000b3f233727e7c4a189a6d9ebb">miscRegFile</a>[<a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a76ae0834c1e7386553bcadf5181bb6b0">MISCREG_PRV</a>]);</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    }</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="classRiscvISA_1_1ISA.html#a5dc23000b3f233727e7c4a189a6d9ebb">miscRegFile</a>[counteren] &amp; (1<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a> &lt;&lt; (hpmcounter))) &gt; 0;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;}</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1ISA.html#a1efeaba9f8b418d0f4073f380600dea2">  100</a></span>&#160;<a class="code" href="classRiscvISA_1_1ISA.html#a1efeaba9f8b418d0f4073f380600dea2">ISA::readMiscRegNoEffect</a>(<span class="keywordtype">int</span> misc_reg)<span class="keyword"> const</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="keywordflow">if</span> (misc_reg &gt; <a class="code" href="namespaceRiscvISA.html#a2cea40a7af423b2e0fbcedf67e37190b">NumMiscRegs</a> || misc_reg &lt; 0) {</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        <span class="comment">// Illegal CSR</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Illegal CSR index %#x\n&quot;</span>, misc_reg);</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    }</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(RiscvMisc, <span class="stringliteral">&quot;Reading MiscReg %d: %#llx.\n&quot;</span>, misc_reg,</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;            <a class="code" href="classRiscvISA_1_1ISA.html#a5dc23000b3f233727e7c4a189a6d9ebb">miscRegFile</a>[misc_reg]);</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classRiscvISA_1_1ISA.html#a5dc23000b3f233727e7c4a189a6d9ebb">miscRegFile</a>[misc_reg];</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;}</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1ISA.html#a7cf13b212ab2f07a2ebb5723d1c02ded">  113</a></span>&#160;<a class="code" href="classRiscvISA_1_1ISA.html#a7cf13b212ab2f07a2ebb5723d1c02ded">ISA::readMiscReg</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;{</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="keywordflow">switch</span> (misc_reg) {</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a4ed1267ee0e099c1fb8199f69c586036">MISCREG_HARTID</a>:</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        <span class="keywordflow">return</span> tc-&gt;<a class="code" href="classThreadContext.html#af8521a9f618db8c70a3291240a166abf">contextId</a>();</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a249c6372ee83191103c46539db4c7db3">MISCREG_CYCLE</a>:</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classRiscvISA_1_1ISA.html#a7afb8a5920c8771534b9a1a5e5efa956">hpmCounterEnabled</a>(<a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a249c6372ee83191103c46539db4c7db3">MISCREG_CYCLE</a>)) {</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(RiscvMisc, <span class="stringliteral">&quot;Cycle counter at: %llu.\n&quot;</span>,</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                    tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>()-&gt;<a class="code" href="classClocked.html#a069f191370db82454b84e131ac5b54c5">curCycle</a>());</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;            <span class="keywordflow">return</span> tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>()-&gt;<a class="code" href="classClocked.html#a069f191370db82454b84e131ac5b54c5">curCycle</a>();</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;            <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Cycle counter disabled.\n&quot;</span>);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;            <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        }</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1af0121e6b6680f3cb63adb13a563fa6e5">MISCREG_TIME</a>:</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classRiscvISA_1_1ISA.html#a7afb8a5920c8771534b9a1a5e5efa956">hpmCounterEnabled</a>(<a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1af0121e6b6680f3cb63adb13a563fa6e5">MISCREG_TIME</a>)) {</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(RiscvMisc, <span class="stringliteral">&quot;Wall-clock counter at: %llu.\n&quot;</span>,</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                    std::time(<span class="keyword">nullptr</span>));</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;            <span class="keywordflow">return</span> std::time(<span class="keyword">nullptr</span>);</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;            <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Wall clock disabled.\n&quot;</span>);</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;            <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        }</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a85e80507d94780c87363a740dedfad79">MISCREG_INSTRET</a>:</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classRiscvISA_1_1ISA.html#a7afb8a5920c8771534b9a1a5e5efa956">hpmCounterEnabled</a>(<a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a85e80507d94780c87363a740dedfad79">MISCREG_INSTRET</a>)) {</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(RiscvMisc, <span class="stringliteral">&quot;Instruction counter at: %llu.\n&quot;</span>,</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                    tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>()-&gt;<a class="code" href="classBaseCPU.html#a3ce08dc77a54b66ffd7c8fd501151c0c">totalInsts</a>());</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;            <span class="keywordflow">return</span> tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>()-&gt;<a class="code" href="classBaseCPU.html#a3ce08dc77a54b66ffd7c8fd501151c0c">totalInsts</a>();</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;            <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Instruction counter disabled.\n&quot;</span>);</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;            <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        }</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1ab034deb4cb92426ec23ef0bd09ab87b5">MISCREG_IP</a>:</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        {</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;            <span class="keyword">auto</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a430ae631041ec0016452d137fef7f758">ic</a> = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classRiscvISA_1_1Interrupts.html">RiscvISA::Interrupts</a> *<span class="keyword">&gt;</span>(</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                    tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>()-&gt;<a class="code" href="classBaseCPU.html#a80923d3fa8e01545c1b4a7a17ef9d890">getInterruptController</a>(tc-&gt;<a class="code" href="classThreadContext.html#a9ffd283cc1a80721d5baf84ae2ee4d00">threadId</a>()));</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a430ae631041ec0016452d137fef7f758">ic</a>-&gt;readIP();</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        }</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a96534f69c4c32e77d3494ef073e49595">MISCREG_IE</a>:</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        {</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;            <span class="keyword">auto</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a430ae631041ec0016452d137fef7f758">ic</a> = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classRiscvISA_1_1Interrupts.html">RiscvISA::Interrupts</a> *<span class="keyword">&gt;</span>(</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                    tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>()-&gt;<a class="code" href="classBaseCPU.html#a80923d3fa8e01545c1b4a7a17ef9d890">getInterruptController</a>(tc-&gt;<a class="code" href="classThreadContext.html#a9ffd283cc1a80721d5baf84ae2ee4d00">threadId</a>()));</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a430ae631041ec0016452d137fef7f758">ic</a>-&gt;readIE();</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        }</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        <span class="comment">// Try reading HPM counters</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        <span class="comment">// As a placeholder, all HPM counters are just cycle counters</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        <span class="keywordflow">if</span> (misc_reg &gt;= <a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a14f008bda0eb4b5791945450d68798cd">MISCREG_HPMCOUNTER03</a> &amp;&amp;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                misc_reg &lt;= <a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a083e0973d615ea5eae3b686a5bfa79df">MISCREG_HPMCOUNTER31</a>) {</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="classRiscvISA_1_1ISA.html#a7afb8a5920c8771534b9a1a5e5efa956">hpmCounterEnabled</a>(misc_reg)) {</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(RiscvMisc, <span class="stringliteral">&quot;HPM counter %d: %llu.\n&quot;</span>,</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                        misc_reg - <a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a249c6372ee83191103c46539db4c7db3">MISCREG_CYCLE</a>, tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>()-&gt;<a class="code" href="classClocked.html#a069f191370db82454b84e131ac5b54c5">curCycle</a>());</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                <span class="keywordflow">return</span> tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>()-&gt;<a class="code" href="classClocked.html#a069f191370db82454b84e131ac5b54c5">curCycle</a>();</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;HPM counter %d disabled.\n&quot;</span>, misc_reg - <a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a249c6372ee83191103c46539db4c7db3">MISCREG_CYCLE</a>);</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;            }</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        }</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classRiscvISA_1_1ISA.html#a1efeaba9f8b418d0f4073f380600dea2">readMiscRegNoEffect</a>(misc_reg);</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    }</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;}</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1ISA.html#a2e954684dceab3490a50e61374cef94b">  176</a></span>&#160;<a class="code" href="classRiscvISA_1_1ISA.html#a2e954684dceab3490a50e61374cef94b">ISA::setMiscRegNoEffect</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;{</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="keywordflow">if</span> (misc_reg &gt; <a class="code" href="namespaceRiscvISA.html#a2cea40a7af423b2e0fbcedf67e37190b">NumMiscRegs</a> || misc_reg &lt; 0) {</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        <span class="comment">// Illegal CSR</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Illegal CSR index %#x\n&quot;</span>, misc_reg);</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    }</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(RiscvMisc, <span class="stringliteral">&quot;Setting MiscReg %d to %#x.\n&quot;</span>, misc_reg, val);</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <a class="code" href="classRiscvISA_1_1ISA.html#a5dc23000b3f233727e7c4a189a6d9ebb">miscRegFile</a>[misc_reg] = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;}</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1ISA.html#a630b82a830e98a5d4acc4868273dedee">  187</a></span>&#160;<a class="code" href="classRiscvISA_1_1ISA.html#a630b82a830e98a5d4acc4868273dedee">ISA::setMiscReg</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;{</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="keywordflow">if</span> (misc_reg &gt;= <a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a249c6372ee83191103c46539db4c7db3">MISCREG_CYCLE</a> &amp;&amp; misc_reg &lt;= <a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a083e0973d615ea5eae3b686a5bfa79df">MISCREG_HPMCOUNTER31</a>) {</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        <span class="comment">// Ignore writes to HPM counters for now</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        <a class="code" href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Ignoring write to %s.\n&quot;</span>, <a class="code" href="namespaceRiscvISA.html#a594e6dc4a72b623a23aca377ca8f876f">CSRData</a>.at(misc_reg).name);</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        <span class="keywordflow">switch</span> (misc_reg) {</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1ab034deb4cb92426ec23ef0bd09ab87b5">MISCREG_IP</a>:</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;            {</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                <span class="keyword">auto</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a430ae631041ec0016452d137fef7f758">ic</a> = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classRiscvISA_1_1Interrupts.html">RiscvISA::Interrupts</a> *<span class="keyword">&gt;</span>(</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                    tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>()-&gt;<a class="code" href="classBaseCPU.html#a80923d3fa8e01545c1b4a7a17ef9d890">getInterruptController</a>(tc-&gt;<a class="code" href="classThreadContext.html#a9ffd283cc1a80721d5baf84ae2ee4d00">threadId</a>()));</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a430ae631041ec0016452d137fef7f758">ic</a>-&gt;setIP(val);</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;            }</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a96534f69c4c32e77d3494ef073e49595">MISCREG_IE</a>:</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;            {</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                <span class="keyword">auto</span> <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a430ae631041ec0016452d137fef7f758">ic</a> = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classRiscvISA_1_1Interrupts.html">RiscvISA::Interrupts</a> *<span class="keyword">&gt;</span>(</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                    tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>()-&gt;<a class="code" href="classBaseCPU.html#a80923d3fa8e01545c1b4a7a17ef9d890">getInterruptController</a>(tc-&gt;<a class="code" href="classThreadContext.html#a9ffd283cc1a80721d5baf84ae2ee4d00">threadId</a>()));</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                <a class="code" href="namespaceiGbReg_1_1TxdOp.html#a430ae631041ec0016452d137fef7f758">ic</a>-&gt;setIE(val);</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;            }</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;          <span class="keywordflow">default</span>:</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;            <a class="code" href="classRiscvISA_1_1ISA.html#a2e954684dceab3490a50e61374cef94b">setMiscRegNoEffect</a>(misc_reg, val);</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        }</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    }</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;}</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;}</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<a class="code" href="classRiscvISA_1_1ISA.html">RiscvISA::ISA</a> *</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;RiscvISAParams::create()</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;{</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classRiscvISA_1_1ISA.html">RiscvISA::ISA</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;}</div><div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a995a47be2708b28bb70a99cfa25dbbb1a249c6372ee83191103c46539db4c7db3"><div class="ttname"><a href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a249c6372ee83191103c46539db4c7db3">RiscvISA::MISCREG_CYCLE</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00146">registers.hh:146</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a94feb16bef513c2f807dca26f89910b4a96860d911fe144bbe13a318d21b5f852"><div class="ttname"><a href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a96860d911fe144bbe13a318d21b5f852">RiscvISA::PRV_M</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8hh_source.html#l00062">isa.hh:62</a></div></div>
<div class="ttc" id="classRiscvISA_1_1ISA_html_a7afb8a5920c8771534b9a1a5e5efa956"><div class="ttname"><a href="classRiscvISA_1_1ISA.html#a7afb8a5920c8771534b9a1a5e5efa956">RiscvISA::ISA::hpmCounterEnabled</a></div><div class="ttdeci">bool hpmCounterEnabled(int counter) const</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8cc_source.html#l00077">isa.cc:77</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a995a47be2708b28bb70a99cfa25dbbb1a14b162c8e374fc388a8e1ff2bd6e50ba"><div class="ttname"><a href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a14b162c8e374fc388a8e1ff2bd6e50ba">RiscvISA::MISCREG_SCOUNTEREN</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00247">registers.hh:247</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a995a47be2708b28bb70a99cfa25dbbb1a4ed1267ee0e099c1fb8199f69c586036"><div class="ttname"><a href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a4ed1267ee0e099c1fb8199f69c586036">RiscvISA::MISCREG_HARTID</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00142">registers.hh:142</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Interrupts_html"><div class="ttname"><a href="classRiscvISA_1_1Interrupts.html">RiscvISA::Interrupts</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2interrupts_8hh_source.html#l00055">interrupts.hh:55</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a5ded1ce41d2049b1f48a6c88b251d2bd"><div class="ttname"><a href="namespaceRiscvISA.html#a5ded1ce41d2049b1f48a6c88b251d2bd">RiscvISA::FS_OFFSET</a></div><div class="ttdeci">const off_t FS_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00652">registers.hh:652</a></div></div>
<div class="ttc" id="classRiscvISA_1_1ISA_html_a7cf13b212ab2f07a2ebb5723d1c02ded"><div class="ttname"><a href="classRiscvISA_1_1ISA.html#a7cf13b212ab2f07a2ebb5723d1c02ded">RiscvISA::ISA::readMiscReg</a></div><div class="ttdeci">RegVal readMiscReg(int misc_reg, ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8cc_source.html#l00113">isa.cc:113</a></div></div>
<div class="ttc" id="classRiscvISA_1_1ISA_html_afa60d8b4184a1dc486ce781db44c73e8"><div class="ttname"><a href="classRiscvISA_1_1ISA.html#afa60d8b4184a1dc486ce781db44c73e8">RiscvISA::ISA::ISA</a></div><div class="ttdeci">ISA(Params *p)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8cc_source.html#l00049">isa.cc:49</a></div></div>
<div class="ttc" id="classRiscvISA_1_1ISA_html_a630b82a830e98a5d4acc4868273dedee"><div class="ttname"><a href="classRiscvISA_1_1ISA.html#a630b82a830e98a5d4acc4868273dedee">RiscvISA::ISA::setMiscReg</a></div><div class="ttdeci">void setMiscReg(int misc_reg, RegVal val, ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8cc_source.html#l00187">isa.cc:187</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a995a47be2708b28bb70a99cfa25dbbb1a1ed453bc600c53bc794d85abfc97854a"><div class="ttname"><a href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a1ed453bc600c53bc794d85abfc97854a">RiscvISA::MISCREG_VENDORID</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00139">registers.hh:139</a></div></div>
<div class="ttc" id="cpu_2base_8hh_html"><div class="ttname"><a href="cpu_2base_8hh.html">base.hh</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a995a47be2708b28bb70a99cfa25dbbb1ad8d3c0c0d087c1d46590210551579a33"><div class="ttname"><a href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1ad8d3c0c0d087c1d46590210551579a33">RiscvISA::MISCREG_STATUS</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00143">registers.hh:143</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ae921129ca7cdba02e1a26b763caafb78"><div class="ttname"><a href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="ttdeci">uint64_t RegVal</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00168">types.hh:168</a></div></div>
<div class="ttc" id="classThreadContext_html_add24ea69a3c1a7862d25bec95f9bdc95"><div class="ttname"><a href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">ThreadContext::getCpuPtr</a></div><div class="ttdeci">virtual BaseCPU * getCpuPtr()=0</div></div>
<div class="ttc" id="riscv_2isa_8hh_html"><div class="ttname"><a href="riscv_2isa_8hh.html">isa.hh</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="classRiscvISA_1_1ISA_html_a2900c5404971ce17a142d53a019c6248"><div class="ttname"><a href="classRiscvISA_1_1ISA.html#a2900c5404971ce17a142d53a019c6248">RiscvISA::ISA::params</a></div><div class="ttdeci">const Params * params() const</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8cc_source.html#l00056">isa.cc:56</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a995a47be2708b28bb70a99cfa25dbbb1aaeaa60efcae1c8b0c66c5aaea283a37b"><div class="ttname"><a href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1aaeaa60efcae1c8b0c66c5aaea283a37b">RiscvISA::MISCREG_IMPID</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00141">registers.hh:141</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ae13e44bce796f1fd5777a4bfc54a66a3"><div class="ttname"><a href="namespaceRiscvISA.html#ae13e44bce796f1fd5777a4bfc54a66a3">RiscvISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00325">pra_constants.hh:325</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a995a47be2708b28bb70a99cfa25dbbb1a76ae0834c1e7386553bcadf5181bb6b0"><div class="ttname"><a href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a76ae0834c1e7386553bcadf5181bb6b0">RiscvISA::MISCREG_PRV</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00137">registers.hh:137</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a2cea40a7af423b2e0fbcedf67e37190b"><div class="ttname"><a href="namespaceRiscvISA.html#a2cea40a7af423b2e0fbcedf67e37190b">RiscvISA::NumMiscRegs</a></div><div class="ttdeci">const int NumMiscRegs</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00264">registers.hh:264</a></div></div>
<div class="ttc" id="classBaseCPU_html_a3ce08dc77a54b66ffd7c8fd501151c0c"><div class="ttname"><a href="classBaseCPU.html#a3ce08dc77a54b66ffd7c8fd501151c0c">BaseCPU::totalInsts</a></div><div class="ttdeci">virtual Counter totalInsts() const =0</div></div>
<div class="ttc" id="namespaceRiscvISA_html_a995a47be2708b28bb70a99cfa25dbbb1a14f008bda0eb4b5791945450d68798cd"><div class="ttname"><a href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a14f008bda0eb4b5791945450d68798cd">RiscvISA::MISCREG_HPMCOUNTER03</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00149">registers.hh:149</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a594e6dc4a72b623a23aca377ca8f876f"><div class="ttname"><a href="namespaceRiscvISA.html#a594e6dc4a72b623a23aca377ca8f876f">RiscvISA::CSRData</a></div><div class="ttdeci">const std::map&lt; int, CSRMetadata &gt; CSRData</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00438">registers.hh:438</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a995a47be2708b28bb70a99cfa25dbbb1ab034deb4cb92426ec23ef0bd09ab87b5"><div class="ttname"><a href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1ab034deb4cb92426ec23ef0bd09ab87b5">RiscvISA::MISCREG_IP</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00144">registers.hh:144</a></div></div>
<div class="ttc" id="bitfield_8hh_html"><div class="ttname"><a href="bitfield_8hh.html">bitfield.hh</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a995a47be2708b28bb70a99cfa25dbbb1a7644e4ea163c6674eadc16fcb830bb63"><div class="ttname"><a href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a7644e4ea163c6674eadc16fcb830bb63">RiscvISA::MISCREG_MCOUNTEREN</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00218">registers.hh:218</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a94feb16bef513c2f807dca26f89910b4a25b6173ef85887acfb4e965331d2d351"><div class="ttname"><a href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a25b6173ef85887acfb4e965331d2d351">RiscvISA::PRV_S</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8hh_source.html#l00061">isa.hh:61</a></div></div>
<div class="ttc" id="classClocked_html_a069f191370db82454b84e131ac5b54c5"><div class="ttname"><a href="classClocked.html#a069f191370db82454b84e131ac5b54c5">Clocked::curCycle</a></div><div class="ttdeci">Cycles curCycle() const</div><div class="ttdoc">Determine the current cycle, corresponding to a tick aligned to a clock edge. </div><div class="ttdef"><b>Definition:</b> <a href="clocked__object_8hh_source.html#l00198">clocked_object.hh:198</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a0c7bb4c4890f1f3980f6d5b0365bd437"><div class="ttname"><a href="namespaceRiscvISA.html#a0c7bb4c4890f1f3980f6d5b0365bd437">RiscvISA::UXL_OFFSET</a></div><div class="ttdeci">const off_t UXL_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00651">registers.hh:651</a></div></div>
<div class="ttc" id="riscv_2registers_8hh_html"><div class="ttname"><a href="riscv_2registers_8hh.html">registers.hh</a></div></div>
<div class="ttc" id="sim_2core_8hh_html"><div class="ttname"><a href="sim_2core_8hh.html">core.hh</a></div></div>
<div class="ttc" id="base_2types_8hh_html_adcc3cf526a71c0dfaae020d432c78b83"><div class="ttname"><a href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a></div><div class="ttdeci">#define ULL(N)</div><div class="ttdoc">uint64_t constant </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00050">types.hh:50</a></div></div>
<div class="ttc" id="classRiscvISA_1_1ISA_html"><div class="ttname"><a href="classRiscvISA_1_1ISA.html">RiscvISA::ISA</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8hh_source.html#l00065">isa.hh:65</a></div></div>
<div class="ttc" id="classRiscvISA_1_1ISA_html_a1efeaba9f8b418d0f4073f380600dea2"><div class="ttname"><a href="classRiscvISA_1_1ISA.html#a1efeaba9f8b418d0f4073f380600dea2">RiscvISA::ISA::readMiscRegNoEffect</a></div><div class="ttdeci">RegVal readMiscRegNoEffect(int misc_reg) const</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8cc_source.html#l00100">isa.cc:100</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a4c442586676373e6c58c20ad84b8a25c"><div class="ttname"><a href="namespaceRiscvISA.html#a4c442586676373e6c58c20ad84b8a25c">RiscvISA::SXL_OFFSET</a></div><div class="ttdeci">const off_t SXL_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00650">registers.hh:650</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_aacbff663d73bb8810454f2e094f3d1f2"><div class="ttname"><a href="namespaceMipsISA.html#aacbff663d73bb8810454f2e094f3d1f2">MipsISA::fill</a></div><div class="ttdeci">fill</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00056">pra_constants.hh:56</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a94feb16bef513c2f807dca26f89910b4a85630e7c085147db0ee7a99797e63b52"><div class="ttname"><a href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a85630e7c085147db0ee7a99797e63b52">RiscvISA::PRV_U</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8hh_source.html#l00060">isa.hh:60</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a995a47be2708b28bb70a99cfa25dbbb1af0121e6b6680f3cb63adb13a563fa6e5"><div class="ttname"><a href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1af0121e6b6680f3cb63adb13a563fa6e5">RiscvISA::MISCREG_TIME</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00147">registers.hh:147</a></div></div>
<div class="ttc" id="classThreadContext_html_a9ffd283cc1a80721d5baf84ae2ee4d00"><div class="ttname"><a href="classThreadContext.html#a9ffd283cc1a80721d5baf84ae2ee4d00">ThreadContext::threadId</a></div><div class="ttdeci">virtual int threadId() const =0</div></div>
<div class="ttc" id="classSimObject_html_a99880551669bb51d749676f678b1dcc8"><div class="ttname"><a href="classSimObject.html#a99880551669bb51d749676f678b1dcc8">SimObject::_params</a></div><div class="ttdeci">const SimObjectParams * _params</div><div class="ttdoc">Cached copy of the object parameters. </div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8hh_source.html#l00110">sim_object.hh:110</a></div></div>
<div class="ttc" id="classThreadContext_html_af8521a9f618db8c70a3291240a166abf"><div class="ttname"><a href="classThreadContext.html#af8521a9f618db8c70a3291240a166abf">ThreadContext::contextId</a></div><div class="ttdeci">virtual ContextID contextId() const =0</div></div>
<div class="ttc" id="namespaceRiscvISA_html_a995a47be2708b28bb70a99cfa25dbbb1a3275ea221d4dc06e6a647d6ae8125375"><div class="ttname"><a href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a3275ea221d4dc06e6a647d6ae8125375">RiscvISA::MISCREG_ARCHID</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00140">registers.hh:140</a></div></div>
<div class="ttc" id="sim_2pseudo__inst_8hh_html"><div class="ttname"><a href="sim_2pseudo__inst_8hh.html">pseudo_inst.hh</a></div></div>
<div class="ttc" id="classBaseCPU_html_a80923d3fa8e01545c1b4a7a17ef9d890"><div class="ttname"><a href="classBaseCPU.html#a80923d3fa8e01545c1b4a7a17ef9d890">BaseCPU::getInterruptController</a></div><div class="ttdeci">BaseInterrupts * getInterruptController(ThreadID tid)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00226">base.hh:226</a></div></div>
<div class="ttc" id="classRiscvISA_1_1ISA_html_ad1d43af9e7eb76c7b6fd8bb3b663a418"><div class="ttname"><a href="classRiscvISA_1_1ISA.html#ad1d43af9e7eb76c7b6fd8bb3b663a418">RiscvISA::ISA::Params</a></div><div class="ttdeci">RiscvISAParams Params</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8hh_source.html#l00073">isa.hh:73</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a995a47be2708b28bb70a99cfa25dbbb1a083e0973d615ea5eae3b686a5bfa79df"><div class="ttname"><a href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a083e0973d615ea5eae3b686a5bfa79df">RiscvISA::MISCREG_HPMCOUNTER31</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00177">registers.hh:177</a></div></div>
<div class="ttc" id="logging_8hh_html_a8224a361dddd2ad59b411982e5ea746f"><div class="ttname"><a href="logging_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a></div><div class="ttdeci">#define warn(...)</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00212">logging.hh:212</a></div></div>
<div class="ttc" id="riscv_2interrupts_8hh_html"><div class="ttname"><a href="riscv_2interrupts_8hh.html">interrupts.hh</a></div></div>
<div class="ttc" id="classRiscvISA_1_1ISA_html_a7d1e259a53ccc6a92e32f48c27b54bae"><div class="ttname"><a href="classRiscvISA_1_1ISA.html#a7d1e259a53ccc6a92e32f48c27b54bae">RiscvISA::ISA::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8cc_source.html#l00061">isa.cc:61</a></div></div>
<div class="ttc" id="classRiscvISA_1_1ISA_html_a5dc23000b3f233727e7c4a189a6d9ebb"><div class="ttname"><a href="classRiscvISA_1_1ISA.html#a5dc23000b3f233727e7c4a189a6d9ebb">RiscvISA::ISA::miscRegFile</a></div><div class="ttdeci">std::vector&lt; RegVal &gt; miscRegFile</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8hh_source.html#l00068">isa.hh:68</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a995a47be2708b28bb70a99cfa25dbbb1a68c4eaede8832c596f4a503fa20ae895"><div class="ttname"><a href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a68c4eaede8832c596f4a503fa20ae895">RiscvISA::MISCREG_ISA</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00138">registers.hh:138</a></div></div>
<div class="ttc" id="classRiscvISA_1_1ISA_html_a2e954684dceab3490a50e61374cef94b"><div class="ttname"><a href="classRiscvISA_1_1ISA.html#a2e954684dceab3490a50e61374cef94b">RiscvISA::ISA::setMiscRegNoEffect</a></div><div class="ttdeci">void setMiscRegNoEffect(int misc_reg, RegVal val)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8cc_source.html#l00176">isa.cc:176</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a995a47be2708b28bb70a99cfa25dbbb1a85e80507d94780c87363a740dedfad79"><div class="ttname"><a href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a85e80507d94780c87363a740dedfad79">RiscvISA::MISCREG_INSTRET</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00148">registers.hh:148</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html"><div class="ttname"><a href="namespaceRiscvISA.html">RiscvISA</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2decoder_8cc_source.html#l00037">decoder.cc:37</a></div></div>
<div class="ttc" id="classSimObject_html"><div class="ttname"><a href="classSimObject.html">SimObject</a></div><div class="ttdoc">Abstract superclass for simulation objects. </div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8hh_source.html#l00096">sim_object.hh:96</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_a430ae631041ec0016452d137fef7f758"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#a430ae631041ec0016452d137fef7f758">iGbReg::TxdOp::ic</a></div><div class="ttdeci">bool ic(TxDesc *d)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00252">i8254xGBe_defs.hh:252</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a995a47be2708b28bb70a99cfa25dbbb1a96534f69c4c32e77d3494ef073e49595"><div class="ttname"><a href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a96534f69c4c32e77d3494ef073e49595">RiscvISA::MISCREG_IE</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00145">registers.hh:145</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:04 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
