;redcode
;assert 1
	SPL 0, #2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT @-124, 2
	SLT @-124, 2
	MOV 0, @20
	MOV 0, @20
	JMZ @100, 0
	SPL 100, 90
	SUB 0, 20
	SUB @127, 100
	ADD -400, 5
	MOV 0, @20
	ADD -400, 5
	JMZ 200, 90
	SPL @12, 200
	MOV -1, <-20
	SUB #0, 6
	SUB #0, 6
	CMP 1, 20
	SUB #0, 6
	JMN 1, 20
	ADD -10, 3
	ADD -0, 0
	DJN 0, #2
	JMN 200, 90
	SUB 42, @19
	SUB 42, @19
	SUB 100, 90
	ADD #-10, -5
	SUB @127, 100
	SLT 10, 9
	SPL 1, 20
	SUB @121, 106
	ADD 10, 0
	ADD -14, @-73
	ADD -14, @-73
	SPL 10, 206
	ADD -14, @-73
	SPL 10, 206
	SPL 100, 90
	ADD -10, 3
	SLT @-124, 2
	SPL 100, 90
	SPL 0, #2
	SLT @-124, 2
	SPL 0, #2
	SUB 1, 20
