--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 4.759 ns
From           : KEY[0]
To             : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[32]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 15.524 ns
From           : VGA_Interface:VGA_Interface|VGA_POS_MMR[12]
To             : VGA_R[7]
From Clock     : CLOCK_50
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 2.612 ns
From           : altera_internal_jtag~TDO
To             : altera_reserved_tdo
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 2.107 ns
From           : altera_internal_jtag~TDIUTAP
To             : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]
From Clock     : --
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Setup: 'CLOCK_50'
Slack          : -0.514 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : 48.75 MHz ( period = 20.514 ns )
From           : three_port_sram:Memory|RAM3:u3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_uqt1:auto_generated|ram_block1a6~portb_address_reg10
To             : VGA_Interface:VGA_Interface|VGA_CTL_MMR[11]
From Clock     : CLOCK_50
To Clock       : CLOCK_50
Failed Paths   : 4884

Type           : Clock Setup: 'altera_internal_jtag~TCKUTAP'
Slack          : 4.233 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : 86.70 MHz ( period = 11.534 ns )
From           : sld_hub:auto_hub|virtual_ir_scan_reg
To             : sld_hub:auto_hub|tdo
From Clock     : altera_internal_jtag~TCKUTAP
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Setup: 'VGA_Interface:VGA_Interface|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0'
Slack          : 35.117 ns
Required Time  : 25.20 MHz ( period = 39.682 ns )
Actual Time    : 219.06 MHz ( period = 4.565 ns )
From           : VGA_Interface:VGA_Interface|VGA_Sync:iVGA_Sync|h_count[5]
To             : VGA_Interface:VGA_Interface|VGA_Sync:iVGA_Sync|v_count[0]
From Clock     : VGA_Interface:VGA_Interface|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0
To Clock       : VGA_Interface:VGA_Interface|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'VGA_Interface:VGA_Interface|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0'
Slack          : 0.391 ns
Required Time  : 25.20 MHz ( period = 39.682 ns )
Actual Time    : N/A
From           : VGA_Interface:VGA_Interface|VGA_Sync:iVGA_Sync|VGA_V_SYNC
To             : VGA_Interface:VGA_Interface|VGA_Sync:iVGA_Sync|VGA_V_SYNC
From Clock     : VGA_Interface:VGA_Interface|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0
To Clock       : VGA_Interface:VGA_Interface|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'CLOCK_50'
Slack          : 0.391 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff
To             : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff
From Clock     : CLOCK_50
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Clock Hold: 'altera_internal_jtag~TCKUTAP'
Slack          : 0.391 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : sld_hub:auto_hub|tdo_bypass_reg
To             : sld_hub:auto_hub|tdo_bypass_reg
From Clock     : altera_internal_jtag~TCKUTAP
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 4884

--------------------------------------------------------------------------------------

