Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon May  3 13:08:40 2021
| Host         : DEVPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file game_of_life_v1_0_control_sets_placed.rpt
| Design       : game_of_life_v1_0
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              39 |           11 |
| Yes          | No                    | No                     |             222 |          198 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             133 |           62 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+----------------------------+----------------------------+------------------+----------------+
|       Clock Signal      |        Enable Signal       |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-------------------------+----------------------------+----------------------------+------------------+----------------+
|  s00_axi_aclk_IBUF_BUFG | r_valid_i_1_n_0            | CACORE/reset               |                1 |              1 |
|  s00_axi_aclk_IBUF_BUFG | w_ready_i_1_n_0            | CACORE/reset               |                1 |              1 |
|  s00_axi_aclk_IBUF_BUFG | s00_axi_arvalid_IBUF       | CACORE/reset               |                1 |              2 |
|  s00_axi_aclk_IBUF_BUFG | s00_axi_awvalid_IBUF       | CACORE/reset               |                1 |              2 |
|  s00_axi_aclk_IBUF_BUFG |                            |                            |                4 |              4 |
|  s00_axi_aclk_IBUF_BUFG | s00_axi_aresetn_IBUF       |                            |                3 |              6 |
|  s00_axi_aclk_IBUF_BUFG |                            | CACORE/reset               |                3 |              7 |
|  s00_axi_aclk_IBUF_BUFG | WriteEnable_GOLCR          | CACORE/reset               |               16 |             31 |
|  s00_axi_aclk_IBUF_BUFG |                            | CACORE/cnt_iter[0]_i_1_n_0 |                8 |             32 |
|  s00_axi_aclk_IBUF_BUFG | WriteEnable_GOLDIR         | CACORE/reset               |               13 |             32 |
|  s00_axi_aclk_IBUF_BUFG | WriteEnable_GOLICR         | CACORE/reset               |               15 |             32 |
|  s00_axi_aclk_IBUF_BUFG | set_iteration_pulse        | CACORE/reset               |               14 |             32 |
|  s00_axi_aclk_IBUF_BUFG | CACORE/internal_ce_reg_n_0 |                            |              195 |            216 |
+-------------------------+----------------------------+----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     2 |
| 4      |                     1 |
| 6      |                     1 |
| 7      |                     1 |
| 16+    |                     6 |
+--------+-----------------------+


