#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Nov  6 22:35:51 2024
# Process ID: 14888
# Current directory: D:/VerlilogCode/ComputerStructure/exp3/ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14456 D:\VerlilogCode\ComputerStructure\exp3\ALU\ALU.xpr
# Log file: D:/VerlilogCode/ComputerStructure/exp3/ALU/vivado.log
# Journal file: D:/VerlilogCode/ComputerStructure/exp3/ALU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
set_property top adder_32bit [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: adder_32bit
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 846.492 ; gain = 53.531
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'adder_32bit' [D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/adder_32bit.v:23]
INFO: [Synth 8-638] synthesizing module 'adder_8bit' [D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/adder_8bit.v:23]
INFO: [Synth 8-638] synthesizing module 'adder_1bit' [D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/adder_1bit.v:23]
INFO: [Synth 8-256] done synthesizing module 'adder_1bit' (1#1) [D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/adder_1bit.v:23]
INFO: [Synth 8-256] done synthesizing module 'adder_8bit' (2#1) [D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/adder_8bit.v:23]
INFO: [Synth 8-256] done synthesizing module 'adder_32bit' (3#1) [D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/adder_32bit.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 898.770 ; gain = 105.809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 898.770 ; gain = 105.809
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1259.082 ; gain = 466.121
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1259.082 ; gain = 466.121
close_design
set_property top ALU_8 [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: ALU_8
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1268.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU_8' [D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/ALU_8.v:23]
	Parameter size bound to: 32 - type: integer 
	Parameter ALU_AND bound to: 4'b0000 
	Parameter ALU_OR bound to: 4'b0001 
	Parameter ALU_XOR bound to: 4'b0010 
	Parameter ALU_NOR bound to: 4'b0011 
	Parameter ALU_ADD bound to: 4'b0100 
	Parameter ALU_SUB bound to: 4'b0101 
	Parameter ALU_SLT bound to: 4'b0110 
	Parameter ALU_SLL bound to: 4'b0111 
INFO: [Synth 8-638] synthesizing module 'Decoder38' [D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/Decoder38.v:23]
INFO: [Synth 8-256] done synthesizing module 'Decoder38' (1#1) [D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/Decoder38.v:23]
INFO: [Synth 8-638] synthesizing module 'ADD' [D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/ADD.v:23]
INFO: [Synth 8-638] synthesizing module 'adder_32bit' [D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/adder_32bit.v:23]
INFO: [Synth 8-638] synthesizing module 'adder_8bit' [D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/adder_8bit.v:23]
INFO: [Synth 8-638] synthesizing module 'adder_1bit' [D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/adder_1bit.v:23]
INFO: [Synth 8-256] done synthesizing module 'adder_1bit' (2#1) [D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/adder_1bit.v:23]
INFO: [Synth 8-256] done synthesizing module 'adder_8bit' (3#1) [D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/adder_8bit.v:23]
INFO: [Synth 8-256] done synthesizing module 'adder_32bit' (4#1) [D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/adder_32bit.v:23]
WARNING: [Synth 8-567] referenced signal 'Ctmp' should be on the sensitivity list [D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/ADD.v:35]
WARNING: [Synth 8-567] referenced signal 'Ftmp' should be on the sensitivity list [D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/ADD.v:35]
INFO: [Synth 8-256] done synthesizing module 'ADD' (5#1) [D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/ADD.v:23]
INFO: [Synth 8-638] synthesizing module 'SUB' [D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/SUB.v:23]
INFO: [Synth 8-256] done synthesizing module 'SUB' (6#1) [D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/SUB.v:23]
INFO: [Synth 8-638] synthesizing module 'SLT' [D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/SLT.v:23]
INFO: [Synth 8-256] done synthesizing module 'SLT' (7#1) [D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/SLT.v:23]
INFO: [Synth 8-638] synthesizing module 'SLL' [D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/SLL.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SLL' (8#1) [D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/SLL.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU_8' (9#1) [D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/ALU_8.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1268.992 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1268.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1286.273 ; gain = 17.281
21 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1286.273 ; gain = 17.281
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_ALU_8' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_ALU_8_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto f141886ef955443aab58ecdf8fad8213 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_ALU_8_behav xil_defaultlib.sim_ALU_8 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/ADD.v:33]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_ALU_8_behav -key {Behavioral:sim_1:Functional:sim_ALU_8} -tclbatch {sim_ALU_8.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_ALU_8.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_ALU_8_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1286.273 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  7 00:36:06 2024...
