$date
	Tue Oct 24 14:17:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_flip_flop_tb $end
$var wire 1 ! clk_bar $end
$var wire 1 " Q_bar $end
$var wire 1 # Q $end
$var reg 1 $ A $end
$var reg 1 % clk $end
$scope module d1 $end
$var wire 1 # Q $end
$var wire 1 " Q_bar $end
$var wire 1 % clk $end
$var wire 1 ! clk_bar $end
$var wire 1 $ in $end
$var wire 1 & w1 $end
$var wire 1 ' w4 $end
$var wire 1 ( w3 $end
$var wire 1 ) w2 $end
$scope module d1 $end
$var wire 1 * Q $end
$var wire 1 ) Q_bar $end
$var wire 1 ! clk $end
$var wire 1 % clk_bar $end
$var wire 1 & in $end
$var wire 1 + w $end
$upscope $end
$scope module d2 $end
$var wire 1 ' Q $end
$var wire 1 ( Q_bar $end
$var wire 1 % clk $end
$var wire 1 ! clk_bar $end
$var wire 1 ) in $end
$var wire 1 , w $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x,
1+
1*
0)
x(
x'
1&
0%
0$
x#
x"
1!
$end
#10
0,
0#
0"
1(
0'
0!
1%
#20
1!
0%
#21
0+
1)
0*
0&
1$
#22
1+
0)
1*
1&
0$
#25
0+
1)
0*
0&
1$
#30
1,
1#
1"
0(
0!
1'
1%
#31
1&
0$
#32
0&
1$
#33
1&
0$
#40
1+
0)
1!
1*
0%
#41
0+
1)
0*
0&
1$
#42
1+
0)
1*
1&
0$
#45
0+
1)
0*
0&
1$
#46
1+
0)
1*
1&
0$
#50
0,
0#
0"
1(
0!
0'
1%
#52
0&
1$
#53
1&
0$
#56
0&
1$
#60
0+
1)
1!
0*
0%
#67
