Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Mar 24 22:14:16 2020
| Host         : FXTVWR85EI30285 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ov5640_capture_to_ram_control_sets_placed.rpt
| Design       : ov5640_capture_to_ram
| Device       : xc7k325t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            4 |
| No           | No                    | Yes                    |              56 |           20 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              44 |           42 |
| Yes          | No                    | Yes                    |              36 |            9 |
| Yes          | Yes                   | No                     |              16 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------------------------------+--------------------------------------------+------------------+----------------+
|     Clock Signal     |                    Enable Signal                    |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+----------------------+-----------------------------------------------------+--------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG       |                                                     |                                            |                4 |              4 |
|  clock_iic_ref_reg   |                                                     | power_on_reset_inst1/camera_rstn_reg_reg_0 |                5 |             15 |
|  clock_iic_ref_reg_0 |                                                     | power_on_reset_inst1/camera_rstn_reg_reg_0 |                9 |             15 |
|  clk_IBUF_BUFG       | power_on_reset_inst1/cnt2[0]_i_1_n_0                | power_on_reset_inst1/camera_pwnd_reg       |                4 |             16 |
|  clock_iic_ref_reg   | ov5640_reg_config_inst2/reg_index_rep[8]_i_1__0_n_0 | power_on_reset_inst1/camera_rstn_reg_reg_0 |                5 |             18 |
|  clock_iic_ref_reg_0 | ov5640_reg_config_inst1/reg_index_rep[8]_i_1_n_0    | power_on_reset_inst1/camera_rstn_reg_reg_0 |                4 |             18 |
|  clock_iic_ref_reg   | ov5640_reg_config_inst2/i2c_data[22]_i_1__0_n_0     |                                            |               20 |             22 |
|  clock_iic_ref_reg_0 | ov5640_reg_config_inst1/i2c_data                    |                                            |               22 |             22 |
|  clk_IBUF_BUFG       |                                                     | power_on_reset_inst1/camera_rstn_reg_reg_0 |                6 |             26 |
+----------------------+-----------------------------------------------------+--------------------------------------------+------------------+----------------+


