{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741229456319 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741229456321 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar  5 21:50:56 2025 " "Processing started: Wed Mar  5 21:50:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741229456321 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1741229456321 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_2 -c top_2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_2 -c top_2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1741229456321 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1741229457131 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1741229457132 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "uart_tx_8n1 uart_tx.v " "Can't analyze file -- file uart_tx_8n1 uart_tx.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1741229470874 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_tx_8n1.v(37) " "Verilog HDL information at uart_tx_8n1.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "./uart_tx_8n1.v" "" { Text "C:/Users/sebas/Documents/Repositorios/2024-2/Electronica_Digital_1/Proyecto V2/Archivos/uart_tx_8n1.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1741229470881 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "uart_tx_8n1 uart_tx_8n1.v(9) " "Verilog Module Declaration warning at uart_tx_8n1.v(9): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"uart_tx_8n1\"" {  } { { "./uart_tx_8n1.v" "" { Text "C:/Users/sebas/Documents/Repositorios/2024-2/Electronica_Digital_1/Proyecto V2/Archivos/uart_tx_8n1.v" 9 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Design Software" 0 -1 1741229470881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 2 2 " "Found 2 design units, including 2 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_8n1 " "Found entity 1: uart_tx_8n1" {  } { { "./uart_tx_8n1.v" "" { Text "C:/Users/sebas/Documents/Repositorios/2024-2/Electronica_Digital_1/Proyecto V2/Archivos/uart_tx_8n1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741229470885 ""} { "Info" "ISGN_ENTITY_NAME" "2 top " "Found entity 2: top" {  } { { "UART.v" "" { Text "C:/Users/sebas/Documents/Repositorios/2024-2/Electronica_Digital_1/Proyecto V2/Archivos/UART.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741229470885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741229470885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_2.v 1 1 " "Found 1 design units, including 1 entities, in source file top_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_2 " "Found entity 1: top_2" {  } { { "top_2.v" "" { Text "C:/Users/sebas/Documents/Repositorios/2024-2/Electronica_Digital_1/Proyecto V2/Archivos/top_2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741229470891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741229470891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serializador 4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file serializador 4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 serializer_4bit " "Found entity 1: serializer_4bit" {  } { { "serializador 4bits.v" "" { Text "C:/Users/sebas/Documents/Repositorios/2024-2/Electronica_Digital_1/Proyecto V2/Archivos/serializador 4bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741229470894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741229470894 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_2 " "Elaborating entity \"top_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1741229470965 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 top_2.v(99) " "Verilog HDL assignment warning at top_2.v(99): truncated value with size 32 to match size of target (2)" {  } { { "top_2.v" "" { Text "C:/Users/sebas/Documents/Repositorios/2024-2/Electronica_Digital_1/Proyecto V2/Archivos/top_2.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741229470967 "|top_2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "top_2.v(101) " "Verilog HDL Case Statement warning at top_2.v(101): case item expression never matches the case expression" {  } { { "top_2.v" "" { Text "C:/Users/sebas/Documents/Repositorios/2024-2/Electronica_Digital_1/Proyecto V2/Archivos/top_2.v" 101 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1741229470968 "|top_2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "top_2.v(106) " "Verilog HDL Case Statement warning at top_2.v(106): case item expression never matches the case expression" {  } { { "top_2.v" "" { Text "C:/Users/sebas/Documents/Repositorios/2024-2/Electronica_Digital_1/Proyecto V2/Archivos/top_2.v" 106 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1741229470968 "|top_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_8n1 uart_tx_8n1:uart_tx " "Elaborating entity \"uart_tx_8n1\" for hierarchy \"uart_tx_8n1:uart_tx\"" {  } { { "top_2.v" "uart_tx" { Text "C:/Users/sebas/Documents/Repositorios/2024-2/Electronica_Digital_1/Proyecto V2/Archivos/top_2.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741229470971 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_tx_8n1.v(58) " "Verilog HDL assignment warning at uart_tx_8n1.v(58): truncated value with size 32 to match size of target (8)" {  } { { "./uart_tx_8n1.v" "" { Text "C:/Users/sebas/Documents/Repositorios/2024-2/Electronica_Digital_1/Proyecto V2/Archivos/uart_tx_8n1.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1741229470973 "|top_2|uart_tx_8n1:uart_tx"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sebas/Documents/Repositorios/2024-2/Electronica_Digital_1/Proyecto V2/Archivos/output_files/top_2.map.smsg " "Generated suppressed messages file C:/Users/sebas/Documents/Repositorios/2024-2/Electronica_Digital_1/Proyecto V2/Archivos/output_files/top_2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1741229471140 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741229471158 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar  5 21:51:11 2025 " "Processing ended: Wed Mar  5 21:51:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741229471158 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741229471158 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741229471158 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1741229471158 ""}
