#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55d0cc55e360 .scope module, "ClockP" "ClockP" 2 92;
 .timescale -7 -7;
    .port_info 0 /OUTPUT 1 "clk"
P_0x55d0cc5c0390 .param/l "FIRST" 0 2 96, +C4<00000000000000000000000000000000>;
P_0x55d0cc5c03d0 .param/real "PERIOD" 0 2 94, Cr<m4c4b400000000000gfd9>; value=1.00000e+07
P_0x55d0cc5c0410 .param/l "T0" 0 2 97, +C4<00000000000000000000000000000000>;
P_0x55d0cc5c0450 .param/real "T_ON" 0 2 95, Cr<m4c4b400000000000gfd8>; value=5.00000e+06
v0x55d0cc5e63d0_0 .net "clk", 0 0, v0x55d0cc55e620_0;  1 drivers
S_0x55d0cc5a1500 .scope module, "auxclock" "ClockT" 2 106, 2 13 0, S_0x55d0cc55e360;
 .timescale -7 -7;
    .port_info 0 /OUTPUT 1 "clk"
P_0x55d0cc5c29b0 .param/l "FIRST" 0 2 17, +C4<00000000000000000000000000000000>;
P_0x55d0cc5c29f0 .param/l "T0" 0 2 18, +C4<00000000000000000000000000000000>;
P_0x55d0cc5c2a30 .param/real "T_OFF" 0 2 16, Cr<m4c4b400000000000gfd8>; value=5.00000e+06
P_0x55d0cc5c2a70 .param/real "T_ON" 0 2 15, Cr<m4c4b400000000000gfd8>; value=5.00000e+06
v0x55d0cc55e620_0 .var "clk", 0 0;
v0x55d0cc5e60e0_0 .var/i "delay1", 31 0;
v0x55d0cc5e61c0_0 .var/i "delay2", 31 0;
v0x55d0cc5e62b0_0 .var/i "to", 31 0;
S_0x55d0cc59ad50 .scope begin, "CLOCK_DRIVER" "CLOCK_DRIVER" 2 40, 2 40 0, S_0x55d0cc5a1500;
 .timescale -7 -7;
S_0x55d0cc5a12e0 .scope module, "simulation_tb" "simulation_tb" 3 4;
 .timescale -7 -7;
P_0x55d0cc5c2450 .param/real "PERIOD" 0 3 6, Cr<m61a8000000000000gfd3>; value=200000.
P_0x55d0cc5c2490 .param/l "WIDTH" 0 3 6, +C4<00000000000000000000000000000111>;
v0x55d0cc5ecab0_0 .var/i "asincRegInt", 31 0;
v0x55d0cc5ecb90_0 .var "comp", 0 0;
v0x55d0cc5ecc50_0 .var/i "countInt", 31 0;
v0x55d0cc5eccf0_0 .var/i "displayInt", 31 0;
v0x55d0cc5ecdd0_0 .var "dummy", 0 0;
v0x55d0cc5ecee0_0 .var "dumpfile_path", 512 0;
v0x55d0cc5ecfc0_0 .var/i "i", 31 0;
v0x55d0cc5ed0a0_0 .net "sevenSegOut", 6 0, v0x55d0cc5e7760_0;  1 drivers
v0x55d0cc5ed1b0_0 .var/i "sincRegInt", 31 0;
v0x55d0cc5ed290_0 .net "validCount", 6 0, v0x55d0cc5ec1e0_0;  1 drivers
E_0x55d0cc597a30 .event edge, v0x55d0cc5e7760_0;
E_0x55d0cc597e90 .event edge, v0x55d0cc5e7080_0;
E_0x55d0cc5c6970 .event edge, v0x55d0cc5e6f80_0;
E_0x55d0cc5c6c20 .event edge, v0x55d0cc5eb560_0;
S_0x55d0cc5e6570 .scope task, "compare" "compare" 3 47, 3 47 0, S_0x55d0cc5a12e0;
 .timescale -7 -7;
v0x55d0cc5e6740_0 .var/i "period", 31 0;
v0x55d0cc5e6840_0 .var/i "t_on", 31 0;
TD_simulation_tb.compare ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d0cc5ecb90_0, 0, 1;
    %load/vec4 v0x55d0cc5e6840_0;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %pad/s 64;
    %muli 100, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d0cc5ecb90_0, 0, 1;
    %load/vec4 v0x55d0cc5e6740_0;
    %load/vec4 v0x55d0cc5e6840_0;
    %sub;
    %pad/s 64;
    %muli 100, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d0cc5ecb90_0, 0, 1;
    %load/vec4 v0x55d0cc5e6840_0;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %pad/s 64;
    %muli 100, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %end;
S_0x55d0cc5e6920 .scope module, "displayer" "simDisplay" 3 12, 4 12 0, S_0x55d0cc5a12e0;
 .timescale -4 -7;
    .port_info 0 /OUTPUT 7 "sevenSegOut"
    .port_info 1 /INPUT 7 "validCount"
P_0x55d0cc5e6b10 .param/l "WIDTH" 0 4 14, +C4<00000000000000000000000000000111>;
L_0x55d0cc5a85b0 .functor NOT 1, v0x55d0cc5e8010_0, C4<0>, C4<0>, C4<0>;
v0x55d0cc5e83d0_0 .net "clkDisp", 0 0, v0x55d0cc5e8010_0;  1 drivers
v0x55d0cc5e84c0_0 .net "sevenSegOut", 6 0, v0x55d0cc5e7760_0;  alias, 1 drivers
v0x55d0cc5e8580_0 .net "showedCount", 6 0, v0x55d0cc5e7080_0;  1 drivers
v0x55d0cc5e86a0_0 .net "validCount", 6 0, v0x55d0cc5ec1e0_0;  alias, 1 drivers
S_0x55d0cc5e6be0 .scope module, "asincReg" "AsincRegister" 4 30, 5 35 0, S_0x55d0cc5e6920;
 .timescale -8 -8;
    .port_info 0 /OUTPUT 7 "out"
    .port_info 1 /INPUT 7 "in"
    .port_info 2 /INPUT 1 "str"
P_0x55d0cc5a18d0 .param/l "DELAY" 0 5 37, +C4<00000000000000000000000000010100>;
P_0x55d0cc5a1910 .param/l "WIDTH" 0 5 37, +C4<00000000000000000000000000000111>;
v0x55d0cc5e6f80_0 .net "in", 6 0, v0x55d0cc5ec1e0_0;  alias, 1 drivers
v0x55d0cc5e7080_0 .var "out", 6 0;
v0x55d0cc5e7160_0 .net "str", 0 0, v0x55d0cc5e8010_0;  alias, 1 drivers
E_0x55d0cc5c6e30 .event edge, v0x55d0cc5e7160_0;
S_0x55d0cc5e72b0 .scope module, "bcd7segment" "AsincRegister" 4 34, 5 35 0, S_0x55d0cc5e6920;
 .timescale -8 -8;
    .port_info 0 /OUTPUT 7 "out"
    .port_info 1 /INPUT 7 "in"
    .port_info 2 /INPUT 1 "str"
P_0x55d0cc5a97c0 .param/l "DELAY" 0 5 37, +C4<00000000000000000000000000010100>;
P_0x55d0cc5a9800 .param/l "WIDTH" 0 5 37, +C4<00000000000000000000000000000111>;
v0x55d0cc5e7650_0 .net "in", 6 0, v0x55d0cc5e7080_0;  alias, 1 drivers
v0x55d0cc5e7760_0 .var "out", 6 0;
v0x55d0cc5e7820_0 .net "str", 0 0, L_0x55d0cc5a85b0;  1 drivers
E_0x55d0cc5e75d0 .event edge, v0x55d0cc5e7820_0;
S_0x55d0cc5e7970 .scope module, "clock3" "ClockT" 4 27, 2 13 0, S_0x55d0cc5e6920;
 .timescale -7 -7;
    .port_info 0 /OUTPUT 1 "clk"
P_0x55d0cc5e7b70 .param/l "FIRST" 0 2 17, +C4<00000000000000000000000000000001>;
P_0x55d0cc5e7bb0 .param/l "T0" 0 2 18, +C4<00000000000000000000000001100100>;
P_0x55d0cc5e7bf0 .param/real "T_OFF" 0 2 16, Cr<m5dc0000000000000gfce>; value=6000.00
P_0x55d0cc5e7c30 .param/real "T_ON" 0 2 15, Cr<m789b000000000000gfd4>; value=494000.
v0x55d0cc5e8010_0 .var "clk", 0 0;
v0x55d0cc5e8100_0 .var/i "delay1", 31 0;
v0x55d0cc5e81c0_0 .var/i "delay2", 31 0;
v0x55d0cc5e82b0_0 .var/i "to", 31 0;
S_0x55d0cc5e7e20 .scope begin, "CLOCK_DRIVER" "CLOCK_DRIVER" 2 40, 2 40 0, S_0x55d0cc5e7970;
 .timescale -7 -7;
S_0x55d0cc5e8780 .scope module, "numObtainer" "simCount" 3 11, 6 10 0, S_0x55d0cc5a12e0;
 .timescale -7 -7;
    .port_info 0 /OUTPUT 7 "validCount"
    .port_info 1 /INPUT 1 "comp"
P_0x55d0cc5a4960 .param/real "PERIOD" 0 6 12, Cr<m7d00000000000000gfcb>; value=1000.00
P_0x55d0cc5a49a0 .param/l "WIDTH" 0 6 12, +C4<00000000000000000000000000000111>;
v0x55d0cc5ec420_0 .net "clkCount", 0 0, v0x55d0cc5e9b00_0;  1 drivers
v0x55d0cc5ec4e0_0 .net "clkReg", 0 0, L_0x55d0cc5a82a0;  1 drivers
v0x55d0cc5ec5f0_0 .net "clkTriang", 0 0, v0x55d0cc5eab40_0;  1 drivers
v0x55d0cc5ec690_0 .net "comp", 0 0, v0x55d0cc5ecb90_0;  1 drivers
v0x55d0cc5ec780_0 .net "count", 6 0, v0x55d0cc5eb560_0;  1 drivers
v0x55d0cc5ec8c0_0 .net "reset", 0 0, L_0x55d0cc5a83b0;  1 drivers
v0x55d0cc5ec9b0_0 .net "validCount", 6 0, v0x55d0cc5ec1e0_0;  alias, 1 drivers
S_0x55d0cc5e8a90 .scope module, "clkRegister" "RealNot" 6 37, 7 12 0, S_0x55d0cc5e8780;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
P_0x55d0cc5e8c60 .param/l "DELAY" 0 7 17, +C4<00000000000000000000000000001111>;
L_0x55d0cc5a82a0/d .functor NOT 1, v0x55d0cc5ecb90_0, C4<0>, C4<0>, C4<0>;
L_0x55d0cc5a82a0 .delay 1 (15,15,15) L_0x55d0cc5a82a0/d;
v0x55d0cc5e8d90_0 .net "in", 0 0, v0x55d0cc5ecb90_0;  alias, 1 drivers
v0x55d0cc5e8e70_0 .net "out", 0 0, L_0x55d0cc5a82a0;  alias, 1 drivers
S_0x55d0cc5e8f90 .scope module, "clock1" "ClockD" 6 22, 2 65 0, S_0x55d0cc5e8780;
 .timescale -7 -7;
    .port_info 0 /OUTPUT 1 "clk"
P_0x55d0cc5e9160 .param/real "DUTY" 0 2 69, Cr<m4000000000000000gfc1>; value=0.500000
P_0x55d0cc5e91a0 .param/l "FIRST" 0 2 68, +C4<00000000000000000000000000000000>;
P_0x55d0cc5e91e0 .param/real "PERIOD" 0 2 67, Cr<m7d00000000000000gfcb>; value=1000.00
P_0x55d0cc5e9220 .param/l "T0" 0 2 70, +C4<00000000000000000000000000000000>;
v0x55d0cc5e9ed0_0 .net "clk", 0 0, v0x55d0cc5e9b00_0;  alias, 1 drivers
S_0x55d0cc5e9430 .scope module, "auxclock" "ClockT" 2 79, 2 13 0, S_0x55d0cc5e8f90;
 .timescale -7 -7;
    .port_info 0 /OUTPUT 1 "clk"
P_0x55d0cc5e9620 .param/l "FIRST" 0 2 17, +C4<00000000000000000000000000000000>;
P_0x55d0cc5e9660 .param/l "T0" 0 2 18, +C4<00000000000000000000000000000000>;
P_0x55d0cc5e96a0 .param/real "T_OFF" 0 2 16, Cr<m7d00000000000000gfca>; value=500.000
P_0x55d0cc5e96e0 .param/real "T_ON" 0 2 15, Cr<m7d00000000000000gfca>; value=500.000
v0x55d0cc5e9b00_0 .var "clk", 0 0;
v0x55d0cc5e9be0_0 .var/i "delay1", 31 0;
v0x55d0cc5e9cc0_0 .var/i "delay2", 31 0;
v0x55d0cc5e9db0_0 .var/i "to", 31 0;
S_0x55d0cc5e9910 .scope begin, "CLOCK_DRIVER" "CLOCK_DRIVER" 2 40, 2 40 0, S_0x55d0cc5e9430;
 .timescale -7 -7;
S_0x55d0cc5e9fc0 .scope module, "clock2" "ClockD" 6 27, 2 65 0, S_0x55d0cc5e8780;
 .timescale -7 -7;
    .port_info 0 /OUTPUT 1 "clk"
P_0x55d0cc5ea1c0 .param/real "DUTY" 0 2 69, Cr<m4000000000000000gfc1>; value=0.500000
P_0x55d0cc5ea200 .param/l "FIRST" 0 2 68, +C4<00000000000000000000000000000001>;
P_0x55d0cc5ea240 .param/real "PERIOD" 0 2 67, Cr<m61a8000000000000gfd3>; value=200000.
P_0x55d0cc5ea280 .param/l "T0" 0 2 70, +C4<00000000000000000000000000000000>;
v0x55d0cc5eaf10_0 .net "clk", 0 0, v0x55d0cc5eab40_0;  alias, 1 drivers
S_0x55d0cc5ea470 .scope module, "auxclock" "ClockT" 2 79, 2 13 0, S_0x55d0cc5e9fc0;
 .timescale -7 -7;
    .port_info 0 /OUTPUT 1 "clk"
P_0x55d0cc5ea660 .param/l "FIRST" 0 2 17, +C4<00000000000000000000000000000001>;
P_0x55d0cc5ea6a0 .param/l "T0" 0 2 18, +C4<00000000000000000000000000000000>;
P_0x55d0cc5ea6e0 .param/real "T_OFF" 0 2 16, Cr<m61a8000000000000gfd2>; value=100000.
P_0x55d0cc5ea720 .param/real "T_ON" 0 2 15, Cr<m61a8000000000000gfd2>; value=100000.
v0x55d0cc5eab40_0 .var "clk", 0 0;
v0x55d0cc5eac20_0 .var/i "delay1", 31 0;
v0x55d0cc5ead00_0 .var/i "delay2", 31 0;
v0x55d0cc5eadf0_0 .var/i "to", 31 0;
S_0x55d0cc5ea950 .scope begin, "CLOCK_DRIVER" "CLOCK_DRIVER" 2 40, 2 40 0, S_0x55d0cc5ea470;
 .timescale -7 -7;
S_0x55d0cc5eb000 .scope module, "my_counter" "SincCounter" 6 31, 8 12 0, S_0x55d0cc5e8780;
 .timescale -8 -8;
    .port_info 0 /OUTPUT 7 "out"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "enable"
P_0x55d0cc5eb1d0 .param/l "WIDTH" 0 8 14, +C4<00000000000000000000000000000111>;
v0x55d0cc5eb390_0 .net "clk", 0 0, v0x55d0cc5e9b00_0;  alias, 1 drivers
v0x55d0cc5eb4a0_0 .net "enable", 0 0, v0x55d0cc5ecb90_0;  alias, 1 drivers
v0x55d0cc5eb560_0 .var "out", 6 0;
v0x55d0cc5eb630_0 .net "reset", 0 0, L_0x55d0cc5a83b0;  alias, 1 drivers
E_0x55d0cc5eb2d0 .event edge, v0x55d0cc5eb630_0;
E_0x55d0cc5eb330 .event posedge, v0x55d0cc5e9b00_0;
S_0x55d0cc5eb780 .scope module, "resetCounter" "RealNot" 6 30, 7 12 0, S_0x55d0cc5e8780;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "in"
P_0x55d0cc5eb9a0 .param/l "DELAY" 0 7 17, +C4<00000000000000000000000000001111>;
L_0x55d0cc5a83b0/d .functor NOT 1, v0x55d0cc5eab40_0, C4<0>, C4<0>, C4<0>;
L_0x55d0cc5a83b0 .delay 1 (15,15,15) L_0x55d0cc5a83b0/d;
v0x55d0cc5ebaa0_0 .net "in", 0 0, v0x55d0cc5eab40_0;  alias, 1 drivers
v0x55d0cc5ebbb0_0 .net "out", 0 0, L_0x55d0cc5a83b0;  alias, 1 drivers
S_0x55d0cc5ebc90 .scope module, "sincReg" "SincRegister" 6 38, 5 9 0, S_0x55d0cc5e8780;
 .timescale -8 -8;
    .port_info 0 /OUTPUT 7 "out"
    .port_info 1 /INPUT 7 "in"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset_n"
P_0x55d0cc5aaa10 .param/l "DELAY" 0 5 11, +C4<00000000000000000000000000010100>;
P_0x55d0cc5aaa50 .param/l "WIDTH" 0 5 11, +C4<00000000000000000000000000000111>;
v0x55d0cc5ec020_0 .net "clk", 0 0, L_0x55d0cc5a82a0;  alias, 1 drivers
v0x55d0cc5ec110_0 .net "in", 6 0, v0x55d0cc5eb560_0;  alias, 1 drivers
v0x55d0cc5ec1e0_0 .var "out", 6 0;
L_0x7f9be969e018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d0cc5ec300_0 .net "reset_n", 0 0, L_0x7f9be969e018;  1 drivers
E_0x55d0cc5ebf60 .event edge, v0x55d0cc5ec300_0;
E_0x55d0cc5ebfc0 .event posedge, v0x55d0cc5e8e70_0;
    .scope S_0x55d0cc5a1500;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d0cc5e60e0_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x55d0cc5a1500;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d0cc5e61c0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x55d0cc5a1500;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d0cc5e62b0_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x55d0cc5a1500;
T_4 ;
    %pushi/vec4 5000000, 0, 32;
    %store/vec4 v0x55d0cc5e60e0_0, 0, 32;
    %pushi/vec4 5000000, 0, 32;
    %store/vec4 v0x55d0cc5e61c0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d0cc55e620_0, 0;
    %end;
    .thread T_4;
    .scope S_0x55d0cc5a1500;
T_5 ;
    %fork t_1, S_0x55d0cc59ad50;
    %jmp t_0;
    .scope S_0x55d0cc59ad50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55d0cc5e62b0_0;
    %cmp/s;
    %jmp/0xz  T_5.0, 5;
    %load/vec4 v0x55d0cc5e62b0_0;
    %pad/s 64;
    %muli 100, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d0cc5e62b0_0, 0, 32;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d0cc55e620_0, 0;
    %load/vec4 v0x55d0cc5e60e0_0;
    %pad/s 64;
    %muli 100, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d0cc55e620_0, 0;
    %load/vec4 v0x55d0cc5e61c0_0;
    %pad/s 64;
    %muli 100, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %end;
    .scope S_0x55d0cc5a1500;
t_0 %join;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55d0cc5e9430;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d0cc5e9be0_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0x55d0cc5e9430;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d0cc5e9cc0_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x55d0cc5e9430;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d0cc5e9db0_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0x55d0cc5e9430;
T_9 ;
    %pushi/vec4 500, 0, 32;
    %store/vec4 v0x55d0cc5e9be0_0, 0, 32;
    %pushi/vec4 500, 0, 32;
    %store/vec4 v0x55d0cc5e9cc0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d0cc5e9b00_0, 0;
    %end;
    .thread T_9;
    .scope S_0x55d0cc5e9430;
T_10 ;
    %fork t_3, S_0x55d0cc5e9910;
    %jmp t_2;
    .scope S_0x55d0cc5e9910;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55d0cc5e9db0_0;
    %cmp/s;
    %jmp/0xz  T_10.0, 5;
    %load/vec4 v0x55d0cc5e9db0_0;
    %pad/s 64;
    %muli 100, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d0cc5e9db0_0, 0, 32;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d0cc5e9b00_0, 0;
    %load/vec4 v0x55d0cc5e9be0_0;
    %pad/s 64;
    %muli 100, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d0cc5e9b00_0, 0;
    %load/vec4 v0x55d0cc5e9cc0_0;
    %pad/s 64;
    %muli 100, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %end;
    .scope S_0x55d0cc5e9430;
t_2 %join;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55d0cc5ea470;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d0cc5eac20_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0x55d0cc5ea470;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d0cc5ead00_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0x55d0cc5ea470;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d0cc5eadf0_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x55d0cc5ea470;
T_14 ;
    %pushi/vec4 100000, 0, 32;
    %store/vec4 v0x55d0cc5eac20_0, 0, 32;
    %pushi/vec4 100000, 0, 32;
    %store/vec4 v0x55d0cc5ead00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d0cc5eab40_0, 0;
    %end;
    .thread T_14;
    .scope S_0x55d0cc5ea470;
T_15 ;
    %fork t_5, S_0x55d0cc5ea950;
    %jmp t_4;
    .scope S_0x55d0cc5ea950;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55d0cc5eadf0_0;
    %cmp/s;
    %jmp/0xz  T_15.0, 5;
    %load/vec4 v0x55d0cc5eadf0_0;
    %pad/s 64;
    %muli 100, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d0cc5eadf0_0, 0, 32;
T_15.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d0cc5eab40_0, 0;
    %load/vec4 v0x55d0cc5eac20_0;
    %pad/s 64;
    %muli 100, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d0cc5eab40_0, 0;
    %load/vec4 v0x55d0cc5ead00_0;
    %pad/s 64;
    %muli 100, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %end;
    .scope S_0x55d0cc5ea470;
t_4 %join;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55d0cc5eb000;
T_16 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55d0cc5eb560_0, 0, 7;
    %end;
    .thread T_16;
    .scope S_0x55d0cc5eb000;
T_17 ;
    %wait E_0x55d0cc5eb330;
    %load/vec4 v0x55d0cc5eb4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %vpi_call 8 26 "$display", "Counting" {0 0 0};
    %load/vec4 v0x55d0cc5eb560_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x55d0cc5eb560_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55d0cc5eb000;
T_18 ;
    %wait E_0x55d0cc5eb2d0;
    %load/vec4 v0x55d0cc5eb630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 7;
    %cassign/vec4 v0x55d0cc5eb560_0;
    %jmp T_18.1;
T_18.0 ;
    %deassign v0x55d0cc5eb560_0, 0, 7;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55d0cc5ebc90;
T_19 ;
    %wait E_0x55d0cc5ebfc0;
    %delay 200, 0;
    %load/vec4 v0x55d0cc5ec110_0;
    %assign/vec4 v0x55d0cc5ec1e0_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55d0cc5ebc90;
T_20 ;
    %wait E_0x55d0cc5ebf60;
    %load/vec4 v0x55d0cc5ec300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %deassign v0x55d0cc5ec1e0_0, 0, 7;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 0, 0, 7;
    %cassign/vec4 v0x55d0cc5ec1e0_0;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x55d0cc5e7970;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d0cc5e8100_0, 0, 32;
    %end;
    .thread T_21;
    .scope S_0x55d0cc5e7970;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d0cc5e81c0_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_0x55d0cc5e7970;
T_23 ;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x55d0cc5e82b0_0, 0, 32;
    %end;
    .thread T_23;
    .scope S_0x55d0cc5e7970;
T_24 ;
    %pushi/vec4 494000, 0, 32;
    %store/vec4 v0x55d0cc5e8100_0, 0, 32;
    %pushi/vec4 6000, 0, 32;
    %store/vec4 v0x55d0cc5e81c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d0cc5e8010_0, 0;
    %end;
    .thread T_24;
    .scope S_0x55d0cc5e7970;
T_25 ;
    %fork t_7, S_0x55d0cc5e7e20;
    %jmp t_6;
    .scope S_0x55d0cc5e7e20;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55d0cc5e82b0_0;
    %cmp/s;
    %jmp/0xz  T_25.0, 5;
    %load/vec4 v0x55d0cc5e82b0_0;
    %pad/s 64;
    %muli 100, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d0cc5e82b0_0, 0, 32;
T_25.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d0cc5e8010_0, 0;
    %load/vec4 v0x55d0cc5e8100_0;
    %pad/s 64;
    %muli 100, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d0cc5e8010_0, 0;
    %load/vec4 v0x55d0cc5e81c0_0;
    %pad/s 64;
    %muli 100, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %end;
    .scope S_0x55d0cc5e7970;
t_6 %join;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55d0cc5e6be0;
T_26 ;
    %wait E_0x55d0cc5c6e30;
    %load/vec4 v0x55d0cc5e7160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %delay 200, 0;
    %load/vec4 v0x55d0cc5e6f80_0;
    %cassign/vec4 v0x55d0cc5e7080_0;
    %cassign/link v0x55d0cc5e7080_0, v0x55d0cc5e6f80_0;
    %jmp T_26.1;
T_26.0 ;
    %deassign v0x55d0cc5e7080_0, 0, 7;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x55d0cc5e72b0;
T_27 ;
    %wait E_0x55d0cc5e75d0;
    %load/vec4 v0x55d0cc5e7820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %delay 200, 0;
    %load/vec4 v0x55d0cc5e7650_0;
    %cassign/vec4 v0x55d0cc5e7760_0;
    %cassign/link v0x55d0cc5e7760_0, v0x55d0cc5e7650_0;
    %jmp T_27.1;
T_27.0 ;
    %deassign v0x55d0cc5e7760_0, 0, 7;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x55d0cc5a12e0;
T_28 ;
    %wait E_0x55d0cc5c6c20;
    %load/vec4 v0x55d0cc5ec780_0;
    %pad/u 32;
    %store/vec4 v0x55d0cc5ecc50_0, 0, 32;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x55d0cc5a12e0;
T_29 ;
    %wait E_0x55d0cc5c6970;
    %load/vec4 v0x55d0cc5ed290_0;
    %pad/u 32;
    %store/vec4 v0x55d0cc5ed1b0_0, 0, 32;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x55d0cc5a12e0;
T_30 ;
    %wait E_0x55d0cc597e90;
    %load/vec4 v0x55d0cc5e8580_0;
    %pad/u 32;
    %store/vec4 v0x55d0cc5ecab0_0, 0, 32;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x55d0cc5a12e0;
T_31 ;
    %wait E_0x55d0cc597a30;
    %load/vec4 v0x55d0cc5ed0a0_0;
    %pad/u 32;
    %store/vec4 v0x55d0cc5eccf0_0, 0, 32;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x55d0cc5a12e0;
T_32 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d0cc5ecfc0_0, 0, 32;
T_32.0 ;
    %load/vec4 v0x55d0cc5ecfc0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_32.1, 5;
    %load/vec4 v0x55d0cc5ecfc0_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %pushi/real 2097152000, 4076; load=2000.00
    %mul/wr;
    %cvt/vr 32;
    %store/vec4 v0x55d0cc5e6840_0, 0, 32;
    %pushi/vec4 200000, 0, 32;
    %store/vec4 v0x55d0cc5e6740_0, 0, 32;
    %fork TD_simulation_tb.compare, S_0x55d0cc5e6570;
    %join;
    %load/vec4 v0x55d0cc5ecfc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d0cc5ecfc0_0, 0, 32;
    %jmp T_32.0;
T_32.1 ;
    %vpi_call 3 31 "$finish" {0 0 0};
    %end;
    .thread T_32;
    .scope S_0x55d0cc5a12e0;
T_33 ;
    %pushi/vec4 3739936992, 0, 466;
    %concati/vec4 3941096684, 0, 32;
    %concati/vec4 25444, 0, 15;
    %store/vec4 v0x55d0cc5ecee0_0, 0, 513;
    %end;
    .thread T_33;
    .scope S_0x55d0cc5a12e0;
T_34 ;
    %vpi_func 3 41 "$value$plusargs" 32, "VCD_PATH=%s", v0x55d0cc5ecee0_0 {0 0 0};
    %pad/u 1;
    %store/vec4 v0x55d0cc5ecdd0_0, 0, 1;
    %vpi_call 3 42 "$dumpfile", v0x55d0cc5ecee0_0 {0 0 0};
    %vpi_call 3 43 "$dumpvars", 32'sb00000000000000000000000000000000, v0x55d0cc5ecb90_0, v0x55d0cc5ecc50_0, v0x55d0cc5ed1b0_0, v0x55d0cc5ecab0_0, v0x55d0cc5eccf0_0, v0x55d0cc5ec420_0, v0x55d0cc5ec5f0_0, v0x55d0cc5e83d0_0 {0 0 0};
    %end;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "src/clock_lib.v";
    "src/simulation_tb.v";
    "src/sim_display.v";
    "src/registers.v";
    "src/sim_count.v";
    "src/real_gates.v";
    "src/counter.v";
