{
	"route__net": 207,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 16,
	"route__wirelength__iter:1": 4147,
	"route__drc_errors__iter:2": 2,
	"route__wirelength__iter:2": 4100,
	"route__drc_errors__iter:3": 0,
	"route__wirelength__iter:3": 4103,
	"route__drc_errors": 0,
	"route__wirelength": 4103,
	"route__vias": 919,
	"route__vias__singlecut": 919,
	"route__vias__multicut": 0,
	"design__io": 45,
	"design__die__area": 16000,
	"design__core__area": 13783.7,
	"design__instance__count": 322,
	"design__instance__area": 5788.74,
	"design__instance__count__stdcell": 322,
	"design__instance__area__stdcell": 5788.74,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.419971,
	"design__instance__utilization__stdcell": 0.419971,
	"design__instance__count__class:endcap_cell": 46,
	"design__instance__count__class:tap_cell": 87,
	"design__instance__count__class:tie_cell": 33,
	"design__instance__count__class:buffer": 1,
	"design__instance__count__class:clock_buffer": 4,
	"design__instance__count__class:timing_repair_buffer": 16,
	"design__instance__count__class:inverter": 24,
	"design__instance__count__class:sequential_cell": 32,
	"design__instance__count__class:multi_input_combinational_cell": 79,
	"flow__warnings__count": 8,
	"flow__errors__count": 0
}