#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Apr 15 13:31:47 2025
# Process ID         : 16420
# Current directory  : C:/Vivado Projects/Final2
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent8500 C:\Vivado Projects\Final2\Final_V2.xpr
# Log file           : C:/Vivado Projects/Final2/vivado.log
# Journal file       : C:/Vivado Projects/Final2\vivado.jou
# Running On         : ROG_LAPTOP
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 9 8945HS w/ Radeon 780M Graphics
# CPU Frequency      : 3992 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 33601 MB
# Swap memory        : 2147 MB
# Total Virtual      : 35749 MB
# Available Virtual  : 26642 MB
#-----------------------------------------------------------
start_gui
Sourcing tcl script 'C:/Users/alexd/AppData/Roaming/Xilinx/Vivado/2024.2/Vivado_init.tcl'
open_project {C:/Vivado Projects/Final2/Final_V2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Debounce_Switch:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Pong_Top2:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Sync_To_Count2:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Porch:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Pulses:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Debounce_Switch:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Pong_Top2:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Sync_To_Count2:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Porch:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Pulses:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado Projects/Final/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_6_util_vector_logic_0_0' generated file not found 'c:/Vivado Projects/Final2/Final_V2.gen/sources_1/bd/design_1/ip/ipshared/fd7b/hdl/util_vector_logic_v2_0_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_6_util_vector_logic_0_0' generated file not found 'c:/Vivado Projects/Final2/Final_V2.gen/sources_1/bd/design_1/ip/ipshared/fd7b/hdl/util_vector_logic_v2_0_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_6_clk_wiz_0_0' generated file not found 'c:/Vivado Projects/Final2/Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc/mmcm_pll_drp_func_7s_mmcm.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_6_clk_wiz_0_0' generated file not found 'c:/Vivado Projects/Final2/Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc/mmcm_pll_drp_func_7s_pll.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_6_clk_wiz_0_0' generated file not found 'c:/Vivado Projects/Final2/Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc/mmcm_pll_drp_func_us_mmcm.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_6_clk_wiz_0_0' generated file not found 'c:/Vivado Projects/Final2/Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc/mmcm_pll_drp_func_us_pll.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_6_clk_wiz_0_0' generated file not found 'c:/Vivado Projects/Final2/Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc/mmcm_pll_drp_func_us_plus_pll.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_6_clk_wiz_0_0' generated file not found 'c:/Vivado Projects/Final2/Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc/mmcm_pll_drp_func_us_plus_mmcm.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_6_clk_wiz_0_0' generated file not found 'c:/Vivado Projects/Final2/Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc/mmcm_pll_drp_func_7s_mmcm.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_6_clk_wiz_0_0' generated file not found 'c:/Vivado Projects/Final2/Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc/mmcm_pll_drp_func_7s_pll.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_6_clk_wiz_0_0' generated file not found 'c:/Vivado Projects/Final2/Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc/mmcm_pll_drp_func_us_mmcm.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_6_clk_wiz_0_0' generated file not found 'c:/Vivado Projects/Final2/Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc/mmcm_pll_drp_func_us_pll.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_6_clk_wiz_0_0' generated file not found 'c:/Vivado Projects/Final2/Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc/mmcm_pll_drp_func_us_plus_pll.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_6_clk_wiz_0_0' generated file not found 'c:/Vivado Projects/Final2/Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc/mmcm_pll_drp_func_us_plus_mmcm.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_6_hdmi_tx_0_0' generated file not found 'c:/Vivado Projects/Final2/Final_V2.gen/sources_1/bd/design_1/ip/ipshared/afa8/hdl/encode.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_6_hdmi_tx_0_0' generated file not found 'c:/Vivado Projects/Final2/Final_V2.gen/sources_1/bd/design_1/ip/ipshared/afa8/hdl/serdes_10_to_1.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_6_hdmi_tx_0_0' generated file not found 'c:/Vivado Projects/Final2/Final_V2.gen/sources_1/bd/design_1/ip/ipshared/afa8/hdl/srldelay.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_6_hdmi_tx_0_0' generated file not found 'c:/Vivado Projects/Final2/Final_V2.gen/sources_1/bd/design_1/ip/ipshared/afa8/hdl/hdmi_tx_v1_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_6_hdmi_tx_0_0' generated file not found 'c:/Vivado Projects/Final2/Final_V2.gen/sources_1/bd/design_1/ip/ipshared/afa8/hdl/encode.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_6_hdmi_tx_0_0' generated file not found 'c:/Vivado Projects/Final2/Final_V2.gen/sources_1/bd/design_1/ip/ipshared/afa8/hdl/serdes_10_to_1.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_6_hdmi_tx_0_0' generated file not found 'c:/Vivado Projects/Final2/Final_V2.gen/sources_1/bd/design_1/ip/ipshared/afa8/hdl/srldelay.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_6_hdmi_tx_0_0' generated file not found 'c:/Vivado Projects/Final2/Final_V2.gen/sources_1/bd/design_1/ip/ipshared/afa8/hdl/hdmi_tx_v1_0.v'. Please regenerate to continue.
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1189.578 ; gain = 140.820
open_bd_design {C:/Vivado Projects/Final2/Final_V2.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Vivado Projects/Final2/Final_V2.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:microblaze_riscv:1.0 - microblaze_riscv_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:mdm_riscv:1.0 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- user.org:user:myip_pong2_Edit1:1.0 - myip_pong2_0
Adding component instance block -- xilinx.com:module_ref:pwm_audio:1.0 - pwm_audio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Successfully read diagram <design_1> from block design file <C:/Vivado Projects/Final2/Final_V2.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1206.262 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run impl_1
launch_runs impl_1 -jobs 16
[Tue Apr 15 13:32:41 2025] Launched impl_1...
Run output will be captured here: C:/Vivado Projects/Final2/Final_V2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Apr 15 13:34:36 2025] Launched impl_1...
Run output will be captured here: C:/Vivado Projects/Final2/Final_V2.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name myip_pong2_Edit1_v1_0_project -directory {C:/Vivado\ Projects/Final2/Final_V2.tmp/myip_pong2_Edit1_v1_0_project} {c:/Vivado Projects/Final/ip_repo/myip_pong2_1_0/component.xml}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Debounce_Switch:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Pong_Top2:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Sync_To_Count2:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Porch:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Pulses:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Debounce_Switch:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Pong_Top2:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Sync_To_Count2:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Porch:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Pulses:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado Projects/Final/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [Device 21-403] Loading part xc7s50csga324-1
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1455.148 ; gain = 197.105
update_compile_order -fileset sources_1
set_property core_revision 9 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-11888] Component Definition 'user.org:user:myip_pong2_Edit1:1.0 (myip_pong2_Edit1)': IP description "Edit 1" is not meaningful: too short
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_S00_AXI_DATA_WIDTH (C S00 AXI DATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_S00_AXI_ADDR_WIDTH (C S00 AXI ADDR WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': verilogSource subcore file "hdl/util_vector_logic_v2_0_vl_rfs.v" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': verilogSource subcore file "mmcm_pll_drp_func_7s_mmcm.vh" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': verilogSource subcore file "mmcm_pll_drp_func_7s_pll.vh" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': verilogSource subcore file "mmcm_pll_drp_func_us_mmcm.vh" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': verilogSource subcore file "mmcm_pll_drp_func_us_pll.vh" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': verilogSource subcore file "mmcm_pll_drp_func_us_plus_pll.vh" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': verilogSource subcore file "mmcm_pll_drp_func_us_plus_mmcm.vh" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': verilogSource subcore file "hdl/encode.v" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': verilogSource subcore file "hdl/serdes_10_to_1.v" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': verilogSource subcore file "hdl/srldelay.v" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': verilogSource subcore file "hdl/hdmi_tx_v1_0.v" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': verilogSource subcore file "hdl/util_vector_logic_v2_0_vl_rfs.v" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': verilogSource subcore file "mmcm_pll_drp_func_7s_mmcm.vh" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': verilogSource subcore file "mmcm_pll_drp_func_7s_pll.vh" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': verilogSource subcore file "mmcm_pll_drp_func_us_mmcm.vh" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': verilogSource subcore file "mmcm_pll_drp_func_us_pll.vh" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': verilogSource subcore file "mmcm_pll_drp_func_us_plus_pll.vh" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': verilogSource subcore file "mmcm_pll_drp_func_us_plus_mmcm.vh" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': verilogSource subcore file "hdl/encode.v" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': verilogSource subcore file "hdl/serdes_10_to_1.v" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': verilogSource subcore file "hdl/srldelay.v" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': verilogSource subcore file "hdl/hdmi_tx_v1_0.v" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
WARNING: [IP_Flow 19-11770] Clock interface 'S00_AXI_CLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path {c:/Vivado Projects/Final/ip_repo}
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Debounce_Switch:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Pong_Top2:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Sync_To_Count2:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Porch:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Pulses:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Debounce_Switch:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Pong_Top2:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Sync_To_Count2:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Porch:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Pulses:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Vivado Projects/Final/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:myip_pong2_Edit1:1.0 [get_ips  design_1_myip_pong2_0_0] -log ip_upgrade.log
Upgrading 'C:/Vivado Projects/Final2/Final_V2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myip_pong2_0_0 (myip_pong2_Edit1 1.0) from revision 8 to revision 9
Wrote  : <C:\Vivado Projects\Final2\Final_V2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Vivado Projects/Final2/Final_V2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Vivado Projects/Final2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myip_pong2_0_0] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Vivado Projects/Final2/Final_V2.srcs/sources_1/bd/design_1/design_1.bd}}]
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:microblaze_riscv:1.0-9] /microblaze_riscv_0: Setting C_BASE_VECTORS to 0x00000000.
INFO: [xilinx.com:ip:microblaze_riscv:1.0-23] /microblaze_riscv_0: Setting C_PC_WIDTH to 17.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
Wrote  : <C:\Vivado Projects\Final2\Final_V2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Vivado Projects/Final2/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Vivado Projects/Final2/Final_V2.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Vivado Projects/Final2/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Exporting to file c:/Vivado Projects/Final2/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File c:/Vivado Projects/Final2/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_pong2_0 .
Exporting to file c:/Vivado Projects/Final2/Final_V2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Vivado Projects/Final2/Final_V2.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1595.480 ; gain = 100.438
export_ip_user_files -of_objects [get_files {{C:/Vivado Projects/Final2/Final_V2.srcs/sources_1/bd/design_1/design_1.bd}}] -no_script -sync -force -quiet
export_simulation -lib_map_path [list {modelsim=C:/Vivado Projects/Final2/Final_V2.cache/compile_simlib/modelsim} {questa=C:/Vivado Projects/Final2/Final_V2.cache/compile_simlib/questa} {riviera=C:/Vivado Projects/Final2/Final_V2.cache/compile_simlib/riviera} {activehdl=C:/Vivado Projects/Final2/Final_V2.cache/compile_simlib/activehdl}] -of_objects [get_files {{C:/Vivado Projects/Final2/Final_V2.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {C:/Vivado Projects/Final2/Final_V2.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Vivado Projects/Final2/Final_V2.ip_user_files} -ipstatic_source_dir {C:/Vivado Projects/Final2/Final_V2.ip_user_files/ipstatic} -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name myip_pong2_Edit1_v1_0_project -directory {C:/Vivado\ Projects/Final2/Final_V2.tmp/myip_pong2_Edit1_v1_0_project} {c:/Vivado Projects/Final/ip_repo/myip_pong2_1_0/component.xml}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Debounce_Switch:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Pong_Top2:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Sync_To_Count2:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Porch:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Pulses:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Debounce_Switch:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Pong_Top2:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Sync_To_Count2:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Porch:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Pulses:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado Projects/Final/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 16
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/util_vector_logic_0'...
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Apr 15 14:00:45 2025] Launched synth_1...
Run output will be captured here: c:/vivado projects/final2/final_v2.tmp/myip_pong2_edit1_v1_0_project/myip_pong2_Edit1_v1_0_project.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Vivado Projects\Final\ip_repo\myip_pong2_1_0\src\Pong_Top2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Vivado Projects\Final\ip_repo\edit_myip_pong2_v1_0.gen\sources_1\bd\design_6\synth\design_6.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Vivado Projects\Final\ip_repo\myip_pong2_1_0\src\Pong_Top2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Vivado Projects\Final\ip_repo\myip_pong2_1_0\src\Pong_Top2.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs synth_1 -jobs 16
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Apr 15 14:02:53 2025] Launched synth_1...
Run output will be captured here: c:/vivado projects/final2/final_v2.tmp/myip_pong2_edit1_v1_0_project/myip_pong2_Edit1_v1_0_project.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Vivado Projects\Final\ip_repo\myip_pong2_1_0\src\Pong_Top2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Vivado Projects\Final\ip_repo\edit_myip_pong2_v1_0.gen\sources_1\bd\design_6\synth\design_6.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Vivado Projects\Final\ip_repo\edit_myip_pong2_v1_0.gen\sources_1\bd\design_6\synth\design_6.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Vivado Projects\Final\ip_repo\edit_myip_pong2_v1_0.gen\sources_1\bd\design_6\synth\design_6.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs synth_1 -jobs 16
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Apr 15 14:05:53 2025] Launched synth_1...
Run output will be captured here: c:/vivado projects/final2/final_v2.tmp/myip_pong2_edit1_v1_0_project/myip_pong2_Edit1_v1_0_project.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1160] Copying file c:/vivado projects/final2/final_v2.tmp/myip_pong2_edit1_v1_0_project/myip_pong2_Edit1_v1_0_project.runs/synth_1/myip_pong2.dcp to c:/vivado projects/final2/final_v2.tmp/myip_pong2_edit1_v1_0_project/myip_pong2_Edit1_v1_0_project.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 16
[Tue Apr 15 14:14:02 2025] Launched synth_1...
Run output will be captured here: c:/vivado projects/final2/final_v2.tmp/myip_pong2_edit1_v1_0_project/myip_pong2_Edit1_v1_0_project.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Vivado Projects\Final\ip_repo\edit_myip_pong2_v1_0.gen\sources_1\bd\design_6\hdl\design_6_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Vivado Projects\Final\ip_repo\edit_myip_pong2_v1_0.gen\sources_1\bd\design_6\synth\design_6.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Vivado Projects\Final\ip_repo\edit_myip_pong2_v1_0.gen\sources_1\bd\design_6\synth\design_6.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Vivado Projects\Final\ip_repo\edit_myip_pong2_v1_0.gen\sources_1\bd\design_6\synth\design_6.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file c:/vivado projects/final2/final_v2.tmp/myip_pong2_edit1_v1_0_project/myip_pong2_Edit1_v1_0_project.srcs/utils_1/imports/synth_1/myip_pong2.dcp with file c:/vivado projects/final2/final_v2.tmp/myip_pong2_edit1_v1_0_project/myip_pong2_Edit1_v1_0_project.runs/synth_1/myip_pong2.dcp
launch_runs synth_1 -jobs 16
[Tue Apr 15 14:19:15 2025] Launched synth_1...
Run output will be captured here: c:/vivado projects/final2/final_v2.tmp/myip_pong2_edit1_v1_0_project/myip_pong2_Edit1_v1_0_project.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Vivado Projects\Final\ip_repo\edit_myip_pong2_v1_0.gen\sources_1\bd\design_6\hdl\design_6_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Vivado Projects\Final\ip_repo\edit_myip_pong2_v1_0.gen\sources_1\bd\design_6\synth\design_6.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Vivado Projects\Final\ip_repo\edit_myip_pong2_v1_0.gen\sources_1\bd\design_6\synth\design_6.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Vivado Projects\Final\ip_repo\edit_myip_pong2_v1_0.gen\sources_1\bd\design_6\synth\design_6.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Vivado Projects\Final\ip_repo\myip_pong2_1_0\hdl\myip_pong2_slave_lite_v1_0_S00_AXI.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Vivado Projects\Final\ip_repo\edit_myip_pong2_v1_0.gen\sources_1\bd\design_6\hdl\design_6_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Vivado Projects\Final\ip_repo\edit_myip_pong2_v1_0.gen\sources_1\bd\design_6\synth\design_6.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Vivado Projects\Final\ip_repo\edit_myip_pong2_v1_0.gen\sources_1\bd\design_6\hdl\design_6_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Vivado Projects\Final\ip_repo\edit_myip_pong2_v1_0.gen\sources_1\bd\design_6\hdl\design_6_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Vivado Projects\Final\ip_repo\myip_pong2_1_0\hdl\myip_pong2_slave_lite_v1_0_S00_AXI.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Vivado Projects\Final\ip_repo\edit_myip_pong2_v1_0.gen\sources_1\bd\design_6\hdl\design_6_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Vivado Projects\Final\ip_repo\edit_myip_pong2_v1_0.gen\sources_1\bd\design_6\synth\design_6.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Vivado Projects\Final\ip_repo\myip_pong2_1_0\hdl\myip_pong2_slave_lite_v1_0_S00_AXI.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Vivado Projects\Final\ip_repo\myip_pong2_1_0\hdl\myip_pong2_slave_lite_v1_0_S00_AXI.vhd:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file c:/vivado projects/final2/final_v2.tmp/myip_pong2_edit1_v1_0_project/myip_pong2_Edit1_v1_0_project.srcs/utils_1/imports/synth_1/myip_pong2.dcp with file c:/vivado projects/final2/final_v2.tmp/myip_pong2_edit1_v1_0_project/myip_pong2_Edit1_v1_0_project.runs/synth_1/myip_pong2.dcp
launch_runs synth_1 -jobs 16
[Tue Apr 15 16:12:41 2025] Launched synth_1...
Run output will be captured here: c:/vivado projects/final2/final_v2.tmp/myip_pong2_edit1_v1_0_project/myip_pong2_Edit1_v1_0_project.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Vivado Projects\Final\ip_repo\myip_pong2_1_0\hdl\myip_pong2_slave_lite_v1_0_S00_AXI.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Vivado Projects\Final\ip_repo\edit_myip_pong2_v1_0.gen\sources_1\bd\design_6\hdl\design_6_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Vivado Projects\Final\ip_repo\edit_myip_pong2_v1_0.gen\sources_1\bd\design_6\synth\design_6.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Vivado Projects\Final\ip_repo\edit_myip_pong2_v1_0.gen\sources_1\bd\design_6\hdl\design_6_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Vivado Projects\Final\ip_repo\edit_myip_pong2_v1_0.gen\sources_1\bd\design_6\hdl\design_6_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Vivado Projects\Final\ip_repo\myip_pong2_1_0\hdl\myip_pong2_slave_lite_v1_0_S00_AXI.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Vivado Projects\Final\ip_repo\edit_myip_pong2_v1_0.gen\sources_1\bd\design_6\hdl\design_6_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Vivado Projects\Final\ip_repo\edit_myip_pong2_v1_0.gen\sources_1\bd\design_6\synth\design_6.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Vivado Projects\Final\ip_repo\myip_pong2_1_0\hdl\myip_pong2_slave_lite_v1_0_S00_AXI.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Vivado Projects\Final\ip_repo\myip_pong2_1_0\hdl\myip_pong2_slave_lite_v1_0_S00_AXI.vhd:]
set_property core_revision 10 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-11888] Component Definition 'user.org:user:myip_pong2_Edit1:1.0 (myip_pong2_Edit1)': IP description "Edit 1" is not meaningful: too short
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_S00_AXI_DATA_WIDTH (C S00 AXI DATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_S00_AXI_ADDR_WIDTH (C S00 AXI ADDR WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': verilogSource subcore file "hdl/util_vector_logic_v2_0_vl_rfs.v" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': verilogSource subcore file "mmcm_pll_drp_func_7s_mmcm.vh" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': verilogSource subcore file "mmcm_pll_drp_func_7s_pll.vh" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': verilogSource subcore file "mmcm_pll_drp_func_us_mmcm.vh" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': verilogSource subcore file "mmcm_pll_drp_func_us_pll.vh" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': verilogSource subcore file "mmcm_pll_drp_func_us_plus_pll.vh" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': verilogSource subcore file "mmcm_pll_drp_func_us_plus_mmcm.vh" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': verilogSource subcore file "hdl/encode.v" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': verilogSource subcore file "hdl/serdes_10_to_1.v" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': verilogSource subcore file "hdl/srldelay.v" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': verilogSource subcore file "hdl/hdmi_tx_v1_0.v" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': verilogSource subcore file "hdl/util_vector_logic_v2_0_vl_rfs.v" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': verilogSource subcore file "mmcm_pll_drp_func_7s_mmcm.vh" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': verilogSource subcore file "mmcm_pll_drp_func_7s_pll.vh" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': verilogSource subcore file "mmcm_pll_drp_func_us_mmcm.vh" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': verilogSource subcore file "mmcm_pll_drp_func_us_pll.vh" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': verilogSource subcore file "mmcm_pll_drp_func_us_plus_pll.vh" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': verilogSource subcore file "mmcm_pll_drp_func_us_plus_mmcm.vh" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': verilogSource subcore file "hdl/encode.v" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': verilogSource subcore file "hdl/serdes_10_to_1.v" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': verilogSource subcore file "hdl/srldelay.v" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
CRITICAL WARNING: [IP_Flow 19-626] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': verilogSource subcore file "hdl/hdmi_tx_v1_0.v" is referenced from the pure language VHDL file group. Please consider changing the file group type to support mixed language sources.
WARNING: [IP_Flow 19-11770] Clock interface 'S00_AXI_CLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path {c:/Vivado Projects/Final/ip_repo}
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Debounce_Switch:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Pong_Top2:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Sync_To_Count2:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Porch:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Pulses:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Debounce_Switch:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Pong_Top2:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Sync_To_Count2:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Porch:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Pulses:1.0 found in user repository c:/Vivado Projects/Final/ip_repo 
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Vivado Projects/Final/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:myip_pong2_Edit1:1.0 [get_ips  design_1_myip_pong2_0_0] -log ip_upgrade.log
Upgrading 'C:/Vivado Projects/Final2/Final_V2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myip_pong2_0_0 (myip_pong2_Edit1 1.0) from revision 9 to revision 10
Wrote  : <C:\Vivado Projects\Final2\Final_V2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Vivado Projects/Final2/Final_V2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Vivado Projects/Final2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myip_pong2_0_0] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Vivado Projects/Final2/Final_V2.srcs/sources_1/bd/design_1/design_1.bd}}]
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:microblaze_riscv:1.0-9] /microblaze_riscv_0: Setting C_BASE_VECTORS to 0x00000000.
INFO: [xilinx.com:ip:microblaze_riscv:1.0-23] /microblaze_riscv_0: Setting C_PC_WIDTH to 17.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
Wrote  : <C:\Vivado Projects\Final2\Final_V2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Vivado Projects/Final2/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Vivado Projects/Final2/Final_V2.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Vivado Projects/Final2/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Exporting to file c:/Vivado Projects/Final2/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File c:/Vivado Projects/Final2/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_pong2_0 .
Exporting to file c:/Vivado Projects/Final2/Final_V2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Vivado Projects/Final2/Final_V2.gen/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files {{C:/Vivado Projects/Final2/Final_V2.srcs/sources_1/bd/design_1/design_1.bd}}] -no_script -sync -force -quiet
export_simulation -lib_map_path [list {modelsim=C:/Vivado Projects/Final2/Final_V2.cache/compile_simlib/modelsim} {questa=C:/Vivado Projects/Final2/Final_V2.cache/compile_simlib/questa} {riviera=C:/Vivado Projects/Final2/Final_V2.cache/compile_simlib/riviera} {activehdl=C:/Vivado Projects/Final2/Final_V2.cache/compile_simlib/activehdl}] -of_objects [get_files {{C:/Vivado Projects/Final2/Final_V2.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {C:/Vivado Projects/Final2/Final_V2.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Vivado Projects/Final2/Final_V2.ip_user_files} -ipstatic_source_dir {C:/Vivado Projects/Final2/Final_V2.ip_user_files/ipstatic} -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Vivado Projects/Final2/Final_V2.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Vivado Projects/Final2/Final_V2.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -jobs 16
[Tue Apr 15 16:19:06 2025] Launched synth_1...
Run output will be captured here: C:/Vivado Projects/Final2/Final_V2.runs/synth_1/runme.log
[Tue Apr 15 16:19:06 2025] Launched impl_1...
Run output will be captured here: C:/Vivado Projects/Final2/Final_V2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Apr 15 16:22:43 2025] Launched impl_1...
Run output will be captured here: C:/Vivado Projects/Final2/Final_V2.runs/impl_1/runme.log
WARNING: [Vivado 12-818] No files matched 'C:/Vivado'
WARNING: [Vivado 12-818] No files matched 'Projects/Final2/Final_V2.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-818] No files matched 'C:/Vivado'
WARNING: [Vivado 12-818] No files matched 'Projects/Final2/Final_V2.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-818] No files matched 'C:/Vivado'
WARNING: [Vivado 12-818] No files matched 'Projects/Final2/Final_V2.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-818] No files matched 'C:/Vivado'
WARNING: [Vivado 12-818] No files matched 'Projects/Final2/Final_V2.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
write_hw_platform -fixed -include_bit -force -file {C:/Vivado Projects/Final2/design_1_wrapperV2.xsa}
INFO: [Project 1-1918] Creating Hardware Platform: C:/Vivado Projects/Final2/design_1_wrapperV2.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Vivado Projects/Final2/design_1_wrapperV2.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2024.2/data/embeddedsw) loading 1 seconds
WARNING: [Vivado 12-818] No files matched 'C:/Vivado'
WARNING: [Vivado 12-818] No files matched 'Projects/Final2/Final_V2.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-818] No files matched 'C:/Vivado'
WARNING: [Vivado 12-818] No files matched 'Projects/Final2/Final_V2.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-818] No files matched 'C:/Vivado'
WARNING: [Vivado 12-818] No files matched 'Projects/Final2/Final_V2.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-818] No files matched 'C:/Vivado'
WARNING: [Vivado 12-818] No files matched 'Projects/Final2/Final_V2.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-818] No files matched 'C:/Vivado'
WARNING: [Vivado 12-818] No files matched 'Projects/Final2/Final_V2.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-818] No files matched 'C:/Vivado'
WARNING: [Vivado 12-818] No files matched 'Projects/Final2/Final_V2.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-818] No files matched 'C:/Vivado'
WARNING: [Vivado 12-818] No files matched 'Projects/Final2/Final_V2.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
write_hw_platform -fixed -include_bit -force -file {C:/Vivado Projects/Final2/design_1_wrapperV2.xsa}
INFO: [Project 1-1918] Creating Hardware Platform: C:/Vivado Projects/Final2/design_1_wrapperV2.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Vivado Projects/Final2/design_1_wrapperV2.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 15 16:35:28 2025...
