

================================================================
== Vivado HLS Report for 'forward_fc'
================================================================
* Date:           Mon Jan  7 16:14:02 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.702|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   77|   77|   77|   77|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |   76|   76|        38|          -|          -|     2|    no    |
        | + Loop 1.1          |   36|   36|        18|          -|          -|     2|    no    |
        |  ++ Loop 1.1.1      |   16|   16|         8|          -|          -|     2|    no    |
        |   +++ Loop 1.1.1.1  |    6|    6|         3|          -|          -|     2|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond3)
	3  / (exitcond3)
5 --> 
	6  / (!exitcond)
	4  / (exitcond)
6 --> 
	7  / true
7 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i16]* %fc_layer_2_2_2_2_input_data_V, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 8 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %1" [CNN/fc.hpp:44]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%fc_layer_output_data = phi i16 [ undef, %0 ], [ %fc_layer_output_data_2, %3 ]" [CNN/fc.hpp:53]   --->   Operation 10 'phi' 'fc_layer_output_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%fc_layer_output_data_1 = phi i16 [ undef, %0 ], [ %fc_layer_output_data_3, %3 ]" [CNN/fc.hpp:53]   --->   Operation 11 'phi' 'fc_layer_output_data_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_z_assign = phi i2 [ 0, %0 ], [ %filter, %3 ]"   --->   Operation 12 'phi' 'p_z_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %p_z_assign, -2" [CNN/fc.hpp:44]   --->   Operation 13 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 14 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.56ns)   --->   "%filter = add i2 %p_z_assign, 1" [CNN/fc.hpp:44]   --->   Operation 15 'add' 'filter' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %4, label %.preheader1.preheader" [CNN/fc.hpp:44]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.76ns)   --->   "br label %.preheader1" [CNN/fc.hpp:48]   --->   Operation 17 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16 } undef, i16 %fc_layer_output_data, 0" [CNN/fc.hpp:55]   --->   Operation 18 'insertvalue' 'mrv' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16 } %mrv, i16 %fc_layer_output_data_1, 1" [CNN/fc.hpp:55]   --->   Operation 19 'insertvalue' 'mrv_1' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret { i16, i16 } %mrv_1" [CNN/fc.hpp:55]   --->   Operation 20 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i16 [ %dot_out_1, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]" [CNN/fc.hpp:51]   --->   Operation 21 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%p_x_assign = phi i2 [ %i, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]"   --->   Operation 22 'phi' 'p_x_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%p_x_assign_cast = zext i2 %p_x_assign to i3" [CNN/fc.hpp:48]   --->   Operation 23 'zext' 'p_x_assign_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.95ns)   --->   "%exitcond2 = icmp eq i2 %p_x_assign, -2" [CNN/fc.hpp:48]   --->   Operation 24 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 25 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.56ns)   --->   "%i = add i2 %p_x_assign, 1" [CNN/fc.hpp:48]   --->   Operation 26 'add' 'i' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %3, label %.preheader41.preheader" [CNN/fc.hpp:48]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.76ns)   --->   "br label %.preheader41" [CNN/fc.hpp:49]   --->   Operation 28 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = trunc i2 %p_z_assign to i1" [CNN/fc.hpp:44]   --->   Operation 29 'trunc' 'tmp' <Predicate = (exitcond2)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.80ns)   --->   "%fc_layer_output_data_2 = select i1 %tmp, i16 %fc_layer_output_data, i16 %p_Val2_s" [CNN/fc.hpp:53]   --->   Operation 30 'select' 'fc_layer_output_data_2' <Predicate = (exitcond2)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.80ns)   --->   "%fc_layer_output_data_3 = select i1 %tmp, i16 %p_Val2_s, i16 %fc_layer_output_data_1" [CNN/fc.hpp:53]   --->   Operation 31 'select' 'fc_layer_output_data_3' <Predicate = (exitcond2)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %1" [CNN/fc.hpp:44]   --->   Operation 32 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%dot_out_1 = phi i16 [ %p_Val2_1, %.preheader41.loopexit ], [ %p_Val2_s, %.preheader41.preheader ]"   --->   Operation 33 'phi' 'dot_out_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%p_y_assign = phi i2 [ %j, %.preheader41.loopexit ], [ 0, %.preheader41.preheader ]"   --->   Operation 34 'phi' 'p_y_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.95ns)   --->   "%exitcond3 = icmp eq i2 %p_y_assign, -2" [CNN/fc.hpp:49]   --->   Operation 35 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 36 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.56ns)   --->   "%j = add i2 %p_y_assign, 1" [CNN/fc.hpp:49]   --->   Operation 37 'add' 'j' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader1.loopexit, label %.preheader.preheader" [CNN/fc.hpp:49]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i2 %p_y_assign to i1" [CNN/fc.hpp:49]   --->   Operation 39 'trunc' 'tmp_8' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.76ns)   --->   "br label %.preheader" [CNN/fc.hpp:50]   --->   Operation 40 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 41 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.90>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i16 [ %dot_out_V, %2 ], [ %dot_out_1, %.preheader.preheader ]"   --->   Operation 42 'phi' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%p_z_assign_1 = phi i2 [ %c, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 43 'phi' 'p_z_assign_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %p_z_assign_1, -2" [CNN/fc.hpp:50]   --->   Operation 44 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 45 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.56ns)   --->   "%c = add i2 %p_z_assign_1, 1" [CNN/fc.hpp:50]   --->   Operation 46 'add' 'c' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader41.loopexit, label %2" [CNN/fc.hpp:50]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i2 %p_z_assign_1 to i1" [CNN/fc.hpp:50]   --->   Operation 48 'trunc' 'tmp_10' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp1 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1(i1 %tmp_10, i1 %tmp_8, i1 false)" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/fc.hpp:51]   --->   Operation 49 'bitconcatenate' 'tmp1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.65ns)   --->   "%tmp_6 = add i3 %p_x_assign_cast, %tmp1" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/fc.hpp:51]   --->   Operation 50 'add' 'tmp_6' <Predicate = (!exitcond)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_1 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %p_z_assign, i3 %tmp_6)" [CNN/fc.hpp:44]   --->   Operation 51 'bitconcatenate' 'tmp_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_3 = zext i5 %tmp_1 to i64" [CNN/fc.hpp:51]   --->   Operation 52 'zext' 'tmp_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%fc1_W_data_V_addr = getelementptr [16 x i10]* @fc1_W_data_V, i64 0, i64 %tmp_3" [CNN/fc.hpp:51]   --->   Operation 53 'getelementptr' 'fc1_W_data_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 54 [2/2] (3.25ns)   --->   "%fc1_W_data_V_load = load i10* %fc1_W_data_V_addr, align 2" [CNN/fc.hpp:51]   --->   Operation 54 'load' 'fc1_W_data_V_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br label %.preheader41"   --->   Operation 55 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_7 = zext i3 %tmp_6 to i64" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/fc.hpp:51]   --->   Operation 56 'zext' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%fc_layer_input_data_s = getelementptr [8 x i16]* %fc_layer_2_2_2_2_input_data_V, i64 0, i64 %tmp_7" [CNN/fc.hpp:51]   --->   Operation 57 'getelementptr' 'fc_layer_input_data_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [2/2] (2.32ns)   --->   "%fc_layer_input_data_1 = load i16* %fc_layer_input_data_s, align 2" [CNN/fc.hpp:51]   --->   Operation 58 'load' 'fc_layer_input_data_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 59 [1/2] (3.25ns)   --->   "%fc1_W_data_V_load = load i10* %fc1_W_data_V_addr, align 2" [CNN/fc.hpp:51]   --->   Operation 59 'load' 'fc1_W_data_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>

State 7 <SV = 6> <Delay = 8.70>
ST_7 : Operation 60 [1/2] (2.32ns)   --->   "%fc_layer_input_data_1 = load i16* %fc_layer_input_data_s, align 2" [CNN/fc.hpp:51]   --->   Operation 60 'load' 'fc_layer_input_data_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%OP1_V = sext i16 %fc_layer_input_data_1 to i24" [CNN/fc.hpp:51]   --->   Operation 61 'sext' 'OP1_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%OP2_V = sext i10 %fc1_W_data_V_load to i24" [CNN/fc.hpp:51]   --->   Operation 62 'sext' 'OP2_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (3.36ns)   --->   "%p_Val2_3 = mul i24 %OP2_V, %OP1_V" [CNN/fc.hpp:51]   --->   Operation 63 'mul' 'p_Val2_3' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_9 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %p_Val2_1, i8 0)" [CNN/fc.hpp:51]   --->   Operation 64 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (3.02ns)   --->   "%p_Val2_2 = add i24 %p_Val2_3, %tmp_9" [CNN/fc.hpp:51]   --->   Operation 65 'add' 'p_Val2_2' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%dot_out_V = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %p_Val2_2, i32 8, i32 23)" [CNN/fc.hpp:51]   --->   Operation 66 'partselect' 'dot_out_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "br label %.preheader" [CNN/fc.hpp:50]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fc_layer_2_2_2_2_input_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc1_W_data_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                  (specmemcore      ) [ 00000000]
StgValue_9             (br               ) [ 01111111]
fc_layer_output_data   (phi              ) [ 00111111]
fc_layer_output_data_1 (phi              ) [ 00111111]
p_z_assign             (phi              ) [ 00111111]
exitcond1              (icmp             ) [ 00111111]
empty_17               (speclooptripcount) [ 00000000]
filter                 (add              ) [ 01111111]
StgValue_16            (br               ) [ 00000000]
StgValue_17            (br               ) [ 00111111]
mrv                    (insertvalue      ) [ 00000000]
mrv_1                  (insertvalue      ) [ 00000000]
StgValue_20            (ret              ) [ 00000000]
p_Val2_s               (phi              ) [ 00011111]
p_x_assign             (phi              ) [ 00010000]
p_x_assign_cast        (zext             ) [ 00001111]
exitcond2              (icmp             ) [ 00111111]
empty_18               (speclooptripcount) [ 00000000]
i                      (add              ) [ 00111111]
StgValue_27            (br               ) [ 00000000]
StgValue_28            (br               ) [ 00111111]
tmp                    (trunc            ) [ 00000000]
fc_layer_output_data_2 (select           ) [ 01111111]
fc_layer_output_data_3 (select           ) [ 01111111]
StgValue_32            (br               ) [ 01111111]
dot_out_1              (phi              ) [ 00111111]
p_y_assign             (phi              ) [ 00001000]
exitcond3              (icmp             ) [ 00111111]
empty_19               (speclooptripcount) [ 00000000]
j                      (add              ) [ 00111111]
StgValue_38            (br               ) [ 00000000]
tmp_8                  (trunc            ) [ 00000111]
StgValue_40            (br               ) [ 00111111]
StgValue_41            (br               ) [ 00111111]
p_Val2_1               (phi              ) [ 00111111]
p_z_assign_1           (phi              ) [ 00000100]
exitcond               (icmp             ) [ 00111111]
empty_20               (speclooptripcount) [ 00000000]
c                      (add              ) [ 00111111]
StgValue_47            (br               ) [ 00000000]
tmp_10                 (trunc            ) [ 00000000]
tmp1                   (bitconcatenate   ) [ 00000000]
tmp_6                  (add              ) [ 00000010]
tmp_1                  (bitconcatenate   ) [ 00000000]
tmp_3                  (zext             ) [ 00000000]
fc1_W_data_V_addr      (getelementptr    ) [ 00000010]
StgValue_55            (br               ) [ 00111111]
tmp_7                  (zext             ) [ 00000000]
fc_layer_input_data_s  (getelementptr    ) [ 00000001]
fc1_W_data_V_load      (load             ) [ 00000001]
fc_layer_input_data_1  (load             ) [ 00000000]
OP1_V                  (sext             ) [ 00000000]
OP2_V                  (sext             ) [ 00000000]
p_Val2_3               (mul              ) [ 00000000]
tmp_9                  (bitconcatenate   ) [ 00000000]
p_Val2_2               (add              ) [ 00000000]
dot_out_V              (partselect       ) [ 00111111]
StgValue_67            (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fc_layer_2_2_2_2_input_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer_2_2_2_2_input_data_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fc1_W_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_W_data_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="fc1_W_data_V_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="10" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="5" slack="0"/>
<pin id="50" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc1_W_data_V_addr/5 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="4" slack="0"/>
<pin id="55" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc1_W_data_V_load/5 "/>
</bind>
</comp>

<comp id="59" class="1004" name="fc_layer_input_data_s_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="16" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="3" slack="0"/>
<pin id="63" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer_input_data_s/6 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="3" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc_layer_input_data_1/6 "/>
</bind>
</comp>

<comp id="72" class="1005" name="fc_layer_output_data_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="1"/>
<pin id="74" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer_output_data (phireg) "/>
</bind>
</comp>

<comp id="76" class="1004" name="fc_layer_output_data_phi_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="1"/>
<pin id="78" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="16" slack="1"/>
<pin id="80" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fc_layer_output_data/2 "/>
</bind>
</comp>

<comp id="84" class="1005" name="fc_layer_output_data_1_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="1"/>
<pin id="86" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer_output_data_1 (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="fc_layer_output_data_1_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="1"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="16" slack="1"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fc_layer_output_data_1/2 "/>
</bind>
</comp>

<comp id="96" class="1005" name="p_z_assign_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="2" slack="1"/>
<pin id="98" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_z_assign (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_z_assign_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="1"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="2" slack="0"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_z_assign/2 "/>
</bind>
</comp>

<comp id="108" class="1005" name="p_Val2_s_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="1"/>
<pin id="110" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_Val2_s_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="1"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="1" slack="1"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="120" class="1005" name="p_x_assign_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="2" slack="1"/>
<pin id="122" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_x_assign (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_x_assign_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="2" slack="0"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="1" slack="1"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_x_assign/3 "/>
</bind>
</comp>

<comp id="131" class="1005" name="dot_out_1_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="16" slack="1"/>
<pin id="133" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="dot_out_1 (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="dot_out_1_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="16" slack="1"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dot_out_1/4 "/>
</bind>
</comp>

<comp id="143" class="1005" name="p_y_assign_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2" slack="1"/>
<pin id="145" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_y_assign (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="p_y_assign_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="2" slack="0"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="1" slack="1"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_y_assign/4 "/>
</bind>
</comp>

<comp id="154" class="1005" name="p_Val2_1_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="1"/>
<pin id="156" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_Val2_1_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="16" slack="1"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_1/5 "/>
</bind>
</comp>

<comp id="166" class="1005" name="p_z_assign_1_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="2" slack="1"/>
<pin id="168" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_z_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_z_assign_1_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="0"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="1" slack="1"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_z_assign_1/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="exitcond1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="2" slack="0"/>
<pin id="179" dir="0" index="1" bw="2" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="filter_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="2" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="filter/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="mrv_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="16" slack="0"/>
<pin id="192" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="mrv_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="16" slack="0"/>
<pin id="198" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="p_x_assign_cast_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="2" slack="0"/>
<pin id="203" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_x_assign_cast/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="exitcond2_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="2" slack="0"/>
<pin id="207" dir="0" index="1" bw="2" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="i_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="2" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="2" slack="1"/>
<pin id="219" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="fc_layer_output_data_2_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="16" slack="1"/>
<pin id="224" dir="0" index="2" bw="16" slack="0"/>
<pin id="225" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="fc_layer_output_data_2/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="fc_layer_output_data_3_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="16" slack="0"/>
<pin id="232" dir="0" index="2" bw="16" slack="1"/>
<pin id="233" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="fc_layer_output_data_3/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="exitcond3_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="2" slack="0"/>
<pin id="239" dir="0" index="1" bw="2" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="j_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="2" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_8_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="2" slack="0"/>
<pin id="251" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="exitcond_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="2" slack="0"/>
<pin id="255" dir="0" index="1" bw="2" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="c_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="2" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_10_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="2" slack="0"/>
<pin id="267" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="3" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="1" slack="1"/>
<pin id="273" dir="0" index="3" bw="1" slack="0"/>
<pin id="274" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_6_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="2" slack="2"/>
<pin id="280" dir="0" index="1" bw="3" slack="0"/>
<pin id="281" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="0"/>
<pin id="285" dir="0" index="1" bw="2" slack="3"/>
<pin id="286" dir="0" index="2" bw="3" slack="0"/>
<pin id="287" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_3_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="0"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_7_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="3" slack="1"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="OP1_V_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="0"/>
<pin id="302" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/7 "/>
</bind>
</comp>

<comp id="304" class="1004" name="OP2_V_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="10" slack="1"/>
<pin id="306" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/7 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_9_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="24" slack="0"/>
<pin id="309" dir="0" index="1" bw="16" slack="2"/>
<pin id="310" dir="0" index="2" bw="1" slack="0"/>
<pin id="311" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="315" class="1004" name="dot_out_V_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="16" slack="0"/>
<pin id="317" dir="0" index="1" bw="24" slack="0"/>
<pin id="318" dir="0" index="2" bw="5" slack="0"/>
<pin id="319" dir="0" index="3" bw="6" slack="0"/>
<pin id="320" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="dot_out_V/7 "/>
</bind>
</comp>

<comp id="324" class="1007" name="grp_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="10" slack="0"/>
<pin id="326" dir="0" index="1" bw="16" slack="0"/>
<pin id="327" dir="0" index="2" bw="24" slack="0"/>
<pin id="328" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_3/7 p_Val2_2/7 "/>
</bind>
</comp>

<comp id="336" class="1005" name="filter_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="2" slack="0"/>
<pin id="338" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="filter "/>
</bind>
</comp>

<comp id="341" class="1005" name="p_x_assign_cast_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="3" slack="2"/>
<pin id="343" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="p_x_assign_cast "/>
</bind>
</comp>

<comp id="349" class="1005" name="i_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="2" slack="0"/>
<pin id="351" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="354" class="1005" name="fc_layer_output_data_2_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="1"/>
<pin id="356" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer_output_data_2 "/>
</bind>
</comp>

<comp id="359" class="1005" name="fc_layer_output_data_3_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="1"/>
<pin id="361" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer_output_data_3 "/>
</bind>
</comp>

<comp id="367" class="1005" name="j_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="2" slack="0"/>
<pin id="369" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="372" class="1005" name="tmp_8_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="1"/>
<pin id="374" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="380" class="1005" name="c_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="2" slack="0"/>
<pin id="382" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="385" class="1005" name="tmp_6_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="3" slack="1"/>
<pin id="387" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="390" class="1005" name="fc1_W_data_V_addr_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="1"/>
<pin id="392" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fc1_W_data_V_addr "/>
</bind>
</comp>

<comp id="395" class="1005" name="fc_layer_input_data_s_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="3" slack="1"/>
<pin id="397" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer_input_data_s "/>
</bind>
</comp>

<comp id="400" class="1005" name="fc1_W_data_V_load_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="10" slack="1"/>
<pin id="402" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="fc1_W_data_V_load "/>
</bind>
</comp>

<comp id="405" class="1005" name="dot_out_V_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="16" slack="1"/>
<pin id="407" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="dot_out_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="34" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="64"><net_src comp="0" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="34" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="59" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="72" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="76" pin="4"/><net_sink comp="72" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="88" pin="4"/><net_sink comp="84" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="100" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="111"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="119"><net_src comp="112" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="134"><net_src comp="131" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="141"><net_src comp="108" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="142"><net_src comp="135" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="157"><net_src comp="154" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="164"><net_src comp="131" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="165"><net_src comp="158" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="169"><net_src comp="14" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="181"><net_src comp="100" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="100" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="22" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="76" pin="4"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="189" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="88" pin="4"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="124" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="124" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="16" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="124" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="22" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="96" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="72" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="112" pin="4"/><net_sink comp="221" pin=2"/></net>

<net id="234"><net_src comp="217" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="112" pin="4"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="84" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="241"><net_src comp="147" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="16" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="147" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="22" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="147" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="170" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="16" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="170" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="22" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="170" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="28" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="265" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="30" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="282"><net_src comp="269" pin="4"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="32" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="96" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="278" pin="2"/><net_sink comp="283" pin=2"/></net>

<net id="294"><net_src comp="283" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="299"><net_src comp="296" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="303"><net_src comp="66" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="312"><net_src comp="36" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="154" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="38" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="321"><net_src comp="40" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="42" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="323"><net_src comp="44" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="329"><net_src comp="304" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="300" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="307" pin="3"/><net_sink comp="324" pin=2"/></net>

<net id="332"><net_src comp="324" pin="3"/><net_sink comp="315" pin=1"/></net>

<net id="339"><net_src comp="183" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="344"><net_src comp="201" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="352"><net_src comp="211" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="357"><net_src comp="221" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="362"><net_src comp="229" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="370"><net_src comp="243" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="375"><net_src comp="249" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="383"><net_src comp="259" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="388"><net_src comp="278" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="393"><net_src comp="46" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="398"><net_src comp="59" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="403"><net_src comp="53" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="408"><net_src comp="315" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="158" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: forward_fc : fc_layer_2_2_2_2_input_data_V | {6 7 }
	Port: forward_fc : fc1_W_data_V | {5 6 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		filter : 1
		StgValue_16 : 2
		mrv : 1
		mrv_1 : 2
		StgValue_20 : 3
	State 3
		p_x_assign_cast : 1
		exitcond2 : 1
		i : 1
		StgValue_27 : 2
		fc_layer_output_data_2 : 1
		fc_layer_output_data_3 : 1
	State 4
		exitcond3 : 1
		j : 1
		StgValue_38 : 2
		tmp_8 : 1
	State 5
		exitcond : 1
		c : 1
		StgValue_47 : 2
		tmp_10 : 1
		tmp1 : 2
		tmp_6 : 3
		tmp_1 : 4
		tmp_3 : 5
		fc1_W_data_V_addr : 6
		fc1_W_data_V_load : 7
	State 6
		fc_layer_input_data_s : 1
		fc_layer_input_data_1 : 2
	State 7
		OP1_V : 1
		p_Val2_3 : 2
		p_Val2_2 : 3
		dot_out_V : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |         filter_fu_183         |    0    |    0    |    10   |
|          |            i_fu_211           |    0    |    0    |    10   |
|    add   |            j_fu_243           |    0    |    0    |    10   |
|          |            c_fu_259           |    0    |    0    |    10   |
|          |          tmp_6_fu_278         |    0    |    0    |    12   |
|----------|-------------------------------|---------|---------|---------|
|          |        exitcond1_fu_177       |    0    |    0    |    8    |
|   icmp   |        exitcond2_fu_205       |    0    |    0    |    8    |
|          |        exitcond3_fu_237       |    0    |    0    |    8    |
|          |        exitcond_fu_253        |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|  select  | fc_layer_output_data_2_fu_221 |    0    |    0    |    16   |
|          | fc_layer_output_data_3_fu_229 |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_324          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|insertvalue|           mrv_fu_189          |    0    |    0    |    0    |
|          |          mrv_1_fu_195         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |     p_x_assign_cast_fu_201    |    0    |    0    |    0    |
|   zext   |          tmp_3_fu_291         |    0    |    0    |    0    |
|          |          tmp_7_fu_296         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           tmp_fu_217          |    0    |    0    |    0    |
|   trunc  |          tmp_8_fu_249         |    0    |    0    |    0    |
|          |         tmp_10_fu_265         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp1_fu_269          |    0    |    0    |    0    |
|bitconcatenate|          tmp_1_fu_283         |    0    |    0    |    0    |
|          |          tmp_9_fu_307         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   sext   |          OP1_V_fu_300         |    0    |    0    |    0    |
|          |          OP2_V_fu_304         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|        dot_out_V_fu_315       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    1    |    0    |   116   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|           c_reg_380          |    2   |
|       dot_out_1_reg_131      |   16   |
|       dot_out_V_reg_405      |   16   |
|   fc1_W_data_V_addr_reg_390  |    4   |
|   fc1_W_data_V_load_reg_400  |   10   |
| fc_layer_input_data_s_reg_395|    3   |
| fc_layer_output_data_1_reg_84|   16   |
|fc_layer_output_data_2_reg_354|   16   |
|fc_layer_output_data_3_reg_359|   16   |
|  fc_layer_output_data_reg_72 |   16   |
|        filter_reg_336        |    2   |
|           i_reg_349          |    2   |
|           j_reg_367          |    2   |
|       p_Val2_1_reg_154       |   16   |
|       p_Val2_s_reg_108       |   16   |
|    p_x_assign_cast_reg_341   |    3   |
|      p_x_assign_reg_120      |    2   |
|      p_y_assign_reg_143      |    2   |
|     p_z_assign_1_reg_166     |    2   |
|       p_z_assign_reg_96      |    2   |
|         tmp_6_reg_385        |    3   |
|         tmp_8_reg_372        |    1   |
+------------------------------+--------+
|             Total            |   168  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_53       |  p0  |   2  |   4  |    8   ||    9    |
|        grp_access_fu_66       |  p0  |   2  |   3  |    6   ||    9    |
|  fc_layer_output_data_reg_72  |  p0  |   2  |  16  |   32   ||    9    |
| fc_layer_output_data_1_reg_84 |  p0  |   2  |  16  |   32   ||    9    |
|       p_z_assign_reg_96       |  p0  |   2  |   2  |    4   ||    9    |
|        p_Val2_s_reg_108       |  p0  |   2  |  16  |   32   ||    9    |
|-------------------------------|------|------|------|--------||---------||---------|
|             Total             |      |      |      |   114  ||  10.614 ||    54   |
|-------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   116  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   54   |
|  Register |    -   |    -   |   168  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   10   |   168  |   170  |
+-----------+--------+--------+--------+--------+
