[
  {
    "EventCode": "0xc4",
    "UMask": "0x00",
    "EventName": "BR_INST_RETIRED.ALL_BRANCHES",
    "BriefDescription": "All branch instructions retired.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "400009",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc5",
    "UMask": "0x00",
    "EventName": "BR_MISP_RETIRED.ALL_BRANCHES",
    "BriefDescription": "All mispredicted branch instructions retired.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "400009",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0x00",
    "UMask": "0x02",
    "EventName": "CPU_CLK_UNHALTED.THREAD",
    "BriefDescription": "Core cycles when the thread is not in halt state",
    "Counter": "Fixed counter 1",
    "PEBScounters": "33",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x00",
    "UMask": "0x01",
    "EventName": "INST_RETIRED.ANY",
    "BriefDescription": "Number of instructions retired. Fixed Counter - architectural event",
    "Counter": "Fixed counter 0",
    "PEBScounters": "32",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0x2e",
    "UMask": "0x41",
    "EventName": "LONGEST_LAT_CACHE.MISS",
    "BriefDescription": "Core-originated cacheable requests that missed L3  (Except hardware prefetches to the L3)",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x2e",
    "UMask": "0x4f",
    "EventName": "LONGEST_LAT_CACHE.REFERENCE",
    "BriefDescription": "Core-originated cacheable requests that refer to L3 (Except hardware prefetches to the L3)",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x00",
    "UMask": "0x04",
    "EventName": "TOPDOWN.SLOTS",
    "BriefDescription": "TMA slots available for an unhalted logical processor. Fixed counter - architectural event",
    "Counter": "Fixed counter 3",
    "PEBScounters": "35",
    "SampleAfterValue": "10000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xa4",
    "UMask": "0x01",
    "EventName": "TOPDOWN.SLOTS_P",
    "BriefDescription": "TMA slots available for an unhalted logical processor. General counter - architectural event",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "10000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xb0",
    "UMask": "0x09",
    "EventName": "ARITH.DIVIDER_ACTIVE",
    "BriefDescription": "This event is deprecated. Refer to new event ARITH.DIV_ACTIVE",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "1",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xb0",
    "UMask": "0x01",
    "EventName": "ARITH.FP_DIVIDER_ACTIVE",
    "BriefDescription": "This event is deprecated. Refer to new event ARITH.FPDIV_ACTIVE",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "1",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xb0",
    "UMask": "0x08",
    "EventName": "ARITH.IDIV_ACTIVE",
    "BriefDescription": "This event counts the cycles the integer divider is busy.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xb0",
    "UMask": "0x08",
    "EventName": "ARITH.INT_DIVIDER_ACTIVE",
    "BriefDescription": "This event is deprecated. Refer to new event ARITH.IDIV_ACTIVE",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "1",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xc1",
    "UMask": "0x1b",
    "EventName": "ASSISTS.ANY",
    "BriefDescription": "Number of occurrences where a microcode assist is invoked by hardware.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xc4",
    "UMask": "0x11",
    "EventName": "BR_INST_RETIRED.COND",
    "BriefDescription": "Conditional branch instructions retired.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "400009",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc4",
    "UMask": "0x10",
    "EventName": "BR_INST_RETIRED.COND_NTAKEN",
    "BriefDescription": "Not taken branch instructions retired.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "400009",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc4",
    "UMask": "0x01",
    "EventName": "BR_INST_RETIRED.COND_TAKEN",
    "BriefDescription": "Taken conditional branch instructions retired.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "400009",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc4",
    "UMask": "0x40",
    "EventName": "BR_INST_RETIRED.FAR_BRANCH",
    "BriefDescription": "Far branch instructions retired.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100007",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc4",
    "UMask": "0x80",
    "EventName": "BR_INST_RETIRED.INDIRECT",
    "BriefDescription": "Indirect near branch instructions retired (excluding returns)",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc4",
    "UMask": "0x02",
    "EventName": "BR_INST_RETIRED.NEAR_CALL",
    "BriefDescription": "Direct and indirect near call instructions retired.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100007",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc4",
    "UMask": "0x08",
    "EventName": "BR_INST_RETIRED.NEAR_RETURN",
    "BriefDescription": "Return instructions retired.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100007",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc4",
    "UMask": "0x20",
    "EventName": "BR_INST_RETIRED.NEAR_TAKEN",
    "BriefDescription": "Taken branch instructions retired.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "400009",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc5",
    "UMask": "0x11",
    "EventName": "BR_MISP_RETIRED.COND",
    "BriefDescription": "Mispredicted conditional branch instructions retired.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "400009",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc5",
    "UMask": "0x10",
    "EventName": "BR_MISP_RETIRED.COND_NTAKEN",
    "BriefDescription": "Mispredicted non-taken conditional branch instructions retired.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "400009",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc5",
    "UMask": "0x01",
    "EventName": "BR_MISP_RETIRED.COND_TAKEN",
    "BriefDescription": "number of branch instructions retired that were mispredicted and taken.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "400009",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc5",
    "UMask": "0x02",
    "EventName": "BR_MISP_RETIRED.INDIRECT_CALL",
    "BriefDescription": "Mispredicted indirect CALL retired.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "400009",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc5",
    "UMask": "0x20",
    "EventName": "BR_MISP_RETIRED.NEAR_TAKEN",
    "BriefDescription": "Number of near branch instructions retired that were mispredicted and taken.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "400009",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc5",
    "UMask": "0x08",
    "EventName": "BR_MISP_RETIRED.RET",
    "BriefDescription": "This event counts the number of mispredicted ret instructions retired. Non PEBS",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100007",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0x28",
    "UMask": "0x02",
    "EventName": "CORE_POWER.LICENSE_1",
    "BriefDescription": "CORE_POWER.LICENSE_1",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x28",
    "UMask": "0x04",
    "EventName": "CORE_POWER.LICENSE_2",
    "BriefDescription": "CORE_POWER.LICENSE_2",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x28",
    "UMask": "0x08",
    "EventName": "CORE_POWER.LICENSE_3",
    "BriefDescription": "CORE_POWER.LICENSE_3",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xec",
    "UMask": "0x02",
    "EventName": "CPU_CLK_UNHALTED.DISTRIBUTED",
    "BriefDescription": "Cycle counts are evenly distributed between active threads in the Core.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x3c",
    "UMask": "0x02",
    "EventName": "CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE",
    "BriefDescription": "Core crystal clock cycles when this thread is unhalted and the other thread is halted.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "25003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xa3",
    "UMask": "0x08",
    "EventName": "CYCLE_ACTIVITY.CYCLES_L1D_MISS",
    "BriefDescription": "Cycles while L1 cache miss demand load is outstanding.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "8",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xa3",
    "UMask": "0x01",
    "EventName": "CYCLE_ACTIVITY.CYCLES_L2_MISS",
    "BriefDescription": "Cycles while L2 cache miss demand load is outstanding.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "1",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xa3",
    "UMask": "0x10",
    "EventName": "CYCLE_ACTIVITY.CYCLES_MEM_ANY",
    "BriefDescription": "Cycles while memory subsystem has an outstanding load.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "16",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xa3",
    "UMask": "0x0c",
    "EventName": "CYCLE_ACTIVITY.STALLS_L1D_MISS",
    "BriefDescription": "Execution stalls while L1 cache miss demand load is outstanding.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "12",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xa3",
    "UMask": "0x05",
    "EventName": "CYCLE_ACTIVITY.STALLS_L2_MISS",
    "BriefDescription": "Execution stalls while L2 cache miss demand load is outstanding.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "5",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xa3",
    "UMask": "0x06",
    "EventName": "CYCLE_ACTIVITY.STALLS_L3_MISS",
    "BriefDescription": "Execution stalls while L3 cache miss demand load is outstanding.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "6",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xa3",
    "UMask": "0x04",
    "EventName": "CYCLE_ACTIVITY.STALLS_TOTAL",
    "BriefDescription": "Total execution stalls.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "4",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x87",
    "UMask": "0x01",
    "EventName": "DECODE.LCP",
    "BriefDescription": "Stalls caused by changing prefix length of the instruction.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "500009",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x87",
    "UMask": "0x02",
    "EventName": "DECODE.MS_BUSY",
    "BriefDescription": "Cycles the Microcode Sequencer is busy.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "500009",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x61",
    "UMask": "0x02",
    "EventName": "DSB2MITE_SWITCHES.PENALTY_CYCLES",
    "BriefDescription": "DSB-to-MITE switch true penalty cycles.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x12",
    "UMask": "0x20",
    "EventName": "DTLB_LOAD_MISSES.STLB_HIT",
    "BriefDescription": "Loads that miss the DTLB and hit the STLB.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x12",
    "UMask": "0x10",
    "EventName": "DTLB_LOAD_MISSES.WALK_ACTIVE",
    "BriefDescription": "Cycles when at least one PMH is busy with a page walk for a demand load.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "1",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x12",
    "UMask": "0x0e",
    "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED",
    "BriefDescription": "Load miss in all TLB levels causes a page walk that completes. (All page sizes)",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x12",
    "UMask": "0x08",
    "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_1G",
    "BriefDescription": "Page walks completed due to a demand data load to a 1G page.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x12",
    "UMask": "0x04",
    "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M",
    "BriefDescription": "Page walks completed due to a demand data load to a 2M/4M page.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x12",
    "UMask": "0x02",
    "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_4K",
    "BriefDescription": "Page walks completed due to a demand data load to a 4K page.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x12",
    "UMask": "0x10",
    "EventName": "DTLB_LOAD_MISSES.WALK_PENDING",
    "BriefDescription": "Number of page walks outstanding for a demand load in the PMH each cycle.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x13",
    "UMask": "0x20",
    "EventName": "DTLB_STORE_MISSES.STLB_HIT",
    "BriefDescription": "Stores that miss the DTLB and hit the STLB.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x13",
    "UMask": "0x10",
    "EventName": "DTLB_STORE_MISSES.WALK_ACTIVE",
    "BriefDescription": "Cycles when at least one PMH is busy with a page walk for a store.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "1",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x13",
    "UMask": "0x0e",
    "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED",
    "BriefDescription": "Store misses in all TLB levels causes a page walk that completes. (All page sizes)",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x13",
    "UMask": "0x08",
    "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_1G",
    "BriefDescription": "Page walks completed due to a demand data store to a 1G page.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x13",
    "UMask": "0x04",
    "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M",
    "BriefDescription": "Page walks completed due to a demand data store to a 2M/4M page.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x13",
    "UMask": "0x02",
    "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_4K",
    "BriefDescription": "Page walks completed due to a demand data store to a 4K page.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x13",
    "UMask": "0x10",
    "EventName": "DTLB_STORE_MISSES.WALK_PENDING",
    "BriefDescription": "Number of page walks outstanding for a store in the PMH each cycle.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xa6",
    "UMask": "0x02",
    "EventName": "EXE_ACTIVITY.1_PORTS_UTIL",
    "BriefDescription": "Cycles total of 1 uop is executed on all ports and Reservation Station was not empty.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xa6",
    "UMask": "0x04",
    "EventName": "EXE_ACTIVITY.2_PORTS_UTIL",
    "BriefDescription": "Cycles total of 2 uops are executed on all ports and Reservation Station was not empty.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xa6",
    "UMask": "0x08",
    "EventName": "EXE_ACTIVITY.3_PORTS_UTIL",
    "BriefDescription": "Cycles total of 3 uops are executed on all ports and Reservation Station was not empty.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xa6",
    "UMask": "0x10",
    "EventName": "EXE_ACTIVITY.4_PORTS_UTIL",
    "BriefDescription": "Cycles total of 4 uops are executed on all ports and Reservation Station was not empty.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xa6",
    "UMask": "0x21",
    "EventName": "EXE_ACTIVITY.BOUND_ON_LOADS",
    "BriefDescription": "Execution stalls while memory subsystem has an outstanding load.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "5",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xa6",
    "UMask": "0x40",
    "EventName": "EXE_ACTIVITY.BOUND_ON_STORES",
    "BriefDescription": "Cycles where the Store Buffer was full and no loads caused an execution stall.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "2",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xa6",
    "UMask": "0x80",
    "EventName": "EXE_ACTIVITY.EXE_BOUND_0_PORTS",
    "BriefDescription": "Cycles no uop executed while RS was not empty, the SB was not full and there was no outstanding load.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xc7",
    "UMask": "0x04",
    "EventName": "FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE",
    "BriefDescription": "Counts number of SSE/AVX computational 128-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 2 computation operations, one for each element.  Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc7",
    "UMask": "0x08",
    "EventName": "FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE",
    "BriefDescription": "Number of SSE/AVX computational 128-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 4 computation operations, one for each element.  Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP14 RSQRT14 SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc7",
    "UMask": "0x10",
    "EventName": "FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE",
    "BriefDescription": "Counts number of SSE/AVX computational 256-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 4 computation operations, one for each element.  Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT FM(N)ADD/SUB.  FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc7",
    "UMask": "0x20",
    "EventName": "FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE",
    "BriefDescription": "Counts number of SSE/AVX computational 256-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 8 computation operations, one for each element.  Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RCP DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc7",
    "UMask": "0x01",
    "EventName": "FP_ARITH_INST_RETIRED.SCALAR_DOUBLE",
    "BriefDescription": "Counts number of SSE/AVX computational scalar double precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 1 computational operation. Applies to SSE* and AVX* scalar double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT FM(N)ADD/SUB.  FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc7",
    "UMask": "0x02",
    "EventName": "FP_ARITH_INST_RETIRED.SCALAR_SINGLE",
    "BriefDescription": "Counts number of SSE/AVX computational scalar single precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 1 computational operation. Applies to SSE* and AVX* scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT RCP FM(N)ADD/SUB.  FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc6",
    "UMask": "0x01",
    "EventName": "FRONTEND_RETIRED.DSB_MISS",
    "BriefDescription": "Retired Instructions who experienced a critical DSB miss.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100007",
    "MSRIndex": "0x3F7",
    "MSRValue": "0x11",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc6",
    "UMask": "0x01",
    "EventName": "FRONTEND_RETIRED.ITLB_MISS",
    "BriefDescription": "Retired Instructions who experienced iTLB true miss.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100007",
    "MSRIndex": "0x3F7",
    "MSRValue": "0x14",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc6",
    "UMask": "0x01",
    "EventName": "FRONTEND_RETIRED.L1I_MISS",
    "BriefDescription": "Retired Instructions who experienced Instruction L1 Cache true miss.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100007",
    "MSRIndex": "0x3F7",
    "MSRValue": "0x12",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc6",
    "UMask": "0x01",
    "EventName": "FRONTEND_RETIRED.L2_MISS",
    "BriefDescription": "Retired Instructions who experienced Instruction L2 Cache true miss.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100007",
    "MSRIndex": "0x3F7",
    "MSRValue": "0x13",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc6",
    "UMask": "0x01",
    "EventName": "FRONTEND_RETIRED.LATENCY_GE_1",
    "BriefDescription": "Retired instructions after front-end starvation of at least 1 cycle",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100007",
    "MSRIndex": "0x3F7",
    "MSRValue": "0x600106",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc6",
    "UMask": "0x01",
    "EventName": "FRONTEND_RETIRED.LATENCY_GE_128",
    "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 128 cycles which was not interrupted by a back-end stall.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100007",
    "MSRIndex": "0x3F7",
    "MSRValue": "0x608006",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc6",
    "UMask": "0x01",
    "EventName": "FRONTEND_RETIRED.LATENCY_GE_16",
    "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 16 cycles which was not interrupted by a back-end stall.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100007",
    "MSRIndex": "0x3F7",
    "MSRValue": "0x601006",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc6",
    "UMask": "0x01",
    "EventName": "FRONTEND_RETIRED.LATENCY_GE_2",
    "BriefDescription": "Retired instructions after front-end starvation of at least 2 cycles",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100007",
    "MSRIndex": "0x3F7",
    "MSRValue": "0x600206",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc6",
    "UMask": "0x01",
    "EventName": "FRONTEND_RETIRED.LATENCY_GE_2_BUBBLES_GE_1",
    "BriefDescription": "Retired instructions that are fetched after an interval where the front-end had at least 1 bubble-slot for a period of 2 cycles which was not interrupted by a back-end stall.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100007",
    "MSRIndex": "0x3F7",
    "MSRValue": "0x100206",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc6",
    "UMask": "0x01",
    "EventName": "FRONTEND_RETIRED.LATENCY_GE_256",
    "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 256 cycles which was not interrupted by a back-end stall.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100007",
    "MSRIndex": "0x3F7",
    "MSRValue": "0x610006",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc6",
    "UMask": "0x01",
    "EventName": "FRONTEND_RETIRED.LATENCY_GE_32",
    "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 32 cycles which was not interrupted by a back-end stall.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100007",
    "MSRIndex": "0x3F7",
    "MSRValue": "0x602006",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc6",
    "UMask": "0x01",
    "EventName": "FRONTEND_RETIRED.LATENCY_GE_4",
    "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 4 cycles which was not interrupted by a back-end stall.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100007",
    "MSRIndex": "0x3F7",
    "MSRValue": "0x600406",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc6",
    "UMask": "0x01",
    "EventName": "FRONTEND_RETIRED.LATENCY_GE_512",
    "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 512 cycles which was not interrupted by a back-end stall.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100007",
    "MSRIndex": "0x3F7",
    "MSRValue": "0x620006",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc6",
    "UMask": "0x01",
    "EventName": "FRONTEND_RETIRED.LATENCY_GE_64",
    "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 64 cycles which was not interrupted by a back-end stall.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100007",
    "MSRIndex": "0x3F7",
    "MSRValue": "0x604006",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc6",
    "UMask": "0x01",
    "EventName": "FRONTEND_RETIRED.LATENCY_GE_8",
    "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 8 cycles which was not interrupted by a back-end stall.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100007",
    "MSRIndex": "0x3F7",
    "MSRValue": "0x600806",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc6",
    "UMask": "0x01",
    "EventName": "FRONTEND_RETIRED.STLB_MISS",
    "BriefDescription": "Retired Instructions who experienced STLB (2nd level TLB) true miss.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100007",
    "MSRIndex": "0x3F7",
    "MSRValue": "0x15",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0x79",
    "UMask": "0x08",
    "EventName": "IDQ.DSB_CYCLES_ANY",
    "BriefDescription": "Cycles Decode Stream Buffer (DSB) is delivering any Uop",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "1",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x79",
    "UMask": "0x08",
    "EventName": "IDQ.DSB_CYCLES_OK",
    "BriefDescription": "Cycles DSB is delivering optimal number of Uops",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "6",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x79",
    "UMask": "0x08",
    "EventName": "IDQ.DSB_UOPS",
    "BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x79",
    "UMask": "0x04",
    "EventName": "IDQ.MITE_CYCLES_ANY",
    "BriefDescription": "Cycles MITE is delivering any Uop",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "1",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x79",
    "UMask": "0x04",
    "EventName": "IDQ.MITE_CYCLES_OK",
    "BriefDescription": "Cycles MITE is delivering optimal number of Uops",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "6",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x79",
    "UMask": "0x04",
    "EventName": "IDQ.MITE_UOPS",
    "BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from MITE path",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x79",
    "UMask": "0x20",
    "EventName": "IDQ.MS_CYCLES_ANY",
    "BriefDescription": "Cycles when uops are being delivered to IDQ while MS is busy",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "1",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x79",
    "UMask": "0x20",
    "EventName": "IDQ.MS_SWITCHES",
    "BriefDescription": "Number of switches from DSB or MITE to the MS",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "1",
    "Invert": "0",
    "EdgeDetect": "1",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x79",
    "UMask": "0x20",
    "EventName": "IDQ.MS_UOPS",
    "BriefDescription": "Uops delivered to IDQ while MS is busy",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x9c",
    "UMask": "0x01",
    "EventName": "IDQ_UOPS_NOT_DELIVERED.CORE",
    "BriefDescription": "Uops not delivered by IDQ when backend of the machine is not stalled",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x9c",
    "UMask": "0x01",
    "EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE",
    "BriefDescription": "Cycles when no uops are not delivered by the IDQ when backend of the machine is not stalled",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "6",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x9c",
    "UMask": "0x01",
    "EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK",
    "BriefDescription": "Cycles when optimal number of uops was delivered to the back-end when the back-end is not stalled",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "1",
    "Invert": "1",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x75",
    "UMask": "0x01",
    "EventName": "INST_DECODED.DECODERS",
    "BriefDescription": "Instruction decoders utilized in a cycle",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x00",
    "UMask": "0x01",
    "EventName": "INST_RETIRED.PREC_DIST",
    "BriefDescription": "Precise instruction retired with PEBS precise-distribution",
    "Counter": "Fixed counter 0",
    "PEBScounters": "32",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xad",
    "UMask": "0x80",
    "EventName": "INT_MISC.CLEAR_RESTEER_CYCLES",
    "BriefDescription": "Counts cycles after recovery from a branch misprediction or machine clear till the first uop is issued from the resteered path.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "500009",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xad",
    "UMask": "0x01",
    "EventName": "INT_MISC.RECOVERY_CYCLES",
    "BriefDescription": "Core cycles the allocator was stalled due to recovery from earlier clear event for this thread",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "500009",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xad",
    "UMask": "0x10",
    "EventName": "INT_MISC.UOP_DROPPING",
    "BriefDescription": "TMA slots where uops got dropped",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x11",
    "UMask": "0x20",
    "EventName": "ITLB_MISSES.STLB_HIT",
    "BriefDescription": "Instruction fetch requests that miss the ITLB and hit the STLB.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x11",
    "UMask": "0x10",
    "EventName": "ITLB_MISSES.WALK_ACTIVE",
    "BriefDescription": "Cycles when at least one PMH is busy with a page walk for code (instruction fetch) request.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "1",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x11",
    "UMask": "0x0e",
    "EventName": "ITLB_MISSES.WALK_COMPLETED",
    "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (All page sizes)",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x11",
    "UMask": "0x04",
    "EventName": "ITLB_MISSES.WALK_COMPLETED_2M_4M",
    "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (2M/4M)",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x11",
    "UMask": "0x02",
    "EventName": "ITLB_MISSES.WALK_COMPLETED_4K",
    "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (4K)",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x11",
    "UMask": "0x10",
    "EventName": "ITLB_MISSES.WALK_PENDING",
    "BriefDescription": "Number of page walks outstanding for an outstanding code request in the PMH each cycle.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x51",
    "UMask": "0x20",
    "EventName": "L1D.HWPF_MISS",
    "BriefDescription": "L1D.HWPF_MISS",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x51",
    "UMask": "0x01",
    "EventName": "L1D.REPLACEMENT",
    "BriefDescription": "Counts the number of cache lines replaced in L1 data cache.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x48",
    "UMask": "0x02",
    "EventName": "L1D_PEND_MISS.FB_FULL",
    "BriefDescription": "Number of cycles a demand request has waited due to L1D Fill Buffer (FB) unavailability.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x48",
    "UMask": "0x02",
    "EventName": "L1D_PEND_MISS.FB_FULL_PERIODS",
    "BriefDescription": "Number of phases a demand request has waited due to L1D Fill Buffer (FB) unavailablability.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "1",
    "Invert": "0",
    "EdgeDetect": "1",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x48",
    "UMask": "0x04",
    "EventName": "L1D_PEND_MISS.L2_STALL",
    "BriefDescription": "This event is deprecated. Refer to new event L1D_PEND_MISS.L2_STALLS",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x48",
    "UMask": "0x01",
    "EventName": "L1D_PEND_MISS.PENDING",
    "BriefDescription": "Number of L1D misses that are outstanding",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x48",
    "UMask": "0x01",
    "EventName": "L1D_PEND_MISS.PENDING_CYCLES",
    "BriefDescription": "Cycles with L1D load Misses outstanding.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "1",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x25",
    "UMask": "0x1f",
    "EventName": "L2_LINES_IN.ALL",
    "BriefDescription": "L2 cache lines filling L2",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x26",
    "UMask": "0x04",
    "EventName": "L2_LINES_OUT.USELESS_HWPF",
    "BriefDescription": "Cache lines that have been L2 hardware prefetched but not used by demand accesses",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x24",
    "UMask": "0xe4",
    "EventName": "L2_RQSTS.ALL_CODE_RD",
    "BriefDescription": "L2 code requests",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x24",
    "UMask": "0xe1",
    "EventName": "L2_RQSTS.ALL_DEMAND_DATA_RD",
    "BriefDescription": "Demand Data Read access L2 cache",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x24",
    "UMask": "0x27",
    "EventName": "L2_RQSTS.ALL_DEMAND_MISS",
    "BriefDescription": "Demand requests that miss L2 cache",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x24",
    "UMask": "0xf0",
    "EventName": "L2_RQSTS.ALL_HWPF",
    "BriefDescription": "L2_RQSTS.ALL_HWPF",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x24",
    "UMask": "0xe2",
    "EventName": "L2_RQSTS.ALL_RFO",
    "BriefDescription": "RFO requests to L2 cache.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x24",
    "UMask": "0xc4",
    "EventName": "L2_RQSTS.CODE_RD_HIT",
    "BriefDescription": "L2 cache hits when fetching instructions, code reads.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x24",
    "UMask": "0x24",
    "EventName": "L2_RQSTS.CODE_RD_MISS",
    "BriefDescription": "L2 cache misses when fetching instructions",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x24",
    "UMask": "0xc1",
    "EventName": "L2_RQSTS.DEMAND_DATA_RD_HIT",
    "BriefDescription": "Demand Data Read requests that hit L2 cache",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x24",
    "UMask": "0x21",
    "EventName": "L2_RQSTS.DEMAND_DATA_RD_MISS",
    "BriefDescription": "Demand Data Read miss L2 cache",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x24",
    "UMask": "0x30",
    "EventName": "L2_RQSTS.HWPF_MISS",
    "BriefDescription": "L2_RQSTS.HWPF_MISS",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x24",
    "UMask": "0x3f",
    "EventName": "L2_RQSTS.MISS",
    "BriefDescription": "Read requests with true-miss in L2 cache.[This event is alias to L2_REQUEST.MISS]",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x24",
    "UMask": "0x3f",
    "EventName": "L2_REQUEST.MISS",
    "BriefDescription": "Read requests with true-miss in L2 cache.[This event is alias to L2_RQSTS.MISS]",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x24",
    "UMask": "0xff",
    "EventName": "L2_RQSTS.REFERENCES",
    "BriefDescription": "All accesses to L2 cache[This event is alias to L2_REQUEST.ALL]",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x24",
    "UMask": "0xff",
    "EventName": "L2_REQUEST.ALL",
    "BriefDescription": "All accesses to L2 cache[This event is alias to L2_RQSTS.REFERENCES]",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x24",
    "UMask": "0xc2",
    "EventName": "L2_RQSTS.RFO_HIT",
    "BriefDescription": "RFO requests that hit L2 cache.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x24",
    "UMask": "0x22",
    "EventName": "L2_RQSTS.RFO_MISS",
    "BriefDescription": "RFO requests that miss L2 cache",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x24",
    "UMask": "0xc8",
    "EventName": "L2_RQSTS.SWPF_HIT",
    "BriefDescription": "SW prefetch requests that hit L2 cache.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x24",
    "UMask": "0x28",
    "EventName": "L2_RQSTS.SWPF_MISS",
    "BriefDescription": "SW prefetch requests that miss L2 cache.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x03",
    "UMask": "0x88",
    "EventName": "LD_BLOCKS.NO_SR",
    "BriefDescription": "The number of times that split load operations are temporarily blocked because all resources for handling the split accesses are in use.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x03",
    "UMask": "0x82",
    "EventName": "LD_BLOCKS.STORE_FORWARD",
    "BriefDescription": "Loads blocked due to overlapping with a preceding store that cannot be forwarded.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x4c",
    "UMask": "0x01",
    "EventName": "LOAD_HIT_PREFETCH.SWPF",
    "BriefDescription": "Counts the number of demand load dispatches that hit L1D fill buffer (FB) allocated for software prefetch.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xa8",
    "UMask": "0x01",
    "EventName": "LSD.CYCLES_ACTIVE",
    "BriefDescription": "Cycles Uops delivered by the LSD, but didn't come from the decoder.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "1",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xa8",
    "UMask": "0x01",
    "EventName": "LSD.CYCLES_OK",
    "BriefDescription": "Cycles optimal number of Uops delivered by the LSD, but did not come from the decoder.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "6",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xa8",
    "UMask": "0x01",
    "EventName": "LSD.UOPS",
    "BriefDescription": "Number of Uops delivered by the LSD.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xc3",
    "UMask": "0x01",
    "EventName": "MACHINE_CLEARS.COUNT",
    "BriefDescription": "Number of machine clears (nukes) of any type.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "1",
    "Invert": "0",
    "EdgeDetect": "1",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xc3",
    "UMask": "0x02",
    "EventName": "MACHINE_CLEARS.MEMORY_ORDERING",
    "BriefDescription": "Number of machine clears due to memory ordering conflicts.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xc3",
    "UMask": "0x04",
    "EventName": "MACHINE_CLEARS.SMC",
    "BriefDescription": "Self-modifying code (SMC) detected.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x81",
    "EventName": "MEM_INST_RETIRED.ALL_LOADS",
    "BriefDescription": "Retired load instructions.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x82",
    "EventName": "MEM_INST_RETIRED.ALL_STORES",
    "BriefDescription": "Retired store instructions.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "L1_Hit_Indication": "1",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x21",
    "EventName": "MEM_INST_RETIRED.LOCK_LOADS",
    "BriefDescription": "Retired load instructions with locked access.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100007",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x41",
    "EventName": "MEM_INST_RETIRED.SPLIT_LOADS",
    "BriefDescription": "Retired load instructions that split across a cacheline boundary.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x42",
    "EventName": "MEM_INST_RETIRED.SPLIT_STORES",
    "BriefDescription": "Retired store instructions that split across a cacheline boundary.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "L1_Hit_Indication": "1",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x11",
    "EventName": "MEM_INST_RETIRED.STLB_MISS_LOADS",
    "BriefDescription": "Retired load instructions that miss the STLB.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x12",
    "EventName": "MEM_INST_RETIRED.STLB_MISS_STORES",
    "BriefDescription": "Retired store instructions that miss the STLB.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "L1_Hit_Indication": "1",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xd2",
    "UMask": "0x02",
    "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_HIT",
    "BriefDescription": "Retired load instructions whose data sources were L3 and cross-core snoop hits in on-pkg core cache",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "20011",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xd2",
    "UMask": "0x04",
    "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_HITM",
    "BriefDescription": "Retired load instructions whose data sources were HitM responses from shared L3",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "20011",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xd2",
    "UMask": "0x01",
    "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_MISS",
    "BriefDescription": "Retired load instructions whose data sources were L3 hit and cross-core snoop missed in on-pkg core cache.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "20011",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xd2",
    "UMask": "0x08",
    "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_NONE",
    "BriefDescription": "Retired load instructions whose data sources were hits in L3 without snoops required",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xd3",
    "UMask": "0x01",
    "EventName": "MEM_LOAD_L3_MISS_RETIRED.LOCAL_DRAM",
    "BriefDescription": "Retired load instructions which data sources missed L3 but serviced from local dram",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100007",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "0",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xd4",
    "UMask": "0x04",
    "EventName": "MEM_LOAD_MISC_RETIRED.UC",
    "BriefDescription": "Retired instructions with at least 1 uncacheable load or lock.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100007",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xd1",
    "UMask": "0x40",
    "EventName": "MEM_LOAD_RETIRED.FB_HIT",
    "BriefDescription": "Number of completed demand load requests that missed the L1, but hit the FB(fill buffer), because a preceding miss to the same cacheline initiated the line to be brought into L1, but data is not yet ready in L1.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100007",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xd1",
    "UMask": "0x01",
    "EventName": "MEM_LOAD_RETIRED.L1_HIT",
    "BriefDescription": "Retired load instructions with L1 cache hits as data sources",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xd1",
    "UMask": "0x08",
    "EventName": "MEM_LOAD_RETIRED.L1_MISS",
    "BriefDescription": "Retired load instructions missed L1 cache as data sources",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xd1",
    "UMask": "0x02",
    "EventName": "MEM_LOAD_RETIRED.L2_HIT",
    "BriefDescription": "Retired load instructions with L2 cache hits as data sources",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xd1",
    "UMask": "0x10",
    "EventName": "MEM_LOAD_RETIRED.L2_MISS",
    "BriefDescription": "Retired load instructions missed L2 cache as data sources",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100021",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xd1",
    "UMask": "0x04",
    "EventName": "MEM_LOAD_RETIRED.L3_HIT",
    "BriefDescription": "Retired load instructions with L3 cache hits as data sources",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100021",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xd1",
    "UMask": "0x20",
    "EventName": "MEM_LOAD_RETIRED.L3_MISS",
    "BriefDescription": "Retired load instructions missed L3 cache as data sources",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "50021",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xcd",
    "UMask": "0x01",
    "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128",
    "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 128 cycles.",
    "Counter": "1,2,3,4,5,6,7",
    "PEBScounters": "1,2,3,4,5,6,7",
    "SampleAfterValue": "1009",
    "MSRIndex": "0x3F6",
    "MSRValue": "0x80",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "2",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xcd",
    "UMask": "0x01",
    "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_16",
    "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 16 cycles.",
    "Counter": "1,2,3,4,5,6,7",
    "PEBScounters": "1,2,3,4,5,6,7",
    "SampleAfterValue": "20011",
    "MSRIndex": "0x3F6",
    "MSRValue": "0x10",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "2",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xcd",
    "UMask": "0x01",
    "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256",
    "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 256 cycles.",
    "Counter": "1,2,3,4,5,6,7",
    "PEBScounters": "1,2,3,4,5,6,7",
    "SampleAfterValue": "503",
    "MSRIndex": "0x3F6",
    "MSRValue": "0x100",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "2",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xcd",
    "UMask": "0x01",
    "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32",
    "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 32 cycles.",
    "Counter": "1,2,3,4,5,6,7",
    "PEBScounters": "1,2,3,4,5,6,7",
    "SampleAfterValue": "100007",
    "MSRIndex": "0x3F6",
    "MSRValue": "0x20",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "2",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xcd",
    "UMask": "0x01",
    "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4",
    "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 4 cycles.",
    "Counter": "1,2,3,4,5,6,7",
    "PEBScounters": "1,2,3,4,5,6,7",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x3F6",
    "MSRValue": "0x4",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "2",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xcd",
    "UMask": "0x01",
    "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_512",
    "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 512 cycles.",
    "Counter": "1,2,3,4,5,6,7",
    "PEBScounters": "1,2,3,4,5,6,7",
    "SampleAfterValue": "101",
    "MSRIndex": "0x3F6",
    "MSRValue": "0x200",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "2",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xcd",
    "UMask": "0x01",
    "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64",
    "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 64 cycles.",
    "Counter": "1,2,3,4,5,6,7",
    "PEBScounters": "1,2,3,4,5,6,7",
    "SampleAfterValue": "2003",
    "MSRIndex": "0x3F6",
    "MSRValue": "0x40",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "2",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xcd",
    "UMask": "0x01",
    "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8",
    "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 8 cycles.",
    "Counter": "1,2,3,4,5,6,7",
    "PEBScounters": "1,2,3,4,5,6,7",
    "SampleAfterValue": "50021",
    "MSRIndex": "0x3F6",
    "MSRValue": "0x8",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "2",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xcc",
    "UMask": "0x20",
    "EventName": "MISC_RETIRED.LBR_INSERTS",
    "BriefDescription": "Increments whenever there is an update to the LBR array.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0x21",
    "UMask": "0x80",
    "EventName": "OFFCORE_REQUESTS.ALL_REQUESTS",
    "BriefDescription": "OFFCORE_REQUESTS.ALL_REQUESTS",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x21",
    "UMask": "0x01",
    "EventName": "OFFCORE_REQUESTS.DEMAND_DATA_RD",
    "BriefDescription": "Demand Data Read requests sent to uncore",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x20",
    "UMask": "0x08",
    "EventName": "OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD",
    "BriefDescription": "This event is deprecated. Refer to new event OFFCORE_REQUESTS_OUTSTANDING.DATA_RD",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "ADL038",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x20",
    "UMask": "0x08",
    "EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD",
    "BriefDescription": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "1",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "ADL038",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x20",
    "UMask": "0x04",
    "EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO",
    "BriefDescription": "For every cycle where the core is waiting on at least 1 outstanding Demand RFO request, increments by 1.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "1",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xa2",
    "UMask": "0x08",
    "EventName": "RESOURCE_STALLS.SB",
    "BriefDescription": "Cycles stalled due to no store buffers available. (not including draining form sync).",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xa2",
    "UMask": "0x02",
    "EventName": "RESOURCE_STALLS.SCOREBOARD",
    "BriefDescription": "Counts cycles where the pipeline is stalled due to serializing operations.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x40",
    "UMask": "0x01",
    "EventName": "SW_PREFETCH_ACCESS.NTA",
    "BriefDescription": "Number of PREFETCHNTA instructions executed.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x40",
    "UMask": "0x08",
    "EventName": "SW_PREFETCH_ACCESS.PREFETCHW",
    "BriefDescription": "Number of PREFETCHW instructions executed.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x40",
    "UMask": "0x02",
    "EventName": "SW_PREFETCH_ACCESS.T0",
    "BriefDescription": "Number of PREFETCHT0 instructions executed.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x40",
    "UMask": "0x04",
    "EventName": "SW_PREFETCH_ACCESS.T1_T2",
    "BriefDescription": "Number of PREFETCHT1 or PREFETCHT2 instructions executed.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xa4",
    "UMask": "0x02",
    "EventName": "TOPDOWN.BACKEND_BOUND_SLOTS",
    "BriefDescription": "TMA slots where no uops were being issued due to lack of back-end resources.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "10000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xa4",
    "UMask": "0x04",
    "EventName": "TOPDOWN.BAD_SPEC_SLOTS",
    "BriefDescription": "TMA slots wasted due to incorrect speculations.",
    "Counter": "0",
    "PEBScounters": "0",
    "SampleAfterValue": "10000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xa4",
    "UMask": "0x08",
    "EventName": "TOPDOWN.BR_MISPREDICT_SLOTS",
    "BriefDescription": "TMA slots wasted due to incorrect speculation by branch mispredictions",
    "Counter": "0",
    "PEBScounters": "0",
    "SampleAfterValue": "10000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x76",
    "UMask": "0x01",
    "EventName": "UOPS_DECODED.DEC0_UOPS",
    "BriefDescription": "UOPS_DECODED.DEC0_UOPS",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xb2",
    "UMask": "0x01",
    "EventName": "UOPS_DISPATCHED.PORT_0",
    "BriefDescription": "Uops executed on port 0",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xb2",
    "UMask": "0x02",
    "EventName": "UOPS_DISPATCHED.PORT_1",
    "BriefDescription": "Uops executed on port 1",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xb2",
    "UMask": "0x10",
    "EventName": "UOPS_DISPATCHED.PORT_4_9",
    "BriefDescription": "Uops executed on ports 4 and 9",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xb2",
    "UMask": "0x40",
    "EventName": "UOPS_DISPATCHED.PORT_6",
    "BriefDescription": "Uops executed on port 6",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xb2",
    "UMask": "0x80",
    "EventName": "UOPS_DISPATCHED.PORT_7_8",
    "BriefDescription": "Uops executed on ports 7 and 8",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xb1",
    "UMask": "0x02",
    "EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_1",
    "BriefDescription": "Cycles at least 1 micro-op is executed from any thread on physical core.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "1",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xb1",
    "UMask": "0x02",
    "EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_2",
    "BriefDescription": "Cycles at least 2 micro-op is executed from any thread on physical core.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "2",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xb1",
    "UMask": "0x02",
    "EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_3",
    "BriefDescription": "Cycles at least 3 micro-op is executed from any thread on physical core.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "3",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xb1",
    "UMask": "0x02",
    "EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_4",
    "BriefDescription": "Cycles at least 4 micro-op is executed from any thread on physical core.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "4",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xb1",
    "UMask": "0x01",
    "EventName": "UOPS_EXECUTED.CYCLES_GE_1",
    "BriefDescription": "Cycles where at least 1 uop was executed per-thread",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "1",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xb1",
    "UMask": "0x01",
    "EventName": "UOPS_EXECUTED.CYCLES_GE_2",
    "BriefDescription": "Cycles where at least 2 uops were executed per-thread",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "2",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xb1",
    "UMask": "0x01",
    "EventName": "UOPS_EXECUTED.CYCLES_GE_3",
    "BriefDescription": "Cycles where at least 3 uops were executed per-thread",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "3",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xb1",
    "UMask": "0x01",
    "EventName": "UOPS_EXECUTED.CYCLES_GE_4",
    "BriefDescription": "Cycles where at least 4 uops were executed per-thread",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "4",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xb1",
    "UMask": "0x01",
    "EventName": "UOPS_EXECUTED.STALL_CYCLES",
    "BriefDescription": "This event is deprecated. Refer to new event UOPS_EXECUTED.STALLS",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "1",
    "Invert": "1",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xb1",
    "UMask": "0x01",
    "EventName": "UOPS_EXECUTED.THREAD",
    "BriefDescription": "Counts the number of uops to be executed per-thread each cycle.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xb1",
    "UMask": "0x10",
    "EventName": "UOPS_EXECUTED.X87",
    "BriefDescription": "Counts the number of x87 uops dispatched.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xae",
    "UMask": "0x01",
    "EventName": "UOPS_ISSUED.ANY",
    "BriefDescription": "Uops that RAT issues to RS",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xc2",
    "UMask": "0x02",
    "EventName": "UOPS_RETIRED.SLOTS",
    "BriefDescription": "Retirement slots used.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc2",
    "UMask": "0x02",
    "EventName": "UOPS_RETIRED.STALL_CYCLES",
    "BriefDescription": "This event is deprecated. Refer to new event UOPS_RETIRED.STALLS",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "1",
    "Invert": "1",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0x03",
    "UMask": "0x04",
    "EventName": "LD_BLOCKS.ADDRESS_ALIAS",
    "BriefDescription": "False dependencies in MOB due to partial compare on address.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xc1",
    "UMask": "0x08",
    "EventName": "ASSISTS.PAGE_FAULT",
    "BriefDescription": "ASSISTS.PAGE_FAULT",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xc1",
    "UMask": "0x10",
    "EventName": "ASSISTS.SSE_AVX_MIX",
    "BriefDescription": "ASSISTS.SSE_AVX_MIX",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xb3",
    "UMask": "0x01",
    "EventName": "FP_ARITH_DISPATCHED.PORT_0",
    "BriefDescription": "FP_ARITH_DISPATCHED.PORT_0",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xb3",
    "UMask": "0x02",
    "EventName": "FP_ARITH_DISPATCHED.PORT_1",
    "BriefDescription": "FP_ARITH_DISPATCHED.PORT_1",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xb3",
    "UMask": "0x04",
    "EventName": "FP_ARITH_DISPATCHED.PORT_5",
    "BriefDescription": "FP_ARITH_DISPATCHED.PORT_5",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xc0",
    "UMask": "0x10",
    "EventName": "INST_RETIRED.MACRO_FUSED",
    "BriefDescription": "INST_RETIRED.MACRO_FUSED",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc0",
    "UMask": "0x08",
    "EventName": "INST_RETIRED.REP_ITERATION",
    "BriefDescription": "INST_RETIRED.REP_ITERATION",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xe7",
    "UMask": "0x03",
    "EventName": "INT_VEC_RETIRED.ADD_128",
    "BriefDescription": "integer ADD, SUB, SAD 128-bit vector instructions.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xe7",
    "UMask": "0x0c",
    "EventName": "INT_VEC_RETIRED.ADD_256",
    "BriefDescription": "integer ADD, SUB, SAD 256-bit vector instructions.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xe7",
    "UMask": "0x80",
    "EventName": "INT_VEC_RETIRED.MUL_256",
    "BriefDescription": "INT_VEC_RETIRED.MUL_256",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xe7",
    "UMask": "0x40",
    "EventName": "INT_VEC_RETIRED.SHUFFLES",
    "BriefDescription": "INT_VEC_RETIRED.SHUFFLES",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xe7",
    "UMask": "0x10",
    "EventName": "INT_VEC_RETIRED.VNNI_128",
    "BriefDescription": "INT_VEC_RETIRED.VNNI_128",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xe7",
    "UMask": "0x20",
    "EventName": "INT_VEC_RETIRED.VNNI_256",
    "BriefDescription": "INT_VEC_RETIRED.VNNI_256",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0x44",
    "UMask": "0x01",
    "EventName": "MEM_STORE_RETIRED.L2_HIT",
    "BriefDescription": "MEM_STORE_RETIRED.L2_HIT",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xcd",
    "UMask": "0x02",
    "EventName": "MEM_TRANS_RETIRED.STORE_SAMPLE",
    "BriefDescription": "Retired memory store access operations. A PDist event for PEBS Store Latency Facility.",
    "Counter": "0",
    "PEBScounters": "0",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "2",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xa4",
    "UMask": "0x10",
    "EventName": "TOPDOWN.MEMORY_BOUND_SLOTS",
    "BriefDescription": "TOPDOWN.MEMORY_BOUND_SLOTS",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "10000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xc1",
    "UMask": "0x02",
    "EventName": "ASSISTS.FP",
    "BriefDescription": "Counts all microcode FP assists.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x3c",
    "UMask": "0x08",
    "EventName": "CPU_CLK_UNHALTED.REF_DISTRIBUTED",
    "BriefDescription": "Core crystal clock cycles. Cycle counts are evenly distributed between active threads in the Core.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "0",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x3c",
    "UMask": "0x00",
    "EventName": "CPU_CLK_UNHALTED.THREAD_P",
    "BriefDescription": "Thread cycles when thread is not in halt state",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xc0",
    "UMask": "0x00",
    "EventName": "INST_RETIRED.ANY_P",
    "BriefDescription": "Number of instructions retired. General Counter - architectural event",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0x3c",
    "UMask": "0x01",
    "EventName": "CPU_CLK_UNHALTED.REF_TSC_P",
    "BriefDescription": "Reference cycles when the core is not in halt state.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x00",
    "UMask": "0x03",
    "EventName": "CPU_CLK_UNHALTED.REF_TSC",
    "BriefDescription": "Reference cycles when the core is not in halt state.",
    "Counter": "Fixed counter 2",
    "PEBScounters": "34",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xd2",
    "UMask": "0x02",
    "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_NO_FWD",
    "BriefDescription": "Retired load instructions whose data sources were L3 and cross-core snoop hits in on-pkg core cache",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "20011",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xd2",
    "UMask": "0x04",
    "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_FWD",
    "BriefDescription": "Retired load instructions whose data sources were HitM responses from shared L3",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "20011",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc2",
    "UMask": "0x04",
    "EventName": "UOPS_RETIRED.MS",
    "BriefDescription": "UOPS_RETIRED.MS",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x3F7",
    "MSRValue": "0x8",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc6",
    "UMask": "0x01",
    "EventName": "FRONTEND_RETIRED.UNKNOWN_BRANCH",
    "BriefDescription": "FRONTEND_RETIRED.UNKNOWN_BRANCH",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100007",
    "MSRIndex": "0x3F7",
    "MSRValue": "0x17",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0x47",
    "UMask": "0x03",
    "EventName": "MEMORY_ACTIVITY.STALLS_L1D_MISS",
    "BriefDescription": "Execution stalls while L1 cache miss demand load is outstanding.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "3",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x47",
    "UMask": "0x05",
    "EventName": "MEMORY_ACTIVITY.STALLS_L2_MISS",
    "BriefDescription": "MEMORY_ACTIVITY.STALLS_L2_MISS",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "5",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x47",
    "UMask": "0x09",
    "EventName": "MEMORY_ACTIVITY.STALLS_L3_MISS",
    "BriefDescription": "MEMORY_ACTIVITY.STALLS_L3_MISS",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "9",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xc6",
    "UMask": "0x01",
    "EventName": "FRONTEND_RETIRED.MS_FLOWS",
    "BriefDescription": "FRONTEND_RETIRED.MS_FLOWS",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100007",
    "MSRIndex": "0x3F7",
    "MSRValue": "0x8",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xec",
    "UMask": "0x40",
    "EventName": "CPU_CLK_UNHALTED.PAUSE",
    "BriefDescription": "CPU_CLK_UNHALTED.PAUSE",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xc2",
    "UMask": "0x01",
    "EventName": "UOPS_RETIRED.HEAVY",
    "BriefDescription": "Retired uops except the last uop of each instruction.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0x2d",
    "UMask": "0x01",
    "EventName": "XQ.FULL_CYCLES",
    "BriefDescription": "XQ.FULL_CYCLES",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "1",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xa5",
    "UMask": "0x07",
    "EventName": "RS_EMPTY.COUNT",
    "BriefDescription": "This event is deprecated. Refer to new event RS.EMPTY_COUNT",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "1",
    "Invert": "1",
    "EdgeDetect": "1",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xa5",
    "UMask": "0x07",
    "EventName": "RS_EMPTY.CYCLES",
    "BriefDescription": "This event is deprecated. Refer to new event RS.EMPTY",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xad",
    "UMask": "0x40",
    "EventName": "INT_MISC.UNKNOWN_BRANCH_CYCLES",
    "BriefDescription": "INT_MISC.UNKNOWN_BRANCH_CYCLES",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x3F7",
    "MSRValue": "0x7",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xec",
    "UMask": "0x70",
    "EventName": "CPU_CLK_UNHALTED.C0_WAIT",
    "BriefDescription": "Core clocks when the thread is in the C0.1 or C0.2 or running a PAUSE in C0 ACPI state.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xc1",
    "UMask": "0x04",
    "EventName": "ASSISTS.HARDWARE",
    "BriefDescription": "ASSISTS.HARDWARE",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x83",
    "UMask": "0x04",
    "EventName": "ICACHE_TAG.STALLS",
    "BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction cache tag miss.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xec",
    "UMask": "0x40",
    "EventName": "CPU_CLK_UNHALTED.PAUSE_INST",
    "BriefDescription": "CPU_CLK_UNHALTED.PAUSE_INST",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "0",
    "TakenAlone": "0",
    "CounterMask": "1",
    "Invert": "0",
    "EdgeDetect": "1",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xe0",
    "UMask": "0x20",
    "EventName": "MISC2_RETIRED.LFENCE",
    "BriefDescription": "MISC2_RETIRED.LFENCE",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "400009",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xe7",
    "UMask": "0x13",
    "EventName": "INT_VEC_RETIRED.128BIT",
    "BriefDescription": "INT_VEC_RETIRED.128BIT",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xe7",
    "UMask": "0xac",
    "EventName": "INT_VEC_RETIRED.256BIT",
    "BriefDescription": "INT_VEC_RETIRED.256BIT",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0x80",
    "UMask": "0x04",
    "EventName": "ICACHE_DATA.STALLS",
    "BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction cache miss.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "500009",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xb2",
    "UMask": "0x04",
    "EventName": "UOPS_DISPATCHED.PORT_2_3_10",
    "BriefDescription": "Uops executed on ports 2, 3 and 10",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xb2",
    "UMask": "0x20",
    "EventName": "UOPS_DISPATCHED.PORT_5_11",
    "BriefDescription": "Uops executed on ports 5 and 11",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xe5",
    "UMask": "0x03",
    "EventName": "MEM_UOP_RETIRED.ANY",
    "BriefDescription": "Retired memory uops for any access",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "0",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc0",
    "UMask": "0x02",
    "EventName": "INST_RETIRED.NOP",
    "BriefDescription": "Retired NOP instructions.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0x48",
    "UMask": "0x04",
    "EventName": "L1D_PEND_MISS.L2_STALLS",
    "BriefDescription": "Number of cycles a demand request has waited due to L1D due to lack of L2 resources.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x21",
    "UMask": "0x08",
    "EventName": "OFFCORE_REQUESTS.DATA_RD",
    "BriefDescription": "Demand and prefetch data reads",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x20",
    "UMask": "0x08",
    "EventName": "OFFCORE_REQUESTS_OUTSTANDING.DATA_RD",
    "BriefDescription": "OFFCORE_REQUESTS_OUTSTANDING.DATA_RD",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "ADL038",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xb1",
    "UMask": "0x01",
    "EventName": "UOPS_EXECUTED.STALLS",
    "BriefDescription": "Counts number of cycles no uops were dispatched to be executed on this thread.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "1",
    "Invert": "1",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xc2",
    "UMask": "0x02",
    "EventName": "UOPS_RETIRED.STALLS",
    "BriefDescription": "Cycles without actually retired uops.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "1",
    "Invert": "1",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc2",
    "UMask": "0x02",
    "EventName": "UOPS_RETIRED.CYCLES",
    "BriefDescription": "Cycles with retired uop(s).",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "1",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0x43",
    "UMask": "0xfd",
    "EventName": "MEM_LOAD_COMPLETED.L1_MISS_ANY",
    "BriefDescription": "Completed demand load uops that miss the L1 d-cache.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xc6",
    "UMask": "0x01",
    "EventName": "FRONTEND_RETIRED.ANY_DSB_MISS",
    "BriefDescription": "Retired Instructions who experienced DSB miss.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100007",
    "MSRIndex": "0x3F7",
    "MSRValue": "0x1",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x83",
    "EventName": "MEM_INST_RETIRED.ANY",
    "BriefDescription": "All retired memory instructions.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "L1_Hit_Indication": "1",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xb0",
    "UMask": "0x01",
    "EventName": "ARITH.FPDIV_ACTIVE",
    "BriefDescription": "ARITH.FPDIV_ACTIVE",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "1",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xb0",
    "UMask": "0x09",
    "EventName": "ARITH.DIV_ACTIVE",
    "BriefDescription": "Cycles when divide unit is busy executing divide or square root operations.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "1",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x47",
    "UMask": "0x02",
    "EventName": "MEMORY_ACTIVITY.CYCLES_L1D_MISS",
    "BriefDescription": "Cycles while L1 cache miss demand load is outstanding.",
    "Counter": "0,1,2,3",
    "PEBScounters": "0,1,2,3",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "2",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xec",
    "UMask": "0x10",
    "EventName": "CPU_CLK_UNHALTED.C01",
    "BriefDescription": "Core clocks when the thread is in the C0.1 light-weight slower wakeup time but more power saving optimized state.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xec",
    "UMask": "0x20",
    "EventName": "CPU_CLK_UNHALTED.C02",
    "BriefDescription": "Core clocks when the thread is in the C0.2 light-weight faster wakeup time but less power saving optimized state.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xa5",
    "UMask": "0x07",
    "EventName": "RS.EMPTY",
    "BriefDescription": "Cycles when Reservation Station (RS) is empty for the thread.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xa5",
    "UMask": "0x07",
    "EventName": "RS.EMPTY_COUNT",
    "BriefDescription": "Counts end of periods where the Reservation Station (RS) was empty.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "1",
    "Invert": "1",
    "EdgeDetect": "1",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x2A,0x2B",
    "UMask": "0x01",
    "EventName": "OCR.DEMAND_DATA_RD.L3_MISS",
    "BriefDescription": "Counts demand data reads that were not supplied by the L3 cache.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x3FBFC00001",
    "CollectPEBSRecord": "0",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0x2A,0x2B",
    "UMask": "0x01",
    "EventName": "OCR.DEMAND_RFO.L3_MISS",
    "BriefDescription": "Counts demand read for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the L3 cache.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x3FBFC00002",
    "CollectPEBSRecord": "0",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0x2A,0x2B",
    "UMask": "0x01",
    "EventName": "OCR.DEMAND_DATA_RD.ANY_RESPONSE",
    "BriefDescription": "Counts demand data reads that have any type of response.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x10001",
    "CollectPEBSRecord": "0",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0x2A,0x2B",
    "UMask": "0x01",
    "EventName": "OCR.STREAMING_WR.ANY_RESPONSE",
    "BriefDescription": "Counts streaming stores that have any type of response.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x10800",
    "CollectPEBSRecord": "0",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0x2A,0x2B",
    "UMask": "0x01",
    "EventName": "OCR.DEMAND_RFO.ANY_RESPONSE",
    "BriefDescription": "Counts demand read for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that have any type of response.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x10002",
    "CollectPEBSRecord": "0",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0x2A,0x2B",
    "UMask": "0x01",
    "EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HITM",
    "BriefDescription": "Counts demand data reads that resulted in a snoop hit in another cores caches, data forwarding is required as the data is modified.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x10003C0001",
    "CollectPEBSRecord": "0",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0x2A,0x2B",
    "UMask": "0x01",
    "EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
    "BriefDescription": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x8003C0001",
    "CollectPEBSRecord": "0",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0x2A,0x2B",
    "UMask": "0x01",
    "EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_HITM",
    "BriefDescription": "Counts demand read for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that resulted in a snoop hit in another cores caches, data forwarding is required as the data is modified.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x10003C0002",
    "CollectPEBSRecord": "0",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0x2A,0x2B",
    "UMask": "0x01",
    "EventName": "OCR.DEMAND_DATA_RD.DRAM",
    "BriefDescription": "Counts demand data reads that were supplied by DRAM.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x184000001",
    "CollectPEBSRecord": "0",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  }
]