$date
	Thu Mar 20 10:53:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module extend_tb $end
$var wire 32 ! ImmExt [31:0] $end
$var reg 3 " ImmSrc [2:0] $end
$var reg 32 # Instr [31:0] $end
$scope module dut $end
$var wire 3 $ ImmSrc [2:0] $end
$var wire 32 % Instr [31:0] $end
$var reg 32 & ImmExt [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 &
b1000000000000000010011 %
b0 $
b1000000000000000010011 #
b0 "
b10 !
$end
#10000
b11111111111111111111111111111110 !
b11111111111111111111111111111110 &
b11111111111000000000000000010011 #
b11111111111000000000000000010011 %
#20000
b0 !
b0 &
b1 "
b1 $
b100011 #
b100011 %
#30000
b11111111111111111111011111100000 !
b11111111111111111111011111100000 &
b10 "
b10 $
b11111110000000000000000001100011 #
b11111110000000000000000001100011 %
#40000
b10010001101000101000000000000 !
b10010001101000101000000000000 &
b11 "
b11 $
b10010001101000101000000110111 #
b10010001101000101000000110111 %
#50000
b1100111100000000100 !
b1100111100000000100 &
b100 "
b100 $
b10101100111100001101111 #
b10101100111100001101111 %
#60000
