Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May 23 14:50:51 2024
| Host         : DESKTOP-7AMLJLC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.536        0.000                      0                  398        0.241        0.000                      0                  398        3.750        0.000                       0                   111  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.536        0.000                      0                  374        0.241        0.000                      0                  374        3.750        0.000                       0                   111  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.677        0.000                      0                   24        0.635        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.536ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.536ns  (required time - arrival time)
  Source:                 fetch/PC_reg_rep[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.968ns  (logic 2.676ns (38.403%)  route 4.292ns (61.597%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.637     5.158    fetch/clk_IBUF_BUFG
    SLICE_X58Y5          FDCE                                         r  fetch/PC_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  fetch/PC_reg_rep[6]/Q
                         net (fo=2, routed)           0.678     6.293    fetch/PC_reg_rep__0[6]
    SLICE_X58Y5          LUT4 (Prop_lut4_I1_O)        0.124     6.417 r  fetch/PC_rep[7]_i_4/O
                         net (fo=21, routed)          0.650     7.067    fetch/PC_rep[7]_i_4_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I1_O)        0.124     7.191 r  fetch/myreg_reg_r2_0_7_0_5_i_2/O
                         net (fo=20, routed)          1.155     8.346    instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_0_5/ADDRB0
    SLICE_X60Y8          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.498 r  instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_0_5/RAMB/O
                         net (fo=5, routed)           0.710     9.208    instr_decode_inst/reg_file_inst/di[2]
    SLICE_X61Y9          LUT4 (Prop_lut4_I0_O)        0.348     9.556 r  instr_decode_inst/reg_file_inst/p_2_out_carry_i_2/O
                         net (fo=1, routed)           0.000     9.556    exec_unit_inst/s_ram_reg_0_15_0_0_i_6[2]
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.954 r  exec_unit_inst/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.954    exec_unit_inst/p_2_out_carry_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.068 r  exec_unit_inst/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.068    exec_unit_inst/p_2_out_carry__0_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.182 r  exec_unit_inst/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.182    exec_unit_inst/p_2_out_carry__1_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.516 r  exec_unit_inst/p_2_out_carry__2/O[1]
                         net (fo=1, routed)           0.448    10.964    fetch/data0[13]
    SLICE_X60Y14         LUT3 (Prop_lut3_I2_O)        0.303    11.267 r  fetch/myreg_reg_r1_0_7_12_15_i_5/O
                         net (fo=1, routed)           0.000    11.267    fetch/myreg_reg_r1_0_7_12_15_i_5_n_0
    SLICE_X60Y14         MUXF7 (Prop_muxf7_I0_O)      0.209    11.476 r  fetch/myreg_reg_r1_0_7_12_15_i_1/O
                         net (fo=4, routed)           0.651    12.126    instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_12_15/DIA1
    SLICE_X60Y12         RAMD32                                       r  instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.514    14.855    instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_12_15/WCLK
    SLICE_X60Y12         RAMD32                                       r  instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_12_15/RAMA_D1/CLK
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X60Y12         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.431    14.663    instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -12.126    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             2.565ns  (required time - arrival time)
  Source:                 fetch/PC_reg_rep[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_12_15/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.967ns  (logic 2.661ns (38.194%)  route 4.306ns (61.806%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT5=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.637     5.158    fetch/clk_IBUF_BUFG
    SLICE_X58Y5          FDCE                                         r  fetch/PC_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  fetch/PC_reg_rep[6]/Q
                         net (fo=2, routed)           0.678     6.293    fetch/PC_reg_rep__0[6]
    SLICE_X58Y5          LUT4 (Prop_lut4_I1_O)        0.124     6.417 r  fetch/PC_rep[7]_i_4/O
                         net (fo=21, routed)          0.650     7.067    fetch/PC_rep[7]_i_4_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I1_O)        0.124     7.191 r  fetch/myreg_reg_r2_0_7_0_5_i_2/O
                         net (fo=20, routed)          1.155     8.346    instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_0_5/ADDRB0
    SLICE_X60Y8          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.498 r  instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_0_5/RAMB/O
                         net (fo=5, routed)           0.710     9.208    instr_decode_inst/reg_file_inst/di[2]
    SLICE_X61Y9          LUT4 (Prop_lut4_I0_O)        0.348     9.556 r  instr_decode_inst/reg_file_inst/p_2_out_carry_i_2/O
                         net (fo=1, routed)           0.000     9.556    exec_unit_inst/s_ram_reg_0_15_0_0_i_6[2]
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.954 r  exec_unit_inst/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.954    exec_unit_inst/p_2_out_carry_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.068 r  exec_unit_inst/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.068    exec_unit_inst/p_2_out_carry__0_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.182 r  exec_unit_inst/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.182    exec_unit_inst/p_2_out_carry__1_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.495 r  exec_unit_inst/p_2_out_carry__2/O[3]
                         net (fo=1, routed)           0.462    10.957    instr_decode_inst/reg_file_inst/data0[0]
    SLICE_X61Y13         LUT5 (Prop_lut5_I4_O)        0.306    11.263 r  instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_12_15_i_9/O
                         net (fo=1, routed)           0.000    11.263    fetch/myreg_reg_r2_0_7_12_15
    SLICE_X61Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    11.475 r  fetch/myreg_reg_r1_0_7_12_15_i_3/O
                         net (fo=4, routed)           0.650    12.125    instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_12_15/DIB1
    SLICE_X60Y13         RAMD32                                       r  instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_12_15/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.513    14.854    instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_12_15/WCLK
    SLICE_X60Y13         RAMD32                                       r  instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_12_15/RAMB_D1/CLK
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X60Y13         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.403    14.690    instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                         -12.125    
  -------------------------------------------------------------------
                         slack                                  2.565    

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 fetch/PC_reg_rep[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 2.676ns (38.970%)  route 4.191ns (61.030%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.637     5.158    fetch/clk_IBUF_BUFG
    SLICE_X58Y5          FDCE                                         r  fetch/PC_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  fetch/PC_reg_rep[6]/Q
                         net (fo=2, routed)           0.678     6.293    fetch/PC_reg_rep__0[6]
    SLICE_X58Y5          LUT4 (Prop_lut4_I1_O)        0.124     6.417 r  fetch/PC_rep[7]_i_4/O
                         net (fo=21, routed)          0.650     7.067    fetch/PC_rep[7]_i_4_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I1_O)        0.124     7.191 r  fetch/myreg_reg_r2_0_7_0_5_i_2/O
                         net (fo=20, routed)          1.155     8.346    instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_0_5/ADDRB0
    SLICE_X60Y8          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.498 r  instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_0_5/RAMB/O
                         net (fo=5, routed)           0.710     9.208    instr_decode_inst/reg_file_inst/di[2]
    SLICE_X61Y9          LUT4 (Prop_lut4_I0_O)        0.348     9.556 r  instr_decode_inst/reg_file_inst/p_2_out_carry_i_2/O
                         net (fo=1, routed)           0.000     9.556    exec_unit_inst/s_ram_reg_0_15_0_0_i_6[2]
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.954 r  exec_unit_inst/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.954    exec_unit_inst/p_2_out_carry_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.068 r  exec_unit_inst/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.068    exec_unit_inst/p_2_out_carry__0_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.182 r  exec_unit_inst/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.182    exec_unit_inst/p_2_out_carry__1_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.516 r  exec_unit_inst/p_2_out_carry__2/O[1]
                         net (fo=1, routed)           0.448    10.964    fetch/data0[13]
    SLICE_X60Y14         LUT3 (Prop_lut3_I2_O)        0.303    11.267 r  fetch/myreg_reg_r1_0_7_12_15_i_5/O
                         net (fo=1, routed)           0.000    11.267    fetch/myreg_reg_r1_0_7_12_15_i_5_n_0
    SLICE_X60Y14         MUXF7 (Prop_muxf7_I0_O)      0.209    11.476 r  fetch/myreg_reg_r1_0_7_12_15_i_1/O
                         net (fo=4, routed)           0.549    12.025    instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_12_15/DIA1
    SLICE_X60Y13         RAMD32                                       r  instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.513    14.854    instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_12_15/WCLK
    SLICE_X60Y13         RAMD32                                       r  instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_12_15/RAMA_D1/CLK
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X60Y13         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.431    14.662    instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -12.025    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.639ns  (required time - arrival time)
  Source:                 fetch/PC_reg_rep[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.874ns  (logic 2.576ns (37.472%)  route 4.298ns (62.528%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.637     5.158    fetch/clk_IBUF_BUFG
    SLICE_X58Y5          FDCE                                         r  fetch/PC_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  fetch/PC_reg_rep[6]/Q
                         net (fo=2, routed)           0.678     6.293    fetch/PC_reg_rep__0[6]
    SLICE_X58Y5          LUT4 (Prop_lut4_I1_O)        0.124     6.417 r  fetch/PC_rep[7]_i_4/O
                         net (fo=21, routed)          0.650     7.067    fetch/PC_rep[7]_i_4_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I1_O)        0.124     7.191 r  fetch/myreg_reg_r2_0_7_0_5_i_2/O
                         net (fo=20, routed)          1.155     8.346    instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_0_5/ADDRB0
    SLICE_X60Y8          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.498 r  instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_0_5/RAMB/O
                         net (fo=5, routed)           0.710     9.208    instr_decode_inst/reg_file_inst/di[2]
    SLICE_X61Y9          LUT4 (Prop_lut4_I0_O)        0.348     9.556 r  instr_decode_inst/reg_file_inst/p_2_out_carry_i_2/O
                         net (fo=1, routed)           0.000     9.556    exec_unit_inst/s_ram_reg_0_15_0_0_i_6[2]
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.954 r  exec_unit_inst/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.954    exec_unit_inst/p_2_out_carry_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.068 r  exec_unit_inst/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.068    exec_unit_inst/p_2_out_carry__0_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.381 r  exec_unit_inst/p_2_out_carry__1/O[3]
                         net (fo=1, routed)           0.459    10.840    fetch/data0[11]
    SLICE_X60Y14         LUT3 (Prop_lut3_I2_O)        0.306    11.146 r  fetch/myreg_reg_r1_0_7_6_11_i_15/O
                         net (fo=1, routed)           0.000    11.146    fetch/myreg_reg_r1_0_7_6_11_i_15_n_0
    SLICE_X60Y14         MUXF7 (Prop_muxf7_I0_O)      0.241    11.387 r  fetch/myreg_reg_r1_0_7_6_11_i_5/O
                         net (fo=4, routed)           0.646    12.033    instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_6_11/DIC1
    SLICE_X60Y11         RAMD32                                       r  instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.515    14.856    instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_6_11/WCLK
    SLICE_X60Y11         RAMD32                                       r  instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_6_11/RAMC_D1/CLK
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X60Y11         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.423    14.672    instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                         -12.033    
  -------------------------------------------------------------------
                         slack                                  2.639    

Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 fetch/PC_reg_rep[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 2.576ns (37.471%)  route 4.299ns (62.529%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.637     5.158    fetch/clk_IBUF_BUFG
    SLICE_X58Y5          FDCE                                         r  fetch/PC_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  fetch/PC_reg_rep[6]/Q
                         net (fo=2, routed)           0.678     6.293    fetch/PC_reg_rep__0[6]
    SLICE_X58Y5          LUT4 (Prop_lut4_I1_O)        0.124     6.417 r  fetch/PC_rep[7]_i_4/O
                         net (fo=21, routed)          0.650     7.067    fetch/PC_rep[7]_i_4_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I1_O)        0.124     7.191 r  fetch/myreg_reg_r2_0_7_0_5_i_2/O
                         net (fo=20, routed)          1.155     8.346    instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_0_5/ADDRB0
    SLICE_X60Y8          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.498 r  instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_0_5/RAMB/O
                         net (fo=5, routed)           0.710     9.208    instr_decode_inst/reg_file_inst/di[2]
    SLICE_X61Y9          LUT4 (Prop_lut4_I0_O)        0.348     9.556 r  instr_decode_inst/reg_file_inst/p_2_out_carry_i_2/O
                         net (fo=1, routed)           0.000     9.556    exec_unit_inst/s_ram_reg_0_15_0_0_i_6[2]
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.954 r  exec_unit_inst/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.954    exec_unit_inst/p_2_out_carry_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.068 r  exec_unit_inst/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.068    exec_unit_inst/p_2_out_carry__0_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.381 r  exec_unit_inst/p_2_out_carry__1/O[3]
                         net (fo=1, routed)           0.459    10.840    fetch/data0[11]
    SLICE_X60Y14         LUT3 (Prop_lut3_I2_O)        0.306    11.146 r  fetch/myreg_reg_r1_0_7_6_11_i_15/O
                         net (fo=1, routed)           0.000    11.146    fetch/myreg_reg_r1_0_7_6_11_i_15_n_0
    SLICE_X60Y14         MUXF7 (Prop_muxf7_I0_O)      0.241    11.387 r  fetch/myreg_reg_r1_0_7_6_11_i_5/O
                         net (fo=4, routed)           0.646    12.033    instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_6_11/DIC1
    SLICE_X60Y10         RAMD32                                       r  instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.516    14.857    instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_6_11/WCLK
    SLICE_X60Y10         RAMD32                                       r  instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_6_11/RAMC_D1/CLK
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X60Y10         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.423    14.673    instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                         -12.033    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.680ns  (required time - arrival time)
  Source:                 fetch/PC_reg_rep[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_12_15/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.853ns  (logic 2.661ns (38.832%)  route 4.192ns (61.168%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT5=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.637     5.158    fetch/clk_IBUF_BUFG
    SLICE_X58Y5          FDCE                                         r  fetch/PC_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  fetch/PC_reg_rep[6]/Q
                         net (fo=2, routed)           0.678     6.293    fetch/PC_reg_rep__0[6]
    SLICE_X58Y5          LUT4 (Prop_lut4_I1_O)        0.124     6.417 r  fetch/PC_rep[7]_i_4/O
                         net (fo=21, routed)          0.650     7.067    fetch/PC_rep[7]_i_4_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I1_O)        0.124     7.191 r  fetch/myreg_reg_r2_0_7_0_5_i_2/O
                         net (fo=20, routed)          1.155     8.346    instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_0_5/ADDRB0
    SLICE_X60Y8          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.498 r  instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_0_5/RAMB/O
                         net (fo=5, routed)           0.710     9.208    instr_decode_inst/reg_file_inst/di[2]
    SLICE_X61Y9          LUT4 (Prop_lut4_I0_O)        0.348     9.556 r  instr_decode_inst/reg_file_inst/p_2_out_carry_i_2/O
                         net (fo=1, routed)           0.000     9.556    exec_unit_inst/s_ram_reg_0_15_0_0_i_6[2]
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.954 r  exec_unit_inst/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.954    exec_unit_inst/p_2_out_carry_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.068 r  exec_unit_inst/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.068    exec_unit_inst/p_2_out_carry__0_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.182 r  exec_unit_inst/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.182    exec_unit_inst/p_2_out_carry__1_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.495 r  exec_unit_inst/p_2_out_carry__2/O[3]
                         net (fo=1, routed)           0.462    10.957    instr_decode_inst/reg_file_inst/data0[0]
    SLICE_X61Y13         LUT5 (Prop_lut5_I4_O)        0.306    11.263 r  instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_12_15_i_9/O
                         net (fo=1, routed)           0.000    11.263    fetch/myreg_reg_r2_0_7_12_15
    SLICE_X61Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    11.475 r  fetch/myreg_reg_r1_0_7_12_15_i_3/O
                         net (fo=4, routed)           0.536    12.011    instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_12_15/DIB1
    SLICE_X60Y12         RAMD32                                       r  instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_12_15/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.514    14.855    instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_12_15/WCLK
    SLICE_X60Y12         RAMD32                                       r  instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_12_15/RAMB_D1/CLK
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X60Y12         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.403    14.691    instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                         -12.011    
  -------------------------------------------------------------------
                         slack                                  2.680    

Slack (MET) :             2.692ns  (required time - arrival time)
  Source:                 fetch/PC_reg_rep[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.842ns  (logic 2.591ns (37.867%)  route 4.251ns (62.133%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.637     5.158    fetch/clk_IBUF_BUFG
    SLICE_X58Y5          FDCE                                         r  fetch/PC_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  fetch/PC_reg_rep[6]/Q
                         net (fo=2, routed)           0.678     6.293    fetch/PC_reg_rep__0[6]
    SLICE_X58Y5          LUT4 (Prop_lut4_I1_O)        0.124     6.417 r  fetch/PC_rep[7]_i_4/O
                         net (fo=21, routed)          0.650     7.067    fetch/PC_rep[7]_i_4_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I1_O)        0.124     7.191 r  fetch/myreg_reg_r2_0_7_0_5_i_2/O
                         net (fo=20, routed)          1.155     8.346    instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_0_5/ADDRB0
    SLICE_X60Y8          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.498 r  instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_0_5/RAMB/O
                         net (fo=5, routed)           0.710     9.208    instr_decode_inst/reg_file_inst/di[2]
    SLICE_X61Y9          LUT4 (Prop_lut4_I0_O)        0.348     9.556 r  instr_decode_inst/reg_file_inst/p_2_out_carry_i_2/O
                         net (fo=1, routed)           0.000     9.556    exec_unit_inst/s_ram_reg_0_15_0_0_i_6[2]
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.954 r  exec_unit_inst/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.954    exec_unit_inst/p_2_out_carry_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.068 r  exec_unit_inst/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.068    exec_unit_inst/p_2_out_carry__0_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.402 r  exec_unit_inst/p_2_out_carry__1/O[1]
                         net (fo=1, routed)           0.409    10.811    fetch/data0[9]
    SLICE_X61Y13         LUT3 (Prop_lut3_I2_O)        0.303    11.114 r  fetch/myreg_reg_r1_0_7_6_11_i_11/O
                         net (fo=1, routed)           0.000    11.114    fetch/myreg_reg_r1_0_7_6_11_i_11_n_0
    SLICE_X61Y13         MUXF7 (Prop_muxf7_I0_O)      0.238    11.352 r  fetch/myreg_reg_r1_0_7_6_11_i_3/O
                         net (fo=4, routed)           0.648    12.001    instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_6_11/DIB1
    SLICE_X60Y11         RAMD32                                       r  instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.515    14.856    instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_6_11/WCLK
    SLICE_X60Y11         RAMD32                                       r  instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_6_11/RAMB_D1/CLK
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X60Y11         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.402    14.693    instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                         -12.001    
  -------------------------------------------------------------------
                         slack                                  2.692    

Slack (MET) :             2.784ns  (required time - arrival time)
  Source:                 fetch/PC_reg_rep[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.792ns  (logic 2.583ns (38.030%)  route 4.209ns (61.970%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.637     5.158    fetch/clk_IBUF_BUFG
    SLICE_X58Y5          FDCE                                         r  fetch/PC_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  fetch/PC_reg_rep[6]/Q
                         net (fo=2, routed)           0.678     6.293    fetch/PC_reg_rep__0[6]
    SLICE_X58Y5          LUT4 (Prop_lut4_I1_O)        0.124     6.417 r  fetch/PC_rep[7]_i_4/O
                         net (fo=21, routed)          0.650     7.067    fetch/PC_rep[7]_i_4_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I1_O)        0.124     7.191 r  fetch/myreg_reg_r2_0_7_0_5_i_2/O
                         net (fo=20, routed)          1.155     8.346    instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_0_5/ADDRB0
    SLICE_X60Y8          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.498 r  instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_0_5/RAMB/O
                         net (fo=5, routed)           0.710     9.208    instr_decode_inst/reg_file_inst/di[2]
    SLICE_X61Y9          LUT4 (Prop_lut4_I0_O)        0.348     9.556 r  instr_decode_inst/reg_file_inst/p_2_out_carry_i_2/O
                         net (fo=1, routed)           0.000     9.556    exec_unit_inst/s_ram_reg_0_15_0_0_i_6[2]
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.954 r  exec_unit_inst/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.954    exec_unit_inst/p_2_out_carry_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.068 r  exec_unit_inst/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.068    exec_unit_inst/p_2_out_carry__0_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.182 r  exec_unit_inst/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.182    exec_unit_inst/p_2_out_carry__1_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.421 r  exec_unit_inst/p_2_out_carry__2/O[2]
                         net (fo=1, routed)           0.443    10.863    fetch/data0[14]
    SLICE_X62Y13         LUT3 (Prop_lut3_I2_O)        0.302    11.165 r  fetch/myreg_reg_r1_0_7_12_15_i_11/O
                         net (fo=1, routed)           0.000    11.165    fetch/myreg_reg_r1_0_7_12_15_i_11_n_0
    SLICE_X62Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    11.377 r  fetch/myreg_reg_r1_0_7_12_15_i_4/O
                         net (fo=4, routed)           0.573    11.950    instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_12_15/DIB0
    SLICE_X60Y12         RAMD32                                       r  instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.514    14.855    instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_12_15/WCLK
    SLICE_X60Y12         RAMD32                                       r  instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_12_15/RAMB/CLK
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X60Y12         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.360    14.734    instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                         -11.950    
  -------------------------------------------------------------------
                         slack                                  2.784    

Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 fetch/PC_reg_rep[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.766ns  (logic 2.583ns (38.174%)  route 4.183ns (61.826%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.637     5.158    fetch/clk_IBUF_BUFG
    SLICE_X58Y5          FDCE                                         r  fetch/PC_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  fetch/PC_reg_rep[6]/Q
                         net (fo=2, routed)           0.678     6.293    fetch/PC_reg_rep__0[6]
    SLICE_X58Y5          LUT4 (Prop_lut4_I1_O)        0.124     6.417 r  fetch/PC_rep[7]_i_4/O
                         net (fo=21, routed)          0.650     7.067    fetch/PC_rep[7]_i_4_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I1_O)        0.124     7.191 r  fetch/myreg_reg_r2_0_7_0_5_i_2/O
                         net (fo=20, routed)          1.155     8.346    instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_0_5/ADDRB0
    SLICE_X60Y8          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.498 r  instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_0_5/RAMB/O
                         net (fo=5, routed)           0.710     9.208    instr_decode_inst/reg_file_inst/di[2]
    SLICE_X61Y9          LUT4 (Prop_lut4_I0_O)        0.348     9.556 r  instr_decode_inst/reg_file_inst/p_2_out_carry_i_2/O
                         net (fo=1, routed)           0.000     9.556    exec_unit_inst/s_ram_reg_0_15_0_0_i_6[2]
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.954 r  exec_unit_inst/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.954    exec_unit_inst/p_2_out_carry_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.068 r  exec_unit_inst/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.068    exec_unit_inst/p_2_out_carry__0_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.182 r  exec_unit_inst/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.182    exec_unit_inst/p_2_out_carry__1_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.421 r  exec_unit_inst/p_2_out_carry__2/O[2]
                         net (fo=1, routed)           0.443    10.863    fetch/data0[14]
    SLICE_X62Y13         LUT3 (Prop_lut3_I2_O)        0.302    11.165 r  fetch/myreg_reg_r1_0_7_12_15_i_11/O
                         net (fo=1, routed)           0.000    11.165    fetch/myreg_reg_r1_0_7_12_15_i_11_n_0
    SLICE_X62Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    11.377 r  fetch/myreg_reg_r1_0_7_12_15_i_4/O
                         net (fo=4, routed)           0.547    11.925    instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_12_15/DIB0
    SLICE_X60Y13         RAMD32                                       r  instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.513    14.854    instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_12_15/WCLK
    SLICE_X60Y13         RAMD32                                       r  instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_12_15/RAMB/CLK
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X60Y13         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.360    14.733    instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -11.925    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.831ns  (required time - arrival time)
  Source:                 fetch/PC_reg_rep[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.704ns  (logic 2.591ns (38.646%)  route 4.113ns (61.354%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.637     5.158    fetch/clk_IBUF_BUFG
    SLICE_X58Y5          FDCE                                         r  fetch/PC_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  fetch/PC_reg_rep[6]/Q
                         net (fo=2, routed)           0.678     6.293    fetch/PC_reg_rep__0[6]
    SLICE_X58Y5          LUT4 (Prop_lut4_I1_O)        0.124     6.417 r  fetch/PC_rep[7]_i_4/O
                         net (fo=21, routed)          0.650     7.067    fetch/PC_rep[7]_i_4_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I1_O)        0.124     7.191 r  fetch/myreg_reg_r2_0_7_0_5_i_2/O
                         net (fo=20, routed)          1.155     8.346    instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_0_5/ADDRB0
    SLICE_X60Y8          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.498 r  instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_0_5/RAMB/O
                         net (fo=5, routed)           0.710     9.208    instr_decode_inst/reg_file_inst/di[2]
    SLICE_X61Y9          LUT4 (Prop_lut4_I0_O)        0.348     9.556 r  instr_decode_inst/reg_file_inst/p_2_out_carry_i_2/O
                         net (fo=1, routed)           0.000     9.556    exec_unit_inst/s_ram_reg_0_15_0_0_i_6[2]
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.954 r  exec_unit_inst/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.954    exec_unit_inst/p_2_out_carry_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.068 r  exec_unit_inst/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.068    exec_unit_inst/p_2_out_carry__0_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.402 r  exec_unit_inst/p_2_out_carry__1/O[1]
                         net (fo=1, routed)           0.409    10.811    fetch/data0[9]
    SLICE_X61Y13         LUT3 (Prop_lut3_I2_O)        0.303    11.114 r  fetch/myreg_reg_r1_0_7_6_11_i_11/O
                         net (fo=1, routed)           0.000    11.114    fetch/myreg_reg_r1_0_7_6_11_i_11_n_0
    SLICE_X61Y13         MUXF7 (Prop_muxf7_I0_O)      0.238    11.352 r  fetch/myreg_reg_r1_0_7_6_11_i_3/O
                         net (fo=4, routed)           0.511    11.863    instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_6_11/DIB1
    SLICE_X60Y10         RAMD32                                       r  instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.516    14.857    instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_6_11/WCLK
    SLICE_X60Y10         RAMD32                                       r  instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_6_11/RAMB_D1/CLK
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X60Y10         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.402    14.694    instr_decode_inst/reg_file_inst/myreg_reg_r2_0_7_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                         -11.863    
  -------------------------------------------------------------------
                         slack                                  2.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 mpg/s_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg/s_reg3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.625%)  route 0.173ns (51.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.566     1.449    mpg/clk_IBUF_BUFG
    SLICE_X54Y5          FDRE                                         r  mpg/s_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  mpg/s_reg2_reg[0]/Q
                         net (fo=3, routed)           0.173     1.786    mpg/s_reg2[0]
    SLICE_X56Y5          FDRE                                         r  mpg/s_reg3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.837     1.964    mpg/clk_IBUF_BUFG
    SLICE_X56Y5          FDRE                                         r  mpg/s_reg3_reg[0]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X56Y5          FDRE (Hold_fdre_C_D)         0.059     1.545    mpg/s_reg3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 mpg/s_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg/s_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.086%)  route 0.170ns (50.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.565     1.448    mpg/clk_IBUF_BUFG
    SLICE_X54Y8          FDRE                                         r  mpg/s_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  mpg/s_reg1_reg[0]/Q
                         net (fo=1, routed)           0.170     1.782    mpg/s_reg1[0]
    SLICE_X54Y5          FDRE                                         r  mpg/s_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.837     1.964    mpg/clk_IBUF_BUFG
    SLICE_X54Y5          FDRE                                         r  mpg/s_reg2_reg[0]/C
                         clock pessimism             -0.499     1.465    
    SLICE_X54Y5          FDRE (Hold_fdre_C_D)         0.059     1.524    mpg/s_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mpg/s_counter_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg/s_counter_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.566     1.449    mpg/clk_IBUF_BUFG
    SLICE_X55Y6          FDRE                                         r  mpg/s_counter_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  mpg/s_counter_out_reg[11]/Q
                         net (fo=2, routed)           0.119     1.709    mpg/ssdd/s_counter_out_reg[11]
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  mpg/s_counter_out_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    mpg/s_counter_out_reg[8]_i_1_n_4
    SLICE_X55Y6          FDRE                                         r  mpg/s_counter_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.837     1.964    mpg/clk_IBUF_BUFG
    SLICE_X55Y6          FDRE                                         r  mpg/s_counter_out_reg[11]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X55Y6          FDRE (Hold_fdre_C_D)         0.105     1.554    mpg/s_counter_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mpg/s_counter_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg/s_counter_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.566     1.449    mpg/clk_IBUF_BUFG
    SLICE_X55Y4          FDRE                                         r  mpg/s_counter_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  mpg/s_counter_out_reg[3]/Q
                         net (fo=2, routed)           0.119     1.709    mpg/ssdd/s_counter_out_reg[3]
    SLICE_X55Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  mpg/s_counter_out_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    mpg/s_counter_out_reg[0]_i_1_n_4
    SLICE_X55Y4          FDRE                                         r  mpg/s_counter_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.837     1.964    mpg/clk_IBUF_BUFG
    SLICE_X55Y4          FDRE                                         r  mpg/s_counter_out_reg[3]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X55Y4          FDRE (Hold_fdre_C_D)         0.105     1.554    mpg/s_counter_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mpg/s_counter_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg/s_counter_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.566     1.449    mpg/clk_IBUF_BUFG
    SLICE_X55Y5          FDRE                                         r  mpg/s_counter_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  mpg/s_counter_out_reg[7]/Q
                         net (fo=2, routed)           0.119     1.709    mpg/ssdd/s_counter_out_reg[7]
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  mpg/s_counter_out_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    mpg/s_counter_out_reg[4]_i_1_n_4
    SLICE_X55Y5          FDRE                                         r  mpg/s_counter_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.837     1.964    mpg/clk_IBUF_BUFG
    SLICE_X55Y5          FDRE                                         r  mpg/s_counter_out_reg[7]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X55Y5          FDRE (Hold_fdre_C_D)         0.105     1.554    mpg/s_counter_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 mpg/s_counter_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg/s_counter_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.566     1.449    mpg/clk_IBUF_BUFG
    SLICE_X55Y5          FDRE                                         r  mpg/s_counter_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  mpg/s_counter_out_reg[4]/Q
                         net (fo=2, routed)           0.116     1.706    mpg/ssdd/s_counter_out_reg[4]
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.821 r  mpg/s_counter_out_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.821    mpg/s_counter_out_reg[4]_i_1_n_7
    SLICE_X55Y5          FDRE                                         r  mpg/s_counter_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.837     1.964    mpg/clk_IBUF_BUFG
    SLICE_X55Y5          FDRE                                         r  mpg/s_counter_out_reg[4]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X55Y5          FDRE (Hold_fdre_C_D)         0.105     1.554    mpg/s_counter_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 mpg/s_counter_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg/s_counter_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.566     1.449    mpg/clk_IBUF_BUFG
    SLICE_X55Y6          FDRE                                         r  mpg/s_counter_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  mpg/s_counter_out_reg[8]/Q
                         net (fo=2, routed)           0.116     1.706    mpg/ssdd/s_counter_out_reg[8]
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.821 r  mpg/s_counter_out_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.821    mpg/s_counter_out_reg[8]_i_1_n_7
    SLICE_X55Y6          FDRE                                         r  mpg/s_counter_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.837     1.964    mpg/clk_IBUF_BUFG
    SLICE_X55Y6          FDRE                                         r  mpg/s_counter_out_reg[8]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X55Y6          FDRE (Hold_fdre_C_D)         0.105     1.554    mpg/s_counter_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 mpg/s_counter_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg/s_counter_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.565     1.448    mpg/clk_IBUF_BUFG
    SLICE_X55Y7          FDRE                                         r  mpg/s_counter_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  mpg/s_counter_out_reg[12]/Q
                         net (fo=2, routed)           0.116     1.705    mpg/ssdd/s_counter_out_reg[12]
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.820 r  mpg/s_counter_out_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.820    mpg/s_counter_out_reg[12]_i_1_n_7
    SLICE_X55Y7          FDRE                                         r  mpg/s_counter_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.836     1.963    mpg/clk_IBUF_BUFG
    SLICE_X55Y7          FDRE                                         r  mpg/s_counter_out_reg[12]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X55Y7          FDRE (Hold_fdre_C_D)         0.105     1.553    mpg/s_counter_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 mpg/s_counter_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg/s_counter_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.566     1.449    mpg/clk_IBUF_BUFG
    SLICE_X55Y6          FDRE                                         r  mpg/s_counter_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  mpg/s_counter_out_reg[10]/Q
                         net (fo=2, routed)           0.120     1.711    mpg/ssdd/s_counter_out_reg[10]
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.822 r  mpg/s_counter_out_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.822    mpg/s_counter_out_reg[8]_i_1_n_5
    SLICE_X55Y6          FDRE                                         r  mpg/s_counter_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.837     1.964    mpg/clk_IBUF_BUFG
    SLICE_X55Y6          FDRE                                         r  mpg/s_counter_out_reg[10]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X55Y6          FDRE (Hold_fdre_C_D)         0.105     1.554    mpg/s_counter_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 mpg/s_counter_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg/s_counter_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.566     1.449    mpg/clk_IBUF_BUFG
    SLICE_X55Y5          FDRE                                         r  mpg/s_counter_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  mpg/s_counter_out_reg[6]/Q
                         net (fo=2, routed)           0.120     1.711    mpg/ssdd/s_counter_out_reg[6]
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.822 r  mpg/s_counter_out_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.822    mpg/s_counter_out_reg[4]_i_1_n_5
    SLICE_X55Y5          FDRE                                         r  mpg/s_counter_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.837     1.964    mpg/clk_IBUF_BUFG
    SLICE_X55Y5          FDRE                                         r  mpg/s_counter_out_reg[6]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X55Y5          FDRE (Hold_fdre_C_D)         0.105     1.554    mpg/s_counter_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X58Y7    fetch/PC_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X56Y8    fetch/PC_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X59Y8    fetch/PC_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X56Y8    fetch/PC_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X56Y8    fetch/PC_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X56Y8    fetch/PC_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X59Y8    fetch/PC_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X59Y5    fetch/PC_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X57Y6    fetch/PC_reg[2]/C
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y7    instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y7    instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y13   instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y13   instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y13   instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y13   instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y13   instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y11   instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y11   instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y11   instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_6_11/RAMB/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y6    mem_unit_inst/ram_inst/s_ram_reg_0_15_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y6    mem_unit_inst/ram_inst/s_ram_reg_0_15_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y6    mem_unit_inst/ram_inst/s_ram_reg_0_15_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y6    mem_unit_inst/ram_inst/s_ram_reg_0_15_5_5/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y13   instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y13   instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y13   instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y13   instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y13   instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_12_15/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y13   instr_decode_inst/reg_file_inst/myreg_reg_r1_0_7_12_15/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.677ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.635ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.677ns  (required time - arrival time)
  Source:                 mpg/s_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/PC_reg_rep[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.642ns (22.062%)  route 2.268ns (77.938%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.571     5.092    mpg/clk_IBUF_BUFG
    SLICE_X54Y4          FDRE                                         r  mpg/s_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.518     5.610 r  mpg/s_reg3_reg[1]/Q
                         net (fo=1, routed)           0.653     6.263    mpg/s_reg3[1]
    SLICE_X54Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.387 f  mpg/PC_rep[7]_i_3/O
                         net (fo=24, routed)          1.615     8.002    fetch/enable[1]
    SLICE_X58Y6          FDCE                                         f  fetch/PC_reg_rep[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.518    14.859    fetch/clk_IBUF_BUFG
    SLICE_X58Y6          FDCE                                         r  fetch/PC_reg_rep[2]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y6          FDCE (Recov_fdce_C_CLR)     -0.405    14.679    fetch/PC_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                  6.677    

Slack (MET) :             6.677ns  (required time - arrival time)
  Source:                 mpg/s_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/PC_reg_rep[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.642ns (22.062%)  route 2.268ns (77.938%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.571     5.092    mpg/clk_IBUF_BUFG
    SLICE_X54Y4          FDRE                                         r  mpg/s_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.518     5.610 r  mpg/s_reg3_reg[1]/Q
                         net (fo=1, routed)           0.653     6.263    mpg/s_reg3[1]
    SLICE_X54Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.387 f  mpg/PC_rep[7]_i_3/O
                         net (fo=24, routed)          1.615     8.002    fetch/enable[1]
    SLICE_X58Y6          FDCE                                         f  fetch/PC_reg_rep[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.518    14.859    fetch/clk_IBUF_BUFG
    SLICE_X58Y6          FDCE                                         r  fetch/PC_reg_rep[3]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y6          FDCE (Recov_fdce_C_CLR)     -0.405    14.679    fetch/PC_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                  6.677    

Slack (MET) :             6.817ns  (required time - arrival time)
  Source:                 mpg/s_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/PC_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 0.642ns (23.185%)  route 2.127ns (76.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.571     5.092    mpg/clk_IBUF_BUFG
    SLICE_X54Y4          FDRE                                         r  mpg/s_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.518     5.610 r  mpg/s_reg3_reg[1]/Q
                         net (fo=1, routed)           0.653     6.263    mpg/s_reg3[1]
    SLICE_X54Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.387 f  mpg/PC_rep[7]_i_3/O
                         net (fo=24, routed)          1.474     7.861    fetch/enable[1]
    SLICE_X58Y7          FDCE                                         f  fetch/PC_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.517    14.858    fetch/clk_IBUF_BUFG
    SLICE_X58Y7          FDCE                                         r  fetch/PC_reg[0]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X58Y7          FDCE (Recov_fdce_C_CLR)     -0.405    14.678    fetch/PC_reg[0]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  6.817    

Slack (MET) :             6.817ns  (required time - arrival time)
  Source:                 mpg/s_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/PC_reg_rep[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 0.642ns (23.185%)  route 2.127ns (76.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.571     5.092    mpg/clk_IBUF_BUFG
    SLICE_X54Y4          FDRE                                         r  mpg/s_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.518     5.610 r  mpg/s_reg3_reg[1]/Q
                         net (fo=1, routed)           0.653     6.263    mpg/s_reg3[1]
    SLICE_X54Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.387 f  mpg/PC_rep[7]_i_3/O
                         net (fo=24, routed)          1.474     7.861    fetch/enable[1]
    SLICE_X58Y7          FDCE                                         f  fetch/PC_reg_rep[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.517    14.858    fetch/clk_IBUF_BUFG
    SLICE_X58Y7          FDCE                                         r  fetch/PC_reg_rep[0]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X58Y7          FDCE (Recov_fdce_C_CLR)     -0.405    14.678    fetch/PC_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  6.817    

Slack (MET) :             6.972ns  (required time - arrival time)
  Source:                 mpg/s_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/PC_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.642ns (24.560%)  route 1.972ns (75.440%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.571     5.092    mpg/clk_IBUF_BUFG
    SLICE_X54Y4          FDRE                                         r  mpg/s_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.518     5.610 r  mpg/s_reg3_reg[1]/Q
                         net (fo=1, routed)           0.653     6.263    mpg/s_reg3[1]
    SLICE_X54Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.387 f  mpg/PC_rep[7]_i_3/O
                         net (fo=24, routed)          1.319     7.706    fetch/enable[1]
    SLICE_X59Y8          FDCE                                         f  fetch/PC_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.517    14.858    fetch/clk_IBUF_BUFG
    SLICE_X59Y8          FDCE                                         r  fetch/PC_reg[11]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y8          FDCE (Recov_fdce_C_CLR)     -0.405    14.678    fetch/PC_reg[11]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                  6.972    

Slack (MET) :             6.972ns  (required time - arrival time)
  Source:                 mpg/s_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/PC_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.642ns (24.560%)  route 1.972ns (75.440%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.571     5.092    mpg/clk_IBUF_BUFG
    SLICE_X54Y4          FDRE                                         r  mpg/s_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.518     5.610 r  mpg/s_reg3_reg[1]/Q
                         net (fo=1, routed)           0.653     6.263    mpg/s_reg3[1]
    SLICE_X54Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.387 f  mpg/PC_rep[7]_i_3/O
                         net (fo=24, routed)          1.319     7.706    fetch/enable[1]
    SLICE_X59Y8          FDCE                                         f  fetch/PC_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.517    14.858    fetch/clk_IBUF_BUFG
    SLICE_X59Y8          FDCE                                         r  fetch/PC_reg[15]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y8          FDCE (Recov_fdce_C_CLR)     -0.405    14.678    fetch/PC_reg[15]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                  6.972    

Slack (MET) :             7.319ns  (required time - arrival time)
  Source:                 mpg/s_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/PC_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.642ns (28.585%)  route 1.604ns (71.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.571     5.092    mpg/clk_IBUF_BUFG
    SLICE_X54Y4          FDRE                                         r  mpg/s_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.518     5.610 r  mpg/s_reg3_reg[1]/Q
                         net (fo=1, routed)           0.653     6.263    mpg/s_reg3[1]
    SLICE_X54Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.387 f  mpg/PC_rep[7]_i_3/O
                         net (fo=24, routed)          0.951     7.338    fetch/enable[1]
    SLICE_X56Y8          FDCE                                         f  fetch/PC_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.452    14.793    fetch/clk_IBUF_BUFG
    SLICE_X56Y8          FDCE                                         r  fetch/PC_reg[14]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X56Y8          FDCE (Recov_fdce_C_CLR)     -0.361    14.657    fetch/PC_reg[14]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -7.338    
  -------------------------------------------------------------------
                         slack                                  7.319    

Slack (MET) :             7.319ns  (required time - arrival time)
  Source:                 mpg/s_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/PC_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.642ns (28.585%)  route 1.604ns (71.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.571     5.092    mpg/clk_IBUF_BUFG
    SLICE_X54Y4          FDRE                                         r  mpg/s_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.518     5.610 r  mpg/s_reg3_reg[1]/Q
                         net (fo=1, routed)           0.653     6.263    mpg/s_reg3[1]
    SLICE_X54Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.387 f  mpg/PC_rep[7]_i_3/O
                         net (fo=24, routed)          0.951     7.338    fetch/enable[1]
    SLICE_X56Y8          FDCE                                         f  fetch/PC_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.452    14.793    fetch/clk_IBUF_BUFG
    SLICE_X56Y8          FDCE                                         r  fetch/PC_reg[8]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X56Y8          FDCE (Recov_fdce_C_CLR)     -0.361    14.657    fetch/PC_reg[8]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -7.338    
  -------------------------------------------------------------------
                         slack                                  7.319    

Slack (MET) :             7.319ns  (required time - arrival time)
  Source:                 mpg/s_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/PC_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.642ns (28.585%)  route 1.604ns (71.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.571     5.092    mpg/clk_IBUF_BUFG
    SLICE_X54Y4          FDRE                                         r  mpg/s_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.518     5.610 r  mpg/s_reg3_reg[1]/Q
                         net (fo=1, routed)           0.653     6.263    mpg/s_reg3[1]
    SLICE_X54Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.387 f  mpg/PC_rep[7]_i_3/O
                         net (fo=24, routed)          0.951     7.338    fetch/enable[1]
    SLICE_X56Y8          FDCE                                         f  fetch/PC_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.452    14.793    fetch/clk_IBUF_BUFG
    SLICE_X56Y8          FDCE                                         r  fetch/PC_reg[9]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X56Y8          FDCE (Recov_fdce_C_CLR)     -0.361    14.657    fetch/PC_reg[9]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -7.338    
  -------------------------------------------------------------------
                         slack                                  7.319    

Slack (MET) :             7.361ns  (required time - arrival time)
  Source:                 mpg/s_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/PC_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.642ns (28.585%)  route 1.604ns (71.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.571     5.092    mpg/clk_IBUF_BUFG
    SLICE_X54Y4          FDRE                                         r  mpg/s_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.518     5.610 r  mpg/s_reg3_reg[1]/Q
                         net (fo=1, routed)           0.653     6.263    mpg/s_reg3[1]
    SLICE_X54Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.387 f  mpg/PC_rep[7]_i_3/O
                         net (fo=24, routed)          0.951     7.338    fetch/enable[1]
    SLICE_X56Y8          FDCE                                         f  fetch/PC_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.452    14.793    fetch/clk_IBUF_BUFG
    SLICE_X56Y8          FDCE                                         r  fetch/PC_reg[10]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X56Y8          FDCE (Recov_fdce_C_CLR)     -0.319    14.699    fetch/PC_reg[10]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -7.338    
  -------------------------------------------------------------------
                         slack                                  7.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 mpg/s_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/PC_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.209ns (36.023%)  route 0.371ns (63.977%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.566     1.449    mpg/clk_IBUF_BUFG
    SLICE_X54Y4          FDRE                                         r  mpg/s_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.164     1.613 f  mpg/s_reg2_reg[1]/Q
                         net (fo=2, routed)           0.175     1.788    mpg/s_reg2[1]
    SLICE_X54Y4          LUT2 (Prop_lut2_I0_O)        0.045     1.833 f  mpg/PC_rep[7]_i_3/O
                         net (fo=24, routed)          0.196     2.029    fetch/enable[1]
    SLICE_X57Y5          FDCE                                         f  fetch/PC_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.837     1.964    fetch/clk_IBUF_BUFG
    SLICE_X57Y5          FDCE                                         r  fetch/PC_reg[7]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X57Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.394    fetch/PC_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 mpg/s_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/PC_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.209ns (32.480%)  route 0.434ns (67.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.566     1.449    mpg/clk_IBUF_BUFG
    SLICE_X54Y4          FDRE                                         r  mpg/s_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.164     1.613 f  mpg/s_reg2_reg[1]/Q
                         net (fo=2, routed)           0.175     1.788    mpg/s_reg2[1]
    SLICE_X54Y4          LUT2 (Prop_lut2_I0_O)        0.045     1.833 f  mpg/PC_rep[7]_i_3/O
                         net (fo=24, routed)          0.259     2.093    fetch/enable[1]
    SLICE_X57Y6          FDCE                                         f  fetch/PC_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.837     1.964    fetch/clk_IBUF_BUFG
    SLICE_X57Y6          FDCE                                         r  fetch/PC_reg[2]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X57Y6          FDCE (Remov_fdce_C_CLR)     -0.092     1.394    fetch/PC_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 mpg/s_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/PC_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.209ns (32.480%)  route 0.434ns (67.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.566     1.449    mpg/clk_IBUF_BUFG
    SLICE_X54Y4          FDRE                                         r  mpg/s_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.164     1.613 f  mpg/s_reg2_reg[1]/Q
                         net (fo=2, routed)           0.175     1.788    mpg/s_reg2[1]
    SLICE_X54Y4          LUT2 (Prop_lut2_I0_O)        0.045     1.833 f  mpg/PC_rep[7]_i_3/O
                         net (fo=24, routed)          0.259     2.093    fetch/enable[1]
    SLICE_X57Y6          FDCE                                         f  fetch/PC_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.837     1.964    fetch/clk_IBUF_BUFG
    SLICE_X57Y6          FDCE                                         r  fetch/PC_reg[3]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X57Y6          FDCE (Remov_fdce_C_CLR)     -0.092     1.394    fetch/PC_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 mpg/s_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/PC_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.209ns (32.480%)  route 0.434ns (67.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.566     1.449    mpg/clk_IBUF_BUFG
    SLICE_X54Y4          FDRE                                         r  mpg/s_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.164     1.613 f  mpg/s_reg2_reg[1]/Q
                         net (fo=2, routed)           0.175     1.788    mpg/s_reg2[1]
    SLICE_X54Y4          LUT2 (Prop_lut2_I0_O)        0.045     1.833 f  mpg/PC_rep[7]_i_3/O
                         net (fo=24, routed)          0.259     2.093    fetch/enable[1]
    SLICE_X57Y6          FDCE                                         f  fetch/PC_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.837     1.964    fetch/clk_IBUF_BUFG
    SLICE_X57Y6          FDCE                                         r  fetch/PC_reg[5]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X57Y6          FDCE (Remov_fdce_C_CLR)     -0.092     1.394    fetch/PC_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 mpg/s_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/PC_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.209ns (29.572%)  route 0.498ns (70.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.566     1.449    mpg/clk_IBUF_BUFG
    SLICE_X54Y4          FDRE                                         r  mpg/s_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.164     1.613 f  mpg/s_reg2_reg[1]/Q
                         net (fo=2, routed)           0.175     1.788    mpg/s_reg2[1]
    SLICE_X54Y4          LUT2 (Prop_lut2_I0_O)        0.045     1.833 f  mpg/PC_rep[7]_i_3/O
                         net (fo=24, routed)          0.323     2.156    fetch/enable[1]
    SLICE_X57Y7          FDCE                                         f  fetch/PC_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.836     1.963    fetch/clk_IBUF_BUFG
    SLICE_X57Y7          FDCE                                         r  fetch/PC_reg[4]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X57Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.393    fetch/PC_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 mpg/s_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/PC_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.209ns (29.572%)  route 0.498ns (70.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.566     1.449    mpg/clk_IBUF_BUFG
    SLICE_X54Y4          FDRE                                         r  mpg/s_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.164     1.613 f  mpg/s_reg2_reg[1]/Q
                         net (fo=2, routed)           0.175     1.788    mpg/s_reg2[1]
    SLICE_X54Y4          LUT2 (Prop_lut2_I0_O)        0.045     1.833 f  mpg/PC_rep[7]_i_3/O
                         net (fo=24, routed)          0.323     2.156    fetch/enable[1]
    SLICE_X57Y7          FDCE                                         f  fetch/PC_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.836     1.963    fetch/clk_IBUF_BUFG
    SLICE_X57Y7          FDCE                                         r  fetch/PC_reg[6]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X57Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.393    fetch/PC_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 mpg/s_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/PC_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.209ns (27.060%)  route 0.563ns (72.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.566     1.449    mpg/clk_IBUF_BUFG
    SLICE_X54Y4          FDRE                                         r  mpg/s_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.164     1.613 f  mpg/s_reg2_reg[1]/Q
                         net (fo=2, routed)           0.175     1.788    mpg/s_reg2[1]
    SLICE_X54Y4          LUT2 (Prop_lut2_I0_O)        0.045     1.833 f  mpg/PC_rep[7]_i_3/O
                         net (fo=24, routed)          0.388     2.221    fetch/enable[1]
    SLICE_X59Y5          FDCE                                         f  fetch/PC_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.864     1.991    fetch/clk_IBUF_BUFG
    SLICE_X59Y5          FDCE                                         r  fetch/PC_reg[1]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X59Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.421    fetch/PC_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 mpg/s_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/PC_reg_rep[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.209ns (27.060%)  route 0.563ns (72.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.566     1.449    mpg/clk_IBUF_BUFG
    SLICE_X54Y4          FDRE                                         r  mpg/s_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.164     1.613 f  mpg/s_reg2_reg[1]/Q
                         net (fo=2, routed)           0.175     1.788    mpg/s_reg2[1]
    SLICE_X54Y4          LUT2 (Prop_lut2_I0_O)        0.045     1.833 f  mpg/PC_rep[7]_i_3/O
                         net (fo=24, routed)          0.388     2.221    fetch/enable[1]
    SLICE_X59Y5          FDCE                                         f  fetch/PC_reg_rep[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.864     1.991    fetch/clk_IBUF_BUFG
    SLICE_X59Y5          FDCE                                         r  fetch/PC_reg_rep[1]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X59Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.421    fetch/PC_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 mpg/s_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/PC_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.209ns (27.141%)  route 0.561ns (72.859%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.566     1.449    mpg/clk_IBUF_BUFG
    SLICE_X54Y4          FDRE                                         r  mpg/s_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.164     1.613 f  mpg/s_reg2_reg[1]/Q
                         net (fo=2, routed)           0.175     1.788    mpg/s_reg2[1]
    SLICE_X54Y4          LUT2 (Prop_lut2_I0_O)        0.045     1.833 f  mpg/PC_rep[7]_i_3/O
                         net (fo=24, routed)          0.386     2.219    fetch/enable[1]
    SLICE_X56Y8          FDCE                                         f  fetch/PC_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.836     1.963    fetch/clk_IBUF_BUFG
    SLICE_X56Y8          FDCE                                         r  fetch/PC_reg[10]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X56Y8          FDCE (Remov_fdce_C_CLR)     -0.067     1.418    fetch/PC_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 mpg/s_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/PC_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.209ns (27.141%)  route 0.561ns (72.859%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.566     1.449    mpg/clk_IBUF_BUFG
    SLICE_X54Y4          FDRE                                         r  mpg/s_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.164     1.613 f  mpg/s_reg2_reg[1]/Q
                         net (fo=2, routed)           0.175     1.788    mpg/s_reg2[1]
    SLICE_X54Y4          LUT2 (Prop_lut2_I0_O)        0.045     1.833 f  mpg/PC_rep[7]_i_3/O
                         net (fo=24, routed)          0.386     2.219    fetch/enable[1]
    SLICE_X56Y8          FDCE                                         f  fetch/PC_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.836     1.963    fetch/clk_IBUF_BUFG
    SLICE_X56Y8          FDCE                                         r  fetch/PC_reg[12]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X56Y8          FDCE (Remov_fdce_C_CLR)     -0.067     1.418    fetch/PC_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.801    





