Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7a921b1612dd4c1fae63e2ee0934e38b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot counter_and_clock_divider_TB_behav xil_defaultlib.counter_and_clock_divider_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.lab7_counter_and_clock_divider [lab7_counter_and_clock_divider_d...]
Compiling architecture behavioral of entity xil_defaultlib.counter_and_clock_divider_tb
Built simulation snapshot counter_and_clock_divider_TB_behav
