@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vivado_HLS/2015.3/msys/bin/g++.exe"
   Compiling apatb_fir.cpp
   Compiling (apcc) fir.c_pre.c.tb.c
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running 'c:/Xilinx/Vivado_HLS/2015.3/bin/unwrapped/win64.o/apcc.exe'
            for user 'duncanm' on host 'xsjduncanm30' (Windows NT_amd64 version 6.1) on Wed Sep 02 06:54:16 -0700 2015
            in directory 'C:/Vivado_HLS_Tutorial/Introduction/lab1/test/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
@I [APCC-3] Tmp directory is apcc_db
@I [APCC-1] APCC is done.
@I [LIC-101] Checked in feature [HLS]
   Compiling (apcc) fir_test.c_pre.c.tb.c
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running 'c:/Xilinx/Vivado_HLS/2015.3/bin/unwrapped/win64.o/apcc.exe'
            for user 'duncanm' on host 'xsjduncanm30' (Windows NT_amd64 version 6.1) on Wed Sep 02 06:54:20 -0700 2015
            in directory 'C:/Vivado_HLS_Tutorial/Introduction/lab1/test/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
@I [APCC-3] Tmp directory is apcc_db
@I [APCC-1] APCC is done.
@I [LIC-101] Checked in feature [HLS]
   Generating cosim.tv.exe
@I [SIM-302] Starting C TB testing ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-322] Starting VHDL simulation. 
@I [SIM-15] Starting XSIM ...
@I [SIM-316] Starting C post checking ...
Comparing against output data 
*******************************************
PASS: The output matches the golden output!
*******************************************

C:\Vivado_HLS_Tutorial\Introduction\lab1\test\solution1\sim\vhdl>call xelab xil_defaultlib.apatb_fir_top -prj fir.prj --lib "ieee_proposed=./ieee_proposed" -s fir  
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_fir_top -prj fir.prj --lib ieee_proposed=./ieee_proposed -s fir 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_HLS_Tutorial/Introduction/lab1/test/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_HLS_Tutorial/Introduction/lab1/test/solution1/sim/vhdl/AESL_automem_c.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_c
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_HLS_Tutorial/Introduction/lab1/test/solution1/sim/vhdl/fir.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_fir_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_HLS_Tutorial/Introduction/lab1/test/solution1/sim/vhdl/fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_HLS_Tutorial/Introduction/lab1/test/solution1/sim/vhdl/fir_mul_32s_32s_32_6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_mul_32s_32s_32_6_MulnS_0
INFO: [VRFC 10-307] analyzing entity fir_mul_32s_32s_32_6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_HLS_Tutorial/Introduction/lab1/test/solution1/sim/vhdl/fir_shift_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_shift_reg_ram
INFO: [VRFC 10-307] analyzing entity fir_shift_reg
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling architecture rtl of entity xil_defaultlib.fir_shift_reg_ram [\fir_shift_reg_ram("distributed"...]
Compiling architecture arch of entity xil_defaultlib.fir_shift_reg [\fir_shift_reg(32,11,4)\]
Compiling architecture behav of entity xil_defaultlib.fir_mul_32s_32s_32_6_MulnS_0 [fir_mul_32s_32s_32_6_mulns_0_def...]
Compiling architecture arch of entity xil_defaultlib.fir_mul_32s_32s_32_6 [\fir_mul_32s_32s_32_6(1,6,32,32,...]
Compiling architecture behav of entity xil_defaultlib.fir [fir_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_c [\AESL_automem_c("../tv/cdatafile...]
Compiling architecture behav of entity xil_defaultlib.apatb_fir_top
Built simulation snapshot fir

****** xsim v2015.3 (64-bit)
  **** SW Build 1330473 on Tue Aug 25 17:36:12 MDT 2015
  **** IP Build 1329628 on Tue Aug 25 11:21:41 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source xsim.dir/fir/xsim_script.tcl
# xsim {fir} -maxdeltaid 10000 -autoloadwcfg -tclbatch {fir.tcl}
Vivado Simulator 2015.3
Time resolution is 1 ps
source fir.tcl
## run all
Note: simulation done!
Time: 180475 ns  Iteration: 1  Process: /apatb_fir_top/generate_sim_done_proc  File: C:/Vivado_HLS_Tutorial/Introduction/lab1/test/solution1/sim/vhdl/fir.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 180475 ns  Iteration: 1  Process: /apatb_fir_top/generate_sim_done_proc  File: C:/Vivado_HLS_Tutorial/Introduction/lab1/test/solution1/sim/vhdl/fir.autotb.vhd
$finish called at time : 180475 ns
## quit
INFO: [Common 17-206] Exiting xsim at Wed Sep 02 06:54:32 2015...
Comparing against output data 
*******************************************
PASS: The output matches the golden output!
*******************************************
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
