// Seed: 1401875090
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_19 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output supply0 id_1
    , id_29,
    inout wire id_2,
    output wire id_3,
    input wor id_4,
    input uwire id_5,
    input supply1 id_6,
    input wand id_7,
    input wand id_8,
    output supply0 id_9,
    input tri0 id_10,
    input uwire id_11,
    input tri id_12,
    output supply1 id_13,
    input tri0 id_14,
    input tri1 id_15,
    input wand id_16,
    output uwire id_17,
    input wor id_18,
    input supply0 id_19,
    output uwire id_20,
    input supply0 id_21,
    output tri id_22,
    output supply1 id_23,
    input tri id_24,
    output supply1 id_25,
    output uwire id_26,
    input wand id_27
);
  module_0(
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29
  );
  wire id_30;
  always_ff @(posedge id_15);
  wire id_31;
  xnor (
      id_17,
      id_16,
      id_14,
      id_18,
      id_12,
      id_10,
      id_7,
      id_6,
      id_5,
      id_11,
      id_27,
      id_29,
      id_0,
      id_8,
      id_24,
      id_19,
      id_2,
      id_15,
      id_4
  );
endmodule
