"What is the main challenge with 2D array memory access (e.g., a[i][j] = avg(...))?","Accesses are not sequential in memory, making unrolling difficult and reducing performance due to irregular memory patterns."
"Why are non-sequential memory accesses harder for unrolling?","Because iterations require fetching scattered elements from memory, limiting bandwidth and preventing parallel accesses."
"In a loop depending on multiple arrays (e.g., a[i] = b[i] + c[i]), why can memory access be slow?","b[] and c[] may be stored in different memory locations, forcing the memory system to jump back and forth."
"What hardware solutions allow simultaneous reads from b[] and c[]?","Using multiple memory banks or multiported memory so each array can be read independently."
"What software solution allows faster memory access for two arrays like b[] and c[]?","Interleaving the arrays in memory so b[i] and c[i] are adjacent, enabling parallel or sequential reads."
"What challenge do dynamic memory access patterns present?","Addresses depend on runtime values (e.g., rand() or val*i), meaning the access pattern cannot be determined or optimized at compile time."
"What is a core problem with pointer-based data structures in RC?","Pointer-linked data is scattered in memory, making sequential access unlikely and limiting compiler optimization."
"What causes aliasing problems with pointers?","The compiler cannot know whether two pointers reference overlapping memory, restricting safe transformations and optimizations."
"What pointer usage pattern is safe for hardware optimization?","Pointers used strictly as array iterators (e.g., p = b; then *p++ each loop) because this maintains sequential memory access."
"What is the purpose of using extra delay registers when memory can only supply 2 inputs per cycle but the loop needs 3?","To pipeline the loop by sending dummy data initially, then generating a correct output every 2 cycles once the pipeline is full."
"What general problem limits unrolling when dependence exists between iterations?","Inter-iteration dependencies make it impossible to compute multiple iterations in parallel without additional transformations."
"What is a simple fix for inter-iteration dependencies that limit pipelining?","Convert the loop into a systolic array by adding pipeline stages, as long as the loop is fully unrolled and memory bandwidth is sufficient."
"What is the main takeaway of the memory bandwidth examples in this file?","Hardware performance is often dominated by memory bandwidth, not computation."
"In the example a[i] = avg(b[i], b[i+1], ..., b[i+4]), what steps are required for hardware mapping?","Build a DFG, add pipeline stages, map ops to hardware resources, determine maximum unrolling allowed by memory bandwidth, and compare with CPU performance."
"What does 'performance dominated by throughput, not latency' mean in pipelines?","Steady-state outputs per cycle (throughput) matter far more than initial pipeline fill delay for long workloads."
"What is the significance of reused data in sliding window loops?","Consecutive iterations share many input elements, enabling fewer memory reads and potentially large speedups if detected."
"What is the main difficulty in dynamic address expressions like b[rand()%100]?","The compiler cannot predict which elements will be accessed, so it cannot prefetch, unroll, or pipeline effectively."
"What is the problem when using pointer-linked structures such as linked lists?","Even sequential traversal touches memory in non-sequential locations, causing unpredictable access patterns and poor hardware performance."
"Why is multiported memory expensive?","It requires duplicating read/write ports inter
"What is DMA in hardware/software communication?","DMA (Direct Memory Access) allows a hardware peripheral to read/write system memory directly without CPU intervention."
"What is required for DMA to work?","The processor must allocate a dedicated region of memory that the peripheral can access."
"What is the advantage of DMA?","It performs high-bandwidth block transfers without CPU involvement, enabling fast data movement such as PCIe accelerator transfers."
"How does MMIO differ from DMA?","MMIO (Memory-Mapped I/O) uses ordinary CPU load/store instructions to communicate with hardware by reading/writing special memory addresses."
"Why is MMIO \"transparent\" to the processor?","Because hardware registers are exposed as memory addresses, and the CPU simply performs loads/stores without special instructions."
"What does mapping signals to addresses mean in MMIO?","Each hardware signal (e.g., go, n, output, done) corresponds to a fixed offset address that the CPU reads or writes."
"What is a common use case of DMA?","High-bandwidth transfers such as PCIe or PCIe-attached accelerators."
"What is a common use case of MMIO?","Simple processor-to-peripheral control signals such as start, done, parameter inputs, and status registers."
"What key protocol should be learned for HW/SW communication?","AXI (Advanced eXtensible Interface), the dominant protocol for modern CPU/accelerator systems."
"What is the main challenge with 2D array memory access (e.g., a[i][j] = avg(...))?","Accesses are not sequential in memory, making unrolling difficult and reducing performance due to irregular memory patterns."
"Why are non-sequential memory accesses harder for unrolling?","Because iterations require fetching scattered elements from memory, limiting bandwidth and preventing parallel accesses."
"In a loop depending on multiple arrays (e.g., a[i] = b[i] + c[i]), why can memory access be slow?","b[] and c[] may be stored in different memory locations, forcing the memory system to jump back and forth."
"What hardware solutions allow simultaneous reads from b[] and c[]?","Using multiple memory banks or multiported memory so each array can be read independently."
"What software solution allows faster memory access for two arrays like b[] and c[]?","Interleaving the arrays in memory so b[i] and c[i] are adjacent, enabling parallel or sequential reads."
"What challenge do dynamic memory access patterns present?","Addresses depend on runtime values (e.g., rand() or val*i), meaning the access pattern cannot be determined or optimized at compile time."
"What is a core problem with pointer-based data structures in RC?","Pointer-linked data is scattered in memory, making sequential access unlikely and limiting compiler optimization."
"What causes aliasing problems with pointers?","The compiler cannot know whether two pointers reference overlapping memory, restricting safe transformations and optimizations."
"What pointer usage pattern is safe for hardware optimization?","Pointers used strictly as array iterators (e.g., p = b; then *p++ each loop) because this maintains sequential memory access."
"What is the purpose of using extra delay registers when memory can only supply 2 inputs per cycle but the loop needs 3?","To pipeline the loop by sending dummy data initially, then generating a correct output every 2 cycles once the pipeline is full."
"What general problem limits unrolling when dependence exists between iterations?","Inter-iteration dependencies make it impossible to compute multiple iterations in parallel without additional transformations."
"What is a simple fix for inter-iteration dependencies that limit pipelining?","Convert the loop into a systolic array by adding pipeline stages, as long as the loop is fully unrolled and memory bandwidth is sufficient."
"What is the main takeaway of the memory bandwidth examples in this file?","Hardware performance is often dominated by memory bandwidth, not computation."
"In the example a[i] = avg(b[i], b[i+1], ..., b[i+4]), what steps are required for hardware mapping?","Build a DFG, add pipeline stages, map ops to hardware resources, determine maximum unrolling allowed by memory bandwidth, and compare with CPU performance."
"What does 'performance dominated by throughput, not latency' mean in pipelines?","Steady-state outputs per cycle (throughput) matter far more than initial pipeline fill delay for long workloads."
"What is the significance of reused data in sliding window loops?","Consecutive iterations share many input elements, enabling fewer memory reads and potentially large speedups if detected."
"What is the main difficulty in dynamic address expressions like b[rand()%100]?","The compiler cannot predict which elements will be accessed, so it cannot prefetch, unroll, or pipeline effectively."
"What is the problem when using pointer-linked structures such as linked lists?","Even sequential traversal touches memory in non-sequential locations, causing unpredictable access patterns and poor hardware performance."
"Why is multiported memory expensive?","It requires duplicating read/write ports internally, significantly increasing silicon area and power."
"Why is interleaving arrays manually a heavy programming effort?","Because it requires reorganizing data layout and rewriting code to accommodate new memory structures."
"What is operator strength reduction?","Replacing an expensive operation with a cheaper one, e.g., replacing multiplication/division with shifts. "
"What is constant propagation?","Evaluating constant expressions at compile time to simplify code. "
"What is function specialization?","Creating specialized versions of functions for common input values by treating those values as constants. "
"What is common sub-expression elimination?","Replacing repeated occurrences of the same expression with a single computed value. "
"What is dead code elimination?","Removing code that is never executed due to constant propagation or specialization assumptions. "
"What is code motion (hoisting/sinking)?","Moving computations out of loops or repeated contexts to avoid redundant execution. "
"What is loop unrolling used for?","Replicating the loop body to increase parallelism and reduce loop overhead. "
"What is function inlining?","Replacing a function call with the function body to reduce call overhead and enable further optimizations. "
"What is conditional expansion?","Replacing branches with logic expressions (if-conversion) so both if/else bodies run in parallel and a mux selects the output. "
"What does a parser output in high-level synthesis?","An intermediate representation such as an abstract syntax tree. "
"Why use an intermediate representation (IR)?","It is easier to analyze/optimize and enables language-independent synthesis (C, Java, Python → same IR). "
"What are the main IR types in HLS?","Abstract syntax tree, Control/Data Flow Graph (CDFG), sequencing graph. "
"What is a Control Flow Graph (CFG)?","A graph representing control-flow dependencies between basic blocks. "
"What is a basic block?","A section of code that always executes from beginning to end with no jumps into or out of the block. "
"What is a Data Flow Graph (DFG)?","A graph representing data dependencies between operations. "
"What is a Control/Data Flow Graph (CDFG)?","A unified structure combining CFG (control) and DFG (data) for each basic block. "
"What are the goals of high-level synthesis optimization?","Reduce area, improve latency, increase parallelism, reduce power. "
"What are the two main categories of HLS optimizations?","Data flow optimizations and control flow optimizations. "
"What enables tree-height reduction?","Associativity, commutativity, and distributivity allow reordering operations to reduce depth. "
"What is the purpose of lexical analysis (lexing)?","Breaking code into tokens (IDs, operators, literals) using regular expressions. "
"What is parsing in compiler front-end?","Analyzing token sequences according to grammar rules to check correctness and form structure. "
"What tool is commonly used to generate parsers from grammar?","Yacc (Yet Another Compiler Compiler). "
"What does semantic analysis produce?","Not shown in detail here, but part of converting tokens into intermediate representation for synthesis. "
"What are the main steps in early HLS front-end processing?","Lexing, parsing, producing IR such as AST or CDFG. "
"What is scheduling in HLS?","Assigning a start time to every operation in the DFG while respecting dependencies and performance/resource constraints."
"Why can't multiple CFG nodes be scheduled in parallel?","Because scheduling operates on the DFG *within* a single CFG node; control flow prevents parallel execution across different CFG nodes."
"What are the two main constraints in scheduling problems?","Performance constraints (latency) and resource constraints (number of available functional units)."
"What is an unconstrained schedule?","A schedule with no latency or resource limits; every schedule is valid but meaningless for optimization."
"What is minimum-latency scheduling?","Scheduling operations as early as possible to minimize total latency; this problem is not NP-complete."
"What is latency-constrained scheduling?","Determining if a schedule exists that meets a specified latency bound; also not NP-complete."
"What is minimum-latency, resource-constrained scheduling?","Finding the schedule with the shortest latency using no more than a specified number of resources; this problem is NP-complete."
"What is minimum-resource, latency-constrained scheduling?","Given a latency bound, find the schedule that uses the fewest resources; also NP-complete."
"What does ASAP scheduling do?","Schedules each operation as soon as all its predecessors complete; yields earliest possible cycle numbers."
"What is a candidate node for ASAP?","A node whose predecessors are all scheduled and complete, or a node with no predecessors."
"What does ALAP scheduling do?","Schedules each operation as late as possible without increasing total latency; requires the minimum latency from ASAP."
"Why is ALAP used?","It provides mobility/slack information used by heuristics in resource-constrained scheduling."
"What is slack (mobility)?","Slack = latest start time – earliest start time; slack 0 means the operation must execute in that cycle."
"What is the purpose of slack in scheduling heuristics?","More slack means more freedom to delay an operation, allowing better resource balancing."
"What is resource-constrained scheduling?","Scheduling operations such that latency ≤ L while staying within given resource limits."
"What does increasing available resources generally do to latency?","More resources usually reduce schedule latency."
"What is Hu’s algorithm used for?","Minimum-latency, resource-constrained scheduling with only one resource type."
"What is the priority rule in Hu’s algorithm?","Nodes are scheduled by maximum distance (path length) from output—nodes with larger labels have higher priority."
"What are the steps of Hu’s algorithm?","1) Label nodes by max distance from output, 2) find candidates, 3) schedule up to r candidates per cycle, 4) repeat until done."
"What does list scheduling generalize?","Hu’s algorithm extended to multiple resource types and constraints."
"What is the main idea of list scheduling?","For each resource type, choose candidates based on priority and available resources, scheduling up to Rt operations per cycle."
"What extra complications arise with multi-cycle operations?","Must track operations still executing (nt) and schedule new ones only if Rt – nt resources are free."
"What is chaining in scheduling?","Combining multiple operations into a single cycle when hardware delay allows it (e.g., several adds in one cycle)."
"What is pipelining in scheduling?","Using fully pipelined hardware so that a new operation can start every cycle (Initiation Interval = 1)."
"What is the Initiation Interval?","The number of cycles between starting consecutive loop iterations; in a fully pipelined circuit, II = 1."
"What is the goal of minimum-resource, latency-constrained scheduling?","Among all schedules meeting latency L, select the one that uses the fewest resources."
"What is list scheduling (min-resource version)?","A heuristic that uses ALAP latest start times and slack to schedule operations while minimizing resource usage."
"What is binding in high-level synthesis?","Assigning scheduled operations to specific hardware resources such as ALUs, multipliers, registers, or buses."
"What is the goal of binding?","To minimize hardware cost (area, power) by efficiently assigning operations to shared functional units."
"What is resource sharing?","Using a single functional unit to perform multiple operations at different times based on the schedule."
"What is functional unit binding?","Mapping scheduled operations (e.g., adds, multiplies) onto available functional units, possibly shared among them."
"What determines if operations can share a functional unit?","They must not overlap in time; their scheduled cycles must not conflict."
"What is lifetime analysis used for?","Determining when values are produced and last used so registers can be shared without interference."
"What is a lifetime in register binding?","The interval from when a value is written until its final use; overlapping lifetimes cannot share a register."
"What is register binding?","Assigning values to physical registers so that values with non-overlapping lifetimes can share storage."
"What is an interference graph?","A graph where nodes represent value lifetimes and edges represent overlapping lifetimes; used for register allocation."
"What does graph coloring solve in register binding?","Assigns registers so that no two interfering values share the same register (colors represent registers)."
"What type of problem is graph coloring?","NP-complete, but heuristics are used in HLS tools to find good solutions."
"What is bus binding?","Assigning data transfers to shared communication channels (buses) while ensuring no conflicting transfers occur simultaneously."
"What constraint governs bus binding?","Only one transfer can use a bus at a time; overlapping transfers require additional buses."
"What is the tradeoff in resource sharing?","More sharing reduces area but may increase multiplexing overhead and critical path delay."
"What is multiplexing overhead?","Extra delay and area introduced by inserting muxes to route signals to shared functional units."
"What happens if excessive sharing is applied?","Mux delays and routing overhead can increase critical path and reduce clock frequency."
"What is the advantage of sharing multipliers or dividers?","These units are large and expensive, so sharing greatly reduces area and power."
"What is the disadvantage of sharing adders or simple ALUs?","The multiplexing overhead may outweigh area savings because these units are already small."
"What is the purpose of a compatibility graph in binding?","Shows which operations or values can share a resource due to non-overlapping activity."
"What is clique partitioning used for in binding?","Grouping mutually exclusive operations so they can share hardware resources."
"What must hold for functional unit sharing to be valid?","The operations assigned to the same unit must never execute in the same clock cycle."
"What determines the number of registers needed?","The maximum number of overlapping lifetimes at any point in the schedule."
"What is the benefit of register sharing?","Reduced storage cost and smaller routing network for stored values."
"What is a side effect of register sharing?","Additional multiplexers may be required at register inputs, adding delay."
"What is the overall purpose of binding in HLS?","To generate a hardware implementation that meets timing while minimizing resource count and routing overhead."
"What is CDC (Clock Domain Crossing)?","The transfer of data or control signals between two circuits operating under different clock domains."
"Why is CDC dangerous?","Because signals arriving near a clock edge can violate setup/hold times, causing metastability and unpredictable behavior."
"What is metastability?","A state where a flip-flop output oscillates or settles slowly due to setup/hold violation, producing unreliable logic levels."
"Can metastability be eliminated?","No, but its probability can be reduced to extremely small levels using CDC design techniques."
"What is MTBF in CDC?","Mean Time Between Failures: a statistical measure of how often a metastability-induced failure is expected to occur."
"How is metastability mitigated?","Using synchronizer chains (typically 2 or more flip-flops) to allow metastability time to resolve."
"What is a 2-FF synchronizer?","A pair of flip-flops in series used to safely synchronize a single-bit control signal into a new clock domain."
"Why does a 2-FF synchronizer work?","If the first flip-flop becomes metastable, the second has a full clock cycle to capture a stable value."
"What signals are appropriate for a 2-FF synchronizer?","Single-bit control signals such as resets, enables, or handshaking lines."
"Why can't a 2-FF synchronizer fix multi-bit buses?","Each bit resolves independently—bits may settle differently, producing corrupted multi-bit values."
"What is required when crossing multi-bit data between domains?","Techniques like FIFOs, gray-coded counters, or handshake protocols to ensure coherent multi-bit transfer."
"What is a handshake protocol in CDC?","A request/acknowledge mechanism used to guarantee safe transfer of data between clock domains."
"What is a pulse synchronizer?","A circuit ensuring that a short pulse in one domain becomes a single clean pulse in another domain."
"What happens if a pulse is too narrow during CDC?","It may be completely missed by the receiving domain depending on clock phase alignment."
"What is a FIFO used for in CDC?","To transfer multi-bit data across asynchronous clock domains while preserving order and integrity."
"What type of pointer encoding is used in asynchronous FIFOs?","Gray-coded read and write pointers to guarantee only a single bit changes per update."
"Why are gray-coded pointers needed?","They prevent invalid multi-bit transitions that could be misinterpreted due to metastability."
"What is a CDC domain boundary?","The interface at which a signal passes from one clock domain to another and requires synchronization."
"What is the difference between synchronous and asynchronous CDC?","Synchronous CDC: domains share a frequency relationship; Asynchronous CDC: domains have no deterministic phase or frequency relation."
"What is clock skew between domains?","A difference in arrival times of clocks across domains, increasing the risk of metastability if not handled."
"What is data incoherency in CDC?","When different bits of a multi-bit word are captured on different cycles, producing invalid combined data."
"What is a safe method for multi-word transfers between domains?","Using an asynchronous FIFO so each word is fully written/read without corruption."
"What is a CDC clean design requirement?","All signals crossing between unrelated clock domains must use proper synchronization techniques."
"What is the purpose of CDC verification?","To detect unsafe crossings and ensure every signal uses proper synchronizers or FIFO structures."
"What makes CDC hard to debug?","Metastability is nondeterministic, making failures rare, random, and extremely difficult to reproduce."
"What is the purpose of inserting buffers in digital logic?","To reduce delay when a gate must drive a very large capacitive load by breaking one large RC delay into several smaller stages."
"Why can’t you simply make the driving gate extremely large?","Because increasing the gate width increases its input capacitance, which slows down the previous stage and may violate design constraints."
"What happens when a small gate directly drives a large load capacitance?","The RC delay becomes very large, producing slow transitions and high propagation delay."
"What is gate tapering?","Using a sequence of buffers where each successive gate is larger than the previous one, reducing overall delay."
"What is the optimal size ratio between stages in a buffer chain?","Approximately 3–4× increase per stage minimizes overall propagation delay."
"What is the goal of buffer sizing?","To distribute the electrical effort so that each stage drives a load ratio close to the optimal taper factor."
"What determines the number of buffers required for a given load?","The ratio of the load capacitance to the input capacitance of the first gate, divided by the optimal taper factor."
"What is electrical effort (fanout) in buffer optimization?","The ratio of load capacitance to input capacitance; high fanout signals require buffering."
"What is logical effort in buffer design?","A method for estimating delay by combining logical effort, electrical effort, and parasitic delay, used to optimize buffer chains."
"Why is the delay of an unbuffered large load roughly quadratic?","Because the gate must charge the full load capacitance through its own internal resistance, both scaling poorly with size mismatch."
"What is the benefit of using multiple smaller buffers instead of one large one?","Each stage sees a moderate load, reducing total delay and improving transition times."
"What is parasitic delay in buffer chains?","The delay internally associated with each stage, independent of load; must be accounted for when adding many stages."
"What is the tradeoff in adding too many buffers?","More stages reduce electrical delay but increase parasitic delay; too many buffers can slow the circuit down."
"What is the goal of buffer insertion in long wire routing?","To restore edge transitions and meet timing constraints across long interconnects by breaking wire capacitance into segments."
"What is repeater insertion?","A technique similar to buffer chains where buffers are periodically inserted along long wires to maintain signal integrity and timing."
"What determines when buffer insertion is necessary?","High load capacitance, long interconnects, large fanout counts, or timing closure failures."
"What impact does buffer insertion have on power?","Additional buffers increase dynamic and leakage power, so designers use the minimum number needed to meet timing."
"What is the relationship between buffer size and drive strength?","Larger transistors have lower effective output resistance, allowing them to charge/discharge larger loads more quickly."
"What is the primary design objective when inserting buffers?","Minimize overall propagation delay while controlling area and power overhead."
"What is the typical pipeline delay model used in buffer design?","Delay = logical effort × electrical effort + parasitic delay."
"What is timing optimization in digital design?","The process of modifying logic, placement, routing, or architecture to meet a required clock period by reducing critical path delay."
"What is the critical path?","The longest combinational delay between two sequential elements; it determines the maximum achievable clock frequency."
"What is slack in static timing analysis?","Slack = required arrival time – actual arrival time; positive slack means timing is met, negative slack indicates a timing violation."
"What does negative slack mean?","The data path is too slow and the circuit cannot meet the required clock period."
"What are the two components of path delay?","Gate delay and interconnect delay, both contributing to total timing."
"What is the first step in fixing a timing violation?","Identify and analyze the critical path using static timing analysis."
"What is retiming?","Moving registers across combinational logic to shorten critical paths without changing the logical functionality."
"What benefit does retiming provide?","Improves clock frequency by balancing combinational delays between pipeline stages."
"What is register duplication?","Creating multiple copies of a register to reduce fanout and long routing delays."
"When is register duplication useful?","When a register drives many loads or loads that are physically far apart."
"What is logic restructuring?","Rewriting boolean expressions or arithmetic structures to reduce logic depth or enable better synthesis mapping."
"What is path balancing?","Ensuring all inputs to a multi-input gate arrive at similar times by adjusting logic structure or inserting buffers."
"What is pipelining used for in timing optimization?","Breaking long combinational paths into multiple pipeline stages to achieve higher clock frequencies."
"What is the main tradeoff of pipelining?","Increased latency and added registers in exchange for higher throughput."
"What is multicycle path optimization?","Declaring that certain paths can take more than one clock cycle, relaxing timing constraints for those paths."
"What is a false path?","A path that will never be exercised in actual operation and can be safely excluded from timing analysis."
"What must be true before marking a path as false?","The designer must guarantee the path is *functionally impossible* to activate."
"Why is placement important in timing optimization?","Physical distance affects wire length and interconnect delay; poor placement can create timing bottlenecks."
"What is buffer insertion used for in timing optimization?","To reduce long-wire delay by breaking it into smaller segments with repeaters."
"What physical issue dominates delay in deep-submicron technology?","Interconnect delay often exceeds gate delay, making routing a major timing constraint."
"What is cell sizing (gate sizing)?","Increasing the drive strength of gates on the critical path to reduce delay at the cost of area and power."
"What is the downside of upsizing gates?","Increases input capacitance, potentially slowing down upstream stages or increasing overall power."
"What is logic duplication?","Replicating combinational logic to reduce fanout or shorten long paths, similar to register duplication."
"What is useful skew?","Adjusting clock arrival times intentionally so data gets more time to propagate on critical paths."
"What is clock skew?","The difference in clock arrival times at different registers due to clock tree imbalance or intentional delay."
"What is the benefit of useful skew?","Extends the effective time allowed for slow data paths without changing combinational logic."
"What is clock gating?","Turning off clocks to inactive registers to reduce dynamic power without affecting timing directly."
"What is ECO timing optimization?","Late-stage manual adjustments to meet timing, such as swapping cells, adding buffers, or rewiring during signoff."
"What is setup time in timing analysis?","The minimum time before the clock edge that data must be stable for proper capture."
"What is hold time in timing analysis?","The minimum time after the clock edge that data must remain stable to avoid incorrect capture."
"What causes hold time violations?","Short or fast paths that deliver data too quickly to the receiving register."
"How are hold violations typically fixed?","By inserting small delay buffers into the short path."
"What causes setup time violations?","Paths that are too slow because of excessive logic depth, large load, routing delay, or small drive strength."
"How are setup violations typically fixed?","Pipelining, retiming, gate sizing, buffer insertion, or placement/routing improvements."
"What is timing closure?","The iterative process of adjusting logic, placement, routing, and constraints until all timing paths meet setup and hold requirements."
