 ****************************************************
 * SESSION INFO
 ****************************************************
 * QVMR: 2.10.2
 * Flow: tbx
 * Goals: sim
 * Flags: WAVES=fsdb WAVES_DUMP_ON=1 WAVES_FSDB_DUMP_MDA=1
 * Platform: LINUX64
 * Host: vl-xiaoshao-gridsdcb
 * Process ID: 35601
 * Makefile: /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/tool_setup/qvmr/Makefile
 * Session started: Thu Mar 30 10:51:11 PDT 2017
 * Host Uptime:  10:51am  up 26 days 22:40,  2 users,  load average: 0.10, 0.08, 0.11
 ****************************************************
 * TOOL INFO
 ****************************************************
 * Modelsim: 6.6g ($MODELTECH_VERSION)
 * Novas: 2012.07 ($NOVAS_VERSION)
 * DVT: 3.0.6.1 (DEFAULT)
 ****************************************************
 
[qbar.mk] Warning: DVT_VERSION environment variable definition detected from improper origin: undefined.  DVT_VERSION should be defined in the environment prior to invoking qbar.

 ****************************************************
[Thu Mar 30 10:51:12 PDT 2017] Make: Compiling uvm for modelsim 1/1 (tb block 1 of 8) ...
[Thu Mar 30 10:51:12 PDT 2017] Make:  cd /usr2/xiaoshao/uvm_training_labs/lab222/lab2/unmanaged/qvmr/xiaoshao/libs/default/tb/modelsim/6.6g/LINUX64 && /pkg/qvmr/bin/Vlog -qc_standalone    +incdir+/usr2/xiaoshao/uvm_training_labs/lab222/lab2/libs/verification/quvm/release/src -mfcu -timescale 1ns/1ps   -sv -incr               +incdir+/usr2/xiaoshao/uvm_training_labs/lab222/lab2/libs/verification/quvm/release/src/. /usr2/xiaoshao/uvm_training_labs/lab222/lab2/libs/verification/quvm/release/src/uvm_pkg.sv -work tb_work   
QuestaSim-64 vlog 6.6g Compiler 2012.05 May 23 2012
-- Skipping package uvm_pkg

Top level modules:
	--none--

[Thu Mar 30 10:51:13 PDT 2017] Make: Compiling quvm_addons for modelsim 1/1 (tb block 2 of 8) ...
[Thu Mar 30 10:51:13 PDT 2017] Make:  cd /usr2/xiaoshao/uvm_training_labs/lab222/lab2/unmanaged/qvmr/xiaoshao/libs/default/tb/modelsim/6.6g/LINUX64 && /pkg/qvmr/bin/Vlog -qc_standalone    +incdir+/usr2/xiaoshao/uvm_training_labs/lab222/lab2/libs/verification/quvm/release/src -mfcu -timescale 1ns/1ps   -sv -incr               +incdir+/usr2/xiaoshao/uvm_training_labs/lab222/lab2/libs/verification/quvm/addons/src/. /usr2/xiaoshao/uvm_training_labs/lab222/lab2/libs/verification/quvm/addons/src/quvm_addons_pkg.sv -work tb_work   
QuestaSim-64 vlog 6.6g Compiler 2012.05 May 23 2012
-- Skipping package quvm_addons_pkg

Top level modules:
	--none--

[Thu Mar 30 10:51:13 PDT 2017] Make: Compiling xl_vip_hvl_sysv_open_kit for modelsim 1/1 (tb block 3 of 8) ...
[Thu Mar 30 10:51:13 PDT 2017] Make:  cd /usr2/xiaoshao/uvm_training_labs/lab222/lab2/unmanaged/qvmr/xiaoshao/libs/default/tb/modelsim/6.6g/LINUX64 && /pkg/qvmr/bin/Vlog -qc_standalone    +incdir+/usr2/xiaoshao/uvm_training_labs/lab222/lab2/libs/verification/quvm/release/src -mfcu -timescale 1ns/1ps   -sv -incr               +incdir+/pkg/qct/software/mentor/tbx/tbx_v2.4.3.0/questa/hdl +incdir+/pkg/qct/software/mentor/tbx/tbx_v2.4.3.0/questa/hdl/xtlm +incdir+/usr/local/projects/qct/evals/veloce/software/iSolveTransactors/xl_vip2.4.0.2b/xl_vip/lib -f ./xl_vip_hvl_sysv_open_kit_hier_tb_sv.f -work tb_work   
QuestaSim-64 vlog 6.6g Compiler 2012.05 May 23 2012
-- Skipping package tbx_event_pkg
-- Skipping package xtlm_base_pkg
-- Skipping package xtlm_pkg
-- Skipping package XlSvPkg
-- Skipping package XlSvTimeAdvancerPkg
-- Skipping package XlSvResetGeneratorPkg
-- Skipping package XlSvMemoryTransactorPkg
-- Skipping package XlSvGpioTransactorPkg
-- Skipping package XlSvEdgeDetectorPkg

Top level modules:
	--none--

[Thu Mar 30 10:51:14 PDT 2017] Make: Compiling uvc_qclk_dpi for modelsim 1/1 (tb block 4 of 8) ...
[Thu Mar 30 10:51:14 PDT 2017] Make:  cd /usr2/xiaoshao/uvm_training_labs/lab222/lab2/unmanaged/qvmr/xiaoshao/libs/default/tb/modelsim/6.6g/LINUX64 && /pkg/qvmr/bin/Sccom -qc_standalone    -fPIC -DQUESTA -I/pkg/qct/software/modeltech/6.6g/include                  -g -Wall -fPIC -DSC_INCLUDE_DYNAMIC_PROCESSES -I. -I/pkg/qct/software/modeltech/6.6g/include -I/usr/local/projects/qct/evals/veloce/software/iSolveTransactors/xl_vip2.4.0.2b/xl_vip/lib /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/DPI/qclk_proxy_dpi.cpp -work tb_work   

QuestaSim-64 sccom 6.6g compiler 2012.05 May 23 2012

[Thu Mar 30 10:51:14 PDT 2017] Make: Compiling uvc_qclk for modelsim 1/1 (tb block 5 of 8) ...
[Thu Mar 30 10:51:15 PDT 2017] Make:  cd /usr2/xiaoshao/uvm_training_labs/lab222/lab2/unmanaged/qvmr/xiaoshao/libs/default/tb/modelsim/6.6g/LINUX64 && /pkg/qvmr/bin/Vlog -qc_standalone    +incdir+/usr2/xiaoshao/uvm_training_labs/lab222/lab2/libs/verification/quvm/release/src -mfcu -timescale 1ns/1ps   -sv -incr               +incdir+/usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/. +incdir+/usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/../sequence_lib/src +incdir+/usr/local/projects/qct/evals/veloce/software/iSolveTransactors/xl_vip2.4.0.2b/xl_vip/lib -f ./uvc_qclk_hier_tb_sv.f -work tb_work   
QuestaSim-64 vlog 6.6g Compiler 2012.05 May 23 2012
-- Compiling package qclk_pkg
-- Skipping UPD qclk_if

Top level modules:
	--none--

[Thu Mar 30 10:51:15 PDT 2017] Make: Compiling uvc_pcounter for modelsim 1/1 (tb block 6 of 8) ...
[Thu Mar 30 10:51:15 PDT 2017] Make:  cd /usr2/xiaoshao/uvm_training_labs/lab222/lab2/unmanaged/qvmr/xiaoshao/libs/default/tb/modelsim/6.6g/LINUX64 && /pkg/qvmr/bin/Vlog -qc_standalone    +incdir+/usr2/xiaoshao/uvm_training_labs/lab222/lab2/libs/verification/quvm/release/src -mfcu -timescale 1ns/1ps   -sv -incr               +incdir+/usr2/xiaoshao/uvm_training_labs/lab222/lab2/libs/verification/uvcs/qclk/env/src +incdir+/usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/src/. +incdir+/usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/src/../sequence_lib/src /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/src/pcounter_pkg.sv -work tb_work   
QuestaSim-64 vlog 6.6g Compiler 2012.05 May 23 2012
-- Compiling package pcounter_pkg

Top level modules:
	--none--

[Thu Mar 30 10:51:16 PDT 2017] Make: Compiling uvc_pcounter_test for modelsim 1/1 (tb block 7 of 8) ...
[Thu Mar 30 10:51:16 PDT 2017] Make:  cd /usr2/xiaoshao/uvm_training_labs/lab222/lab2/unmanaged/qvmr/xiaoshao/libs/default/tb/modelsim/6.6g/LINUX64 && /pkg/qvmr/bin/Vlog -qc_standalone    +incdir+/usr2/xiaoshao/uvm_training_labs/lab222/lab2/libs/verification/quvm/release/src -mfcu -timescale 1ns/1ps   -sv -incr               +incdir+/usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/tests/src/. /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/tests/src/pcounter_test_pkg.sv -work tb_work   
QuestaSim-64 vlog 6.6g Compiler 2012.05 May 23 2012
-- Compiling package pcounter_test_pkg

Top level modules:
	--none--

[Thu Mar 30 10:51:17 PDT 2017] Make: Compiling uvc_pcounter_tb for modelsim 1/1 (tb block 8 of 8) ...
[Thu Mar 30 10:51:17 PDT 2017] Make:  cd /usr2/xiaoshao/uvm_training_labs/lab222/lab2/unmanaged/qvmr/xiaoshao/libs/default/tb/modelsim/6.6g/LINUX64 && /pkg/qvmr/bin/Vlog -qc_standalone    +incdir+/usr2/xiaoshao/uvm_training_labs/lab222/lab2/libs/verification/quvm/release/src -mfcu -timescale 1ns/1ps   -sv -incr               +incdir+/usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/tb/src/. /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/tb/src/tb_top.sv -work tb_work   
QuestaSim-64 vlog 6.6g Compiler 2012.05 May 23 2012
-- Compiling module tb_top

Top level modules:
	tb_top

[Thu Mar 30 10:51:18 PDT 2017] Make: Sccom linking ...
[Thu Mar 30 10:51:18 PDT 2017] Make:  cd /usr2/xiaoshao/uvm_training_labs/lab222/lab2/unmanaged/qvmr/xiaoshao/libs/default/tb/modelsim/6.6g/LINUX64 && /pkg/qvmr/bin/Sccom -qc_standalone    -link             -lib tb_work -work tb_work

QuestaSim-64 sccom 6.6g compiler 2012.05 May 23 2012

[Thu Mar 30 10:51:18 PDT 2017] Make: Export DPI ...
[Thu Mar 30 10:51:18 PDT 2017] Make:  cd /usr2/xiaoshao/uvm_training_labs/lab222/lab2/unmanaged/qvmr/xiaoshao/libs/default/tb/modelsim/6.6g/LINUX64 && /pkg/qvmr/bin/Vsim -qc_standalone    -permit_unmatched_virtual_intf -cpppath /pkg/modeltech/6.6g/gcc-4.1.2-linux_x86_64/bin/gcc -t ns   -dpiexportobj dpi -L hdl_work -L tb_work hdl_work.test_bench tb_work.tb_top -c
Reading /afs/localcell/cm/GV2/sysname/pkg.@sys/qct/software/modeltech/6.6g/tcl/vsim/pref.tcl 

# 6.6g

# vsim -L hdl_work -L tb_work -dpiexportobj dpi -permit_unmatched_virtual_intf -c -t ns hdl_work.test_bench tb_work.tb_top 
# Loading sv_std.std
# Loading hdl_work.test_bench
# Loading hdl_work.clock_bfm
# Loading hdl_work.ClkRstDriver
# Loading hdl_work.XlClockAdvancer
# Loading hdl_work.XlResetGenerator
# Loading hdl_work.ProgClockGater
# Loading hdl_work.serdes
# Loading hdl_work.serializer
# Loading hdl_work.deserializer
# Loading tb_work.XlSvPkg
# Loading tb_work.uvm_pkg
# Loading tb_work.quvm_addons_pkg
# Loading tb_work.qclk_pkg
# Loading tb_work.pcounter_pkg
# Loading tb_work.pcounter_test_pkg
# Loading tb_work.tb_top
# Loading hdl_work.dut_if
# Loading tb_work.qclk_if
# Loading hdl_work.ProgClkDriver_INIT0_WithInitialDelay
# ** Warning: (vsim-3017) /usr2/xiaoshao/uvm_training_labs/lab222/lab2/pcounter/src/clock_bfm.sv(613): [TFMPC] - Too few port connections. Expected 3, found 2.
#         Region: /test_bench/u_clock/intf1
# ** Warning: (vsim-3722) /usr2/xiaoshao/uvm_training_labs/lab222/lab2/pcounter/src/clock_bfm.sv(613): [TFMPC] - Missing connection for port 'clock'.
# ** Warning: (vsim-3017) /usr2/xiaoshao/uvm_training_labs/lab222/lab2/pcounter/src/test_bench.sv(31): [TFMPC] - Too few port connections. Expected 11, found 0.
#         Region: /test_bench/dut
# ** Warning: (vsim-3722) /usr2/xiaoshao/uvm_training_labs/lab222/lab2/pcounter/src/test_bench.sv(31): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3722) /usr2/xiaoshao/uvm_training_labs/lab222/lab2/pcounter/src/test_bench.sv(31): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3722) /usr2/xiaoshao/uvm_training_labs/lab222/lab2/pcounter/src/test_bench.sv(31): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3722) /usr2/xiaoshao/uvm_training_labs/lab222/lab2/pcounter/src/test_bench.sv(31): [TFMPC] - Missing connection for port 'data_out'.
# ** Warning: (vsim-3722) /usr2/xiaoshao/uvm_training_labs/lab222/lab2/pcounter/src/test_bench.sv(31): [TFMPC] - Missing connection for port 'Sercnt'.
# ** Warning: (vsim-3722) /usr2/xiaoshao/uvm_training_labs/lab222/lab2/pcounter/src/test_bench.sv(31): [TFMPC] - Missing connection for port 'Descnt'.
# ** Warning: (vsim-3722) /usr2/xiaoshao/uvm_training_labs/lab222/lab2/pcounter/src/test_bench.sv(31): [TFMPC] - Missing connection for port 'serialdata'.
# ** Warning: (vsim-3722) /usr2/xiaoshao/uvm_training_labs/lab222/lab2/pcounter/src/test_bench.sv(31): [TFMPC] - Missing connection for port 'data_rdy'.
# ** Warning: (vsim-3722) /usr2/xiaoshao/uvm_training_labs/lab222/lab2/pcounter/src/test_bench.sv(31): [TFMPC] - Missing connection for port 'data_finish'.
# ** Warning: (vsim-3722) /usr2/xiaoshao/uvm_training_labs/lab222/lab2/pcounter/src/test_bench.sv(31): [TFMPC] - Missing connection for port 'intervalue'.
# ** Warning: (vsim-3722) /usr2/xiaoshao/uvm_training_labs/lab222/lab2/pcounter/src/test_bench.sv(31): [TFMPC] - Missing connection for port 'serial_rdy'.
# ** Warning: (vsim-8441) /usr2/xiaoshao/uvm_training_labs/lab222/lab2/verif/sim/env/agents/qclk/env/src/./qclk_driver.sv(192): Clocking block output dut_vif.bfm_cb.data is not legal in this
# or another expression.
#         Region: /qclk_pkg::qclk_driver
# Compiling /var/tmp/xiaoshao@vl-xiaoshao-gridsdcb_dpi_36244/exportwrapper.c
# Successfully generated DPI export object 'dpi.so'.

