read -sv run_verilog_mid/adder_32b_8_87_48f4007ecfb30726c9830f3b4c401ba7.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_87_48f4007ecfb30726c9830f3b4c401ba7_yosys.v
