Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate F:\Ecole\GE5A\ESN11\lab1\lab1_sys.qsys --block-symbol-file --output-directory=F:\Ecole\GE5A\ESN11\lab1\lab1_sys --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading lab1/lab1_sys.qsys
Progress: Reading input file
Progress: Adding LEDS [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDS
Progress: Adding PUSH_BUTTONS [altera_avalon_pio 18.1]
Progress: Parameterizing module PUSH_BUTTONS
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding SWITCHES [altera_avalon_pio 18.1]
Progress: Parameterizing module SWITCHES
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab1_sys.PUSH_BUTTONS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab1_sys.SWITCHES: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab1_sys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\Ecole\GE5A\ESN11\lab1\lab1_sys.qsys --synthesis=VHDL --output-directory=F:\Ecole\GE5A\ESN11\lab1\lab1_sys\synthesis --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading lab1/lab1_sys.qsys
Progress: Reading input file
Progress: Adding LEDS [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDS
Progress: Adding PUSH_BUTTONS [altera_avalon_pio 18.1]
Progress: Parameterizing module PUSH_BUTTONS
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding SWITCHES [altera_avalon_pio 18.1]
Progress: Parameterizing module SWITCHES
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab1_sys.PUSH_BUTTONS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab1_sys.SWITCHES: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab1_sys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: lab1_sys: Generating lab1_sys "lab1_sys" for QUARTUS_SYNTH
Info: LEDS: Starting RTL generation for module 'lab1_sys_LEDS'
Info: LEDS:   Generation command is [exec F:/logiciel/quartus/quartus/bin64/perl/bin/perl.exe -I F:/logiciel/quartus/quartus/bin64/perl/lib -I F:/logiciel/quartus/quartus/sopc_builder/bin/europa -I F:/logiciel/quartus/quartus/sopc_builder/bin/perl_lib -I F:/logiciel/quartus/quartus/sopc_builder/bin -I F:/logiciel/quartus/quartus/../ip/altera/sopc_builder_ip/common -I F:/logiciel/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/logiciel/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab1_sys_LEDS --dir=C:/Users/User/AppData/Local/Temp/alt9366_2447421760433401206.dir/0002_LEDS_gen/ --quartus_dir=F:/logiciel/quartus/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9366_2447421760433401206.dir/0002_LEDS_gen//lab1_sys_LEDS_component_configuration.pl  --do_build_sim=0  ]
Info: LEDS: Done RTL generation for module 'lab1_sys_LEDS'
Info: LEDS: "lab1_sys" instantiated altera_avalon_pio "LEDS"
Info: PUSH_BUTTONS: Starting RTL generation for module 'lab1_sys_PUSH_BUTTONS'
Info: PUSH_BUTTONS:   Generation command is [exec F:/logiciel/quartus/quartus/bin64/perl/bin/perl.exe -I F:/logiciel/quartus/quartus/bin64/perl/lib -I F:/logiciel/quartus/quartus/sopc_builder/bin/europa -I F:/logiciel/quartus/quartus/sopc_builder/bin/perl_lib -I F:/logiciel/quartus/quartus/sopc_builder/bin -I F:/logiciel/quartus/quartus/../ip/altera/sopc_builder_ip/common -I F:/logiciel/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/logiciel/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab1_sys_PUSH_BUTTONS --dir=C:/Users/User/AppData/Local/Temp/alt9366_2447421760433401206.dir/0003_PUSH_BUTTONS_gen/ --quartus_dir=F:/logiciel/quartus/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9366_2447421760433401206.dir/0003_PUSH_BUTTONS_gen//lab1_sys_PUSH_BUTTONS_component_configuration.pl  --do_build_sim=0  ]
Info: PUSH_BUTTONS: Done RTL generation for module 'lab1_sys_PUSH_BUTTONS'
Info: PUSH_BUTTONS: "lab1_sys" instantiated altera_avalon_pio "PUSH_BUTTONS"
Info: RAM: Starting RTL generation for module 'lab1_sys_RAM'
Info: RAM:   Generation command is [exec F:/logiciel/quartus/quartus/bin64/perl/bin/perl.exe -I F:/logiciel/quartus/quartus/bin64/perl/lib -I F:/logiciel/quartus/quartus/sopc_builder/bin/europa -I F:/logiciel/quartus/quartus/sopc_builder/bin/perl_lib -I F:/logiciel/quartus/quartus/sopc_builder/bin -I F:/logiciel/quartus/quartus/../ip/altera/sopc_builder_ip/common -I F:/logiciel/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- F:/logiciel/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab1_sys_RAM --dir=C:/Users/User/AppData/Local/Temp/alt9366_2447421760433401206.dir/0004_RAM_gen/ --quartus_dir=F:/logiciel/quartus/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9366_2447421760433401206.dir/0004_RAM_gen//lab1_sys_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'lab1_sys_RAM'
Info: RAM: "lab1_sys" instantiated altera_avalon_onchip_memory2 "RAM"
Info: SWITCHES: Starting RTL generation for module 'lab1_sys_SWITCHES'
Info: SWITCHES:   Generation command is [exec F:/logiciel/quartus/quartus/bin64/perl/bin/perl.exe -I F:/logiciel/quartus/quartus/bin64/perl/lib -I F:/logiciel/quartus/quartus/sopc_builder/bin/europa -I F:/logiciel/quartus/quartus/sopc_builder/bin/perl_lib -I F:/logiciel/quartus/quartus/sopc_builder/bin -I F:/logiciel/quartus/quartus/../ip/altera/sopc_builder_ip/common -I F:/logiciel/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/logiciel/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab1_sys_SWITCHES --dir=C:/Users/User/AppData/Local/Temp/alt9366_2447421760433401206.dir/0005_SWITCHES_gen/ --quartus_dir=F:/logiciel/quartus/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9366_2447421760433401206.dir/0005_SWITCHES_gen//lab1_sys_SWITCHES_component_configuration.pl  --do_build_sim=0  ]
Info: SWITCHES: Done RTL generation for module 'lab1_sys_SWITCHES'
Info: SWITCHES: "lab1_sys" instantiated altera_avalon_pio "SWITCHES"
Info: jtag_uart_0: Starting RTL generation for module 'lab1_sys_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec F:/logiciel/quartus/quartus/bin64/perl/bin/perl.exe -I F:/logiciel/quartus/quartus/bin64/perl/lib -I F:/logiciel/quartus/quartus/sopc_builder/bin/europa -I F:/logiciel/quartus/quartus/sopc_builder/bin/perl_lib -I F:/logiciel/quartus/quartus/sopc_builder/bin -I F:/logiciel/quartus/quartus/../ip/altera/sopc_builder_ip/common -I F:/logiciel/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- F:/logiciel/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab1_sys_jtag_uart_0 --dir=C:/Users/User/AppData/Local/Temp/alt9366_2447421760433401206.dir/0006_jtag_uart_0_gen/ --quartus_dir=F:/logiciel/quartus/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9366_2447421760433401206.dir/0006_jtag_uart_0_gen//lab1_sys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'lab1_sys_jtag_uart_0'
Info: jtag_uart_0: "lab1_sys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "lab1_sys" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "lab1_sys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "lab1_sys" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "lab1_sys" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'lab1_sys_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec F:/Logiciel/Quartus/quartus/bin64//eperlcmd.exe -I F:/Logiciel/Quartus/quartus/bin64//perl/lib -I F:/logiciel/quartus/quartus/sopc_builder/bin/europa -I F:/logiciel/quartus/quartus/sopc_builder/bin/perl_lib -I F:/logiciel/quartus/quartus/sopc_builder/bin -I F:/logiciel/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I F:/logiciel/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I F:/logiciel/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I F:/logiciel/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- F:/logiciel/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab1_sys_nios2_gen2_0_cpu --dir=C:/Users/User/AppData/Local/Temp/alt9366_2447421760433401206.dir/0009_cpu_gen/ --quartus_bindir=F:/Logiciel/Quartus/quartus/bin64/ --verilog --config=C:/Users/User/AppData/Local/Temp/alt9366_2447421760433401206.dir/0009_cpu_gen//lab1_sys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.01.09 14:07:54 (*) Starting Nios II generation
Info: cpu: # 2023.01.09 14:07:54 (*)   Checking for plaintext license.
Info: cpu: # 2023.01.09 14:07:55 (*)   Plaintext license not found.
Info: cpu: # 2023.01.09 14:07:55 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2023.01.09 14:07:55 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.01.09 14:07:55 (*)   Creating all objects for CPU
Info: cpu: # 2023.01.09 14:07:56 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.01.09 14:07:56 (*)   Creating plain-text RTL
Info: cpu: # 2023.01.09 14:07:57 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'lab1_sys_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file F:/Ecole/GE5A/ESN11/lab1/lab1_sys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file F:/Ecole/GE5A/ESN11/lab1/lab1_sys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file F:/Ecole/GE5A/ESN11/lab1/lab1_sys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: lab1_sys: Done "lab1_sys" with 29 modules, 41 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
