# ğŸ‘¨â€ğŸ’» Abdulrahman Elsadiq

**Passionate about Digital IC Design & Machine Learning**

[![Email](https://img.shields.io/badge/Email-Send%20Mail-D14836?logo=gmail&logoColor=white)](mailto:abdelrhmanelsadiq53@gmail.com)
[![WhatsApp](https://img.shields.io/badge/WhatsApp-Contact-25D366?logo=whatsapp&logoColor=white)](https://wa.me/201221572683)  
[![LinkedIn](https://img.shields.io/badge/LinkedIn-Profile-blue?logo=linkedin)](https://linkedin.com/in/elsadiq) 
[![GitHub](https://img.shields.io/badge/GitHub-Profile-black?logo=github)](https://github.com/elsadiq7)

---

## ğŸ“ **Summary**

An Electronics and Communication Engineering senior student, ranked 2nd in my class, with a passion for R&D in Digital IC Design, particularly in innovating IC chips for handling challenging AI tasks. I am goal-oriented, self-motivated, and hard-working, with an eagerness for continued skill development in state-of-the-art technologies.

---

## ğŸ“ **Education**

**B.Sc. Electronics and Communication Engineering**  
*Zagazig University (2020-2025)*  
Grade: **93.5% (GPA: 3.9/4)**  
Ranked: **2nd in Class**  
Relevant Courses: Logic Design, Computer Architecture, Electronics, Circuits Analysis, VLSI, DSP, Programming (Java, C).

---

## ğŸ’¼ **Experience**

### ğŸ”¹ Digital IC Design Intern â€” **Analog Devices**  
*Cairo, Egypt |  Sep 2024*  
- Contributed to digital design and implementation for FPGA workflows.  
- Participated in DSP system design, including FIR, DPD, and CORDIC algorithms.  
- Verified designs using SystemVerilog and CoCoTB.

### ğŸ”¹ Digital IC Design Intern â€” **ITI (Smart Village)**  
*Smart Village, Egypt | Jul 2024*  
- Designed digital systems using Verilog & VHDL.  
- Worked on ASIC flow, STA, DFT, and CDC using Synopsys tools such as Spyglass, Design Compiler, and ICC2.  
- Gained experience in formal verification and static timing analysis.

### ğŸ”¹ Generative AI Intern â€” **Digital Egypt Pioneers Initiative (DEPI)**  
*Online | May 2024 â€“ Present*  
- Developed deep learning models (ANN, CNN, RNN, LSTM) and NLP with attention models.  
- Worked on MLOps tools like MLflow and Hugging Face.  
- Built generative AI pipelines and experimented with GANs.



---

## ğŸš€ **Projects**

### ğŸ–¥ï¸ **ANN Accelerator for Handwritten Digit Classification on FPGA**  
- Implemented an artificial neural network accelerator for digit recognition using FPGA.

### ğŸ”§ **Single-Cycle RISC-V Processor with Cache (RTL)**  
- Designed and implemented a single-cycle RISC-V processor with cache memory in Verilog.

### ğŸ”¢ **Matrix Inversion 3x3 Using QR Decomposition**  
- Designed a matrix inversion block using QR decomposition, implemented with CORDIC for FPGA flows.

### ğŸ› ï¸ **Full Environment for ALU Verification**  
- Developed a complete verification environment for an ALU using SystemVerilog.

### ğŸ **Python Script for Verilog Automation**  
- Created a Python script to automatically generate Verilog modules and testbenches.

### ğŸµ **Music Generation using LSTM**  
- Developed a music generation model leveraging LSTM networks.

---

## ğŸ›  **Skills**

- **Digital IC Design:** Verilog, SystemVerilog  
- **ASIC Flow:** Synopsys (Spyglass, Design Compiler, ICC2, Formal Verification)  
- **FPGA Flow:** Vivado  
- **Hardware Modeling:** Python  
- **Programming:** Python, C/C++, TCL  
- **Machine Learning:** CNN, RNN, LSTM, Decision Trees, Random Forest  
- **Digital Signal Processing:** FIR, CORDIC, DPD, IQ Imbalance  
- **Automation:** Python scripting for Verilog automation  
- **Tools:** NumPy, Pandas, Matplotlib, TensorFlow, scikit-learn

---

## ğŸ“ **Online Courses & Certifications**

- **VLSI Design Verification & Testing** â€” Dr. Ayman Wahba (Sep. 2024)  
- **Digital ASIC Design with Verilog** â€” Dr. Paul Franzon (Feb. 2024)  
- **Machine Learning Specialization** â€” Coursera (Mar. 2024)  
- **Generative AI Specialization** â€” Digital Egypt Pioneers (2024)

---
