{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671215035132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671215035132 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 17 01:23:55 2022 " "Processing started: Sat Dec 17 01:23:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671215035132 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671215035132 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab9_and_Lab10 -c Lab9_and_Lab10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab9_and_Lab10 -c Lab9_and_Lab10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671215035132 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671215035284 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671215035284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_modk.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_modk.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_modk " "Found entity 1: counter_modk" {  } { { "counter_modk.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/counter_modk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671215040009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671215040009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.v 1 1 " "Found 1 design units, including 1 entities, in source file proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671215040010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671215040010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9part1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab9part1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab9Part1 " "Found entity 1: Lab9Part1" {  } { { "Lab9Part1.bdf" "" { Schematic "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/Lab9Part1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671215040011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671215040011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.v 1 1 " "Found 1 design units, including 1 entities, in source file regn.v" { { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/regn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671215040011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671215040011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file dec3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "dec3to8.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/dec3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671215040012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671215040012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "addsub.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/addsub.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671215040013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671215040013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "inst_mem.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/inst_mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671215040014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671215040014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9part2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab9part2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab9Part2 " "Found entity 1: Lab9Part2" {  } { { "Lab9Part2.bdf" "" { Schematic "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/Lab9Part2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671215040014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671215040014 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab9Part1 " "Elaborating entity \"Lab9Part1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671215040061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:inst " "Elaborating entity \"proc\" for hierarchy \"proc:inst\"" {  } { { "Lab9Part1.bdf" "inst" { Schematic "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/Lab9Part1.bdf" { { 176 456 656 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671215040062 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "proc.v(77) " "Verilog HDL Case Statement warning at proc.v(77): incomplete case statement has no default case item" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 77 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1671215040063 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "proc.v(105) " "Verilog HDL Case Statement warning at proc.v(105): incomplete case statement has no default case item" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 105 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1671215040063 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "proc.v(119) " "Verilog HDL Case Statement warning at proc.v(119): incomplete case statement has no default case item" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 119 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1671215040063 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN proc.v(165) " "Verilog HDL Always Construct warning at proc.v(165): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671215040064 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G proc.v(166) " "Verilog HDL Always Construct warning at proc.v(166): variable \"G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 166 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671215040064 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0 proc.v(167) " "Verilog HDL Always Construct warning at proc.v(167): variable \"R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 167 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671215040064 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1 proc.v(168) " "Verilog HDL Always Construct warning at proc.v(168): variable \"R1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 168 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671215040064 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R2 proc.v(169) " "Verilog HDL Always Construct warning at proc.v(169): variable \"R2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671215040064 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R3 proc.v(170) " "Verilog HDL Always Construct warning at proc.v(170): variable \"R3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 170 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671215040064 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R4 proc.v(171) " "Verilog HDL Always Construct warning at proc.v(171): variable \"R4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671215040064 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R5 proc.v(172) " "Verilog HDL Always Construct warning at proc.v(172): variable \"R5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 172 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671215040064 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R6 proc.v(173) " "Verilog HDL Always Construct warning at proc.v(173): variable \"R6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 173 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671215040064 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R7 proc.v(174) " "Verilog HDL Always Construct warning at proc.v(174): variable \"R7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 174 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671215040064 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "proc.v(164) " "Verilog HDL Case Statement information at proc.v(164): all case item expressions in this case statement are onehot" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 164 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1671215040064 "|Lab9Part1|proc:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 proc:inst\|dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"proc:inst\|dec3to8:decX\"" {  } { { "proc.v" "decX" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671215040093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn proc:inst\|regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"proc:inst\|regn:reg_0\"" {  } { { "proc.v" "reg_0" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671215040094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub proc:inst\|addsub:AS " "Elaborating entity \"addsub\" for hierarchy \"proc:inst\|addsub:AS\"" {  } { { "proc.v" "AS" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671215040099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub proc:inst\|addsub:AS\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"proc:inst\|addsub:AS\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "addsub.v" "LPM_ADD_SUB_component" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/addsub.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671215040109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:inst\|addsub:AS\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"proc:inst\|addsub:AS\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "addsub.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/addsub.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671215040117 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:inst\|addsub:AS\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"proc:inst\|addsub:AS\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671215040118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671215040118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671215040118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671215040118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671215040118 ""}  } { { "addsub.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/addsub.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671215040118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_oqg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_oqg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_oqg " "Found entity 1: add_sub_oqg" {  } { { "db/add_sub_oqg.tdf" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/db/add_sub_oqg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671215040141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671215040141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_oqg proc:inst\|addsub:AS\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_oqg:auto_generated " "Elaborating entity \"add_sub_oqg\" for hierarchy \"proc:inst\|addsub:AS\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_oqg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671215040141 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1671215040479 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1671215040750 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R7\[8\] " "Logic cell \"proc:inst\|R7\[8\]\"" {  } { { "proc.v" "R7\[8\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R6\[8\] " "Logic cell \"proc:inst\|R6\[8\]\"" {  } { { "proc.v" "R6\[8\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R1\[8\] " "Logic cell \"proc:inst\|R1\[8\]\"" {  } { { "proc.v" "R1\[8\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R0\[8\] " "Logic cell \"proc:inst\|R0\[8\]\"" {  } { { "proc.v" "R0\[8\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R2\[8\] " "Logic cell \"proc:inst\|R2\[8\]\"" {  } { { "proc.v" "R2\[8\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R4\[8\] " "Logic cell \"proc:inst\|R4\[8\]\"" {  } { { "proc.v" "R4\[8\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R5\[8\] " "Logic cell \"proc:inst\|R5\[8\]\"" {  } { { "proc.v" "R5\[8\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R3\[8\] " "Logic cell \"proc:inst\|R3\[8\]\"" {  } { { "proc.v" "R3\[8\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R6\[7\] " "Logic cell \"proc:inst\|R6\[7\]\"" {  } { { "proc.v" "R6\[7\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R7\[7\] " "Logic cell \"proc:inst\|R7\[7\]\"" {  } { { "proc.v" "R7\[7\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R0\[7\] " "Logic cell \"proc:inst\|R0\[7\]\"" {  } { { "proc.v" "R0\[7\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R1\[7\] " "Logic cell \"proc:inst\|R1\[7\]\"" {  } { { "proc.v" "R1\[7\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R2\[7\] " "Logic cell \"proc:inst\|R2\[7\]\"" {  } { { "proc.v" "R2\[7\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R4\[7\] " "Logic cell \"proc:inst\|R4\[7\]\"" {  } { { "proc.v" "R4\[7\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R5\[7\] " "Logic cell \"proc:inst\|R5\[7\]\"" {  } { { "proc.v" "R5\[7\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R3\[7\] " "Logic cell \"proc:inst\|R3\[7\]\"" {  } { { "proc.v" "R3\[7\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R6\[6\] " "Logic cell \"proc:inst\|R6\[6\]\"" {  } { { "proc.v" "R6\[6\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R7\[6\] " "Logic cell \"proc:inst\|R7\[6\]\"" {  } { { "proc.v" "R7\[6\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R0\[6\] " "Logic cell \"proc:inst\|R0\[6\]\"" {  } { { "proc.v" "R0\[6\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R1\[6\] " "Logic cell \"proc:inst\|R1\[6\]\"" {  } { { "proc.v" "R1\[6\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R2\[6\] " "Logic cell \"proc:inst\|R2\[6\]\"" {  } { { "proc.v" "R2\[6\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R4\[6\] " "Logic cell \"proc:inst\|R4\[6\]\"" {  } { { "proc.v" "R4\[6\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R5\[6\] " "Logic cell \"proc:inst\|R5\[6\]\"" {  } { { "proc.v" "R5\[6\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R3\[6\] " "Logic cell \"proc:inst\|R3\[6\]\"" {  } { { "proc.v" "R3\[6\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R6\[5\] " "Logic cell \"proc:inst\|R6\[5\]\"" {  } { { "proc.v" "R6\[5\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R7\[5\] " "Logic cell \"proc:inst\|R7\[5\]\"" {  } { { "proc.v" "R7\[5\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R0\[5\] " "Logic cell \"proc:inst\|R0\[5\]\"" {  } { { "proc.v" "R0\[5\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R1\[5\] " "Logic cell \"proc:inst\|R1\[5\]\"" {  } { { "proc.v" "R1\[5\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R4\[5\] " "Logic cell \"proc:inst\|R4\[5\]\"" {  } { { "proc.v" "R4\[5\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R5\[5\] " "Logic cell \"proc:inst\|R5\[5\]\"" {  } { { "proc.v" "R5\[5\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R3\[5\] " "Logic cell \"proc:inst\|R3\[5\]\"" {  } { { "proc.v" "R3\[5\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R2\[5\] " "Logic cell \"proc:inst\|R2\[5\]\"" {  } { { "proc.v" "R2\[5\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R6\[4\] " "Logic cell \"proc:inst\|R6\[4\]\"" {  } { { "proc.v" "R6\[4\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R7\[4\] " "Logic cell \"proc:inst\|R7\[4\]\"" {  } { { "proc.v" "R7\[4\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R0\[4\] " "Logic cell \"proc:inst\|R0\[4\]\"" {  } { { "proc.v" "R0\[4\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R1\[4\] " "Logic cell \"proc:inst\|R1\[4\]\"" {  } { { "proc.v" "R1\[4\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R2\[4\] " "Logic cell \"proc:inst\|R2\[4\]\"" {  } { { "proc.v" "R2\[4\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R4\[4\] " "Logic cell \"proc:inst\|R4\[4\]\"" {  } { { "proc.v" "R4\[4\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R5\[4\] " "Logic cell \"proc:inst\|R5\[4\]\"" {  } { { "proc.v" "R5\[4\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R3\[4\] " "Logic cell \"proc:inst\|R3\[4\]\"" {  } { { "proc.v" "R3\[4\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R6\[3\] " "Logic cell \"proc:inst\|R6\[3\]\"" {  } { { "proc.v" "R6\[3\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R7\[3\] " "Logic cell \"proc:inst\|R7\[3\]\"" {  } { { "proc.v" "R7\[3\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R0\[3\] " "Logic cell \"proc:inst\|R0\[3\]\"" {  } { { "proc.v" "R0\[3\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R1\[3\] " "Logic cell \"proc:inst\|R1\[3\]\"" {  } { { "proc.v" "R1\[3\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R4\[3\] " "Logic cell \"proc:inst\|R4\[3\]\"" {  } { { "proc.v" "R4\[3\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R5\[3\] " "Logic cell \"proc:inst\|R5\[3\]\"" {  } { { "proc.v" "R5\[3\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R3\[3\] " "Logic cell \"proc:inst\|R3\[3\]\"" {  } { { "proc.v" "R3\[3\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R2\[3\] " "Logic cell \"proc:inst\|R2\[3\]\"" {  } { { "proc.v" "R2\[3\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R6\[2\] " "Logic cell \"proc:inst\|R6\[2\]\"" {  } { { "proc.v" "R6\[2\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R7\[2\] " "Logic cell \"proc:inst\|R7\[2\]\"" {  } { { "proc.v" "R7\[2\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R0\[2\] " "Logic cell \"proc:inst\|R0\[2\]\"" {  } { { "proc.v" "R0\[2\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R1\[2\] " "Logic cell \"proc:inst\|R1\[2\]\"" {  } { { "proc.v" "R1\[2\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R2\[2\] " "Logic cell \"proc:inst\|R2\[2\]\"" {  } { { "proc.v" "R2\[2\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R4\[2\] " "Logic cell \"proc:inst\|R4\[2\]\"" {  } { { "proc.v" "R4\[2\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R5\[2\] " "Logic cell \"proc:inst\|R5\[2\]\"" {  } { { "proc.v" "R5\[2\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R3\[2\] " "Logic cell \"proc:inst\|R3\[2\]\"" {  } { { "proc.v" "R3\[2\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R6\[1\] " "Logic cell \"proc:inst\|R6\[1\]\"" {  } { { "proc.v" "R6\[1\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R7\[1\] " "Logic cell \"proc:inst\|R7\[1\]\"" {  } { { "proc.v" "R7\[1\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R0\[1\] " "Logic cell \"proc:inst\|R0\[1\]\"" {  } { { "proc.v" "R0\[1\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R1\[1\] " "Logic cell \"proc:inst\|R1\[1\]\"" {  } { { "proc.v" "R1\[1\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R2\[1\] " "Logic cell \"proc:inst\|R2\[1\]\"" {  } { { "proc.v" "R2\[1\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R4\[1\] " "Logic cell \"proc:inst\|R4\[1\]\"" {  } { { "proc.v" "R4\[1\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R5\[1\] " "Logic cell \"proc:inst\|R5\[1\]\"" {  } { { "proc.v" "R5\[1\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R3\[1\] " "Logic cell \"proc:inst\|R3\[1\]\"" {  } { { "proc.v" "R3\[1\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R6\[0\] " "Logic cell \"proc:inst\|R6\[0\]\"" {  } { { "proc.v" "R6\[0\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R7\[0\] " "Logic cell \"proc:inst\|R7\[0\]\"" {  } { { "proc.v" "R7\[0\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R0\[0\] " "Logic cell \"proc:inst\|R0\[0\]\"" {  } { { "proc.v" "R0\[0\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R1\[0\] " "Logic cell \"proc:inst\|R1\[0\]\"" {  } { { "proc.v" "R1\[0\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R2\[0\] " "Logic cell \"proc:inst\|R2\[0\]\"" {  } { { "proc.v" "R2\[0\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R4\[0\] " "Logic cell \"proc:inst\|R4\[0\]\"" {  } { { "proc.v" "R4\[0\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R5\[0\] " "Logic cell \"proc:inst\|R5\[0\]\"" {  } { { "proc.v" "R5\[0\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|R3\[0\] " "Logic cell \"proc:inst\|R3\[0\]\"" {  } { { "proc.v" "R3\[0\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|result\[8\] " "Logic cell \"proc:inst\|result\[8\]\"" {  } { { "proc.v" "result\[8\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|result\[7\] " "Logic cell \"proc:inst\|result\[7\]\"" {  } { { "proc.v" "result\[7\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|result\[6\] " "Logic cell \"proc:inst\|result\[6\]\"" {  } { { "proc.v" "result\[6\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|result\[5\] " "Logic cell \"proc:inst\|result\[5\]\"" {  } { { "proc.v" "result\[5\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|result\[4\] " "Logic cell \"proc:inst\|result\[4\]\"" {  } { { "proc.v" "result\[4\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|result\[3\] " "Logic cell \"proc:inst\|result\[3\]\"" {  } { { "proc.v" "result\[3\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|result\[2\] " "Logic cell \"proc:inst\|result\[2\]\"" {  } { { "proc.v" "result\[2\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|result\[1\] " "Logic cell \"proc:inst\|result\[1\]\"" {  } { { "proc.v" "result\[1\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:inst\|result\[0\] " "Logic cell \"proc:inst\|result\[0\]\"" {  } { { "proc.v" "result\[0\]" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1671215040753 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1671215040753 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1671215040828 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671215040828 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "350 " "Implemented 350 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1671215040854 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1671215040854 ""} { "Info" "ICUT_CUT_TM_LCELLS" "328 " "Implemented 328 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1671215040854 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1671215040854 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671215040865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 17 01:24:00 2022 " "Processing ended: Sat Dec 17 01:24:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671215040865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671215040865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671215040865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671215040865 ""}
