{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712733312134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712733312135 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 01:15:12 2024 " "Processing started: Wed Apr 10 01:15:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712733312135 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1712733312135 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RISC -c RISC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1712733312135 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/22.1std/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/22.1std/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1712733312299 ""}
{ "Info" "IETI_FOUND_SIMULATION_TOOL_NAME_ALIAS" "ModelSim-Altera (Verilog) Questa Intel FPGA (Verilog) " "An alias for the \"ModelSim-Altera (Verilog)\" simulation tool has been found. Updating the tool name to \"Questa Intel FPGA (Verilog)\"." {  } {  } 0 22678 "An alias for the \"%1!s!\" simulation tool has been found. Updating the tool name to \"%2!s!\"." 0 0 "EDA Netlist Writer" 0 -1 1712733312383 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1712733312786 ""}
{ "Info" "IETI_FOUND_SIMULATION_TOOL_NAME_ALIAS" "ModelSim-Altera (Verilog) Questa Intel FPGA (Verilog) " "An alias for the \"ModelSim-Altera (Verilog)\" simulation tool has been found. Updating the tool name to \"Questa Intel FPGA (Verilog)\"." {  } {  } 0 22678 "An alias for the \"%1!s!\" simulation tool has been found. Updating the tool name to \"%2!s!\"." 0 0 "EDA Netlist Writer" 0 -1 1712733312787 ""}
{ "Info" "IETI_FOUND_SIMULATION_TOOL_NAME_ALIAS" "ModelSim-Altera (Verilog) Questa Intel FPGA (Verilog) " "An alias for the \"ModelSim-Altera (Verilog)\" simulation tool has been found. Updating the tool name to \"Questa Intel FPGA (Verilog)\"." {  } {  } 0 22678 "An alias for the \"%1!s!\" simulation tool has been found. Updating the tool name to \"%2!s!\"." 0 0 "EDA Netlist Writer" 0 -1 1712733312787 ""}
{ "Info" "IETI_FOUND_SIMULATION_TOOL_NAME_ALIAS" "ModelSim-Altera (Verilog) Questa Intel FPGA (Verilog) " "An alias for the \"ModelSim-Altera (Verilog)\" simulation tool has been found. Updating the tool name to \"Questa Intel FPGA (Verilog)\"." {  } {  } 0 22678 "An alias for the \"%1!s!\" simulation tool has been found. Updating the tool name to \"%2!s!\"." 0 0 "EDA Netlist Writer" 0 -1 1712733312787 ""}
{ "Info" "IETI_FOUND_SIMULATION_TOOL_NAME_ALIAS" "ModelSim-Altera (Verilog) Questa Intel FPGA (Verilog) " "An alias for the \"ModelSim-Altera (Verilog)\" simulation tool has been found. Updating the tool name to \"Questa Intel FPGA (Verilog)\"." {  } {  } 0 22678 "An alias for the \"%1!s!\" simulation tool has been found. Updating the tool name to \"%2!s!\"." 0 0 "EDA Netlist Writer" 0 -1 1712733312791 ""}
{ "Info" "IETI_FOUND_SIMULATION_TOOL_NAME_ALIAS" "ModelSim-Altera (Verilog) Questa Intel FPGA (Verilog) " "An alias for the \"ModelSim-Altera (Verilog)\" simulation tool has been found. Updating the tool name to \"Questa Intel FPGA (Verilog)\"." {  } {  } 0 22678 "An alias for the \"%1!s!\" simulation tool has been found. Updating the tool name to \"%2!s!\"." 0 0 "EDA Netlist Writer" 0 -1 1712733312791 ""}
{ "Info" "IETI_FOUND_SIMULATION_TOOL_NAME_ALIAS" "ModelSim-Altera (Verilog) Questa Intel FPGA (Verilog) " "An alias for the \"ModelSim-Altera (Verilog)\" simulation tool has been found. Updating the tool name to \"Questa Intel FPGA (Verilog)\"." {  } {  } 0 22678 "An alias for the \"%1!s!\" simulation tool has been found. Updating the tool name to \"%2!s!\"." 0 0 "EDA Netlist Writer" 0 -1 1712733312795 ""}
{ "Info" "IETI_FOUND_SIMULATION_TOOL_NAME_ALIAS" "ModelSim-Altera (Verilog) Questa Intel FPGA (Verilog) " "An alias for the \"ModelSim-Altera (Verilog)\" simulation tool has been found. Updating the tool name to \"Questa Intel FPGA (Verilog)\"." {  } {  } 0 22678 "An alias for the \"%1!s!\" simulation tool has been found. Updating the tool name to \"%2!s!\"." 0 0 "EDA Netlist Writer" 0 -1 1712733312796 ""}
{ "Info" "IETI_FOUND_SIMULATION_TOOL_NAME_ALIAS" "ModelSim-Altera (Verilog) Questa Intel FPGA (Verilog) " "An alias for the \"ModelSim-Altera (Verilog)\" simulation tool has been found. Updating the tool name to \"Questa Intel FPGA (Verilog)\"." {  } {  } 0 22678 "An alias for the \"%1!s!\" simulation tool has been found. Updating the tool name to \"%2!s!\"." 0 0 "EDA Netlist Writer" 0 -1 1712733312799 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC.vo C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/simulation/questa/ simulation " "Generated file RISC.vo in folder \"C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1712733312806 ""}
{ "Info" "IETI_FOUND_SIMULATION_TOOL_NAME_ALIAS" "ModelSim-Altera (Verilog) Questa Intel FPGA (Verilog) " "An alias for the \"ModelSim-Altera (Verilog)\" simulation tool has been found. Updating the tool name to \"Questa Intel FPGA (Verilog)\"." {  } {  } 0 22678 "An alias for the \"%1!s!\" simulation tool has been found. Updating the tool name to \"%2!s!\"." 0 0 "EDA Netlist Writer" 0 -1 1712733312806 ""}
{ "Info" "IETI_FOUND_SIMULATION_TOOL_NAME_ALIAS" "ModelSim-Altera (Verilog) Questa Intel FPGA (Verilog) " "An alias for the \"ModelSim-Altera (Verilog)\" simulation tool has been found. Updating the tool name to \"Questa Intel FPGA (Verilog)\"." {  } {  } 0 22678 "An alias for the \"%1!s!\" simulation tool has been found. Updating the tool name to \"%2!s!\"." 0 0 "EDA Netlist Writer" 0 -1 1712733312806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712733312840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 01:15:12 2024 " "Processing ended: Wed Apr 10 01:15:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712733312840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712733312840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712733312840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1712733312840 ""}
