# Basic Computer CPU â€“ VLSI Design (Datapath & Control Unit)

This project was developed as part of my **Computer Architecture course**.  
It demonstrates the design and implementation of a **basic CPU** using Verilog, including its **datapath**, **control unit**, and support for fundamental **low-level instructions**.

---

## ğŸ–¥ï¸ Project Overview
- **Datapath Design**:
  - Memory Unit (4096 Ã— 16-bit)
  - Register File (PC, AR, IR, DR, TR, AC, INPR, OUTR)
  - Arithmetic Logic Unit (ALU)
  - Input/Output handling
- **Control Unit**:
  - 29-bit control word to manage micro-operations
  - Sequencing and synchronization of CPU operations
- **Instruction Set**:
  - Memory-reference instructions: LDA, ADD, STA, ISZ, BUN, BSA
  - Register-reference instructions: CLA, CMA, etc.
  - Logical & arithmetic operations: AND, XOR, COM, shifts
- **Testing**:
  - Each module tested individually with Verilog testbenches
  - Waveform simulations to validate datapath and control logic
  - Execution of instruction cycles step by step (Fetch, Decode, Execute)

---

## ğŸ“‚ Project Structure
- `Registers/` â†’ Verilog modules for PC, AR, IR, DR, TR, AC, INPR, OUTR
- `Memory/` â†’ Memory module with synchronous read/write
- `ALU/` â†’ Arithmetic and Logic Unit implementation
- `ControlUnit/` â†’ Control word and instruction sequencing
- `Datapath/` â†’ Integration of all modules
- `Testbenches/` â†’ Simulation files for unit and system-level testing
- `Docs/` â†’ Reports and explanation of the design

---

## âš™ï¸ How It Works
1. **Fetch Cycle**: PC â†’ AR â†’ IR loads next instruction.
2. **Decode**: Control word sets micro-operations.
3. **Execute**: Instruction executed via ALU, Memory, and Registers.
4. **Output**: Results stored in memory or OUTR register.

---

## ğŸ› ï¸ Technologies Used
- **Verilog HDL**
- **ModelSim** (for simulation and waveform analysis)
- **VLSI concepts** for datapath and control design

---

## ğŸ‘¨â€ğŸ’» Team Members
- Noor Aldden Shamroukh  
- Amro Ghaleb Al-Qudimat  
- Ward Mohammad Ghnaim  
- Ahmad Ramzi Ali Al-Shaer  
- Osama Ghassan Nawaf  

---

## ğŸ“š Course
Computer Architecture â€“ The Hashemite University
